{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 07 21:14:55 2019 " "Info: Processing started: Thu Nov 07 21:14:55 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off arbi -c arbi --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off arbi -c arbi --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 184 0 168 200 "clk" "" } { 792 520 584 808 "clk" "" } { 368 304 368 384 "clk" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "set_req2 " "Info: Assuming node \"set_req2\" is an undefined clock" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 400 1216 1384 416 "set_req2" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_req2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "lvl2 " "Info: Assuming node \"lvl2\" is an undefined clock" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 248 0 168 264 "lvl2" "" } { 104 136 224 120 "lvl2" "" } { 72 760 840 88 "lvl2" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "lvl2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "BUSY " "Info: Assuming node \"BUSY\" is an undefined clock" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 280 0 168 296 "BUSY" "" } { 40 112 160 56 "BUSY" "" } { 136 112 160 152 "BUSY" "" } { 32 728 776 48 "BUSY" "" } { 144 728 776 160 "BUSY" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "BUSY" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "set_req1 " "Info: Assuming node \"set_req1\" is an undefined clock" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 192 1184 1352 208 "set_req1" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_req1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "lvl1 " "Info: Assuming node \"lvl1\" is an undefined clock" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 216 0 168 232 "lvl1" "" } { 8 136 224 24 "lvl1" "" } { -40 760 840 -24 "lvl1" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "lvl1" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 376 1488 1552 424 "inst25" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst16 " "Info: Detected gated clock \"inst16\" as buffer" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 168 1472 1536 216 "inst16" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst16" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_dff0:inst24\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"lpm_dff0:inst24\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff0:inst24\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst9 " "Info: Detected gated clock \"inst9\" as buffer" {  } { { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] " "Info: Detected ripple clock \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" as buffer" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\] delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\] 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]\" and destination register \"delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.750 ns + Longest register register " "Info: + Longest register to register delay is 0.750 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\] 1 REG LCFF_X19_Y25_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y25_N1; Fanout = 2; REG Node = 'delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 0.458 ns delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X19_Y25_N0 2 " "Info: 2: + IC(0.000 ns) + CELL(0.458 ns) = 0.458 ns; Loc. = LCCOMB_X19_Y25_N0; Fanout = 2; COMB Node = 'delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita0~COUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.493 ns delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X19_Y25_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.035 ns) = 0.493 ns; Loc. = LCCOMB_X19_Y25_N2; Fanout = 2; COMB Node = 'delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita1~COUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.035 ns) 0.528 ns delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X19_Y25_N4 1 " "Info: 4: + IC(0.000 ns) + CELL(0.035 ns) = 0.528 ns; Loc. = LCCOMB_X19_Y25_N4; Fanout = 1; COMB Node = 'delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita2~COUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.035 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 47 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.125 ns) 0.653 ns delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita3 5 COMB LCCOMB_X19_Y25_N6 1 " "Info: 5: + IC(0.000 ns) + CELL(0.125 ns) = 0.653 ns; Loc. = LCCOMB_X19_Y25_N6; Fanout = 1; COMB Node = 'delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|counter_comb_bita3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.125 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3 } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 53 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.097 ns) 0.750 ns delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\] 6 REG LCFF_X19_Y25_N7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.097 ns) = 0.750 ns; Loc. = LCFF_X19_Y25_N7; Fanout = 2; REG Node = 'delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.097 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3 delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.750 ns ( 100.00 % ) " "Info: Total cell delay = 0.750 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3 delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.750 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3 {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.476 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 184 0 168 200 "clk" "" } { 792 520 584 808 "clk" "" } { 368 304 368 384 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 184 0 168 200 "clk" "" } { 792 520 584 808 "clk" "" } { 368 304 368 384 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\] 3 REG LCFF_X19_Y25_N7 2 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X19_Y25_N7; Fanout = 2; REG Node = 'delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[3\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.476 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.476 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 184 0 168 200 "clk" "" } { 792 520 584 808 "clk" "" } { 368 304 368 384 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 8 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 184 0 168 200 "clk" "" } { 792 520 584 808 "clk" "" } { 368 304 368 384 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.661 ns) + CELL(0.618 ns) 2.476 ns delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\] 3 REG LCFF_X19_Y25_N1 2 " "Info: 3: + IC(0.661 ns) + CELL(0.618 ns) = 2.476 ns; Loc. = LCFF_X19_Y25_N1; Fanout = 2; REG Node = 'delay:inst23\|lpm_counter0:inst\|lpm_counter:lpm_counter_component\|cntr_s3i:auto_generated\|safe_q\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.279 ns" { clk~clkctrl delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.45 % ) " "Info: Total cell delay = 1.472 ns ( 59.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.004 ns ( 40.55 % ) " "Info: Total interconnect delay = 1.004 ns ( 40.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.750 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3 delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.750 ns" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita0~COUT {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita1~COUT {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita2~COUT {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|counter_comb_bita3 {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.458ns 0.035ns 0.035ns 0.125ns 0.097ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.476 ns" { clk clk~clkctrl delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.476 ns" { clk {} clk~combout {} clk~clkctrl {} delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.343ns 0.661ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { delay:inst23|lpm_counter0:inst|lpm_counter:lpm_counter_component|cntr_s3i:auto_generated|safe_q[3] {} } {  } {  } "" } } { "db/cntr_s3i.tdf" "" { Text "d:/altera/quartus/LABS/lab_5/db/cntr_s3i.tdf" 67 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "set_req2 register register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 500.0 MHz Internal " "Info: Clock \"set_req2\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X34_Y26_N21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 2 COMB LCCOMB_X34_Y26_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X34_Y26_N20; Fanout = 1; COMB Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N21 12 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_req2 destination 3.897 ns + Shortest register " "Info: + Shortest clock path from clock \"set_req2\" to destination register is 3.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns set_req2 1 CLK PIN_D8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D8; Fanout = 1; CLK Node = 'set_req2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_req2 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 400 1216 1384 416 "set_req2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.053 ns) 1.694 ns inst25 2 COMB LCCOMB_X34_Y26_N30 1 " "Info: 2: + IC(0.814 ns) + CELL(0.053 ns) = 1.694 ns; Loc. = LCCOMB_X34_Y26_N30; Fanout = 1; COMB Node = 'inst25'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { set_req2 inst25 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 376 1488 1552 424 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.712 ns) 2.709 ns lpm_dff0:inst24\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X35_Y26_N9 5 " "Info: 3: + IC(0.303 ns) + CELL(0.712 ns) = 2.709 ns; Loc. = LCFF_X35_Y26_N9; Fanout = 5; REG Node = 'lpm_dff0:inst24\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { inst25 lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.053 ns) 3.067 ns inst9 4 COMB LCCOMB_X34_Y26_N24 1 " "Info: 4: + IC(0.305 ns) + CELL(0.053 ns) = 3.067 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] inst9 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 3.897 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 5 REG LCFF_X34_Y26_N21 12 " "Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 3.897 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.263 ns ( 58.07 % ) " "Info: Total cell delay = 2.263 ns ( 58.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.634 ns ( 41.93 % ) " "Info: Total interconnect delay = 1.634 ns ( 41.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { set_req2 inst25 lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { set_req2 {} set_req2~combout {} inst25 {} lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.814ns 0.303ns 0.305ns 0.212ns } { 0.000ns 0.827ns 0.053ns 0.712ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_req2 source 3.897 ns - Longest register " "Info: - Longest clock path from clock \"set_req2\" to source register is 3.897 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns set_req2 1 CLK PIN_D8 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D8; Fanout = 1; CLK Node = 'set_req2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_req2 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 400 1216 1384 416 "set_req2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.053 ns) 1.694 ns inst25 2 COMB LCCOMB_X34_Y26_N30 1 " "Info: 2: + IC(0.814 ns) + CELL(0.053 ns) = 1.694 ns; Loc. = LCCOMB_X34_Y26_N30; Fanout = 1; COMB Node = 'inst25'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.867 ns" { set_req2 inst25 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 376 1488 1552 424 "inst25" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.712 ns) 2.709 ns lpm_dff0:inst24\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X35_Y26_N9 5 " "Info: 3: + IC(0.303 ns) + CELL(0.712 ns) = 2.709 ns; Loc. = LCFF_X35_Y26_N9; Fanout = 5; REG Node = 'lpm_dff0:inst24\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { inst25 lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.053 ns) 3.067 ns inst9 4 COMB LCCOMB_X34_Y26_N24 1 " "Info: 4: + IC(0.305 ns) + CELL(0.053 ns) = 3.067 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.358 ns" { lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] inst9 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 3.897 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 5 REG LCFF_X34_Y26_N21 12 " "Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 3.897 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.263 ns ( 58.07 % ) " "Info: Total cell delay = 2.263 ns ( 58.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.634 ns ( 41.93 % ) " "Info: Total interconnect delay = 1.634 ns ( 41.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { set_req2 inst25 lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { set_req2 {} set_req2~combout {} inst25 {} lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.814ns 0.303ns 0.305ns 0.212ns } { 0.000ns 0.827ns 0.053ns 0.712ns 0.053ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { set_req2 inst25 lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { set_req2 {} set_req2~combout {} inst25 {} lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.814ns 0.303ns 0.305ns 0.212ns } { 0.000ns 0.827ns 0.053ns 0.712ns 0.053ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.897 ns" { set_req2 inst25 lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.897 ns" { set_req2 {} set_req2~combout {} inst25 {} lpm_dff0:inst24|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.814ns 0.303ns 0.305ns 0.212ns } { 0.000ns 0.827ns 0.053ns 0.712ns 0.053ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "lvl2 register register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 500.0 MHz Internal " "Info: Clock \"lvl2\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X34_Y26_N21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 2 COMB LCCOMB_X34_Y26_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X34_Y26_N20; Fanout = 1; COMB Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N21 12 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lvl2 destination 2.661 ns + Shortest register " "Info: + Shortest clock path from clock \"lvl2\" to destination register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns lvl2 1 CLK PIN_F9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F9; Fanout = 2; CLK Node = 'lvl2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lvl2 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 248 0 168 264 "lvl2" "" } { 104 136 224 120 "lvl2" "" } { 72 760 840 88 "lvl2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.154 ns) 1.831 ns inst9 2 COMB LCCOMB_X34_Y26_N24 1 " "Info: 2: + IC(0.850 ns) + CELL(0.154 ns) = 1.831 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { lvl2 inst9 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 2.661 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N21 12 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 2.661 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.599 ns ( 60.09 % ) " "Info: Total cell delay = 1.599 ns ( 60.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 39.91 % ) " "Info: Total interconnect delay = 1.062 ns ( 39.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { lvl2 inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { lvl2 {} lvl2~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.850ns 0.212ns } { 0.000ns 0.827ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lvl2 source 2.661 ns - Longest register " "Info: - Longest clock path from clock \"lvl2\" to source register is 2.661 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns lvl2 1 CLK PIN_F9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F9; Fanout = 2; CLK Node = 'lvl2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lvl2 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 248 0 168 264 "lvl2" "" } { 104 136 224 120 "lvl2" "" } { 72 760 840 88 "lvl2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.154 ns) 1.831 ns inst9 2 COMB LCCOMB_X34_Y26_N24 1 " "Info: 2: + IC(0.850 ns) + CELL(0.154 ns) = 1.831 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.004 ns" { lvl2 inst9 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 2.661 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N21 12 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 2.661 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.599 ns ( 60.09 % ) " "Info: Total cell delay = 1.599 ns ( 60.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.062 ns ( 39.91 % ) " "Info: Total interconnect delay = 1.062 ns ( 39.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { lvl2 inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { lvl2 {} lvl2~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.850ns 0.212ns } { 0.000ns 0.827ns 0.154ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { lvl2 inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { lvl2 {} lvl2~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.850ns 0.212ns } { 0.000ns 0.827ns 0.154ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.661 ns" { lvl2 inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.661 ns" { lvl2 {} lvl2~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.850ns 0.212ns } { 0.000ns 0.827ns 0.154ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "BUSY register register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 500.0 MHz Internal " "Info: Clock \"BUSY\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X34_Y26_N21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 2 COMB LCCOMB_X34_Y26_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X34_Y26_N20; Fanout = 1; COMB Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N21 12 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BUSY destination 2.808 ns + Shortest register " "Info: + Shortest clock path from clock \"BUSY\" to destination register is 2.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns BUSY 1 CLK PIN_E8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E8; Fanout = 3; CLK Node = 'BUSY'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUSY } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 280 0 168 296 "BUSY" "" } { 40 112 160 56 "BUSY" "" } { 136 112 160 152 "BUSY" "" } { 32 728 776 48 "BUSY" "" } { 144 728 776 160 "BUSY" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.272 ns) 1.978 ns inst9 2 COMB LCCOMB_X34_Y26_N24 1 " "Info: 2: + IC(0.879 ns) + CELL(0.272 ns) = 1.978 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { BUSY inst9 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 2.808 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N21 12 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 2.808 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.717 ns ( 61.15 % ) " "Info: Total cell delay = 1.717 ns ( 61.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.091 ns ( 38.85 % ) " "Info: Total interconnect delay = 1.091 ns ( 38.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { BUSY inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { BUSY {} BUSY~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.879ns 0.212ns } { 0.000ns 0.827ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "BUSY source 2.808 ns - Longest register " "Info: - Longest clock path from clock \"BUSY\" to source register is 2.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns BUSY 1 CLK PIN_E8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_E8; Fanout = 3; CLK Node = 'BUSY'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { BUSY } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 280 0 168 296 "BUSY" "" } { 40 112 160 56 "BUSY" "" } { 136 112 160 152 "BUSY" "" } { 32 728 776 48 "BUSY" "" } { 144 728 776 160 "BUSY" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.879 ns) + CELL(0.272 ns) 1.978 ns inst9 2 COMB LCCOMB_X34_Y26_N24 1 " "Info: 2: + IC(0.879 ns) + CELL(0.272 ns) = 1.978 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.151 ns" { BUSY inst9 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 2.808 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N21 12 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 2.808 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.717 ns ( 61.15 % ) " "Info: Total cell delay = 1.717 ns ( 61.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.091 ns ( 38.85 % ) " "Info: Total interconnect delay = 1.091 ns ( 38.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { BUSY inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { BUSY {} BUSY~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.879ns 0.212ns } { 0.000ns 0.827ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { BUSY inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { BUSY {} BUSY~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.879ns 0.212ns } { 0.000ns 0.827ns 0.272ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.808 ns" { BUSY inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.808 ns" { BUSY {} BUSY~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.879ns 0.212ns } { 0.000ns 0.827ns 0.272ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "set_req1 register register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 500.0 MHz Internal " "Info: Clock \"set_req1\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X34_Y26_N21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 2 COMB LCCOMB_X34_Y26_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X34_Y26_N20; Fanout = 1; COMB Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N21 12 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_req1 destination 4.239 ns + Shortest register " "Info: + Shortest clock path from clock \"set_req1\" to destination register is 4.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns set_req1 1 CLK PIN_C6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C6; Fanout = 1; CLK Node = 'set_req1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_req1 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 192 1184 1352 208 "set_req1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.053 ns) 1.963 ns inst16 2 COMB LCCOMB_X34_Y26_N10 1 " "Info: 2: + IC(1.063 ns) + CELL(0.053 ns) = 1.963 ns; Loc. = LCCOMB_X34_Y26_N10; Fanout = 1; COMB Node = 'inst16'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { set_req1 inst16 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 168 1472 1536 216 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.712 ns) 2.887 ns lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N17 5 " "Info: 3: + IC(0.212 ns) + CELL(0.712 ns) = 2.887 ns; Loc. = LCFF_X34_Y26_N17; Fanout = 5; REG Node = 'lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { inst16 lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.272 ns) 3.409 ns inst9 4 COMB LCCOMB_X34_Y26_N24 1 " "Info: 4: + IC(0.250 ns) + CELL(0.272 ns) = 3.409 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] inst9 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 4.239 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 5 REG LCFF_X34_Y26_N21 12 " "Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 4.239 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.502 ns ( 59.02 % ) " "Info: Total cell delay = 2.502 ns ( 59.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.737 ns ( 40.98 % ) " "Info: Total interconnect delay = 1.737 ns ( 40.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.239 ns" { set_req1 inst16 lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.239 ns" { set_req1 {} set_req1~combout {} inst16 {} lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.063ns 0.212ns 0.250ns 0.212ns } { 0.000ns 0.847ns 0.053ns 0.712ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_req1 source 4.239 ns - Longest register " "Info: - Longest clock path from clock \"set_req1\" to source register is 4.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns set_req1 1 CLK PIN_C6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C6; Fanout = 1; CLK Node = 'set_req1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_req1 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 192 1184 1352 208 "set_req1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.053 ns) 1.963 ns inst16 2 COMB LCCOMB_X34_Y26_N10 1 " "Info: 2: + IC(1.063 ns) + CELL(0.053 ns) = 1.963 ns; Loc. = LCCOMB_X34_Y26_N10; Fanout = 1; COMB Node = 'inst16'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { set_req1 inst16 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 168 1472 1536 216 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.712 ns) 2.887 ns lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N17 5 " "Info: 3: + IC(0.212 ns) + CELL(0.712 ns) = 2.887 ns; Loc. = LCFF_X34_Y26_N17; Fanout = 5; REG Node = 'lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { inst16 lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.272 ns) 3.409 ns inst9 4 COMB LCCOMB_X34_Y26_N24 1 " "Info: 4: + IC(0.250 ns) + CELL(0.272 ns) = 3.409 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] inst9 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 4.239 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 5 REG LCFF_X34_Y26_N21 12 " "Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 4.239 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.502 ns ( 59.02 % ) " "Info: Total cell delay = 2.502 ns ( 59.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.737 ns ( 40.98 % ) " "Info: Total interconnect delay = 1.737 ns ( 40.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.239 ns" { set_req1 inst16 lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.239 ns" { set_req1 {} set_req1~combout {} inst16 {} lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.063ns 0.212ns 0.250ns 0.212ns } { 0.000ns 0.847ns 0.053ns 0.712ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.239 ns" { set_req1 inst16 lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.239 ns" { set_req1 {} set_req1~combout {} inst16 {} lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.063ns 0.212ns 0.250ns 0.212ns } { 0.000ns 0.847ns 0.053ns 0.712ns 0.272ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.239 ns" { set_req1 inst16 lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.239 ns" { set_req1 {} set_req1~combout {} inst16 {} lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.063ns 0.212ns 0.250ns 0.212ns } { 0.000ns 0.847ns 0.053ns 0.712ns 0.272ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "lvl1 register register lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 500.0 MHz Internal " "Info: Clock \"lvl1\" Internal fmax is restricted to 500.0 MHz between source register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" and destination register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X34_Y26_N21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0 2 COMB LCCOMB_X34_Y26_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X34_Y26_N20; Fanout = 1; COMB Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N21 12 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lvl1 destination 3.676 ns + Shortest register " "Info: + Shortest clock path from clock \"lvl1\" to destination register is 3.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns lvl1 1 CLK PIN_R9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R9; Fanout = 2; CLK Node = 'lvl1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lvl1 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 216 0 168 232 "lvl1" "" } { 8 136 224 24 "lvl1" "" } { -40 760 840 -24 "lvl1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(0.357 ns) 2.846 ns inst9 2 COMB LCCOMB_X34_Y26_N24 1 " "Info: 2: + IC(1.682 ns) + CELL(0.357 ns) = 2.846 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { lvl1 inst9 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 3.676 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N21 12 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 3.676 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.782 ns ( 48.48 % ) " "Info: Total cell delay = 1.782 ns ( 48.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.894 ns ( 51.52 % ) " "Info: Total interconnect delay = 1.894 ns ( 51.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { lvl1 inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { lvl1 {} lvl1~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.682ns 0.212ns } { 0.000ns 0.807ns 0.357ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lvl1 source 3.676 ns - Longest register " "Info: - Longest clock path from clock \"lvl1\" to source register is 3.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns lvl1 1 CLK PIN_R9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R9; Fanout = 2; CLK Node = 'lvl1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lvl1 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 216 0 168 232 "lvl1" "" } { 8 136 224 24 "lvl1" "" } { -40 760 840 -24 "lvl1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(0.357 ns) 2.846 ns inst9 2 COMB LCCOMB_X34_Y26_N24 1 " "Info: 2: + IC(1.682 ns) + CELL(0.357 ns) = 2.846 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { lvl1 inst9 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 3.676 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N21 12 " "Info: 3: + IC(0.212 ns) + CELL(0.618 ns) = 3.676 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.782 ns ( 48.48 % ) " "Info: Total cell delay = 1.782 ns ( 48.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.894 ns ( 51.52 % ) " "Info: Total interconnect delay = 1.894 ns ( 51.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { lvl1 inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { lvl1 {} lvl1~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.682ns 0.212ns } { 0.000ns 0.807ns 0.357ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { lvl1 inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { lvl1 {} lvl1~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.682ns 0.212ns } { 0.000ns 0.807ns 0.357ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0]~0 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.676 ns" { lvl1 inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.676 ns" { lvl1 {} lvl1~combout {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.682ns 0.212ns } { 0.000ns 0.807ns 0.357ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } {  } {  } "" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "set_req1 ADDRESS\[0\] lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 9.300 ns register " "Info: tco from clock \"set_req1\" to destination pin \"ADDRESS\[0\]\" through register \"lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]\" is 9.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "set_req1 source 4.239 ns + Longest register " "Info: + Longest clock path from clock \"set_req1\" to source register is 4.239 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.847 ns) 0.847 ns set_req1 1 CLK PIN_C6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.847 ns) = 0.847 ns; Loc. = PIN_C6; Fanout = 1; CLK Node = 'set_req1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_req1 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 192 1184 1352 208 "set_req1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.063 ns) + CELL(0.053 ns) 1.963 ns inst16 2 COMB LCCOMB_X34_Y26_N10 1 " "Info: 2: + IC(1.063 ns) + CELL(0.053 ns) = 1.963 ns; Loc. = LCCOMB_X34_Y26_N10; Fanout = 1; COMB Node = 'inst16'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.116 ns" { set_req1 inst16 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 168 1472 1536 216 "inst16" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.712 ns) 2.887 ns lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X34_Y26_N17 5 " "Info: 3: + IC(0.212 ns) + CELL(0.712 ns) = 2.887 ns; Loc. = LCFF_X34_Y26_N17; Fanout = 5; REG Node = 'lpm_dff0:inst12\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.924 ns" { inst16 lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.250 ns) + CELL(0.272 ns) 3.409 ns inst9 4 COMB LCCOMB_X34_Y26_N24 1 " "Info: 4: + IC(0.250 ns) + CELL(0.272 ns) = 3.409 ns; Loc. = LCCOMB_X34_Y26_N24; Fanout = 1; COMB Node = 'inst9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] inst9 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 272 672 736 320 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.212 ns) + CELL(0.618 ns) 4.239 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 5 REG LCFF_X34_Y26_N21 12 " "Info: 5: + IC(0.212 ns) + CELL(0.618 ns) = 4.239 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.830 ns" { inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.502 ns ( 59.02 % ) " "Info: Total cell delay = 2.502 ns ( 59.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.737 ns ( 40.98 % ) " "Info: Total interconnect delay = 1.737 ns ( 40.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.239 ns" { set_req1 inst16 lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.239 ns" { set_req1 {} set_req1~combout {} inst16 {} lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.063ns 0.212ns 0.250ns 0.212ns } { 0.000ns 0.847ns 0.053ns 0.712ns 0.272ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.967 ns + Longest register pin " "Info: + Longest register to pin delay is 4.967 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\] 1 REG LCFF_X34_Y26_N21 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X34_Y26_N21; Fanout = 12; REG Node = 'lpm_dff0:inst8\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.817 ns) + CELL(2.150 ns) 4.967 ns ADDRESS\[0\] 2 PIN PIN_T1 0 " "Info: 2: + IC(2.817 ns) + CELL(2.150 ns) = 4.967 ns; Loc. = PIN_T1; Fanout = 0; PIN Node = 'ADDRESS\[0\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.967 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] ADDRESS[0] } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 640 1280 1456 656 "ADDRESS\[3..0\]" "" } { 624 736 837 640 "ADDRESS\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.150 ns ( 43.29 % ) " "Info: Total cell delay = 2.150 ns ( 43.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.817 ns ( 56.71 % ) " "Info: Total interconnect delay = 2.817 ns ( 56.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.967 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] ADDRESS[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.967 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} ADDRESS[0] {} } { 0.000ns 2.817ns } { 0.000ns 2.150ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.239 ns" { set_req1 inst16 lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] inst9 lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.239 ns" { set_req1 {} set_req1~combout {} inst16 {} lpm_dff0:inst12|lpm_ff:lpm_ff_component|dffs[0] {} inst9 {} lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 1.063ns 0.212ns 0.250ns 0.212ns } { 0.000ns 0.847ns 0.053ns 0.712ns 0.272ns 0.618ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.967 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] ADDRESS[0] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "4.967 ns" { lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[0] {} ADDRESS[0] {} } { 0.000ns 2.817ns } { 0.000ns 2.150ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "lvl1 next1 9.726 ns Longest " "Info: Longest tpd from source pin \"lvl1\" to destination pin \"next1\" is 9.726 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.807 ns) 0.807 ns lvl1 1 CLK PIN_R9 2 " "Info: 1: + IC(0.000 ns) + CELL(0.807 ns) = 0.807 ns; Loc. = PIN_R9; Fanout = 2; CLK Node = 'lvl1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lvl1 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 216 0 168 232 "lvl1" "" } { 8 136 224 24 "lvl1" "" } { -40 760 840 -24 "lvl1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.557 ns) + CELL(0.053 ns) 5.417 ns inst48 2 COMB LCCOMB_X34_Y26_N28 1 " "Info: 2: + IC(4.557 ns) + CELL(0.053 ns) = 5.417 ns; Loc. = LCCOMB_X34_Y26_N28; Fanout = 1; COMB Node = 'inst48'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.610 ns" { lvl1 inst48 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { -16 848 912 32 "inst48" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.357 ns) + CELL(1.952 ns) 9.726 ns next1 3 PIN PIN_V8 0 " "Info: 3: + IC(2.357 ns) + CELL(1.952 ns) = 9.726 ns; Loc. = PIN_V8; Fanout = 0; PIN Node = 'next1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.309 ns" { inst48 next1 } "NODE_NAME" } } { "master.bdf" "" { Schematic "d:/altera/quartus/LABS/lab_5/master.bdf" { { 80 1392 1568 96 "next1" "" } { -8 912 960 8 "next1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.812 ns ( 28.91 % ) " "Info: Total cell delay = 2.812 ns ( 28.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.914 ns ( 71.09 % ) " "Info: Total interconnect delay = 6.914 ns ( 71.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.726 ns" { lvl1 inst48 next1 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "9.726 ns" { lvl1 {} lvl1~combout {} inst48 {} next1 {} } { 0.000ns 0.000ns 4.557ns 2.357ns } { 0.000ns 0.807ns 0.053ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 07 21:14:55 2019 " "Info: Processing ended: Thu Nov 07 21:14:55 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
