xpm_cdc.sv,systemverilog,xpm,../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../Xilinx/Vivado/2023.2/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
xbip_utils_v3_0_vh_rfs.vhd,vhdl,xbip_utils_v3_0_11,../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_c_addsub_0_0/hdl/xbip_utils_v3_0_vh_rfs.vhd,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
c_reg_fd_v12_0_vh_rfs.vhd,vhdl,c_reg_fd_v12_0_7,../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_c_addsub_0_0/hdl/c_reg_fd_v12_0_vh_rfs.vhd,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_wrapper_v3_0_5,../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_c_addsub_0_0/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
xbip_pipe_v3_0_vh_rfs.vhd,vhdl,xbip_pipe_v3_0_7,../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_c_addsub_0_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
xbip_dsp48_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_dsp48_addsub_v3_0_7,../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_c_addsub_0_0/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
xbip_addsub_v3_0_vh_rfs.vhd,vhdl,xbip_addsub_v3_0_7,../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_c_addsub_0_0/hdl/xbip_addsub_v3_0_vh_rfs.vhd,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
c_addsub_v12_0_vh_rfs.vhd,vhdl,c_addsub_v12_0_16,../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_c_addsub_0_0/hdl/c_addsub_v12_0_vh_rfs.vhd,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
adder_bd_c_addsub_0_0.vhd,vhdl,xil_defaultlib,../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_c_addsub_0_0/sim/adder_bd_c_addsub_0_0.vhd,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
adder_bd_clk_wiz_0_clk_wiz.v,verilog,xil_defaultlib,../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0/adder_bd_clk_wiz_0_clk_wiz.v,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
adder_bd_clk_wiz_0.v,verilog,xil_defaultlib,../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0/adder_bd_clk_wiz_0.v,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
lab1_axi_interface_v1_0_S00_AXI.vhd,vhdl,xil_defaultlib,../../../bd/adder_bd/ipshared/886e/hdl/lab1_axi_interface_v1_0_S00_AXI.vhd,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
lab1_axi_interface_v1_0.vhd,vhdl,xil_defaultlib,../../../bd/adder_bd/ipshared/886e/hdl/lab1_axi_interface_v1_0.vhd,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
adder_bd_lab1_axi_interface_0_0.vhd,vhdl,xil_defaultlib,../../../bd/adder_bd/ip/adder_bd_lab1_axi_interface_0_0/sim/adder_bd_lab1_axi_interface_0_0.vhd,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
adder_bd.vhd,vhdl,xil_defaultlib,../../../bd/adder_bd/sim/adder_bd.vhd,incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"incdir="../../../../../tmp_edit_project.gen/sources_1/ip/adder_bd_clk_wiz_0"
glbl.v,Verilog,xil_defaultlib,glbl.v
