-makelib xcelium_lib/xil_defaultlib \
  "../../../../Lab_3_RCA_4.srcs/sources_1/ip/FA_0/Lab_3_notFinished.srcs/sources_1/new/HA.vhd" \
  "../../../../Lab_3_RCA_4.srcs/sources_1/ip/FA_0/Lab_3_notFinished.srcs/sources_1/new/FA.vhd" \
  "../../../../Lab_3_RCA_4.srcs/sources_1/ip/FA_0/sim/FA_0.vhd" \
-endlib

