{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1627679347704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 Patches 0.08std SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 Patches 0.08std SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1627679347704 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 30 14:09:07 2021 " "Processing started: Fri Jul 30 14:09:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1627679347704 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679347704 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679347704 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "Aggressive Performance timing performance increased logic area and compilation time " "Aggressive Performance optimization mode selected -- timing performance will be prioritized at the potential cost of increased logic area and compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679348818 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1627679348845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/finalproject.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/finalproject.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject " "Found entity 1: finalProject" {  } { { "finalProject/synthesis/finalProject.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/finalProject.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "finalProject/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "finalProject/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_irq_mapper " "Found entity 1: finalProject_irq_mapper" {  } { { "finalProject/synthesis/submodules/finalProject_irq_mapper.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0 " "Found entity 1: finalProject_mm_interconnect_0" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: finalProject_mm_interconnect_0_avalon_st_adapter_006" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356687 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_avalon_st_adapter " "Found entity 1: finalProject_mm_interconnect_0_avalon_st_adapter" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "finalProject/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "finalProject/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_rsp_mux_001 " "Found entity 1: finalProject_mm_interconnect_0_rsp_mux_001" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356785 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_rsp_mux " "Found entity 1: finalProject_mm_interconnect_0_rsp_mux" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_rsp_demux_001 " "Found entity 1: finalProject_mm_interconnect_0_rsp_demux_001" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_rsp_demux " "Found entity 1: finalProject_mm_interconnect_0_rsp_demux" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_cmd_mux_001 " "Found entity 1: finalProject_mm_interconnect_0_cmd_mux_001" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_cmd_mux " "Found entity 1: finalProject_mm_interconnect_0_cmd_mux" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_cmd_demux_001 " "Found entity 1: finalProject_mm_interconnect_0_cmd_demux_001" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_cmd_demux " "Found entity 1: finalProject_mm_interconnect_0_cmd_demux" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356862 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356878 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356878 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356878 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356878 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356878 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679356901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "finalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "finalProject/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356911 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356911 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679356920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "finalProject/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "finalProject/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "finalProject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356925 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679356934 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679356934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_router_008_default_decode " "Found entity 1: finalProject_mm_interconnect_0_router_008_default_decode" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356935 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_mm_interconnect_0_router_008 " "Found entity 2: finalProject_mm_interconnect_0_router_008" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356935 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679356943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679356943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_router_003_default_decode " "Found entity 1: finalProject_mm_interconnect_0_router_003_default_decode" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356944 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_mm_interconnect_0_router_003 " "Found entity 2: finalProject_mm_interconnect_0_router_003" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356944 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679356952 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679356952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_router_002_default_decode " "Found entity 1: finalProject_mm_interconnect_0_router_002_default_decode" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356953 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_mm_interconnect_0_router_002 " "Found entity 2: finalProject_mm_interconnect_0_router_002" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356953 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679356962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679356962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_router_001_default_decode " "Found entity 1: finalProject_mm_interconnect_0_router_001_default_decode" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356962 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_mm_interconnect_0_router_001 " "Found entity 2: finalProject_mm_interconnect_0_router_001" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356962 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel finalProject_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679356972 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel finalProject_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at finalProject_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679356973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_mm_interconnect_0_router_default_decode " "Found entity 1: finalProject_mm_interconnect_0_router_default_decode" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356974 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_mm_interconnect_0_router " "Found entity 2: finalProject_mm_interconnect_0_router" {  } { { "finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679356997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679356997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "finalProject/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_voiceidx.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_voiceidx.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_voiceIdx " "Found entity 1: finalProject_voiceIdx" {  } { { "finalProject/synthesis/submodules/finalProject_voiceIdx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_voiceIdx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_usb_rst.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_usb_rst.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_usb_rst " "Found entity 1: finalProject_usb_rst" {  } { { "finalProject/synthesis/submodules/finalProject_usb_rst.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_rst.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_usb_gpx.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_usb_gpx.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_usb_gpx " "Found entity 1: finalProject_usb_gpx" {  } { { "finalProject/synthesis/submodules/finalProject_usb_gpx.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_usb_gpx.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_timer " "Found entity 1: finalProject_timer" {  } { { "finalProject/synthesis/submodules/finalProject_timer.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_sysid_qsys_0 " "Found entity 1: finalProject_sysid_qsys_0" {  } { { "finalProject/synthesis/submodules/finalProject_sysid_qsys_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_spi_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_spi_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_spi_0 " "Found entity 1: finalProject_spi_0" {  } { { "finalProject/synthesis/submodules/finalProject_spi_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_spi_0.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file finalproject/synthesis/submodules/finalproject_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_sdram_pll_dffpipe_l2c " "Found entity 1: finalProject_sdram_pll_dffpipe_l2c" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357088 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_sdram_pll_stdsync_sv6 " "Found entity 2: finalProject_sdram_pll_stdsync_sv6" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357088 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalProject_sdram_pll_altpll_vg92 " "Found entity 3: finalProject_sdram_pll_altpll_vg92" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 131 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357088 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalProject_sdram_pll " "Found entity 4: finalProject_sdram_pll" {  } { { "finalProject/synthesis/submodules/finalProject_sdram_pll.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram_pll.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file finalproject/synthesis/submodules/finalproject_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_sdram_input_efifo_module " "Found entity 1: finalProject_sdram_input_efifo_module" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357099 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_sdram " "Found entity 2: finalProject_sdram" {  } { { "finalProject/synthesis/submodules/finalProject_sdram.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_phase_incr0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_phase_incr0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_phase_incr0 " "Found entity 1: finalProject_phase_incr0" {  } { { "finalProject/synthesis/submodules/finalProject_phase_incr0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_phase_incr0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_onchip_memory2_0 " "Found entity 1: finalProject_onchip_memory2_0" {  } { { "finalProject/synthesis/submodules/finalProject_onchip_memory2_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_noteidx0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_noteidx0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_noteIdx0 " "Found entity 1: finalProject_noteIdx0" {  } { { "finalProject/synthesis/submodules/finalProject_noteIdx0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_noteIdx0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0 " "Found entity 1: finalProject_nios2_gen2_0" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: finalProject_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357150 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: finalProject_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357150 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalProject_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: finalProject_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357150 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalProject_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: finalProject_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357150 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: finalProject_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357150 ""} { "Info" "ISGN_ENTITY_NAME" "6 finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: finalProject_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357150 ""} { "Info" "ISGN_ENTITY_NAME" "7 finalProject_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: finalProject_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357150 ""} { "Info" "ISGN_ENTITY_NAME" "8 finalProject_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: finalProject_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357150 ""} { "Info" "ISGN_ENTITY_NAME" "9 finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: finalProject_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357150 ""} { "Info" "ISGN_ENTITY_NAME" "10 finalProject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: finalProject_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357150 ""} { "Info" "ISGN_ENTITY_NAME" "11 finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357150 ""} { "Info" "ISGN_ENTITY_NAME" "12 finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: finalProject_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357150 ""} { "Info" "ISGN_ENTITY_NAME" "13 finalProject_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: finalProject_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357150 ""} { "Info" "ISGN_ENTITY_NAME" "14 finalProject_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: finalProject_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357150 ""} { "Info" "ISGN_ENTITY_NAME" "15 finalProject_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: finalProject_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357150 ""} { "Info" "ISGN_ENTITY_NAME" "16 finalProject_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: finalProject_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357150 ""} { "Info" "ISGN_ENTITY_NAME" "17 finalProject_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: finalProject_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357150 ""} { "Info" "ISGN_ENTITY_NAME" "18 finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: finalProject_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357150 ""} { "Info" "ISGN_ENTITY_NAME" "19 finalProject_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: finalProject_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357150 ""} { "Info" "ISGN_ENTITY_NAME" "20 finalProject_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: finalProject_nios2_gen2_0_cpu_nios2_oci" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357150 ""} { "Info" "ISGN_ENTITY_NAME" "21 finalProject_nios2_gen2_0_cpu " "Found entity 21: finalProject_nios2_gen2_0_cpu" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: finalProject_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: finalProject_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: finalProject_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_nios2_gen2_0_cpu_test_bench " "Found entity 1: finalProject_nios2_gen2_0_cpu_test_bench" {  } { { "finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_leds_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_leds_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_leds_pio " "Found entity 1: finalProject_leds_pio" {  } { { "finalProject/synthesis/submodules/finalProject_leds_pio.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_leds_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_keycode " "Found entity 1: finalProject_keycode" {  } { { "finalProject/synthesis/submodules/finalProject_keycode.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_key.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_key " "Found entity 1: finalProject_key" {  } { { "finalProject/synthesis/submodules/finalProject_key.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file finalproject/synthesis/submodules/finalproject_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_jtag_uart_sim_scfifo_w " "Found entity 1: finalProject_jtag_uart_sim_scfifo_w" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357225 ""} { "Info" "ISGN_ENTITY_NAME" "2 finalProject_jtag_uart_scfifo_w " "Found entity 2: finalProject_jtag_uart_scfifo_w" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357225 ""} { "Info" "ISGN_ENTITY_NAME" "3 finalProject_jtag_uart_sim_scfifo_r " "Found entity 3: finalProject_jtag_uart_sim_scfifo_r" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357225 ""} { "Info" "ISGN_ENTITY_NAME" "4 finalProject_jtag_uart_scfifo_r " "Found entity 4: finalProject_jtag_uart_scfifo_r" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357225 ""} { "Info" "ISGN_ENTITY_NAME" "5 finalProject_jtag_uart " "Found entity 5: finalProject_jtag_uart" {  } { { "finalProject/synthesis/submodules/finalProject_jtag_uart.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357252 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627679357260 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679357260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357261 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627679357270 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627679357270 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627679357270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679357270 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679357271 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1627679357271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357288 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627679357296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357297 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627679357305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "finalProject/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finalproject/synthesis/submodules/finalproject_hex_digits_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file finalproject/synthesis/submodules/finalproject_hex_digits_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 finalProject_hex_digits_pio " "Found entity 1: finalProject_hex_digits_pio" {  } { { "finalProject/synthesis/submodules/finalProject_hex_digits_pio.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject/synthesis/submodules/finalProject_hex_digits_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357331 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/trirom4096_5.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/trirom4096_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_5 " "Found entity 1: triRom4096_5" {  } { { "IP_files/triRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/trirom4096_4.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/trirom4096_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_4 " "Found entity 1: triRom4096_4" {  } { { "IP_files/triRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/trirom4096_3.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/trirom4096_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_3 " "Found entity 1: triRom4096_3" {  } { { "IP_files/triRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/trirom4096_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/trirom4096_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_2 " "Found entity 1: triRom4096_2" {  } { { "IP_files/triRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/trirom4096_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/trirom4096_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 triRom4096_1 " "Found entity 1: triRom4096_1" {  } { { "IP_files/triRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/triRom4096_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357341 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "IP_files/tableInterpROM.v " "Can't analyze file -- file IP_files/tableInterpROM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1627679357344 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "IP_files/tableIndexROM.v " "Can't analyze file -- file IP_files/tableIndexROM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1627679357346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sqrrom4096_6.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sqrrom4096_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_6 " "Found entity 1: sqrRom4096_6" {  } { { "IP_files/sqrRom4096_6.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_6.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sqrrom4096_5.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sqrrom4096_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_5 " "Found entity 1: sqrRom4096_5" {  } { { "IP_files/sqrRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sqrrom4096_4.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sqrrom4096_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_4 " "Found entity 1: sqrRom4096_4" {  } { { "IP_files/sqrRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sqrrom4096_3.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sqrrom4096_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_3 " "Found entity 1: sqrRom4096_3" {  } { { "IP_files/sqrRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sqrrom4096_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sqrrom4096_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_2 " "Found entity 1: sqrRom4096_2" {  } { { "IP_files/sqrRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sqrrom4096_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sqrrom4096_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sqrRom4096_1 " "Found entity 1: sqrRom4096_1" {  } { { "IP_files/sqrRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sqrRom4096_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sinerom4096.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sinerom4096.v" { { "Info" "ISGN_ENTITY_NAME" "1 sineRom4096 " "Found entity 1: sineRom4096" {  } { { "IP_files/sineRom4096.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sineRom4096.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sawrom4096_6.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sawrom4096_6.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_6 " "Found entity 1: sawRom4096_6" {  } { { "IP_files/sawRom4096_6.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_6.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sawrom4096_5.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sawrom4096_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_5 " "Found entity 1: sawRom4096_5" {  } { { "IP_files/sawRom4096_5.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357366 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sawrom4096_4.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sawrom4096_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_4 " "Found entity 1: sawRom4096_4" {  } { { "IP_files/sawRom4096_4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sawrom4096_3.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sawrom4096_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_3 " "Found entity 1: sawRom4096_3" {  } { { "IP_files/sawRom4096_3.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_3.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sawrom4096_2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sawrom4096_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_2 " "Found entity 1: sawRom4096_2" {  } { { "IP_files/sawRom4096_2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/sawrom4096_1.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/sawrom4096_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 sawRom4096_1 " "Found entity 1: sawRom4096_1" {  } { { "IP_files/sawRom4096_1.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/sawRom4096_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/parlleladd64x4.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/parlleladd64x4.v" { { "Info" "ISGN_ENTITY_NAME" "1 parllelAdd64x4 " "Found entity 1: parllelAdd64x4" {  } { { "IP_files/parllelAdd64x4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/parllelAdd64x4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/paralleladder.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/paralleladder.v" { { "Info" "ISGN_ENTITY_NAME" "1 parallelAdder " "Found entity 1: parallelAdder" {  } { { "IP_files/parallelAdder.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/parallelAdder.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/onchipfifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/onchipfifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 onChipFIFO " "Found entity 1: onChipFIFO" {  } { { "IP_files/onChipFIFO.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/onChipFIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult32x32add2_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult32x32add2_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult32x32Add2_ip " "Found entity 1: mult32x32Add2_ip" {  } { { "IP_files/mult32x32Add2_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult32x32Add2_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult16x64add4_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult16x64add4_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x64Add4_ip " "Found entity 1: mult16x64Add4_ip" {  } { { "IP_files/mult16x64Add4_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult16x64Add4_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult16x64add4.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult16x64add4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x64Add4 " "Found entity 1: mult16x64Add4" {  } { { "IP_files/mult16x64Add4.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult16x64Add4.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult16x64.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult16x64.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x64 " "Found entity 1: mult16x64" {  } { { "IP_files/mult16x64.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult16x64.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult16x32add2.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult16x32add2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x32Add2 " "Found entity 1: mult16x32Add2" {  } { { "IP_files/mult16x32Add2.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult16x32Add2.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult16x20add2_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult16x20add2_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16x20Add2_ip " "Found entity 1: mult16x20Add2_ip" {  } { { "IP_files/mult16x20Add2_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult16x20Add2_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult16add2_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult16add2_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16Add2_ip " "Found entity 1: mult16Add2_ip" {  } { { "IP_files/mult16Add2_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult16Add2_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357393 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "IP_files/mult16Add_ip.v " "Can't analyze file -- file IP_files/mult16Add_ip.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1627679357396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult16_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult16_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult16_ip " "Found entity 1: mult16_ip" {  } { { "IP_files/mult16_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult16_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult8x24_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult8x24_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult8x24_ip " "Found entity 1: mult8x24_ip" {  } { { "IP_files/mult8x24_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x24_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_files/mult8x16_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_files/mult8x16_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult8x16_ip " "Found entity 1: mult8x16_ip" {  } { { "IP_files/mult8x16_ip.v" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/IP_files/mult8x16_ip.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357401 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "fpgaSynth.sv(645) " "Verilog HDL Module Instantiation warning at fpgaSynth.sv(645): ignored dangling comma in List of Port Connections" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 645 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1627679357403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpgasynth.sv 1 1 " "Found 1 design units, including 1 entities, in source file fpgasynth.sv" { { "Info" "ISGN_ENTITY_NAME" "1 fpgaSynth " "Found entity 1: fpgaSynth" {  } { { "fpgaSynth.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/fpgaSynth.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_onehot.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux_onehot.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_oneHot " "Found entity 1: mux_oneHot" {  } { { "mux_oneHot.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mux_oneHot.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357413 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Found entity 2: mux4" {  } { { "mux_oneHot.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/mux_oneHot.sv" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg_n.sv 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg_n.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg_N " "Found entity 1: shiftreg_N" {  } { { "shiftreg_N.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/shiftreg_N.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "phasor.sv 1 1 " "Found 1 design units, including 1 entities, in source file phasor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 phasor " "Found entity 1: phasor" {  } { { "phasor.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/phasor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357427 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1627679357433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fmsm.sv 1 1 " "Found 1 design units, including 1 entities, in source file fmsm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FMSM " "Found entity 1: FMSM" {  } { { "FMSM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/FMSM.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cntr_modulus.sv 1 1 " "Found 1 design units, including 1 entities, in source file cntr_modulus.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_modulus " "Found entity 1: cntr_modulus" {  } { { "cntr_modulus.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/cntr_modulus.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bilinearinterpolator.sv 1 1 " "Found 1 design units, including 1 entities, in source file bilinearinterpolator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bilinearInterpolator " "Found entity 1: bilinearInterpolator" {  } { { "bilinearInterpolator.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/bilinearInterpolator.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "amplitudeparser.sv 1 1 " "Found 1 design units, including 1 entities, in source file amplitudeparser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 amplitudeParser " "Found entity 1: amplitudeParser" {  } { { "amplitudeParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/amplitudeParser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "noteparser.sv 1 1 " "Found 1 design units, including 1 entities, in source file noteparser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 noteParser " "Found entity 1: noteParser" {  } { { "noteParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/noteParser.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adsrenv.sv 1 1 " "Found 1 design units, including 1 entities, in source file adsrenv.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ADSRenv " "Found entity 1: ADSRenv" {  } { { "ADSRenv.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/ADSRenv.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "waveformrombank.sv 1 1 " "Found 1 design units, including 1 entities, in source file waveformrombank.sv" { { "Info" "ISGN_ENTITY_NAME" "1 waveformROMbank " "Found entity 1: waveformROMbank" {  } { { "waveformROMbank.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/waveformROMbank.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "octaveparser.sv 1 1 " "Found 1 design units, including 1 entities, in source file octaveparser.sv" { { "Info" "ISGN_ENTITY_NAME" "1 octaveParser " "Found entity 1: octaveParser" {  } { { "octaveParser.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/octaveParser.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wavetableidxrom.sv 1 1 " "Found 1 design units, including 1 entities, in source file wavetableidxrom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tableIdxROM " "Found entity 1: tableIdxROM" {  } { { "wavetableIdxROM.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/wavetableIdxROM.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2s_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file i2s_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 i2s_core " "Found entity 1: i2s_core" {  } { { "i2s_core.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/i2s_core.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider_aw.sv 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider_aw.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clockDivider_AW " "Found entity 1: clockDivider_AW" {  } { { "clockDivider_AW.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/clockDivider_AW.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1627679357507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357507 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"input\";  expecting \")\" dualReadRegfile.sv(8) " "Verilog HDL syntax error at dualReadRegfile.sv(8) near text: \"input\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "dualReadRegfile.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/dualReadRegfile.sv" 8 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1627679357513 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\" dualReadRegfile.sv(10) " "Verilog HDL syntax error at dualReadRegfile.sv(10) near text: \";\";  expecting \")\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "dualReadRegfile.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/dualReadRegfile.sv" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1627679357513 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "dualReadRegfile dualReadRegfile.sv(1) " "Ignored design unit \"dualReadRegfile\" at dualReadRegfile.sv(1) due to previous errors" {  } { { "dualReadRegfile.sv" "" { Text "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/dualReadRegfile.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1627679357513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dualreadregfile.sv 0 0 " "Found 0 design units, including 0 entities, in source file dualreadregfile.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357513 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject.map.smsg " "Generated suppressed messages file C:/Users/augh/Documents/ECE385/finalProject_multiWaveform/finalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679357669 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1627679359529 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Jul 30 14:09:19 2021 " "Processing ended: Fri Jul 30 14:09:19 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1627679359529 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1627679359529 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1627679359529 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679359529 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1627679360228 ""}
