begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|/*-  * Copyright (c) 2016 Michal Meloun<mmel@FreeBSD.org>  * All rights reserved.  *  * Redistribution and use in source and binary forms, with or without  * modification, are permitted provided that the following conditions  * are met:  * 1. Redistributions of source code must retain the above copyright  *    notice, this list of conditions and the following disclaimer.  * 2. Redistributions in binary form must reproduce the above copyright  *    notice, this list of conditions and the following disclaimer in the  *    documentation and/or other materials provided with the distribution.  *  * THIS SOFTWARE IS PROVIDED BY THE AUTHOR AND CONTRIBUTORS ``AS IS'' AND  * ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE  * IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE  * ARE DISCLAIMED.  IN NO EVENT SHALL THE AUTHOR OR CONTRIBUTORS BE LIABLE  * FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL  * DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS  * OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION)  * HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT  * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY  * OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF  * SUCH DAMAGE.  */
end_comment

begin_include
include|#
directive|include
file|<sys/cdefs.h>
end_include

begin_expr_stmt
name|__FBSDID
argument_list|(
literal|"$FreeBSD$"
argument_list|)
expr_stmt|;
end_expr_stmt

begin_include
include|#
directive|include
file|<sys/param.h>
end_include

begin_include
include|#
directive|include
file|<sys/systm.h>
end_include

begin_include
include|#
directive|include
file|<sys/bus.h>
end_include

begin_include
include|#
directive|include
file|<sys/lock.h>
end_include

begin_include
include|#
directive|include
file|<sys/mutex.h>
end_include

begin_include
include|#
directive|include
file|<sys/rman.h>
end_include

begin_include
include|#
directive|include
file|<machine/bus.h>
end_include

begin_include
include|#
directive|include
file|<dev/extres/clk/clk.h>
end_include

begin_include
include|#
directive|include
file|<gnu/dts/include/dt-bindings/clock/tegra124-car.h>
end_include

begin_include
include|#
directive|include
file|"tegra124_car.h"
end_include

begin_comment
comment|/* Flags */
end_comment

begin_define
define|#
directive|define
name|SMF_HAVE_DIVIDER_2
value|1
end_define

begin_struct
struct|struct
name|super_mux_def
block|{
name|struct
name|clknode_init_def
name|clkdef
decl_stmt|;
name|uint32_t
name|base_reg
decl_stmt|;
name|uint32_t
name|flags
decl_stmt|;
name|int
name|src_pllx
decl_stmt|;
name|int
name|src_div2
decl_stmt|;
block|}
struct|;
end_struct

begin_define
define|#
directive|define
name|PLIST
parameter_list|(
name|x
parameter_list|)
value|static const char *x[]
end_define

begin_define
define|#
directive|define
name|SM
parameter_list|(
name|_id
parameter_list|,
name|cn
parameter_list|,
name|pl
parameter_list|,
name|r
parameter_list|,
name|x
parameter_list|,
name|d
parameter_list|,
name|f
parameter_list|)
define|\
value|{									\ 	.clkdef.id = _id,						\ 	.clkdef.name = cn,						\ 	.clkdef.parent_names = pl,					\ 	.clkdef.parent_cnt = nitems(pl),				\ 	.clkdef.flags = CLK_NODE_STATIC_STRINGS,				\ 	.base_reg = r,							\ 	.src_pllx = x,							\ 	.src_div2 = d,							\ 	.flags = f,							\ }
end_define

begin_expr_stmt
name|PLIST
argument_list|(
name|cclk_g_parents
argument_list|)
operator|=
block|{
literal|"clk_m"
block|,
literal|"pllC_out0"
block|,
literal|"clk_s"
block|,
literal|"pllM_out0"
block|,
literal|"pllP_out0"
block|,
literal|"pllP_out4"
block|,
literal|"pllC2_out0"
block|,
literal|"pllC3_out0"
block|,
literal|"pllX_out"
block|,
name|NULL
block|,
name|NULL
block|,
name|NULL
block|,
name|NULL
block|,
name|NULL
block|,
name|NULL
block|,
name|NULL
block|,
comment|// "dfllCPU_out0"
block|}
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|PLIST
argument_list|(
name|cclk_lp_parents
argument_list|)
operator|=
block|{
literal|"clk_m"
block|,
literal|"pllC_out0"
block|,
literal|"clk_s"
block|,
literal|"pllM_out0"
block|,
literal|"pllP_out0"
block|,
literal|"pllP_out4"
block|,
literal|"pllC2_out0"
block|,
literal|"pllC3_out0"
block|,
literal|"pllX_out"
block|,
name|NULL
block|,
name|NULL
block|,
name|NULL
block|,
name|NULL
block|,
name|NULL
block|,
name|NULL
block|,
name|NULL
block|,
literal|"pllX_out0"
block|}
expr_stmt|;
end_expr_stmt

begin_expr_stmt
name|PLIST
argument_list|(
name|sclk_parents
argument_list|)
operator|=
block|{
literal|"clk_m"
block|,
literal|"pllC_out1"
block|,
literal|"pllP_out4"
block|,
literal|"pllP_out0"
block|,
literal|"pllP_out2"
block|,
literal|"pllC_out0"
block|,
literal|"clk_s"
block|,
literal|"pllM_out1"
block|, }
expr_stmt|;
end_expr_stmt

begin_decl_stmt
specifier|static
name|struct
name|super_mux_def
name|super_mux_def
index|[]
init|=
block|{
name|SM
argument_list|(
name|TEGRA124_CLK_CCLK_G
argument_list|,
literal|"cclk_g"
argument_list|,
name|cclk_g_parents
argument_list|,
name|CCLKG_BURST_POLICY
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|,
name|SM
argument_list|(
name|TEGRA124_CLK_CCLK_LP
argument_list|,
literal|"cclk_lp"
argument_list|,
name|cclk_lp_parents
argument_list|,
name|CCLKLP_BURST_POLICY
argument_list|,
literal|8
argument_list|,
literal|16
argument_list|,
name|SMF_HAVE_DIVIDER_2
argument_list|)
block|,
name|SM
argument_list|(
name|TEGRA124_CLK_SCLK
argument_list|,
literal|"sclk"
argument_list|,
name|sclk_parents
argument_list|,
name|SCLK_BURST_POLICY
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|,
literal|0
argument_list|)
block|, }
decl_stmt|;
end_decl_stmt

begin_function_decl
specifier|static
name|int
name|super_mux_init
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|device_t
name|dev
parameter_list|)
function_decl|;
end_function_decl

begin_function_decl
specifier|static
name|int
name|super_mux_set_mux
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|int
name|idx
parameter_list|)
function_decl|;
end_function_decl

begin_struct
struct|struct
name|super_mux_sc
block|{
name|device_t
name|clkdev
decl_stmt|;
name|uint32_t
name|base_reg
decl_stmt|;
name|int
name|src_pllx
decl_stmt|;
name|int
name|src_div2
decl_stmt|;
name|uint32_t
name|flags
decl_stmt|;
name|int
name|mux
decl_stmt|;
block|}
struct|;
end_struct

begin_decl_stmt
specifier|static
name|clknode_method_t
name|super_mux_methods
index|[]
init|=
block|{
comment|/* Device interface */
name|CLKNODEMETHOD
argument_list|(
name|clknode_init
argument_list|,
name|super_mux_init
argument_list|)
block|,
name|CLKNODEMETHOD
argument_list|(
name|clknode_set_mux
argument_list|,
name|super_mux_set_mux
argument_list|)
block|,
name|CLKNODEMETHOD_END
block|}
decl_stmt|;
end_decl_stmt

begin_expr_stmt
name|DEFINE_CLASS_1
argument_list|(
name|tegra124_super_mux
argument_list|,
name|tegra124_super_mux_class
argument_list|,
name|super_mux_methods
argument_list|,
sizeof|sizeof
argument_list|(
expr|struct
name|super_mux_sc
argument_list|)
argument_list|,
name|clknode_class
argument_list|)
expr_stmt|;
end_expr_stmt

begin_comment
comment|/* Mux status. */
end_comment

begin_define
define|#
directive|define
name|SUPER_MUX_STATE_STDBY
value|0
end_define

begin_define
define|#
directive|define
name|SUPER_MUX_STATE_IDLE
value|1
end_define

begin_define
define|#
directive|define
name|SUPER_MUX_STATE_RUN
value|2
end_define

begin_define
define|#
directive|define
name|SUPER_MUX_STATE_IRQ
value|3
end_define

begin_define
define|#
directive|define
name|SUPER_MUX_STATE_FIQ
value|4
end_define

begin_comment
comment|/* Mux register bits. */
end_comment

begin_define
define|#
directive|define
name|SUPER_MUX_STATE_BIT_SHIFT
value|28
end_define

begin_define
define|#
directive|define
name|SUPER_MUX_STATE_BIT_MASK
value|0xF
end_define

begin_comment
comment|/* State is Priority encoded */
end_comment

begin_define
define|#
directive|define
name|SUPER_MUX_STATE_BIT_STDBY
value|0x00
end_define

begin_define
define|#
directive|define
name|SUPER_MUX_STATE_BIT_IDLE
value|0x01
end_define

begin_define
define|#
directive|define
name|SUPER_MUX_STATE_BIT_RUN
value|0x02
end_define

begin_define
define|#
directive|define
name|SUPER_MUX_STATE_BIT_IRQ
value|0x04
end_define

begin_define
define|#
directive|define
name|SUPER_MUX_STATE_BIT_FIQ
value|0x08
end_define

begin_define
define|#
directive|define
name|SUPER_MUX_MUX_WIDTH
value|4
end_define

begin_define
define|#
directive|define
name|SUPER_MUX_LP_DIV2_BYPASS
value|(1<< 16)
end_define

begin_function
specifier|static
name|uint32_t
name|super_mux_get_state
parameter_list|(
name|uint32_t
name|reg
parameter_list|)
block|{
name|reg
operator|=
operator|(
name|reg
operator|>>
name|SUPER_MUX_STATE_BIT_SHIFT
operator|)
operator|&
name|SUPER_MUX_STATE_BIT_MASK
expr_stmt|;
if|if
condition|(
name|reg
operator|&
name|SUPER_MUX_STATE_BIT_FIQ
condition|)
return|return
operator|(
name|SUPER_MUX_STATE_FIQ
operator|)
return|;
if|if
condition|(
name|reg
operator|&
name|SUPER_MUX_STATE_BIT_IRQ
condition|)
return|return
operator|(
name|SUPER_MUX_STATE_IRQ
operator|)
return|;
if|if
condition|(
name|reg
operator|&
name|SUPER_MUX_STATE_BIT_RUN
condition|)
return|return
operator|(
name|SUPER_MUX_STATE_RUN
operator|)
return|;
if|if
condition|(
name|reg
operator|&
name|SUPER_MUX_STATE_BIT_IDLE
condition|)
return|return
operator|(
name|SUPER_MUX_STATE_IDLE
operator|)
return|;
return|return
operator|(
name|SUPER_MUX_STATE_STDBY
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|super_mux_init
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|device_t
name|dev
parameter_list|)
block|{
name|struct
name|super_mux_sc
modifier|*
name|sc
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|;
name|int
name|shift
decl_stmt|,
name|state
decl_stmt|;
name|sc
operator|=
name|clknode_get_softc
argument_list|(
name|clk
argument_list|)
expr_stmt|;
name|DEVICE_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|RD4
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|base_reg
argument_list|,
operator|&
name|reg
argument_list|)
expr_stmt|;
name|DEVICE_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|state
operator|=
name|super_mux_get_state
argument_list|(
name|reg
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|state
operator|!=
name|SUPER_MUX_STATE_RUN
operator|)
operator|&&
operator|(
name|state
operator|!=
name|SUPER_MUX_STATE_IDLE
operator|)
condition|)
block|{
name|panic
argument_list|(
literal|"Unexpected super mux state: %u"
argument_list|,
name|state
argument_list|)
expr_stmt|;
block|}
name|shift
operator|=
name|state
operator|*
name|SUPER_MUX_MUX_WIDTH
expr_stmt|;
name|sc
operator|->
name|mux
operator|=
operator|(
name|reg
operator|>>
name|shift
operator|)
operator|&
operator|(
operator|(
literal|1
operator|<<
name|SUPER_MUX_MUX_WIDTH
operator|)
operator|-
literal|1
operator|)
expr_stmt|;
comment|/* 	 * CCLKLP uses PLLX/2 as source if LP_DIV2_BYPASS isn't set 	 * and source mux is set to PLLX. 	 */
if|if
condition|(
name|sc
operator|->
name|flags
operator|&
name|SMF_HAVE_DIVIDER_2
condition|)
block|{
if|if
condition|(
operator|(
operator|(
name|reg
operator|&
name|SUPER_MUX_LP_DIV2_BYPASS
operator|)
operator|==
literal|0
operator|)
operator|&&
operator|(
name|sc
operator|->
name|mux
operator|==
name|sc
operator|->
name|src_pllx
operator|)
condition|)
name|sc
operator|->
name|mux
operator|=
name|sc
operator|->
name|src_div2
expr_stmt|;
block|}
name|clknode_init_parent_idx
argument_list|(
name|clk
argument_list|,
name|sc
operator|->
name|mux
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|super_mux_set_mux
parameter_list|(
name|struct
name|clknode
modifier|*
name|clk
parameter_list|,
name|int
name|idx
parameter_list|)
block|{
name|struct
name|super_mux_sc
modifier|*
name|sc
decl_stmt|;
name|int
name|shift
decl_stmt|,
name|state
decl_stmt|;
name|uint32_t
name|reg
decl_stmt|,
name|dummy
decl_stmt|;
name|sc
operator|=
name|clknode_get_softc
argument_list|(
name|clk
argument_list|)
expr_stmt|;
name|DEVICE_LOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
name|RD4
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|base_reg
argument_list|,
operator|&
name|reg
argument_list|)
expr_stmt|;
name|state
operator|=
name|super_mux_get_state
argument_list|(
name|reg
argument_list|)
expr_stmt|;
if|if
condition|(
operator|(
name|state
operator|!=
name|SUPER_MUX_STATE_RUN
operator|)
operator|&&
operator|(
name|state
operator|!=
name|SUPER_MUX_STATE_IDLE
operator|)
condition|)
block|{
name|panic
argument_list|(
literal|"Unexpected super mux state: %u"
argument_list|,
name|state
argument_list|)
expr_stmt|;
block|}
name|shift
operator|=
name|state
operator|*
name|SUPER_MUX_MUX_WIDTH
expr_stmt|;
name|sc
operator|->
name|mux
operator|=
name|idx
expr_stmt|;
if|if
condition|(
name|sc
operator|->
name|flags
operator|&
name|SMF_HAVE_DIVIDER_2
condition|)
block|{
if|if
condition|(
name|idx
operator|==
name|sc
operator|->
name|src_div2
condition|)
block|{
name|idx
operator|=
name|sc
operator|->
name|src_pllx
expr_stmt|;
name|reg
operator|&=
operator|~
name|SUPER_MUX_LP_DIV2_BYPASS
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|base_reg
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|RD4
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|base_reg
argument_list|,
operator|&
name|dummy
argument_list|)
expr_stmt|;
block|}
elseif|else
if|if
condition|(
name|idx
operator|==
name|sc
operator|->
name|src_pllx
condition|)
block|{
name|reg
operator|=
name|SUPER_MUX_LP_DIV2_BYPASS
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|base_reg
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|RD4
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|base_reg
argument_list|,
operator|&
name|dummy
argument_list|)
expr_stmt|;
block|}
block|}
name|reg
operator|&=
operator|~
operator|(
operator|(
operator|(
literal|1
operator|<<
name|SUPER_MUX_MUX_WIDTH
operator|)
operator|-
literal|1
operator|)
operator|<<
name|shift
operator|)
expr_stmt|;
name|reg
operator||=
name|idx
operator|<<
name|shift
expr_stmt|;
name|WR4
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|base_reg
argument_list|,
name|reg
argument_list|)
expr_stmt|;
name|RD4
argument_list|(
name|sc
argument_list|,
name|sc
operator|->
name|base_reg
argument_list|,
operator|&
name|dummy
argument_list|)
expr_stmt|;
name|DEVICE_UNLOCK
argument_list|(
name|sc
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
specifier|static
name|int
name|super_mux_register
parameter_list|(
name|struct
name|clkdom
modifier|*
name|clkdom
parameter_list|,
name|struct
name|super_mux_def
modifier|*
name|clkdef
parameter_list|)
block|{
name|struct
name|clknode
modifier|*
name|clk
decl_stmt|;
name|struct
name|super_mux_sc
modifier|*
name|sc
decl_stmt|;
name|clk
operator|=
name|clknode_create
argument_list|(
name|clkdom
argument_list|,
operator|&
name|tegra124_super_mux_class
argument_list|,
operator|&
name|clkdef
operator|->
name|clkdef
argument_list|)
expr_stmt|;
if|if
condition|(
name|clk
operator|==
name|NULL
condition|)
return|return
operator|(
literal|1
operator|)
return|;
name|sc
operator|=
name|clknode_get_softc
argument_list|(
name|clk
argument_list|)
expr_stmt|;
name|sc
operator|->
name|clkdev
operator|=
name|clknode_get_device
argument_list|(
name|clk
argument_list|)
expr_stmt|;
name|sc
operator|->
name|base_reg
operator|=
name|clkdef
operator|->
name|base_reg
expr_stmt|;
name|sc
operator|->
name|src_pllx
operator|=
name|clkdef
operator|->
name|src_pllx
expr_stmt|;
name|sc
operator|->
name|src_div2
operator|=
name|clkdef
operator|->
name|src_div2
expr_stmt|;
name|sc
operator|->
name|flags
operator|=
name|clkdef
operator|->
name|flags
expr_stmt|;
name|clknode_register
argument_list|(
name|clkdom
argument_list|,
name|clk
argument_list|)
expr_stmt|;
return|return
operator|(
literal|0
operator|)
return|;
block|}
end_function

begin_function
name|void
name|tegra124_super_mux_clock
parameter_list|(
name|struct
name|tegra124_car_softc
modifier|*
name|sc
parameter_list|)
block|{
name|int
name|i
decl_stmt|,
name|rv
decl_stmt|;
for|for
control|(
name|i
operator|=
literal|0
init|;
name|i
operator|<
name|nitems
argument_list|(
name|super_mux_def
argument_list|)
condition|;
name|i
operator|++
control|)
block|{
name|rv
operator|=
name|super_mux_register
argument_list|(
name|sc
operator|->
name|clkdom
argument_list|,
operator|&
name|super_mux_def
index|[
name|i
index|]
argument_list|)
expr_stmt|;
if|if
condition|(
name|rv
operator|!=
literal|0
condition|)
name|panic
argument_list|(
literal|"super_mux_register failed"
argument_list|)
expr_stmt|;
block|}
block|}
end_function

end_unit

