-- ==============================================================
-- Generated by Vitis HLS v2024.2.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity system_top_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    m2_to_m4_data_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    m2_to_m4_data_empty_n : IN STD_LOGIC;
    m2_to_m4_data_read : OUT STD_LOGIC;
    m2_to_m4_data_num_data_valid : IN STD_LOGIC_VECTOR (11 downto 0);
    m2_to_m4_data_fifo_cap : IN STD_LOGIC_VECTOR (11 downto 0);
    corrected_out_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    corrected_out_full_n : IN STD_LOGIC;
    corrected_out_write : OUT STD_LOGIC;
    write_cnt_1_reload : IN STD_LOGIC_VECTOR (31 downto 0);
    select_ln149 : IN STD_LOGIC_VECTOR (31 downto 0);
    empty : IN STD_LOGIC_VECTOR (12 downto 0);
    sext_ln175 : IN STD_LOGIC_VECTOR (26 downto 0);
    circ_buf_re_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    circ_buf_re_ce0 : OUT STD_LOGIC;
    circ_buf_re_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    circ_buf_re_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    circ_buf_re_ce1 : OUT STD_LOGIC;
    circ_buf_re_we1 : OUT STD_LOGIC;
    circ_buf_re_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    circ_buf_im_address0 : OUT STD_LOGIC_VECTOR (12 downto 0);
    circ_buf_im_ce0 : OUT STD_LOGIC;
    circ_buf_im_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    circ_buf_im_address1 : OUT STD_LOGIC_VECTOR (12 downto 0);
    circ_buf_im_ce1 : OUT STD_LOGIC;
    circ_buf_im_we1 : OUT STD_LOGIC;
    circ_buf_im_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    m4_cos_lut_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    m4_cos_lut_ce0 : OUT STD_LOGIC;
    m4_cos_lut_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
    m4_sin_lut_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
    m4_sin_lut_ce0 : OUT STD_LOGIC;
    m4_sin_lut_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of system_top_module4_fine_cfo_apply_Pipeline_APPLY_OVERLAP is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv64_FFFFFFFFFFFFFFFF : STD_LOGIC_VECTOR (63 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp1_done_reg : BOOLEAN := false;
    signal ap_block_pp0_stage0_subdone_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln184_fu_277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter1_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal m2_to_m4_data_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal corrected_out_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_grp1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone_grp0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal sext_ln175_cast_fu_231_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln175_cast_reg_649 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln187_fu_300_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln187_reg_658 : STD_LOGIC_VECTOR (63 downto 0);
    signal sample_re_fu_395_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_re_reg_684 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_im_fu_414_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal sample_im_reg_689 : STD_LOGIC_VECTOR (15 downto 0);
    signal cos_val_reg_694 : STD_LOGIC_VECTOR (15 downto 0);
    signal sin_val_reg_699 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln197_2_reg_704 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_11001_grp1 : BOOLEAN;
    signal trunc_ln198_2_reg_709 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln193_fu_356_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln189_fu_438_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reuse_addr_reg12_fu_90 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal ap_loop_init : STD_LOGIC;
    signal reuse_reg11_fu_94 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal trunc_ln189_fu_422_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal reuse_addr_reg_fu_98 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal reuse_reg_fu_102 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal phase_acc_fu_106 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal phase_acc_1_fu_362_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal write_cnt_fu_110 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal write_cnt_3_fu_464_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal i_3_fu_114 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal i_7_fu_282_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_block_pp0_stage0_01001_grp1 : BOOLEAN;
    signal circ_buf_re_ce0_local : STD_LOGIC;
    signal circ_buf_re_we1_local : STD_LOGIC;
    signal circ_buf_re_ce1_local : STD_LOGIC;
    signal circ_buf_im_ce0_local : STD_LOGIC;
    signal circ_buf_im_we1_local : STD_LOGIC;
    signal circ_buf_im_ce1_local : STD_LOGIC;
    signal m4_cos_lut_ce0_local : STD_LOGIC;
    signal m4_sin_lut_ce0_local : STD_LOGIC;
    signal zext_ln184_fu_273_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln184_1_fu_291_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal sample_idx_fu_295_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal trunc_ln192_fu_324_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln_fu_306_p4 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln192_fu_328_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln192_fu_334_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_1_fu_316_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln192_fu_340_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal ref_tmp_i_i648_0_i_fu_348_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal addr_cmp15_fu_390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal addr_cmp_fu_409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln184_fu_380_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal mul_ln197_fu_481_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln197_fu_475_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln197_fu_481_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln197_1_fu_478_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln197_1_fu_493_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln197_2_fu_487_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln197_1_fu_493_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal sext_ln197_3_fu_490_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln197_fu_481_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln197_1_fu_493_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln2_fu_499_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln197_1_fu_509_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal sub_ln197_fu_519_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal mul_ln198_fu_535_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln198_fu_535_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln198_1_fu_541_p0 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln198_1_fu_541_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal mul_ln198_fu_535_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln198_1_fu_541_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal trunc_ln3_fu_547_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal trunc_ln198_1_fu_557_p4 : STD_LOGIC_VECTOR (25 downto 0);
    signal add_ln198_fu_567_p2 : STD_LOGIC_VECTOR (25 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ready_sig : STD_LOGIC;
    signal ap_done_sig : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component system_top_mul_16s_16s_30_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (15 downto 0);
        din1 : IN STD_LOGIC_VECTOR (15 downto 0);
        dout : OUT STD_LOGIC_VECTOR (29 downto 0) );
    end component;


    component system_top_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mul_16s_16s_30_1_1_U218 : component system_top_mul_16s_16s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 30)
    port map (
        din0 => mul_ln197_fu_481_p0,
        din1 => mul_ln197_fu_481_p1,
        dout => mul_ln197_fu_481_p2);

    mul_16s_16s_30_1_1_U219 : component system_top_mul_16s_16s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 30)
    port map (
        din0 => mul_ln197_1_fu_493_p0,
        din1 => mul_ln197_1_fu_493_p1,
        dout => mul_ln197_1_fu_493_p2);

    mul_16s_16s_30_1_1_U220 : component system_top_mul_16s_16s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 30)
    port map (
        din0 => mul_ln198_fu_535_p0,
        din1 => mul_ln198_fu_535_p1,
        dout => mul_ln198_fu_535_p2);

    mul_16s_16s_30_1_1_U221 : component system_top_mul_16s_16s_30_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 16,
        din1_WIDTH => 16,
        dout_WIDTH => 30)
    port map (
        din0 => mul_ln198_1_fu_541_p0,
        din1 => mul_ln198_1_fu_541_p1,
        dout => mul_ln198_1_fu_541_p2);

    flow_control_loop_pipe_sequential_init_U : component system_top_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready_sig,
        ap_done => ap_done_sig,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter1_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_block_pp0_stage0_subdone_grp1_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1)) then 
                    ap_block_pp0_stage0_subdone_grp1_done_reg <= ap_const_boolean_1;
                end if; 
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter1_stage0)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    i_3_fu_114_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    i_3_fu_114 <= ap_const_lv31_0;
                elsif (((icmp_ln184_fu_277_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    i_3_fu_114 <= i_7_fu_282_p2;
                end if;
            end if; 
        end if;
    end process;

    phase_acc_fu_106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if ((ap_loop_init = ap_const_logic_1)) then 
                    phase_acc_fu_106 <= ap_const_lv32_0;
                elsif (((icmp_ln184_fu_277_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
                    phase_acc_fu_106 <= phase_acc_1_fu_362_p2;
                end if;
            end if; 
        end if;
    end process;

    reuse_addr_reg12_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    reuse_addr_reg12_fu_90 <= ap_const_lv64_FFFFFFFFFFFFFFFF;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    reuse_addr_reg12_fu_90 <= zext_ln189_fu_438_p1;
                end if;
            end if; 
        end if;
    end process;

    reuse_addr_reg_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    reuse_addr_reg_fu_98 <= ap_const_lv64_FFFFFFFFFFFFFFFF;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    reuse_addr_reg_fu_98 <= zext_ln189_fu_438_p1;
                end if;
            end if; 
        end if;
    end process;

    reuse_reg11_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    reuse_reg11_fu_94 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    reuse_reg11_fu_94 <= trunc_ln189_fu_422_p1;
                end if;
            end if; 
        end if;
    end process;

    reuse_reg_fu_102_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    reuse_reg_fu_102 <= ap_const_lv16_0;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    reuse_reg_fu_102 <= m2_to_m4_data_dout(31 downto 16);
                end if;
            end if; 
        end if;
    end process;

    write_cnt_fu_110_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    write_cnt_fu_110 <= write_cnt_1_reload;
                elsif ((ap_enable_reg_pp0_iter2 = ap_const_logic_1)) then 
                    write_cnt_fu_110 <= write_cnt_3_fu_464_p2;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready;
                sext_ln175_cast_reg_649 <= sext_ln175_cast_fu_231_p1;
                    zext_ln187_reg_658(12 downto 0) <= zext_ln187_fu_300_p1(12 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                cos_val_reg_694 <= m4_cos_lut_q0;
                sample_im_reg_689 <= sample_im_fu_414_p3;
                sample_re_reg_684 <= sample_re_fu_395_p3;
                sin_val_reg_699 <= m4_sin_lut_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1))) then
                trunc_ln197_2_reg_704 <= sub_ln197_fu_519_p2(25 downto 10);
                trunc_ln198_2_reg_709 <= add_ln198_fu_567_p2(25 downto 10);
            end if;
        end if;
    end process;
    zext_ln187_reg_658(63 downto 13) <= "000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln192_fu_334_p2 <= std_logic_vector(unsigned(trunc_ln_fu_306_p4) + unsigned(ap_const_lv10_1));
    add_ln198_fu_567_p2 <= std_logic_vector(unsigned(trunc_ln3_fu_547_p4) + unsigned(trunc_ln198_1_fu_557_p4));
    addr_cmp15_fu_390_p2 <= "1" when (reuse_addr_reg12_fu_90 = zext_ln187_reg_658) else "0";
    addr_cmp_fu_409_p2 <= "1" when (reuse_addr_reg_fu_98 = zext_ln187_reg_658) else "0";
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_grp1_assign_proc : process(ap_enable_reg_pp0_iter4, corrected_out_full_n, ap_block_pp0_stage0_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage0_01001_grp1 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (corrected_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, corrected_out_full_n, ap_block_state3_pp0_stage0_iter2, ap_block_pp0_stage0_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage0_11001 <= (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (corrected_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)));
    end process;

        ap_block_pp0_stage0_11001_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_grp1_assign_proc : process(ap_enable_reg_pp0_iter4, corrected_out_full_n, ap_block_pp0_stage0_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage0_11001_grp1 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (corrected_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage0_grp1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter4, corrected_out_full_n, ap_block_state3_pp0_stage0_iter2, ap_block_pp0_stage0_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage0_subdone <= (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (corrected_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_1 = ap_block_state3_pp0_stage0_iter2)));
    end process;

        ap_block_pp0_stage0_subdone_grp0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_subdone_grp1_assign_proc : process(ap_enable_reg_pp0_iter4, corrected_out_full_n, ap_block_pp0_stage0_subdone_grp1_done_reg)
    begin
                ap_block_pp0_stage0_subdone_grp1 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (corrected_out_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(m2_to_m4_data_empty_n)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (m2_to_m4_data_empty_n = ap_const_logic_0);
    end process;


    ap_condition_exit_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_subdone, icmp_ln184_fu_277_p2)
    begin
        if (((icmp_ln184_fu_277_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter1_stage0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_done <= ap_done_sig;

    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter3_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter3_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4)
    begin
        if (((ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter1_stage0;
    ap_ready <= ap_ready_sig;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;

    circ_buf_im_address0 <= zext_ln187_fu_300_p1(13 - 1 downto 0);
    circ_buf_im_address1 <= zext_ln189_fu_438_p1(13 - 1 downto 0);
    circ_buf_im_ce0 <= circ_buf_im_ce0_local;

    circ_buf_im_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            circ_buf_im_ce0_local <= ap_const_logic_1;
        else 
            circ_buf_im_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    circ_buf_im_ce1 <= circ_buf_im_ce1_local;

    circ_buf_im_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            circ_buf_im_ce1_local <= ap_const_logic_1;
        else 
            circ_buf_im_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    circ_buf_im_d1 <= m2_to_m4_data_dout(31 downto 16);
    circ_buf_im_we1 <= circ_buf_im_we1_local;

    circ_buf_im_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            circ_buf_im_we1_local <= ap_const_logic_1;
        else 
            circ_buf_im_we1_local <= ap_const_logic_0;
        end if; 
    end process;

    circ_buf_re_address0 <= zext_ln187_fu_300_p1(13 - 1 downto 0);
    circ_buf_re_address1 <= zext_ln189_fu_438_p1(13 - 1 downto 0);
    circ_buf_re_ce0 <= circ_buf_re_ce0_local;

    circ_buf_re_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            circ_buf_re_ce0_local <= ap_const_logic_1;
        else 
            circ_buf_re_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    circ_buf_re_ce1 <= circ_buf_re_ce1_local;

    circ_buf_re_ce1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            circ_buf_re_ce1_local <= ap_const_logic_1;
        else 
            circ_buf_re_ce1_local <= ap_const_logic_0;
        end if; 
    end process;

    circ_buf_re_d1 <= trunc_ln189_fu_422_p1;
    circ_buf_re_we1 <= circ_buf_re_we1_local;

    circ_buf_re_we1_local_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            circ_buf_re_we1_local <= ap_const_logic_1;
        else 
            circ_buf_re_we1_local <= ap_const_logic_0;
        end if; 
    end process;


    corrected_out_blk_n_assign_proc : process(ap_enable_reg_pp0_iter4, corrected_out_full_n, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_grp1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            corrected_out_blk_n <= corrected_out_full_n;
        else 
            corrected_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    corrected_out_din <= (trunc_ln198_2_reg_709 & trunc_ln197_2_reg_704);

    corrected_out_write_assign_proc : process(ap_enable_reg_pp0_iter4, ap_block_pp0_stage0_subdone_grp1_done_reg, ap_block_pp0_stage0_11001_grp1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone_grp1_done_reg) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001_grp1) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1))) then 
            corrected_out_write <= ap_const_logic_1;
        else 
            corrected_out_write <= ap_const_logic_0;
        end if; 
    end process;

    i_7_fu_282_p2 <= std_logic_vector(unsigned(i_3_fu_114) + unsigned(ap_const_lv31_1));
    icmp_ln184_fu_277_p2 <= "1" when (signed(zext_ln184_fu_273_p1) < signed(select_ln149)) else "0";
    icmp_ln192_fu_328_p2 <= "0" when (trunc_ln192_fu_324_p1 = ap_const_lv16_0) else "1";

    m2_to_m4_data_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, m2_to_m4_data_empty_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            m2_to_m4_data_blk_n <= m2_to_m4_data_empty_n;
        else 
            m2_to_m4_data_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    m2_to_m4_data_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            m2_to_m4_data_read <= ap_const_logic_1;
        else 
            m2_to_m4_data_read <= ap_const_logic_0;
        end if; 
    end process;

    m4_cos_lut_address0 <= zext_ln193_fu_356_p1(10 - 1 downto 0);
    m4_cos_lut_ce0 <= m4_cos_lut_ce0_local;

    m4_cos_lut_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m4_cos_lut_ce0_local <= ap_const_logic_1;
        else 
            m4_cos_lut_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    m4_sin_lut_address0 <= zext_ln193_fu_356_p1(10 - 1 downto 0);
    m4_sin_lut_ce0 <= m4_sin_lut_ce0_local;

    m4_sin_lut_ce0_local_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            m4_sin_lut_ce0_local <= ap_const_logic_1;
        else 
            m4_sin_lut_ce0_local <= ap_const_logic_0;
        end if; 
    end process;

    mul_ln197_1_fu_493_p0 <= sext_ln197_2_fu_487_p1(16 - 1 downto 0);
    mul_ln197_1_fu_493_p1 <= sext_ln197_3_fu_490_p1(16 - 1 downto 0);
    mul_ln197_fu_481_p0 <= sext_ln197_fu_475_p1(16 - 1 downto 0);
    mul_ln197_fu_481_p1 <= sext_ln197_1_fu_478_p1(16 - 1 downto 0);
    mul_ln198_1_fu_541_p0 <= sext_ln197_fu_475_p1(16 - 1 downto 0);
    mul_ln198_1_fu_541_p1 <= sext_ln197_3_fu_490_p1(16 - 1 downto 0);
    mul_ln198_fu_535_p0 <= sext_ln197_2_fu_487_p1(16 - 1 downto 0);
    mul_ln198_fu_535_p1 <= sext_ln197_1_fu_478_p1(16 - 1 downto 0);
    phase_acc_1_fu_362_p2 <= std_logic_vector(signed(sext_ln175_cast_reg_649) + signed(phase_acc_fu_106));
    ref_tmp_i_i648_0_i_fu_348_p3 <= 
        select_ln192_fu_340_p3 when (tmp_1_fu_316_p3(0) = '1') else 
        trunc_ln_fu_306_p4;
    sample_idx_fu_295_p2 <= std_logic_vector(unsigned(trunc_ln184_1_fu_291_p1) + unsigned(empty));
    sample_im_fu_414_p3 <= 
        reuse_reg_fu_102 when (addr_cmp_fu_409_p2(0) = '1') else 
        circ_buf_im_q0;
    sample_re_fu_395_p3 <= 
        reuse_reg11_fu_94 when (addr_cmp15_fu_390_p2(0) = '1') else 
        circ_buf_re_q0;
    select_ln192_fu_340_p3 <= 
        add_ln192_fu_334_p2 when (icmp_ln192_fu_328_p2(0) = '1') else 
        trunc_ln_fu_306_p4;
        sext_ln175_cast_fu_231_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln175),32));

        sext_ln197_1_fu_478_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sample_re_reg_684),30));

        sext_ln197_2_fu_487_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sin_val_reg_699),30));

        sext_ln197_3_fu_490_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sample_im_reg_689),30));

        sext_ln197_fu_475_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(cos_val_reg_694),30));

    sub_ln197_fu_519_p2 <= std_logic_vector(unsigned(trunc_ln2_fu_499_p4) - unsigned(trunc_ln197_1_fu_509_p4));
    tmp_1_fu_316_p3 <= phase_acc_fu_106(31 downto 31);
    trunc_ln184_1_fu_291_p1 <= i_3_fu_114(13 - 1 downto 0);
    trunc_ln184_fu_380_p1 <= write_cnt_fu_110(13 - 1 downto 0);
    trunc_ln189_fu_422_p1 <= m2_to_m4_data_dout(16 - 1 downto 0);
    trunc_ln192_fu_324_p1 <= phase_acc_fu_106(16 - 1 downto 0);
    trunc_ln197_1_fu_509_p4 <= mul_ln197_1_fu_493_p2(29 downto 4);
    trunc_ln198_1_fu_557_p4 <= mul_ln198_1_fu_541_p2(29 downto 4);
    trunc_ln2_fu_499_p4 <= mul_ln197_fu_481_p2(29 downto 4);
    trunc_ln3_fu_547_p4 <= mul_ln198_fu_535_p2(29 downto 4);
    trunc_ln_fu_306_p4 <= phase_acc_fu_106(25 downto 16);
    write_cnt_3_fu_464_p2 <= std_logic_vector(unsigned(write_cnt_fu_110) + unsigned(ap_const_lv32_1));
    zext_ln184_fu_273_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_3_fu_114),32));
    zext_ln187_fu_300_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sample_idx_fu_295_p2),64));
    zext_ln189_fu_438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(trunc_ln184_fu_380_p1),64));
    zext_ln193_fu_356_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ref_tmp_i_i648_0_i_fu_348_p3),64));
end behav;
