/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Samsung Exynos SoC series Pablo driver
 *
 * Copyright (c) 2022 Samsung Electronics Co., Ltd
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 */

#ifndef IS_SFR_LME_V3_0_H
#define IS_SFR_LME_V3_0_H

#define INT_PULSE				(0)
#define INT_LEVEL				(1)

#define LME_TRY_COUNT			(20000)

enum lme_interrupt_map {
	INTR_LME_FRAME_START = 0,
	INTR_LME_FRAME_END = 1,
	INTR_LME_ON_ROW_COL_INFO = 2,
	INTR_LME_IRQ_CORRUPTED = 3,
	INTR_LME_COREX_ERROR = 4,
	INTR_LME_PRE_FRAME_END = 5,
	INTR_LME_MVCT_DONE = 6,
	INTR_LME_COREX_END_0 = 7,
	INTR_LME_COREX_END_1 = 8,
	INTR_LME_MVCT_TRS_CONN_LOST = 9,
	INTR_LME_CTRL_ERROR = 10,
	INTR_LME_DMACLIENTS_ERROR = 11,
	INTR_LME_DMACLIENTS_INFO = 12,
	INTR_LME_C2COM_SLOW_RING = 13,
	INTR_LME_TRS0_LOST_FLUSH = 14,
	INTR_LME_TRS1_LOST_FLUSH = 15,
	INTR_LME_MAX = 16
};

#define LME_INT_EN_MASK	((0)\
			|(1 << INTR_LME_FRAME_START)\
			|(1 << INTR_LME_FRAME_END)\
			|(1 << INTR_LME_ON_ROW_COL_INFO)\
			|(1 << INTR_LME_IRQ_CORRUPTED)\
			|(1 << INTR_LME_COREX_ERROR)\
			|(1 << INTR_LME_PRE_FRAME_END)\
			|(1 << INTR_LME_MVCT_DONE)\
			|(1 << INTR_LME_COREX_END_0)\
			|(1 << INTR_LME_COREX_END_1)\
			|(1 << INTR_LME_MVCT_TRS_CONN_LOST)\
			|(1 << INTR_LME_CTRL_ERROR)\
			|(1 << INTR_LME_DMACLIENTS_ERROR)\
			|(1 << INTR_LME_DMACLIENTS_INFO)\
			|(1 << INTR_LME_C2COM_SLOW_RING)\
			|(1 << INTR_LME_TRS0_LOST_FLUSH)\
			|(1 << INTR_LME_TRS1_LOST_FLUSH)\
			)

#define LME_INT_ERR_MASK	((0)\
			|(1 << INTR_LME_IRQ_CORRUPTED)\
			|(1 << INTR_LME_COREX_ERROR)\
			|(1 << INTR_LME_CTRL_ERROR)\
			|(1 << INTR_LME_DMACLIENTS_ERROR)\
			)

enum is_lme_reg_name {
	LME_R_GLOBAL_ENABLE,
	LME_R_DISABLE_CHAIN_ON_CORRUPTED,
	LME_R_SW_RESET,
	LME_R_SW_CORE_RESET,
	LME_R_HW_RESET,
	LME_R_FORCE_INTERNAL_CLOCK,
	LME_R_TRANS_STOP_REQ,
	LME_R_TRANS_STOP_REQ_RDY,
	LME_R_IDLENESS_STATUS,
	LME_R_AUTO_MASK_PREADY,
	LME_R_INTERRUPT_AUTO_MASK,
	LME_R_IP_POST_FRAME_GAP,
	LME_R_IP_USE_END_INTERRUPT_ENABLE,
	LME_R_IP_ROL_MODE,
	LME_R_IP_ROL_RESET,
	LME_R_IP_PROCESSING,
	LME_R_IP_DISABLE_C2COM_LOST_CONNECTION_AUTORECOVERY,
	LME_R_IP_FORCE_TRS_FLUSH,
	LME_R_CTRL_ADD_TO_QUEUE_INPUT_MODE_SELECT,
	LME_R_CTRL_MS_CURRENT_ACTIVE_SET,
	LME_R_CTRL_MS_NEXT_FRAME_SET,
	LME_R_CTRL_MS_QUEUE_FULLNESS,
	LME_R_CTRL_MS_QUEUE_FLUSH,
	LME_R_CTRL_MS_ADD_TO_QUEUE,
	LME_R_CTRL_INCREASE_FRAME_COUNTER_TRIGGER,
	LME_R_CTRL_TOTAL_FRAME_COUNTER,
	LME_R_CTRL_FRAME_COUNTER_PER_SET,
	LME_R_CTRL_ERROR_INTERRUPT_VECTOR_STATUS,
	LME_R_CTRL_ERROR_INTERRUPT_VECTOR_STATUS_CLEAR,
	LME_R_CTRL_ERROR_INTERRUPT_ENABLE,
	LME_R_CTRL_PROCESSING_TIMEOUT,
	LME_R_CTRL_PROCESSING_TIMEOUT_RESET_ENABLE,
	LME_R_IP_END_INTERRUPT_ENABLE,
	LME_R_IP_END_INTERRUPT_FRO,
	LME_R_IP_CORRUPTED_INTERRUPT_ENABLE,
	LME_R_IP_STALL_OUT_STAT,
	LME_R_IP_ROL_SELECT,
	LME_R_IP_SECURITY_INPUT_SELECT,
	LME_R_IP_INT_ON_COL_ROW,
	LME_R_IP_INT_ON_COL_ROW_CORD,
	LME_R_DMA_ISP_ARUSER,
	LME_R_DMA_ISP_AWUSER,
	LME_R_IP_FREEZE_VERSION,
	LME_R_IP_ISP_VERSION,
	LME_R_SIPULME3P0P0_REG_INTERFACE_VER,
	LME_R_CACHE_8BIT_LME_BYPASS,
	LME_R_CACHE_8BIT_IMAGE0_CONFIG,
	LME_R_CACHE_8BIT_BASE_ADDR_1P_0_LSB,
	LME_R_CACHE_8BIT_BASE_ADDR_1P_0_MSB,
	LME_R_CACHE_8BIT_BASE_ADDR_1P_JUMP_0,
	LME_R_CACHE_8BIT_IMAGE1_CONFIG,
	LME_R_CACHE_8BIT_BASE_ADDR_1P_1_LSB,
	LME_R_CACHE_8BIT_BASE_ADDR_1P_1_MSB,
	LME_R_CACHE_8BIT_BASE_ADDR_1P_JUMP_1,
	LME_R_CACHE_8BIT_CROP_CONFIG_START_0,
	LME_R_CACHE_8BIT_CROP_CONFIG_START_1,
	LME_R_CACHE_8BIT_PIX_CONFIG_0,
	LME_R_CACHE_8BIT_PIX_CONFIG_1,
	LME_R_CACHE_8BIT_STATUS,
	LME_R_CACHE_8BIT_DATA_REQ_CNT,
	LME_R_CACHE_8BIT_DATA_REQ_CNT_HIT,
	LME_R_CACHE_8BIT_PRE_REQ_CNT,
	LME_R_CACHE_8BIT_PRE_REQ_CNT_HIT,
	LME_R_CACHE_8BIT_REG_INTERFACE_VER,
	LME_R_MVCT_8BIT_LME_CONFIG,
	LME_R_MVCT_8BIT_MVE_CONFIG,
	LME_R_MVCT_8BIT_MVE_WEIGHT,
	LME_R_MVCT_8BIT_MV_SR,
	LME_R_MVCT_8BIT_IMAGE_DIMENTIONS,
	LME_R_MVCT_8BIT_LME_PREFETCH,
	LME_R_MVCT_8BIT_POST_FRAME_GAP,
	LME_R_MVCT_8BIT_CONFIDENCE_CONFIG,
	LME_R_MVCT_8BIT_TUNE_CONFIDENCE,
	LME_R_MVCT_8BIT_MVM_DBG0,
	LME_R_MVCT_8BIT_MVM_DBG1,
	LME_R_MVCT_8BIT_MVM_DBG1A,
	LME_R_MVCT_8BIT_MVM_DBG2,
	LME_R_MVCT_8BIT_MVM_DBG2A,
	LME_R_MVCT_8BIT_MVM_DBG3,
	LME_R_MVCT_8BIT_MVM_DBG4A,
	LME_R_MVCT_8BIT_MVM_DBG4B,
	LME_R_MVCT_8BIT_MVM_DBG4C,
	LME_R_MVCT_8BIT_MVM_DBG4D,
	LME_R_MVCT_8BIT_MVM_DBG4E,
	LME_R_MVCT_8BIT_MVM_DBG5,
	LME_R_MVCT_8BIT_IFC_DBG0,
	LME_R_MVCT_8BIT_IFC_DBG1,
	LME_R_MVCT_8BIT_PMV_RAM_WR_ACCESS,
	LME_R_MVCT_8BIT_PMV_RAM_START_ADD,
	LME_R_MVCT_8BIT_PMV_RAM_RD_ACCESS,
	LME_R_MVCT_8BIT_LME_DBG_SRC,
	LME_R_MVCT_8BIT_REG_INTERFACE_VER,
	LME_R_SECU_CTRL_SEQID,
	LME_R_SECU_CTRL_TZINFO_SEQID_0,
	LME_R_SECU_CTRL_TZINFO_SEQID_1,
	LME_R_SECU_CTRL_TZINFO_SEQID_2,
	LME_R_SECU_CTRL_TZINFO_SEQID_3,
	LME_R_SECU_CTRL_TZINFO_SEQID_4,
	LME_R_SECU_CTRL_TZINFO_SEQID_5,
	LME_R_SECU_CTRL_TZINFO_SEQID_6,
	LME_R_SECU_CTRL_TZINFO_SEQID_7,
	LME_R_SECUCTRL_REG_INTERFACE_VER,
	LME_R_DMA_SIPULME3P0P0_CNTX0_DEBUG,
	LME_R_DMA_SIPULME3P0P0_CNTX0_RD_SLOT_LEN_0,
	LME_R_DMA_SIPULME3P0P0_CNTX0_WR_SLOT_LEN_0,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_0,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_1,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_2,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_3,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_4,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_5,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_6,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_7,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_8,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_9,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_10,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_11,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_12,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_13,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_14,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_15,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_16,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_0,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_1,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_2,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_3,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_4,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_5,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_6,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_7,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_8,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_9,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_10,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_11,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_12,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_13,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_14,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_15,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_16,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SWAP_TABLE_RD_0,
	LME_R_DMA_SIPULME3P0P0_CNTX0_SWAP_TABLE_WR_0,
	LME_R_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_0,
	LME_R_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_1,
	LME_R_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_0,
	LME_R_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_1,
	LME_R_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_0,
	LME_R_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_1,
	LME_R_DMA_SIPULME3P0P0_CNTX0_WR_ADDR_FIFO_DEPTH_0,
	LME_R_DMA_SIPULME3P0P0_CNTX0_WR_DATA_FIFO_DEPTH_0,
	LME_R_DMA_SIPULME3P0P0_CNTX0_WR_FIFO_FULLNESS_0,
	LME_R_DMA_SIPULME3P0P0_CNTX0_WR_ADDR_MO_LIMIT_0,
	LME_R_DMA_SIPULME3P0P0_CNTX0_WR_MO_CNT_0,
	LME_R_DMA_SIPULME3P0P0_CNTX0_RD_MO_CNT_0,
	LME_R_DMA_SIPULME3P0P0_CNTX0_REG_INTERFACE_VER,
	LME_R_DMATOP_SIPULME3P0P0_CNTX0_DMACLIENTS_FLUSH_STATUS,
	LME_R_DMATOP_SIPULME3P0P0_CNTX0_DMACLIENTS_ERRORS,
	LME_R_DMATOP_SIPULME3P0P0_CNTX0_DMACLIENTS_INFO,
	LME_R_DMATOP_SIPULME3P0P0_CNTX0_REG_INTERFACE_VER,
	LME_R_DMACLIENT_CNTX0_CACHE_IN_CLIENT_ENABLE,
	LME_R_DMACLIENT_CNTX0_CACHE_IN_GEOM_BURST_LENGTH,
	LME_R_DMACLIENT_CNTX0_CACHE_IN_CLIENT_FLUSH,
	LME_R_DMACLIENT_CNTX0_CACHE_IN_OUTSTANDING_LIMIT,
	LME_R_DMACLIENT_CNTX0_CACHE_IN_STATUS,
	LME_R_DMACLIENT_CNTX0_CACHE_IN_TRACK_STATUS_BYTE,
	LME_R_DMACLIENT_CNTX0_CACHE_IN_TRACK_STATUS_LINE,
	LME_R_DMACLIENT_CNTX0_CACHE_IN_TRACK_STATUS_STRIP,
	LME_R_DMACLIENT_CNTX0_CACHE_IN_TRACK_KEY_BYTE,
	LME_R_DMACLIENT_CNTX0_CACHE_IN_TRACK_KEY_LINE,
	LME_R_DMACLIENT_CNTX0_CACHE_IN_TRACK_ENABLE,
	LME_R_DMACLIENT_CNTX0_CACHE_IN_INTERRUPT_VECTOR_MASKED,
	LME_R_DMACLIENT_CNTX0_CACHE_IN_INTERRUPT_VECTOR,
	LME_R_DMACLIENT_CNTX0_CACHE_IN_INTERRUPT_VECTOR_CLEAR,
	LME_R_DMACLIENT_CNTX0_CACHE_IN_INTERRUPT_MASK,
	LME_R_DMACLIENT_CNTX0_CACHE_IN_STALL_COUNTER,
	LME_R_DMACLIENT_CNTX0_CACHE_IN_STALL_COUNTER_RESET,
	LME_R_DMACLIENT_CNTX0_CACHE_IN_DATA_FIFO_DEPTH,
	LME_R_DMACLIENT_CNTX0_CACHE_IN_BURST_ALIGNMENT,
	LME_R_DMACLIENT_CNTX0_CACHE_IN_DESCRIPTOR_1,
	LME_R_DMACLIENT_CNTX0_CACHE_IN_DESCRIPTOR_2,
	LME_R_DMACLIENT_CNTX0_CACHE_IN_REG_INTERFACE_VER,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_CLIENT_ENABLE,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_0,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_LSB,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_GEOM_BURST_LENGTH,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_GEOM_LWIDTH,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_GEOM_LINE_COUNT,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_GEOM_TOTAL_WIDTH,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_GEOM_LINE_DIRECTION,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_GEOM_LINE_DIRECTION_HW,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_FRMT_LWIDTH,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_FRMT_LINEGAP,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_FRMT_PREGAP,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_FRMT_POSTGAP,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_FRMT_PIXELGAP,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_FRMT_STALLGAP,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_FRMT_PACKING,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_FRMT_MNM,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_FRMT_CH_MIX_0,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_FRMT_CH_MIX_1,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_CLIENT_FLUSH,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_OUTSTANDING_LIMIT,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_STATUS,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_TRACK_STATUS_BYTE,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_TRACK_STATUS_LINE,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_TRACK_STATUS_STRIP,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_TRACK_KEY_BYTE,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_TRACK_KEY_LINE,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_TRACK_ENABLE,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_INTERRUPT_VECTOR_MASKED,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_INTERRUPT_VECTOR,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_INTERRUPT_VECTOR_CLEAR,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_INTERRUPT_MASK,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_STALL_COUNTER,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_STALL_COUNTER_RESET,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_BURST_ALIGNMENT,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_DESCRIPTOR_1,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_DESCRIPTOR_2,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_1,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_2,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_3,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_4,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_5,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_6,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_7,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_CONF,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_CURRENT,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_ROTATION_RESET,
	LME_R_DMACLIENT_CNTX0_MBMV_IN_REG_INTERFACE_VER,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_CLIENT_ENABLE,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_0,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_LSB,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BURST_LENGTH,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_LWIDTH,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_LINE_COUNT,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_TOTAL_WIDTH,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_LINE_DIRECTION,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_LINE_DIRECTION_HW,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_FRMT_PACKING,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_FRMT_MNM,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_FRMT_CH_MIX_0,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_FRMT_CH_MIX_1,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_CLIENT_FLUSH,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_OUTSTANDING_LIMIT,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_STATUS,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_STATUS_BYTE,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_STATUS_LINE,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_STATUS_STRIP,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_KEY_BYTE,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_KEY_LINE,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_ENABLE,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_INTERRUPT_VECTOR_MASKED,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_INTERRUPT_VECTOR,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_INTERRUPT_VECTOR_CLEAR,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_INTERRUPT_MASK,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_STALL_COUNTER,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_STALL_COUNTER_RESET,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_DATA_FIFO_DEPTH,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_BURST_ALIGNMENT,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_SELF_HW_FLUSH_ENABLE,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_SELF_HW_FLUSH_STATUS,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_DESCRIPTOR_1,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_DESCRIPTOR_2,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_1,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_2,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_3,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_4,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_5,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_6,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_7,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_CONF,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_CURRENT,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_ROTATION_RESET,
	LME_R_DMACLIENT_CNTX0_SPS_MV_OUT_REG_INTERFACE_VER,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_CLIENT_ENABLE,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_0,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_LSB,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_GEOM_BURST_LENGTH,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_GEOM_LWIDTH,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_GEOM_LINE_COUNT,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_GEOM_TOTAL_WIDTH,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_GEOM_LINE_DIRECTION,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_GEOM_LINE_DIRECTION_HW,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_FRMT_PACKING,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_FRMT_MNM,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_CLIENT_FLUSH,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_OUTSTANDING_LIMIT,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_STATUS,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_TRACK_STATUS_BYTE,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_TRACK_STATUS_LINE,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_TRACK_STATUS_STRIP,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_TRACK_KEY_BYTE,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_TRACK_KEY_LINE,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_TRACK_ENABLE,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_INTERRUPT_VECTOR_MASKED,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_INTERRUPT_VECTOR,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_INTERRUPT_VECTOR_CLEAR,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_INTERRUPT_MASK,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_STALL_COUNTER,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_STALL_COUNTER_RESET,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_DATA_FIFO_DEPTH,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_BURST_ALIGNMENT,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_SELF_HW_FLUSH_ENABLE,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_SELF_HW_FLUSH_STATUS,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_DESCRIPTOR_1,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_DESCRIPTOR_2,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_1,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_2,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_3,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_4,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_5,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_6,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_7,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_CONF,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_CURRENT,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_ROTATION_RESET,
	LME_R_DMACLIENT_CNTX0_SAD_OUT_REG_INTERFACE_VER,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_CLIENT_ENABLE,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_0,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_LSB,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BURST_LENGTH,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_GEOM_LWIDTH,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_GEOM_LINE_COUNT,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_GEOM_TOTAL_WIDTH,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_GEOM_LINE_DIRECTION,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_GEOM_LINE_DIRECTION_HW,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_FRMT_PACKING,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_FRMT_MNM,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_FRMT_CH_MIX_0,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_FRMT_CH_MIX_1,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_CLIENT_FLUSH,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_OUTSTANDING_LIMIT,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_STATUS,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_TRACK_STATUS_BYTE,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_TRACK_STATUS_LINE,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_TRACK_STATUS_STRIP,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_TRACK_KEY_BYTE,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_TRACK_KEY_LINE,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_TRACK_ENABLE,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_INTERRUPT_VECTOR_MASKED,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_INTERRUPT_VECTOR,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_INTERRUPT_VECTOR_CLEAR,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_INTERRUPT_MASK,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_STALL_COUNTER,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_STALL_COUNTER_RESET,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_DATA_FIFO_DEPTH,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_BURST_ALIGNMENT,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_SELF_HW_FLUSH_ENABLE,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_SELF_HW_FLUSH_STATUS,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_DESCRIPTOR_1,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_DESCRIPTOR_2,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_1,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_2,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_3,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_4,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_5,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_6,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_7,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_CONF,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_CURRENT,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_ROTATION_RESET,
	LME_R_DMACLIENT_CNTX0_MBMV_OUT_REG_INTERFACE_VER,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_CLIENT_ENABLE,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_0,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_LSB,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_GEOM_BURST_LENGTH,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_GEOM_LWIDTH,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_FRMT_PACKING,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_CLIENT_FLUSH,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_OUTSTANDING_LIMIT,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_STATUS,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_TRACK_STATUS_BYTE,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_TRACK_STATUS_LINE,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_TRACK_STATUS_STRIP,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_TRACK_KEY_BYTE,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_TRACK_ENABLE,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_INTERRUPT_VECTOR_MASKED,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_INTERRUPT_VECTOR,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_INTERRUPT_VECTOR_CLEAR,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_INTERRUPT_MASK,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_STALL_COUNTER,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_STALL_COUNTER_RESET,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_DATA_FIFO_DEPTH,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_BURST_ALIGNMENT,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_SELF_HW_FLUSH_ENABLE,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_SELF_HW_FLUSH_STATUS,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_DESCRIPTOR_1,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_DESCRIPTOR_2,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_1,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_2,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_3,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_4,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_5,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_6,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_7,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_CONF,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_CURRENT,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_ROTATION_RESET,
	LME_R_DMACLIENT_CNTX0_DBG_OUT_REG_INTERFACE_VER,
	LME_R_CONTINT_SIPULME3P0P0_4SETS_LEVEL_PULSE_N_SEL,
	LME_R_CONTINT_SIPULME3P0P0_4SETS_INT1,
	LME_R_CONTINT_SIPULME3P0P0_4SETS_INT1_ENABLE,
	LME_R_CONTINT_SIPULME3P0P0_4SETS_INT1_STATUS,
	LME_R_CONTINT_SIPULME3P0P0_4SETS_INT1_CLEAR,
	LME_R_CONTINT_SIPULME3P0P0_4SETS_INT2,
	LME_R_CONTINT_SIPULME3P0P0_4SETS_INT2_ENABLE,
	LME_R_CONTINT_SIPULME3P0P0_4SETS_INT2_STATUS,
	LME_R_CONTINT_SIPULME3P0P0_4SETS_INT2_CLEAR,
	LME_R_CONTINT_SIPULME3P0P0_4SETS_REG_INTERFACE_VER,
	LME_R_AXICRC_SIPULME3P0P0_CNTX0_SEED_0,
	LME_R_AXICRC_SIPULME3P0P0_CNTX0_RESULT_0,
	LME_R_AXICRC_SIPULME3P0P0_CNTX0_SEED_1,
	LME_R_AXICRC_SIPULME3P0P0_CNTX0_RESULT_1,
	LME_R_AXICRC_SIPULME3P0P0_CNTX0_SEED_2,
	LME_R_AXICRC_SIPULME3P0P0_CNTX0_RESULT_2,
	LME_R_AXICRC_SIPULME3P0P0_CNTX0_SEED_3,
	LME_R_AXICRC_SIPULME3P0P0_CNTX0_RESULT_3,
	LME_R_AXICRC_SIPULME3P0P0_CNTX0_REG_INTERFACE_VER,
	LME_R_COREX_ENABLE,
	LME_R_COREX_RESET,
	LME_R_COREX_FAST_MODE,
	LME_R_COREX_UPDATE_TYPE_0,
	LME_R_COREX_UPDATE_TYPE_1,
	LME_R_COREX_UPDATE_MODE_0,
	LME_R_COREX_UPDATE_MODE_1,
	LME_R_COREX_START_0,
	LME_R_COREX_START_1,
	LME_R_COREX_COPY_FROM_IP_0,
	LME_R_COREX_COPY_FROM_IP_1,
	LME_R_COREX_STATUS_0,
	LME_R_COREX_STATUS_1,
	LME_R_COREX_PRE_ADDR_CONFIG,
	LME_R_COREX_PRE_DATA_CONFIG,
	LME_R_COREX_POST_ADDR_CONFIG,
	LME_R_COREX_POST_DATA_CONFIG,
	LME_R_COREX_PRE_POST_CONFIG_EN,
	LME_R_COREX_TYPE_WRITE,
	LME_R_COREX_TYPE_WRITE_TRIGGER,
	LME_R_COREX_TYPE_READ,
	LME_R_COREX_TYPE_READ_OFFSET,
	LME_R_COREX_INTERRUPT_VECTOR_MASKED,
	LME_R_COREX_INTERRUPT_VECTOR,
	LME_R_COREX_INTERRUPT_VECTOR_CLEAR,
	LME_R_COREX_INTERRUPT_MASK,
	LME_R_COREX_MULTISET_ENABLE,
	LME_R_COREX_MS_UPDATE_TYPE_0_0,
	LME_R_COREX_MS_UPDATE_TYPE_0_1,
	LME_R_COREX_MS_UPDATE_TYPE_0_2,
	LME_R_COREX_MS_UPDATE_TYPE_0_3,
	LME_R_COREX_MS_UPDATE_TYPE_1_0,
	LME_R_COREX_MS_UPDATE_TYPE_1_1,
	LME_R_COREX_MS_UPDATE_TYPE_1_2,
	LME_R_COREX_MS_UPDATE_TYPE_1_3,
	LME_R_COREX_MS_STATUS_0,
	LME_R_COREX_MS_STATUS_1,
	LME_R_COREX_REG_INTERFACE_VER,
	LME_REG_CNT
};

enum is_lme_field_name {
	LME_F_GLOBAL_ENABLE,
	LME_F_DISABLE_CHAIN_ON_CORRUPTED,
	LME_F_SW_RESET,
	LME_F_SW_CORE_RESET,
	LME_F_HW_RESET,
	LME_F_FORCE_INTERNAL_CLOCK,
	LME_F_TRANS_STOP_REQ,
	LME_F_TRANS_STOP_REQ_RDY,
	LME_F_IDLENESS_STATUS,
	LME_F_CHAIN_IDLENESS_STATUS,
	LME_F_AUTO_MASK_PREADY,
	LME_F_INTERRUPT_AUTO_MASK,
	LME_F_IP_POST_FRAME_GAP,
	LME_F_IP_USE_END_INTERRUPT_ENABLE,
	LME_F_IP_ROL_MODE,
	LME_F_IP_ROL_RESET,
	LME_F_IP_PROCESSING,
	LME_F_IP_DISABLE_C2COM_LOST_CONNECTION_AUTORECOVERY,
	LME_F_IP_FORCE_TRS_FLUSH,
	LME_F_CTRL_ADD_TO_QUEUE_INPUT_MODE_SELECT,
	LME_F_CTRL_MS_CURRENT_ACTIVE_SET,
	LME_F_CTRL_MS_NEXT_FRAME_SET,
	LME_F_CTRL_MS_QUEUE_FULLNESS,
	LME_F_CTRL_MS_QUEUE_FLUSH,
	LME_F_CTRL_MS_ADD_TO_QUEUE,
	LME_F_CTRL_INCREASE_FRAME_COUNTER_TRIGGER,
	LME_F_CTRL_TOTAL_FRAME_COUNTER,
	LME_F_CTRL_FRAME_COUNTER_PER_SET,
	LME_F_CTRL_ERROR_INTERRUPT_VECTOR_STATUS,
	LME_F_CTRL_ERROR_INTERRUPT_VECTOR_STATUS_CLEAR,
	LME_F_CTRL_ERROR_INTERRUPT_ENABLE,
	LME_F_CTRL_PROCESSING_TIMEOUT,
	LME_F_CTRL_PROCESSING_TIMEOUT_RESET_ENABLE,
	LME_F_IP_END_INTERRUPT_ENABLE,
	LME_F_IP_END_INTERRUPT_FRO_EN,
	LME_F_IP_END_INTERRUPT_FRO_GAP,
	LME_F_IP_CORRUPTED_INTERRUPT_ENABLE,
	LME_F_IP_STALL_OUT_STAT,
	LME_F_IP_ROL_SELECT,
	LME_F_IP_SECURITY_INPUT_SELECT,
	LME_F_IP_INT_SRC_SEL,
	LME_F_IP_INT_COL_EN,
	LME_F_IP_INT_ROW_EN,
	LME_F_IP_INT_COL_CORD,
	LME_F_IP_INT_ROW_CORD,
	LME_F_DMA_ISP_ARUSER_RCAI,
	LME_F_DMA_ISP_ARUSER_RAI,
	LME_F_DMA_ISP_ARUSER_PST,
	LME_F_DMA_ISP_ARUSER_PLD,
	LME_F_DMA_ISP_ARUSER_CACHE_HIT,
	LME_F_DMA_ISP_ARUSER_FULL_LINE_INFO,
	LME_F_DMA_ISP_ARUSER_DATA_SHARE_TYPE,
	LME_F_DMA_ISP_AWUSER_RCAI,
	LME_F_DMA_ISP_AWUSER_RAI,
	LME_F_DMA_ISP_AWUSER_PST,
	LME_F_DMA_ISP_AWUSER_PLD,
	LME_F_DMA_ISP_AWUSER_CACHE_HIT,
	LME_F_DMA_ISP_AWUSER_FULL_LINE_INFO,
	LME_F_DMA_ISP_AWUSER_DATA_SHARE_TYPE,
	LME_F_IP_FREEZE_NUMBER,
	LME_F_IP_MICRO,
	LME_F_IP_MINOR,
	LME_F_IP_MAJOR,
	LME_F_SIPULME3P0P0_REG_INTERFACE_VER,
	LME_F_CACHE_8BIT_LME_BYPASS,
	LME_F_CACHE_8BIT_IGNORE_PREFETCH,
	LME_F_CACHE_8BIT_DATA_REQ_CNT_EN,
	LME_F_CACHE_8BIT_PRE_REQ_CNT_EN,
	LME_F_CACHE_8BIT_CACHE_CADDR_OFFSET,
	LME_F_CACHE_8BIT_IMG_WIDTH_X_0,
	LME_F_CACHE_8BIT_IMG_HEIGHT_Y_0,
	LME_F_CACHE_8BIT_BASE_ADDR_1P_0_LSB,
	LME_F_CACHE_8BIT_BASE_ADDR_1P_0_MSB,
	LME_F_CACHE_8BIT_BASE_ADDR_1P_JUMP_0,
	LME_F_CACHE_8BIT_IMG_WIDTH_X_1,
	LME_F_CACHE_8BIT_IMG_HEIGHT_Y_1,
	LME_F_CACHE_8BIT_BASE_ADDR_1P_1_LSB,
	LME_F_CACHE_8BIT_BASE_ADDR_1P_1_MSB,
	LME_F_CACHE_8BIT_BASE_ADDR_1P_JUMP_1,
	LME_F_CACHE_8BIT_CROP_START_X_0,
	LME_F_CACHE_8BIT_CROP_START_Y_0,
	LME_F_CACHE_8BIT_CROP_START_X_1,
	LME_F_CACHE_8BIT_CROP_START_Y_1,
	LME_F_CACHE_8BIT_PIX_GAIN_0,
	LME_F_CACHE_8BIT_PIX_OFFSET_0,
	LME_F_CACHE_8BIT_PIX_GAIN_1,
	LME_F_CACHE_8BIT_PIX_OFFSET_1,
	LME_F_CACHE_8BIT_DRAM_BW_ERR,
	LME_F_CACHE_8BIT_DATA_REQ_CNT,
	LME_F_CACHE_8BIT_DATA_REQ_CNT_HIT,
	LME_F_CACHE_8BIT_PRE_REQ_CNT,
	LME_F_CACHE_8BIT_PRE_REQ_CNT_HIT,
	LME_F_CACHE_8BIT_REG_INTERFACE_VER,
	LME_F_MVCT_8BIT_LME_MODE,
	LME_F_MVCT_8BIT_LME_FIRST_FRAME,
	LME_F_MVCT_8BIT_LME_FW_FRAME_ONLY,
	LME_F_MVCT_8BIT_MEDIAN_STRENGTH_LV0,
	LME_F_MVCT_8BIT_MEDIAN_STRENGTH_LV1,
	LME_F_MVCT_8BIT_GMV_SKIP_EN,
	LME_F_MVCT_8BIT_SPS_OUTPUT_MODE,
	LME_F_MVCT_8BIT_USE_AD,
	LME_F_MVCT_8BIT_USE_SAD,
	LME_F_MVCT_8BIT_USE_CT,
	LME_F_MVCT_8BIT_USE_ZSAD,
	LME_F_MVCT_8BIT_SPS_CLAMP,
	LME_F_MVCT_8BIT_WEIGHT_CT,
	LME_F_MVCT_8BIT_WEIGHT_AD,
	LME_F_MVCT_8BIT_WEIGHT_SAD,
	LME_F_MVCT_8BIT_WEIGHT_ZSAD,
	LME_F_MVCT_8BIT_NOISE_LEVEL,
	LME_F_MVCT_8BIT_SR_X,
	LME_F_MVCT_8BIT_SR_Y,
	LME_F_MVCT_8BIT_IMAGE_WIDTH,
	LME_F_MVCT_8BIT_IMAGE_HEIGHT,
	LME_F_MVCT_8BIT_LME_PREFETCH_GAP,
	LME_F_MVCT_8BIT_LME_PREFETCH_EN,
	LME_F_MVCT_8BIT_POST_FRAME_GAP,
	LME_F_MVCT_8BIT_USE_CONFIDENCE,
	LME_F_MVCT_8BIT_CONFIDENCE_DEFAULT_VALUE,
	LME_F_MVCT_8BIT_TUNE_CONFIDENCE0,
	LME_F_MVCT_8BIT_TUNE_CONFIDENCE1,
	LME_F_MVCT_8BIT_TUNE_CONFIDENCE2,
	LME_F_MVCT_8BIT_TUNE_CONFIDENCE3,
	LME_F_MVCT_8BIT_MVCT_DBG_SM,
	LME_F_MVCT_8BIT_MVM_DBG_SM,
	LME_F_MVCT_8BIT_MVM_DBG_LBRD_CNDS_SM,
	LME_F_MVCT_8BIT_MVM_DBG_LBRD_PREFTECH_SM,
	LME_F_MVCT_8BIT_MVM_DBG_MBMV_IN_CNT,
	LME_F_MVCT_8BIT_MVM_DBG_SPS_IN_CNT,
	LME_F_MVCT_8BIT_MVM_DBG_CNDS_LAST_CNT,
	LME_F_MVCT_8BIT_MVM_DBG_PREFETCH_LAST_CNT,
	LME_F_MVCT_8BIT_MVM_DBG_LBRD_CNDS_X_BLK_POS,
	LME_F_MVCT_8BIT_MVM_DBG_LBRD_CNDS_Y_BLK_POS,
	LME_F_MVCT_8BIT_MVM_DBG_LBRD_PREFETCH_X_BLK_POS,
	LME_F_MVCT_8BIT_MVM_DBG_LBRD_PREFETCH_Y_BLK_POS,
	LME_F_MVCT_8BIT_MVM_DBG_MVOUT_FIFO0_FULLNESS,
	LME_F_MVCT_8BIT_MVM_DBG_MVOUT_FIFO1_FULLNESS,
	LME_F_MVCT_8BIT_MVM_DBG_MVOUT_FIFO2_FULLNESS,
	LME_F_MVCT_8BIT_MVM_DBG_MVOUT_FIFO3_FULLNESS,
	LME_F_MVCT_8BIT_MVM_DBG_MVOUT_FIFO4_FULLNESS,
	LME_F_MVCT_8BIT_MVM_DBG_MVOUT_FIFO5_FULLNESS,
	LME_F_MVCT_8BIT_MVM_DBG_MVOUT_FIFO6_FULLNESS,
	LME_F_MVCT_8BIT_MVM_DBG_MVOUT_FIFO7_FULLNESS,
	LME_F_MVCT_8BIT_MVM_DBG_MBMVOUT_FIFO0_FULLNESS,
	LME_F_MVCT_8BIT_MVM_DBG_MBMVOUT_FIFO1_FULLNESS,
	LME_F_MVCT_8BIT_MVM_DBG_LBMV_FILL_LINE_CNT,
	LME_F_MVCT_8BIT_IFC_IMGREQ_MAIN_DEBUG_CURR_STATE,
	LME_F_MVCT_8BIT_IFC_PREFETCHREQ_MAIN_DEBUG_CURR_STATE,
	LME_F_MVCT_8BIT_IFC_MV_FIFO_FULLNESS,
	LME_F_MVCT_8BIT_IFC_IMGREQ_MAIN_DEBUG_BLK_CNT_X,
	LME_F_MVCT_8BIT_IFC_IMGREQ_MAIN_DEBUG_BLK_CNT_Y,
	LME_F_MVCT_8BIT_IFC_PREFETCHREQ_MAIN_DEBUG_BLK_CNT_X,
	LME_F_MVCT_8BIT_IFC_PREFETCHREQ_MAIN_DEBUG_BLK_CNT_Y,
	LME_F_MVCT_8BIT_PMV_RAM_WR_ACCESS,
	LME_F_MVCT_8BIT_PMV_RAM_START_ADD,
	LME_F_MVCT_8BIT_PMV_RAM_RD_ACCESS,
	LME_F_MVCT_8BIT_LME_DBG_SRC_SEL,
	LME_F_MVCT_8BIT_LME_DBG_SRC_EN,
	LME_F_MVCT_8BIT_REG_INTERFACE_VER,
	LME_F_SECU_CTRL_SEQID,
	LME_F_SECU_CTRL_TZINFO_SEQID_0,
	LME_F_SECU_CTRL_TZINFO_SEQID_1,
	LME_F_SECU_CTRL_TZINFO_SEQID_2,
	LME_F_SECU_CTRL_TZINFO_SEQID_3,
	LME_F_SECU_CTRL_TZINFO_SEQID_4,
	LME_F_SECU_CTRL_TZINFO_SEQID_5,
	LME_F_SECU_CTRL_TZINFO_SEQID_6,
	LME_F_SECU_CTRL_TZINFO_SEQID_7,
	LME_F_SECUCTRL_REG_INTERFACE_VER,
	LME_F_DMA_SIPULME3P0P0_CNTX0_DEBUG_FIFO_BYPASS,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_LEN_RD_0,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_LEN_WR_0,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_0,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_1,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_2,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_3,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_4,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_5,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_6,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_7,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_8,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_9,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_10,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_11,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_12,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_13,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_14,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_15,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_16,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_17,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_18,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_19,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_20,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_21,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_22,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_23,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_24,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_25,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_26,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_27,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_28,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_29,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_30,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_31,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_32,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_33,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_34,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_35,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_36,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_37,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_38,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_39,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_40,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_41,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_42,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_43,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_44,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_45,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_46,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_47,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_48,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_49,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_50,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_51,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_52,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_53,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_54,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_55,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_56,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_57,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_58,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_59,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_60,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_61,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_62,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_63,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_64,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_65,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_66,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_67,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_68,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_69,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_70,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_71,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_72,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_73,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_74,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_75,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_76,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_77,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_78,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_79,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_80,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_81,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_82,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_83,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_84,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_85,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_86,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_87,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_88,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_89,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_90,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_91,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_92,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_93,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_94,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_95,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_96,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_97,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_98,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_99,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_100,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_101,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_0,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_1,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_2,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_3,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_4,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_5,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_6,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_7,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_8,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_9,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_10,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_11,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_12,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_13,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_14,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_15,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_16,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_17,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_18,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_19,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_20,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_21,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_22,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_23,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_24,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_25,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_26,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_27,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_28,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_29,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_30,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_31,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_32,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_33,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_34,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_35,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_36,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_37,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_38,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_39,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_40,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_41,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_42,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_43,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_44,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_45,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_46,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_47,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_48,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_49,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_50,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_51,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_52,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_53,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_54,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_55,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_56,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_57,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_58,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_59,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_60,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_61,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_62,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_63,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_64,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_65,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_66,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_67,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_68,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_69,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_70,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_71,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_72,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_73,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_74,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_75,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_76,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_77,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_78,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_79,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_80,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_81,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_82,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_83,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_84,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_85,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_86,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_87,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_88,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_89,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_90,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_91,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_92,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_93,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_94,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_95,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_96,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_97,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_98,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_99,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_100,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_101,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SWAP_TABLE_RD_CLNT_0,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SWAP_TABLE_RD_CLNT_1,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SWAP_TABLE_WR_CLNT_0,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SWAP_TABLE_WR_CLNT_1,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SWAP_TABLE_WR_CLNT_2,
	LME_F_DMA_SIPULME3P0P0_CNTX0_SWAP_TABLE_WR_CLNT_3,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_0,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_1,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_2,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_3,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_4,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_5,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_6,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_7,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_8,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_9,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_10,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_11,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_12,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_13,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_14,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_15,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_0,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_1,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_2,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_3,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_4,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_5,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_6,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_7,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_8,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_9,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_10,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_11,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_12,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_13,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_14,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_15,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_0,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_1,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_2,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_3,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_4,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_5,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_6,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_7,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_8,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_9,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_10,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_11,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_12,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_13,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_14,
	LME_F_DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_15,
	LME_F_DMA_SIPULME3P0P0_CNTX0_WR_ADDR_FIFO_DEPTH_0,
	LME_F_DMA_SIPULME3P0P0_CNTX0_WR_DATA_FIFO_DEPTH_0,
	LME_F_DMA_SIPULME3P0P0_CNTX0_WR_ADDR_FIFO_FULLNESS_0,
	LME_F_DMA_SIPULME3P0P0_CNTX0_WR_DATA_FIFO_FULLNESS_0,
	LME_F_DMA_SIPULME3P0P0_CNTX0_WR_ADDR_MO_LIMIT_0,
	LME_F_DMA_SIPULME3P0P0_CNTX0_WR_MO_CNT_0,
	LME_F_DMA_SIPULME3P0P0_CNTX0_RD_MO_CNT_0,
	LME_F_DMA_SIPULME3P0P0_CNTX0_REG_INTERFACE_VER,
	LME_F_DMATOP_SIPULME3P0P0_CNTX0_DMATOP_DMACLIENTS_FLUSH_STATUS,
	LME_F_DMATOP_SIPULME3P0P0_CNTX0_DMATOP_DMACLIENTS_ERRORS,
	LME_F_DMATOP_SIPULME3P0P0_CNTX0_DMATOP_DMACLIENTS_INFO,
	LME_F_DMATOP_SIPULME3P0P0_CNTX0_REG_INTERFACE_VER,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_CLIENT_ENABLE,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_GEOM_BURST_LENGTH,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_CLIENT_FLUSH,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_OUTSTANDING_LIMIT,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_BUSY,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_ERROR,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_TOKEN_ERROR,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_TRS_CONNECTION_LOST_OCCURRENCE,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_GEOM_STATE,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_GEOM_TYPE,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_FIFO_FULLNESS,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_TRACK_STATUS_BYTE,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_TRACK_STATUS_LINE,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_TRACK_STATUS_STRIP,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_TRACK_KEY_BYTE,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_TRACK_KEY_LINE,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_TRACK_ENABLE,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_INTERRUPT_VECTOR_MASKED,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_INTERRUPT_VECTOR,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_INTERRUPT_VECTOR_CLEAR,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_INTERRUPT_MASK,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_STALL_COUNTER,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_STALL_COUNTER_RESET,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_FIFO_DEPTH,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_BURST_ALIGNMENT,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_DESCRIPTOR_1,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_DESCRIPTOR_2,
	LME_F_DMACLIENT_CNTX0_CACHE_IN_REG_INTERFACE_VER,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_CLIENT_ENABLE,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_0,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_LSB_0,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_LSB_1,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_LSB_2,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_LSB_3,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_LSB_4,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_LSB_5,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_LSB_6,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_LSB_7,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BURST_LENGTH,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_LWIDTH,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_LINE_COUNT,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_TOTAL_WIDTH,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_LINE_DIRECTION,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_LINE_DIRECTION_HW,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_FRMT_LWIDTH,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_FRMT_LINEGAP,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_FRMT_PREGAP,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_FRMT_POSTGAP,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_FRMT_PIXELGAP,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_FRMT_STALLGAP,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_FRMT_PACKING,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_FRMT_BPAD_SET,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_FRMT_BPAD_TYPE,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_FRMT_BSHIFT_SET,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_FRMT_CH_MIX_0,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_FRMT_CH_MIX_1,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_CLIENT_FLUSH,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_OUTSTANDING_LIMIT,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_BUSY,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_ERROR,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_TOKEN_ERROR,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_TRS_CONNECTION_LOST_OCCURRENCE,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_STATE,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_TYPE,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_FIFO_FULLNESS,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_TRACK_STATUS_BYTE,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_TRACK_STATUS_LINE,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_TRACK_STATUS_STRIP,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_TRACK_KEY_BYTE,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_TRACK_KEY_LINE,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_TRACK_ENABLE,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_INTERRUPT_VECTOR_MASKED,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_INTERRUPT_VECTOR,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_INTERRUPT_VECTOR_CLEAR,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_INTERRUPT_MASK,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_STALL_COUNTER,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_STALL_COUNTER_RESET,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_BURST_ALIGNMENT,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_DESCRIPTOR_1,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_DESCRIPTOR_2,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_1,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_2,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_3,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_4,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_5,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_6,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_7,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_EN_0,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_EN_1,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_EN_2,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_EN_3,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_EN_4,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_EN_5,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_EN_6,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_EN_7,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_ROTATION_SIZE,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_CURRENT,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_ROTATION_RESET,
	LME_F_DMACLIENT_CNTX0_MBMV_IN_REG_INTERFACE_VER,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_CLIENT_ENABLE,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_0,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_LSB_0,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_LSB_1,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_LSB_2,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_LSB_3,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_LSB_4,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_LSB_5,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_LSB_6,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_LSB_7,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BURST_LENGTH,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_LWIDTH,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_LINE_COUNT,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_TOTAL_WIDTH,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_LINE_DIRECTION,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_LINE_DIRECTION_HW,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_FRMT_PACKING,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_FRMT_BPAD_SET,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_FRMT_BPAD_TYPE,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_FRMT_BSHIFT_SET,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_FRMT_CH_MIX_0,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_FRMT_CH_MIX_1,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_CLIENT_FLUSH,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_OUTSTANDING_LIMIT,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_BUSY,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_ERROR,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_TOKEN_ERROR,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_TRS_CONNECTION_LOST_OCCURRENCE,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_STATE,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_TYPE,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_FIFO_FULLNESS,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_STATUS_BYTE,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_STATUS_LINE,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_STATUS_STRIP,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_KEY_BYTE,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_KEY_LINE,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_ENABLE,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_INTERRUPT_VECTOR_MASKED,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_INTERRUPT_VECTOR,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_INTERRUPT_VECTOR_CLEAR,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_INTERRUPT_MASK,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_STALL_COUNTER,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_STALL_COUNTER_RESET,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_FIFO_DEPTH,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_BURST_ALIGNMENT,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_SELF_HW_FLUSH_ENABLE,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_SELF_HW_FLUSH_STATUS,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_DESCRIPTOR_1,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_DESCRIPTOR_2,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_1,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_2,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_3,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_4,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_5,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_6,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_7,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_EN_0,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_EN_1,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_EN_2,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_EN_3,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_EN_4,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_EN_5,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_EN_6,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_EN_7,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_ROTATION_SIZE,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_CURRENT,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_ROTATION_RESET,
	LME_F_DMACLIENT_CNTX0_SPS_MV_OUT_REG_INTERFACE_VER,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_CLIENT_ENABLE,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_0,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_LSB_0,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_LSB_1,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_LSB_2,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_LSB_3,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_LSB_4,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_LSB_5,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_LSB_6,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_LSB_7,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BURST_LENGTH,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_LWIDTH,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_LINE_COUNT,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_TOTAL_WIDTH,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_LINE_DIRECTION,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_LINE_DIRECTION_HW,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_FRMT_PACKING,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_FRMT_BPAD_SET,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_FRMT_BPAD_TYPE,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_FRMT_BSHIFT_SET,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_CLIENT_FLUSH,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_OUTSTANDING_LIMIT,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_BUSY,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_ERROR,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_TOKEN_ERROR,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_TRS_CONNECTION_LOST_OCCURRENCE,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_STATE,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_TYPE,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_FIFO_FULLNESS,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_TRACK_STATUS_BYTE,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_TRACK_STATUS_LINE,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_TRACK_STATUS_STRIP,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_TRACK_KEY_BYTE,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_TRACK_KEY_LINE,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_TRACK_ENABLE,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_INTERRUPT_VECTOR_MASKED,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_INTERRUPT_VECTOR,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_INTERRUPT_VECTOR_CLEAR,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_INTERRUPT_MASK,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_STALL_COUNTER,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_STALL_COUNTER_RESET,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_FIFO_DEPTH,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_BURST_ALIGNMENT,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_SELF_HW_FLUSH_ENABLE,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_SELF_HW_FLUSH_STATUS,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_DESCRIPTOR_1,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_DESCRIPTOR_2,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_1,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_2,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_3,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_4,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_5,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_6,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_7,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_EN_0,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_EN_1,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_EN_2,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_EN_3,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_EN_4,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_EN_5,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_EN_6,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_EN_7,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_ROTATION_SIZE,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_CURRENT,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_ROTATION_RESET,
	LME_F_DMACLIENT_CNTX0_SAD_OUT_REG_INTERFACE_VER,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_CLIENT_ENABLE,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_0,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_LSB_0,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_LSB_1,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_LSB_2,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_LSB_3,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_LSB_4,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_LSB_5,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_LSB_6,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_LSB_7,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BURST_LENGTH,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_LWIDTH,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_LINE_COUNT,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_TOTAL_WIDTH,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_LINE_DIRECTION,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_LINE_DIRECTION_HW,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_FRMT_PACKING,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_FRMT_BPAD_SET,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_FRMT_BPAD_TYPE,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_FRMT_BSHIFT_SET,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_FRMT_CH_MIX_0,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_FRMT_CH_MIX_1,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_CLIENT_FLUSH,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_OUTSTANDING_LIMIT,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_BUSY,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_ERROR,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_TOKEN_ERROR,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_TRS_CONNECTION_LOST_OCCURRENCE,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_STATE,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_TYPE,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_FIFO_FULLNESS,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_TRACK_STATUS_BYTE,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_TRACK_STATUS_LINE,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_TRACK_STATUS_STRIP,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_TRACK_KEY_BYTE,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_TRACK_KEY_LINE,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_TRACK_ENABLE,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_INTERRUPT_VECTOR_MASKED,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_INTERRUPT_VECTOR,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_INTERRUPT_VECTOR_CLEAR,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_INTERRUPT_MASK,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_STALL_COUNTER,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_STALL_COUNTER_RESET,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_FIFO_DEPTH,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_BURST_ALIGNMENT,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_SELF_HW_FLUSH_ENABLE,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_SELF_HW_FLUSH_STATUS,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_DESCRIPTOR_1,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_DESCRIPTOR_2,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_1,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_2,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_3,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_4,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_5,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_6,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_7,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_EN_0,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_EN_1,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_EN_2,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_EN_3,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_EN_4,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_EN_5,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_EN_6,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_EN_7,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_ROTATION_SIZE,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_CURRENT,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_ROTATION_RESET,
	LME_F_DMACLIENT_CNTX0_MBMV_OUT_REG_INTERFACE_VER,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_CLIENT_ENABLE,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_0,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_LSB_0,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_LSB_1,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_LSB_2,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_LSB_3,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_LSB_4,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_LSB_5,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_LSB_6,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_LSB_7,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BURST_LENGTH,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_LWIDTH,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_FRMT_PACKING,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_CLIENT_FLUSH,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_OUTSTANDING_LIMIT,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_BUSY,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_ERROR,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_TOKEN_ERROR,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_TRS_CONNECTION_LOST_OCCURRENCE,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_STATE,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_TYPE,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_FIFO_FULLNESS,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_TRACK_STATUS_BYTE,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_TRACK_STATUS_LINE,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_TRACK_STATUS_STRIP,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_TRACK_KEY_BYTE,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_TRACK_ENABLE,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_INTERRUPT_VECTOR_MASKED,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_INTERRUPT_VECTOR,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_INTERRUPT_VECTOR_CLEAR,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_INTERRUPT_MASK,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_STALL_COUNTER,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_STALL_COUNTER_RESET,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_FIFO_DEPTH,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_BURST_ALIGNMENT,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_SELF_HW_FLUSH_ENABLE,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_SELF_HW_FLUSH_STATUS,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_DESCRIPTOR_1,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_DESCRIPTOR_2,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_1,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_2,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_3,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_4,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_5,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_6,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_7,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_EN_0,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_EN_1,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_EN_2,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_EN_3,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_EN_4,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_EN_5,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_EN_6,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_EN_7,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_ROTATION_SIZE,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_CURRENT,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_ROTATION_RESET,
	LME_F_DMACLIENT_CNTX0_DBG_OUT_REG_INTERFACE_VER,
	LME_F_CONTINT_SIPULME3P0P0_4SETS_CONTINT_LEVEL_PULSE_N_SEL,
	LME_F_CONTINT_SIPULME3P0P0_4SETS_CONTINT_INT1,
	LME_F_CONTINT_SIPULME3P0P0_4SETS_CONTINT_INT1_ENABLE,
	LME_F_CONTINT_SIPULME3P0P0_4SETS_CONTINT_INT1_STATUS,
	LME_F_CONTINT_SIPULME3P0P0_4SETS_CONTINT_INT1_CLEAR,
	LME_F_CONTINT_SIPULME3P0P0_4SETS_CONTINT_INT2,
	LME_F_CONTINT_SIPULME3P0P0_4SETS_CONTINT_INT2_ENABLE,
	LME_F_CONTINT_SIPULME3P0P0_4SETS_CONTINT_INT2_STATUS,
	LME_F_CONTINT_SIPULME3P0P0_4SETS_CONTINT_INT2_CLEAR,
	LME_F_CONTINT_SIPULME3P0P0_4SETS_REG_INTERFACE_VER,
	LME_F_AXICRC_SIPULME3P0P0_CNTX0_SEED_0,
	LME_F_AXICRC_SIPULME3P0P0_CNTX0_RESULT_0,
	LME_F_AXICRC_SIPULME3P0P0_CNTX0_SEED_1,
	LME_F_AXICRC_SIPULME3P0P0_CNTX0_RESULT_1,
	LME_F_AXICRC_SIPULME3P0P0_CNTX0_SEED_2,
	LME_F_AXICRC_SIPULME3P0P0_CNTX0_RESULT_2,
	LME_F_AXICRC_SIPULME3P0P0_CNTX0_SEED_3,
	LME_F_AXICRC_SIPULME3P0P0_CNTX0_RESULT_3,
	LME_F_AXICRC_SIPULME3P0P0_CNTX0_REG_INTERFACE_VER,
	LME_F_COREX_ENABLE,
	LME_F_COREX_RESET,
	LME_F_COREX_FAST_MODE,
	LME_F_COREX_UPDATE_TYPE_0,
	LME_F_COREX_UPDATE_TYPE_1,
	LME_F_COREX_UPDATE_MODE_0,
	LME_F_COREX_UPDATE_MODE_1,
	LME_F_COREX_START_0,
	LME_F_COREX_START_1,
	LME_F_COREX_COPY_FROM_IP_0,
	LME_F_COREX_COPY_FROM_IP_1,
	LME_F_COREX_BUSY_0,
	LME_F_COREX_IP_SET_0,
	LME_F_COREX_BUSY_1,
	LME_F_COREX_IP_SET_1,
	LME_F_COREX_PRE_ADDR_CONFIG,
	LME_F_COREX_PRE_DATA_CONFIG,
	LME_F_COREX_POST_ADDR_CONFIG,
	LME_F_COREX_POST_DATA_CONFIG,
	LME_F_COREX_PRE_CONFIG_EN,
	LME_F_COREX_POST_CONFIG_EN,
	LME_F_COREX_TYPE_WRITE,
	LME_F_COREX_TYPE_WRITE_TRIGGER,
	LME_F_COREX_TYPE_READ,
	LME_F_COREX_TYPE_READ_OFFSET,
	LME_F_COREX_INTERRUPT_VECTOR_MASKED,
	LME_F_COREX_INTERRUPT_VECTOR,
	LME_F_COREX_INTERRUPT_VECTOR_CLEAR,
	LME_F_COREX_INTERRUPT_MASK,
	LME_F_COREX_MULTISET_ENABLE,
	LME_F_COREX_MS_UPDATE_TYPE_0_0,
	LME_F_COREX_MS_UPDATE_TYPE_0_1,
	LME_F_COREX_MS_UPDATE_TYPE_0_2,
	LME_F_COREX_MS_UPDATE_TYPE_0_3,
	LME_F_COREX_MS_UPDATE_TYPE_1_0,
	LME_F_COREX_MS_UPDATE_TYPE_1_1,
	LME_F_COREX_MS_UPDATE_TYPE_1_2,
	LME_F_COREX_MS_UPDATE_TYPE_1_3,
	LME_F_COREX_MS_BUSY_0,
	LME_F_COREX_MS_IP_SET_0,
	LME_F_COREX_MS_BUSY_1,
	LME_F_COREX_MS_IP_SET_1,
	LME_F_COREX_REG_INTERFACE_VER,
	LME_REG_FIELD_CNT
};

static const struct is_reg lme_regs[LME_REG_CNT] = {
	{0X00000,"GLOBAL_ENABLE"},
	{0X00004,"DISABLE_CHAIN_ON_CORRUPTED"},
	{0X00008,"SW_RESET"},
	{0X0000C,"SW_CORE_RESET"},
	{0X00010,"HW_RESET"},
	{0X00014,"FORCE_INTERNAL_CLOCK"},
	{0X00018,"TRANS_STOP_REQ"},
	{0X0001C,"TRANS_STOP_REQ_RDY"},
	{0X00020,"IDLENESS_STATUS"},
	{0X00024,"AUTO_MASK_PREADY"},
	{0X00028,"INTERRUPT_AUTO_MASK"},
	{0X0002C,"IP_POST_FRAME_GAP"},
	{0X00030,"IP_USE_END_INTERRUPT_ENABLE"},
	{0X00034,"IP_ROL_MODE"},
	{0X00038,"IP_ROL_RESET"},
	{0X0003C,"IP_PROCESSING"},
	{0X00040,"IP_DISABLE_C2COM_LOST_CONNECTION_AUTORECOVERY"},
	{0X00044,"IP_FORCE_TRS_FLUSH"},
	{0X00048,"CTRL_ADD_TO_QUEUE_INPUT_MODE_SELECT"},
	{0X0004C,"CTRL_MS_CURRENT_ACTIVE_SET"},
	{0X00050,"CTRL_MS_NEXT_FRAME_SET"},
	{0X00054,"CTRL_MS_QUEUE_FULLNESS"},
	{0X00058,"CTRL_MS_QUEUE_FLUSH"},
	{0X0005C,"CTRL_MS_ADD_TO_QUEUE"},
	{0X00060,"CTRL_INCREASE_FRAME_COUNTER_TRIGGER"},
	{0X00064,"CTRL_TOTAL_FRAME_COUNTER"},
	{0X00068,"CTRL_FRAME_COUNTER_PER_SET"},
	{0X0006C,"CTRL_ERROR_INTERRUPT_VECTOR_STATUS"},
	{0X00070,"CTRL_ERROR_INTERRUPT_VECTOR_STATUS_CLEAR"},
	{0X00074,"CTRL_ERROR_INTERRUPT_ENABLE"},
	{0X00078,"CTRL_PROCESSING_TIMEOUT"},
	{0X0007C,"CTRL_PROCESSING_TIMEOUT_RESET_ENABLE"},
	{0X00080,"IP_END_INTERRUPT_ENABLE"},
	{0X00084,"IP_END_INTERRUPT_FRO"},
	{0X00088,"IP_CORRUPTED_INTERRUPT_ENABLE"},
	{0X0008C,"IP_STALL_OUT_STAT"},
	{0X00090,"IP_ROL_SELECT"},
	{0X00094,"IP_SECURITY_INPUT_SELECT"},
	{0X00098,"IP_INT_ON_COL_ROW"},
	{0X0009C,"IP_INT_ON_COL_ROW_CORD"},
	{0X000A0,"DMA_ISP_ARUSER"},
	{0X000A4,"DMA_ISP_AWUSER"},
	{0X000E8,"IP_FREEZE_VERSION"},
	{0X000EC,"IP_ISP_VERSION"},
	{0X000F4,"SIPULME3P0P0_REG_INTERFACE_VER"},
	{0X00100,"CACHE_8BIT_LME_BYPASS"},
	{0X00104,"CACHE_8BIT_IMAGE0_CONFIG"},
	{0X00108,"CACHE_8BIT_BASE_ADDR_1P_0_LSB"},
	{0X0010C,"CACHE_8BIT_BASE_ADDR_1P_0_MSB"},
	{0X00110,"CACHE_8BIT_BASE_ADDR_1P_JUMP_0"},
	{0X00114,"CACHE_8BIT_IMAGE1_CONFIG"},
	{0X00118,"CACHE_8BIT_BASE_ADDR_1P_1_LSB"},
	{0X0011C,"CACHE_8BIT_BASE_ADDR_1P_1_MSB"},
	{0X00120,"CACHE_8BIT_BASE_ADDR_1P_JUMP_1"},
	{0X00124,"CACHE_8BIT_CROP_CONFIG_START_0"},
	{0X00128,"CACHE_8BIT_CROP_CONFIG_START_1"},
	{0X0012C,"CACHE_8BIT_PIX_CONFIG_0"},
	{0X00130,"CACHE_8BIT_PIX_CONFIG_1"},
	{0X00134,"CACHE_8BIT_STATUS"},
	{0X00138,"CACHE_8BIT_DATA_REQ_CNT"},
	{0X0013C,"CACHE_8BIT_DATA_REQ_CNT_HIT"},
	{0X00140,"CACHE_8BIT_PRE_REQ_CNT"},
	{0X00144,"CACHE_8BIT_PRE_REQ_CNT_HIT"},
	{0X001F4,"CACHE_8BIT_REG_INTERFACE_VER"},
	{0X00200,"MVCT_8BIT_LME_CONFIG"},
	{0X00204,"MVCT_8BIT_MVE_CONFIG"},
	{0X00208,"MVCT_8BIT_MVE_WEIGHT"},
	{0X0020C,"MVCT_8BIT_MV_SR"},
	{0X00210,"MVCT_8BIT_IMAGE_DIMENTIONS"},
	{0X00214,"MVCT_8BIT_LME_PREFETCH"},
	{0X00218,"MVCT_8BIT_POST_FRAME_GAP"},
	{0X0021C,"MVCT_8BIT_CONFIDENCE_CONFIG"},
	{0X00220,"MVCT_8BIT_TUNE_CONFIDENCE"},
	{0X00224,"MVCT_8BIT_MVM_DBG0"},
	{0X00228,"MVCT_8BIT_MVM_DBG1"},
	{0X0022C,"MVCT_8BIT_MVM_DBG1A"},
	{0X00230,"MVCT_8BIT_MVM_DBG2"},
	{0X00234,"MVCT_8BIT_MVM_DBG2A"},
	{0X00238,"MVCT_8BIT_MVM_DBG3"},
	{0X0023C,"MVCT_8BIT_MVM_DBG4A"},
	{0X00240,"MVCT_8BIT_MVM_DBG4B"},
	{0X00244,"MVCT_8BIT_MVM_DBG4C"},
	{0X00248,"MVCT_8BIT_MVM_DBG4D"},
	{0X0024C,"MVCT_8BIT_MVM_DBG4E"},
	{0X00250,"MVCT_8BIT_MVM_DBG5"},
	{0X00254,"MVCT_8BIT_IFC_DBG0"},
	{0X00258,"MVCT_8BIT_IFC_DBG1"},
	{0X0025C,"MVCT_8BIT_PMV_RAM_WR_ACCESS"},
	{0X00260,"MVCT_8BIT_PMV_RAM_START_ADD"},
	{0X00264,"MVCT_8BIT_PMV_RAM_RD_ACCESS"},
	{0X00268,"MVCT_8BIT_LME_DBG_SRC"},
	{0X002F4,"MVCT_8BIT_REG_INTERFACE_VER"},
	{0X00300,"SECU_CTRL_SEQID"},
	{0X00304,"SECU_CTRL_TZINFO_SEQID_0"},
	{0X00308,"SECU_CTRL_TZINFO_SEQID_1"},
	{0X0030C,"SECU_CTRL_TZINFO_SEQID_2"},
	{0X00310,"SECU_CTRL_TZINFO_SEQID_3"},
	{0X00314,"SECU_CTRL_TZINFO_SEQID_4"},
	{0X00318,"SECU_CTRL_TZINFO_SEQID_5"},
	{0X0031C,"SECU_CTRL_TZINFO_SEQID_6"},
	{0X00320,"SECU_CTRL_TZINFO_SEQID_7"},
	{0X003F4,"SECUCTRL_REG_INTERFACE_VER"},
	{0X00400,"DMA_SIPULME3P0P0_CNTX0_DEBUG"},
	{0X00404,"DMA_SIPULME3P0P0_CNTX0_RD_SLOT_LEN_0"},
	{0X00408,"DMA_SIPULME3P0P0_CNTX0_WR_SLOT_LEN_0"},
	{0X0040C,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_0"},
	{0X00410,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_1"},
	{0X00414,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_2"},
	{0X00418,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_3"},
	{0X0041C,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_4"},
	{0X00420,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_5"},
	{0X00424,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_6"},
	{0X00428,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_7"},
	{0X0042C,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_8"},
	{0X00430,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_9"},
	{0X00434,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_10"},
	{0X00438,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_11"},
	{0X0043C,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_12"},
	{0X00440,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_13"},
	{0X00444,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_14"},
	{0X00448,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_15"},
	{0X0044C,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_16"},
	{0X00450,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_0"},
	{0X00454,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_1"},
	{0X00458,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_2"},
	{0X0045C,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_3"},
	{0X00460,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_4"},
	{0X00464,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_5"},
	{0X00468,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_6"},
	{0X0046C,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_7"},
	{0X00470,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_8"},
	{0X00474,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_9"},
	{0X00478,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_10"},
	{0X0047C,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_11"},
	{0X00480,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_12"},
	{0X00484,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_13"},
	{0X00488,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_14"},
	{0X0048C,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_15"},
	{0X00490,"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_16"},
	{0X00494,"DMA_SIPULME3P0P0_CNTX0_SWAP_TABLE_RD_0"},
	{0X00498,"DMA_SIPULME3P0P0_CNTX0_SWAP_TABLE_WR_0"},
	{0X0049C,"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_0"},
	{0X004A0,"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_1"},
	{0X004A4,"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_0"},
	{0X004A8,"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_1"},
	{0X004AC,"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_0"},
	{0X004B0,"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_1"},
	{0X004B4,"DMA_SIPULME3P0P0_CNTX0_WR_ADDR_FIFO_DEPTH_0"},
	{0X004B8,"DMA_SIPULME3P0P0_CNTX0_WR_DATA_FIFO_DEPTH_0"},
	{0X004BC,"DMA_SIPULME3P0P0_CNTX0_WR_FIFO_FULLNESS_0"},
	{0X004C0,"DMA_SIPULME3P0P0_CNTX0_WR_ADDR_MO_LIMIT_0"},
	{0X004C4,"DMA_SIPULME3P0P0_CNTX0_WR_MO_CNT_0"},
	{0X004C8,"DMA_SIPULME3P0P0_CNTX0_RD_MO_CNT_0"},
	{0X004F4,"DMA_SIPULME3P0P0_CNTX0_REG_INTERFACE_VER"},
	{0X00500,"DMATOP_SIPULME3P0P0_CNTX0_DMACLIENTS_FLUSH_STATUS"},
	{0X00504,"DMATOP_SIPULME3P0P0_CNTX0_DMACLIENTS_ERRORS"},
	{0X00508,"DMATOP_SIPULME3P0P0_CNTX0_DMACLIENTS_INFO"},
	{0X005F4,"DMATOP_SIPULME3P0P0_CNTX0_REG_INTERFACE_VER"},
	{0X00600,"DMACLIENT_CNTX0_CACHE_IN_CLIENT_ENABLE"},
	{0X0060C,"DMACLIENT_CNTX0_CACHE_IN_GEOM_BURST_LENGTH"},
	{0X0067C,"DMACLIENT_CNTX0_CACHE_IN_CLIENT_FLUSH"},
	{0X00680,"DMACLIENT_CNTX0_CACHE_IN_OUTSTANDING_LIMIT"},
	{0X00684,"DMACLIENT_CNTX0_CACHE_IN_STATUS"},
	{0X00688,"DMACLIENT_CNTX0_CACHE_IN_TRACK_STATUS_BYTE"},
	{0X0068C,"DMACLIENT_CNTX0_CACHE_IN_TRACK_STATUS_LINE"},
	{0X00690,"DMACLIENT_CNTX0_CACHE_IN_TRACK_STATUS_STRIP"},
	{0X00694,"DMACLIENT_CNTX0_CACHE_IN_TRACK_KEY_BYTE"},
	{0X00698,"DMACLIENT_CNTX0_CACHE_IN_TRACK_KEY_LINE"},
	{0X006A0,"DMACLIENT_CNTX0_CACHE_IN_TRACK_ENABLE"},
	{0X006A4,"DMACLIENT_CNTX0_CACHE_IN_INTERRUPT_VECTOR_MASKED"},
	{0X006A8,"DMACLIENT_CNTX0_CACHE_IN_INTERRUPT_VECTOR"},
	{0X006AC,"DMACLIENT_CNTX0_CACHE_IN_INTERRUPT_VECTOR_CLEAR"},
	{0X006B0,"DMACLIENT_CNTX0_CACHE_IN_INTERRUPT_MASK"},
	{0X006B4,"DMACLIENT_CNTX0_CACHE_IN_STALL_COUNTER"},
	{0X006B8,"DMACLIENT_CNTX0_CACHE_IN_STALL_COUNTER_RESET"},
	{0X006C0,"DMACLIENT_CNTX0_CACHE_IN_DATA_FIFO_DEPTH"},
	{0X006C4,"DMACLIENT_CNTX0_CACHE_IN_BURST_ALIGNMENT"},
	{0X006D8,"DMACLIENT_CNTX0_CACHE_IN_DESCRIPTOR_1"},
	{0X006DC,"DMACLIENT_CNTX0_CACHE_IN_DESCRIPTOR_2"},
	{0X006F4,"DMACLIENT_CNTX0_CACHE_IN_REG_INTERFACE_VER"},
	{0X00700,"DMACLIENT_CNTX0_MBMV_IN_CLIENT_ENABLE"},
	{0X00704,"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_0"},
	{0X00708,"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_LSB"},
	{0X0070C,"DMACLIENT_CNTX0_MBMV_IN_GEOM_BURST_LENGTH"},
	{0X00710,"DMACLIENT_CNTX0_MBMV_IN_GEOM_LWIDTH"},
	{0X0071C,"DMACLIENT_CNTX0_MBMV_IN_GEOM_LINE_COUNT"},
	{0X00724,"DMACLIENT_CNTX0_MBMV_IN_GEOM_TOTAL_WIDTH"},
	{0X00728,"DMACLIENT_CNTX0_MBMV_IN_GEOM_LINE_DIRECTION"},
	{0X0072C,"DMACLIENT_CNTX0_MBMV_IN_GEOM_LINE_DIRECTION_HW"},
	{0X00738,"DMACLIENT_CNTX0_MBMV_IN_FRMT_LWIDTH"},
	{0X0074C,"DMACLIENT_CNTX0_MBMV_IN_FRMT_LINEGAP"},
	{0X00750,"DMACLIENT_CNTX0_MBMV_IN_FRMT_PREGAP"},
	{0X00754,"DMACLIENT_CNTX0_MBMV_IN_FRMT_POSTGAP"},
	{0X00758,"DMACLIENT_CNTX0_MBMV_IN_FRMT_PIXELGAP"},
	{0X0075C,"DMACLIENT_CNTX0_MBMV_IN_FRMT_STALLGAP"},
	{0X00760,"DMACLIENT_CNTX0_MBMV_IN_FRMT_PACKING"},
	{0X00764,"DMACLIENT_CNTX0_MBMV_IN_FRMT_MNM"},
	{0X0076C,"DMACLIENT_CNTX0_MBMV_IN_FRMT_CH_MIX_0"},
	{0X00770,"DMACLIENT_CNTX0_MBMV_IN_FRMT_CH_MIX_1"},
	{0X0077C,"DMACLIENT_CNTX0_MBMV_IN_CLIENT_FLUSH"},
	{0X00780,"DMACLIENT_CNTX0_MBMV_IN_OUTSTANDING_LIMIT"},
	{0X00784,"DMACLIENT_CNTX0_MBMV_IN_STATUS"},
	{0X00788,"DMACLIENT_CNTX0_MBMV_IN_TRACK_STATUS_BYTE"},
	{0X0078C,"DMACLIENT_CNTX0_MBMV_IN_TRACK_STATUS_LINE"},
	{0X00790,"DMACLIENT_CNTX0_MBMV_IN_TRACK_STATUS_STRIP"},
	{0X00794,"DMACLIENT_CNTX0_MBMV_IN_TRACK_KEY_BYTE"},
	{0X00798,"DMACLIENT_CNTX0_MBMV_IN_TRACK_KEY_LINE"},
	{0X007A0,"DMACLIENT_CNTX0_MBMV_IN_TRACK_ENABLE"},
	{0X007A4,"DMACLIENT_CNTX0_MBMV_IN_INTERRUPT_VECTOR_MASKED"},
	{0X007A8,"DMACLIENT_CNTX0_MBMV_IN_INTERRUPT_VECTOR"},
	{0X007AC,"DMACLIENT_CNTX0_MBMV_IN_INTERRUPT_VECTOR_CLEAR"},
	{0X007B0,"DMACLIENT_CNTX0_MBMV_IN_INTERRUPT_MASK"},
	{0X007B4,"DMACLIENT_CNTX0_MBMV_IN_STALL_COUNTER"},
	{0X007B8,"DMACLIENT_CNTX0_MBMV_IN_STALL_COUNTER_RESET"},
	{0X007C4,"DMACLIENT_CNTX0_MBMV_IN_BURST_ALIGNMENT"},
	{0X007D8,"DMACLIENT_CNTX0_MBMV_IN_DESCRIPTOR_1"},
	{0X007DC,"DMACLIENT_CNTX0_MBMV_IN_DESCRIPTOR_2"},
	{0X00800,"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_1"},
	{0X00804,"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_2"},
	{0X00808,"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_3"},
	{0X0080C,"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_4"},
	{0X00810,"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_5"},
	{0X00814,"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_6"},
	{0X00818,"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_7"},
	{0X0081C,"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_CONF"},
	{0X00820,"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_CURRENT"},
	{0X00824,"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_ROTATION_RESET"},
	{0X008F4,"DMACLIENT_CNTX0_MBMV_IN_REG_INTERFACE_VER"},
	{0X00900,"DMACLIENT_CNTX0_SPS_MV_OUT_CLIENT_ENABLE"},
	{0X00904,"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_0"},
	{0X00908,"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_LSB"},
	{0X0090C,"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BURST_LENGTH"},
	{0X00910,"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_LWIDTH"},
	{0X0091C,"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_LINE_COUNT"},
	{0X00924,"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_TOTAL_WIDTH"},
	{0X00928,"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_LINE_DIRECTION"},
	{0X0092C,"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_LINE_DIRECTION_HW"},
	{0X00960,"DMACLIENT_CNTX0_SPS_MV_OUT_FRMT_PACKING"},
	{0X00964,"DMACLIENT_CNTX0_SPS_MV_OUT_FRMT_MNM"},
	{0X0096C,"DMACLIENT_CNTX0_SPS_MV_OUT_FRMT_CH_MIX_0"},
	{0X00970,"DMACLIENT_CNTX0_SPS_MV_OUT_FRMT_CH_MIX_1"},
	{0X0097C,"DMACLIENT_CNTX0_SPS_MV_OUT_CLIENT_FLUSH"},
	{0X00980,"DMACLIENT_CNTX0_SPS_MV_OUT_OUTSTANDING_LIMIT"},
	{0X00984,"DMACLIENT_CNTX0_SPS_MV_OUT_STATUS"},
	{0X00988,"DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_STATUS_BYTE"},
	{0X0098C,"DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_STATUS_LINE"},
	{0X00990,"DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_STATUS_STRIP"},
	{0X00994,"DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_KEY_BYTE"},
	{0X00998,"DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_KEY_LINE"},
	{0X009A0,"DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_ENABLE"},
	{0X009A4,"DMACLIENT_CNTX0_SPS_MV_OUT_INTERRUPT_VECTOR_MASKED"},
	{0X009A8,"DMACLIENT_CNTX0_SPS_MV_OUT_INTERRUPT_VECTOR"},
	{0X009AC,"DMACLIENT_CNTX0_SPS_MV_OUT_INTERRUPT_VECTOR_CLEAR"},
	{0X009B0,"DMACLIENT_CNTX0_SPS_MV_OUT_INTERRUPT_MASK"},
	{0X009B4,"DMACLIENT_CNTX0_SPS_MV_OUT_STALL_COUNTER"},
	{0X009B8,"DMACLIENT_CNTX0_SPS_MV_OUT_STALL_COUNTER_RESET"},
	{0X009C0,"DMACLIENT_CNTX0_SPS_MV_OUT_DATA_FIFO_DEPTH"},
	{0X009C4,"DMACLIENT_CNTX0_SPS_MV_OUT_BURST_ALIGNMENT"},
	{0X009C8,"DMACLIENT_CNTX0_SPS_MV_OUT_SELF_HW_FLUSH_ENABLE"},
	{0X009CC,"DMACLIENT_CNTX0_SPS_MV_OUT_SELF_HW_FLUSH_STATUS"},
	{0X009D8,"DMACLIENT_CNTX0_SPS_MV_OUT_DESCRIPTOR_1"},
	{0X009DC,"DMACLIENT_CNTX0_SPS_MV_OUT_DESCRIPTOR_2"},
	{0X00A00,"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_1"},
	{0X00A04,"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_2"},
	{0X00A08,"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_3"},
	{0X00A0C,"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_4"},
	{0X00A10,"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_5"},
	{0X00A14,"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_6"},
	{0X00A18,"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_7"},
	{0X00A1C,"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_CONF"},
	{0X00A20,"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_CURRENT"},
	{0X00A24,"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_ROTATION_RESET"},
	{0X00AF4,"DMACLIENT_CNTX0_SPS_MV_OUT_REG_INTERFACE_VER"},
	{0X00B00,"DMACLIENT_CNTX0_SAD_OUT_CLIENT_ENABLE"},
	{0X00B04,"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_0"},
	{0X00B08,"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_LSB"},
	{0X00B0C,"DMACLIENT_CNTX0_SAD_OUT_GEOM_BURST_LENGTH"},
	{0X00B10,"DMACLIENT_CNTX0_SAD_OUT_GEOM_LWIDTH"},
	{0X00B1C,"DMACLIENT_CNTX0_SAD_OUT_GEOM_LINE_COUNT"},
	{0X00B24,"DMACLIENT_CNTX0_SAD_OUT_GEOM_TOTAL_WIDTH"},
	{0X00B28,"DMACLIENT_CNTX0_SAD_OUT_GEOM_LINE_DIRECTION"},
	{0X00B2C,"DMACLIENT_CNTX0_SAD_OUT_GEOM_LINE_DIRECTION_HW"},
	{0X00B60,"DMACLIENT_CNTX0_SAD_OUT_FRMT_PACKING"},
	{0X00B64,"DMACLIENT_CNTX0_SAD_OUT_FRMT_MNM"},
	{0X00B7C,"DMACLIENT_CNTX0_SAD_OUT_CLIENT_FLUSH"},
	{0X00B80,"DMACLIENT_CNTX0_SAD_OUT_OUTSTANDING_LIMIT"},
	{0X00B84,"DMACLIENT_CNTX0_SAD_OUT_STATUS"},
	{0X00B88,"DMACLIENT_CNTX0_SAD_OUT_TRACK_STATUS_BYTE"},
	{0X00B8C,"DMACLIENT_CNTX0_SAD_OUT_TRACK_STATUS_LINE"},
	{0X00B90,"DMACLIENT_CNTX0_SAD_OUT_TRACK_STATUS_STRIP"},
	{0X00B94,"DMACLIENT_CNTX0_SAD_OUT_TRACK_KEY_BYTE"},
	{0X00B98,"DMACLIENT_CNTX0_SAD_OUT_TRACK_KEY_LINE"},
	{0X00BA0,"DMACLIENT_CNTX0_SAD_OUT_TRACK_ENABLE"},
	{0X00BA4,"DMACLIENT_CNTX0_SAD_OUT_INTERRUPT_VECTOR_MASKED"},
	{0X00BA8,"DMACLIENT_CNTX0_SAD_OUT_INTERRUPT_VECTOR"},
	{0X00BAC,"DMACLIENT_CNTX0_SAD_OUT_INTERRUPT_VECTOR_CLEAR"},
	{0X00BB0,"DMACLIENT_CNTX0_SAD_OUT_INTERRUPT_MASK"},
	{0X00BB4,"DMACLIENT_CNTX0_SAD_OUT_STALL_COUNTER"},
	{0X00BB8,"DMACLIENT_CNTX0_SAD_OUT_STALL_COUNTER_RESET"},
	{0X00BC0,"DMACLIENT_CNTX0_SAD_OUT_DATA_FIFO_DEPTH"},
	{0X00BC4,"DMACLIENT_CNTX0_SAD_OUT_BURST_ALIGNMENT"},
	{0X00BC8,"DMACLIENT_CNTX0_SAD_OUT_SELF_HW_FLUSH_ENABLE"},
	{0X00BCC,"DMACLIENT_CNTX0_SAD_OUT_SELF_HW_FLUSH_STATUS"},
	{0X00BD8,"DMACLIENT_CNTX0_SAD_OUT_DESCRIPTOR_1"},
	{0X00BDC,"DMACLIENT_CNTX0_SAD_OUT_DESCRIPTOR_2"},
	{0X00C00,"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_1"},
	{0X00C04,"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_2"},
	{0X00C08,"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_3"},
	{0X00C0C,"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_4"},
	{0X00C10,"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_5"},
	{0X00C14,"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_6"},
	{0X00C18,"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_7"},
	{0X00C1C,"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_CONF"},
	{0X00C20,"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_CURRENT"},
	{0X00C24,"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_ROTATION_RESET"},
	{0X00CF4,"DMACLIENT_CNTX0_SAD_OUT_REG_INTERFACE_VER"},
	{0X00D00,"DMACLIENT_CNTX0_MBMV_OUT_CLIENT_ENABLE"},
	{0X00D04,"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_0"},
	{0X00D08,"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_LSB"},
	{0X00D0C,"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BURST_LENGTH"},
	{0X00D10,"DMACLIENT_CNTX0_MBMV_OUT_GEOM_LWIDTH"},
	{0X00D1C,"DMACLIENT_CNTX0_MBMV_OUT_GEOM_LINE_COUNT"},
	{0X00D24,"DMACLIENT_CNTX0_MBMV_OUT_GEOM_TOTAL_WIDTH"},
	{0X00D28,"DMACLIENT_CNTX0_MBMV_OUT_GEOM_LINE_DIRECTION"},
	{0X00D2C,"DMACLIENT_CNTX0_MBMV_OUT_GEOM_LINE_DIRECTION_HW"},
	{0X00D60,"DMACLIENT_CNTX0_MBMV_OUT_FRMT_PACKING"},
	{0X00D64,"DMACLIENT_CNTX0_MBMV_OUT_FRMT_MNM"},
	{0X00D6C,"DMACLIENT_CNTX0_MBMV_OUT_FRMT_CH_MIX_0"},
	{0X00D70,"DMACLIENT_CNTX0_MBMV_OUT_FRMT_CH_MIX_1"},
	{0X00D7C,"DMACLIENT_CNTX0_MBMV_OUT_CLIENT_FLUSH"},
	{0X00D80,"DMACLIENT_CNTX0_MBMV_OUT_OUTSTANDING_LIMIT"},
	{0X00D84,"DMACLIENT_CNTX0_MBMV_OUT_STATUS"},
	{0X00D88,"DMACLIENT_CNTX0_MBMV_OUT_TRACK_STATUS_BYTE"},
	{0X00D8C,"DMACLIENT_CNTX0_MBMV_OUT_TRACK_STATUS_LINE"},
	{0X00D90,"DMACLIENT_CNTX0_MBMV_OUT_TRACK_STATUS_STRIP"},
	{0X00D94,"DMACLIENT_CNTX0_MBMV_OUT_TRACK_KEY_BYTE"},
	{0X00D98,"DMACLIENT_CNTX0_MBMV_OUT_TRACK_KEY_LINE"},
	{0X00DA0,"DMACLIENT_CNTX0_MBMV_OUT_TRACK_ENABLE"},
	{0X00DA4,"DMACLIENT_CNTX0_MBMV_OUT_INTERRUPT_VECTOR_MASKED"},
	{0X00DA8,"DMACLIENT_CNTX0_MBMV_OUT_INTERRUPT_VECTOR"},
	{0X00DAC,"DMACLIENT_CNTX0_MBMV_OUT_INTERRUPT_VECTOR_CLEAR"},
	{0X00DB0,"DMACLIENT_CNTX0_MBMV_OUT_INTERRUPT_MASK"},
	{0X00DB4,"DMACLIENT_CNTX0_MBMV_OUT_STALL_COUNTER"},
	{0X00DB8,"DMACLIENT_CNTX0_MBMV_OUT_STALL_COUNTER_RESET"},
	{0X00DC0,"DMACLIENT_CNTX0_MBMV_OUT_DATA_FIFO_DEPTH"},
	{0X00DC4,"DMACLIENT_CNTX0_MBMV_OUT_BURST_ALIGNMENT"},
	{0X00DC8,"DMACLIENT_CNTX0_MBMV_OUT_SELF_HW_FLUSH_ENABLE"},
	{0X00DCC,"DMACLIENT_CNTX0_MBMV_OUT_SELF_HW_FLUSH_STATUS"},
	{0X00DD8,"DMACLIENT_CNTX0_MBMV_OUT_DESCRIPTOR_1"},
	{0X00DDC,"DMACLIENT_CNTX0_MBMV_OUT_DESCRIPTOR_2"},
	{0X00E00,"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_1"},
	{0X00E04,"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_2"},
	{0X00E08,"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_3"},
	{0X00E0C,"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_4"},
	{0X00E10,"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_5"},
	{0X00E14,"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_6"},
	{0X00E18,"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_7"},
	{0X00E1C,"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_CONF"},
	{0X00E20,"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_CURRENT"},
	{0X00E24,"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_ROTATION_RESET"},
	{0X00EF4,"DMACLIENT_CNTX0_MBMV_OUT_REG_INTERFACE_VER"},
	{0X00F00,"DMACLIENT_CNTX0_DBG_OUT_CLIENT_ENABLE"},
	{0X00F04,"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_0"},
	{0X00F08,"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_LSB"},
	{0X00F0C,"DMACLIENT_CNTX0_DBG_OUT_GEOM_BURST_LENGTH"},
	{0X00F10,"DMACLIENT_CNTX0_DBG_OUT_GEOM_LWIDTH"},
	{0X00F60,"DMACLIENT_CNTX0_DBG_OUT_FRMT_PACKING"},
	{0X00F7C,"DMACLIENT_CNTX0_DBG_OUT_CLIENT_FLUSH"},
	{0X00F80,"DMACLIENT_CNTX0_DBG_OUT_OUTSTANDING_LIMIT"},
	{0X00F84,"DMACLIENT_CNTX0_DBG_OUT_STATUS"},
	{0X00F88,"DMACLIENT_CNTX0_DBG_OUT_TRACK_STATUS_BYTE"},
	{0X00F8C,"DMACLIENT_CNTX0_DBG_OUT_TRACK_STATUS_LINE"},
	{0X00F90,"DMACLIENT_CNTX0_DBG_OUT_TRACK_STATUS_STRIP"},
	{0X00F94,"DMACLIENT_CNTX0_DBG_OUT_TRACK_KEY_BYTE"},
	{0X00FA0,"DMACLIENT_CNTX0_DBG_OUT_TRACK_ENABLE"},
	{0X00FA4,"DMACLIENT_CNTX0_DBG_OUT_INTERRUPT_VECTOR_MASKED"},
	{0X00FA8,"DMACLIENT_CNTX0_DBG_OUT_INTERRUPT_VECTOR"},
	{0X00FAC,"DMACLIENT_CNTX0_DBG_OUT_INTERRUPT_VECTOR_CLEAR"},
	{0X00FB0,"DMACLIENT_CNTX0_DBG_OUT_INTERRUPT_MASK"},
	{0X00FB4,"DMACLIENT_CNTX0_DBG_OUT_STALL_COUNTER"},
	{0X00FB8,"DMACLIENT_CNTX0_DBG_OUT_STALL_COUNTER_RESET"},
	{0X00FC0,"DMACLIENT_CNTX0_DBG_OUT_DATA_FIFO_DEPTH"},
	{0X00FC4,"DMACLIENT_CNTX0_DBG_OUT_BURST_ALIGNMENT"},
	{0X00FC8,"DMACLIENT_CNTX0_DBG_OUT_SELF_HW_FLUSH_ENABLE"},
	{0X00FCC,"DMACLIENT_CNTX0_DBG_OUT_SELF_HW_FLUSH_STATUS"},
	{0X00FD8,"DMACLIENT_CNTX0_DBG_OUT_DESCRIPTOR_1"},
	{0X00FDC,"DMACLIENT_CNTX0_DBG_OUT_DESCRIPTOR_2"},
	{0X01000,"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_1"},
	{0X01004,"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_2"},
	{0X01008,"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_3"},
	{0X0100C,"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_4"},
	{0X01010,"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_5"},
	{0X01014,"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_6"},
	{0X01018,"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_7"},
	{0X0101C,"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_CONF"},
	{0X01020,"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_CURRENT"},
	{0X01024,"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_ROTATION_RESET"},
	{0X010F4,"DMACLIENT_CNTX0_DBG_OUT_REG_INTERFACE_VER"},
	{0X01100,"CONTINT_SIPULME3P0P0_4SETS_LEVEL_PULSE_N_SEL"},
	{0X01104,"CONTINT_SIPULME3P0P0_4SETS_INT1"},
	{0X01108,"CONTINT_SIPULME3P0P0_4SETS_INT1_ENABLE"},
	{0X0110C,"CONTINT_SIPULME3P0P0_4SETS_INT1_STATUS"},
	{0X01110,"CONTINT_SIPULME3P0P0_4SETS_INT1_CLEAR"},
	{0X01114,"CONTINT_SIPULME3P0P0_4SETS_INT2"},
	{0X01118,"CONTINT_SIPULME3P0P0_4SETS_INT2_ENABLE"},
	{0X0111C,"CONTINT_SIPULME3P0P0_4SETS_INT2_STATUS"},
	{0X01120,"CONTINT_SIPULME3P0P0_4SETS_INT2_CLEAR"},
	{0X011F4,"CONTINT_SIPULME3P0P0_4SETS_REG_INTERFACE_VER"},
	{0X01200,"AXICRC_SIPULME3P0P0_CNTX0_SEED_0"},
	{0X01204,"AXICRC_SIPULME3P0P0_CNTX0_RESULT_0"},
	{0X01208,"AXICRC_SIPULME3P0P0_CNTX0_SEED_1"},
	{0X0120C,"AXICRC_SIPULME3P0P0_CNTX0_RESULT_1"},
	{0X01210,"AXICRC_SIPULME3P0P0_CNTX0_SEED_2"},
	{0X01214,"AXICRC_SIPULME3P0P0_CNTX0_RESULT_2"},
	{0X01218,"AXICRC_SIPULME3P0P0_CNTX0_SEED_3"},
	{0X0121C,"AXICRC_SIPULME3P0P0_CNTX0_RESULT_3"},
	{0X012F4,"AXICRC_SIPULME3P0P0_CNTX0_REG_INTERFACE_VER"},
	{0X01300,"COREX_ENABLE"},
	{0X01304,"COREX_RESET"},
	{0X01308,"COREX_FAST_MODE"},
	{0X0130C,"COREX_UPDATE_TYPE_0"},
	{0X01310,"COREX_UPDATE_TYPE_1"},
	{0X01314,"COREX_UPDATE_MODE_0"},
	{0X01318,"COREX_UPDATE_MODE_1"},
	{0X0131C,"COREX_START_0"},
	{0X01320,"COREX_START_1"},
	{0X01324,"COREX_COPY_FROM_IP_0"},
	{0X01328,"COREX_COPY_FROM_IP_1"},
	{0X0132C,"COREX_STATUS_0"},
	{0X01330,"COREX_STATUS_1"},
	{0X01334,"COREX_PRE_ADDR_CONFIG"},
	{0X01338,"COREX_PRE_DATA_CONFIG"},
	{0X0133C,"COREX_POST_ADDR_CONFIG"},
	{0X01340,"COREX_POST_DATA_CONFIG"},
	{0X01344,"COREX_PRE_POST_CONFIG_EN"},
	{0X01348,"COREX_TYPE_WRITE"},
	{0X0134C,"COREX_TYPE_WRITE_TRIGGER"},
	{0X01350,"COREX_TYPE_READ"},
	{0X01354,"COREX_TYPE_READ_OFFSET"},
	{0X01358,"COREX_INTERRUPT_VECTOR_MASKED"},
	{0X0135C,"COREX_INTERRUPT_VECTOR"},
	{0X01360,"COREX_INTERRUPT_VECTOR_CLEAR"},
	{0X01364,"COREX_INTERRUPT_MASK"},
	{0X01368,"COREX_MULTISET_ENABLE"},
	{0X0136C,"COREX_MS_UPDATE_TYPE_0_0"},
	{0X01370,"COREX_MS_UPDATE_TYPE_0_1"},
	{0X01374,"COREX_MS_UPDATE_TYPE_0_2"},
	{0X01378,"COREX_MS_UPDATE_TYPE_0_3"},
	{0X0137C,"COREX_MS_UPDATE_TYPE_1_0"},
	{0X01380,"COREX_MS_UPDATE_TYPE_1_1"},
	{0X01384,"COREX_MS_UPDATE_TYPE_1_2"},
	{0X01388,"COREX_MS_UPDATE_TYPE_1_3"},
	{0X0138C,"COREX_MS_STATUS_0"},
	{0X01390,"COREX_MS_STATUS_1"},
	{0X013F4,"COREX_REG_INTERFACE_VER"},
};

static const struct is_field lme_fields[LME_REG_FIELD_CNT] = {
	{"GLOBAL_ENABLE", 0, 1, RW, 0x00000000},
	{"DISABLE_CHAIN_ON_CORRUPTED", 0, 1, RW, 0x00000000},
	{"SW_RESET", 0, 1, XWTC, 0x00000000},
	{"SW_CORE_RESET", 0, 1, XWTC, 0x00000000},
	{"HW_RESET", 0, 1, XWTC, 0x00000000},
	{"FORCE_INTERNAL_CLOCK", 0, 1, RW, 0x00000000},
	{"TRANS_STOP_REQ", 0, 1, RW, 0x00000000},
	{"TRANS_STOP_REQ_RDY", 0, 1, RO, 0x00000001},
	{"IDLENESS_STATUS", 0, 1, RO, 0x00000001},
	{"CHAIN_IDLENESS_STATUS", 4, 1, RO, 0x00000001},
	{"AUTO_MASK_PREADY", 0, 1, RW, 0x00000000},
	{"INTERRUPT_AUTO_MASK", 0, 1, RW, 0x00000000},
	{"IP_POST_FRAME_GAP", 0, 32, RW, 0x00000010},
	{"IP_USE_END_INTERRUPT_ENABLE", 0, 1, RW, 0x00000000},
	{"IP_ROL_MODE", 0, 2, RW, 0x00000000},
	{"IP_ROL_RESET", 0, 1, XWTC, 0x00000000},
	{"IP_PROCESSING", 0, 1, RW, 0x00000000},
	{"IP_DISABLE_C2COM_LOST_CONNECTION_AUTORECOVERY", 0, 1, RW, 0x00000001},
	{"IP_FORCE_TRS_FLUSH", 0, 1, RW, 0x00000000},
	{"CTRL_ADD_TO_QUEUE_INPUT_MODE_SELECT", 0, 2, RW, 0x00000000},
	{"CTRL_MS_CURRENT_ACTIVE_SET", 0, 2, RO, 0x00000000},
	{"CTRL_MS_NEXT_FRAME_SET", 0, 2, RO, 0x00000000},
	{"CTRL_MS_QUEUE_FULLNESS", 0, 5, RO, 0x00000000},
	{"CTRL_MS_QUEUE_FLUSH", 0, 1, XWTC, 0x00000000},
	{"CTRL_MS_ADD_TO_QUEUE", 0, 3, WO, 0x00000000},
	{"CTRL_INCREASE_FRAME_COUNTER_TRIGGER", 0, 1, RW, 0x00000000},
	{"CTRL_TOTAL_FRAME_COUNTER", 0, 32, RO, 0x00000000},
	{"CTRL_FRAME_COUNTER_PER_SET", 0, 32, ROS, 0x00000000},
	{"CTRL_ERROR_INTERRUPT_VECTOR_STATUS", 0, 5, RO, 0x00000000},
	{"CTRL_ERROR_INTERRUPT_VECTOR_STATUS_CLEAR", 0, 5, WO, 0x00000000},
	{"CTRL_ERROR_INTERRUPT_ENABLE", 0, 5, RW, 0x00000000},
	{"CTRL_PROCESSING_TIMEOUT", 0, 32, RW, 0x00000000},
	{"CTRL_PROCESSING_TIMEOUT_RESET_ENABLE", 0, 1, RW, 0x00000000},
	{"IP_END_INTERRUPT_ENABLE", 0, 1, RW, 0x00000000},
	{"IP_END_INTERRUPT_FRO_EN", 0, 1, RW, 0x00000000},
	{"IP_END_INTERRUPT_FRO_GAP", 1, 3, RW, 0x00000001},
	{"IP_CORRUPTED_INTERRUPT_ENABLE", 0, 3, RW, 0x00000000},
	{"IP_STALL_OUT_STAT", 0, 4, RO, 0x00000000},
	{"IP_ROL_SELECT", 0, 3, RW, 0x00000000},
	{"IP_SECURITY_INPUT_SELECT", 0, 1, RW, 0x00000001},
	{"IP_INT_SRC_SEL", 0, 2, RW, 0x00000000},
	{"IP_INT_COL_EN", 2, 1, RW, 0x00000000},
	{"IP_INT_ROW_EN", 3, 1, RW, 0x00000000},
	{"IP_INT_COL_CORD", 0, 13, RW, 0x00000000},
	{"IP_INT_ROW_CORD", 16, 13, RW, 0x00000000},
	{"DMA_ISP_ARUSER_RCAI", 0, 1, RW, 0x00000000},
	{"DMA_ISP_ARUSER_RAI", 1, 1, RW, 0x00000000},
	{"DMA_ISP_ARUSER_PST", 2, 1, RW, 0x00000000},
	{"DMA_ISP_ARUSER_PLD", 3, 1, RW, 0x00000000},
	{"DMA_ISP_ARUSER_CACHE_HIT", 4, 3, RW, 0x00000000},
	{"DMA_ISP_ARUSER_FULL_LINE_INFO", 7, 1, RW, 0x00000000},
	{"DMA_ISP_ARUSER_DATA_SHARE_TYPE", 8, 2, RW, 0x00000000},
	{"DMA_ISP_AWUSER_RCAI", 0, 1, RW, 0x00000000},
	{"DMA_ISP_AWUSER_RAI", 1, 1, RW, 0x00000000},
	{"DMA_ISP_AWUSER_PST", 2, 1, RW, 0x00000000},
	{"DMA_ISP_AWUSER_PLD", 3, 1, RW, 0x00000000},
	{"DMA_ISP_AWUSER_CACHE_HIT", 4, 3, RW, 0x00000000},
	{"DMA_ISP_AWUSER_FULL_LINE_INFO", 7, 1, RW, 0x00000000},
	{"DMA_ISP_AWUSER_DATA_SHARE_TYPE", 8, 2, RW, 0x00000000},
	{"IP_FREEZE_NUMBER", 0, 16, RO, 0x00000005},
	{"IP_MICRO", 0, 16, RO, 0x00000000},
	{"IP_MINOR", 16, 8, RO, 0x00000000},
	{"IP_MAJOR", 24, 8, RO, 0x00000003},
	{"SIPULME3P0P0_REG_INTERFACE_VER", 0, 16, RO, 0x0000a14e},
	{"CACHE_8BIT_LME_BYPASS", 0, 1, RW, 0x00000000},
	{"CACHE_8BIT_IGNORE_PREFETCH", 1, 1, RW, 0x00000000},
	{"CACHE_8BIT_DATA_REQ_CNT_EN", 2, 1, RW, 0x00000000},
	{"CACHE_8BIT_PRE_REQ_CNT_EN", 3, 1, RW, 0x00000000},
	{"CACHE_8BIT_CACHE_CADDR_OFFSET", 5, 4, RW, 0x00000004},
	{"CACHE_8BIT_IMG_WIDTH_X_0", 0, 11, RW, 0x00000680},
	{"CACHE_8BIT_IMG_HEIGHT_Y_0", 11, 11, RW, 0x00000438},
	{"CACHE_8BIT_BASE_ADDR_1P_0_LSB", 0, 4, RW, 0x00000000},
	{"CACHE_8BIT_BASE_ADDR_1P_0_MSB", 0, 32, RW, 0x00000000},
	{"CACHE_8BIT_BASE_ADDR_1P_JUMP_0", 0, 32, RW, 0x00000680},
	{"CACHE_8BIT_IMG_WIDTH_X_1", 0, 11, RW, 0x00000680},
	{"CACHE_8BIT_IMG_HEIGHT_Y_1", 11, 11, RW, 0x00000438},
	{"CACHE_8BIT_BASE_ADDR_1P_1_LSB", 0, 4, RW, 0x00000000},
	{"CACHE_8BIT_BASE_ADDR_1P_1_MSB", 0, 32, RW, 0x00000000},
	{"CACHE_8BIT_BASE_ADDR_1P_JUMP_1", 0, 32, RW, 0x00000680},
	{"CACHE_8BIT_CROP_START_X_0", 0, 11, RW, 0x00000000},
	{"CACHE_8BIT_CROP_START_Y_0", 11, 11, RW, 0x00000000},
	{"CACHE_8BIT_CROP_START_X_1", 0, 11, RW, 0x00000000},
	{"CACHE_8BIT_CROP_START_Y_1", 11, 11, RW, 0x00000000},
	{"CACHE_8BIT_PIX_GAIN_0", 0, 10, RW, 0x00000040},
	{"CACHE_8BIT_PIX_OFFSET_0", 10, 10, RW, 0x00000000},
	{"CACHE_8BIT_PIX_GAIN_1", 0, 10, RW, 0x00000040},
	{"CACHE_8BIT_PIX_OFFSET_1", 10, 10, RW, 0x00000000},
	{"CACHE_8BIT_DRAM_BW_ERR", 0, 1, ROS, 0x00000000},
	{"CACHE_8BIT_DATA_REQ_CNT", 0, 32, ROS, 0x00000000},
	{"CACHE_8BIT_DATA_REQ_CNT_HIT", 0, 32, ROS, 0x00000000},
	{"CACHE_8BIT_PRE_REQ_CNT", 0, 32, ROS, 0x00000000},
	{"CACHE_8BIT_PRE_REQ_CNT_HIT", 0, 32, ROS, 0x00000000},
	{"CACHE_8BIT_REG_INTERFACE_VER", 0, 16, RO, 0x00009081},
	{"MVCT_8BIT_LME_MODE", 0, 1, RW, 0x00000000},
	{"MVCT_8BIT_LME_FIRST_FRAME", 1, 1, RW, 0x00000000},
	{"MVCT_8BIT_LME_FW_FRAME_ONLY", 2, 1, RW, 0x00000000},
	{"MVCT_8BIT_MEDIAN_STRENGTH_LV0", 3, 1, RW, 0x00000000},
	{"MVCT_8BIT_MEDIAN_STRENGTH_LV1", 4, 1, RW, 0x00000000},
	{"MVCT_8BIT_GMV_SKIP_EN", 10, 1, RW, 0x00000001},
	{"MVCT_8BIT_SPS_OUTPUT_MODE", 11, 1, RW, 0x00000000},
	{"MVCT_8BIT_USE_AD", 0, 1, RW, 0x00000000},
	{"MVCT_8BIT_USE_SAD", 1, 1, RW, 0x00000001},
	{"MVCT_8BIT_USE_CT", 2, 1, RW, 0x00000001},
	{"MVCT_8BIT_USE_ZSAD", 3, 1, RW, 0x00000001},
	{"MVCT_8BIT_SPS_CLAMP", 5, 2, RW, 0x00000000},
	{"MVCT_8BIT_WEIGHT_CT", 0, 4, RW, 0x00000001},
	{"MVCT_8BIT_WEIGHT_AD", 4, 4, RW, 0x00000005},
	{"MVCT_8BIT_WEIGHT_SAD", 8, 4, RW, 0x00000001},
	{"MVCT_8BIT_WEIGHT_ZSAD", 12, 4, RW, 0x00000001},
	{"MVCT_8BIT_NOISE_LEVEL", 16, 7, RW, 0x00000003},
	{"MVCT_8BIT_SR_X", 0, 8, RW, 0x00000080},
	{"MVCT_8BIT_SR_Y", 8, 8, RW, 0x00000080},
	{"MVCT_8BIT_IMAGE_WIDTH", 0, 11, RW, 0x00000780},
	{"MVCT_8BIT_IMAGE_HEIGHT", 11, 11, RW, 0x00000438},
	{"MVCT_8BIT_LME_PREFETCH_GAP", 0, 7, RW, 0x00000002},
	{"MVCT_8BIT_LME_PREFETCH_EN", 7, 1, RW, 0x00000001},
	{"MVCT_8BIT_POST_FRAME_GAP", 0, 8, RW, 0x00000014},
	{"MVCT_8BIT_USE_CONFIDENCE", 0, 1, RW, 0x00000001},
	{"MVCT_8BIT_CONFIDENCE_DEFAULT_VALUE", 1, 8, RW, 0x00000080},
	{"MVCT_8BIT_TUNE_CONFIDENCE0", 0, 8, RW, 0x000000ff},
	{"MVCT_8BIT_TUNE_CONFIDENCE1", 8, 8, RW, 0x000000ff},
	{"MVCT_8BIT_TUNE_CONFIDENCE2", 16, 8, RW, 0x000000ff},
	{"MVCT_8BIT_TUNE_CONFIDENCE3", 24, 8, RW, 0x00000020},
	{"MVCT_8BIT_MVCT_DBG_SM", 0, 2, ROS, 0x00000000},
	{"MVCT_8BIT_MVM_DBG_SM", 2, 2, ROS, 0x00000000},
	{"MVCT_8BIT_MVM_DBG_LBRD_CNDS_SM", 4, 4, ROS, 0x0000000a},
	{"MVCT_8BIT_MVM_DBG_LBRD_PREFTECH_SM", 8, 4, ROS, 0x0000000a},
	{"MVCT_8BIT_MVM_DBG_MBMV_IN_CNT", 0, 15, ROS, 0x00000000},
	{"MVCT_8BIT_MVM_DBG_SPS_IN_CNT", 0, 16, ROS, 0x00000000},
	{"MVCT_8BIT_MVM_DBG_CNDS_LAST_CNT", 0, 15, ROS, 0x00000000},
	{"MVCT_8BIT_MVM_DBG_PREFETCH_LAST_CNT", 0, 15, ROS, 0x00000000},
	{"MVCT_8BIT_MVM_DBG_LBRD_CNDS_X_BLK_POS", 0, 8, ROS, 0x00000000},
	{"MVCT_8BIT_MVM_DBG_LBRD_CNDS_Y_BLK_POS", 8, 8, ROS, 0x00000000},
	{"MVCT_8BIT_MVM_DBG_LBRD_PREFETCH_X_BLK_POS", 16, 8, ROS, 0x00000000},
	{"MVCT_8BIT_MVM_DBG_LBRD_PREFETCH_Y_BLK_POS", 24, 8, ROS, 0x00000000},
	{"MVCT_8BIT_MVM_DBG_MVOUT_FIFO0_FULLNESS", 0, 9, ROS, 0x00000000},
	{"MVCT_8BIT_MVM_DBG_MVOUT_FIFO1_FULLNESS", 9, 9, ROS, 0x00000000},
	{"MVCT_8BIT_MVM_DBG_MVOUT_FIFO2_FULLNESS", 0, 9, ROS, 0x00000000},
	{"MVCT_8BIT_MVM_DBG_MVOUT_FIFO3_FULLNESS", 9, 9, ROS, 0x00000000},
	{"MVCT_8BIT_MVM_DBG_MVOUT_FIFO4_FULLNESS", 0, 9, ROS, 0x00000000},
	{"MVCT_8BIT_MVM_DBG_MVOUT_FIFO5_FULLNESS", 9, 9, ROS, 0x00000000},
	{"MVCT_8BIT_MVM_DBG_MVOUT_FIFO6_FULLNESS", 0, 9, ROS, 0x00000000},
	{"MVCT_8BIT_MVM_DBG_MVOUT_FIFO7_FULLNESS", 9, 9, ROS, 0x00000000},
	{"MVCT_8BIT_MVM_DBG_MBMVOUT_FIFO0_FULLNESS", 0, 7, ROS, 0x00000000},
	{"MVCT_8BIT_MVM_DBG_MBMVOUT_FIFO1_FULLNESS", 7, 7, ROS, 0x00000000},
	{"MVCT_8BIT_MVM_DBG_LBMV_FILL_LINE_CNT", 0, 8, ROS, 0x00000000},
	{"MVCT_8BIT_IFC_IMGREQ_MAIN_DEBUG_CURR_STATE", 0, 3, ROS, 0x00000000},
	{"MVCT_8BIT_IFC_PREFETCHREQ_MAIN_DEBUG_CURR_STATE", 4, 3, ROS, 0x00000000},
	{"MVCT_8BIT_IFC_MV_FIFO_FULLNESS", 8, 5, ROS, 0x00000000},
	{"MVCT_8BIT_IFC_IMGREQ_MAIN_DEBUG_BLK_CNT_X", 0, 8, ROS, 0x00000000},
	{"MVCT_8BIT_IFC_IMGREQ_MAIN_DEBUG_BLK_CNT_Y", 8, 8, ROS, 0x00000000},
	{"MVCT_8BIT_IFC_PREFETCHREQ_MAIN_DEBUG_BLK_CNT_X", 16, 8, ROS, 0x00000000},
	{"MVCT_8BIT_IFC_PREFETCHREQ_MAIN_DEBUG_BLK_CNT_Y", 24, 8, ROS, 0x00000000},
	{"MVCT_8BIT_PMV_RAM_WR_ACCESS", 0, 16, WO, 0x00000000},
	{"MVCT_8BIT_PMV_RAM_START_ADD", 0, 16, RW, 0x00000000},
	{"MVCT_8BIT_PMV_RAM_RD_ACCESS", 0, 16, RO, 0x00000000},
	{"MVCT_8BIT_LME_DBG_SRC_SEL", 0, 4, RW, 0x00000000},
	{"MVCT_8BIT_LME_DBG_SRC_EN", 4, 1, RW, 0x00000000},
	{"MVCT_8BIT_REG_INTERFACE_VER", 0, 16, RO, 0x0000e1ec},
	{"SECU_CTRL_SEQID", 0, 3, RW, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_0", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_1", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_2", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_3", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_4", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_5", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_6", 0, 32, RWS, 0x00000000},
	{"SECU_CTRL_TZINFO_SEQID_7", 0, 32, RWS, 0x00000000},
	{"SECUCTRL_REG_INTERFACE_VER", 0, 16, RO, 0x0000bcd4},
	{"DMA_SIPULME3P0P0_CNTX0_DEBUG_FIFO_BYPASS", 0, 1, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_LEN_RD_0", 0, 7, RW, 0x00000002},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_LEN_WR_0", 0, 7, RW, 0x00000004},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_0", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_1", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_2", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_3", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_4", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_5", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_6", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_7", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_8", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_9", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_10", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_11", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_12", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_13", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_14", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_15", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_16", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_17", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_18", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_19", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_20", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_21", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_22", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_23", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_24", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_25", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_26", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_27", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_28", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_29", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_30", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_31", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_32", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_33", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_34", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_35", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_36", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_37", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_38", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_39", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_40", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_41", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_42", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_43", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_44", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_45", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_46", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_47", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_48", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_49", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_50", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_51", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_52", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_53", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_54", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_55", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_56", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_57", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_58", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_59", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_60", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_61", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_62", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_63", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_64", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_65", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_66", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_67", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_68", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_69", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_70", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_71", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_72", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_73", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_74", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_75", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_76", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_77", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_78", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_79", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_80", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_81", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_82", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_83", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_84", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_85", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_86", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_87", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_88", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_89", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_90", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_91", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_92", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_93", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_94", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_95", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_96", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_97", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_98", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_99", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_100", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_RD_0_101", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_0", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_1", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_2", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_3", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_4", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_5", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_6", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_7", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_8", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_9", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_10", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_11", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_12", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_13", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_14", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_15", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_16", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_17", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_18", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_19", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_20", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_21", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_22", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_23", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_24", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_25", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_26", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_27", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_28", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_29", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_30", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_31", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_32", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_33", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_34", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_35", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_36", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_37", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_38", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_39", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_40", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_41", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_42", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_43", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_44", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_45", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_46", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_47", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_48", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_49", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_50", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_51", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_52", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_53", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_54", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_55", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_56", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_57", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_58", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_59", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_60", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_61", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_62", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_63", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_64", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_65", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_66", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_67", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_68", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_69", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_70", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_71", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_72", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_73", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_74", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_75", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_76", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_77", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_78", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_79", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_80", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_81", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_82", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_83", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_84", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_85", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_86", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_87", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_88", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_89", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_90", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_91", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_92", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_93", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_94", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_95", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_96", 0, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_97", 5, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_98", 10, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_99", 15, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_100", 20, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SLOT_REG_WR_0_101", 25, 5, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SWAP_TABLE_RD_CLNT_0", 0, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SWAP_TABLE_RD_CLNT_1", 4, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SWAP_TABLE_WR_CLNT_0", 0, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SWAP_TABLE_WR_CLNT_1", 4, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SWAP_TABLE_WR_CLNT_2", 8, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_SWAP_TABLE_WR_CLNT_3", 12, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_0", 0, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_1", 4, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_2", 8, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_3", 12, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_4", 16, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_5", 20, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_6", 24, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_7", 28, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_8", 0, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_9", 4, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_10", 8, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_11", 12, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_12", 16, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_13", 20, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_14", 24, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_0_15", 28, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_0", 0, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_1", 4, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_2", 8, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_3", 12, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_4", 16, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_5", 20, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_6", 24, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_7", 28, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_8", 0, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_9", 4, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_10", 8, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_11", 12, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_12", 16, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_13", 20, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_14", 24, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_RD_1_15", 28, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_0", 0, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_1", 4, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_2", 8, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_3", 12, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_4", 16, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_5", 20, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_6", 24, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_7", 28, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_8", 0, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_9", 4, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_10", 8, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_11", 12, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_12", 16, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_13", 20, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_14", 24, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_QOS_LUT_WR_0_15", 28, 4, RW, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_WR_ADDR_FIFO_DEPTH_0", 0, 8, RW, 0x00000080},
	{"DMA_SIPULME3P0P0_CNTX0_WR_DATA_FIFO_DEPTH_0", 0, 8, RW, 0x00000080},
	{"DMA_SIPULME3P0P0_CNTX0_WR_ADDR_FIFO_FULLNESS_0", 0, 8, ROL, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_WR_DATA_FIFO_FULLNESS_0", 16, 8, RO, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_WR_ADDR_MO_LIMIT_0", 0, 8, RW, 0x00000080},
	{"DMA_SIPULME3P0P0_CNTX0_WR_MO_CNT_0", 0, 8, ROL, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_RD_MO_CNT_0", 0, 9, ROL, 0x00000000},
	{"DMA_SIPULME3P0P0_CNTX0_REG_INTERFACE_VER", 0, 16, RO, 0x0000b761},
	{"DMATOP_SIPULME3P0P0_CNTX0_DMATOP_DMACLIENTS_FLUSH_STATUS", 0, 6, RO, 0x00000000},
	{"DMATOP_SIPULME3P0P0_CNTX0_DMATOP_DMACLIENTS_ERRORS", 0, 6, RW, 0x00000000},
	{"DMATOP_SIPULME3P0P0_CNTX0_DMATOP_DMACLIENTS_INFO", 0, 6, RW, 0x00000000},
	{"DMATOP_SIPULME3P0P0_CNTX0_REG_INTERFACE_VER", 0, 16, RO, 0x0000e276},
	{"DMACLIENT_CNTX0_CACHE_IN_CLIENT_ENABLE", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_CACHE_IN_GEOM_BURST_LENGTH", 0, 4, RW, 0x0000000f},
	{"DMACLIENT_CNTX0_CACHE_IN_CLIENT_FLUSH", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_CACHE_IN_OUTSTANDING_LIMIT", 0, 7, RW, 0x00000043},
	{"DMACLIENT_CNTX0_CACHE_IN_BUSY", 0, 1, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_CACHE_IN_ERROR", 1, 1, RO, 0x00000000},
	{"DMACLIENT_CNTX0_CACHE_IN_TOKEN_ERROR", 2, 1, RO, 0x00000000},
	{"DMACLIENT_CNTX0_CACHE_IN_TRS_CONNECTION_LOST_OCCURRENCE", 3, 1, RO, 0x00000000},
	{"DMACLIENT_CNTX0_CACHE_IN_GEOM_STATE", 4, 2, RO, 0x00000000},
	{"DMACLIENT_CNTX0_CACHE_IN_GEOM_TYPE", 8, 3, RO, 0x00000003},
	{"DMACLIENT_CNTX0_CACHE_IN_FIFO_FULLNESS", 16, 16, RO, 0x00000000},
	{"DMACLIENT_CNTX0_CACHE_IN_TRACK_STATUS_BYTE", 0, 17, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_CACHE_IN_TRACK_STATUS_LINE", 0, 16, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_CACHE_IN_TRACK_STATUS_STRIP", 0, 6, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_CACHE_IN_TRACK_KEY_BYTE", 0, 17, RW, 0x00000000},
	{"DMACLIENT_CNTX0_CACHE_IN_TRACK_KEY_LINE", 0, 16, RW, 0x00000000},
	{"DMACLIENT_CNTX0_CACHE_IN_TRACK_ENABLE", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_CACHE_IN_INTERRUPT_VECTOR_MASKED", 0, 3, RO, 0x00000000},
	{"DMACLIENT_CNTX0_CACHE_IN_INTERRUPT_VECTOR", 0, 3, RO, 0x00000000},
	{"DMACLIENT_CNTX0_CACHE_IN_INTERRUPT_VECTOR_CLEAR", 0, 3, RW, 0x00000000},
	{"DMACLIENT_CNTX0_CACHE_IN_INTERRUPT_MASK", 0, 3, RW, 0x00000000},
	{"DMACLIENT_CNTX0_CACHE_IN_STALL_COUNTER", 0, 24, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_CACHE_IN_STALL_COUNTER_RESET", 0, 1, XWTC, 0x00000000},
	{"DMACLIENT_CNTX0_CACHE_IN_FIFO_DEPTH", 0, 8, RW, 0x000000fb},
	{"DMACLIENT_CNTX0_CACHE_IN_BURST_ALIGNMENT", 0, 3, RW, 0x00000001},
	{"DMACLIENT_CNTX0_CACHE_IN_DESCRIPTOR_1", 0, 32, RO, 0x00145fc0},
	{"DMACLIENT_CNTX0_CACHE_IN_DESCRIPTOR_2", 0, 32, RO, 0x0a0430fb},
	{"DMACLIENT_CNTX0_CACHE_IN_REG_INTERFACE_VER", 0, 16, RO, 0x000087df},
	{"DMACLIENT_CNTX0_MBMV_IN_CLIENT_ENABLE", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_0", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_LSB_0", 0, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_LSB_1", 4, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_LSB_2", 8, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_LSB_3", 12, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_LSB_4", 16, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_LSB_5", 20, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_LSB_6", 24, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_LSB_7", 28, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BURST_LENGTH", 0, 4, RW, 0x00000003},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_LWIDTH", 0, 17, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_LINE_COUNT", 0, 16, RW, 0x00000001},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_TOTAL_WIDTH", 0, 18, RW, 0x00000001},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_LINE_DIRECTION", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_LINE_DIRECTION_HW", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_FRMT_LWIDTH", 0, 14, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_FRMT_LINEGAP", 0, 32, RW, 0x00000001},
	{"DMACLIENT_CNTX0_MBMV_IN_FRMT_PREGAP", 0, 32, RW, 0x00000001},
	{"DMACLIENT_CNTX0_MBMV_IN_FRMT_POSTGAP", 0, 32, RW, 0x00000001},
	{"DMACLIENT_CNTX0_MBMV_IN_FRMT_PIXELGAP", 0, 3, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_FRMT_STALLGAP", 0, 1, RW, 0x00000001},
	{"DMACLIENT_CNTX0_MBMV_IN_FRMT_PACKING", 0, 8, RW, 0x00000008},
	{"DMACLIENT_CNTX0_MBMV_IN_FRMT_BPAD_SET", 0, 3, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_FRMT_BPAD_TYPE", 4, 2, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_FRMT_BSHIFT_SET", 8, 3, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_FRMT_CH_MIX_0", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_FRMT_CH_MIX_1", 0, 1, RW, 0x00000001},
	{"DMACLIENT_CNTX0_MBMV_IN_CLIENT_FLUSH", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_OUTSTANDING_LIMIT", 0, 2, RW, 0x00000002},
	{"DMACLIENT_CNTX0_MBMV_IN_BUSY", 0, 1, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_ERROR", 1, 1, RO, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_TOKEN_ERROR", 2, 1, RO, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_TRS_CONNECTION_LOST_OCCURRENCE", 3, 1, RO, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_STATE", 4, 2, RO, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_TYPE", 8, 3, RO, 0x00000001},
	{"DMACLIENT_CNTX0_MBMV_IN_FIFO_FULLNESS", 16, 16, RO, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_TRACK_STATUS_BYTE", 0, 17, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_TRACK_STATUS_LINE", 0, 16, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_TRACK_STATUS_STRIP", 0, 6, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_TRACK_KEY_BYTE", 0, 17, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_TRACK_KEY_LINE", 0, 16, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_TRACK_ENABLE", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_INTERRUPT_VECTOR_MASKED", 0, 3, RO, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_INTERRUPT_VECTOR", 0, 3, RO, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_INTERRUPT_VECTOR_CLEAR", 0, 3, XWTC, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_INTERRUPT_MASK", 0, 3, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_STALL_COUNTER", 0, 24, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_STALL_COUNTER_RESET", 0, 1, XWTC, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_BURST_ALIGNMENT", 0, 3, RW, 0x00000001},
	{"DMACLIENT_CNTX0_MBMV_IN_DESCRIPTOR_1", 0, 32, RO, 0x000101c1},
	{"DMACLIENT_CNTX0_MBMV_IN_DESCRIPTOR_2", 0, 32, RO, 0x2a002006},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_1", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_2", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_3", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_4", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_5", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_6", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_7", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_EN_0", 0, 1, RW, 0x00000001},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_EN_1", 1, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_EN_2", 2, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_EN_3", 3, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_EN_4", 4, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_EN_5", 5, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_EN_6", 6, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_EN_7", 7, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_ROTATION_SIZE", 8, 3, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_CURRENT", 0, 3, RO, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_GEOM_BASE_ADDR_ROTATION_RESET", 0, 3, WO, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_IN_REG_INTERFACE_VER", 0, 16, RO, 0x0000d312},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_CLIENT_ENABLE", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_0", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_LSB_0", 0, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_LSB_1", 4, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_LSB_2", 8, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_LSB_3", 12, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_LSB_4", 16, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_LSB_5", 20, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_LSB_6", 24, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_LSB_7", 28, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BURST_LENGTH", 0, 4, RW, 0x0000000f},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_LWIDTH", 0, 17, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_LINE_COUNT", 0, 16, RW, 0x00000001},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_TOTAL_WIDTH", 0, 18, RW, 0x00000001},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_LINE_DIRECTION", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_LINE_DIRECTION_HW", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_FRMT_PACKING", 0, 8, RW, 0x00000008},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_FRMT_BPAD_SET", 0, 3, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_FRMT_BPAD_TYPE", 4, 2, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_FRMT_BSHIFT_SET", 8, 3, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_FRMT_CH_MIX_0", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_FRMT_CH_MIX_1", 0, 1, RW, 0x00000001},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_CLIENT_FLUSH", 0, 1, XWTC, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_OUTSTANDING_LIMIT", 0, 2, RW, 0x00000003},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_BUSY", 0, 1, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_ERROR", 1, 1, RO, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_TOKEN_ERROR", 2, 1, RO, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_TRS_CONNECTION_LOST_OCCURRENCE", 3, 1, RO, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_STATE", 4, 2, RO, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_TYPE", 8, 3, RO, 0x00000001},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_FIFO_FULLNESS", 16, 16, RO, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_STATUS_BYTE", 0, 17, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_STATUS_LINE", 0, 16, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_STATUS_STRIP", 0, 6, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_KEY_BYTE", 0, 17, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_KEY_LINE", 0, 16, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_TRACK_ENABLE", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_INTERRUPT_VECTOR_MASKED", 0, 3, RO, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_INTERRUPT_VECTOR", 0, 3, RO, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_INTERRUPT_VECTOR_CLEAR", 0, 3, XWTC, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_INTERRUPT_MASK", 0, 3, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_STALL_COUNTER", 0, 24, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_STALL_COUNTER_RESET", 0, 1, XWTC, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_FIFO_DEPTH", 0, 6, RW, 0x00000020},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_BURST_ALIGNMENT", 0, 3, RW, 0x00000001},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_SELF_HW_FLUSH_ENABLE", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_SELF_HW_FLUSH_STATUS", 0, 1, RO, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_DESCRIPTOR_1", 0, 32, RO, 0x000503e0},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_DESCRIPTOR_2", 0, 32, RO, 0x2a003020},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_1", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_2", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_3", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_4", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_5", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_6", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_7", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_EN_0", 0, 1, RW, 0x00000001},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_EN_1", 1, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_EN_2", 2, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_EN_3", 3, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_EN_4", 4, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_EN_5", 5, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_EN_6", 6, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_EN_7", 7, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_ROTATION_SIZE", 8, 3, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_CURRENT", 0, 3, RO, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_GEOM_BASE_ADDR_ROTATION_RESET", 0, 3, WO, 0x00000000},
	{"DMACLIENT_CNTX0_SPS_MV_OUT_REG_INTERFACE_VER", 0, 16, RO, 0x0000dd65},
	{"DMACLIENT_CNTX0_SAD_OUT_CLIENT_ENABLE", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_0", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_LSB_0", 0, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_LSB_1", 4, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_LSB_2", 8, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_LSB_3", 12, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_LSB_4", 16, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_LSB_5", 20, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_LSB_6", 24, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_LSB_7", 28, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BURST_LENGTH", 0, 4, RW, 0x0000000f},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_LWIDTH", 0, 17, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_LINE_COUNT", 0, 16, RW, 0x00000001},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_TOTAL_WIDTH", 0, 18, RW, 0x00000001},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_LINE_DIRECTION", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_LINE_DIRECTION_HW", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_FRMT_PACKING", 0, 8, RW, 0x00000008},
	{"DMACLIENT_CNTX0_SAD_OUT_FRMT_BPAD_SET", 0, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_FRMT_BPAD_TYPE", 4, 2, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_FRMT_BSHIFT_SET", 8, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_CLIENT_FLUSH", 0, 1, XWTC, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_OUTSTANDING_LIMIT", 0, 2, RW, 0x00000003},
	{"DMACLIENT_CNTX0_SAD_OUT_BUSY", 0, 1, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_ERROR", 1, 1, RO, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_TOKEN_ERROR", 2, 1, RO, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_TRS_CONNECTION_LOST_OCCURRENCE", 3, 1, RO, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_STATE", 4, 2, RO, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_TYPE", 8, 3, RO, 0x00000001},
	{"DMACLIENT_CNTX0_SAD_OUT_FIFO_FULLNESS", 16, 16, RO, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_TRACK_STATUS_BYTE", 0, 17, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_TRACK_STATUS_LINE", 0, 16, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_TRACK_STATUS_STRIP", 0, 6, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_TRACK_KEY_BYTE", 0, 17, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_TRACK_KEY_LINE", 0, 16, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_TRACK_ENABLE", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_INTERRUPT_VECTOR_MASKED", 0, 3, RO, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_INTERRUPT_VECTOR", 0, 3, RO, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_INTERRUPT_VECTOR_CLEAR", 0, 3, XWTC, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_INTERRUPT_MASK", 0, 3, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_STALL_COUNTER", 0, 24, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_STALL_COUNTER_RESET", 0, 1, XWTC, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_FIFO_DEPTH", 0, 6, RW, 0x00000020},
	{"DMACLIENT_CNTX0_SAD_OUT_BURST_ALIGNMENT", 0, 3, RW, 0x00000001},
	{"DMACLIENT_CNTX0_SAD_OUT_SELF_HW_FLUSH_ENABLE", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_SELF_HW_FLUSH_STATUS", 0, 1, RO, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_DESCRIPTOR_1", 0, 32, RO, 0x000505e1},
	{"DMACLIENT_CNTX0_SAD_OUT_DESCRIPTOR_2", 0, 32, RO, 0x2a003020},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_1", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_2", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_3", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_4", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_5", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_6", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_7", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_EN_0", 0, 1, RW, 0x00000001},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_EN_1", 1, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_EN_2", 2, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_EN_3", 3, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_EN_4", 4, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_EN_5", 5, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_EN_6", 6, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_EN_7", 7, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_ROTATION_SIZE", 8, 3, RW, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_CURRENT", 0, 3, RO, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_GEOM_BASE_ADDR_ROTATION_RESET", 0, 3, WO, 0x00000000},
	{"DMACLIENT_CNTX0_SAD_OUT_REG_INTERFACE_VER", 0, 16, RO, 0x0000c62e},
	{"DMACLIENT_CNTX0_MBMV_OUT_CLIENT_ENABLE", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_0", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_LSB_0", 0, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_LSB_1", 4, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_LSB_2", 8, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_LSB_3", 12, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_LSB_4", 16, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_LSB_5", 20, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_LSB_6", 24, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_LSB_7", 28, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BURST_LENGTH", 0, 4, RW, 0x0000000f},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_LWIDTH", 0, 17, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_LINE_COUNT", 0, 16, RW, 0x00000001},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_TOTAL_WIDTH", 0, 18, RW, 0x00000001},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_LINE_DIRECTION", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_LINE_DIRECTION_HW", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_FRMT_PACKING", 0, 8, RW, 0x00000008},
	{"DMACLIENT_CNTX0_MBMV_OUT_FRMT_BPAD_SET", 0, 3, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_FRMT_BPAD_TYPE", 4, 2, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_FRMT_BSHIFT_SET", 8, 3, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_FRMT_CH_MIX_0", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_FRMT_CH_MIX_1", 0, 1, RW, 0x00000001},
	{"DMACLIENT_CNTX0_MBMV_OUT_CLIENT_FLUSH", 0, 1, XWTC, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_OUTSTANDING_LIMIT", 0, 2, RW, 0x00000003},
	{"DMACLIENT_CNTX0_MBMV_OUT_BUSY", 0, 1, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_ERROR", 1, 1, RO, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_TOKEN_ERROR", 2, 1, RO, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_TRS_CONNECTION_LOST_OCCURRENCE", 3, 1, RO, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_STATE", 4, 2, RO, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_TYPE", 8, 3, RO, 0x00000001},
	{"DMACLIENT_CNTX0_MBMV_OUT_FIFO_FULLNESS", 16, 16, RO, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_TRACK_STATUS_BYTE", 0, 17, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_TRACK_STATUS_LINE", 0, 16, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_TRACK_STATUS_STRIP", 0, 6, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_TRACK_KEY_BYTE", 0, 17, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_TRACK_KEY_LINE", 0, 16, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_TRACK_ENABLE", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_INTERRUPT_VECTOR_MASKED", 0, 3, RO, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_INTERRUPT_VECTOR", 0, 3, RO, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_INTERRUPT_VECTOR_CLEAR", 0, 3, XWTC, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_INTERRUPT_MASK", 0, 3, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_STALL_COUNTER", 0, 24, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_STALL_COUNTER_RESET", 0, 1, XWTC, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_FIFO_DEPTH", 0, 6, RW, 0x00000020},
	{"DMACLIENT_CNTX0_MBMV_OUT_BURST_ALIGNMENT", 0, 3, RW, 0x00000001},
	{"DMACLIENT_CNTX0_MBMV_OUT_SELF_HW_FLUSH_ENABLE", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_SELF_HW_FLUSH_STATUS", 0, 1, RO, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_DESCRIPTOR_1", 0, 32, RO, 0x000101e2},
	{"DMACLIENT_CNTX0_MBMV_OUT_DESCRIPTOR_2", 0, 32, RO, 0x2a003020},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_1", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_2", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_3", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_4", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_5", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_6", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_7", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_EN_0", 0, 1, RW, 0x00000001},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_EN_1", 1, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_EN_2", 2, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_EN_3", 3, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_EN_4", 4, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_EN_5", 5, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_EN_6", 6, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_EN_7", 7, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_ROTATION_SIZE", 8, 3, RW, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_CURRENT", 0, 3, RO, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_GEOM_BASE_ADDR_ROTATION_RESET", 0, 3, WO, 0x00000000},
	{"DMACLIENT_CNTX0_MBMV_OUT_REG_INTERFACE_VER", 0, 16, RO, 0x0000f2c6},
	{"DMACLIENT_CNTX0_DBG_OUT_CLIENT_ENABLE", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_0", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_LSB_0", 0, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_LSB_1", 4, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_LSB_2", 8, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_LSB_3", 12, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_LSB_4", 16, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_LSB_5", 20, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_LSB_6", 24, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_LSB_7", 28, 4, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BURST_LENGTH", 0, 4, RW, 0x0000000f},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_LWIDTH", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_FRMT_PACKING", 0, 8, RW, 0x00000008},
	{"DMACLIENT_CNTX0_DBG_OUT_CLIENT_FLUSH", 0, 1, XWTC, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_OUTSTANDING_LIMIT", 0, 2, RW, 0x00000003},
	{"DMACLIENT_CNTX0_DBG_OUT_BUSY", 0, 1, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_ERROR", 1, 1, RO, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_TOKEN_ERROR", 2, 1, RO, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_TRS_CONNECTION_LOST_OCCURRENCE", 3, 1, RO, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_STATE", 4, 2, RO, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_TYPE", 8, 3, RO, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_FIFO_FULLNESS", 16, 16, RO, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_TRACK_STATUS_BYTE", 0, 32, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_TRACK_STATUS_LINE", 0, 16, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_TRACK_STATUS_STRIP", 0, 6, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_TRACK_KEY_BYTE", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_TRACK_ENABLE", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_INTERRUPT_VECTOR_MASKED", 0, 3, RO, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_INTERRUPT_VECTOR", 0, 3, RO, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_INTERRUPT_VECTOR_CLEAR", 0, 3, XWTC, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_INTERRUPT_MASK", 0, 3, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_STALL_COUNTER", 0, 24, ROL, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_STALL_COUNTER_RESET", 0, 1, XWTC, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_FIFO_DEPTH", 0, 6, RW, 0x00000020},
	{"DMACLIENT_CNTX0_DBG_OUT_BURST_ALIGNMENT", 0, 3, RW, 0x00000001},
	{"DMACLIENT_CNTX0_DBG_OUT_SELF_HW_FLUSH_ENABLE", 0, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_SELF_HW_FLUSH_STATUS", 0, 1, RO, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_DESCRIPTOR_1", 0, 32, RO, 0x000427e3},
	{"DMACLIENT_CNTX0_DBG_OUT_DESCRIPTOR_2", 0, 32, RO, 0x2a003020},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_1", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_2", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_3", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_4", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_5", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_6", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_7", 0, 32, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_EN_0", 0, 1, RW, 0x00000001},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_EN_1", 1, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_EN_2", 2, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_EN_3", 3, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_EN_4", 4, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_EN_5", 5, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_EN_6", 6, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_EN_7", 7, 1, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_ROTATION_SIZE", 8, 3, RW, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_CURRENT", 0, 3, RO, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_GEOM_BASE_ADDR_ROTATION_RESET", 0, 3, WO, 0x00000000},
	{"DMACLIENT_CNTX0_DBG_OUT_REG_INTERFACE_VER", 0, 16, RO, 0x0000dfda},
	{"CONTINT_SIPULME3P0P0_4SETS_CONTINT_LEVEL_PULSE_N_SEL", 0, 2, RW, 0x00000000},
	{"CONTINT_SIPULME3P0P0_4SETS_CONTINT_INT1", 0, 16, ROS, 0x00000000},
	{"CONTINT_SIPULME3P0P0_4SETS_CONTINT_INT1_ENABLE", 0, 16, RW, 0x00000000},
	{"CONTINT_SIPULME3P0P0_4SETS_CONTINT_INT1_STATUS", 0, 16, ROS, 0x00000000},
	{"CONTINT_SIPULME3P0P0_4SETS_CONTINT_INT1_CLEAR", 0, 16, WOS, 0x00000000},
	{"CONTINT_SIPULME3P0P0_4SETS_CONTINT_INT2", 0, 1, ROS, 0x00000000},
	{"CONTINT_SIPULME3P0P0_4SETS_CONTINT_INT2_ENABLE", 0, 1, RW, 0x00000000},
	{"CONTINT_SIPULME3P0P0_4SETS_CONTINT_INT2_STATUS", 0, 1, ROS, 0x00000000},
	{"CONTINT_SIPULME3P0P0_4SETS_CONTINT_INT2_CLEAR", 0, 1, WOS, 0x00000000},
	{"CONTINT_SIPULME3P0P0_4SETS_REG_INTERFACE_VER", 0, 16, RO, 0x00008b96},
	{"AXICRC_SIPULME3P0P0_CNTX0_SEED_0", 0, 16, RW, 0x00000000},
	{"AXICRC_SIPULME3P0P0_CNTX0_RESULT_0", 0, 16, RO, 0x00000000},
	{"AXICRC_SIPULME3P0P0_CNTX0_SEED_1", 0, 16, RW, 0x00000000},
	{"AXICRC_SIPULME3P0P0_CNTX0_RESULT_1", 0, 16, RO, 0x00000000},
	{"AXICRC_SIPULME3P0P0_CNTX0_SEED_2", 0, 16, RW, 0x00000000},
	{"AXICRC_SIPULME3P0P0_CNTX0_RESULT_2", 0, 16, RO, 0x00000000},
	{"AXICRC_SIPULME3P0P0_CNTX0_SEED_3", 0, 16, RW, 0x00000000},
	{"AXICRC_SIPULME3P0P0_CNTX0_RESULT_3", 0, 16, RO, 0x00000000},
	{"AXICRC_SIPULME3P0P0_CNTX0_REG_INTERFACE_VER", 0, 16, RO, 0x0000c6f3},
	{"COREX_ENABLE", 0, 1, RW, 0x00000000},
	{"COREX_RESET", 0, 1, XWTC, 0x00000000},
	{"COREX_FAST_MODE", 0, 1, RW, 0x00000001},
	{"COREX_UPDATE_TYPE_0", 0, 2, RW, 0x00000001},
	{"COREX_UPDATE_TYPE_1", 0, 2, RW, 0x00000000},
	{"COREX_UPDATE_MODE_0", 0, 1, RW, 0x00000000},
	{"COREX_UPDATE_MODE_1", 0, 1, RW, 0x00000000},
	{"COREX_START_0", 0, 1, XWTC, 0x00000000},
	{"COREX_START_1", 0, 1, XWTC, 0x00000000},
	{"COREX_COPY_FROM_IP_0", 0, 1, XWTC, 0x00000000},
	{"COREX_COPY_FROM_IP_1", 0, 1, XWTC, 0x00000000},
	{"COREX_BUSY_0", 0, 1, RO, 0x00000000},
	{"COREX_IP_SET_0", 1, 1, RO, 0x00000000},
	{"COREX_BUSY_1", 0, 1, RO, 0x00000000},
	{"COREX_IP_SET_1", 1, 1, RO, 0x00000000},
	{"COREX_PRE_ADDR_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_PRE_DATA_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_POST_ADDR_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_POST_DATA_CONFIG", 0, 32, RW, 0x00000000},
	{"COREX_PRE_CONFIG_EN", 0, 1, RW, 0x00000000},
	{"COREX_POST_CONFIG_EN", 1, 1, RW, 0x00000000},
	{"COREX_TYPE_WRITE", 0, 32, WO, 0x00000000},
	{"COREX_TYPE_WRITE_TRIGGER", 0, 1, XWTC, 0x00000000},
	{"COREX_TYPE_READ", 0, 32, RO, 0x00000000},
	{"COREX_TYPE_READ_OFFSET", 0, 8, RW, 0x00000000},
	{"COREX_INTERRUPT_VECTOR_MASKED", 0, 5, RO, 0x00000000},
	{"COREX_INTERRUPT_VECTOR", 0, 5, RO, 0x00000000},
	{"COREX_INTERRUPT_VECTOR_CLEAR", 0, 5, WO, 0x00000000},
	{"COREX_INTERRUPT_MASK", 0, 5, RW, 0x00000000},
	{"COREX_MULTISET_ENABLE", 0, 1, RW, 0x00000001},
	{"COREX_MS_UPDATE_TYPE_0_0", 0, 1, RW, 0x00000001},
	{"COREX_MS_UPDATE_TYPE_0_1", 0, 1, RW, 0x00000001},
	{"COREX_MS_UPDATE_TYPE_0_2", 0, 1, RW, 0x00000001},
	{"COREX_MS_UPDATE_TYPE_0_3", 0, 1, RW, 0x00000001},
	{"COREX_MS_UPDATE_TYPE_1_0", 0, 1, RW, 0x00000000},
	{"COREX_MS_UPDATE_TYPE_1_1", 0, 1, RW, 0x00000000},
	{"COREX_MS_UPDATE_TYPE_1_2", 0, 1, RW, 0x00000000},
	{"COREX_MS_UPDATE_TYPE_1_3", 0, 1, RW, 0x00000000},
	{"COREX_MS_BUSY_0", 0, 1, RO, 0x00000000},
	{"COREX_MS_IP_SET_0", 1, 2, RO, 0x00000000},
	{"COREX_MS_BUSY_1", 0, 1, RO, 0x00000000},
	{"COREX_MS_IP_SET_1", 1, 2, RO, 0x00000000},
	{"COREX_REG_INTERFACE_VER", 0, 16, RO, 0x0000defe},
};

#endif
