INFO-FLOW: Workspace /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1 opened at Wed Nov 19 12:34:49 MST 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /share/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /share/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 2.35 sec.
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 2.49 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 248.863 MB.
Execute         set_directive_top edge_detect -name=edge_detect 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'edge_detect.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling edge_detect.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang edge_detect.cpp -foptimization-record-file=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /share/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -hls-platform-db-name=/share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.cpp.clang.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 1.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -hls-platform-db-name=/share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/clang.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/.systemc_flag -fix-errors /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.86 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/all.directive.json -fix-errors /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.85 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang-tidy.loop-label.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /share/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5.41 sec.
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.bc -hls-platform-db-name=/share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.87 seconds. CPU system time: 1.64 seconds. Elapsed time: 21.29 seconds; current allocated memory: 254.719 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc -args  "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.g.bc"  
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.g.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.49 sec.
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.76 sec.
Execute         run_link_or_opt -opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=edge_detect -reflow-float-conversion 
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=edge_detect -reflow-float-conversion -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.66 sec.
Execute         run_link_or_opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=edge_detect 
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=edge_detect -mllvm -hls-db-dir -mllvm /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 869 Compile/Link /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 869 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 256 Unroll/Inline (step 1) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 192 Unroll/Inline (step 2) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 192 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 202 Unroll/Inline (step 3) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 202 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 182 Unroll/Inline (step 4) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 182 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 152 Array/Struct (step 1) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 152 Array/Struct (step 2) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 156 Array/Struct (step 3) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 160 Array/Struct (step 4) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 160 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 171 Array/Struct (step 5) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 150 Performance (step 1) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 189 Performance (step 2) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 595 Performance (step 3) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 595 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 462 Performance (step 4) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 462 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 482 HW Transforms (step 1) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 482 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 487 HW Transforms (step 2) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 487 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ap_int<32> fabs_fixed<32>(ap_int<32>)' into 'hls::abs(int)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'hls::abs(int)' into 'edge_detect(ap_uint<8> (*) [1920], ap_uint<8> (*) [1920], int, int, int, int)' (edge_detect.cpp:11:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out_img' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'in_img' with compact=none mode in 8-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_28_1> at edge_detect.cpp:28:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_42_4> at edge_detect.cpp:42:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_58_7> at edge_detect.cpp:58:26 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_5' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:44:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_6' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:45:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_2' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:30:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_3' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:31:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_5' (edge_detect.cpp:44:30) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_6' (edge_detect.cpp:45:34) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_2' (edge_detect.cpp:30:30) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_3' (edge_detect.cpp:31:34) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'blur' due to pipeline pragma (edge_detect.cpp:22:6)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'blur' due to pipeline pragma (edge_detect.cpp:22:6)
INFO: [HLS 214-248] Applying array_partition to 'blur': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. (edge_detect.cpp:22:6)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (edge_detect.cpp:31:34)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.75 seconds. CPU system time: 0.69 seconds. Elapsed time: 8.31 seconds; current allocated memory: 255.621 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 255.621 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top edge_detect -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.0.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 256.820 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.1.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.2.prechk.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 257.773 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.1.bc to /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.1.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.1.tmp.bc -f 
Command           transform done; 0.11 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.1.tmp.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'edge_detect' (edge_detect.cpp:4:26)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 281.953 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.2.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'gauss_loop'(edge_detect.cpp:27:5) and 'VITIS_LOOP_28_1'(edge_detect.cpp:28:26) in function 'edge_detect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'sobel_loop'(edge_detect.cpp:41:5) and 'VITIS_LOOP_42_4'(edge_detect.cpp:42:26) in function 'edge_detect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'thresh_loop'(edge_detect.cpp:57:5) and 'VITIS_LOOP_58_7'(edge_detect.cpp:58:26) in function 'edge_detect' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'gauss_loop' (edge_detect.cpp:27:5) in function 'edge_detect'.
INFO: [XFORM 203-541] Flattening a loop nest 'sobel_loop' (edge_detect.cpp:41:5) in function 'edge_detect'.
INFO: [XFORM 203-541] Flattening a loop nest 'thresh_loop' (edge_detect.cpp:57:5) in function 'edge_detect'.
Execute             auto_get_db
Command           transform done; 0.14 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 304.055 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.5 sec.
Command       elaborate done; 30.11 sec.
Execute       ap_eval exec zip -j /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": no such file or directory
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'edge_detect' ...
Execute         ap_set_top_model edge_detect 
Execute         get_model_list edge_detect -filter all-wo-channel -topdown 
Execute         preproc_iomode -model edge_detect 
Execute         preproc_iomode -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         preproc_iomode -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         preproc_iomode -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         get_model_list edge_detect -filter all-wo-channel 
INFO-FLOW: Model list for configure: edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 edge_detect
INFO-FLOW: Configuring Module : edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 ...
Execute         set_default_model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         apply_spec_resource_limit edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
INFO-FLOW: Configuring Module : edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 ...
Execute         set_default_model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         apply_spec_resource_limit edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
INFO-FLOW: Configuring Module : edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 ...
Execute         set_default_model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         apply_spec_resource_limit edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
INFO-FLOW: Configuring Module : edge_detect ...
Execute         set_default_model edge_detect 
Execute         apply_spec_resource_limit edge_detect 
INFO-FLOW: Model list for preprocess: edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 edge_detect
INFO-FLOW: Preprocessing Module: edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 ...
Execute         set_default_model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         cdfg_preprocess -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
INFO-FLOW: Preprocessing Module: edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 ...
Execute         set_default_model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         cdfg_preprocess -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         rtl_gen_preprocess edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
INFO-FLOW: Preprocessing Module: edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 ...
Execute         set_default_model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         cdfg_preprocess -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         rtl_gen_preprocess edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
INFO-FLOW: Preprocessing Module: edge_detect ...
Execute         set_default_model edge_detect 
Execute         cdfg_preprocess -model edge_detect 
Execute         rtl_gen_preprocess edge_detect 
INFO-FLOW: Model list for synthesis: edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 edge_detect
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         schedule -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'gauss_loop_VITIS_LOOP_28_1'.
WARNING: [HLS 200-880] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) and bus read operation ('sum', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) and bus read operation ('sum', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32).
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_1_read', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_1_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_2_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_2_read_2', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 37, loop 'gauss_loop_VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 307.422 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.sched.adb -f 
INFO-FLOW: Finish scheduling edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.
Execute         set_default_model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         bind -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 307.422 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.bind.adb -f 
INFO-FLOW: Finish binding edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         schedule -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sobel_loop_VITIS_LOOP_42_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'sobel_loop_VITIS_LOOP_42_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 310.320 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.sched.adb -f 
INFO-FLOW: Finish scheduling edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.
Execute         set_default_model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         bind -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 310.320 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.bind.adb -f 
INFO-FLOW: Finish binding edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         schedule -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'thresh_loop_VITIS_LOOP_58_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'thresh_loop_VITIS_LOOP_58_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 310.320 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.sched.adb -f 
INFO-FLOW: Finish scheduling edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.
Execute         set_default_model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         bind -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 310.320 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.bind.adb -f 
INFO-FLOW: Finish binding edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model edge_detect 
Execute         schedule -model edge_detect 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 310.320 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.sched.adb -f 
INFO-FLOW: Finish scheduling edge_detect.
Execute         set_default_model edge_detect 
Execute         bind -model edge_detect 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 310.320 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.bind.adb -f 
INFO-FLOW: Finish binding edge_detect.
Execute         get_model_list edge_detect -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         rtl_gen_preprocess edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         rtl_gen_preprocess edge_detect 
INFO-FLOW: Model list for RTL generation: edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 edge_detect
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -top_prefix edge_detect_ -sub_prefix edge_detect_ -mg_file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' pipeline 'gauss_loop_VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_31ns_3ns_2_35_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 311.141 MB.
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute         gen_rtl edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -style xilinx -f -lang vhdl -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/vhdl/edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         gen_rtl edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -style xilinx -f -lang vlog -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/verilog/edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         syn_report -csynth -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -f -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.adb 
Execute         db_write -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -bindview -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -p /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -top_prefix edge_detect_ -sub_prefix edge_detect_ -mg_file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' pipeline 'sobel_loop_VITIS_LOOP_42_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_31ns_3ns_2_35_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 316.633 MB.
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute         gen_rtl edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -style xilinx -f -lang vhdl -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/vhdl/edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         gen_rtl edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -style xilinx -f -lang vlog -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/verilog/edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         syn_report -csynth -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -f -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.adb 
Execute         db_write -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -bindview -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -p /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -top_prefix edge_detect_ -sub_prefix edge_detect_ -mg_file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' pipeline 'thresh_loop_VITIS_LOOP_58_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 323.344 MB.
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute         gen_rtl edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -style xilinx -f -lang vhdl -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/vhdl/edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         gen_rtl edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -style xilinx -f -lang vlog -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/verilog/edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         syn_report -csynth -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -f -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.adb 
Execute         db_write -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -bindview -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -p /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model edge_detect -top_prefix  -sub_prefix edge_detect_ -mg_file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/in_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/out_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/low_thresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/high_thresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'edge_detect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows', 'cols', 'low_thresh', 'high_thresh' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'in_img' and 'out_img' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect'.
INFO: [RTMG 210-278] Implementing memory 'edge_detect_blur_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'edge_detect_grad_mag_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 325.395 MB.
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute         gen_rtl edge_detect -istop -style xilinx -f -lang vhdl -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/vhdl/edge_detect 
Execute         gen_rtl edge_detect -istop -style xilinx -f -lang vlog -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/verilog/edge_detect 
Execute         syn_report -csynth -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model edge_detect -f -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.adb 
Execute         db_write -model edge_detect -bindview -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info edge_detect -p /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect 
Execute         export_constraint_db -f -tool general -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.constraint.tcl 
Execute         syn_report -designview -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.design.xml 
Execute         syn_report -csynthDesign -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth.rpt -MHOut /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -wcfg -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.protoinst 
Execute         sc_get_clocks edge_detect 
Execute         sc_get_portdomain edge_detect 
INFO-FLOW: Model list for RTL component generation: edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 edge_detect
INFO-FLOW: Handling components in module [edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1] ... 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.compgen.tcl 
INFO-FLOW: Found component edge_detect_mul_31ns_33ns_63_1_1.
INFO-FLOW: Append model edge_detect_mul_31ns_33ns_63_1_1
INFO-FLOW: Found component edge_detect_urem_31ns_3ns_2_35_1.
INFO-FLOW: Append model edge_detect_urem_31ns_3ns_2_35_1
INFO-FLOW: Found component edge_detect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4] ... 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.compgen.tcl 
INFO-FLOW: Found component edge_detect_sparsemux_7_2_8_1_1.
INFO-FLOW: Append model edge_detect_sparsemux_7_2_8_1_1
INFO-FLOW: Found component edge_detect_sparsemux_7_2_8_1_1.
INFO-FLOW: Append model edge_detect_sparsemux_7_2_8_1_1
INFO-FLOW: Found component edge_detect_sparsemux_7_2_8_1_1.
INFO-FLOW: Append model edge_detect_sparsemux_7_2_8_1_1
INFO-FLOW: Found component edge_detect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7] ... 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.compgen.tcl 
INFO-FLOW: Found component edge_detect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edge_detect] ... 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.tcl 
INFO-FLOW: Found component edge_detect_mul_31ns_32ns_63_1_1.
INFO-FLOW: Append model edge_detect_mul_31ns_32ns_63_1_1
INFO-FLOW: Found component edge_detect_blur_RAM_AUTO_1R1W.
INFO-FLOW: Append model edge_detect_blur_RAM_AUTO_1R1W
INFO-FLOW: Found component edge_detect_grad_mag_RAM_AUTO_1R1W.
INFO-FLOW: Append model edge_detect_grad_mag_RAM_AUTO_1R1W
INFO-FLOW: Found component edge_detect_gmem_m_axi.
INFO-FLOW: Append model edge_detect_gmem_m_axi
INFO-FLOW: Found component edge_detect_control_s_axi.
INFO-FLOW: Append model edge_detect_control_s_axi
INFO-FLOW: Found component edge_detect_control_r_s_axi.
INFO-FLOW: Append model edge_detect_control_r_s_axi
INFO-FLOW: Append model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1
INFO-FLOW: Append model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4
INFO-FLOW: Append model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7
INFO-FLOW: Append model edge_detect
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: edge_detect_mul_31ns_33ns_63_1_1 edge_detect_urem_31ns_3ns_2_35_1 edge_detect_flow_control_loop_pipe_sequential_init edge_detect_sparsemux_7_2_8_1_1 edge_detect_sparsemux_7_2_8_1_1 edge_detect_sparsemux_7_2_8_1_1 edge_detect_flow_control_loop_pipe_sequential_init edge_detect_flow_control_loop_pipe_sequential_init edge_detect_mul_31ns_32ns_63_1_1 edge_detect_blur_RAM_AUTO_1R1W edge_detect_grad_mag_RAM_AUTO_1R1W edge_detect_gmem_m_axi edge_detect_control_s_axi edge_detect_control_r_s_axi edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 edge_detect
INFO-FLOW: Generating /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model edge_detect_mul_31ns_33ns_63_1_1
INFO-FLOW: To file: write model edge_detect_urem_31ns_3ns_2_35_1
INFO-FLOW: To file: write model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edge_detect_sparsemux_7_2_8_1_1
INFO-FLOW: To file: write model edge_detect_sparsemux_7_2_8_1_1
INFO-FLOW: To file: write model edge_detect_sparsemux_7_2_8_1_1
INFO-FLOW: To file: write model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edge_detect_mul_31ns_32ns_63_1_1
INFO-FLOW: To file: write model edge_detect_blur_RAM_AUTO_1R1W
INFO-FLOW: To file: write model edge_detect_grad_mag_RAM_AUTO_1R1W
INFO-FLOW: To file: write model edge_detect_gmem_m_axi
INFO-FLOW: To file: write model edge_detect_control_s_axi
INFO-FLOW: To file: write model edge_detect_control_r_s_axi
INFO-FLOW: To file: write model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1
INFO-FLOW: To file: write model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4
INFO-FLOW: To file: write model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7
INFO-FLOW: To file: write model edge_detect
INFO-FLOW: Generating /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/vhdl' dstVlogDir='/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/vlog' tclDir='/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db' modelList='edge_detect_mul_31ns_33ns_63_1_1
edge_detect_urem_31ns_3ns_2_35_1
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_sparsemux_7_2_8_1_1
edge_detect_sparsemux_7_2_8_1_1
edge_detect_sparsemux_7_2_8_1_1
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_mul_31ns_32ns_63_1_1
edge_detect_blur_RAM_AUTO_1R1W
edge_detect_grad_mag_RAM_AUTO_1R1W
edge_detect_gmem_m_axi
edge_detect_control_s_axi
edge_detect_control_r_s_axi
edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1
edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4
edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7
edge_detect
' expOnly='0'
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.compgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.compgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.compgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           source ./control_r.slave.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.25 seconds; current allocated memory: 329.254 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='edge_detect_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='edge_detect_mul_31ns_33ns_63_1_1
edge_detect_urem_31ns_3ns_2_35_1
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_sparsemux_7_2_8_1_1
edge_detect_sparsemux_7_2_8_1_1
edge_detect_sparsemux_7_2_8_1_1
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_mul_31ns_32ns_63_1_1
edge_detect_blur_RAM_AUTO_1R1W
edge_detect_grad_mag_RAM_AUTO_1R1W
edge_detect_gmem_m_axi
edge_detect_control_s_axi
edge_detect_control_r_s_axi
edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1
edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4
edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7
edge_detect
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.tbgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.tbgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.tbgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.constraint.tcl 
Execute         sc_get_clocks edge_detect 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_r_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control_r DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST edge_detect MODULE2INSTS {edge_detect edge_detect edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190} INST2MODULE {edge_detect edge_detect grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156 edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7} INSTDATA {edge_detect {DEPTH 1 CHILDREN {grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156 grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174 grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190}} grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156 {DEPTH 2 CHILDREN {}} grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174 {DEPTH 2 CHILDREN {}} grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190 {DEPTH 2 CHILDREN {}}} MODULEDATA {edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_3_fu_375_p2 SOURCE edge_detect.cpp:27 VARIABLE add_ln27_3 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_1_fu_390_p2 SOURCE edge_detect.cpp:27 VARIABLE add_ln27_1 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_2_fu_396_p2 SOURCE edge_detect.cpp:27 VARIABLE add_ln27_2 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U1 SOURCE edge_detect.cpp:27 VARIABLE mul_ln27_1 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U1 SOURCE edge_detect.cpp:28 VARIABLE mul_ln28 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_460_p2 SOURCE edge_detect.cpp:27 VARIABLE empty LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_fu_487_p2 SOURCE edge_detect.cpp:27 VARIABLE tmp1 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_fu_531_p2 SOURCE edge_detect.cpp:28 VARIABLE tmp2 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_25_fu_541_p2 SOURCE edge_detect.cpp:28 VARIABLE empty_25 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp4_fu_552_p2 SOURCE edge_detect.cpp:28 VARIABLE tmp4 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_27_fu_562_p2 SOURCE edge_detect.cpp:28 VARIABLE empty_27 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp8_fu_651_p2 SOURCE edge_detect.cpp:32 VARIABLE tmp8 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp9_fu_670_p2 SOURCE edge_detect.cpp:32 VARIABLE tmp9 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp41_fu_680_p2 SOURCE edge_detect.cpp:32 VARIABLE tmp41 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_698_p2 SOURCE edge_detect.cpp:32 VARIABLE add_ln32 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_2_fu_731_p2 SOURCE edge_detect.cpp:32 VARIABLE add_ln32_2 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_3_fu_741_p2 SOURCE edge_detect.cpp:32 VARIABLE add_ln32_3 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_612_p2 SOURCE edge_detect.cpp:28 VARIABLE add_ln28 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_1_fu_617_p2 SOURCE edge_detect.cpp:28 VARIABLE add_ln28_1 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 4 BRAM 0 URAM 0}} edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_1008_p2 SOURCE edge_detect.cpp:41 VARIABLE add_ln41 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_1025_p2 SOURCE edge_detect.cpp:41 VARIABLE add_ln41_1 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_2_fu_1031_p2 SOURCE edge_detect.cpp:41 VARIABLE add_ln41_2 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U20 SOURCE edge_detect.cpp:41 VARIABLE mul_ln41 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_1216_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_1 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_1091_p2 SOURCE edge_detect.cpp:42 VARIABLE add_ln42 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U21 SOURCE edge_detect.cpp:42 VARIABLE mul_ln42 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_1192_p2 SOURCE edge_detect.cpp:41 VARIABLE empty LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U22 SOURCE edge_detect.cpp:46 VARIABLE mul_ln46 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_2_fu_1310_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_2 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_3_fu_1316_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_3 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_1197_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U23 SOURCE edge_detect.cpp:46 VARIABLE mul_ln46_1 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_4_fu_1334_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_4 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_5_fu_1352_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_5 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U24 SOURCE edge_detect.cpp:46 VARIABLE mul_ln46_2 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_6_fu_1369_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_6 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_7_fu_1387_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_7 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U19 SOURCE edge_detect.cpp:43 VARIABLE mul_ln43 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_8_fu_1162_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_8 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_9_fu_1404_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_9 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_10_fu_1421_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_10 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_11_fu_1438_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_11 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln47_fu_1631_p2 SOURCE edge_detect.cpp:47 VARIABLE sub_ln47 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp65_fu_1637_p2 SOURCE edge_detect.cpp:46 VARIABLE tmp65 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_1655_p2 SOURCE edge_detect.cpp:47 VARIABLE add_ln47 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln48_fu_1673_p2 SOURCE edge_detect.cpp:48 VARIABLE sub_ln48 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln48_1_fu_1695_p2 SOURCE edge_detect.cpp:48 VARIABLE sub_ln48_1 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_1701_p2 SOURCE edge_detect.cpp:48 VARIABLE add_ln48 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln161_fu_1750_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:161 VARIABLE sub_ln161 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln161_1_fu_1786_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:161 VARIABLE sub_ln161_1 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grad_mag_d0 SOURCE edge_detect.cpp:51 VARIABLE add_ln51 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 24 BRAM 0 URAM 0}} edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_216_p2 SOURCE edge_detect.cpp:57 VARIABLE add_ln57_1 LOOP thresh_loop_VITIS_LOOP_58_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_225_p2 SOURCE edge_detect.cpp:57 VARIABLE add_ln57 LOOP thresh_loop_VITIS_LOOP_58_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln59_fu_320_p2 SOURCE edge_detect.cpp:59 VARIABLE sub_ln59 LOOP thresh_loop_VITIS_LOOP_58_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_341_p2 SOURCE edge_detect.cpp:58 VARIABLE add_ln58 LOOP thresh_loop_VITIS_LOOP_58_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} edge_detect {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_U SOURCE edge_detect.cpp:22 VARIABLE blur LOOP {} BUNDLEDNAME {} DSP 0 BRAM 113 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 230400 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_1_U SOURCE edge_detect.cpp:22 VARIABLE blur_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 113 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 230400 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_2_U SOURCE edge_detect.cpp:22 VARIABLE blur_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 113 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 230400 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_3_U SOURCE edge_detect.cpp:22 VARIABLE blur_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 113 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 230400 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_4_U SOURCE edge_detect.cpp:22 VARIABLE blur_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 113 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 230400 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_5_U SOURCE edge_detect.cpp:22 VARIABLE blur_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 113 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 230400 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_6_U SOURCE edge_detect.cpp:22 VARIABLE blur_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 113 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 230400 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_7_U SOURCE edge_detect.cpp:22 VARIABLE blur_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 113 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 230400 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_8_U SOURCE edge_detect.cpp:22 VARIABLE blur_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 113 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 230400 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME grad_mag_U SOURCE edge_detect.cpp:23 VARIABLE grad_mag LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4050 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2073600 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_206_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_228_p2 SOURCE edge_detect.cpp:27 VARIABLE add_ln27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_3_fu_238_p2 SOURCE edge_detect.cpp:27 VARIABLE add_ln27_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_4_fu_260_p2 SOURCE edge_detect.cpp:27 VARIABLE add_ln27_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_63_1_1_U66 SOURCE edge_detect.cpp:27 VARIABLE mul_ln27 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 32 BRAM 5069 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (1):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location edge_detect.cpp:22:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc edge_detect.cpp:22:6 msg_body {array_partition dim=2 type=cyclic factor=3 variable=blur 1 edge_detect edge_detect.cpp:22:6 blur}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 336.145 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for edge_detect.
INFO: [VLOG 209-307] Generating Verilog RTL for edge_detect.
Execute         syn_report -model edge_detect -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
Command       autosyn done; 2.27 sec.
Command     csynth_design done; 32.47 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.01 seconds. CPU system time: 2.55 seconds. Elapsed time: 32.47 seconds; current allocated memory: 87.523 MB.
Execute     export_design -format xo -output edge_detect.xo 
INFO: [HLS 200-1510] Running: export_design -format xo -output edge_detect.xo 
Execute       config_export -format=xo -output=edge_detect.xo 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=edge_detect xml_exists=0
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to edge_detect
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(0)=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/kernel.internal.xml top=edge_detect
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (0)=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/../../../kernel.xml
Execute       send_msg_by_id ERROR @200-1032@ 
ERROR: [HLS 200-1032] Solution configuration has changed (config_export -format xo), please rerun csynth_design.
INFO-FLOW: DBG:PUTS: DBG: auto_generate error Must rerun csynth_design
Must rerun csynth_design
    while executing
"error "Must rerun csynth_design""
    (procedure "::AESL_AUTOMG::auto_generate" line 271)
    invoked from within
"::AESL_AUTOMG::auto_generate {*}$args"
INFO-FLOW: Caught error in export_design: 
    while executing
"auto_impl_catch $gStartDir {*}$auto_impl_ippack_args"
    (procedure "::AESL_AUTOIMPL::export_design_wrap" line 83)
    invoked from within
"::AESL_AUTOIMPL::export_design_wrap {*}$args"
    (procedure "ap_internal_export_design" line 113)
    invoked from within
"ap_internal_export_design "
Command     export_design done; error code: 2; 0.18 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.824 MB.
Command   ap_source done; error code: 1; 35.26 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1 opened at Wed Nov 19 12:37:08 MST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /share/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /share/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.89 sec.
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.01 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=edge_detect.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=edge_detect.xo
Execute       config_export -output=edge_detect.xo 
Command     open_solution done; 2.08 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Command       create_platform done; 0.23 sec.
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.33 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 301.266 MB.
Execute         set_directive_top edge_detect -name=edge_detect 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'edge_detect.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling edge_detect.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang edge_detect.cpp -foptimization-record-file=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /share/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -hls-platform-db-name=/share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.cpp.clang.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -hls-platform-db-name=/share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/clang.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/.systemc_flag -fix-errors /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.58 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/all.directive.json -fix-errors /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.87 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang-tidy.loop-label.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /share/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5.44 sec.
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.bc -hls-platform-db-name=/share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 18.07 seconds. CPU system time: 1.33 seconds. Elapsed time: 20.04 seconds; current allocated memory: 305.820 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc -args  "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.g.bc"  
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.g.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.51 sec.
Execute         run_link_or_opt -opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=edge_detect -reflow-float-conversion 
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=edge_detect -reflow-float-conversion -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.65 sec.
Execute         run_link_or_opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=edge_detect 
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=edge_detect -mllvm -hls-db-dir -mllvm /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 869 Compile/Link /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 869 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 256 Unroll/Inline (step 1) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 192 Unroll/Inline (step 2) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 192 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 202 Unroll/Inline (step 3) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 202 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 182 Unroll/Inline (step 4) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 182 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 152 Array/Struct (step 1) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 152 Array/Struct (step 2) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 156 Array/Struct (step 3) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 160 Array/Struct (step 4) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 160 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 171 Array/Struct (step 5) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 150 Performance (step 1) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 189 Performance (step 2) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 595 Performance (step 3) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 595 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 462 Performance (step 4) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 462 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 482 HW Transforms (step 1) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 482 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 487 HW Transforms (step 2) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 487 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ap_int<32> fabs_fixed<32>(ap_int<32>)' into 'hls::abs(int)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'hls::abs(int)' into 'edge_detect(ap_uint<8> (*) [1920], ap_uint<8> (*) [1920], int, int, int, int)' (edge_detect.cpp:11:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out_img' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'in_img' with compact=none mode in 8-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_28_1> at edge_detect.cpp:28:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_42_4> at edge_detect.cpp:42:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_58_7> at edge_detect.cpp:58:26 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_5' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:44:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_6' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:45:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_2' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:30:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_3' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:31:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_5' (edge_detect.cpp:44:30) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_6' (edge_detect.cpp:45:34) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_2' (edge_detect.cpp:30:30) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_3' (edge_detect.cpp:31:34) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'blur' due to pipeline pragma (edge_detect.cpp:22:6)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'blur' due to pipeline pragma (edge_detect.cpp:22:6)
INFO: [HLS 214-248] Applying array_partition to 'blur': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. (edge_detect.cpp:22:6)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (edge_detect.cpp:31:34)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/../../../kernel.xml -> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.69 seconds. CPU system time: 0.57 seconds. Elapsed time: 7.53 seconds; current allocated memory: 306.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 306.766 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top edge_detect -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.0.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.03 seconds; current allocated memory: 307.836 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.1.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.2.prechk.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 308.824 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.1.bc to /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.1.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.1.tmp.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'edge_detect' (edge_detect.cpp:4:26)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 333.227 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.2.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'gauss_loop'(edge_detect.cpp:27:5) and 'VITIS_LOOP_28_1'(edge_detect.cpp:28:26) in function 'edge_detect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'sobel_loop'(edge_detect.cpp:41:5) and 'VITIS_LOOP_42_4'(edge_detect.cpp:42:26) in function 'edge_detect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'thresh_loop'(edge_detect.cpp:57:5) and 'VITIS_LOOP_58_7'(edge_detect.cpp:58:26) in function 'edge_detect' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'gauss_loop' (edge_detect.cpp:27:5) in function 'edge_detect'.
INFO: [XFORM 203-541] Flattening a loop nest 'sobel_loop' (edge_detect.cpp:41:5) in function 'edge_detect'.
INFO: [XFORM 203-541] Flattening a loop nest 'thresh_loop' (edge_detect.cpp:57:5) in function 'edge_detect'.
Execute             auto_get_db
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.12 seconds; current allocated memory: 357.230 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.34 sec.
Command       elaborate done; 27.91 sec.
Execute       ap_eval exec zip -j /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": no such file or directory
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'edge_detect' ...
Execute         ap_set_top_model edge_detect 
Execute         get_model_list edge_detect -filter all-wo-channel -topdown 
Execute         preproc_iomode -model edge_detect 
Execute         preproc_iomode -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         preproc_iomode -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         preproc_iomode -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         get_model_list edge_detect -filter all-wo-channel 
INFO-FLOW: Model list for configure: edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 edge_detect
INFO-FLOW: Configuring Module : edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 ...
Execute         set_default_model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         apply_spec_resource_limit edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
INFO-FLOW: Configuring Module : edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 ...
Execute         set_default_model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         apply_spec_resource_limit edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
INFO-FLOW: Configuring Module : edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 ...
Execute         set_default_model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         apply_spec_resource_limit edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
INFO-FLOW: Configuring Module : edge_detect ...
Execute         set_default_model edge_detect 
Execute         apply_spec_resource_limit edge_detect 
INFO-FLOW: Model list for preprocess: edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 edge_detect
INFO-FLOW: Preprocessing Module: edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 ...
Execute         set_default_model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         cdfg_preprocess -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
INFO-FLOW: Preprocessing Module: edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 ...
Execute         set_default_model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         cdfg_preprocess -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         rtl_gen_preprocess edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
INFO-FLOW: Preprocessing Module: edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 ...
Execute         set_default_model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         cdfg_preprocess -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         rtl_gen_preprocess edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
INFO-FLOW: Preprocessing Module: edge_detect ...
Execute         set_default_model edge_detect 
Execute         cdfg_preprocess -model edge_detect 
Execute         rtl_gen_preprocess edge_detect 
INFO-FLOW: Model list for synthesis: edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 edge_detect
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         schedule -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'gauss_loop_VITIS_LOOP_28_1'.
WARNING: [HLS 200-880] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) and bus read operation ('sum', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) and bus read operation ('sum', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32).
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_1_read', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_1_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_2_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_2_read_2', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 37, loop 'gauss_loop_VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 358.527 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.sched.adb -f 
INFO-FLOW: Finish scheduling edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.
Execute         set_default_model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         bind -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 358.527 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.bind.adb -f 
INFO-FLOW: Finish binding edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         schedule -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sobel_loop_VITIS_LOOP_42_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'sobel_loop_VITIS_LOOP_42_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 361.289 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.sched.adb -f 
INFO-FLOW: Finish scheduling edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.
Execute         set_default_model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         bind -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 361.289 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.bind.adb -f 
INFO-FLOW: Finish binding edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         schedule -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'thresh_loop_VITIS_LOOP_58_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'thresh_loop_VITIS_LOOP_58_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 361.289 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.sched.adb -f 
INFO-FLOW: Finish scheduling edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.
Execute         set_default_model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         bind -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 361.289 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.bind.adb -f 
INFO-FLOW: Finish binding edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model edge_detect 
Execute         schedule -model edge_detect 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 361.289 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.sched.adb -f 
INFO-FLOW: Finish scheduling edge_detect.
Execute         set_default_model edge_detect 
Execute         bind -model edge_detect 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 361.289 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.bind.adb -f 
INFO-FLOW: Finish binding edge_detect.
Execute         get_model_list edge_detect -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         rtl_gen_preprocess edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         rtl_gen_preprocess edge_detect 
INFO-FLOW: Model list for RTL generation: edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 edge_detect
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -top_prefix edge_detect_ -sub_prefix edge_detect_ -mg_file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' pipeline 'gauss_loop_VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_31ns_3ns_2_35_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 362.125 MB.
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute         gen_rtl edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -style xilinx -f -lang vhdl -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/vhdl/edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         gen_rtl edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -style xilinx -f -lang vlog -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/verilog/edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         syn_report -csynth -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -f -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.adb 
Execute         db_write -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -bindview -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -p /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -top_prefix edge_detect_ -sub_prefix edge_detect_ -mg_file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' pipeline 'sobel_loop_VITIS_LOOP_42_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_31ns_3ns_2_35_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 367.648 MB.
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute         gen_rtl edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -style xilinx -f -lang vhdl -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/vhdl/edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         gen_rtl edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -style xilinx -f -lang vlog -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/verilog/edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         syn_report -csynth -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -f -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.adb 
Execute         db_write -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -bindview -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -p /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -top_prefix edge_detect_ -sub_prefix edge_detect_ -mg_file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' pipeline 'thresh_loop_VITIS_LOOP_58_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.14 seconds; current allocated memory: 374.426 MB.
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute         gen_rtl edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -style xilinx -f -lang vhdl -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/vhdl/edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         gen_rtl edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -style xilinx -f -lang vlog -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/verilog/edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         syn_report -csynth -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -f -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.adb 
Execute         db_write -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -bindview -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -p /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model edge_detect -top_prefix  -sub_prefix edge_detect_ -mg_file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/in_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/out_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/low_thresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/high_thresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'edge_detect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows', 'cols', 'low_thresh', 'high_thresh' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'in_img' and 'out_img' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect'.
INFO: [RTMG 210-278] Implementing memory 'edge_detect_blur_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'edge_detect_grad_mag_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 376.465 MB.
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute         gen_rtl edge_detect -istop -style xilinx -f -lang vhdl -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/vhdl/edge_detect 
Execute         gen_rtl edge_detect -istop -style xilinx -f -lang vlog -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/verilog/edge_detect 
Execute         syn_report -csynth -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model edge_detect -f -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.adb 
Execute         db_write -model edge_detect -bindview -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info edge_detect -p /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect 
Execute         export_constraint_db -f -tool general -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.constraint.tcl 
Execute         syn_report -designview -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.design.xml 
Execute         syn_report -csynthDesign -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth.rpt -MHOut /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -wcfg -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.protoinst 
Execute         sc_get_clocks edge_detect 
Execute         sc_get_portdomain edge_detect 
INFO-FLOW: Model list for RTL component generation: edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 edge_detect
INFO-FLOW: Handling components in module [edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1] ... 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.compgen.tcl 
INFO-FLOW: Found component edge_detect_mul_31ns_33ns_63_1_1.
INFO-FLOW: Append model edge_detect_mul_31ns_33ns_63_1_1
INFO-FLOW: Found component edge_detect_urem_31ns_3ns_2_35_1.
INFO-FLOW: Append model edge_detect_urem_31ns_3ns_2_35_1
INFO-FLOW: Found component edge_detect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4] ... 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.compgen.tcl 
INFO-FLOW: Found component edge_detect_sparsemux_7_2_8_1_1.
INFO-FLOW: Append model edge_detect_sparsemux_7_2_8_1_1
INFO-FLOW: Found component edge_detect_sparsemux_7_2_8_1_1.
INFO-FLOW: Append model edge_detect_sparsemux_7_2_8_1_1
INFO-FLOW: Found component edge_detect_sparsemux_7_2_8_1_1.
INFO-FLOW: Append model edge_detect_sparsemux_7_2_8_1_1
INFO-FLOW: Found component edge_detect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7] ... 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.compgen.tcl 
INFO-FLOW: Found component edge_detect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edge_detect] ... 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.tcl 
INFO-FLOW: Found component edge_detect_mul_31ns_32ns_63_1_1.
INFO-FLOW: Append model edge_detect_mul_31ns_32ns_63_1_1
INFO-FLOW: Found component edge_detect_blur_RAM_AUTO_1R1W.
INFO-FLOW: Append model edge_detect_blur_RAM_AUTO_1R1W
INFO-FLOW: Found component edge_detect_grad_mag_RAM_AUTO_1R1W.
INFO-FLOW: Append model edge_detect_grad_mag_RAM_AUTO_1R1W
INFO-FLOW: Found component edge_detect_gmem_m_axi.
INFO-FLOW: Append model edge_detect_gmem_m_axi
INFO-FLOW: Found component edge_detect_control_s_axi.
INFO-FLOW: Append model edge_detect_control_s_axi
INFO-FLOW: Found component edge_detect_control_r_s_axi.
INFO-FLOW: Append model edge_detect_control_r_s_axi
INFO-FLOW: Append model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1
INFO-FLOW: Append model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4
INFO-FLOW: Append model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7
INFO-FLOW: Append model edge_detect
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: edge_detect_mul_31ns_33ns_63_1_1 edge_detect_urem_31ns_3ns_2_35_1 edge_detect_flow_control_loop_pipe_sequential_init edge_detect_sparsemux_7_2_8_1_1 edge_detect_sparsemux_7_2_8_1_1 edge_detect_sparsemux_7_2_8_1_1 edge_detect_flow_control_loop_pipe_sequential_init edge_detect_flow_control_loop_pipe_sequential_init edge_detect_mul_31ns_32ns_63_1_1 edge_detect_blur_RAM_AUTO_1R1W edge_detect_grad_mag_RAM_AUTO_1R1W edge_detect_gmem_m_axi edge_detect_control_s_axi edge_detect_control_r_s_axi edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 edge_detect
INFO-FLOW: Generating /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model edge_detect_mul_31ns_33ns_63_1_1
INFO-FLOW: To file: write model edge_detect_urem_31ns_3ns_2_35_1
INFO-FLOW: To file: write model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edge_detect_sparsemux_7_2_8_1_1
INFO-FLOW: To file: write model edge_detect_sparsemux_7_2_8_1_1
INFO-FLOW: To file: write model edge_detect_sparsemux_7_2_8_1_1
INFO-FLOW: To file: write model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edge_detect_mul_31ns_32ns_63_1_1
INFO-FLOW: To file: write model edge_detect_blur_RAM_AUTO_1R1W
INFO-FLOW: To file: write model edge_detect_grad_mag_RAM_AUTO_1R1W
INFO-FLOW: To file: write model edge_detect_gmem_m_axi
INFO-FLOW: To file: write model edge_detect_control_s_axi
INFO-FLOW: To file: write model edge_detect_control_r_s_axi
INFO-FLOW: To file: write model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1
INFO-FLOW: To file: write model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4
INFO-FLOW: To file: write model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7
INFO-FLOW: To file: write model edge_detect
INFO-FLOW: Generating /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/vhdl' dstVlogDir='/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/vlog' tclDir='/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db' modelList='edge_detect_mul_31ns_33ns_63_1_1
edge_detect_urem_31ns_3ns_2_35_1
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_sparsemux_7_2_8_1_1
edge_detect_sparsemux_7_2_8_1_1
edge_detect_sparsemux_7_2_8_1_1
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_mul_31ns_32ns_63_1_1
edge_detect_blur_RAM_AUTO_1R1W
edge_detect_grad_mag_RAM_AUTO_1R1W
edge_detect_gmem_m_axi
edge_detect_control_s_axi
edge_detect_control_r_s_axi
edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1
edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4
edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7
edge_detect
' expOnly='0'
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.compgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.compgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.compgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.tcl 
Execute           source ./control_r.slave.tcl 
Execute           source ./control.slave.tcl 
Execute           source ./control_r.slave.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 380.078 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='edge_detect_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='edge_detect_mul_31ns_33ns_63_1_1
edge_detect_urem_31ns_3ns_2_35_1
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_sparsemux_7_2_8_1_1
edge_detect_sparsemux_7_2_8_1_1
edge_detect_sparsemux_7_2_8_1_1
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_mul_31ns_32ns_63_1_1
edge_detect_blur_RAM_AUTO_1R1W
edge_detect_grad_mag_RAM_AUTO_1R1W
edge_detect_gmem_m_axi
edge_detect_control_s_axi
edge_detect_control_r_s_axi
edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1
edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4
edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7
edge_detect
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.tbgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.tbgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.tbgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.constraint.tcl 
Execute         sc_get_clocks edge_detect 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_r_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control_r DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST edge_detect MODULE2INSTS {edge_detect edge_detect edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190} INST2MODULE {edge_detect edge_detect grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156 edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7} INSTDATA {edge_detect {DEPTH 1 CHILDREN {grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156 grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174 grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190}} grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156 {DEPTH 2 CHILDREN {}} grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174 {DEPTH 2 CHILDREN {}} grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190 {DEPTH 2 CHILDREN {}}} MODULEDATA {edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_3_fu_375_p2 SOURCE edge_detect.cpp:27 VARIABLE add_ln27_3 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_1_fu_390_p2 SOURCE edge_detect.cpp:27 VARIABLE add_ln27_1 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_2_fu_396_p2 SOURCE edge_detect.cpp:27 VARIABLE add_ln27_2 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U1 SOURCE edge_detect.cpp:27 VARIABLE mul_ln27_1 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U1 SOURCE edge_detect.cpp:28 VARIABLE mul_ln28 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_460_p2 SOURCE edge_detect.cpp:27 VARIABLE empty LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_fu_487_p2 SOURCE edge_detect.cpp:27 VARIABLE tmp1 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_fu_531_p2 SOURCE edge_detect.cpp:28 VARIABLE tmp2 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_25_fu_541_p2 SOURCE edge_detect.cpp:28 VARIABLE empty_25 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp4_fu_552_p2 SOURCE edge_detect.cpp:28 VARIABLE tmp4 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_27_fu_562_p2 SOURCE edge_detect.cpp:28 VARIABLE empty_27 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp8_fu_651_p2 SOURCE edge_detect.cpp:32 VARIABLE tmp8 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp9_fu_670_p2 SOURCE edge_detect.cpp:32 VARIABLE tmp9 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp41_fu_680_p2 SOURCE edge_detect.cpp:32 VARIABLE tmp41 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_698_p2 SOURCE edge_detect.cpp:32 VARIABLE add_ln32 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_2_fu_731_p2 SOURCE edge_detect.cpp:32 VARIABLE add_ln32_2 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_3_fu_741_p2 SOURCE edge_detect.cpp:32 VARIABLE add_ln32_3 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_612_p2 SOURCE edge_detect.cpp:28 VARIABLE add_ln28 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_1_fu_617_p2 SOURCE edge_detect.cpp:28 VARIABLE add_ln28_1 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 4 BRAM 0 URAM 0}} edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_1008_p2 SOURCE edge_detect.cpp:41 VARIABLE add_ln41 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_1025_p2 SOURCE edge_detect.cpp:41 VARIABLE add_ln41_1 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_2_fu_1031_p2 SOURCE edge_detect.cpp:41 VARIABLE add_ln41_2 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U20 SOURCE edge_detect.cpp:41 VARIABLE mul_ln41 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_1216_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_1 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_1091_p2 SOURCE edge_detect.cpp:42 VARIABLE add_ln42 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U21 SOURCE edge_detect.cpp:42 VARIABLE mul_ln42 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_1192_p2 SOURCE edge_detect.cpp:41 VARIABLE empty LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U22 SOURCE edge_detect.cpp:46 VARIABLE mul_ln46 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_2_fu_1310_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_2 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_3_fu_1316_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_3 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_1197_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U23 SOURCE edge_detect.cpp:46 VARIABLE mul_ln46_1 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_4_fu_1334_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_4 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_5_fu_1352_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_5 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U24 SOURCE edge_detect.cpp:46 VARIABLE mul_ln46_2 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_6_fu_1369_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_6 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_7_fu_1387_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_7 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U19 SOURCE edge_detect.cpp:43 VARIABLE mul_ln43 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_8_fu_1162_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_8 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_9_fu_1404_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_9 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_10_fu_1421_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_10 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_11_fu_1438_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_11 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln47_fu_1631_p2 SOURCE edge_detect.cpp:47 VARIABLE sub_ln47 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp65_fu_1637_p2 SOURCE edge_detect.cpp:46 VARIABLE tmp65 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_1655_p2 SOURCE edge_detect.cpp:47 VARIABLE add_ln47 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln48_fu_1673_p2 SOURCE edge_detect.cpp:48 VARIABLE sub_ln48 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln48_1_fu_1695_p2 SOURCE edge_detect.cpp:48 VARIABLE sub_ln48_1 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_1701_p2 SOURCE edge_detect.cpp:48 VARIABLE add_ln48 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln161_fu_1750_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:161 VARIABLE sub_ln161 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln161_1_fu_1786_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:161 VARIABLE sub_ln161_1 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grad_mag_d0 SOURCE edge_detect.cpp:51 VARIABLE add_ln51 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 24 BRAM 0 URAM 0}} edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_216_p2 SOURCE edge_detect.cpp:57 VARIABLE add_ln57_1 LOOP thresh_loop_VITIS_LOOP_58_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_225_p2 SOURCE edge_detect.cpp:57 VARIABLE add_ln57 LOOP thresh_loop_VITIS_LOOP_58_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln59_fu_320_p2 SOURCE edge_detect.cpp:59 VARIABLE sub_ln59 LOOP thresh_loop_VITIS_LOOP_58_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_341_p2 SOURCE edge_detect.cpp:58 VARIABLE add_ln58 LOOP thresh_loop_VITIS_LOOP_58_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} edge_detect {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_U SOURCE edge_detect.cpp:22 VARIABLE blur LOOP {} BUNDLEDNAME {} DSP 0 BRAM 113 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 230400 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_1_U SOURCE edge_detect.cpp:22 VARIABLE blur_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 113 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 230400 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_2_U SOURCE edge_detect.cpp:22 VARIABLE blur_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 113 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 230400 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_3_U SOURCE edge_detect.cpp:22 VARIABLE blur_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 113 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 230400 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_4_U SOURCE edge_detect.cpp:22 VARIABLE blur_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 113 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 230400 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_5_U SOURCE edge_detect.cpp:22 VARIABLE blur_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 113 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 230400 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_6_U SOURCE edge_detect.cpp:22 VARIABLE blur_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 113 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 230400 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_7_U SOURCE edge_detect.cpp:22 VARIABLE blur_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 113 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 230400 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_8_U SOURCE edge_detect.cpp:22 VARIABLE blur_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 113 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 230400 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME grad_mag_U SOURCE edge_detect.cpp:23 VARIABLE grad_mag LOOP {} BUNDLEDNAME {} DSP 0 BRAM 4050 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 2073600 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_206_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_228_p2 SOURCE edge_detect.cpp:27 VARIABLE add_ln27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_3_fu_238_p2 SOURCE edge_detect.cpp:27 VARIABLE add_ln27_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_4_fu_260_p2 SOURCE edge_detect.cpp:27 VARIABLE add_ln27_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_63_1_1_U66 SOURCE edge_detect.cpp:27 VARIABLE mul_ln27 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 32 BRAM 5069 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (1):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location edge_detect.cpp:22:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc edge_detect.cpp:22:6 msg_body {array_partition dim=2 type=cyclic factor=3 variable=blur 1 edge_detect edge_detect.cpp:22:6 blur}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 387.934 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for edge_detect.
INFO: [VLOG 209-307] Generating Verilog RTL for edge_detect.
Execute         syn_report -model edge_detect -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
Command       autosyn done; 2.15 sec.
Command     csynth_design done; 30.14 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 23.16 seconds. CPU system time: 2.05 seconds. Elapsed time: 30.14 seconds; current allocated memory: 86.770 MB.
Execute     export_design -format xo -output edge_detect.xo 
INFO: [HLS 200-1510] Running: export_design -format xo -output edge_detect.xo 
Execute       config_export -format=xo -output=edge_detect.xo 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=edge_detect xml_exists=1
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to edge_detect
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/kernel.internal.xml top=edge_detect
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name edge_detect vlnv xilinx.com:hls:edge_detect:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=18 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='edge_detect_mul_31ns_33ns_63_1_1
edge_detect_urem_31ns_3ns_2_35_1
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_sparsemux_7_2_8_1_1
edge_detect_sparsemux_7_2_8_1_1
edge_detect_sparsemux_7_2_8_1_1
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_mul_31ns_32ns_63_1_1
edge_detect_blur_RAM_AUTO_1R1W
edge_detect_grad_mag_RAM_AUTO_1R1W
edge_detect_gmem_m_axi
edge_detect_control_s_axi
edge_detect_control_r_s_axi
edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1
edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4
edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7
edge_detect
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.constraint.tcl 
Execute       sc_get_clocks edge_detect 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to edge_detect
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=true is_sdsoc=true xo_file=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xo
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=edge_detect
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.constraint.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s edge_detect.xo 
INFO: [HLS 200-802] Generated output file edge_detect.xo
Command     export_design done; 38.34 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 15.23 seconds. CPU system time: 2.86 seconds. Elapsed time: 38.34 seconds; current allocated memory: 6.176 MB.
Command   ap_source done; 70.92 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1 opened at Wed Nov 19 13:45:25 MST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /share/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /share/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.81 sec.
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.92 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=edge_detect.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=edge_detect.xo
Execute       config_export -output=edge_detect.xo 
Command     open_solution done; 2 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Command       create_platform done; 0.23 sec.
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.33 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 278.500 MB.
Execute         set_directive_top edge_detect -name=edge_detect 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'edge_detect.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling edge_detect.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang edge_detect.cpp -foptimization-record-file=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /share/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -hls-platform-db-name=/share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.cpp.clang.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -hls-platform-db-name=/share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/clang.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5583] '#pragma HLS unroll' can only be applied inside loop body (edge_detect.cpp:54:9)
WARNING: [HLS 207-5583] '#pragma HLS unroll' can only be applied inside loop body (edge_detect.cpp:131:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/.systemc_flag -fix-errors /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.59 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/all.directive.json -fix-errors /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.9 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang-tidy.loop-label.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /share/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5.44 sec.
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.bc -hls-platform-db-name=/share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.92 seconds. CPU system time: 1.61 seconds. Elapsed time: 20.17 seconds; current allocated memory: 283.352 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc -args  "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.g.bc"  
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.g.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.52 sec.
Execute         run_link_or_opt -opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=edge_detect -reflow-float-conversion 
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=edge_detect -reflow-float-conversion -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.66 sec.
Execute         run_link_or_opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=edge_detect 
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=edge_detect -mllvm -hls-db-dir -mllvm /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,373 Compile/Link /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 1,373 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 695 Unroll/Inline (step 1) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 695 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 246 Unroll/Inline (step 2) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 246 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 261 Unroll/Inline (step 3) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 261 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 243 Unroll/Inline (step 4) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 243 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 227 Array/Struct (step 1) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 227 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 215 Array/Struct (step 2) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 215 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 215 Array/Struct (step 3) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 215 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 215 Array/Struct (step 4) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 215 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 231 Array/Struct (step 5) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 231 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 219 Performance (step 1) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 219 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 212 Performance (step 2) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 212 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 212 Performance (step 3) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 212 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 212 Performance (step 4) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 212 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 223 HW Transforms (step 1) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 223 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 226 HW Transforms (step 2) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 226 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_132_1' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:132:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_134_2' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:134:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_55_1' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:55:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_57_2' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:57:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_132_1' (edge_detect.cpp:132:20) in function 'sobel_stage' completely with a factor of 3 (edge_detect.cpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_134_2' (edge_detect.cpp:134:20) in function 'sobel_stage' completely with a factor of 3 (edge_detect.cpp:87:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_55_1' (edge_detect.cpp:55:19) in function 'gauss_stage' completely with a factor of 3 (edge_detect.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_2' (edge_detect.cpp:57:19) in function 'gauss_stage' completely with a factor of 3 (edge_detect.cpp:12:0)
INFO: [HLS 214-178] Inlining function 'ap_int<32> fabs_fixed<32>(ap_int<32>)' into 'hls::abs(int)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'hls::abs(int)' into 'sobel_stage(hls::stream<ap_uint<8>, 0>&, hls::stream<ap_uint<8>, 0>&, int, int, int, int)' (edge_detect.cpp:87:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZL11sobel_stageRN3hls6streamI7ap_uintILi8EELi0EEES4_iiiiE7linebuf': Complete partitioning on dimension 1. (edge_detect.cpp:90:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZL11gauss_stageRN3hls6streamI7ap_uintILi8EELi0EEES4_iiE7linebuf': Complete partitioning on dimension 1. (edge_detect.cpp:15:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/../../../kernel.xml -> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.5 seconds. CPU system time: 0.62 seconds. Elapsed time: 7.49 seconds; current allocated memory: 284.121 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 284.121 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top edge_detect -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.0.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 284.828 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.1.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.2.prechk.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 285.953 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.1.bc to /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.1.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'edge_detect' (edge_detect.cpp:163:1), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'gauss_stage'
	 'sobel_stage'.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.1.tmp.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (edge_detect.cpp:101:9) to (edge_detect.cpp:100:9) in function 'sobel_stage'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (edge_detect.cpp:26:9) to (edge_detect.cpp:25:9) in function 'gauss_stage'... converting 3 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'sobel_stage' (edge_detect.cpp:91:5)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'gauss_stage' (edge_detect.cpp:16:5)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 309.203 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.2.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'Row_Loop_S'(edge_detect.cpp:98:5) and 'Col_Loop_S'(edge_detect.cpp:100:9) in function 'sobel_stage' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'Row_Loop_G'(edge_detect.cpp:23:5) and 'Col_Loop_G'(edge_detect.cpp:25:9) in function 'gauss_stage' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop_S' (edge_detect.cpp:98:5) in function 'sobel_stage'.
INFO: [XFORM 203-541] Flattening a loop nest 'Row_Loop_G' (edge_detect.cpp:23:5) in function 'gauss_stage'.
Execute             auto_get_db
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.09 seconds; current allocated memory: 349.453 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.22 sec.
Command       elaborate done; 27.9 sec.
Execute       ap_eval exec zip -j /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": no such file or directory
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'edge_detect' ...
Execute         ap_set_top_model edge_detect 
Execute         get_model_list edge_detect -filter all-wo-channel -topdown 
Execute         preproc_iomode -model edge_detect 
Execute         preproc_iomode -model sobel_stage 
Execute         preproc_iomode -model sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S 
Execute         preproc_iomode -model gauss_stage 
Execute         preproc_iomode -model gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G 
Execute         preproc_iomode -model entry_proc 
Execute         get_model_list edge_detect -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G gauss_stage sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S sobel_stage edge_detect
INFO-FLOW: Configuring Module : entry_proc ...
Execute         set_default_model entry_proc 
Execute         apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G ...
Execute         set_default_model gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G 
Execute         apply_spec_resource_limit gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G 
INFO-FLOW: Configuring Module : gauss_stage ...
Execute         set_default_model gauss_stage 
Execute         apply_spec_resource_limit gauss_stage 
INFO-FLOW: Configuring Module : sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S ...
Execute         set_default_model sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S 
Execute         apply_spec_resource_limit sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S 
INFO-FLOW: Configuring Module : sobel_stage ...
Execute         set_default_model sobel_stage 
Execute         apply_spec_resource_limit sobel_stage 
INFO-FLOW: Configuring Module : edge_detect ...
Execute         set_default_model edge_detect 
Execute         apply_spec_resource_limit edge_detect 
INFO-FLOW: Model list for preprocess: entry_proc gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G gauss_stage sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S sobel_stage edge_detect
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute         set_default_model entry_proc 
Execute         cdfg_preprocess -model entry_proc 
Execute         rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G ...
Execute         set_default_model gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G 
Execute         cdfg_preprocess -model gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G 
Execute         rtl_gen_preprocess gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G 
INFO-FLOW: Preprocessing Module: gauss_stage ...
Execute         set_default_model gauss_stage 
Execute         cdfg_preprocess -model gauss_stage 
Execute         rtl_gen_preprocess gauss_stage 
INFO-FLOW: Preprocessing Module: sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S ...
Execute         set_default_model sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S 
Execute         cdfg_preprocess -model sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S 
Execute         rtl_gen_preprocess sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S 
INFO-FLOW: Preprocessing Module: sobel_stage ...
Execute         set_default_model sobel_stage 
Execute         cdfg_preprocess -model sobel_stage 
Execute         rtl_gen_preprocess sobel_stage 
INFO-FLOW: Preprocessing Module: edge_detect ...
Execute         set_default_model edge_detect 
Execute         cdfg_preprocess -model edge_detect 
Execute         rtl_gen_preprocess edge_detect 
INFO-FLOW: Model list for synthesis: entry_proc gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G gauss_stage sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S sobel_stage edge_detect
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model entry_proc 
Execute         schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.05 seconds; current allocated memory: 349.688 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute         set_default_model entry_proc 
Execute         bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 349.777 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G 
Execute         schedule -model gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_G_Col_Loop_G'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'Row_Loop_G_Col_Loop_G'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 352.145 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G.sched.adb -f 
INFO-FLOW: Finish scheduling gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G.
Execute         set_default_model gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G 
Execute         bind -model gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 352.145 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G.bind.adb -f 
INFO-FLOW: Finish binding gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gauss_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model gauss_stage 
Execute         schedule -model gauss_stage 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 352.145 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage.sched.adb -f 
INFO-FLOW: Finish scheduling gauss_stage.
Execute         set_default_model gauss_stage 
Execute         bind -model gauss_stage 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 352.145 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage.bind.adb -f 
INFO-FLOW: Finish binding gauss_stage.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S 
Execute         schedule -model sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Row_Loop_S_Col_Loop_S'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'Row_Loop_S_Col_Loop_S'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 353.586 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S.sched.adb -f 
INFO-FLOW: Finish scheduling sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S.
Execute         set_default_model sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S 
Execute         bind -model sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 353.586 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S.bind.adb -f 
INFO-FLOW: Finish binding sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sobel_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model sobel_stage 
Execute         schedule -model sobel_stage 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 353.586 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage.sched.adb -f 
INFO-FLOW: Finish scheduling sobel_stage.
Execute         set_default_model sobel_stage 
Execute         bind -model sobel_stage 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 353.586 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage.bind.adb -f 
INFO-FLOW: Finish binding sobel_stage.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model edge_detect 
Execute         schedule -model edge_detect 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 353.586 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.sched.adb -f 
INFO-FLOW: Finish scheduling edge_detect.
Execute         set_default_model edge_detect 
Execute         bind -model edge_detect 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 353.586 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.bind.adb -f 
INFO-FLOW: Finish binding edge_detect.
Execute         get_model_list edge_detect -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess entry_proc 
Execute         rtl_gen_preprocess gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G 
Execute         rtl_gen_preprocess gauss_stage 
Execute         rtl_gen_preprocess sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S 
Execute         rtl_gen_preprocess sobel_stage 
Execute         rtl_gen_preprocess edge_detect 
INFO-FLOW: Model list for RTL generation: entry_proc gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G gauss_stage sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S sobel_stage edge_detect
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model entry_proc -top_prefix edge_detect_ -sub_prefix edge_detect_ -mg_file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 353.586 MB.
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute         gen_rtl entry_proc -style xilinx -f -lang vhdl -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/vhdl/edge_detect_entry_proc 
Execute         gen_rtl entry_proc -style xilinx -f -lang vlog -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/verilog/edge_detect_entry_proc 
Execute         syn_report -csynth -model entry_proc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/entry_proc_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model entry_proc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/entry_proc_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model entry_proc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model entry_proc -f -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/entry_proc.adb 
Execute         db_write -model entry_proc -bindview -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info entry_proc -p /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G -top_prefix edge_detect_ -sub_prefix edge_detect_ -mg_file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_RAM_AUTO_1R1W' to 'gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_3_RAM_AUTO_1R1W' to 'gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_4_RAM_AUTO_1R1W' to 'gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strdEe' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G' pipeline 'Row_Loop_G_Col_Loop_G' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G'.
INFO: [RTMG 210-278] Implementing memory 'edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strbkb' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strdEe' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 354.277 MB.
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute         gen_rtl gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G -style xilinx -f -lang vhdl -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/vhdl/edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G 
Execute         gen_rtl gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G -style xilinx -f -lang vlog -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/verilog/edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G 
Execute         syn_report -csynth -model gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G -f -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G.adb 
Execute         db_write -model gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G -bindview -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G -p /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gauss_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model gauss_stage -top_prefix edge_detect_ -sub_prefix edge_detect_ -mg_file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gauss_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 356.680 MB.
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute         gen_rtl gauss_stage -style xilinx -f -lang vhdl -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/vhdl/edge_detect_gauss_stage 
Execute         gen_rtl gauss_stage -style xilinx -f -lang vlog -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/verilog/edge_detect_gauss_stage 
Execute         syn_report -csynth -model gauss_stage -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/gauss_stage_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model gauss_stage -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/gauss_stage_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model gauss_stage -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model gauss_stage -f -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage.adb 
Execute         db_write -model gauss_stage -bindview -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info gauss_stage -p /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S -top_prefix edge_detect_ -sub_prefix edge_detect_ -mg_file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S_sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_RAM_AUTO_1R1W' to 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S_sobel_stage_stream_stream_ap_uint_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S_sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_RAM_AUTO_1R1W' to 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S_sobel_stage_stream_stream_ap_uint_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S_sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_RAM_AUTO_1R1W' to 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S_sobel_stage_stream_stream_ap_uint_g8j' due to the length limit 80
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S' pipeline 'Row_Loop_S_Col_Loop_S' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 358.016 MB.
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute         gen_rtl sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S -style xilinx -f -lang vhdl -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/vhdl/edge_detect_sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S 
Execute         gen_rtl sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S -style xilinx -f -lang vlog -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/verilog/edge_detect_sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S 
Execute         syn_report -csynth -model sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S -f -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S.adb 
Execute         db_write -model sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S -bindview -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S -p /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sobel_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model sobel_stage -top_prefix edge_detect_ -sub_prefix edge_detect_ -mg_file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_32ns_32ns_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'sobel_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 360.816 MB.
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute         gen_rtl sobel_stage -style xilinx -f -lang vhdl -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/vhdl/edge_detect_sobel_stage 
Execute         gen_rtl sobel_stage -style xilinx -f -lang vlog -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/verilog/edge_detect_sobel_stage 
Execute         syn_report -csynth -model sobel_stage -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/sobel_stage_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model sobel_stage -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/sobel_stage_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model sobel_stage -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model sobel_stage -f -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage.adb 
Execute         db_write -model sobel_stage -bindview -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info sobel_stage -p /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model edge_detect -top_prefix  -sub_prefix edge_detect_ -mg_file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/in_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/out_stream' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/low_thresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/high_thresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'edge_detect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows', 'cols', 'low_thresh', 'high_thresh' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect'.
INFO: [RTMG 210-285] Implementing FIFO 'low_thresh_c_U(edge_detect_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'high_thresh_c_U(edge_detect_fifo_w32_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'rows_c_U(edge_detect_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'cols_c_U(edge_detect_fifo_w32_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'gauss_stream_U(edge_detect_fifo_w8_d64_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_sobel_stage_U0_U(edge_detect_start_for_sobel_stage_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 361.922 MB.
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute         gen_rtl edge_detect -istop -style xilinx -f -lang vhdl -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/vhdl/edge_detect 
Execute         gen_rtl edge_detect -istop -style xilinx -f -lang vlog -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/verilog/edge_detect 
Execute         syn_report -csynth -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model edge_detect -f -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.adb 
Execute         db_write -model edge_detect -bindview -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info edge_detect -p /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect 
Execute         export_constraint_db -f -tool general -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.constraint.tcl 
Execute         syn_report -designview -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.design.xml 
Execute         syn_report -csynthDesign -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth.rpt -MHOut /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -wcfg -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.protoinst 
Execute         sc_get_clocks edge_detect 
Execute         sc_get_portdomain edge_detect 
INFO-FLOW: Model list for RTL component generation: entry_proc gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G gauss_stage sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S sobel_stage edge_detect
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G] ... 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G.compgen.tcl 
INFO-FLOW: Found component edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strbkb.
INFO-FLOW: Append model edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strbkb
INFO-FLOW: Found component edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strdEe.
INFO-FLOW: Append model edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strdEe
INFO-FLOW: Found component edge_detect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [gauss_stage] ... 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage.compgen.tcl 
INFO-FLOW: Found component edge_detect_mul_32ns_32ns_64_1_1.
INFO-FLOW: Append model edge_detect_mul_32ns_32ns_64_1_1
INFO-FLOW: Found component edge_detect_regslice_both.
INFO-FLOW: Append model edge_detect_regslice_both
INFO-FLOW: Handling components in module [sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S] ... 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S.compgen.tcl 
INFO-FLOW: Found component edge_detect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [sobel_stage] ... 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage.compgen.tcl 
INFO-FLOW: Found component edge_detect_regslice_both.
INFO-FLOW: Append model edge_detect_regslice_both
INFO-FLOW: Handling components in module [edge_detect] ... 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.tcl 
INFO-FLOW: Found component edge_detect_fifo_w32_d3_S.
INFO-FLOW: Append model edge_detect_fifo_w32_d3_S
INFO-FLOW: Found component edge_detect_fifo_w32_d3_S.
INFO-FLOW: Append model edge_detect_fifo_w32_d3_S
INFO-FLOW: Found component edge_detect_fifo_w32_d2_S.
INFO-FLOW: Append model edge_detect_fifo_w32_d2_S
INFO-FLOW: Found component edge_detect_fifo_w32_d2_S.
INFO-FLOW: Append model edge_detect_fifo_w32_d2_S
INFO-FLOW: Found component edge_detect_fifo_w8_d64_S.
INFO-FLOW: Append model edge_detect_fifo_w8_d64_S
INFO-FLOW: Found component edge_detect_start_for_sobel_stage_U0.
INFO-FLOW: Append model edge_detect_start_for_sobel_stage_U0
INFO-FLOW: Found component edge_detect_control_s_axi.
INFO-FLOW: Append model edge_detect_control_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G
INFO-FLOW: Append model gauss_stage
INFO-FLOW: Append model sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S
INFO-FLOW: Append model sobel_stage
INFO-FLOW: Append model edge_detect
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strbkb edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strdEe edge_detect_flow_control_loop_pipe_sequential_init edge_detect_mul_32ns_32ns_64_1_1 edge_detect_regslice_both edge_detect_flow_control_loop_pipe_sequential_init edge_detect_regslice_both edge_detect_fifo_w32_d3_S edge_detect_fifo_w32_d3_S edge_detect_fifo_w32_d2_S edge_detect_fifo_w32_d2_S edge_detect_fifo_w8_d64_S edge_detect_start_for_sobel_stage_U0 edge_detect_control_s_axi entry_proc gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G gauss_stage sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S sobel_stage edge_detect
INFO-FLOW: Generating /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strbkb
INFO-FLOW: To file: write model edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strdEe
INFO-FLOW: To file: write model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edge_detect_mul_32ns_32ns_64_1_1
INFO-FLOW: To file: write model edge_detect_regslice_both
INFO-FLOW: To file: write model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edge_detect_regslice_both
INFO-FLOW: To file: write model edge_detect_fifo_w32_d3_S
INFO-FLOW: To file: write model edge_detect_fifo_w32_d3_S
INFO-FLOW: To file: write model edge_detect_fifo_w32_d2_S
INFO-FLOW: To file: write model edge_detect_fifo_w32_d2_S
INFO-FLOW: To file: write model edge_detect_fifo_w8_d64_S
INFO-FLOW: To file: write model edge_detect_start_for_sobel_stage_U0
INFO-FLOW: To file: write model edge_detect_control_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G
INFO-FLOW: To file: write model gauss_stage
INFO-FLOW: To file: write model sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S
INFO-FLOW: To file: write model sobel_stage
INFO-FLOW: To file: write model edge_detect
INFO-FLOW: Generating /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/vhdl' dstVlogDir='/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/vlog' tclDir='/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db' modelList='edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strbkb
edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strdEe
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_mul_32ns_32ns_64_1_1
edge_detect_regslice_both
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_regslice_both
edge_detect_fifo_w32_d3_S
edge_detect_fifo_w32_d3_S
edge_detect_fifo_w32_d2_S
edge_detect_fifo_w32_d2_S
edge_detect_fifo_w8_d64_S
edge_detect_start_for_sobel_stage_U0
edge_detect_control_s_axi
entry_proc
gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G
gauss_stage
sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S
sobel_stage
edge_detect
' expOnly='0'
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G.compgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage.compgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S.compgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage.compgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.tcl 
Execute           source ./control_r.slave.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 365.012 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='edge_detect_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strbkb
edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strdEe
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_mul_32ns_32ns_64_1_1
edge_detect_regslice_both
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_regslice_both
edge_detect_fifo_w32_d3_S
edge_detect_fifo_w32_d3_S
edge_detect_fifo_w32_d2_S
edge_detect_fifo_w32_d2_S
edge_detect_fifo_w8_d64_S
edge_detect_start_for_sobel_stage_U0
edge_detect_control_s_axi
entry_proc
gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G
gauss_stage
sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S
sobel_stage
edge_detect
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G.tbgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage.tbgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S.tbgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage.tbgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.constraint.tcl 
Execute         sc_get_clocks edge_detect 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST edge_detect MODULE2INSTS {edge_detect edge_detect entry_proc entry_proc_U0 gauss_stage gauss_stage_U0 gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G grp_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_fu_80 sobel_stage sobel_stage_U0 sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S grp_sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S_fu_74} INST2MODULE {edge_detect edge_detect entry_proc_U0 entry_proc gauss_stage_U0 gauss_stage grp_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_fu_80 gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G sobel_stage_U0 sobel_stage grp_sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S_fu_74 sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S} INSTDATA {edge_detect {DEPTH 1 CHILDREN {entry_proc_U0 gauss_stage_U0 sobel_stage_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} gauss_stage_U0 {DEPTH 2 CHILDREN grp_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_fu_80} grp_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_fu_80 {DEPTH 3 CHILDREN {}} sobel_stage_U0 {DEPTH 2 CHILDREN grp_sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S_fu_74} grp_sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S_fu_74 {DEPTH 3 CHILDREN {}}} MODULEDATA {gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_fu_292_p2 SOURCE edge_detect.cpp:23 VARIABLE add_ln23 LOOP Row_Loop_G_Col_Loop_G BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln23_1_fu_417_p2 SOURCE edge_detect.cpp:23 VARIABLE add_ln23_1 LOOP Row_Loop_G_Col_Loop_G BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_516_p2 SOURCE {} VARIABLE empty LOOP Row_Loop_G_Col_Loop_G BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_530_p2 SOURCE edge_detect.cpp:25 VARIABLE tmp LOOP Row_Loop_G_Col_Loop_G BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp41_i_fu_540_p2 SOURCE edge_detect.cpp:25 VARIABLE tmp41_i LOOP Row_Loop_G_Col_Loop_G BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_1_fu_546_p2 SOURCE edge_detect.cpp:63 VARIABLE add_ln63_1 LOOP Row_Loop_G_Col_Loop_G BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln63_2_fu_556_p2 SOURCE edge_detect.cpp:63 VARIABLE add_ln63_2 LOOP Row_Loop_G_Col_Loop_G BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum_fu_644_p2 SOURCE edge_detect.cpp:63 VARIABLE sum LOOP Row_Loop_G_Col_Loop_G BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_383_p2 SOURCE edge_detect.cpp:25 VARIABLE add_ln25 LOOP Row_Loop_G_Col_Loop_G BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_U SOURCE {} VARIABLE gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1920 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_3_U SOURCE {} VARIABLE gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1920 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_4_U SOURCE {} VARIABLE gauss_stage_stream_ap_uint_8_0_stream_ap_uint_8_0_int_int_linebuf_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1920 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 3 URAM 0}} gauss_stage {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U11 SOURCE {} VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 4 BRAM 3 URAM 0}} sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_fu_324_p2 SOURCE edge_detect.cpp:98 VARIABLE add_ln98 LOOP Row_Loop_S_Col_Loop_S BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln98_1_fu_353_p2 SOURCE edge_detect.cpp:98 VARIABLE add_ln98_1 LOOP Row_Loop_S_Col_Loop_S BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_fu_568_p2 SOURCE edge_detect.cpp:140 VARIABLE sub_ln140 LOOP Row_Loop_S_Col_Loop_S BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_1_fu_590_p2 SOURCE edge_detect.cpp:140 VARIABLE sub_ln140_1 LOOP Row_Loop_S_Col_Loop_S BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln140_2_fu_612_p2 SOURCE edge_detect.cpp:140 VARIABLE sub_ln140_2 LOOP Row_Loop_S_Col_Loop_S BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln140_1_fu_618_p2 SOURCE edge_detect.cpp:140 VARIABLE add_ln140_1 LOOP Row_Loop_S_Col_Loop_S BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln141_fu_624_p2 SOURCE edge_detect.cpp:141 VARIABLE sub_ln141 LOOP Row_Loop_S_Col_Loop_S BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_642_p2 SOURCE edge_detect.cpp:141 VARIABLE add_ln141 LOOP Row_Loop_S_Col_Loop_S BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln161_fu_710_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:161 VARIABLE sub_ln161 LOOP Row_Loop_S_Col_Loop_S BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln161_1_fu_746_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:161 VARIABLE sub_ln161_1 LOOP Row_Loop_S_Col_Loop_S BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME mag_fu_781_p2 SOURCE edge_detect.cpp:145 VARIABLE mag LOOP Row_Loop_S_Col_Loop_S BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_454_p2 SOURCE edge_detect.cpp:100 VARIABLE add_ln100 LOOP Row_Loop_S_Col_Loop_S BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2_U SOURCE {} VARIABLE sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1920 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1_U SOURCE {} VARIABLE sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1920 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf_U SOURCE {} VARIABLE sobel_stage_stream_stream_ap_uint_8_0_int_int_int_int_linebuf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 1920 1} STORAGEUSAGE ram_s2p DISPNAME {bind_storage ram_s2p}}} AREA {DSP 0 BRAM 3 URAM 0}} sobel_stage {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32ns_32ns_64_1_1_U26 SOURCE edge_detect.cpp:91 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 4 BRAM 3 URAM 0}} edge_detect {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME low_thresh_c_U SOURCE edge_detect.cpp:179 VARIABLE low_thresh_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME high_thresh_c_U SOURCE edge_detect.cpp:179 VARIABLE high_thresh_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME rows_c_U SOURCE edge_detect.cpp:179 VARIABLE rows_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME cols_c_U SOURCE edge_detect.cpp:179 VARIABLE cols_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME gauss_stream_U SOURCE {} VARIABLE gauss_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 64 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo}}} AREA {DSP 8 BRAM 6 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 370.844 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for edge_detect.
INFO: [VLOG 209-307] Generating Verilog RTL for edge_detect.
Execute         syn_report -model edge_detect -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 301.20 MHz
Command       autosyn done; 1.34 sec.
Command     csynth_design done; 29.33 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 21.86 seconds. CPU system time: 2.42 seconds. Elapsed time: 29.33 seconds; current allocated memory: 92.781 MB.
Execute     export_design -format xo -output edge_detect.xo 
INFO: [HLS 200-1510] Running: export_design -format xo -output edge_detect.xo 
Execute       config_export -format=xo -output=edge_detect.xo 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=edge_detect xml_exists=1
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to edge_detect
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/kernel.internal.xml top=edge_detect
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name edge_detect vlnv xilinx.com:hls:edge_detect:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=6
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=20 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strbkb
edge_detect_gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G_gauss_stage_stream_ap_uint_8_0_strdEe
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_mul_32ns_32ns_64_1_1
edge_detect_regslice_both
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_regslice_both
edge_detect_fifo_w32_d3_S
edge_detect_fifo_w32_d3_S
edge_detect_fifo_w32_d2_S
edge_detect_fifo_w32_d2_S
edge_detect_fifo_w8_d64_S
edge_detect_start_for_sobel_stage_U0
edge_detect_control_s_axi
entry_proc
gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G
gauss_stage
sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S
sobel_stage
edge_detect
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage_Pipeline_Row_Loop_G_Col_Loop_G.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/gauss_stage.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage_Pipeline_Row_Loop_S_Col_Loop_S.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/sobel_stage.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.constraint.tcl 
Execute       sc_get_clocks edge_detect 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to edge_detect
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=true is_sdsoc=true xo_file=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xo
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=edge_detect
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.constraint.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s edge_detect.xo 
INFO: [HLS 200-802] Generated output file edge_detect.xo
Command     export_design done; 29.84 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 13.77 seconds. CPU system time: 1.95 seconds. Elapsed time: 29.84 seconds; current allocated memory: 5.957 MB.
Execute     cleanup_all 
INFO-FLOW: Workspace /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1 opened at Wed Nov 19 13:54:33 MST 2025
Execute       ap_set_clock -name default -period 5 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
Execute       set_part xcu280-fsvh2892-2L-e 
Execute         create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /share/Xilinx/Vitis_HLS/2023.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /share/Xilinx/Vivado/2023.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command         create_platform done; 1.8 sec.
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 1.92 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       send_msg_by_id INFO @200-1464@%s config_export -format=xo 
INFO: [HLS 200-1464] Running solution command: config_export -format=xo
Execute       config_export -format=xo 
Execute       send_msg_by_id INFO @200-1464@%s config_export -output=edge_detect.xo 
INFO: [HLS 200-1464] Running solution command: config_export -output=edge_detect.xo
Execute       config_export -output=edge_detect.xo 
Command     open_solution done; 2 sec.
Execute     set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
Command       create_platform done; 0.24 sec.
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.34 sec.
Execute     create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 278.500 MB.
Execute         set_directive_top edge_detect -name=edge_detect 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'edge_detect.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling edge_detect.cpp as C++
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang edge_detect.cpp -foptimization-record-file=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /share/Xilinx/Vitis_HLS/2023.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -insert-hls-directive=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -hls-platform-db-name=/share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.cpp.clang.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.6 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -hls-platform-db-name=/share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/clang.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/.systemc_flag -fix-errors /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.59 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp std=gnu++14 -target fpga  -directive=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/all.directive.json -fix-errors /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.87 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang-tidy.loop-label.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source /share/Xilinx/Vitis_HLS/2023.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 5.43 sec.
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=5 -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot -I /share/Xilinx/Vitis_HLS/2023.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.bc -hls-platform-db-name=/share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 17.82 seconds. CPU system time: 1.59 seconds. Elapsed time: 20.05 seconds; current allocated memory: 283.055 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc -args  "/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.g.bc"  
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.g.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsm_39.bc /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libhlsmc++_39.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command         run_link_or_opt done; 1.5 sec.
Execute         run_link_or_opt -opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=edge_detect -reflow-float-conversion 
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=edge_detect -reflow-float-conversion -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.66 sec.
Execute         run_link_or_opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /share/Xilinx/Vitis_HLS/2023.2/lnx64/lib/libfloatconversion_39.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=edge_detect 
INFO-FLOW: run_clang exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: /share/Xilinx/Vitis_HLS/2023.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=edge_detect -mllvm -hls-db-dir -mllvm /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=5 -x ir /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e 2> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 869 Compile/Link /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 869 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 256 Unroll/Inline (step 1) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 256 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 192 Unroll/Inline (step 2) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 192 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 202 Unroll/Inline (step 3) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 202 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 182 Unroll/Inline (step 4) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 182 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 152 Array/Struct (step 1) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 152 Array/Struct (step 2) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 152 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 156 Array/Struct (step 3) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 156 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 160 Array/Struct (step 4) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 160 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 171 Array/Struct (step 5) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 171 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 150 Performance (step 1) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 150 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 189 Performance (step 2) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 189 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 595 Performance (step 3) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 595 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 462 Performance (step 4) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 462 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 482 HW Transforms (step 1) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 482 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
Execute         send_msg_by_id INFO @200-1995@%s%s%s 487 HW Transforms (step 2) /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 487 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-178] Inlining function 'ap_int<32> fabs_fixed<32>(ap_int<32>)' into 'hls::abs(int)' (/wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/src/c++/absint.cpp:17:0)
INFO: [HLS 214-178] Inlining function 'hls::abs(int)' into 'edge_detect(ap_uint<8> (*) [960], ap_uint<8> (*) [960], int, int, int, int)' (edge_detect.cpp:11:0)
INFO: [HLS 214-241] Aggregating maxi variable 'out_img' with compact=none mode in 8-bits
INFO: [HLS 214-241] Aggregating maxi variable 'in_img' with compact=none mode in 8-bits
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_28_1> at edge_detect.cpp:28:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_42_4> at edge_detect.cpp:42:26 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_58_7> at edge_detect.cpp:58:26 
INFO: [HLS 214-291] Loop 'VITIS_LOOP_44_5' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:44:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_45_6' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:45:34)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_30_2' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:30:30)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_31_3' is marked as complete unroll implied by the pipeline pragma (edge_detect.cpp:31:34)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_44_5' (edge_detect.cpp:44:30) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_45_6' (edge_detect.cpp:45:34) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_30_2' (edge_detect.cpp:30:30) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_31_3' (edge_detect.cpp:31:34) in function 'edge_detect' completely with a factor of 3 (edge_detect.cpp:11:0)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=1' for array 'blur' due to pipeline pragma (edge_detect.cpp:22:6)
INFO: [HLS 214-270] Inferring pragma 'array_partition type=cyclic factor=3 dim=2' for array 'blur' due to pipeline pragma (edge_detect.cpp:22:6)
INFO: [HLS 214-248] Applying array_partition to 'blur': Cyclic partitioning with factor 3 on dimension 1. Cyclic partitioning with factor 3 on dimension 2. (edge_detect.cpp:22:6)
INFO: [HLS 214-115] Multiple burst reads of length 3 and bit width 8 has been inferred on bundle 'gmem'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (edge_detect.cpp:31:34)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/../../../kernel.xml -> /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.65 seconds. CPU system time: 0.62 seconds. Elapsed time: 7.54 seconds; current allocated memory: 284.000 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 284.000 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top edge_detect -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.0.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 285.070 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.1.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.2.prechk.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 286.051 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.g.1.bc to /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.1.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.1.tmp.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'edge_detect' (edge_detect.cpp:4:26)...17 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.15 seconds; current allocated memory: 310.453 MB.
INFO-FLOW: Building ssdm...
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.2.bc -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'gauss_loop'(edge_detect.cpp:27:5) and 'VITIS_LOOP_28_1'(edge_detect.cpp:28:26) in function 'edge_detect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'sobel_loop'(edge_detect.cpp:41:5) and 'VITIS_LOOP_42_4'(edge_detect.cpp:42:26) in function 'edge_detect' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'thresh_loop'(edge_detect.cpp:57:5) and 'VITIS_LOOP_58_7'(edge_detect.cpp:58:26) in function 'edge_detect' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'gauss_loop' (edge_detect.cpp:27:5) in function 'edge_detect'.
INFO: [XFORM 203-541] Flattening a loop nest 'sobel_loop' (edge_detect.cpp:41:5) in function 'edge_detect'.
INFO: [XFORM 203-541] Flattening a loop nest 'thresh_loop' (edge_detect.cpp:57:5) in function 'edge_detect'.
Execute             auto_get_db
Command           transform done; 0.12 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 334.453 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 0.34 sec.
Command       elaborate done; 27.93 sec.
Execute       ap_eval exec zip -j /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; error code: 1; 
INFO-FLOW: exec zip -j /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app
INFO-FLOW: couldn't execute "zip": no such file or directory
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'edge_detect' ...
Execute         ap_set_top_model edge_detect 
Execute         get_model_list edge_detect -filter all-wo-channel -topdown 
Execute         preproc_iomode -model edge_detect 
Execute         preproc_iomode -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         preproc_iomode -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         preproc_iomode -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         get_model_list edge_detect -filter all-wo-channel 
INFO-FLOW: Model list for configure: edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 edge_detect
INFO-FLOW: Configuring Module : edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 ...
Execute         set_default_model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         apply_spec_resource_limit edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
INFO-FLOW: Configuring Module : edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 ...
Execute         set_default_model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         apply_spec_resource_limit edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
INFO-FLOW: Configuring Module : edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 ...
Execute         set_default_model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         apply_spec_resource_limit edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
INFO-FLOW: Configuring Module : edge_detect ...
Execute         set_default_model edge_detect 
Execute         apply_spec_resource_limit edge_detect 
INFO-FLOW: Model list for preprocess: edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 edge_detect
INFO-FLOW: Preprocessing Module: edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 ...
Execute         set_default_model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         cdfg_preprocess -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
INFO-FLOW: Preprocessing Module: edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 ...
Execute         set_default_model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         cdfg_preprocess -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         rtl_gen_preprocess edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
INFO-FLOW: Preprocessing Module: edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 ...
Execute         set_default_model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         cdfg_preprocess -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         rtl_gen_preprocess edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
INFO-FLOW: Preprocessing Module: edge_detect ...
Execute         set_default_model edge_detect 
Execute         cdfg_preprocess -model edge_detect 
Execute         rtl_gen_preprocess edge_detect 
INFO-FLOW: Model list for synthesis: edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 edge_detect
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         schedule -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'gauss_loop_VITIS_LOOP_28_1'.
WARNING: [HLS 200-880] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) and bus read operation ('sum', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32).
WARNING: [HLS 200-880] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between bus read operation ('gmem_addr_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) and bus read operation ('sum', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32).
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_1_read', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_1_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_2_read_1', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' (loop 'gauss_loop_VITIS_LOOP_28_1'): Unable to schedule bus read operation ('gmem_addr_2_read_2', edge_detect.cpp:32) on port 'gmem' (edge_detect.cpp:32) due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Discarding stage scheduling solution.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 37, loop 'gauss_loop_VITIS_LOOP_28_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.22 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 335.656 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.sched.adb -f 
INFO-FLOW: Finish scheduling edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.
Execute         set_default_model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         bind -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 335.656 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.bind.adb -f 
INFO-FLOW: Finish binding edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         schedule -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'sobel_loop_VITIS_LOOP_42_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 39, loop 'sobel_loop_VITIS_LOOP_42_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.27 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 338.520 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.sched.adb -f 
INFO-FLOW: Finish scheduling edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.
Execute         set_default_model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         bind -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 338.520 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.bind.adb -f 
INFO-FLOW: Finish binding edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         schedule -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'thresh_loop_VITIS_LOOP_58_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'thresh_loop_VITIS_LOOP_58_7'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 338.520 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.sched.adb -f 
INFO-FLOW: Finish scheduling edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.
Execute         set_default_model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         bind -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 338.520 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.bind.adb -f 
INFO-FLOW: Finish binding edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'edge_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model edge_detect 
Execute         schedule -model edge_detect 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 338.520 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.verbose.sched.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.sched.adb -f 
INFO-FLOW: Finish scheduling edge_detect.
Execute         set_default_model edge_detect 
Execute         bind -model edge_detect 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 338.520 MB.
Execute         syn_report -verbosereport -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.verbose.bind.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.bind.adb -f 
INFO-FLOW: Finish binding edge_detect.
Execute         get_model_list edge_detect -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         rtl_gen_preprocess edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         rtl_gen_preprocess edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         rtl_gen_preprocess edge_detect 
INFO-FLOW: Model list for RTL generation: edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 edge_detect
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -top_prefix edge_detect_ -sub_prefix edge_detect_ -mg_file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1' pipeline 'gauss_loop_VITIS_LOOP_28_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_31ns_3ns_2_35_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 339.359 MB.
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute         gen_rtl edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -style xilinx -f -lang vhdl -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/vhdl/edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         gen_rtl edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -style xilinx -f -lang vlog -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/verilog/edge_detect_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
Execute         syn_report -csynth -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -f -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.adb 
Execute         db_write -model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -bindview -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 -p /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -top_prefix edge_detect_ -sub_prefix edge_detect_ -mg_file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4' pipeline 'sobel_loop_VITIS_LOOP_42_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_33ns_63_1_1': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_7_2_8_1_1': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_31ns_3ns_2_35_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.16 seconds; current allocated memory: 344.875 MB.
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute         gen_rtl edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -style xilinx -f -lang vhdl -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/vhdl/edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         gen_rtl edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -style xilinx -f -lang vlog -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/verilog/edge_detect_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
Execute         syn_report -csynth -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -f -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.adb 
Execute         db_write -model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -bindview -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 -p /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -top_prefix edge_detect_ -sub_prefix edge_detect_ -mg_file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7' pipeline 'thresh_loop_VITIS_LOOP_58_7' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 351.652 MB.
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute         gen_rtl edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -style xilinx -f -lang vhdl -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/vhdl/edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         gen_rtl edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -style xilinx -f -lang vlog -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/verilog/edge_detect_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
Execute         syn_report -csynth -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -f -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.adb 
Execute         db_write -model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -bindview -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 -p /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'edge_detect' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model edge_detect -top_prefix  -sub_prefix edge_detect_ -mg_file /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/in_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/out_img' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/rows' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/cols' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/low_thresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'edge_detect/high_thresh' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'edge_detect' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'rows', 'cols', 'low_thresh', 'high_thresh' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'in_img' and 'out_img' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_32ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'edge_detect'.
INFO: [RTMG 210-278] Implementing memory 'edge_detect_blur_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'edge_detect_grad_mag_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 353.656 MB.
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute         gen_rtl edge_detect -istop -style xilinx -f -lang vhdl -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/vhdl/edge_detect 
Execute         gen_rtl edge_detect -istop -style xilinx -f -lang vlog -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/verilog/edge_detect 
Execute         syn_report -csynth -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_csynth.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -rtlxml -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/edge_detect_csynth.xml 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -verbosereport -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.verbose.rpt 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         db_write -model edge_detect -f -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.adb 
Execute         db_write -model edge_detect -bindview -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info edge_detect -p /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect 
Execute         export_constraint_db -f -tool general -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.constraint.tcl 
Execute         syn_report -designview -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.design.xml 
Execute         syn_report -csynthDesign -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth.rpt -MHOut /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcu280-fsvh2892-2L-e 
Execute             ap_family_info -name xcu280-fsvh2892-2L-e -data names 
Execute             ap_part_info -quiet -name xcu280-fsvh2892-2L-e -data family 
Execute         syn_report -wcfg -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model edge_detect -o /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.protoinst 
Execute         sc_get_clocks edge_detect 
Execute         sc_get_portdomain edge_detect 
INFO-FLOW: Model list for RTL component generation: edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 edge_detect
INFO-FLOW: Handling components in module [edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1] ... 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.compgen.tcl 
INFO-FLOW: Found component edge_detect_mul_31ns_33ns_63_1_1.
INFO-FLOW: Append model edge_detect_mul_31ns_33ns_63_1_1
INFO-FLOW: Found component edge_detect_urem_31ns_3ns_2_35_1.
INFO-FLOW: Append model edge_detect_urem_31ns_3ns_2_35_1
INFO-FLOW: Found component edge_detect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4] ... 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.compgen.tcl 
INFO-FLOW: Found component edge_detect_sparsemux_7_2_8_1_1.
INFO-FLOW: Append model edge_detect_sparsemux_7_2_8_1_1
INFO-FLOW: Found component edge_detect_sparsemux_7_2_8_1_1.
INFO-FLOW: Append model edge_detect_sparsemux_7_2_8_1_1
INFO-FLOW: Found component edge_detect_sparsemux_7_2_8_1_1.
INFO-FLOW: Append model edge_detect_sparsemux_7_2_8_1_1
INFO-FLOW: Found component edge_detect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7] ... 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.compgen.tcl 
INFO-FLOW: Found component edge_detect_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [edge_detect] ... 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.tcl 
INFO-FLOW: Found component edge_detect_mul_31ns_32ns_63_1_1.
INFO-FLOW: Append model edge_detect_mul_31ns_32ns_63_1_1
INFO-FLOW: Found component edge_detect_blur_RAM_AUTO_1R1W.
INFO-FLOW: Append model edge_detect_blur_RAM_AUTO_1R1W
INFO-FLOW: Found component edge_detect_grad_mag_RAM_AUTO_1R1W.
INFO-FLOW: Append model edge_detect_grad_mag_RAM_AUTO_1R1W
INFO-FLOW: Found component edge_detect_gmem_m_axi.
INFO-FLOW: Append model edge_detect_gmem_m_axi
INFO-FLOW: Found component edge_detect_control_s_axi.
INFO-FLOW: Append model edge_detect_control_s_axi
INFO-FLOW: Found component edge_detect_control_r_s_axi.
INFO-FLOW: Append model edge_detect_control_r_s_axi
INFO-FLOW: Append model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1
INFO-FLOW: Append model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4
INFO-FLOW: Append model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7
INFO-FLOW: Append model edge_detect
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: edge_detect_mul_31ns_33ns_63_1_1 edge_detect_urem_31ns_3ns_2_35_1 edge_detect_flow_control_loop_pipe_sequential_init edge_detect_sparsemux_7_2_8_1_1 edge_detect_sparsemux_7_2_8_1_1 edge_detect_sparsemux_7_2_8_1_1 edge_detect_flow_control_loop_pipe_sequential_init edge_detect_flow_control_loop_pipe_sequential_init edge_detect_mul_31ns_32ns_63_1_1 edge_detect_blur_RAM_AUTO_1R1W edge_detect_grad_mag_RAM_AUTO_1R1W edge_detect_gmem_m_axi edge_detect_control_s_axi edge_detect_control_r_s_axi edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 edge_detect
INFO-FLOW: Generating /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model edge_detect_mul_31ns_33ns_63_1_1
INFO-FLOW: To file: write model edge_detect_urem_31ns_3ns_2_35_1
INFO-FLOW: To file: write model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edge_detect_sparsemux_7_2_8_1_1
INFO-FLOW: To file: write model edge_detect_sparsemux_7_2_8_1_1
INFO-FLOW: To file: write model edge_detect_sparsemux_7_2_8_1_1
INFO-FLOW: To file: write model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edge_detect_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model edge_detect_mul_31ns_32ns_63_1_1
INFO-FLOW: To file: write model edge_detect_blur_RAM_AUTO_1R1W
INFO-FLOW: To file: write model edge_detect_grad_mag_RAM_AUTO_1R1W
INFO-FLOW: To file: write model edge_detect_gmem_m_axi
INFO-FLOW: To file: write model edge_detect_control_s_axi
INFO-FLOW: To file: write model edge_detect_control_r_s_axi
INFO-FLOW: To file: write model edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1
INFO-FLOW: To file: write model edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4
INFO-FLOW: To file: write model edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7
INFO-FLOW: To file: write model edge_detect
INFO-FLOW: Generating /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=5.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/vhdl' dstVlogDir='/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/vlog' tclDir='/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db' modelList='edge_detect_mul_31ns_33ns_63_1_1
edge_detect_urem_31ns_3ns_2_35_1
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_sparsemux_7_2_8_1_1
edge_detect_sparsemux_7_2_8_1_1
edge_detect_sparsemux_7_2_8_1_1
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_mul_31ns_32ns_63_1_1
edge_detect_blur_RAM_AUTO_1R1W
edge_detect_grad_mag_RAM_AUTO_1R1W
edge_detect_gmem_m_axi
edge_detect_control_s_axi
edge_detect_control_r_s_axi
edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1
edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4
edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7
edge_detect
' expOnly='0'
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.compgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.compgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.compgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.tcl 
Execute           source ./control_r.slave.tcl 
Execute           source ./control.slave.tcl 
Execute           source ./control_r.slave.tcl 
Execute           source ./control.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.25 seconds; current allocated memory: 357.543 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='edge_detect_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='edge_detect_mul_31ns_33ns_63_1_1
edge_detect_urem_31ns_3ns_2_35_1
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_sparsemux_7_2_8_1_1
edge_detect_sparsemux_7_2_8_1_1
edge_detect_sparsemux_7_2_8_1_1
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_mul_31ns_32ns_63_1_1
edge_detect_blur_RAM_AUTO_1R1W
edge_detect_grad_mag_RAM_AUTO_1R1W
edge_detect_gmem_m_axi
edge_detect_control_s_axi
edge_detect_control_r_s_axi
edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1
edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4
edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7
edge_detect
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/top-io-be.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.tbgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.tbgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.tbgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute         ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.constraint.tcl 
Execute         sc_get_clocks edge_detect 
Execute         source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_r_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control_r DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} report_dict {TOPINST edge_detect MODULE2INSTS {edge_detect edge_detect edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190} INST2MODULE {edge_detect edge_detect grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156 edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174 edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190 edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7} INSTDATA {edge_detect {DEPTH 1 CHILDREN {grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156 grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174 grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190}} grp_edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1_fu_156 {DEPTH 2 CHILDREN {}} grp_edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4_fu_174 {DEPTH 2 CHILDREN {}} grp_edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7_fu_190 {DEPTH 2 CHILDREN {}}} MODULEDATA {edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_3_fu_375_p2 SOURCE edge_detect.cpp:27 VARIABLE add_ln27_3 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_1_fu_390_p2 SOURCE edge_detect.cpp:27 VARIABLE add_ln27_1 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_2_fu_396_p2 SOURCE edge_detect.cpp:27 VARIABLE add_ln27_2 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U1 SOURCE edge_detect.cpp:27 VARIABLE mul_ln27_1 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U1 SOURCE edge_detect.cpp:28 VARIABLE mul_ln28 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_fu_460_p2 SOURCE edge_detect.cpp:27 VARIABLE empty LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp1_fu_487_p2 SOURCE edge_detect.cpp:27 VARIABLE tmp1 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp2_fu_531_p2 SOURCE edge_detect.cpp:28 VARIABLE tmp2 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_25_fu_541_p2 SOURCE edge_detect.cpp:28 VARIABLE empty_25 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp4_fu_552_p2 SOURCE edge_detect.cpp:28 VARIABLE tmp4 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_27_fu_562_p2 SOURCE edge_detect.cpp:28 VARIABLE empty_27 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp8_fu_651_p2 SOURCE edge_detect.cpp:32 VARIABLE tmp8 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp9_fu_670_p2 SOURCE edge_detect.cpp:32 VARIABLE tmp9 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp41_fu_680_p2 SOURCE edge_detect.cpp:32 VARIABLE tmp41 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_698_p2 SOURCE edge_detect.cpp:32 VARIABLE add_ln32 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_2_fu_731_p2 SOURCE edge_detect.cpp:32 VARIABLE add_ln32_2 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_3_fu_741_p2 SOURCE edge_detect.cpp:32 VARIABLE add_ln32_3 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_fu_612_p2 SOURCE edge_detect.cpp:28 VARIABLE add_ln28 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln28_1_fu_617_p2 SOURCE edge_detect.cpp:28 VARIABLE add_ln28_1 LOOP gauss_loop_VITIS_LOOP_28_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 4 BRAM 0 URAM 0}} edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_1008_p2 SOURCE edge_detect.cpp:41 VARIABLE add_ln41 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_1_fu_1025_p2 SOURCE edge_detect.cpp:41 VARIABLE add_ln41_1 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_2_fu_1031_p2 SOURCE edge_detect.cpp:41 VARIABLE add_ln41_2 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U20 SOURCE edge_detect.cpp:41 VARIABLE mul_ln41 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_1_fu_1216_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_1 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln42_fu_1091_p2 SOURCE edge_detect.cpp:42 VARIABLE add_ln42 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U21 SOURCE edge_detect.cpp:42 VARIABLE mul_ln42 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_1192_p2 SOURCE edge_detect.cpp:41 VARIABLE empty LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U22 SOURCE edge_detect.cpp:46 VARIABLE mul_ln46 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_2_fu_1310_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_2 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_3_fu_1316_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_3 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_fu_1197_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U23 SOURCE edge_detect.cpp:46 VARIABLE mul_ln46_1 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_4_fu_1334_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_4 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_5_fu_1352_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_5 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U24 SOURCE edge_detect.cpp:46 VARIABLE mul_ln46_2 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_6_fu_1369_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_6 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_7_fu_1387_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_7 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_33ns_63_1_1_U19 SOURCE edge_detect.cpp:43 VARIABLE mul_ln43 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_8_fu_1162_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_8 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_9_fu_1404_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_9 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_10_fu_1421_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_10 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln46_11_fu_1438_p2 SOURCE edge_detect.cpp:46 VARIABLE add_ln46_11 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln47_fu_1631_p2 SOURCE edge_detect.cpp:47 VARIABLE sub_ln47 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME tmp65_fu_1637_p2 SOURCE edge_detect.cpp:46 VARIABLE tmp65 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_1655_p2 SOURCE edge_detect.cpp:47 VARIABLE add_ln47 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln48_fu_1673_p2 SOURCE edge_detect.cpp:48 VARIABLE sub_ln48 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln48_1_fu_1695_p2 SOURCE edge_detect.cpp:48 VARIABLE sub_ln48_1 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_1701_p2 SOURCE edge_detect.cpp:48 VARIABLE add_ln48 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln161_fu_1750_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:161 VARIABLE sub_ln161 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln161_1_fu_1786_p2 SOURCE /wrk/ci/prod/2023.2/hls_product/continuous/689/2023.2/src/shared/hls/clib/hlsmath/include/etc/hls_round_copysign_apfixed.h:161 VARIABLE sub_ln161_1 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grad_mag_d0 SOURCE edge_detect.cpp:51 VARIABLE add_ln51 LOOP sobel_loop_VITIS_LOOP_42_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 24 BRAM 0 URAM 0}} edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_1_fu_216_p2 SOURCE edge_detect.cpp:57 VARIABLE add_ln57_1 LOOP thresh_loop_VITIS_LOOP_58_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln57_fu_225_p2 SOURCE edge_detect.cpp:57 VARIABLE add_ln57 LOOP thresh_loop_VITIS_LOOP_58_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln59_fu_320_p2 SOURCE edge_detect.cpp:59 VARIABLE sub_ln59 LOOP thresh_loop_VITIS_LOOP_58_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln58_fu_341_p2 SOURCE edge_detect.cpp:58 VARIABLE add_ln58 LOOP thresh_loop_VITIS_LOOP_58_7 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} edge_detect {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_U SOURCE edge_detect.cpp:22 VARIABLE blur LOOP {} BUNDLEDNAME {} DSP 0 BRAM 28 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 57600 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_1_U SOURCE edge_detect.cpp:22 VARIABLE blur_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 28 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 57600 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_2_U SOURCE edge_detect.cpp:22 VARIABLE blur_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 28 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 57600 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_3_U SOURCE edge_detect.cpp:22 VARIABLE blur_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 28 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 57600 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_4_U SOURCE edge_detect.cpp:22 VARIABLE blur_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 28 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 57600 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_5_U SOURCE edge_detect.cpp:22 VARIABLE blur_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 28 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 57600 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_6_U SOURCE edge_detect.cpp:22 VARIABLE blur_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 28 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 57600 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_7_U SOURCE edge_detect.cpp:22 VARIABLE blur_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 28 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 57600 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME blur_8_U SOURCE edge_detect.cpp:22 VARIABLE blur_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 28 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 57600 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME grad_mag_U SOURCE edge_detect.cpp:23 VARIABLE grad_mag LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1013 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 518400 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_fu_206_p2 SOURCE {} VARIABLE sub LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_228_p2 SOURCE edge_detect.cpp:27 VARIABLE add_ln27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_3_fu_238_p2 SOURCE edge_detect.cpp:27 VARIABLE add_ln27_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_4_fu_260_p2 SOURCE edge_detect.cpp:27 VARIABLE add_ln27_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_31ns_32ns_63_1_1_U66 SOURCE edge_detect.cpp:27 VARIABLE mul_ln27 LOOP {} BUNDLEDNAME {} DSP 4 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul}}} AREA {DSP 32 BRAM 1267 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: DBG:PRAGMA:  Found gen_csynth_sec_pragma data problems (1):
INFO-FLOW: DBG:PRAGMA:      Found duplicate AUTOMATION_VERBOSE_* messages with location edge_detect.cpp:22:0: msg_groups AUTOMATION_VERBOSE_PASSED msg_id 214-335 msg_severity INFO msg_loc edge_detect.cpp:22:6 msg_body {array_partition dim=2 type=cyclic factor=3 variable=blur 1 edge_detect edge_detect.cpp:22:6 blur}
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 365.195 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for edge_detect.
INFO: [VLOG 209-307] Generating Verilog RTL for edge_detect.
Execute         syn_report -model edge_detect -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 273.97 MHz
Command       autosyn done; 2.18 sec.
Command     csynth_design done; 30.2 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 22.85 seconds. CPU system time: 2.4 seconds. Elapsed time: 30.2 seconds; current allocated memory: 86.828 MB.
Execute     export_design -format xo -output edge_detect.xo 
INFO: [HLS 200-1510] Running: export_design -format xo -output edge_detect.xo 
Execute       config_export -format=xo -output=edge_detect.xo 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=edge_detect xml_exists=1
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to edge_detect
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/kernel.internal.xml top=edge_detect
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS: Updating /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/../../../kernel.xml with values: interrupt true debug false compileOptions {} name edge_detect vlnv xilinx.com:hls:edge_detect:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection local
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=18 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='edge_detect_mul_31ns_33ns_63_1_1
edge_detect_urem_31ns_3ns_2_35_1
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_sparsemux_7_2_8_1_1
edge_detect_sparsemux_7_2_8_1_1
edge_detect_sparsemux_7_2_8_1_1
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_flow_control_loop_pipe_sequential_init
edge_detect_mul_31ns_32ns_63_1_1
edge_detect_blur_RAM_AUTO_1R1W
edge_detect_grad_mag_RAM_AUTO_1R1W
edge_detect_gmem_m_axi
edge_detect_control_s_axi
edge_detect_control_r_s_axi
edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1
edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4
edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7
edge_detect
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_gauss_loop_VITIS_LOOP_28_1.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_sobel_loop_VITIS_LOOP_42_4.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect_Pipeline_thresh_loop_VITIS_LOOP_58_7.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.constraint.tcl 
Execute       sc_get_clocks edge_detect 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to edge_detect
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=true is_sdsoc=true xo_file=/users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_detect.xo
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.compgen.dataonly.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=edge_detect
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.rtl_wrap.cfg.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.constraint.tcl 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/edge_detect.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/common.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op.gen 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/generic/autopilot/interface.gen 
Execute       source /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/.autopilot/db/global.setting.tcl 
Execute       source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/util.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /share/Xilinx/Vitis_HLS/2023.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /users/timwu/FPGA-Lane-Edge-Detection-V70/hls/edge_detection/edge_project/solution1/impl/ip/pack.sh
Execute       send_msg_by_id INFO @200-802@%s edge_detect.xo 
INFO: [HLS 200-802] Generated output file edge_detect.xo
Command     export_design done; 30.58 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 14.49 seconds. CPU system time: 1.94 seconds. Elapsed time: 30.58 seconds; current allocated memory: 6.215 MB.
Command   ap_source done; 63.14 sec.
Execute   cleanup_all 
