
cuboLED_STM32F103C8T6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008ea4  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000188  08008fb0  08008fb0  00018fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009138  08009138  000201ec  2**0
                  CONTENTS
  4 .ARM          00000000  08009138  08009138  000201ec  2**0
                  CONTENTS
  5 .preinit_array 00000000  08009138  08009138  000201ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009138  08009138  00019138  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800913c  0800913c  0001913c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001ec  20000000  08009140  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000418  200001f0  0800932c  000201f0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000608  0800932c  00020608  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   00014678  00000000  00000000  00020215  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003303  00000000  00000000  0003488d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001428  00000000  00000000  00037b90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000012c8  00000000  00000000  00038fb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a762  00000000  00000000  0003a280  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019cb6  00000000  00000000  000549e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009553c  00000000  00000000  0006e698  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  00103bd4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005d00  00000000  00000000  00103c24  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001f0 	.word	0x200001f0
 8000128:	00000000 	.word	0x00000000
 800012c:	08008f98 	.word	0x08008f98

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001f4 	.word	0x200001f4
 8000148:	08008f98 	.word	0x08008f98

0800014c <spi_74HC595_init>:
GPIO_TypeDef* portST;
uint16_t pinST;



void spi_74HC595_init (SPI_HandleTypeDef* hspi, GPIO_TypeDef* STport, uint16_t STpin){
 800014c:	b580      	push	{r7, lr}
 800014e:	b084      	sub	sp, #16
 8000150:	af00      	add	r7, sp, #0
 8000152:	60f8      	str	r0, [r7, #12]
 8000154:	60b9      	str	r1, [r7, #8]
 8000156:	4613      	mov	r3, r2
 8000158:	80fb      	strh	r3, [r7, #6]

	spi_handler =hspi;
 800015a:	4a0a      	ldr	r2, [pc, #40]	; (8000184 <spi_74HC595_init+0x38>)
 800015c:	68fb      	ldr	r3, [r7, #12]
 800015e:	6013      	str	r3, [r2, #0]

	portST = STport;
 8000160:	4a09      	ldr	r2, [pc, #36]	; (8000188 <spi_74HC595_init+0x3c>)
 8000162:	68bb      	ldr	r3, [r7, #8]
 8000164:	6013      	str	r3, [r2, #0]
	pinST = STpin;
 8000166:	4a09      	ldr	r2, [pc, #36]	; (800018c <spi_74HC595_init+0x40>)
 8000168:	88fb      	ldrh	r3, [r7, #6]
 800016a:	8013      	strh	r3, [r2, #0]

	HAL_GPIO_WritePin(portST, pinST, 0);
 800016c:	4b06      	ldr	r3, [pc, #24]	; (8000188 <spi_74HC595_init+0x3c>)
 800016e:	681b      	ldr	r3, [r3, #0]
 8000170:	4a06      	ldr	r2, [pc, #24]	; (800018c <spi_74HC595_init+0x40>)
 8000172:	8811      	ldrh	r1, [r2, #0]
 8000174:	2200      	movs	r2, #0
 8000176:	4618      	mov	r0, r3
 8000178:	f005 fd87 	bl	8005c8a <HAL_GPIO_WritePin>

} //end spi_74HC595_init()
 800017c:	bf00      	nop
 800017e:	3710      	adds	r7, #16
 8000180:	46bd      	mov	sp, r7
 8000182:	bd80      	pop	{r7, pc}
 8000184:	2000020c 	.word	0x2000020c
 8000188:	20000210 	.word	0x20000210
 800018c:	20000214 	.word	0x20000214

08000190 <spi_74HC595_Transmit>:


void spi_74HC595_Transmit (uint8_t* pdata, uint16_t sizeData){
 8000190:	b580      	push	{r7, lr}
 8000192:	b082      	sub	sp, #8
 8000194:	af00      	add	r7, sp, #0
 8000196:	6078      	str	r0, [r7, #4]
 8000198:	460b      	mov	r3, r1
 800019a:	807b      	strh	r3, [r7, #2]

	HAL_SPI_Transmit(spi_handler, pdata, sizeData, 100);
 800019c:	4b0d      	ldr	r3, [pc, #52]	; (80001d4 <spi_74HC595_Transmit+0x44>)
 800019e:	6818      	ldr	r0, [r3, #0]
 80001a0:	887a      	ldrh	r2, [r7, #2]
 80001a2:	2364      	movs	r3, #100	; 0x64
 80001a4:	6879      	ldr	r1, [r7, #4]
 80001a6:	f006 fc21 	bl	80069ec <HAL_SPI_Transmit>

	HAL_GPIO_WritePin(portST, pinST, 1);
 80001aa:	4b0b      	ldr	r3, [pc, #44]	; (80001d8 <spi_74HC595_Transmit+0x48>)
 80001ac:	681b      	ldr	r3, [r3, #0]
 80001ae:	4a0b      	ldr	r2, [pc, #44]	; (80001dc <spi_74HC595_Transmit+0x4c>)
 80001b0:	8811      	ldrh	r1, [r2, #0]
 80001b2:	2201      	movs	r2, #1
 80001b4:	4618      	mov	r0, r3
 80001b6:	f005 fd68 	bl	8005c8a <HAL_GPIO_WritePin>
//	HAL_Delay(1);
	HAL_GPIO_WritePin(portST, pinST, 0);
 80001ba:	4b07      	ldr	r3, [pc, #28]	; (80001d8 <spi_74HC595_Transmit+0x48>)
 80001bc:	681b      	ldr	r3, [r3, #0]
 80001be:	4a07      	ldr	r2, [pc, #28]	; (80001dc <spi_74HC595_Transmit+0x4c>)
 80001c0:	8811      	ldrh	r1, [r2, #0]
 80001c2:	2200      	movs	r2, #0
 80001c4:	4618      	mov	r0, r3
 80001c6:	f005 fd60 	bl	8005c8a <HAL_GPIO_WritePin>

} //end spi_74HC595_transmit()
 80001ca:	bf00      	nop
 80001cc:	3708      	adds	r7, #8
 80001ce:	46bd      	mov	sp, r7
 80001d0:	bd80      	pop	{r7, pc}
 80001d2:	bf00      	nop
 80001d4:	2000020c 	.word	0x2000020c
 80001d8:	20000210 	.word	0x20000210
 80001dc:	20000214 	.word	0x20000214

080001e0 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	b084      	sub	sp, #16
 80001e4:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 80001e6:	1d3b      	adds	r3, r7, #4
 80001e8:	2200      	movs	r2, #0
 80001ea:	601a      	str	r2, [r3, #0]
 80001ec:	605a      	str	r2, [r3, #4]
 80001ee:	609a      	str	r2, [r3, #8]

  /** Common config
  */
  hadc1.Instance = ADC1;
 80001f0:	4b18      	ldr	r3, [pc, #96]	; (8000254 <MX_ADC1_Init+0x74>)
 80001f2:	4a19      	ldr	r2, [pc, #100]	; (8000258 <MX_ADC1_Init+0x78>)
 80001f4:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80001f6:	4b17      	ldr	r3, [pc, #92]	; (8000254 <MX_ADC1_Init+0x74>)
 80001f8:	2200      	movs	r2, #0
 80001fa:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80001fc:	4b15      	ldr	r3, [pc, #84]	; (8000254 <MX_ADC1_Init+0x74>)
 80001fe:	2200      	movs	r2, #0
 8000200:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000202:	4b14      	ldr	r3, [pc, #80]	; (8000254 <MX_ADC1_Init+0x74>)
 8000204:	2200      	movs	r2, #0
 8000206:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000208:	4b12      	ldr	r3, [pc, #72]	; (8000254 <MX_ADC1_Init+0x74>)
 800020a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 800020e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000210:	4b10      	ldr	r3, [pc, #64]	; (8000254 <MX_ADC1_Init+0x74>)
 8000212:	2200      	movs	r2, #0
 8000214:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8000216:	4b0f      	ldr	r3, [pc, #60]	; (8000254 <MX_ADC1_Init+0x74>)
 8000218:	2201      	movs	r2, #1
 800021a:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800021c:	480d      	ldr	r0, [pc, #52]	; (8000254 <MX_ADC1_Init+0x74>)
 800021e:	f004 fe89 	bl	8004f34 <HAL_ADC_Init>
 8000222:	4603      	mov	r3, r0
 8000224:	2b00      	cmp	r3, #0
 8000226:	d001      	beq.n	800022c <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8000228:	f004 faba 	bl	80047a0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800022c:	2302      	movs	r3, #2
 800022e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000230:	2301      	movs	r3, #1
 8000232:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000234:	2300      	movs	r3, #0
 8000236:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000238:	1d3b      	adds	r3, r7, #4
 800023a:	4619      	mov	r1, r3
 800023c:	4805      	ldr	r0, [pc, #20]	; (8000254 <MX_ADC1_Init+0x74>)
 800023e:	f005 f837 	bl	80052b0 <HAL_ADC_ConfigChannel>
 8000242:	4603      	mov	r3, r0
 8000244:	2b00      	cmp	r3, #0
 8000246:	d001      	beq.n	800024c <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8000248:	f004 faaa 	bl	80047a0 <Error_Handler>
  }

}
 800024c:	bf00      	nop
 800024e:	3710      	adds	r7, #16
 8000250:	46bd      	mov	sp, r7
 8000252:	bd80      	pop	{r7, pc}
 8000254:	20000218 	.word	0x20000218
 8000258:	40012400 	.word	0x40012400

0800025c <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 800025c:	b580      	push	{r7, lr}
 800025e:	b088      	sub	sp, #32
 8000260:	af00      	add	r7, sp, #0
 8000262:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000264:	f107 0310 	add.w	r3, r7, #16
 8000268:	2200      	movs	r2, #0
 800026a:	601a      	str	r2, [r3, #0]
 800026c:	605a      	str	r2, [r3, #4]
 800026e:	609a      	str	r2, [r3, #8]
 8000270:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8000272:	687b      	ldr	r3, [r7, #4]
 8000274:	681b      	ldr	r3, [r3, #0]
 8000276:	4a14      	ldr	r2, [pc, #80]	; (80002c8 <HAL_ADC_MspInit+0x6c>)
 8000278:	4293      	cmp	r3, r2
 800027a:	d121      	bne.n	80002c0 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800027c:	4b13      	ldr	r3, [pc, #76]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800027e:	699b      	ldr	r3, [r3, #24]
 8000280:	4a12      	ldr	r2, [pc, #72]	; (80002cc <HAL_ADC_MspInit+0x70>)
 8000282:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000286:	6193      	str	r3, [r2, #24]
 8000288:	4b10      	ldr	r3, [pc, #64]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800028a:	699b      	ldr	r3, [r3, #24]
 800028c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000290:	60fb      	str	r3, [r7, #12]
 8000292:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000294:	4b0d      	ldr	r3, [pc, #52]	; (80002cc <HAL_ADC_MspInit+0x70>)
 8000296:	699b      	ldr	r3, [r3, #24]
 8000298:	4a0c      	ldr	r2, [pc, #48]	; (80002cc <HAL_ADC_MspInit+0x70>)
 800029a:	f043 0304 	orr.w	r3, r3, #4
 800029e:	6193      	str	r3, [r2, #24]
 80002a0:	4b0a      	ldr	r3, [pc, #40]	; (80002cc <HAL_ADC_MspInit+0x70>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	f003 0304 	and.w	r3, r3, #4
 80002a8:	60bb      	str	r3, [r7, #8]
 80002aa:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA2     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 80002ac:	2304      	movs	r3, #4
 80002ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80002b0:	2303      	movs	r3, #3
 80002b2:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80002b4:	f107 0310 	add.w	r3, r7, #16
 80002b8:	4619      	mov	r1, r3
 80002ba:	4805      	ldr	r0, [pc, #20]	; (80002d0 <HAL_ADC_MspInit+0x74>)
 80002bc:	f005 fb4a 	bl	8005954 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80002c0:	bf00      	nop
 80002c2:	3720      	adds	r7, #32
 80002c4:	46bd      	mov	sp, r7
 80002c6:	bd80      	pop	{r7, pc}
 80002c8:	40012400 	.word	0x40012400
 80002cc:	40021000 	.word	0x40021000
 80002d0:	40010800 	.word	0x40010800

080002d4 <runBlockOut>:
												{CUADRADO, 2, NULL, NULL, (uint8_t*)dib_cuad, 0x3},
												{PIEZA_U, 3, NULL, NULL, (uint8_t*)dib_u, 0x7},
												{PIEZA_S_GRANDE, 3, NULL, NULL, (uint8_t*)dib_s_2, 0x7},
};

void runBlockOut (void){
 80002d4:	b590      	push	{r4, r7, lr}
 80002d6:	b095      	sub	sp, #84	; 0x54
 80002d8:	af00      	add	r7, sp, #0
//		} //end for j
//	} //end for ja

//	entradaJoystick = 0;

	switch(estatus_juego){
 80002da:	4bc3      	ldr	r3, [pc, #780]	; (80005e8 <runBlockOut+0x314>)
 80002dc:	781b      	ldrb	r3, [r3, #0]
 80002de:	2b05      	cmp	r3, #5
 80002e0:	f202 8072 	bhi.w	80023c8 <runBlockOut+0x20f4>
 80002e4:	a201      	add	r2, pc, #4	; (adr r2, 80002ec <runBlockOut+0x18>)
 80002e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80002ea:	bf00      	nop
 80002ec:	08000305 	.word	0x08000305
 80002f0:	0800032d 	.word	0x0800032d
 80002f4:	08000683 	.word	0x08000683
 80002f8:	080009e9 	.word	0x080009e9
 80002fc:	08001f7d 	.word	0x08001f7d
 8000300:	080022b1 	.word	0x080022b1
		case JUEGO_IDLE:

			cube[4][4] = 0b0011100;
 8000304:	4bb9      	ldr	r3, [pc, #740]	; (80005ec <runBlockOut+0x318>)
 8000306:	221c      	movs	r2, #28
 8000308:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
			cube[3][4] = 0b0001000;
 800030c:	4bb7      	ldr	r3, [pc, #732]	; (80005ec <runBlockOut+0x318>)
 800030e:	2208      	movs	r2, #8
 8000310:	771a      	strb	r2, [r3, #28]

			if (entradaJoystick != 0){
 8000312:	4bb7      	ldr	r3, [pc, #732]	; (80005f0 <runBlockOut+0x31c>)
 8000314:	781b      	ldrb	r3, [r3, #0]
 8000316:	2b00      	cmp	r3, #0
 8000318:	f002 8058 	beq.w	80023cc <runBlockOut+0x20f8>
				estatus_juego = ARRANCA_JUEGO;
 800031c:	4bb2      	ldr	r3, [pc, #712]	; (80005e8 <runBlockOut+0x314>)
 800031e:	2201      	movs	r2, #1
 8000320:	701a      	strb	r2, [r3, #0]
				entradaJoystick = 0;
 8000322:	4bb3      	ldr	r3, [pc, #716]	; (80005f0 <runBlockOut+0x31c>)
 8000324:	2200      	movs	r2, #0
 8000326:	701a      	strb	r2, [r3, #0]
			}

		break;
 8000328:	f002 b850 	b.w	80023cc <runBlockOut+0x20f8>
		case ARRANCA_JUEGO:
			//tareas de inicialización

			for (uint8_t k = 0; k < 8; k++){
 800032c:	2300      	movs	r3, #0
 800032e:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 8000332:	e01b      	b.n	800036c <runBlockOut+0x98>
				for (uint8_t j = 0; j < 8; j++){
 8000334:	2300      	movs	r3, #0
 8000336:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800033a:	e00e      	b.n	800035a <runBlockOut+0x86>
					ocupacion[k][j] =0;
 800033c:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
 8000340:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8000344:	49ab      	ldr	r1, [pc, #684]	; (80005f4 <runBlockOut+0x320>)
 8000346:	00d2      	lsls	r2, r2, #3
 8000348:	440a      	add	r2, r1
 800034a:	4413      	add	r3, r2
 800034c:	2200      	movs	r2, #0
 800034e:	701a      	strb	r2, [r3, #0]
				for (uint8_t j = 0; j < 8; j++){
 8000350:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 8000354:	3301      	adds	r3, #1
 8000356:	f887 304e 	strb.w	r3, [r7, #78]	; 0x4e
 800035a:	f897 304e 	ldrb.w	r3, [r7, #78]	; 0x4e
 800035e:	2b07      	cmp	r3, #7
 8000360:	d9ec      	bls.n	800033c <runBlockOut+0x68>
			for (uint8_t k = 0; k < 8; k++){
 8000362:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000366:	3301      	adds	r3, #1
 8000368:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
 800036c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
 8000370:	2b07      	cmp	r3, #7
 8000372:	d9df      	bls.n	8000334 <runBlockOut+0x60>
				} //end for j
			} //end for k

			//creacion de las matrices:
			m_pieza8 = (uint8_t **)malloc (2*sizeof(uint8_t *));
 8000374:	2008      	movs	r0, #8
 8000376:	f007 fd9b 	bl	8007eb0 <malloc>
 800037a:	4603      	mov	r3, r0
 800037c:	461a      	mov	r2, r3
 800037e:	4b9e      	ldr	r3, [pc, #632]	; (80005f8 <runBlockOut+0x324>)
 8000380:	601a      	str	r2, [r3, #0]
			for (int8_t i=0; i < 2; i++)
 8000382:	2300      	movs	r3, #0
 8000384:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 8000388:	e011      	b.n	80003ae <runBlockOut+0xda>
				m_pieza8[i] = (uint8_t *) malloc (2*sizeof(uint8_t));
 800038a:	4b9b      	ldr	r3, [pc, #620]	; (80005f8 <runBlockOut+0x324>)
 800038c:	681a      	ldr	r2, [r3, #0]
 800038e:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 8000392:	009b      	lsls	r3, r3, #2
 8000394:	18d4      	adds	r4, r2, r3
 8000396:	2002      	movs	r0, #2
 8000398:	f007 fd8a 	bl	8007eb0 <malloc>
 800039c:	4603      	mov	r3, r0
 800039e:	6023      	str	r3, [r4, #0]
			for (int8_t i=0; i < 2; i++)
 80003a0:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 80003a4:	b2db      	uxtb	r3, r3
 80003a6:	3301      	adds	r3, #1
 80003a8:	b2db      	uxtb	r3, r3
 80003aa:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
 80003ae:	f997 304d 	ldrsb.w	r3, [r7, #77]	; 0x4d
 80003b2:	2b01      	cmp	r3, #1
 80003b4:	dde9      	ble.n	800038a <runBlockOut+0xb6>

			m_pieza27 = (uint8_t **)malloc (3*sizeof(uint8_t *));
 80003b6:	200c      	movs	r0, #12
 80003b8:	f007 fd7a 	bl	8007eb0 <malloc>
 80003bc:	4603      	mov	r3, r0
 80003be:	461a      	mov	r2, r3
 80003c0:	4b8e      	ldr	r3, [pc, #568]	; (80005fc <runBlockOut+0x328>)
 80003c2:	601a      	str	r2, [r3, #0]
			for (int8_t i=0; i < 3; i++)
 80003c4:	2300      	movs	r3, #0
 80003c6:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 80003ca:	e011      	b.n	80003f0 <runBlockOut+0x11c>
				m_pieza27[i] = (uint8_t *) malloc (3*sizeof(uint8_t));
 80003cc:	4b8b      	ldr	r3, [pc, #556]	; (80005fc <runBlockOut+0x328>)
 80003ce:	681a      	ldr	r2, [r3, #0]
 80003d0:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 80003d4:	009b      	lsls	r3, r3, #2
 80003d6:	18d4      	adds	r4, r2, r3
 80003d8:	2003      	movs	r0, #3
 80003da:	f007 fd69 	bl	8007eb0 <malloc>
 80003de:	4603      	mov	r3, r0
 80003e0:	6023      	str	r3, [r4, #0]
			for (int8_t i=0; i < 3; i++)
 80003e2:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 80003e6:	b2db      	uxtb	r3, r3
 80003e8:	3301      	adds	r3, #1
 80003ea:	b2db      	uxtb	r3, r3
 80003ec:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
 80003f0:	f997 304c 	ldrsb.w	r3, [r7, #76]	; 0x4c
 80003f4:	2b02      	cmp	r3, #2
 80003f6:	dde9      	ble.n	80003cc <runBlockOut+0xf8>

			m_pieza64 = (uint8_t **)malloc (4*sizeof(uint8_t *));
 80003f8:	2010      	movs	r0, #16
 80003fa:	f007 fd59 	bl	8007eb0 <malloc>
 80003fe:	4603      	mov	r3, r0
 8000400:	461a      	mov	r2, r3
 8000402:	4b7f      	ldr	r3, [pc, #508]	; (8000600 <runBlockOut+0x32c>)
 8000404:	601a      	str	r2, [r3, #0]
			for (int8_t i=0; i < 4; i++)
 8000406:	2300      	movs	r3, #0
 8000408:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 800040c:	e011      	b.n	8000432 <runBlockOut+0x15e>
				m_pieza64[i] = (uint8_t *) malloc (4*sizeof(uint8_t));
 800040e:	4b7c      	ldr	r3, [pc, #496]	; (8000600 <runBlockOut+0x32c>)
 8000410:	681a      	ldr	r2, [r3, #0]
 8000412:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 8000416:	009b      	lsls	r3, r3, #2
 8000418:	18d4      	adds	r4, r2, r3
 800041a:	2004      	movs	r0, #4
 800041c:	f007 fd48 	bl	8007eb0 <malloc>
 8000420:	4603      	mov	r3, r0
 8000422:	6023      	str	r3, [r4, #0]
			for (int8_t i=0; i < 4; i++)
 8000424:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 8000428:	b2db      	uxtb	r3, r3
 800042a:	3301      	adds	r3, #1
 800042c:	b2db      	uxtb	r3, r3
 800042e:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 8000432:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 8000436:	2b03      	cmp	r3, #3
 8000438:	dde9      	ble.n	800040e <runBlockOut+0x13a>

			m_aux8 = (uint8_t **)malloc (2*sizeof(uint8_t *));
 800043a:	2008      	movs	r0, #8
 800043c:	f007 fd38 	bl	8007eb0 <malloc>
 8000440:	4603      	mov	r3, r0
 8000442:	461a      	mov	r2, r3
 8000444:	4b6f      	ldr	r3, [pc, #444]	; (8000604 <runBlockOut+0x330>)
 8000446:	601a      	str	r2, [r3, #0]
			for (int8_t i=0; i < 2; i++)
 8000448:	2300      	movs	r3, #0
 800044a:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 800044e:	e011      	b.n	8000474 <runBlockOut+0x1a0>
				m_aux8[i] = (uint8_t *) malloc (2*sizeof(uint8_t));
 8000450:	4b6c      	ldr	r3, [pc, #432]	; (8000604 <runBlockOut+0x330>)
 8000452:	681a      	ldr	r2, [r3, #0]
 8000454:	f997 304a 	ldrsb.w	r3, [r7, #74]	; 0x4a
 8000458:	009b      	lsls	r3, r3, #2
 800045a:	18d4      	adds	r4, r2, r3
 800045c:	2002      	movs	r0, #2
 800045e:	f007 fd27 	bl	8007eb0 <malloc>
 8000462:	4603      	mov	r3, r0
 8000464:	6023      	str	r3, [r4, #0]
			for (int8_t i=0; i < 2; i++)
 8000466:	f997 304a 	ldrsb.w	r3, [r7, #74]	; 0x4a
 800046a:	b2db      	uxtb	r3, r3
 800046c:	3301      	adds	r3, #1
 800046e:	b2db      	uxtb	r3, r3
 8000470:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 8000474:	f997 304a 	ldrsb.w	r3, [r7, #74]	; 0x4a
 8000478:	2b01      	cmp	r3, #1
 800047a:	dde9      	ble.n	8000450 <runBlockOut+0x17c>

			m_aux27 = (uint8_t **)malloc (3*sizeof(uint8_t *));
 800047c:	200c      	movs	r0, #12
 800047e:	f007 fd17 	bl	8007eb0 <malloc>
 8000482:	4603      	mov	r3, r0
 8000484:	461a      	mov	r2, r3
 8000486:	4b60      	ldr	r3, [pc, #384]	; (8000608 <runBlockOut+0x334>)
 8000488:	601a      	str	r2, [r3, #0]
			for (int8_t i=0; i < 3; i++)
 800048a:	2300      	movs	r3, #0
 800048c:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 8000490:	e011      	b.n	80004b6 <runBlockOut+0x1e2>
				m_aux27[i] = (uint8_t *) malloc (3*sizeof(uint8_t));
 8000492:	4b5d      	ldr	r3, [pc, #372]	; (8000608 <runBlockOut+0x334>)
 8000494:	681a      	ldr	r2, [r3, #0]
 8000496:	f997 3049 	ldrsb.w	r3, [r7, #73]	; 0x49
 800049a:	009b      	lsls	r3, r3, #2
 800049c:	18d4      	adds	r4, r2, r3
 800049e:	2003      	movs	r0, #3
 80004a0:	f007 fd06 	bl	8007eb0 <malloc>
 80004a4:	4603      	mov	r3, r0
 80004a6:	6023      	str	r3, [r4, #0]
			for (int8_t i=0; i < 3; i++)
 80004a8:	f997 3049 	ldrsb.w	r3, [r7, #73]	; 0x49
 80004ac:	b2db      	uxtb	r3, r3
 80004ae:	3301      	adds	r3, #1
 80004b0:	b2db      	uxtb	r3, r3
 80004b2:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 80004b6:	f997 3049 	ldrsb.w	r3, [r7, #73]	; 0x49
 80004ba:	2b02      	cmp	r3, #2
 80004bc:	dde9      	ble.n	8000492 <runBlockOut+0x1be>

			m_aux64 = (uint8_t **)malloc (4*sizeof(uint8_t *));
 80004be:	2010      	movs	r0, #16
 80004c0:	f007 fcf6 	bl	8007eb0 <malloc>
 80004c4:	4603      	mov	r3, r0
 80004c6:	461a      	mov	r2, r3
 80004c8:	4b50      	ldr	r3, [pc, #320]	; (800060c <runBlockOut+0x338>)
 80004ca:	601a      	str	r2, [r3, #0]
			for (int8_t i=0; i < 4; i++)
 80004cc:	2300      	movs	r3, #0
 80004ce:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
 80004d2:	e011      	b.n	80004f8 <runBlockOut+0x224>
				m_aux64[i] = (uint8_t *) malloc (4*sizeof(uint8_t));
 80004d4:	4b4d      	ldr	r3, [pc, #308]	; (800060c <runBlockOut+0x338>)
 80004d6:	681a      	ldr	r2, [r3, #0]
 80004d8:	f997 3048 	ldrsb.w	r3, [r7, #72]	; 0x48
 80004dc:	009b      	lsls	r3, r3, #2
 80004de:	18d4      	adds	r4, r2, r3
 80004e0:	2004      	movs	r0, #4
 80004e2:	f007 fce5 	bl	8007eb0 <malloc>
 80004e6:	4603      	mov	r3, r0
 80004e8:	6023      	str	r3, [r4, #0]
			for (int8_t i=0; i < 4; i++)
 80004ea:	f997 3048 	ldrsb.w	r3, [r7, #72]	; 0x48
 80004ee:	b2db      	uxtb	r3, r3
 80004f0:	3301      	adds	r3, #1
 80004f2:	b2db      	uxtb	r3, r3
 80004f4:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
 80004f8:	f997 3048 	ldrsb.w	r3, [r7, #72]	; 0x48
 80004fc:	2b03      	cmp	r3, #3
 80004fe:	dde9      	ble.n	80004d4 <runBlockOut+0x200>
			
			//asignacion de matrices
			for (uint8_t i = 0; i < SIZE_TIPO_PIEZA; i++){
 8000500:	2300      	movs	r3, #0
 8000502:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8000506:	e08b      	b.n	8000620 <runBlockOut+0x34c>
				switch (pieza[i].nombre){
 8000508:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800050c:	4940      	ldr	r1, [pc, #256]	; (8000610 <runBlockOut+0x33c>)
 800050e:	4613      	mov	r3, r2
 8000510:	009b      	lsls	r3, r3, #2
 8000512:	4413      	add	r3, r2
 8000514:	009b      	lsls	r3, r3, #2
 8000516:	440b      	add	r3, r1
 8000518:	781b      	ldrb	r3, [r3, #0]
 800051a:	3b01      	subs	r3, #1
 800051c:	2b09      	cmp	r3, #9
 800051e:	d879      	bhi.n	8000614 <runBlockOut+0x340>
 8000520:	a201      	add	r2, pc, #4	; (adr r2, 8000528 <runBlockOut+0x254>)
 8000522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000526:	bf00      	nop
 8000528:	08000551 	.word	0x08000551
 800052c:	08000583 	.word	0x08000583
 8000530:	080005b5 	.word	0x080005b5
 8000534:	08000583 	.word	0x08000583
 8000538:	08000583 	.word	0x08000583
 800053c:	08000583 	.word	0x08000583
 8000540:	08000551 	.word	0x08000551
 8000544:	08000551 	.word	0x08000551
 8000548:	08000583 	.word	0x08000583
 800054c:	08000583 	.word	0x08000583
					case LINEA_2:
					case ESQUINA:
					case CUADRADO:
						pieza[i].matriz = m_pieza8;
 8000550:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8000554:	4b28      	ldr	r3, [pc, #160]	; (80005f8 <runBlockOut+0x324>)
 8000556:	6819      	ldr	r1, [r3, #0]
 8000558:	482d      	ldr	r0, [pc, #180]	; (8000610 <runBlockOut+0x33c>)
 800055a:	4613      	mov	r3, r2
 800055c:	009b      	lsls	r3, r3, #2
 800055e:	4413      	add	r3, r2
 8000560:	009b      	lsls	r3, r3, #2
 8000562:	4403      	add	r3, r0
 8000564:	3304      	adds	r3, #4
 8000566:	6019      	str	r1, [r3, #0]
						pieza[i].matrizAux = m_aux8;
 8000568:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800056c:	4b25      	ldr	r3, [pc, #148]	; (8000604 <runBlockOut+0x330>)
 800056e:	6819      	ldr	r1, [r3, #0]
 8000570:	4827      	ldr	r0, [pc, #156]	; (8000610 <runBlockOut+0x33c>)
 8000572:	4613      	mov	r3, r2
 8000574:	009b      	lsls	r3, r3, #2
 8000576:	4413      	add	r3, r2
 8000578:	009b      	lsls	r3, r3, #2
 800057a:	4403      	add	r3, r0
 800057c:	3308      	adds	r3, #8
 800057e:	6019      	str	r1, [r3, #0]
					break;
 8000580:	e049      	b.n	8000616 <runBlockOut+0x342>
					case PIEZA_T:
					case PIEZA_S:
					case PIEZA_L:
					case PIEZA_U:
					case PIEZA_S_GRANDE:
						pieza[i].matriz = m_pieza27;
 8000582:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 8000586:	4b1d      	ldr	r3, [pc, #116]	; (80005fc <runBlockOut+0x328>)
 8000588:	6819      	ldr	r1, [r3, #0]
 800058a:	4821      	ldr	r0, [pc, #132]	; (8000610 <runBlockOut+0x33c>)
 800058c:	4613      	mov	r3, r2
 800058e:	009b      	lsls	r3, r3, #2
 8000590:	4413      	add	r3, r2
 8000592:	009b      	lsls	r3, r3, #2
 8000594:	4403      	add	r3, r0
 8000596:	3304      	adds	r3, #4
 8000598:	6019      	str	r1, [r3, #0]
						pieza[i].matrizAux = m_aux27;
 800059a:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 800059e:	4b1a      	ldr	r3, [pc, #104]	; (8000608 <runBlockOut+0x334>)
 80005a0:	6819      	ldr	r1, [r3, #0]
 80005a2:	481b      	ldr	r0, [pc, #108]	; (8000610 <runBlockOut+0x33c>)
 80005a4:	4613      	mov	r3, r2
 80005a6:	009b      	lsls	r3, r3, #2
 80005a8:	4413      	add	r3, r2
 80005aa:	009b      	lsls	r3, r3, #2
 80005ac:	4403      	add	r3, r0
 80005ae:	3308      	adds	r3, #8
 80005b0:	6019      	str	r1, [r3, #0]
					break;
 80005b2:	e030      	b.n	8000616 <runBlockOut+0x342>
					case LINEA_4:
						pieza[i].matriz = m_pieza64;
 80005b4:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80005b8:	4b11      	ldr	r3, [pc, #68]	; (8000600 <runBlockOut+0x32c>)
 80005ba:	6819      	ldr	r1, [r3, #0]
 80005bc:	4814      	ldr	r0, [pc, #80]	; (8000610 <runBlockOut+0x33c>)
 80005be:	4613      	mov	r3, r2
 80005c0:	009b      	lsls	r3, r3, #2
 80005c2:	4413      	add	r3, r2
 80005c4:	009b      	lsls	r3, r3, #2
 80005c6:	4403      	add	r3, r0
 80005c8:	3304      	adds	r3, #4
 80005ca:	6019      	str	r1, [r3, #0]
						pieza[i].matrizAux = m_aux64;
 80005cc:	f897 2047 	ldrb.w	r2, [r7, #71]	; 0x47
 80005d0:	4b0e      	ldr	r3, [pc, #56]	; (800060c <runBlockOut+0x338>)
 80005d2:	6819      	ldr	r1, [r3, #0]
 80005d4:	480e      	ldr	r0, [pc, #56]	; (8000610 <runBlockOut+0x33c>)
 80005d6:	4613      	mov	r3, r2
 80005d8:	009b      	lsls	r3, r3, #2
 80005da:	4413      	add	r3, r2
 80005dc:	009b      	lsls	r3, r3, #2
 80005de:	4403      	add	r3, r0
 80005e0:	3308      	adds	r3, #8
 80005e2:	6019      	str	r1, [r3, #0]
					break;
 80005e4:	e017      	b.n	8000616 <runBlockOut+0x342>
 80005e6:	bf00      	nop
 80005e8:	2000024e 	.word	0x2000024e
 80005ec:	20000304 	.word	0x20000304
 80005f0:	20000253 	.word	0x20000253
 80005f4:	20000258 	.word	0x20000258
 80005f8:	20000298 	.word	0x20000298
 80005fc:	2000029c 	.word	0x2000029c
 8000600:	200002a0 	.word	0x200002a0
 8000604:	200002a4 	.word	0x200002a4
 8000608:	200002a8 	.word	0x200002a8
 800060c:	200002ac 	.word	0x200002ac
 8000610:	20000028 	.word	0x20000028
					default:
					break;
 8000614:	bf00      	nop
			for (uint8_t i = 0; i < SIZE_TIPO_PIEZA; i++){
 8000616:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800061a:	3301      	adds	r3, #1
 800061c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8000620:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8000624:	2b0a      	cmp	r3, #10
 8000626:	f67f af6f 	bls.w	8000508 <runBlockOut+0x234>
				} //fin switch pieza[i].nombre
			} //fin for i
			
			for (uint8_t k = 0; k < 8; k++){
 800062a:	2300      	movs	r3, #0
 800062c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8000630:	e01b      	b.n	800066a <runBlockOut+0x396>
				for (uint8_t j = 0; j < 8; j++){
 8000632:	2300      	movs	r3, #0
 8000634:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8000638:	e00e      	b.n	8000658 <runBlockOut+0x384>
					ocupacion[k][j] = 0;
 800063a:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 800063e:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8000642:	49c7      	ldr	r1, [pc, #796]	; (8000960 <runBlockOut+0x68c>)
 8000644:	00d2      	lsls	r2, r2, #3
 8000646:	440a      	add	r2, r1
 8000648:	4413      	add	r3, r2
 800064a:	2200      	movs	r2, #0
 800064c:	701a      	strb	r2, [r3, #0]
				for (uint8_t j = 0; j < 8; j++){
 800064e:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8000652:	3301      	adds	r3, #1
 8000654:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8000658:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800065c:	2b07      	cmp	r3, #7
 800065e:	d9ec      	bls.n	800063a <runBlockOut+0x366>
			for (uint8_t k = 0; k < 8; k++){
 8000660:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8000664:	3301      	adds	r3, #1
 8000666:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 800066a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800066e:	2b07      	cmp	r3, #7
 8000670:	d9df      	bls.n	8000632 <runBlockOut+0x35e>
				} //end for j
			} //end for k

			flag_timeoutCaer = 0;
 8000672:	4bbc      	ldr	r3, [pc, #752]	; (8000964 <runBlockOut+0x690>)
 8000674:	2200      	movs	r2, #0
 8000676:	701a      	strb	r2, [r3, #0]

			estatus_juego = CHECK_PIEZA;
 8000678:	4bbb      	ldr	r3, [pc, #748]	; (8000968 <runBlockOut+0x694>)
 800067a:	2202      	movs	r2, #2
 800067c:	701a      	strb	r2, [r3, #0]
		break;
 800067e:	f001 bea6 	b.w	80023ce <runBlockOut+0x20fa>
		case CHECK_PIEZA:
			if (!flag_pieza){ //si no hay pieza...
 8000682:	4bba      	ldr	r3, [pc, #744]	; (800096c <runBlockOut+0x698>)
 8000684:	781b      	ldrb	r3, [r3, #0]
 8000686:	2b00      	cmp	r3, #0
 8000688:	f040 815c 	bne.w	8000944 <runBlockOut+0x670>
				srand(randomTimer);
 800068c:	4bb8      	ldr	r3, [pc, #736]	; (8000970 <runBlockOut+0x69c>)
 800068e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000692:	4613      	mov	r3, r2
 8000694:	4618      	mov	r0, r3
 8000696:	f007 fcf7 	bl	8008088 <srand>
				index_pieza = 1 + (rand() % PIEZA_S_GRANDE);
 800069a:	f007 fd23 	bl	80080e4 <rand>
 800069e:	4602      	mov	r2, r0
 80006a0:	4bb4      	ldr	r3, [pc, #720]	; (8000974 <runBlockOut+0x6a0>)
 80006a2:	fb83 1302 	smull	r1, r3, r3, r2
 80006a6:	1099      	asrs	r1, r3, #2
 80006a8:	17d3      	asrs	r3, r2, #31
 80006aa:	1ac9      	subs	r1, r1, r3
 80006ac:	460b      	mov	r3, r1
 80006ae:	009b      	lsls	r3, r3, #2
 80006b0:	440b      	add	r3, r1
 80006b2:	005b      	lsls	r3, r3, #1
 80006b4:	1ad1      	subs	r1, r2, r3
 80006b6:	b2cb      	uxtb	r3, r1
 80006b8:	3301      	adds	r3, #1
 80006ba:	b2db      	uxtb	r3, r3
 80006bc:	b25a      	sxtb	r2, r3
 80006be:	4bae      	ldr	r3, [pc, #696]	; (8000978 <runBlockOut+0x6a4>)
 80006c0:	701a      	strb	r2, [r3, #0]
//				index_pieza = 4;
				// NOTA: coordenandas de la matriz: matriz[y][z] |=  (0x01 << x);

				//crea la pieza
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80006c2:	2300      	movs	r3, #0
 80006c4:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
 80006c8:	e061      	b.n	800078e <runBlockOut+0x4ba>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 80006ca:	2300      	movs	r3, #0
 80006cc:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80006d0:	e046      	b.n	8000760 <runBlockOut+0x48c>

						if (k == 1){
 80006d2:	f997 3044 	ldrsb.w	r3, [r7, #68]	; 0x44
 80006d6:	2b01      	cmp	r3, #1
 80006d8:	d125      	bne.n	8000726 <runBlockOut+0x452>
							pieza[index_pieza].matriz[k][j] = pieza[index_pieza].dibujo[j];
 80006da:	4ba7      	ldr	r3, [pc, #668]	; (8000978 <runBlockOut+0x6a4>)
 80006dc:	f993 3000 	ldrsb.w	r3, [r3]
 80006e0:	4619      	mov	r1, r3
 80006e2:	4aa6      	ldr	r2, [pc, #664]	; (800097c <runBlockOut+0x6a8>)
 80006e4:	460b      	mov	r3, r1
 80006e6:	009b      	lsls	r3, r3, #2
 80006e8:	440b      	add	r3, r1
 80006ea:	009b      	lsls	r3, r3, #2
 80006ec:	4413      	add	r3, r2
 80006ee:	330c      	adds	r3, #12
 80006f0:	681a      	ldr	r2, [r3, #0]
 80006f2:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
 80006f6:	441a      	add	r2, r3
 80006f8:	4b9f      	ldr	r3, [pc, #636]	; (8000978 <runBlockOut+0x6a4>)
 80006fa:	f993 3000 	ldrsb.w	r3, [r3]
 80006fe:	4618      	mov	r0, r3
 8000700:	499e      	ldr	r1, [pc, #632]	; (800097c <runBlockOut+0x6a8>)
 8000702:	4603      	mov	r3, r0
 8000704:	009b      	lsls	r3, r3, #2
 8000706:	4403      	add	r3, r0
 8000708:	009b      	lsls	r3, r3, #2
 800070a:	440b      	add	r3, r1
 800070c:	3304      	adds	r3, #4
 800070e:	6819      	ldr	r1, [r3, #0]
 8000710:	f997 3044 	ldrsb.w	r3, [r7, #68]	; 0x44
 8000714:	009b      	lsls	r3, r3, #2
 8000716:	440b      	add	r3, r1
 8000718:	6819      	ldr	r1, [r3, #0]
 800071a:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
 800071e:	440b      	add	r3, r1
 8000720:	7812      	ldrb	r2, [r2, #0]
 8000722:	701a      	strb	r2, [r3, #0]
 8000724:	e015      	b.n	8000752 <runBlockOut+0x47e>
						}else{
							pieza[index_pieza].matriz[k][j] = 0;
 8000726:	4b94      	ldr	r3, [pc, #592]	; (8000978 <runBlockOut+0x6a4>)
 8000728:	f993 3000 	ldrsb.w	r3, [r3]
 800072c:	4619      	mov	r1, r3
 800072e:	4a93      	ldr	r2, [pc, #588]	; (800097c <runBlockOut+0x6a8>)
 8000730:	460b      	mov	r3, r1
 8000732:	009b      	lsls	r3, r3, #2
 8000734:	440b      	add	r3, r1
 8000736:	009b      	lsls	r3, r3, #2
 8000738:	4413      	add	r3, r2
 800073a:	3304      	adds	r3, #4
 800073c:	681a      	ldr	r2, [r3, #0]
 800073e:	f997 3044 	ldrsb.w	r3, [r7, #68]	; 0x44
 8000742:	009b      	lsls	r3, r3, #2
 8000744:	4413      	add	r3, r2
 8000746:	681a      	ldr	r2, [r3, #0]
 8000748:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
 800074c:	4413      	add	r3, r2
 800074e:	2200      	movs	r2, #0
 8000750:	701a      	strb	r2, [r3, #0]
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000752:	f997 3043 	ldrsb.w	r3, [r7, #67]	; 0x43
 8000756:	b2db      	uxtb	r3, r3
 8000758:	3301      	adds	r3, #1
 800075a:	b2db      	uxtb	r3, r3
 800075c:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8000760:	f997 2043 	ldrsb.w	r2, [r7, #67]	; 0x43
 8000764:	4b84      	ldr	r3, [pc, #528]	; (8000978 <runBlockOut+0x6a4>)
 8000766:	f993 3000 	ldrsb.w	r3, [r3]
 800076a:	4618      	mov	r0, r3
 800076c:	4983      	ldr	r1, [pc, #524]	; (800097c <runBlockOut+0x6a8>)
 800076e:	4603      	mov	r3, r0
 8000770:	009b      	lsls	r3, r3, #2
 8000772:	4403      	add	r3, r0
 8000774:	009b      	lsls	r3, r3, #2
 8000776:	440b      	add	r3, r1
 8000778:	3301      	adds	r3, #1
 800077a:	781b      	ldrb	r3, [r3, #0]
 800077c:	429a      	cmp	r2, r3
 800077e:	dba8      	blt.n	80006d2 <runBlockOut+0x3fe>
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000780:	f997 3044 	ldrsb.w	r3, [r7, #68]	; 0x44
 8000784:	b2db      	uxtb	r3, r3
 8000786:	3301      	adds	r3, #1
 8000788:	b2db      	uxtb	r3, r3
 800078a:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
 800078e:	f997 2044 	ldrsb.w	r2, [r7, #68]	; 0x44
 8000792:	4b79      	ldr	r3, [pc, #484]	; (8000978 <runBlockOut+0x6a4>)
 8000794:	f993 3000 	ldrsb.w	r3, [r3]
 8000798:	4618      	mov	r0, r3
 800079a:	4978      	ldr	r1, [pc, #480]	; (800097c <runBlockOut+0x6a8>)
 800079c:	4603      	mov	r3, r0
 800079e:	009b      	lsls	r3, r3, #2
 80007a0:	4403      	add	r3, r0
 80007a2:	009b      	lsls	r3, r3, #2
 80007a4:	440b      	add	r3, r1
 80007a6:	3301      	adds	r3, #1
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	429a      	cmp	r2, r3
 80007ac:	db8d      	blt.n	80006ca <runBlockOut+0x3f6>
						}
					} //end for j
				} //end for ja

				//posicion inicial de la pieza (desde la esquina 0,0,0 de la pieza)
				index_pieza = 4;
 80007ae:	4b72      	ldr	r3, [pc, #456]	; (8000978 <runBlockOut+0x6a4>)
 80007b0:	2204      	movs	r2, #4
 80007b2:	701a      	strb	r2, [r3, #0]
				pos_piezaX = (8 - pieza[index_pieza].lado) >> 1;
 80007b4:	4b70      	ldr	r3, [pc, #448]	; (8000978 <runBlockOut+0x6a4>)
 80007b6:	f993 3000 	ldrsb.w	r3, [r3]
 80007ba:	4619      	mov	r1, r3
 80007bc:	4a6f      	ldr	r2, [pc, #444]	; (800097c <runBlockOut+0x6a8>)
 80007be:	460b      	mov	r3, r1
 80007c0:	009b      	lsls	r3, r3, #2
 80007c2:	440b      	add	r3, r1
 80007c4:	009b      	lsls	r3, r3, #2
 80007c6:	4413      	add	r3, r2
 80007c8:	3301      	adds	r3, #1
 80007ca:	781b      	ldrb	r3, [r3, #0]
 80007cc:	f1c3 0308 	rsb	r3, r3, #8
 80007d0:	105b      	asrs	r3, r3, #1
 80007d2:	b25a      	sxtb	r2, r3
 80007d4:	4b6a      	ldr	r3, [pc, #424]	; (8000980 <runBlockOut+0x6ac>)
 80007d6:	701a      	strb	r2, [r3, #0]
				pos_piezaY = (8 - pieza[index_pieza].lado) >> 1;
 80007d8:	4b67      	ldr	r3, [pc, #412]	; (8000978 <runBlockOut+0x6a4>)
 80007da:	f993 3000 	ldrsb.w	r3, [r3]
 80007de:	4619      	mov	r1, r3
 80007e0:	4a66      	ldr	r2, [pc, #408]	; (800097c <runBlockOut+0x6a8>)
 80007e2:	460b      	mov	r3, r1
 80007e4:	009b      	lsls	r3, r3, #2
 80007e6:	440b      	add	r3, r1
 80007e8:	009b      	lsls	r3, r3, #2
 80007ea:	4413      	add	r3, r2
 80007ec:	3301      	adds	r3, #1
 80007ee:	781b      	ldrb	r3, [r3, #0]
 80007f0:	f1c3 0308 	rsb	r3, r3, #8
 80007f4:	105b      	asrs	r3, r3, #1
 80007f6:	b25a      	sxtb	r2, r3
 80007f8:	4b62      	ldr	r3, [pc, #392]	; (8000984 <runBlockOut+0x6b0>)
 80007fa:	701a      	strb	r2, [r3, #0]
				pos_piezaZ = 6;
 80007fc:	4b62      	ldr	r3, [pc, #392]	; (8000988 <runBlockOut+0x6b4>)
 80007fe:	2206      	movs	r2, #6
 8000800:	701a      	strb	r2, [r3, #0]
//							} //end if (pieza[index_pieza]...
//						} //end for z
//					} //end for za
//				} //end for x

				flag_updateJuego = 1;
 8000802:	4b62      	ldr	r3, [pc, #392]	; (800098c <runBlockOut+0x6b8>)
 8000804:	2201      	movs	r2, #1
 8000806:	701a      	strb	r2, [r3, #0]

				//comprueba ocupación
				for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000808:	2300      	movs	r3, #0
 800080a:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800080e:	e085      	b.n	800091c <runBlockOut+0x648>
					for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000810:	2300      	movs	r3, #0
 8000812:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
 8000816:	e06a      	b.n	80008ee <runBlockOut+0x61a>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000818:	2300      	movs	r3, #0
 800081a:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
 800081e:	e04f      	b.n	80008c0 <runBlockOut+0x5ec>
							if (pieza[index_pieza].matriz[k][j] & (0b1 << i)){
 8000820:	4b55      	ldr	r3, [pc, #340]	; (8000978 <runBlockOut+0x6a4>)
 8000822:	f993 3000 	ldrsb.w	r3, [r3]
 8000826:	4619      	mov	r1, r3
 8000828:	4a54      	ldr	r2, [pc, #336]	; (800097c <runBlockOut+0x6a8>)
 800082a:	460b      	mov	r3, r1
 800082c:	009b      	lsls	r3, r3, #2
 800082e:	440b      	add	r3, r1
 8000830:	009b      	lsls	r3, r3, #2
 8000832:	4413      	add	r3, r2
 8000834:	3304      	adds	r3, #4
 8000836:	681a      	ldr	r2, [r3, #0]
 8000838:	f997 3041 	ldrsb.w	r3, [r7, #65]	; 0x41
 800083c:	009b      	lsls	r3, r3, #2
 800083e:	4413      	add	r3, r2
 8000840:	681a      	ldr	r2, [r3, #0]
 8000842:	f997 3040 	ldrsb.w	r3, [r7, #64]	; 0x40
 8000846:	4413      	add	r3, r2
 8000848:	781b      	ldrb	r3, [r3, #0]
 800084a:	461a      	mov	r2, r3
 800084c:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 8000850:	fa42 f303 	asr.w	r3, r2, r3
 8000854:	f003 0301 	and.w	r3, r3, #1
 8000858:	2b00      	cmp	r3, #0
 800085a:	d02a      	beq.n	80008b2 <runBlockOut+0x5de>
								if ( ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )){
 800085c:	f997 3041 	ldrsb.w	r3, [r7, #65]	; 0x41
 8000860:	4a49      	ldr	r2, [pc, #292]	; (8000988 <runBlockOut+0x6b4>)
 8000862:	f992 2000 	ldrsb.w	r2, [r2]
 8000866:	441a      	add	r2, r3
 8000868:	f997 3040 	ldrsb.w	r3, [r7, #64]	; 0x40
 800086c:	4945      	ldr	r1, [pc, #276]	; (8000984 <runBlockOut+0x6b0>)
 800086e:	f991 1000 	ldrsb.w	r1, [r1]
 8000872:	440b      	add	r3, r1
 8000874:	493a      	ldr	r1, [pc, #232]	; (8000960 <runBlockOut+0x68c>)
 8000876:	00d2      	lsls	r2, r2, #3
 8000878:	440a      	add	r2, r1
 800087a:	4413      	add	r3, r2
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	4619      	mov	r1, r3
 8000880:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 8000884:	4a3e      	ldr	r2, [pc, #248]	; (8000980 <runBlockOut+0x6ac>)
 8000886:	f992 2000 	ldrsb.w	r2, [r2]
 800088a:	4413      	add	r3, r2
 800088c:	fa41 f303 	asr.w	r3, r1, r3
 8000890:	f003 0301 	and.w	r3, r3, #1
 8000894:	2b00      	cmp	r3, #0
 8000896:	d00c      	beq.n	80008b2 <runBlockOut+0x5de>
									//GAME OVER
									flag_gameOver = 1;
 8000898:	4b3d      	ldr	r3, [pc, #244]	; (8000990 <runBlockOut+0x6bc>)
 800089a:	2201      	movs	r2, #1
 800089c:	701a      	strb	r2, [r3, #0]
									i = 10;
 800089e:	230a      	movs	r3, #10
 80008a0:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
									j = 10;
 80008a4:	230a      	movs	r3, #10
 80008a6:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
									k = 10;
 80008aa:	230a      	movs	r3, #10
 80008ac:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
									break; //sale del for o del case??
 80008b0:	e016      	b.n	80008e0 <runBlockOut+0x60c>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 80008b2:	f997 3040 	ldrsb.w	r3, [r7, #64]	; 0x40
 80008b6:	b2db      	uxtb	r3, r3
 80008b8:	3301      	adds	r3, #1
 80008ba:	b2db      	uxtb	r3, r3
 80008bc:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40
 80008c0:	f997 2040 	ldrsb.w	r2, [r7, #64]	; 0x40
 80008c4:	4b2c      	ldr	r3, [pc, #176]	; (8000978 <runBlockOut+0x6a4>)
 80008c6:	f993 3000 	ldrsb.w	r3, [r3]
 80008ca:	4618      	mov	r0, r3
 80008cc:	492b      	ldr	r1, [pc, #172]	; (800097c <runBlockOut+0x6a8>)
 80008ce:	4603      	mov	r3, r0
 80008d0:	009b      	lsls	r3, r3, #2
 80008d2:	4403      	add	r3, r0
 80008d4:	009b      	lsls	r3, r3, #2
 80008d6:	440b      	add	r3, r1
 80008d8:	3301      	adds	r3, #1
 80008da:	781b      	ldrb	r3, [r3, #0]
 80008dc:	429a      	cmp	r2, r3
 80008de:	db9f      	blt.n	8000820 <runBlockOut+0x54c>
					for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80008e0:	f997 3041 	ldrsb.w	r3, [r7, #65]	; 0x41
 80008e4:	b2db      	uxtb	r3, r3
 80008e6:	3301      	adds	r3, #1
 80008e8:	b2db      	uxtb	r3, r3
 80008ea:	f887 3041 	strb.w	r3, [r7, #65]	; 0x41
 80008ee:	f997 2041 	ldrsb.w	r2, [r7, #65]	; 0x41
 80008f2:	4b21      	ldr	r3, [pc, #132]	; (8000978 <runBlockOut+0x6a4>)
 80008f4:	f993 3000 	ldrsb.w	r3, [r3]
 80008f8:	4618      	mov	r0, r3
 80008fa:	4920      	ldr	r1, [pc, #128]	; (800097c <runBlockOut+0x6a8>)
 80008fc:	4603      	mov	r3, r0
 80008fe:	009b      	lsls	r3, r3, #2
 8000900:	4403      	add	r3, r0
 8000902:	009b      	lsls	r3, r3, #2
 8000904:	440b      	add	r3, r1
 8000906:	3301      	adds	r3, #1
 8000908:	781b      	ldrb	r3, [r3, #0]
 800090a:	429a      	cmp	r2, r3
 800090c:	db84      	blt.n	8000818 <runBlockOut+0x544>
				for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 800090e:	f997 3042 	ldrsb.w	r3, [r7, #66]	; 0x42
 8000912:	b2db      	uxtb	r3, r3
 8000914:	3301      	adds	r3, #1
 8000916:	b2db      	uxtb	r3, r3
 8000918:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800091c:	f997 2042 	ldrsb.w	r2, [r7, #66]	; 0x42
 8000920:	4b15      	ldr	r3, [pc, #84]	; (8000978 <runBlockOut+0x6a4>)
 8000922:	f993 3000 	ldrsb.w	r3, [r3]
 8000926:	4618      	mov	r0, r3
 8000928:	4914      	ldr	r1, [pc, #80]	; (800097c <runBlockOut+0x6a8>)
 800092a:	4603      	mov	r3, r0
 800092c:	009b      	lsls	r3, r3, #2
 800092e:	4403      	add	r3, r0
 8000930:	009b      	lsls	r3, r3, #2
 8000932:	440b      	add	r3, r1
 8000934:	3301      	adds	r3, #1
 8000936:	781b      	ldrb	r3, [r3, #0]
 8000938:	429a      	cmp	r2, r3
 800093a:	f6ff af69 	blt.w	8000810 <runBlockOut+0x53c>
							} //end if pieza
						} //end for y
					} //end for z
				} //end for x

				flag_pieza = 1;
 800093e:	4b0b      	ldr	r3, [pc, #44]	; (800096c <runBlockOut+0x698>)
 8000940:	2201      	movs	r2, #1
 8000942:	701a      	strb	r2, [r3, #0]

			} //end if !flag_pieza


			if (flag_gameOver != 0){
 8000944:	4b12      	ldr	r3, [pc, #72]	; (8000990 <runBlockOut+0x6bc>)
 8000946:	781b      	ldrb	r3, [r3, #0]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d048      	beq.n	80009de <runBlockOut+0x70a>
				flag_pieza = 0;
 800094c:	4b07      	ldr	r3, [pc, #28]	; (800096c <runBlockOut+0x698>)
 800094e:	2200      	movs	r2, #0
 8000950:	701a      	strb	r2, [r3, #0]
				flag_updateJuego = 0;
 8000952:	4b0e      	ldr	r3, [pc, #56]	; (800098c <runBlockOut+0x6b8>)
 8000954:	2200      	movs	r2, #0
 8000956:	701a      	strb	r2, [r3, #0]

				//limpia el cubo
				for (uint8_t k = 0; k < 8; k++){
 8000958:	2300      	movs	r3, #0
 800095a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 800095e:	e035      	b.n	80009cc <runBlockOut+0x6f8>
 8000960:	20000258 	.word	0x20000258
 8000964:	2000024a 	.word	0x2000024a
 8000968:	2000024e 	.word	0x2000024e
 800096c:	20000248 	.word	0x20000248
 8000970:	20000358 	.word	0x20000358
 8000974:	66666667 	.word	0x66666667
 8000978:	2000024f 	.word	0x2000024f
 800097c:	20000028 	.word	0x20000028
 8000980:	20000250 	.word	0x20000250
 8000984:	20000251 	.word	0x20000251
 8000988:	20000252 	.word	0x20000252
 800098c:	2000024d 	.word	0x2000024d
 8000990:	2000024c 	.word	0x2000024c
					for (uint8_t j = 0; j < 8; j++){
 8000994:	2300      	movs	r3, #0
 8000996:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 800099a:	e00e      	b.n	80009ba <runBlockOut+0x6e6>
						cube[k][j] =0;
 800099c:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80009a0:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80009a4:	49b1      	ldr	r1, [pc, #708]	; (8000c6c <runBlockOut+0x998>)
 80009a6:	00d2      	lsls	r2, r2, #3
 80009a8:	440a      	add	r2, r1
 80009aa:	4413      	add	r3, r2
 80009ac:	2200      	movs	r2, #0
 80009ae:	701a      	strb	r2, [r3, #0]
					for (uint8_t j = 0; j < 8; j++){
 80009b0:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80009b4:	3301      	adds	r3, #1
 80009b6:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
 80009ba:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80009be:	2b07      	cmp	r3, #7
 80009c0:	d9ec      	bls.n	800099c <runBlockOut+0x6c8>
				for (uint8_t k = 0; k < 8; k++){
 80009c2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80009c6:	3301      	adds	r3, #1
 80009c8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 80009cc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80009d0:	2b07      	cmp	r3, #7
 80009d2:	d9df      	bls.n	8000994 <runBlockOut+0x6c0>
					} //end for j
				} //end for k

				estatus_juego = JUEGO_IDLE;
 80009d4:	4ba6      	ldr	r3, [pc, #664]	; (8000c70 <runBlockOut+0x99c>)
 80009d6:	2200      	movs	r2, #0
 80009d8:	701a      	strb	r2, [r3, #0]
				break;
 80009da:	f001 bcf8 	b.w	80023ce <runBlockOut+0x20fa>
			} //end if flag_gameOver


			estatus_juego = CHECK_MOV_GIROS;
 80009de:	4ba4      	ldr	r3, [pc, #656]	; (8000c70 <runBlockOut+0x99c>)
 80009e0:	2203      	movs	r2, #3
 80009e2:	701a      	strb	r2, [r3, #0]
		break;
 80009e4:	f001 bcf3 	b.w	80023ce <runBlockOut+0x20fa>
		case CHECK_MOV_GIROS:
			switch (entradaJoystick){
 80009e8:	4ba2      	ldr	r3, [pc, #648]	; (8000c74 <runBlockOut+0x9a0>)
 80009ea:	781b      	ldrb	r3, [r3, #0]
 80009ec:	2b34      	cmp	r3, #52	; 0x34
 80009ee:	dc3f      	bgt.n	8000a70 <runBlockOut+0x79c>
 80009f0:	2b31      	cmp	r3, #49	; 0x31
 80009f2:	da2d      	bge.n	8000a50 <runBlockOut+0x77c>

				break;
				case '4': // cae la pieza
					flag_fuerzaCaida = 1;
				default:
				break;
 80009f4:	f001 bab2 	b.w	8001f5c <runBlockOut+0x1c88>
 80009f8:	3b64      	subs	r3, #100	; 0x64
 80009fa:	2b11      	cmp	r3, #17
 80009fc:	f201 82ae 	bhi.w	8001f5c <runBlockOut+0x1c88>
 8000a00:	a201      	add	r2, pc, #4	; (adr r2, 8000a08 <runBlockOut+0x734>)
 8000a02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a06:	bf00      	nop
 8000a08:	08000c2f 	.word	0x08000c2f
 8000a0c:	08001f5d 	.word	0x08001f5d
 8000a10:	08001f5d 	.word	0x08001f5d
 8000a14:	08001f5d 	.word	0x08001f5d
 8000a18:	08001f5d 	.word	0x08001f5d
 8000a1c:	08001f5d 	.word	0x08001f5d
 8000a20:	08001f5d 	.word	0x08001f5d
 8000a24:	08001f5d 	.word	0x08001f5d
 8000a28:	08000e09 	.word	0x08000e09
 8000a2c:	08001f5d 	.word	0x08001f5d
 8000a30:	08001f5d 	.word	0x08001f5d
 8000a34:	08001f5d 	.word	0x08001f5d
 8000a38:	08001f5d 	.word	0x08001f5d
 8000a3c:	08001f5d 	.word	0x08001f5d
 8000a40:	08000fd5 	.word	0x08000fd5
 8000a44:	08001f5d 	.word	0x08001f5d
 8000a48:	08001f5d 	.word	0x08001f5d
 8000a4c:	08000a7f 	.word	0x08000a7f
 8000a50:	3b31      	subs	r3, #49	; 0x31
 8000a52:	2b03      	cmp	r3, #3
 8000a54:	f201 8282 	bhi.w	8001f5c <runBlockOut+0x1c88>
 8000a58:	a201      	add	r2, pc, #4	; (adr r2, 8000a60 <runBlockOut+0x78c>)
 8000a5a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000a5e:	bf00      	nop
 8000a60:	08001187 	.word	0x08001187
 8000a64:	08001631 	.word	0x08001631
 8000a68:	08001ac7 	.word	0x08001ac7
 8000a6c:	08001f57 	.word	0x08001f57
 8000a70:	2b75      	cmp	r3, #117	; 0x75
 8000a72:	f301 8273 	bgt.w	8001f5c <runBlockOut+0x1c88>
 8000a76:	2b64      	cmp	r3, #100	; 0x64
 8000a78:	dabe      	bge.n	80009f8 <runBlockOut+0x724>
 8000a7a:	f001 ba6f 	b.w	8001f5c <runBlockOut+0x1c88>
					if (pos_piezaY < 7){
 8000a7e:	4b7e      	ldr	r3, [pc, #504]	; (8000c78 <runBlockOut+0x9a4>)
 8000a80:	f993 3000 	ldrsb.w	r3, [r3]
 8000a84:	2b06      	cmp	r3, #6
 8000a86:	f301 826b 	bgt.w	8001f60 <runBlockOut+0x1c8c>
						pos_piezaY++;
 8000a8a:	4b7b      	ldr	r3, [pc, #492]	; (8000c78 <runBlockOut+0x9a4>)
 8000a8c:	f993 3000 	ldrsb.w	r3, [r3]
 8000a90:	b2db      	uxtb	r3, r3
 8000a92:	3301      	adds	r3, #1
 8000a94:	b2db      	uxtb	r3, r3
 8000a96:	b25a      	sxtb	r2, r3
 8000a98:	4b77      	ldr	r3, [pc, #476]	; (8000c78 <runBlockOut+0x9a4>)
 8000a9a:	701a      	strb	r2, [r3, #0]
						flag_updateJuego = 1;
 8000a9c:	4b77      	ldr	r3, [pc, #476]	; (8000c7c <runBlockOut+0x9a8>)
 8000a9e:	2201      	movs	r2, #1
 8000aa0:	701a      	strb	r2, [r3, #0]
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8000aa8:	e0ae      	b.n	8000c08 <runBlockOut+0x934>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000aaa:	2300      	movs	r3, #0
 8000aac:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8000ab0:	e092      	b.n	8000bd8 <runBlockOut+0x904>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8000ab8:	e076      	b.n	8000ba8 <runBlockOut+0x8d4>
									if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){ //comprueba solo las partes llenas de la matriz de la pieza
 8000aba:	4b71      	ldr	r3, [pc, #452]	; (8000c80 <runBlockOut+0x9ac>)
 8000abc:	f993 3000 	ldrsb.w	r3, [r3]
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4a70      	ldr	r2, [pc, #448]	; (8000c84 <runBlockOut+0x9b0>)
 8000ac4:	460b      	mov	r3, r1
 8000ac6:	009b      	lsls	r3, r3, #2
 8000ac8:	440b      	add	r3, r1
 8000aca:	009b      	lsls	r3, r3, #2
 8000acc:	4413      	add	r3, r2
 8000ace:	3304      	adds	r3, #4
 8000ad0:	681a      	ldr	r2, [r3, #0]
 8000ad2:	f997 303c 	ldrsb.w	r3, [r7, #60]	; 0x3c
 8000ad6:	009b      	lsls	r3, r3, #2
 8000ad8:	4413      	add	r3, r2
 8000ada:	681a      	ldr	r2, [r3, #0]
 8000adc:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8000ae0:	4413      	add	r3, r2
 8000ae2:	781b      	ldrb	r3, [r3, #0]
 8000ae4:	461a      	mov	r2, r3
 8000ae6:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 8000aea:	fa42 f303 	asr.w	r3, r2, r3
 8000aee:	f003 0301 	and.w	r3, r3, #1
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d051      	beq.n	8000b9a <runBlockOut+0x8c6>
										if (j + pos_piezaY > 7){ //pregunta si la pieza se salió del cubo
 8000af6:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8000afa:	4a5f      	ldr	r2, [pc, #380]	; (8000c78 <runBlockOut+0x9a4>)
 8000afc:	f992 2000 	ldrsb.w	r2, [r2]
 8000b00:	4413      	add	r3, r2
 8000b02:	2b07      	cmp	r3, #7
 8000b04:	dd15      	ble.n	8000b32 <runBlockOut+0x85e>
											pos_piezaY--;
 8000b06:	4b5c      	ldr	r3, [pc, #368]	; (8000c78 <runBlockOut+0x9a4>)
 8000b08:	f993 3000 	ldrsb.w	r3, [r3]
 8000b0c:	b2db      	uxtb	r3, r3
 8000b0e:	3b01      	subs	r3, #1
 8000b10:	b2db      	uxtb	r3, r3
 8000b12:	b25a      	sxtb	r2, r3
 8000b14:	4b58      	ldr	r3, [pc, #352]	; (8000c78 <runBlockOut+0x9a4>)
 8000b16:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000b18:	4b58      	ldr	r3, [pc, #352]	; (8000c7c <runBlockOut+0x9a8>)
 8000b1a:	2200      	movs	r2, #0
 8000b1c:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000b1e:	230a      	movs	r3, #10
 8000b20:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
											j = 10;
 8000b24:	230a      	movs	r3, #10
 8000b26:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
											k = 10;
 8000b2a:	230a      	movs	r3, #10
 8000b2c:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
											break; //sale del for o del case??
 8000b30:	e04b      	b.n	8000bca <runBlockOut+0x8f6>
										}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) ))){ //pregunta si la pieza está en una celda ocupada
 8000b32:	f997 303c 	ldrsb.w	r3, [r7, #60]	; 0x3c
 8000b36:	4a54      	ldr	r2, [pc, #336]	; (8000c88 <runBlockOut+0x9b4>)
 8000b38:	f992 2000 	ldrsb.w	r2, [r2]
 8000b3c:	441a      	add	r2, r3
 8000b3e:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8000b42:	494d      	ldr	r1, [pc, #308]	; (8000c78 <runBlockOut+0x9a4>)
 8000b44:	f991 1000 	ldrsb.w	r1, [r1]
 8000b48:	440b      	add	r3, r1
 8000b4a:	4950      	ldr	r1, [pc, #320]	; (8000c8c <runBlockOut+0x9b8>)
 8000b4c:	00d2      	lsls	r2, r2, #3
 8000b4e:	440a      	add	r2, r1
 8000b50:	4413      	add	r3, r2
 8000b52:	781b      	ldrb	r3, [r3, #0]
 8000b54:	4619      	mov	r1, r3
 8000b56:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 8000b5a:	4a4d      	ldr	r2, [pc, #308]	; (8000c90 <runBlockOut+0x9bc>)
 8000b5c:	f992 2000 	ldrsb.w	r2, [r2]
 8000b60:	4413      	add	r3, r2
 8000b62:	fa41 f303 	asr.w	r3, r1, r3
 8000b66:	f003 0301 	and.w	r3, r3, #1
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d015      	beq.n	8000b9a <runBlockOut+0x8c6>
											pos_piezaY--;
 8000b6e:	4b42      	ldr	r3, [pc, #264]	; (8000c78 <runBlockOut+0x9a4>)
 8000b70:	f993 3000 	ldrsb.w	r3, [r3]
 8000b74:	b2db      	uxtb	r3, r3
 8000b76:	3b01      	subs	r3, #1
 8000b78:	b2db      	uxtb	r3, r3
 8000b7a:	b25a      	sxtb	r2, r3
 8000b7c:	4b3e      	ldr	r3, [pc, #248]	; (8000c78 <runBlockOut+0x9a4>)
 8000b7e:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000b80:	4b3e      	ldr	r3, [pc, #248]	; (8000c7c <runBlockOut+0x9a8>)
 8000b82:	2200      	movs	r2, #0
 8000b84:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000b86:	230a      	movs	r3, #10
 8000b88:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
											j = 10;
 8000b8c:	230a      	movs	r3, #10
 8000b8e:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
											k = 10;
 8000b92:	230a      	movs	r3, #10
 8000b94:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
											break; //sale del for o del case??
 8000b98:	e017      	b.n	8000bca <runBlockOut+0x8f6>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000b9a:	f997 303b 	ldrsb.w	r3, [r7, #59]	; 0x3b
 8000b9e:	b2db      	uxtb	r3, r3
 8000ba0:	3301      	adds	r3, #1
 8000ba2:	b2db      	uxtb	r3, r3
 8000ba4:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 8000ba8:	f997 203b 	ldrsb.w	r2, [r7, #59]	; 0x3b
 8000bac:	4b34      	ldr	r3, [pc, #208]	; (8000c80 <runBlockOut+0x9ac>)
 8000bae:	f993 3000 	ldrsb.w	r3, [r3]
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	4933      	ldr	r1, [pc, #204]	; (8000c84 <runBlockOut+0x9b0>)
 8000bb6:	4603      	mov	r3, r0
 8000bb8:	009b      	lsls	r3, r3, #2
 8000bba:	4403      	add	r3, r0
 8000bbc:	009b      	lsls	r3, r3, #2
 8000bbe:	440b      	add	r3, r1
 8000bc0:	3301      	adds	r3, #1
 8000bc2:	781b      	ldrb	r3, [r3, #0]
 8000bc4:	429a      	cmp	r2, r3
 8000bc6:	f6ff af78 	blt.w	8000aba <runBlockOut+0x7e6>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000bca:	f997 303c 	ldrsb.w	r3, [r7, #60]	; 0x3c
 8000bce:	b2db      	uxtb	r3, r3
 8000bd0:	3301      	adds	r3, #1
 8000bd2:	b2db      	uxtb	r3, r3
 8000bd4:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
 8000bd8:	f997 203c 	ldrsb.w	r2, [r7, #60]	; 0x3c
 8000bdc:	4b28      	ldr	r3, [pc, #160]	; (8000c80 <runBlockOut+0x9ac>)
 8000bde:	f993 3000 	ldrsb.w	r3, [r3]
 8000be2:	4618      	mov	r0, r3
 8000be4:	4927      	ldr	r1, [pc, #156]	; (8000c84 <runBlockOut+0x9b0>)
 8000be6:	4603      	mov	r3, r0
 8000be8:	009b      	lsls	r3, r3, #2
 8000bea:	4403      	add	r3, r0
 8000bec:	009b      	lsls	r3, r3, #2
 8000bee:	440b      	add	r3, r1
 8000bf0:	3301      	adds	r3, #1
 8000bf2:	781b      	ldrb	r3, [r3, #0]
 8000bf4:	429a      	cmp	r2, r3
 8000bf6:	f6ff af5c 	blt.w	8000ab2 <runBlockOut+0x7de>
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000bfa:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 8000bfe:	b2db      	uxtb	r3, r3
 8000c00:	3301      	adds	r3, #1
 8000c02:	b2db      	uxtb	r3, r3
 8000c04:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
 8000c08:	f997 203d 	ldrsb.w	r2, [r7, #61]	; 0x3d
 8000c0c:	4b1c      	ldr	r3, [pc, #112]	; (8000c80 <runBlockOut+0x9ac>)
 8000c0e:	f993 3000 	ldrsb.w	r3, [r3]
 8000c12:	4618      	mov	r0, r3
 8000c14:	491b      	ldr	r1, [pc, #108]	; (8000c84 <runBlockOut+0x9b0>)
 8000c16:	4603      	mov	r3, r0
 8000c18:	009b      	lsls	r3, r3, #2
 8000c1a:	4403      	add	r3, r0
 8000c1c:	009b      	lsls	r3, r3, #2
 8000c1e:	440b      	add	r3, r1
 8000c20:	3301      	adds	r3, #1
 8000c22:	781b      	ldrb	r3, [r3, #0]
 8000c24:	429a      	cmp	r2, r3
 8000c26:	f6ff af40 	blt.w	8000aaa <runBlockOut+0x7d6>
				break;
 8000c2a:	f001 b999 	b.w	8001f60 <runBlockOut+0x1c8c>
					if (pos_piezaY > -2){
 8000c2e:	4b12      	ldr	r3, [pc, #72]	; (8000c78 <runBlockOut+0x9a4>)
 8000c30:	f993 3000 	ldrsb.w	r3, [r3]
 8000c34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000c38:	f2c1 8194 	blt.w	8001f64 <runBlockOut+0x1c90>
						pos_piezaY--;
 8000c3c:	4b0e      	ldr	r3, [pc, #56]	; (8000c78 <runBlockOut+0x9a4>)
 8000c3e:	f993 3000 	ldrsb.w	r3, [r3]
 8000c42:	b2db      	uxtb	r3, r3
 8000c44:	3b01      	subs	r3, #1
 8000c46:	b2db      	uxtb	r3, r3
 8000c48:	b25a      	sxtb	r2, r3
 8000c4a:	4b0b      	ldr	r3, [pc, #44]	; (8000c78 <runBlockOut+0x9a4>)
 8000c4c:	701a      	strb	r2, [r3, #0]
						flag_updateJuego = 1;
 8000c4e:	4b0b      	ldr	r3, [pc, #44]	; (8000c7c <runBlockOut+0x9a8>)
 8000c50:	2201      	movs	r2, #1
 8000c52:	701a      	strb	r2, [r3, #0]
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000c54:	2300      	movs	r3, #0
 8000c56:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 8000c5a:	e0c2      	b.n	8000de2 <runBlockOut+0xb0e>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8000c62:	e0a6      	b.n	8000db2 <runBlockOut+0xade>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000c64:	2300      	movs	r3, #0
 8000c66:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 8000c6a:	e08a      	b.n	8000d82 <runBlockOut+0xaae>
 8000c6c:	20000304 	.word	0x20000304
 8000c70:	2000024e 	.word	0x2000024e
 8000c74:	20000253 	.word	0x20000253
 8000c78:	20000251 	.word	0x20000251
 8000c7c:	2000024d 	.word	0x2000024d
 8000c80:	2000024f 	.word	0x2000024f
 8000c84:	20000028 	.word	0x20000028
 8000c88:	20000252 	.word	0x20000252
 8000c8c:	20000258 	.word	0x20000258
 8000c90:	20000250 	.word	0x20000250
									if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){ //comprueba solo las partes llenas de la matriz de la pieza
 8000c94:	4ba3      	ldr	r3, [pc, #652]	; (8000f24 <runBlockOut+0xc50>)
 8000c96:	f993 3000 	ldrsb.w	r3, [r3]
 8000c9a:	4619      	mov	r1, r3
 8000c9c:	4aa2      	ldr	r2, [pc, #648]	; (8000f28 <runBlockOut+0xc54>)
 8000c9e:	460b      	mov	r3, r1
 8000ca0:	009b      	lsls	r3, r3, #2
 8000ca2:	440b      	add	r3, r1
 8000ca4:	009b      	lsls	r3, r3, #2
 8000ca6:	4413      	add	r3, r2
 8000ca8:	3304      	adds	r3, #4
 8000caa:	681a      	ldr	r2, [r3, #0]
 8000cac:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 8000cb0:	009b      	lsls	r3, r3, #2
 8000cb2:	4413      	add	r3, r2
 8000cb4:	681a      	ldr	r2, [r3, #0]
 8000cb6:	f997 3038 	ldrsb.w	r3, [r7, #56]	; 0x38
 8000cba:	4413      	add	r3, r2
 8000cbc:	781b      	ldrb	r3, [r3, #0]
 8000cbe:	461a      	mov	r2, r3
 8000cc0:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 8000cc4:	fa42 f303 	asr.w	r3, r2, r3
 8000cc8:	f003 0301 	and.w	r3, r3, #1
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	d051      	beq.n	8000d74 <runBlockOut+0xaa0>
										if (j + pos_piezaY < 0){ //pregunta si la pieza se salió del cubo
 8000cd0:	f997 3038 	ldrsb.w	r3, [r7, #56]	; 0x38
 8000cd4:	4a95      	ldr	r2, [pc, #596]	; (8000f2c <runBlockOut+0xc58>)
 8000cd6:	f992 2000 	ldrsb.w	r2, [r2]
 8000cda:	4413      	add	r3, r2
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	da15      	bge.n	8000d0c <runBlockOut+0xa38>
											pos_piezaY++;
 8000ce0:	4b92      	ldr	r3, [pc, #584]	; (8000f2c <runBlockOut+0xc58>)
 8000ce2:	f993 3000 	ldrsb.w	r3, [r3]
 8000ce6:	b2db      	uxtb	r3, r3
 8000ce8:	3301      	adds	r3, #1
 8000cea:	b2db      	uxtb	r3, r3
 8000cec:	b25a      	sxtb	r2, r3
 8000cee:	4b8f      	ldr	r3, [pc, #572]	; (8000f2c <runBlockOut+0xc58>)
 8000cf0:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000cf2:	4b8f      	ldr	r3, [pc, #572]	; (8000f30 <runBlockOut+0xc5c>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000cf8:	230a      	movs	r3, #10
 8000cfa:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
											j = 10;
 8000cfe:	230a      	movs	r3, #10
 8000d00:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
											k = 10;
 8000d04:	230a      	movs	r3, #10
 8000d06:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
											break; //sale del for o del case??
 8000d0a:	e04b      	b.n	8000da4 <runBlockOut+0xad0>
										}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){ //pregunta si la pieza está en una celda ocupada
 8000d0c:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 8000d10:	4a88      	ldr	r2, [pc, #544]	; (8000f34 <runBlockOut+0xc60>)
 8000d12:	f992 2000 	ldrsb.w	r2, [r2]
 8000d16:	441a      	add	r2, r3
 8000d18:	f997 3038 	ldrsb.w	r3, [r7, #56]	; 0x38
 8000d1c:	4983      	ldr	r1, [pc, #524]	; (8000f2c <runBlockOut+0xc58>)
 8000d1e:	f991 1000 	ldrsb.w	r1, [r1]
 8000d22:	440b      	add	r3, r1
 8000d24:	4984      	ldr	r1, [pc, #528]	; (8000f38 <runBlockOut+0xc64>)
 8000d26:	00d2      	lsls	r2, r2, #3
 8000d28:	440a      	add	r2, r1
 8000d2a:	4413      	add	r3, r2
 8000d2c:	781b      	ldrb	r3, [r3, #0]
 8000d2e:	4619      	mov	r1, r3
 8000d30:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 8000d34:	4a81      	ldr	r2, [pc, #516]	; (8000f3c <runBlockOut+0xc68>)
 8000d36:	f992 2000 	ldrsb.w	r2, [r2]
 8000d3a:	4413      	add	r3, r2
 8000d3c:	fa41 f303 	asr.w	r3, r1, r3
 8000d40:	f003 0301 	and.w	r3, r3, #1
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d015      	beq.n	8000d74 <runBlockOut+0xaa0>
											pos_piezaY++;
 8000d48:	4b78      	ldr	r3, [pc, #480]	; (8000f2c <runBlockOut+0xc58>)
 8000d4a:	f993 3000 	ldrsb.w	r3, [r3]
 8000d4e:	b2db      	uxtb	r3, r3
 8000d50:	3301      	adds	r3, #1
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	b25a      	sxtb	r2, r3
 8000d56:	4b75      	ldr	r3, [pc, #468]	; (8000f2c <runBlockOut+0xc58>)
 8000d58:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000d5a:	4b75      	ldr	r3, [pc, #468]	; (8000f30 <runBlockOut+0xc5c>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000d60:	230a      	movs	r3, #10
 8000d62:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
											j = 10;
 8000d66:	230a      	movs	r3, #10
 8000d68:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
											k = 10;
 8000d6c:	230a      	movs	r3, #10
 8000d6e:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
											break; //sale del for o del case??
 8000d72:	e017      	b.n	8000da4 <runBlockOut+0xad0>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000d74:	f997 3038 	ldrsb.w	r3, [r7, #56]	; 0x38
 8000d78:	b2db      	uxtb	r3, r3
 8000d7a:	3301      	adds	r3, #1
 8000d7c:	b2db      	uxtb	r3, r3
 8000d7e:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
 8000d82:	f997 2038 	ldrsb.w	r2, [r7, #56]	; 0x38
 8000d86:	4b67      	ldr	r3, [pc, #412]	; (8000f24 <runBlockOut+0xc50>)
 8000d88:	f993 3000 	ldrsb.w	r3, [r3]
 8000d8c:	4618      	mov	r0, r3
 8000d8e:	4966      	ldr	r1, [pc, #408]	; (8000f28 <runBlockOut+0xc54>)
 8000d90:	4603      	mov	r3, r0
 8000d92:	009b      	lsls	r3, r3, #2
 8000d94:	4403      	add	r3, r0
 8000d96:	009b      	lsls	r3, r3, #2
 8000d98:	440b      	add	r3, r1
 8000d9a:	3301      	adds	r3, #1
 8000d9c:	781b      	ldrb	r3, [r3, #0]
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	f6ff af78 	blt.w	8000c94 <runBlockOut+0x9c0>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000da4:	f997 3039 	ldrsb.w	r3, [r7, #57]	; 0x39
 8000da8:	b2db      	uxtb	r3, r3
 8000daa:	3301      	adds	r3, #1
 8000dac:	b2db      	uxtb	r3, r3
 8000dae:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
 8000db2:	f997 2039 	ldrsb.w	r2, [r7, #57]	; 0x39
 8000db6:	4b5b      	ldr	r3, [pc, #364]	; (8000f24 <runBlockOut+0xc50>)
 8000db8:	f993 3000 	ldrsb.w	r3, [r3]
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	495a      	ldr	r1, [pc, #360]	; (8000f28 <runBlockOut+0xc54>)
 8000dc0:	4603      	mov	r3, r0
 8000dc2:	009b      	lsls	r3, r3, #2
 8000dc4:	4403      	add	r3, r0
 8000dc6:	009b      	lsls	r3, r3, #2
 8000dc8:	440b      	add	r3, r1
 8000dca:	3301      	adds	r3, #1
 8000dcc:	781b      	ldrb	r3, [r3, #0]
 8000dce:	429a      	cmp	r2, r3
 8000dd0:	f6ff af48 	blt.w	8000c64 <runBlockOut+0x990>
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000dd4:	f997 303a 	ldrsb.w	r3, [r7, #58]	; 0x3a
 8000dd8:	b2db      	uxtb	r3, r3
 8000dda:	3301      	adds	r3, #1
 8000ddc:	b2db      	uxtb	r3, r3
 8000dde:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
 8000de2:	f997 203a 	ldrsb.w	r2, [r7, #58]	; 0x3a
 8000de6:	4b4f      	ldr	r3, [pc, #316]	; (8000f24 <runBlockOut+0xc50>)
 8000de8:	f993 3000 	ldrsb.w	r3, [r3]
 8000dec:	4618      	mov	r0, r3
 8000dee:	494e      	ldr	r1, [pc, #312]	; (8000f28 <runBlockOut+0xc54>)
 8000df0:	4603      	mov	r3, r0
 8000df2:	009b      	lsls	r3, r3, #2
 8000df4:	4403      	add	r3, r0
 8000df6:	009b      	lsls	r3, r3, #2
 8000df8:	440b      	add	r3, r1
 8000dfa:	3301      	adds	r3, #1
 8000dfc:	781b      	ldrb	r3, [r3, #0]
 8000dfe:	429a      	cmp	r2, r3
 8000e00:	f6ff af2c 	blt.w	8000c5c <runBlockOut+0x988>
				break;
 8000e04:	f001 b8ae 	b.w	8001f64 <runBlockOut+0x1c90>
					if (pos_piezaX < 7){
 8000e08:	4b4c      	ldr	r3, [pc, #304]	; (8000f3c <runBlockOut+0xc68>)
 8000e0a:	f993 3000 	ldrsb.w	r3, [r3]
 8000e0e:	2b06      	cmp	r3, #6
 8000e10:	f301 80aa 	bgt.w	8001f68 <runBlockOut+0x1c94>
						pos_piezaX++;
 8000e14:	4b49      	ldr	r3, [pc, #292]	; (8000f3c <runBlockOut+0xc68>)
 8000e16:	f993 3000 	ldrsb.w	r3, [r3]
 8000e1a:	b2db      	uxtb	r3, r3
 8000e1c:	3301      	adds	r3, #1
 8000e1e:	b2db      	uxtb	r3, r3
 8000e20:	b25a      	sxtb	r2, r3
 8000e22:	4b46      	ldr	r3, [pc, #280]	; (8000f3c <runBlockOut+0xc68>)
 8000e24:	701a      	strb	r2, [r3, #0]
						flag_updateJuego = 1;
 8000e26:	4b42      	ldr	r3, [pc, #264]	; (8000f30 <runBlockOut+0xc5c>)
 8000e28:	2201      	movs	r2, #1
 8000e2a:	701a      	strb	r2, [r3, #0]
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000e32:	e0bc      	b.n	8000fae <runBlockOut+0xcda>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000e34:	2300      	movs	r3, #0
 8000e36:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8000e3a:	e0a0      	b.n	8000f7e <runBlockOut+0xcaa>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000e3c:	2300      	movs	r3, #0
 8000e3e:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8000e42:	e084      	b.n	8000f4e <runBlockOut+0xc7a>
									if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){ //comprueba solo las partes llenas de la matriz de la pieza
 8000e44:	4b37      	ldr	r3, [pc, #220]	; (8000f24 <runBlockOut+0xc50>)
 8000e46:	f993 3000 	ldrsb.w	r3, [r3]
 8000e4a:	4619      	mov	r1, r3
 8000e4c:	4a36      	ldr	r2, [pc, #216]	; (8000f28 <runBlockOut+0xc54>)
 8000e4e:	460b      	mov	r3, r1
 8000e50:	009b      	lsls	r3, r3, #2
 8000e52:	440b      	add	r3, r1
 8000e54:	009b      	lsls	r3, r3, #2
 8000e56:	4413      	add	r3, r2
 8000e58:	3304      	adds	r3, #4
 8000e5a:	681a      	ldr	r2, [r3, #0]
 8000e5c:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8000e60:	009b      	lsls	r3, r3, #2
 8000e62:	4413      	add	r3, r2
 8000e64:	681a      	ldr	r2, [r3, #0]
 8000e66:	f997 3035 	ldrsb.w	r3, [r7, #53]	; 0x35
 8000e6a:	4413      	add	r3, r2
 8000e6c:	781b      	ldrb	r3, [r3, #0]
 8000e6e:	461a      	mov	r2, r3
 8000e70:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8000e74:	fa42 f303 	asr.w	r3, r2, r3
 8000e78:	f003 0301 	and.w	r3, r3, #1
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d05f      	beq.n	8000f40 <runBlockOut+0xc6c>
										if (i + pos_piezaX > 7){ //pregunta si la pieza se salió del cubo
 8000e80:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8000e84:	4a2d      	ldr	r2, [pc, #180]	; (8000f3c <runBlockOut+0xc68>)
 8000e86:	f992 2000 	ldrsb.w	r2, [r2]
 8000e8a:	4413      	add	r3, r2
 8000e8c:	2b07      	cmp	r3, #7
 8000e8e:	dd15      	ble.n	8000ebc <runBlockOut+0xbe8>
											pos_piezaX--;
 8000e90:	4b2a      	ldr	r3, [pc, #168]	; (8000f3c <runBlockOut+0xc68>)
 8000e92:	f993 3000 	ldrsb.w	r3, [r3]
 8000e96:	b2db      	uxtb	r3, r3
 8000e98:	3b01      	subs	r3, #1
 8000e9a:	b2db      	uxtb	r3, r3
 8000e9c:	b25a      	sxtb	r2, r3
 8000e9e:	4b27      	ldr	r3, [pc, #156]	; (8000f3c <runBlockOut+0xc68>)
 8000ea0:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000ea2:	4b23      	ldr	r3, [pc, #140]	; (8000f30 <runBlockOut+0xc5c>)
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000ea8:	230a      	movs	r3, #10
 8000eaa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
											j = 10;
 8000eae:	230a      	movs	r3, #10
 8000eb0:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
											k = 10;
 8000eb4:	230a      	movs	r3, #10
 8000eb6:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
											break; //sale del for o del case??
 8000eba:	e059      	b.n	8000f70 <runBlockOut+0xc9c>
										}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){ //pregunta si la pieza está en una celda ocupada
 8000ebc:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8000ec0:	4a1c      	ldr	r2, [pc, #112]	; (8000f34 <runBlockOut+0xc60>)
 8000ec2:	f992 2000 	ldrsb.w	r2, [r2]
 8000ec6:	441a      	add	r2, r3
 8000ec8:	f997 3035 	ldrsb.w	r3, [r7, #53]	; 0x35
 8000ecc:	4917      	ldr	r1, [pc, #92]	; (8000f2c <runBlockOut+0xc58>)
 8000ece:	f991 1000 	ldrsb.w	r1, [r1]
 8000ed2:	440b      	add	r3, r1
 8000ed4:	4918      	ldr	r1, [pc, #96]	; (8000f38 <runBlockOut+0xc64>)
 8000ed6:	00d2      	lsls	r2, r2, #3
 8000ed8:	440a      	add	r2, r1
 8000eda:	4413      	add	r3, r2
 8000edc:	781b      	ldrb	r3, [r3, #0]
 8000ede:	4619      	mov	r1, r3
 8000ee0:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8000ee4:	4a15      	ldr	r2, [pc, #84]	; (8000f3c <runBlockOut+0xc68>)
 8000ee6:	f992 2000 	ldrsb.w	r2, [r2]
 8000eea:	4413      	add	r3, r2
 8000eec:	fa41 f303 	asr.w	r3, r1, r3
 8000ef0:	f003 0301 	and.w	r3, r3, #1
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d023      	beq.n	8000f40 <runBlockOut+0xc6c>
											pos_piezaX--;
 8000ef8:	4b10      	ldr	r3, [pc, #64]	; (8000f3c <runBlockOut+0xc68>)
 8000efa:	f993 3000 	ldrsb.w	r3, [r3]
 8000efe:	b2db      	uxtb	r3, r3
 8000f00:	3b01      	subs	r3, #1
 8000f02:	b2db      	uxtb	r3, r3
 8000f04:	b25a      	sxtb	r2, r3
 8000f06:	4b0d      	ldr	r3, [pc, #52]	; (8000f3c <runBlockOut+0xc68>)
 8000f08:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8000f0a:	4b09      	ldr	r3, [pc, #36]	; (8000f30 <runBlockOut+0xc5c>)
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	701a      	strb	r2, [r3, #0]
											i = 10;
 8000f10:	230a      	movs	r3, #10
 8000f12:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
											j = 10;
 8000f16:	230a      	movs	r3, #10
 8000f18:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
											k = 10;
 8000f1c:	230a      	movs	r3, #10
 8000f1e:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
											break; //sale del for o del case??
 8000f22:	e025      	b.n	8000f70 <runBlockOut+0xc9c>
 8000f24:	2000024f 	.word	0x2000024f
 8000f28:	20000028 	.word	0x20000028
 8000f2c:	20000251 	.word	0x20000251
 8000f30:	2000024d 	.word	0x2000024d
 8000f34:	20000252 	.word	0x20000252
 8000f38:	20000258 	.word	0x20000258
 8000f3c:	20000250 	.word	0x20000250
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8000f40:	f997 3035 	ldrsb.w	r3, [r7, #53]	; 0x35
 8000f44:	b2db      	uxtb	r3, r3
 8000f46:	3301      	adds	r3, #1
 8000f48:	b2db      	uxtb	r3, r3
 8000f4a:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
 8000f4e:	f997 2035 	ldrsb.w	r2, [r7, #53]	; 0x35
 8000f52:	4bc5      	ldr	r3, [pc, #788]	; (8001268 <runBlockOut+0xf94>)
 8000f54:	f993 3000 	ldrsb.w	r3, [r3]
 8000f58:	4618      	mov	r0, r3
 8000f5a:	49c4      	ldr	r1, [pc, #784]	; (800126c <runBlockOut+0xf98>)
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	009b      	lsls	r3, r3, #2
 8000f60:	4403      	add	r3, r0
 8000f62:	009b      	lsls	r3, r3, #2
 8000f64:	440b      	add	r3, r1
 8000f66:	3301      	adds	r3, #1
 8000f68:	781b      	ldrb	r3, [r3, #0]
 8000f6a:	429a      	cmp	r2, r3
 8000f6c:	f6ff af6a 	blt.w	8000e44 <runBlockOut+0xb70>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8000f70:	f997 3036 	ldrsb.w	r3, [r7, #54]	; 0x36
 8000f74:	b2db      	uxtb	r3, r3
 8000f76:	3301      	adds	r3, #1
 8000f78:	b2db      	uxtb	r3, r3
 8000f7a:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
 8000f7e:	f997 2036 	ldrsb.w	r2, [r7, #54]	; 0x36
 8000f82:	4bb9      	ldr	r3, [pc, #740]	; (8001268 <runBlockOut+0xf94>)
 8000f84:	f993 3000 	ldrsb.w	r3, [r3]
 8000f88:	4618      	mov	r0, r3
 8000f8a:	49b8      	ldr	r1, [pc, #736]	; (800126c <runBlockOut+0xf98>)
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	009b      	lsls	r3, r3, #2
 8000f90:	4403      	add	r3, r0
 8000f92:	009b      	lsls	r3, r3, #2
 8000f94:	440b      	add	r3, r1
 8000f96:	3301      	adds	r3, #1
 8000f98:	781b      	ldrb	r3, [r3, #0]
 8000f9a:	429a      	cmp	r2, r3
 8000f9c:	f6ff af4e 	blt.w	8000e3c <runBlockOut+0xb68>
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000fa0:	f997 3037 	ldrsb.w	r3, [r7, #55]	; 0x37
 8000fa4:	b2db      	uxtb	r3, r3
 8000fa6:	3301      	adds	r3, #1
 8000fa8:	b2db      	uxtb	r3, r3
 8000faa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
 8000fae:	f997 2037 	ldrsb.w	r2, [r7, #55]	; 0x37
 8000fb2:	4bad      	ldr	r3, [pc, #692]	; (8001268 <runBlockOut+0xf94>)
 8000fb4:	f993 3000 	ldrsb.w	r3, [r3]
 8000fb8:	4618      	mov	r0, r3
 8000fba:	49ac      	ldr	r1, [pc, #688]	; (800126c <runBlockOut+0xf98>)
 8000fbc:	4603      	mov	r3, r0
 8000fbe:	009b      	lsls	r3, r3, #2
 8000fc0:	4403      	add	r3, r0
 8000fc2:	009b      	lsls	r3, r3, #2
 8000fc4:	440b      	add	r3, r1
 8000fc6:	3301      	adds	r3, #1
 8000fc8:	781b      	ldrb	r3, [r3, #0]
 8000fca:	429a      	cmp	r2, r3
 8000fcc:	f6ff af32 	blt.w	8000e34 <runBlockOut+0xb60>
				break;
 8000fd0:	f000 bfca 	b.w	8001f68 <runBlockOut+0x1c94>
					if (pos_piezaX > -2){
 8000fd4:	4ba6      	ldr	r3, [pc, #664]	; (8001270 <runBlockOut+0xf9c>)
 8000fd6:	f993 3000 	ldrsb.w	r3, [r3]
 8000fda:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000fde:	f2c0 87c5 	blt.w	8001f6c <runBlockOut+0x1c98>
						pos_piezaX--;
 8000fe2:	4ba3      	ldr	r3, [pc, #652]	; (8001270 <runBlockOut+0xf9c>)
 8000fe4:	f993 3000 	ldrsb.w	r3, [r3]
 8000fe8:	b2db      	uxtb	r3, r3
 8000fea:	3b01      	subs	r3, #1
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	b25a      	sxtb	r2, r3
 8000ff0:	4b9f      	ldr	r3, [pc, #636]	; (8001270 <runBlockOut+0xf9c>)
 8000ff2:	701a      	strb	r2, [r3, #0]
						flag_updateJuego = 1;
 8000ff4:	4b9f      	ldr	r3, [pc, #636]	; (8001274 <runBlockOut+0xfa0>)
 8000ff6:	2201      	movs	r2, #1
 8000ff8:	701a      	strb	r2, [r3, #0]
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8001000:	e0ae      	b.n	8001160 <runBlockOut+0xe8c>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001002:	2300      	movs	r3, #0
 8001004:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8001008:	e092      	b.n	8001130 <runBlockOut+0xe5c>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 800100a:	2300      	movs	r3, #0
 800100c:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8001010:	e076      	b.n	8001100 <runBlockOut+0xe2c>
									if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){ //comprueba solo las partes llenas de la matriz de la pieza
 8001012:	4b95      	ldr	r3, [pc, #596]	; (8001268 <runBlockOut+0xf94>)
 8001014:	f993 3000 	ldrsb.w	r3, [r3]
 8001018:	4619      	mov	r1, r3
 800101a:	4a94      	ldr	r2, [pc, #592]	; (800126c <runBlockOut+0xf98>)
 800101c:	460b      	mov	r3, r1
 800101e:	009b      	lsls	r3, r3, #2
 8001020:	440b      	add	r3, r1
 8001022:	009b      	lsls	r3, r3, #2
 8001024:	4413      	add	r3, r2
 8001026:	3304      	adds	r3, #4
 8001028:	681a      	ldr	r2, [r3, #0]
 800102a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800102e:	009b      	lsls	r3, r3, #2
 8001030:	4413      	add	r3, r2
 8001032:	681a      	ldr	r2, [r3, #0]
 8001034:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 8001038:	4413      	add	r3, r2
 800103a:	781b      	ldrb	r3, [r3, #0]
 800103c:	461a      	mov	r2, r3
 800103e:	f997 3034 	ldrsb.w	r3, [r7, #52]	; 0x34
 8001042:	fa42 f303 	asr.w	r3, r2, r3
 8001046:	f003 0301 	and.w	r3, r3, #1
 800104a:	2b00      	cmp	r3, #0
 800104c:	d051      	beq.n	80010f2 <runBlockOut+0xe1e>
										if (i + pos_piezaX < 0){ //pregunta si la pieza se salió del cubo
 800104e:	f997 3034 	ldrsb.w	r3, [r7, #52]	; 0x34
 8001052:	4a87      	ldr	r2, [pc, #540]	; (8001270 <runBlockOut+0xf9c>)
 8001054:	f992 2000 	ldrsb.w	r2, [r2]
 8001058:	4413      	add	r3, r2
 800105a:	2b00      	cmp	r3, #0
 800105c:	da15      	bge.n	800108a <runBlockOut+0xdb6>
											pos_piezaX++;
 800105e:	4b84      	ldr	r3, [pc, #528]	; (8001270 <runBlockOut+0xf9c>)
 8001060:	f993 3000 	ldrsb.w	r3, [r3]
 8001064:	b2db      	uxtb	r3, r3
 8001066:	3301      	adds	r3, #1
 8001068:	b2db      	uxtb	r3, r3
 800106a:	b25a      	sxtb	r2, r3
 800106c:	4b80      	ldr	r3, [pc, #512]	; (8001270 <runBlockOut+0xf9c>)
 800106e:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 8001070:	4b80      	ldr	r3, [pc, #512]	; (8001274 <runBlockOut+0xfa0>)
 8001072:	2200      	movs	r2, #0
 8001074:	701a      	strb	r2, [r3, #0]
											i = 10;
 8001076:	230a      	movs	r3, #10
 8001078:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
											j = 10;
 800107c:	230a      	movs	r3, #10
 800107e:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
											k = 10;
 8001082:	230a      	movs	r3, #10
 8001084:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
											break; //sale del for o del case??
 8001088:	e04b      	b.n	8001122 <runBlockOut+0xe4e>
										}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){ //pregunta si la pieza está en una celda ocupada
 800108a:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 800108e:	4a7a      	ldr	r2, [pc, #488]	; (8001278 <runBlockOut+0xfa4>)
 8001090:	f992 2000 	ldrsb.w	r2, [r2]
 8001094:	441a      	add	r2, r3
 8001096:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 800109a:	4978      	ldr	r1, [pc, #480]	; (800127c <runBlockOut+0xfa8>)
 800109c:	f991 1000 	ldrsb.w	r1, [r1]
 80010a0:	440b      	add	r3, r1
 80010a2:	4977      	ldr	r1, [pc, #476]	; (8001280 <runBlockOut+0xfac>)
 80010a4:	00d2      	lsls	r2, r2, #3
 80010a6:	440a      	add	r2, r1
 80010a8:	4413      	add	r3, r2
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	4619      	mov	r1, r3
 80010ae:	f997 3034 	ldrsb.w	r3, [r7, #52]	; 0x34
 80010b2:	4a6f      	ldr	r2, [pc, #444]	; (8001270 <runBlockOut+0xf9c>)
 80010b4:	f992 2000 	ldrsb.w	r2, [r2]
 80010b8:	4413      	add	r3, r2
 80010ba:	fa41 f303 	asr.w	r3, r1, r3
 80010be:	f003 0301 	and.w	r3, r3, #1
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d015      	beq.n	80010f2 <runBlockOut+0xe1e>
											pos_piezaX++;
 80010c6:	4b6a      	ldr	r3, [pc, #424]	; (8001270 <runBlockOut+0xf9c>)
 80010c8:	f993 3000 	ldrsb.w	r3, [r3]
 80010cc:	b2db      	uxtb	r3, r3
 80010ce:	3301      	adds	r3, #1
 80010d0:	b2db      	uxtb	r3, r3
 80010d2:	b25a      	sxtb	r2, r3
 80010d4:	4b66      	ldr	r3, [pc, #408]	; (8001270 <runBlockOut+0xf9c>)
 80010d6:	701a      	strb	r2, [r3, #0]
											flag_updateJuego = 0;
 80010d8:	4b66      	ldr	r3, [pc, #408]	; (8001274 <runBlockOut+0xfa0>)
 80010da:	2200      	movs	r2, #0
 80010dc:	701a      	strb	r2, [r3, #0]
											i = 10;
 80010de:	230a      	movs	r3, #10
 80010e0:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
											j = 10;
 80010e4:	230a      	movs	r3, #10
 80010e6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
											k = 10;
 80010ea:	230a      	movs	r3, #10
 80010ec:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
											break; //sale del for o del case??
 80010f0:	e017      	b.n	8001122 <runBlockOut+0xe4e>
								for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 80010f2:	f997 3032 	ldrsb.w	r3, [r7, #50]	; 0x32
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	3301      	adds	r3, #1
 80010fa:	b2db      	uxtb	r3, r3
 80010fc:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
 8001100:	f997 2032 	ldrsb.w	r2, [r7, #50]	; 0x32
 8001104:	4b58      	ldr	r3, [pc, #352]	; (8001268 <runBlockOut+0xf94>)
 8001106:	f993 3000 	ldrsb.w	r3, [r3]
 800110a:	4618      	mov	r0, r3
 800110c:	4957      	ldr	r1, [pc, #348]	; (800126c <runBlockOut+0xf98>)
 800110e:	4603      	mov	r3, r0
 8001110:	009b      	lsls	r3, r3, #2
 8001112:	4403      	add	r3, r0
 8001114:	009b      	lsls	r3, r3, #2
 8001116:	440b      	add	r3, r1
 8001118:	3301      	adds	r3, #1
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	429a      	cmp	r2, r3
 800111e:	f6ff af78 	blt.w	8001012 <runBlockOut+0xd3e>
							for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001122:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8001126:	b2db      	uxtb	r3, r3
 8001128:	3301      	adds	r3, #1
 800112a:	b2db      	uxtb	r3, r3
 800112c:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 8001130:	f997 2033 	ldrsb.w	r2, [r7, #51]	; 0x33
 8001134:	4b4c      	ldr	r3, [pc, #304]	; (8001268 <runBlockOut+0xf94>)
 8001136:	f993 3000 	ldrsb.w	r3, [r3]
 800113a:	4618      	mov	r0, r3
 800113c:	494b      	ldr	r1, [pc, #300]	; (800126c <runBlockOut+0xf98>)
 800113e:	4603      	mov	r3, r0
 8001140:	009b      	lsls	r3, r3, #2
 8001142:	4403      	add	r3, r0
 8001144:	009b      	lsls	r3, r3, #2
 8001146:	440b      	add	r3, r1
 8001148:	3301      	adds	r3, #1
 800114a:	781b      	ldrb	r3, [r3, #0]
 800114c:	429a      	cmp	r2, r3
 800114e:	f6ff af5c 	blt.w	800100a <runBlockOut+0xd36>
						for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001152:	f997 3034 	ldrsb.w	r3, [r7, #52]	; 0x34
 8001156:	b2db      	uxtb	r3, r3
 8001158:	3301      	adds	r3, #1
 800115a:	b2db      	uxtb	r3, r3
 800115c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
 8001160:	f997 2034 	ldrsb.w	r2, [r7, #52]	; 0x34
 8001164:	4b40      	ldr	r3, [pc, #256]	; (8001268 <runBlockOut+0xf94>)
 8001166:	f993 3000 	ldrsb.w	r3, [r3]
 800116a:	4618      	mov	r0, r3
 800116c:	493f      	ldr	r1, [pc, #252]	; (800126c <runBlockOut+0xf98>)
 800116e:	4603      	mov	r3, r0
 8001170:	009b      	lsls	r3, r3, #2
 8001172:	4403      	add	r3, r0
 8001174:	009b      	lsls	r3, r3, #2
 8001176:	440b      	add	r3, r1
 8001178:	3301      	adds	r3, #1
 800117a:	781b      	ldrb	r3, [r3, #0]
 800117c:	429a      	cmp	r2, r3
 800117e:	f6ff af40 	blt.w	8001002 <runBlockOut+0xd2e>
				break;
 8001182:	f000 bef3 	b.w	8001f6c <runBlockOut+0x1c98>
					flag_updateJuego = 1;
 8001186:	4b3b      	ldr	r3, [pc, #236]	; (8001274 <runBlockOut+0xfa0>)
 8001188:	2201      	movs	r2, #1
 800118a:	701a      	strb	r2, [r3, #0]
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 800118c:	2300      	movs	r3, #0
 800118e:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 8001192:	e0f2      	b.n	800137a <runBlockOut+0x10a6>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001194:	2300      	movs	r3, #0
 8001196:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 800119a:	e0d6      	b.n	800134a <runBlockOut+0x1076>
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 800119c:	2300      	movs	r3, #0
 800119e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80011a2:	e0ba      	b.n	800131a <runBlockOut+0x1046>
								if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){
 80011a4:	4b30      	ldr	r3, [pc, #192]	; (8001268 <runBlockOut+0xf94>)
 80011a6:	f993 3000 	ldrsb.w	r3, [r3]
 80011aa:	4619      	mov	r1, r3
 80011ac:	4a2f      	ldr	r2, [pc, #188]	; (800126c <runBlockOut+0xf98>)
 80011ae:	460b      	mov	r3, r1
 80011b0:	009b      	lsls	r3, r3, #2
 80011b2:	440b      	add	r3, r1
 80011b4:	009b      	lsls	r3, r3, #2
 80011b6:	4413      	add	r3, r2
 80011b8:	3304      	adds	r3, #4
 80011ba:	681a      	ldr	r2, [r3, #0]
 80011bc:	f997 3030 	ldrsb.w	r3, [r7, #48]	; 0x30
 80011c0:	009b      	lsls	r3, r3, #2
 80011c2:	4413      	add	r3, r2
 80011c4:	681a      	ldr	r2, [r3, #0]
 80011c6:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 80011ca:	4413      	add	r3, r2
 80011cc:	781b      	ldrb	r3, [r3, #0]
 80011ce:	461a      	mov	r2, r3
 80011d0:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80011d4:	fa42 f303 	asr.w	r3, r2, r3
 80011d8:	f003 0301 	and.w	r3, r3, #1
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d051      	beq.n	8001284 <runBlockOut+0xfb0>
									pieza[index_pieza].matrizAux[i][j] |= (0b1 << (pieza[index_pieza].lado - 1 - k) );
 80011e0:	4b21      	ldr	r3, [pc, #132]	; (8001268 <runBlockOut+0xf94>)
 80011e2:	f993 3000 	ldrsb.w	r3, [r3]
 80011e6:	4619      	mov	r1, r3
 80011e8:	4a20      	ldr	r2, [pc, #128]	; (800126c <runBlockOut+0xf98>)
 80011ea:	460b      	mov	r3, r1
 80011ec:	009b      	lsls	r3, r3, #2
 80011ee:	440b      	add	r3, r1
 80011f0:	009b      	lsls	r3, r3, #2
 80011f2:	4413      	add	r3, r2
 80011f4:	3308      	adds	r3, #8
 80011f6:	681a      	ldr	r2, [r3, #0]
 80011f8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80011fc:	009b      	lsls	r3, r3, #2
 80011fe:	4413      	add	r3, r2
 8001200:	681a      	ldr	r2, [r3, #0]
 8001202:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8001206:	4413      	add	r3, r2
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	b25a      	sxtb	r2, r3
 800120c:	4b16      	ldr	r3, [pc, #88]	; (8001268 <runBlockOut+0xf94>)
 800120e:	f993 3000 	ldrsb.w	r3, [r3]
 8001212:	4618      	mov	r0, r3
 8001214:	4915      	ldr	r1, [pc, #84]	; (800126c <runBlockOut+0xf98>)
 8001216:	4603      	mov	r3, r0
 8001218:	009b      	lsls	r3, r3, #2
 800121a:	4403      	add	r3, r0
 800121c:	009b      	lsls	r3, r3, #2
 800121e:	440b      	add	r3, r1
 8001220:	3301      	adds	r3, #1
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	1e59      	subs	r1, r3, #1
 8001226:	f997 3030 	ldrsb.w	r3, [r7, #48]	; 0x30
 800122a:	1acb      	subs	r3, r1, r3
 800122c:	2101      	movs	r1, #1
 800122e:	fa01 f303 	lsl.w	r3, r1, r3
 8001232:	b25b      	sxtb	r3, r3
 8001234:	4313      	orrs	r3, r2
 8001236:	b258      	sxtb	r0, r3
 8001238:	4b0b      	ldr	r3, [pc, #44]	; (8001268 <runBlockOut+0xf94>)
 800123a:	f993 3000 	ldrsb.w	r3, [r3]
 800123e:	4619      	mov	r1, r3
 8001240:	4a0a      	ldr	r2, [pc, #40]	; (800126c <runBlockOut+0xf98>)
 8001242:	460b      	mov	r3, r1
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	440b      	add	r3, r1
 8001248:	009b      	lsls	r3, r3, #2
 800124a:	4413      	add	r3, r2
 800124c:	3308      	adds	r3, #8
 800124e:	681a      	ldr	r2, [r3, #0]
 8001250:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001254:	009b      	lsls	r3, r3, #2
 8001256:	4413      	add	r3, r2
 8001258:	681a      	ldr	r2, [r3, #0]
 800125a:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 800125e:	4413      	add	r3, r2
 8001260:	b2c2      	uxtb	r2, r0
 8001262:	701a      	strb	r2, [r3, #0]
 8001264:	e052      	b.n	800130c <runBlockOut+0x1038>
 8001266:	bf00      	nop
 8001268:	2000024f 	.word	0x2000024f
 800126c:	20000028 	.word	0x20000028
 8001270:	20000250 	.word	0x20000250
 8001274:	2000024d 	.word	0x2000024d
 8001278:	20000252 	.word	0x20000252
 800127c:	20000251 	.word	0x20000251
 8001280:	20000258 	.word	0x20000258
									pieza[index_pieza].matrizAux[i][j] &= ~(0b1 << (pieza[index_pieza].lado - 1 - k) );
 8001284:	4bae      	ldr	r3, [pc, #696]	; (8001540 <runBlockOut+0x126c>)
 8001286:	f993 3000 	ldrsb.w	r3, [r3]
 800128a:	4619      	mov	r1, r3
 800128c:	4aad      	ldr	r2, [pc, #692]	; (8001544 <runBlockOut+0x1270>)
 800128e:	460b      	mov	r3, r1
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	440b      	add	r3, r1
 8001294:	009b      	lsls	r3, r3, #2
 8001296:	4413      	add	r3, r2
 8001298:	3308      	adds	r3, #8
 800129a:	681a      	ldr	r2, [r3, #0]
 800129c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80012a0:	009b      	lsls	r3, r3, #2
 80012a2:	4413      	add	r3, r2
 80012a4:	681a      	ldr	r2, [r3, #0]
 80012a6:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 80012aa:	4413      	add	r3, r2
 80012ac:	781b      	ldrb	r3, [r3, #0]
 80012ae:	b25a      	sxtb	r2, r3
 80012b0:	4ba3      	ldr	r3, [pc, #652]	; (8001540 <runBlockOut+0x126c>)
 80012b2:	f993 3000 	ldrsb.w	r3, [r3]
 80012b6:	4618      	mov	r0, r3
 80012b8:	49a2      	ldr	r1, [pc, #648]	; (8001544 <runBlockOut+0x1270>)
 80012ba:	4603      	mov	r3, r0
 80012bc:	009b      	lsls	r3, r3, #2
 80012be:	4403      	add	r3, r0
 80012c0:	009b      	lsls	r3, r3, #2
 80012c2:	440b      	add	r3, r1
 80012c4:	3301      	adds	r3, #1
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	1e59      	subs	r1, r3, #1
 80012ca:	f997 3030 	ldrsb.w	r3, [r7, #48]	; 0x30
 80012ce:	1acb      	subs	r3, r1, r3
 80012d0:	2101      	movs	r1, #1
 80012d2:	fa01 f303 	lsl.w	r3, r1, r3
 80012d6:	b25b      	sxtb	r3, r3
 80012d8:	43db      	mvns	r3, r3
 80012da:	b25b      	sxtb	r3, r3
 80012dc:	4013      	ands	r3, r2
 80012de:	b258      	sxtb	r0, r3
 80012e0:	4b97      	ldr	r3, [pc, #604]	; (8001540 <runBlockOut+0x126c>)
 80012e2:	f993 3000 	ldrsb.w	r3, [r3]
 80012e6:	4619      	mov	r1, r3
 80012e8:	4a96      	ldr	r2, [pc, #600]	; (8001544 <runBlockOut+0x1270>)
 80012ea:	460b      	mov	r3, r1
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	440b      	add	r3, r1
 80012f0:	009b      	lsls	r3, r3, #2
 80012f2:	4413      	add	r3, r2
 80012f4:	3308      	adds	r3, #8
 80012f6:	681a      	ldr	r2, [r3, #0]
 80012f8:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 80012fc:	009b      	lsls	r3, r3, #2
 80012fe:	4413      	add	r3, r2
 8001300:	681a      	ldr	r2, [r3, #0]
 8001302:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8001306:	4413      	add	r3, r2
 8001308:	b2c2      	uxtb	r2, r0
 800130a:	701a      	strb	r2, [r3, #0]
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 800130c:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
 8001310:	b2db      	uxtb	r3, r3
 8001312:	3301      	adds	r3, #1
 8001314:	b2db      	uxtb	r3, r3
 8001316:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800131a:	f997 202f 	ldrsb.w	r2, [r7, #47]	; 0x2f
 800131e:	4b88      	ldr	r3, [pc, #544]	; (8001540 <runBlockOut+0x126c>)
 8001320:	f993 3000 	ldrsb.w	r3, [r3]
 8001324:	4618      	mov	r0, r3
 8001326:	4987      	ldr	r1, [pc, #540]	; (8001544 <runBlockOut+0x1270>)
 8001328:	4603      	mov	r3, r0
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	4403      	add	r3, r0
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	440b      	add	r3, r1
 8001332:	3301      	adds	r3, #1
 8001334:	781b      	ldrb	r3, [r3, #0]
 8001336:	429a      	cmp	r2, r3
 8001338:	f6ff af34 	blt.w	80011a4 <runBlockOut+0xed0>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 800133c:	f997 3030 	ldrsb.w	r3, [r7, #48]	; 0x30
 8001340:	b2db      	uxtb	r3, r3
 8001342:	3301      	adds	r3, #1
 8001344:	b2db      	uxtb	r3, r3
 8001346:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
 800134a:	f997 2030 	ldrsb.w	r2, [r7, #48]	; 0x30
 800134e:	4b7c      	ldr	r3, [pc, #496]	; (8001540 <runBlockOut+0x126c>)
 8001350:	f993 3000 	ldrsb.w	r3, [r3]
 8001354:	4618      	mov	r0, r3
 8001356:	497b      	ldr	r1, [pc, #492]	; (8001544 <runBlockOut+0x1270>)
 8001358:	4603      	mov	r3, r0
 800135a:	009b      	lsls	r3, r3, #2
 800135c:	4403      	add	r3, r0
 800135e:	009b      	lsls	r3, r3, #2
 8001360:	440b      	add	r3, r1
 8001362:	3301      	adds	r3, #1
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	429a      	cmp	r2, r3
 8001368:	f6ff af18 	blt.w	800119c <runBlockOut+0xec8>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 800136c:	f997 3031 	ldrsb.w	r3, [r7, #49]	; 0x31
 8001370:	b2db      	uxtb	r3, r3
 8001372:	3301      	adds	r3, #1
 8001374:	b2db      	uxtb	r3, r3
 8001376:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
 800137a:	f997 2031 	ldrsb.w	r2, [r7, #49]	; 0x31
 800137e:	4b70      	ldr	r3, [pc, #448]	; (8001540 <runBlockOut+0x126c>)
 8001380:	f993 3000 	ldrsb.w	r3, [r3]
 8001384:	4618      	mov	r0, r3
 8001386:	496f      	ldr	r1, [pc, #444]	; (8001544 <runBlockOut+0x1270>)
 8001388:	4603      	mov	r3, r0
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	4403      	add	r3, r0
 800138e:	009b      	lsls	r3, r3, #2
 8001390:	440b      	add	r3, r1
 8001392:	3301      	adds	r3, #1
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	429a      	cmp	r2, r3
 8001398:	f6ff aefc 	blt.w	8001194 <runBlockOut+0xec0>
					flag_movGiroProhibido = 0;
 800139c:	4b6a      	ldr	r3, [pc, #424]	; (8001548 <runBlockOut+0x1274>)
 800139e:	2200      	movs	r2, #0
 80013a0:	701a      	strb	r2, [r3, #0]
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 80013a2:	2300      	movs	r3, #0
 80013a4:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80013a8:	e0a5      	b.n	80014f6 <runBlockOut+0x1222>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80013aa:	2300      	movs	r3, #0
 80013ac:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 80013b0:	e089      	b.n	80014c6 <runBlockOut+0x11f2>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 80013b2:	2300      	movs	r3, #0
 80013b4:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 80013b8:	e06e      	b.n	8001498 <runBlockOut+0x11c4>
								if (pieza[index_pieza].matrizAux[k][j] & (0b1 << i) ){
 80013ba:	4b61      	ldr	r3, [pc, #388]	; (8001540 <runBlockOut+0x126c>)
 80013bc:	f993 3000 	ldrsb.w	r3, [r3]
 80013c0:	4619      	mov	r1, r3
 80013c2:	4a60      	ldr	r2, [pc, #384]	; (8001544 <runBlockOut+0x1270>)
 80013c4:	460b      	mov	r3, r1
 80013c6:	009b      	lsls	r3, r3, #2
 80013c8:	440b      	add	r3, r1
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	4413      	add	r3, r2
 80013ce:	3308      	adds	r3, #8
 80013d0:	681a      	ldr	r2, [r3, #0]
 80013d2:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	4413      	add	r3, r2
 80013da:	681a      	ldr	r2, [r3, #0]
 80013dc:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 80013e0:	4413      	add	r3, r2
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	461a      	mov	r2, r3
 80013e6:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 80013ea:	fa42 f303 	asr.w	r3, r2, r3
 80013ee:	f003 0301 	and.w	r3, r3, #1
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d049      	beq.n	800148a <runBlockOut+0x11b6>
									if ( (i + pos_piezaX < 0) || (i + pos_piezaX > 7)  ){
 80013f6:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 80013fa:	4a54      	ldr	r2, [pc, #336]	; (800154c <runBlockOut+0x1278>)
 80013fc:	f992 2000 	ldrsb.w	r2, [r2]
 8001400:	4413      	add	r3, r2
 8001402:	2b00      	cmp	r3, #0
 8001404:	db07      	blt.n	8001416 <runBlockOut+0x1142>
 8001406:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 800140a:	4a50      	ldr	r2, [pc, #320]	; (800154c <runBlockOut+0x1278>)
 800140c:	f992 2000 	ldrsb.w	r2, [r2]
 8001410:	4413      	add	r3, r2
 8001412:	2b07      	cmp	r3, #7
 8001414:	dd03      	ble.n	800141e <runBlockOut+0x114a>
										flag_movGiroProhibido = 1;
 8001416:	4b4c      	ldr	r3, [pc, #304]	; (8001548 <runBlockOut+0x1274>)
 8001418:	2201      	movs	r2, #1
 800141a:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 800141c:	e04c      	b.n	80014b8 <runBlockOut+0x11e4>
									}else if ( (j + pos_piezaY < 0) || (j + pos_piezaY > 7)  ){
 800141e:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8001422:	4a4b      	ldr	r2, [pc, #300]	; (8001550 <runBlockOut+0x127c>)
 8001424:	f992 2000 	ldrsb.w	r2, [r2]
 8001428:	4413      	add	r3, r2
 800142a:	2b00      	cmp	r3, #0
 800142c:	db07      	blt.n	800143e <runBlockOut+0x116a>
 800142e:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8001432:	4a47      	ldr	r2, [pc, #284]	; (8001550 <runBlockOut+0x127c>)
 8001434:	f992 2000 	ldrsb.w	r2, [r2]
 8001438:	4413      	add	r3, r2
 800143a:	2b07      	cmp	r3, #7
 800143c:	dd03      	ble.n	8001446 <runBlockOut+0x1172>
										flag_movGiroProhibido = 1;
 800143e:	4b42      	ldr	r3, [pc, #264]	; (8001548 <runBlockOut+0x1274>)
 8001440:	2201      	movs	r2, #1
 8001442:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 8001444:	e038      	b.n	80014b8 <runBlockOut+0x11e4>
									}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){
 8001446:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 800144a:	4a42      	ldr	r2, [pc, #264]	; (8001554 <runBlockOut+0x1280>)
 800144c:	f992 2000 	ldrsb.w	r2, [r2]
 8001450:	441a      	add	r2, r3
 8001452:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 8001456:	493e      	ldr	r1, [pc, #248]	; (8001550 <runBlockOut+0x127c>)
 8001458:	f991 1000 	ldrsb.w	r1, [r1]
 800145c:	440b      	add	r3, r1
 800145e:	493e      	ldr	r1, [pc, #248]	; (8001558 <runBlockOut+0x1284>)
 8001460:	00d2      	lsls	r2, r2, #3
 8001462:	440a      	add	r2, r1
 8001464:	4413      	add	r3, r2
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	4619      	mov	r1, r3
 800146a:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 800146e:	4a37      	ldr	r2, [pc, #220]	; (800154c <runBlockOut+0x1278>)
 8001470:	f992 2000 	ldrsb.w	r2, [r2]
 8001474:	4413      	add	r3, r2
 8001476:	fa41 f303 	asr.w	r3, r1, r3
 800147a:	f003 0301 	and.w	r3, r3, #1
 800147e:	2b00      	cmp	r3, #0
 8001480:	d003      	beq.n	800148a <runBlockOut+0x11b6>
										flag_movGiroProhibido = 1;
 8001482:	4b31      	ldr	r3, [pc, #196]	; (8001548 <runBlockOut+0x1274>)
 8001484:	2201      	movs	r2, #1
 8001486:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 8001488:	e016      	b.n	80014b8 <runBlockOut+0x11e4>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 800148a:	f997 302c 	ldrsb.w	r3, [r7, #44]	; 0x2c
 800148e:	b2db      	uxtb	r3, r3
 8001490:	3301      	adds	r3, #1
 8001492:	b2db      	uxtb	r3, r3
 8001494:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 8001498:	f997 202c 	ldrsb.w	r2, [r7, #44]	; 0x2c
 800149c:	4b28      	ldr	r3, [pc, #160]	; (8001540 <runBlockOut+0x126c>)
 800149e:	f993 3000 	ldrsb.w	r3, [r3]
 80014a2:	4618      	mov	r0, r3
 80014a4:	4927      	ldr	r1, [pc, #156]	; (8001544 <runBlockOut+0x1270>)
 80014a6:	4603      	mov	r3, r0
 80014a8:	009b      	lsls	r3, r3, #2
 80014aa:	4403      	add	r3, r0
 80014ac:	009b      	lsls	r3, r3, #2
 80014ae:	440b      	add	r3, r1
 80014b0:	3301      	adds	r3, #1
 80014b2:	781b      	ldrb	r3, [r3, #0]
 80014b4:	429a      	cmp	r2, r3
 80014b6:	db80      	blt.n	80013ba <runBlockOut+0x10e6>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80014b8:	f997 302d 	ldrsb.w	r3, [r7, #45]	; 0x2d
 80014bc:	b2db      	uxtb	r3, r3
 80014be:	3301      	adds	r3, #1
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
 80014c6:	f997 202d 	ldrsb.w	r2, [r7, #45]	; 0x2d
 80014ca:	4b1d      	ldr	r3, [pc, #116]	; (8001540 <runBlockOut+0x126c>)
 80014cc:	f993 3000 	ldrsb.w	r3, [r3]
 80014d0:	4618      	mov	r0, r3
 80014d2:	491c      	ldr	r1, [pc, #112]	; (8001544 <runBlockOut+0x1270>)
 80014d4:	4603      	mov	r3, r0
 80014d6:	009b      	lsls	r3, r3, #2
 80014d8:	4403      	add	r3, r0
 80014da:	009b      	lsls	r3, r3, #2
 80014dc:	440b      	add	r3, r1
 80014de:	3301      	adds	r3, #1
 80014e0:	781b      	ldrb	r3, [r3, #0]
 80014e2:	429a      	cmp	r2, r3
 80014e4:	f6ff af65 	blt.w	80013b2 <runBlockOut+0x10de>
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 80014e8:	f997 302e 	ldrsb.w	r3, [r7, #46]	; 0x2e
 80014ec:	b2db      	uxtb	r3, r3
 80014ee:	3301      	adds	r3, #1
 80014f0:	b2db      	uxtb	r3, r3
 80014f2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 80014f6:	f997 202e 	ldrsb.w	r2, [r7, #46]	; 0x2e
 80014fa:	4b11      	ldr	r3, [pc, #68]	; (8001540 <runBlockOut+0x126c>)
 80014fc:	f993 3000 	ldrsb.w	r3, [r3]
 8001500:	4618      	mov	r0, r3
 8001502:	4910      	ldr	r1, [pc, #64]	; (8001544 <runBlockOut+0x1270>)
 8001504:	4603      	mov	r3, r0
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	4403      	add	r3, r0
 800150a:	009b      	lsls	r3, r3, #2
 800150c:	440b      	add	r3, r1
 800150e:	3301      	adds	r3, #1
 8001510:	781b      	ldrb	r3, [r3, #0]
 8001512:	429a      	cmp	r2, r3
 8001514:	f6ff af49 	blt.w	80013aa <runBlockOut+0x10d6>
					if (flag_movGiroProhibido != 0){
 8001518:	4b0b      	ldr	r3, [pc, #44]	; (8001548 <runBlockOut+0x1274>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d007      	beq.n	8001530 <runBlockOut+0x125c>
						flag_updateJuego = 0;
 8001520:	4b0e      	ldr	r3, [pc, #56]	; (800155c <runBlockOut+0x1288>)
 8001522:	2200      	movs	r2, #0
 8001524:	701a      	strb	r2, [r3, #0]
						flag_movGiroProhibido = 0;
 8001526:	4b08      	ldr	r3, [pc, #32]	; (8001548 <runBlockOut+0x1274>)
 8001528:	2200      	movs	r2, #0
 800152a:	701a      	strb	r2, [r3, #0]
						break;
 800152c:	f000 bd1f 	b.w	8001f6e <runBlockOut+0x1c9a>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8001530:	2300      	movs	r3, #0
 8001532:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8001536:	e069      	b.n	800160c <runBlockOut+0x1338>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001538:	2300      	movs	r3, #0
 800153a:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 800153e:	e04e      	b.n	80015de <runBlockOut+0x130a>
 8001540:	2000024f 	.word	0x2000024f
 8001544:	20000028 	.word	0x20000028
 8001548:	20000249 	.word	0x20000249
 800154c:	20000250 	.word	0x20000250
 8001550:	20000251 	.word	0x20000251
 8001554:	20000252 	.word	0x20000252
 8001558:	20000258 	.word	0x20000258
 800155c:	2000024d 	.word	0x2000024d
							pieza[index_pieza].matriz[k][j] = ( pieza[index_pieza].matrizAux[k][j] & pieza[index_pieza].mask );
 8001560:	4bc7      	ldr	r3, [pc, #796]	; (8001880 <runBlockOut+0x15ac>)
 8001562:	f993 3000 	ldrsb.w	r3, [r3]
 8001566:	4619      	mov	r1, r3
 8001568:	4ac6      	ldr	r2, [pc, #792]	; (8001884 <runBlockOut+0x15b0>)
 800156a:	460b      	mov	r3, r1
 800156c:	009b      	lsls	r3, r3, #2
 800156e:	440b      	add	r3, r1
 8001570:	009b      	lsls	r3, r3, #2
 8001572:	4413      	add	r3, r2
 8001574:	3308      	adds	r3, #8
 8001576:	681a      	ldr	r2, [r3, #0]
 8001578:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 800157c:	009b      	lsls	r3, r3, #2
 800157e:	4413      	add	r3, r2
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8001586:	4413      	add	r3, r2
 8001588:	7819      	ldrb	r1, [r3, #0]
 800158a:	4bbd      	ldr	r3, [pc, #756]	; (8001880 <runBlockOut+0x15ac>)
 800158c:	f993 3000 	ldrsb.w	r3, [r3]
 8001590:	4618      	mov	r0, r3
 8001592:	4abc      	ldr	r2, [pc, #752]	; (8001884 <runBlockOut+0x15b0>)
 8001594:	4603      	mov	r3, r0
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	4403      	add	r3, r0
 800159a:	009b      	lsls	r3, r3, #2
 800159c:	4413      	add	r3, r2
 800159e:	3310      	adds	r3, #16
 80015a0:	781a      	ldrb	r2, [r3, #0]
 80015a2:	4bb7      	ldr	r3, [pc, #732]	; (8001880 <runBlockOut+0x15ac>)
 80015a4:	f993 3000 	ldrsb.w	r3, [r3]
 80015a8:	461c      	mov	r4, r3
 80015aa:	48b6      	ldr	r0, [pc, #728]	; (8001884 <runBlockOut+0x15b0>)
 80015ac:	4623      	mov	r3, r4
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	4423      	add	r3, r4
 80015b2:	009b      	lsls	r3, r3, #2
 80015b4:	4403      	add	r3, r0
 80015b6:	3304      	adds	r3, #4
 80015b8:	6818      	ldr	r0, [r3, #0]
 80015ba:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 80015be:	009b      	lsls	r3, r3, #2
 80015c0:	4403      	add	r3, r0
 80015c2:	6818      	ldr	r0, [r3, #0]
 80015c4:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 80015c8:	4403      	add	r3, r0
 80015ca:	400a      	ands	r2, r1
 80015cc:	b2d2      	uxtb	r2, r2
 80015ce:	701a      	strb	r2, [r3, #0]
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80015d0:	f997 302a 	ldrsb.w	r3, [r7, #42]	; 0x2a
 80015d4:	b2db      	uxtb	r3, r3
 80015d6:	3301      	adds	r3, #1
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 80015de:	f997 202a 	ldrsb.w	r2, [r7, #42]	; 0x2a
 80015e2:	4ba7      	ldr	r3, [pc, #668]	; (8001880 <runBlockOut+0x15ac>)
 80015e4:	f993 3000 	ldrsb.w	r3, [r3]
 80015e8:	4618      	mov	r0, r3
 80015ea:	49a6      	ldr	r1, [pc, #664]	; (8001884 <runBlockOut+0x15b0>)
 80015ec:	4603      	mov	r3, r0
 80015ee:	009b      	lsls	r3, r3, #2
 80015f0:	4403      	add	r3, r0
 80015f2:	009b      	lsls	r3, r3, #2
 80015f4:	440b      	add	r3, r1
 80015f6:	3301      	adds	r3, #1
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	429a      	cmp	r2, r3
 80015fc:	dbb0      	blt.n	8001560 <runBlockOut+0x128c>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 80015fe:	f997 302b 	ldrsb.w	r3, [r7, #43]	; 0x2b
 8001602:	b2db      	uxtb	r3, r3
 8001604:	3301      	adds	r3, #1
 8001606:	b2db      	uxtb	r3, r3
 8001608:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800160c:	f997 202b 	ldrsb.w	r2, [r7, #43]	; 0x2b
 8001610:	4b9b      	ldr	r3, [pc, #620]	; (8001880 <runBlockOut+0x15ac>)
 8001612:	f993 3000 	ldrsb.w	r3, [r3]
 8001616:	4618      	mov	r0, r3
 8001618:	499a      	ldr	r1, [pc, #616]	; (8001884 <runBlockOut+0x15b0>)
 800161a:	4603      	mov	r3, r0
 800161c:	009b      	lsls	r3, r3, #2
 800161e:	4403      	add	r3, r0
 8001620:	009b      	lsls	r3, r3, #2
 8001622:	440b      	add	r3, r1
 8001624:	3301      	adds	r3, #1
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	429a      	cmp	r2, r3
 800162a:	db85      	blt.n	8001538 <runBlockOut+0x1264>
				break;
 800162c:	f000 bc9f 	b.w	8001f6e <runBlockOut+0x1c9a>
					flag_updateJuego = 1;
 8001630:	4b95      	ldr	r3, [pc, #596]	; (8001888 <runBlockOut+0x15b4>)
 8001632:	2201      	movs	r2, #1
 8001634:	701a      	strb	r2, [r3, #0]
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001636:	2300      	movs	r3, #0
 8001638:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 800163c:	e0ff      	b.n	800183e <runBlockOut+0x156a>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 800163e:	2300      	movs	r3, #0
 8001640:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 8001644:	e0e3      	b.n	800180e <runBlockOut+0x153a>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001646:	2300      	movs	r3, #0
 8001648:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800164c:	e0c7      	b.n	80017de <runBlockOut+0x150a>
								if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){
 800164e:	4b8c      	ldr	r3, [pc, #560]	; (8001880 <runBlockOut+0x15ac>)
 8001650:	f993 3000 	ldrsb.w	r3, [r3]
 8001654:	4619      	mov	r1, r3
 8001656:	4a8b      	ldr	r2, [pc, #556]	; (8001884 <runBlockOut+0x15b0>)
 8001658:	460b      	mov	r3, r1
 800165a:	009b      	lsls	r3, r3, #2
 800165c:	440b      	add	r3, r1
 800165e:	009b      	lsls	r3, r3, #2
 8001660:	4413      	add	r3, r2
 8001662:	3304      	adds	r3, #4
 8001664:	681a      	ldr	r2, [r3, #0]
 8001666:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 800166a:	009b      	lsls	r3, r3, #2
 800166c:	4413      	add	r3, r2
 800166e:	681a      	ldr	r2, [r3, #0]
 8001670:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001674:	4413      	add	r3, r2
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	461a      	mov	r2, r3
 800167a:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 800167e:	fa42 f303 	asr.w	r3, r2, r3
 8001682:	f003 0301 	and.w	r3, r3, #1
 8001686:	2b00      	cmp	r3, #0
 8001688:	d050      	beq.n	800172c <runBlockOut+0x1458>
									pieza[index_pieza].matrizAux[pieza[index_pieza].lado - 1 - j][k] |= (0b1 << i);
 800168a:	4b7d      	ldr	r3, [pc, #500]	; (8001880 <runBlockOut+0x15ac>)
 800168c:	f993 3000 	ldrsb.w	r3, [r3]
 8001690:	4619      	mov	r1, r3
 8001692:	4a7c      	ldr	r2, [pc, #496]	; (8001884 <runBlockOut+0x15b0>)
 8001694:	460b      	mov	r3, r1
 8001696:	009b      	lsls	r3, r3, #2
 8001698:	440b      	add	r3, r1
 800169a:	009b      	lsls	r3, r3, #2
 800169c:	4413      	add	r3, r2
 800169e:	3308      	adds	r3, #8
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	4b77      	ldr	r3, [pc, #476]	; (8001880 <runBlockOut+0x15ac>)
 80016a4:	f993 3000 	ldrsb.w	r3, [r3]
 80016a8:	4618      	mov	r0, r3
 80016aa:	4976      	ldr	r1, [pc, #472]	; (8001884 <runBlockOut+0x15b0>)
 80016ac:	4603      	mov	r3, r0
 80016ae:	009b      	lsls	r3, r3, #2
 80016b0:	4403      	add	r3, r0
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	440b      	add	r3, r1
 80016b6:	3301      	adds	r3, #1
 80016b8:	781b      	ldrb	r3, [r3, #0]
 80016ba:	1e59      	subs	r1, r3, #1
 80016bc:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80016c0:	1acb      	subs	r3, r1, r3
 80016c2:	009b      	lsls	r3, r3, #2
 80016c4:	4413      	add	r3, r2
 80016c6:	681a      	ldr	r2, [r3, #0]
 80016c8:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 80016cc:	4413      	add	r3, r2
 80016ce:	781b      	ldrb	r3, [r3, #0]
 80016d0:	b25a      	sxtb	r2, r3
 80016d2:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 80016d6:	2101      	movs	r1, #1
 80016d8:	fa01 f303 	lsl.w	r3, r1, r3
 80016dc:	b25b      	sxtb	r3, r3
 80016de:	4313      	orrs	r3, r2
 80016e0:	b25c      	sxtb	r4, r3
 80016e2:	4b67      	ldr	r3, [pc, #412]	; (8001880 <runBlockOut+0x15ac>)
 80016e4:	f993 3000 	ldrsb.w	r3, [r3]
 80016e8:	4619      	mov	r1, r3
 80016ea:	4a66      	ldr	r2, [pc, #408]	; (8001884 <runBlockOut+0x15b0>)
 80016ec:	460b      	mov	r3, r1
 80016ee:	009b      	lsls	r3, r3, #2
 80016f0:	440b      	add	r3, r1
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	4413      	add	r3, r2
 80016f6:	3308      	adds	r3, #8
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	4b61      	ldr	r3, [pc, #388]	; (8001880 <runBlockOut+0x15ac>)
 80016fc:	f993 3000 	ldrsb.w	r3, [r3]
 8001700:	4618      	mov	r0, r3
 8001702:	4960      	ldr	r1, [pc, #384]	; (8001884 <runBlockOut+0x15b0>)
 8001704:	4603      	mov	r3, r0
 8001706:	009b      	lsls	r3, r3, #2
 8001708:	4403      	add	r3, r0
 800170a:	009b      	lsls	r3, r3, #2
 800170c:	440b      	add	r3, r1
 800170e:	3301      	adds	r3, #1
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	1e59      	subs	r1, r3, #1
 8001714:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001718:	1acb      	subs	r3, r1, r3
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	4413      	add	r3, r2
 800171e:	681a      	ldr	r2, [r3, #0]
 8001720:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 8001724:	4413      	add	r3, r2
 8001726:	b2e2      	uxtb	r2, r4
 8001728:	701a      	strb	r2, [r3, #0]
 800172a:	e051      	b.n	80017d0 <runBlockOut+0x14fc>
									pieza[index_pieza].matrizAux[pieza[index_pieza].lado - 1 - j][k] &= ~(0b1 << i); //nunca use esta expresion para setear ceros.
 800172c:	4b54      	ldr	r3, [pc, #336]	; (8001880 <runBlockOut+0x15ac>)
 800172e:	f993 3000 	ldrsb.w	r3, [r3]
 8001732:	4619      	mov	r1, r3
 8001734:	4a53      	ldr	r2, [pc, #332]	; (8001884 <runBlockOut+0x15b0>)
 8001736:	460b      	mov	r3, r1
 8001738:	009b      	lsls	r3, r3, #2
 800173a:	440b      	add	r3, r1
 800173c:	009b      	lsls	r3, r3, #2
 800173e:	4413      	add	r3, r2
 8001740:	3308      	adds	r3, #8
 8001742:	681a      	ldr	r2, [r3, #0]
 8001744:	4b4e      	ldr	r3, [pc, #312]	; (8001880 <runBlockOut+0x15ac>)
 8001746:	f993 3000 	ldrsb.w	r3, [r3]
 800174a:	4618      	mov	r0, r3
 800174c:	494d      	ldr	r1, [pc, #308]	; (8001884 <runBlockOut+0x15b0>)
 800174e:	4603      	mov	r3, r0
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	4403      	add	r3, r0
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	440b      	add	r3, r1
 8001758:	3301      	adds	r3, #1
 800175a:	781b      	ldrb	r3, [r3, #0]
 800175c:	1e59      	subs	r1, r3, #1
 800175e:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8001762:	1acb      	subs	r3, r1, r3
 8001764:	009b      	lsls	r3, r3, #2
 8001766:	4413      	add	r3, r2
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 800176e:	4413      	add	r3, r2
 8001770:	781b      	ldrb	r3, [r3, #0]
 8001772:	b25a      	sxtb	r2, r3
 8001774:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 8001778:	2101      	movs	r1, #1
 800177a:	fa01 f303 	lsl.w	r3, r1, r3
 800177e:	b25b      	sxtb	r3, r3
 8001780:	43db      	mvns	r3, r3
 8001782:	b25b      	sxtb	r3, r3
 8001784:	4013      	ands	r3, r2
 8001786:	b25c      	sxtb	r4, r3
 8001788:	4b3d      	ldr	r3, [pc, #244]	; (8001880 <runBlockOut+0x15ac>)
 800178a:	f993 3000 	ldrsb.w	r3, [r3]
 800178e:	4619      	mov	r1, r3
 8001790:	4a3c      	ldr	r2, [pc, #240]	; (8001884 <runBlockOut+0x15b0>)
 8001792:	460b      	mov	r3, r1
 8001794:	009b      	lsls	r3, r3, #2
 8001796:	440b      	add	r3, r1
 8001798:	009b      	lsls	r3, r3, #2
 800179a:	4413      	add	r3, r2
 800179c:	3308      	adds	r3, #8
 800179e:	681a      	ldr	r2, [r3, #0]
 80017a0:	4b37      	ldr	r3, [pc, #220]	; (8001880 <runBlockOut+0x15ac>)
 80017a2:	f993 3000 	ldrsb.w	r3, [r3]
 80017a6:	4618      	mov	r0, r3
 80017a8:	4936      	ldr	r1, [pc, #216]	; (8001884 <runBlockOut+0x15b0>)
 80017aa:	4603      	mov	r3, r0
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	4403      	add	r3, r0
 80017b0:	009b      	lsls	r3, r3, #2
 80017b2:	440b      	add	r3, r1
 80017b4:	3301      	adds	r3, #1
 80017b6:	781b      	ldrb	r3, [r3, #0]
 80017b8:	1e59      	subs	r1, r3, #1
 80017ba:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80017be:	1acb      	subs	r3, r1, r3
 80017c0:	009b      	lsls	r3, r3, #2
 80017c2:	4413      	add	r3, r2
 80017c4:	681a      	ldr	r2, [r3, #0]
 80017c6:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 80017ca:	4413      	add	r3, r2
 80017cc:	b2e2      	uxtb	r2, r4
 80017ce:	701a      	strb	r2, [r3, #0]
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 80017d0:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80017d4:	b2db      	uxtb	r3, r3
 80017d6:	3301      	adds	r3, #1
 80017d8:	b2db      	uxtb	r3, r3
 80017da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80017de:	f997 2027 	ldrsb.w	r2, [r7, #39]	; 0x27
 80017e2:	4b27      	ldr	r3, [pc, #156]	; (8001880 <runBlockOut+0x15ac>)
 80017e4:	f993 3000 	ldrsb.w	r3, [r3]
 80017e8:	4618      	mov	r0, r3
 80017ea:	4926      	ldr	r1, [pc, #152]	; (8001884 <runBlockOut+0x15b0>)
 80017ec:	4603      	mov	r3, r0
 80017ee:	009b      	lsls	r3, r3, #2
 80017f0:	4403      	add	r3, r0
 80017f2:	009b      	lsls	r3, r3, #2
 80017f4:	440b      	add	r3, r1
 80017f6:	3301      	adds	r3, #1
 80017f8:	781b      	ldrb	r3, [r3, #0]
 80017fa:	429a      	cmp	r2, r3
 80017fc:	f6ff af27 	blt.w	800164e <runBlockOut+0x137a>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001800:	f997 3028 	ldrsb.w	r3, [r7, #40]	; 0x28
 8001804:	b2db      	uxtb	r3, r3
 8001806:	3301      	adds	r3, #1
 8001808:	b2db      	uxtb	r3, r3
 800180a:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
 800180e:	f997 2028 	ldrsb.w	r2, [r7, #40]	; 0x28
 8001812:	4b1b      	ldr	r3, [pc, #108]	; (8001880 <runBlockOut+0x15ac>)
 8001814:	f993 3000 	ldrsb.w	r3, [r3]
 8001818:	4618      	mov	r0, r3
 800181a:	491a      	ldr	r1, [pc, #104]	; (8001884 <runBlockOut+0x15b0>)
 800181c:	4603      	mov	r3, r0
 800181e:	009b      	lsls	r3, r3, #2
 8001820:	4403      	add	r3, r0
 8001822:	009b      	lsls	r3, r3, #2
 8001824:	440b      	add	r3, r1
 8001826:	3301      	adds	r3, #1
 8001828:	781b      	ldrb	r3, [r3, #0]
 800182a:	429a      	cmp	r2, r3
 800182c:	f6ff af0b 	blt.w	8001646 <runBlockOut+0x1372>
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001830:	f997 3029 	ldrsb.w	r3, [r7, #41]	; 0x29
 8001834:	b2db      	uxtb	r3, r3
 8001836:	3301      	adds	r3, #1
 8001838:	b2db      	uxtb	r3, r3
 800183a:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
 800183e:	f997 2029 	ldrsb.w	r2, [r7, #41]	; 0x29
 8001842:	4b0f      	ldr	r3, [pc, #60]	; (8001880 <runBlockOut+0x15ac>)
 8001844:	f993 3000 	ldrsb.w	r3, [r3]
 8001848:	4618      	mov	r0, r3
 800184a:	490e      	ldr	r1, [pc, #56]	; (8001884 <runBlockOut+0x15b0>)
 800184c:	4603      	mov	r3, r0
 800184e:	009b      	lsls	r3, r3, #2
 8001850:	4403      	add	r3, r0
 8001852:	009b      	lsls	r3, r3, #2
 8001854:	440b      	add	r3, r1
 8001856:	3301      	adds	r3, #1
 8001858:	781b      	ldrb	r3, [r3, #0]
 800185a:	429a      	cmp	r2, r3
 800185c:	f6ff aeef 	blt.w	800163e <runBlockOut+0x136a>
					flag_movGiroProhibido = 0;
 8001860:	4b0a      	ldr	r3, [pc, #40]	; (800188c <runBlockOut+0x15b8>)
 8001862:	2200      	movs	r2, #0
 8001864:	701a      	strb	r2, [r3, #0]
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001866:	2300      	movs	r3, #0
 8001868:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 800186c:	e0ae      	b.n	80019cc <runBlockOut+0x16f8>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 800186e:	2300      	movs	r3, #0
 8001870:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8001874:	e092      	b.n	800199c <runBlockOut+0x16c8>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001876:	2300      	movs	r3, #0
 8001878:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 800187c:	e077      	b.n	800196e <runBlockOut+0x169a>
 800187e:	bf00      	nop
 8001880:	2000024f 	.word	0x2000024f
 8001884:	20000028 	.word	0x20000028
 8001888:	2000024d 	.word	0x2000024d
 800188c:	20000249 	.word	0x20000249
								if (pieza[index_pieza].matrizAux[k][j] & (0b1 << i) ){
 8001890:	4bc4      	ldr	r3, [pc, #784]	; (8001ba4 <runBlockOut+0x18d0>)
 8001892:	f993 3000 	ldrsb.w	r3, [r3]
 8001896:	4619      	mov	r1, r3
 8001898:	4ac3      	ldr	r2, [pc, #780]	; (8001ba8 <runBlockOut+0x18d4>)
 800189a:	460b      	mov	r3, r1
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	440b      	add	r3, r1
 80018a0:	009b      	lsls	r3, r3, #2
 80018a2:	4413      	add	r3, r2
 80018a4:	3308      	adds	r3, #8
 80018a6:	681a      	ldr	r2, [r3, #0]
 80018a8:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80018ac:	009b      	lsls	r3, r3, #2
 80018ae:	4413      	add	r3, r2
 80018b0:	681a      	ldr	r2, [r3, #0]
 80018b2:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80018b6:	4413      	add	r3, r2
 80018b8:	781b      	ldrb	r3, [r3, #0]
 80018ba:	461a      	mov	r2, r3
 80018bc:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 80018c0:	fa42 f303 	asr.w	r3, r2, r3
 80018c4:	f003 0301 	and.w	r3, r3, #1
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d049      	beq.n	8001960 <runBlockOut+0x168c>
									if ( (j + pos_piezaY < 0) || (j + pos_piezaY > 7)  ){
 80018cc:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80018d0:	4ab6      	ldr	r2, [pc, #728]	; (8001bac <runBlockOut+0x18d8>)
 80018d2:	f992 2000 	ldrsb.w	r2, [r2]
 80018d6:	4413      	add	r3, r2
 80018d8:	2b00      	cmp	r3, #0
 80018da:	db07      	blt.n	80018ec <runBlockOut+0x1618>
 80018dc:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 80018e0:	4ab2      	ldr	r2, [pc, #712]	; (8001bac <runBlockOut+0x18d8>)
 80018e2:	f992 2000 	ldrsb.w	r2, [r2]
 80018e6:	4413      	add	r3, r2
 80018e8:	2b07      	cmp	r3, #7
 80018ea:	dd03      	ble.n	80018f4 <runBlockOut+0x1620>
										flag_movGiroProhibido = 1;
 80018ec:	4bb0      	ldr	r3, [pc, #704]	; (8001bb0 <runBlockOut+0x18dc>)
 80018ee:	2201      	movs	r2, #1
 80018f0:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 80018f2:	e04c      	b.n	800198e <runBlockOut+0x16ba>
									}else if ( (k + pos_piezaZ < 0) || (k + pos_piezaZ > 7)  ){
 80018f4:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 80018f8:	4aae      	ldr	r2, [pc, #696]	; (8001bb4 <runBlockOut+0x18e0>)
 80018fa:	f992 2000 	ldrsb.w	r2, [r2]
 80018fe:	4413      	add	r3, r2
 8001900:	2b00      	cmp	r3, #0
 8001902:	db07      	blt.n	8001914 <runBlockOut+0x1640>
 8001904:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8001908:	4aaa      	ldr	r2, [pc, #680]	; (8001bb4 <runBlockOut+0x18e0>)
 800190a:	f992 2000 	ldrsb.w	r2, [r2]
 800190e:	4413      	add	r3, r2
 8001910:	2b07      	cmp	r3, #7
 8001912:	dd03      	ble.n	800191c <runBlockOut+0x1648>
										flag_movGiroProhibido = 1;
 8001914:	4ba6      	ldr	r3, [pc, #664]	; (8001bb0 <runBlockOut+0x18dc>)
 8001916:	2201      	movs	r2, #1
 8001918:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 800191a:	e038      	b.n	800198e <runBlockOut+0x16ba>
									}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){
 800191c:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8001920:	4aa4      	ldr	r2, [pc, #656]	; (8001bb4 <runBlockOut+0x18e0>)
 8001922:	f992 2000 	ldrsb.w	r2, [r2]
 8001926:	441a      	add	r2, r3
 8001928:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 800192c:	499f      	ldr	r1, [pc, #636]	; (8001bac <runBlockOut+0x18d8>)
 800192e:	f991 1000 	ldrsb.w	r1, [r1]
 8001932:	440b      	add	r3, r1
 8001934:	49a0      	ldr	r1, [pc, #640]	; (8001bb8 <runBlockOut+0x18e4>)
 8001936:	00d2      	lsls	r2, r2, #3
 8001938:	440a      	add	r2, r1
 800193a:	4413      	add	r3, r2
 800193c:	781b      	ldrb	r3, [r3, #0]
 800193e:	4619      	mov	r1, r3
 8001940:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8001944:	4a9d      	ldr	r2, [pc, #628]	; (8001bbc <runBlockOut+0x18e8>)
 8001946:	f992 2000 	ldrsb.w	r2, [r2]
 800194a:	4413      	add	r3, r2
 800194c:	fa41 f303 	asr.w	r3, r1, r3
 8001950:	f003 0301 	and.w	r3, r3, #1
 8001954:	2b00      	cmp	r3, #0
 8001956:	d003      	beq.n	8001960 <runBlockOut+0x168c>
										flag_movGiroProhibido = 1;
 8001958:	4b95      	ldr	r3, [pc, #596]	; (8001bb0 <runBlockOut+0x18dc>)
 800195a:	2201      	movs	r2, #1
 800195c:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 800195e:	e016      	b.n	800198e <runBlockOut+0x16ba>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001960:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8001964:	b2db      	uxtb	r3, r3
 8001966:	3301      	adds	r3, #1
 8001968:	b2db      	uxtb	r3, r3
 800196a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 800196e:	f997 2024 	ldrsb.w	r2, [r7, #36]	; 0x24
 8001972:	4b8c      	ldr	r3, [pc, #560]	; (8001ba4 <runBlockOut+0x18d0>)
 8001974:	f993 3000 	ldrsb.w	r3, [r3]
 8001978:	4618      	mov	r0, r3
 800197a:	498b      	ldr	r1, [pc, #556]	; (8001ba8 <runBlockOut+0x18d4>)
 800197c:	4603      	mov	r3, r0
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	4403      	add	r3, r0
 8001982:	009b      	lsls	r3, r3, #2
 8001984:	440b      	add	r3, r1
 8001986:	3301      	adds	r3, #1
 8001988:	781b      	ldrb	r3, [r3, #0]
 800198a:	429a      	cmp	r2, r3
 800198c:	db80      	blt.n	8001890 <runBlockOut+0x15bc>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 800198e:	f997 3025 	ldrsb.w	r3, [r7, #37]	; 0x25
 8001992:	b2db      	uxtb	r3, r3
 8001994:	3301      	adds	r3, #1
 8001996:	b2db      	uxtb	r3, r3
 8001998:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800199c:	f997 2025 	ldrsb.w	r2, [r7, #37]	; 0x25
 80019a0:	4b80      	ldr	r3, [pc, #512]	; (8001ba4 <runBlockOut+0x18d0>)
 80019a2:	f993 3000 	ldrsb.w	r3, [r3]
 80019a6:	4618      	mov	r0, r3
 80019a8:	497f      	ldr	r1, [pc, #508]	; (8001ba8 <runBlockOut+0x18d4>)
 80019aa:	4603      	mov	r3, r0
 80019ac:	009b      	lsls	r3, r3, #2
 80019ae:	4403      	add	r3, r0
 80019b0:	009b      	lsls	r3, r3, #2
 80019b2:	440b      	add	r3, r1
 80019b4:	3301      	adds	r3, #1
 80019b6:	781b      	ldrb	r3, [r3, #0]
 80019b8:	429a      	cmp	r2, r3
 80019ba:	f6ff af5c 	blt.w	8001876 <runBlockOut+0x15a2>
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 80019be:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 80019c2:	b2db      	uxtb	r3, r3
 80019c4:	3301      	adds	r3, #1
 80019c6:	b2db      	uxtb	r3, r3
 80019c8:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80019cc:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 80019d0:	4b74      	ldr	r3, [pc, #464]	; (8001ba4 <runBlockOut+0x18d0>)
 80019d2:	f993 3000 	ldrsb.w	r3, [r3]
 80019d6:	4618      	mov	r0, r3
 80019d8:	4973      	ldr	r1, [pc, #460]	; (8001ba8 <runBlockOut+0x18d4>)
 80019da:	4603      	mov	r3, r0
 80019dc:	009b      	lsls	r3, r3, #2
 80019de:	4403      	add	r3, r0
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	440b      	add	r3, r1
 80019e4:	3301      	adds	r3, #1
 80019e6:	781b      	ldrb	r3, [r3, #0]
 80019e8:	429a      	cmp	r2, r3
 80019ea:	f6ff af40 	blt.w	800186e <runBlockOut+0x159a>
					if (flag_movGiroProhibido != 0){
 80019ee:	4b70      	ldr	r3, [pc, #448]	; (8001bb0 <runBlockOut+0x18dc>)
 80019f0:	781b      	ldrb	r3, [r3, #0]
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d006      	beq.n	8001a04 <runBlockOut+0x1730>
						flag_updateJuego = 0;
 80019f6:	4b72      	ldr	r3, [pc, #456]	; (8001bc0 <runBlockOut+0x18ec>)
 80019f8:	2200      	movs	r2, #0
 80019fa:	701a      	strb	r2, [r3, #0]
						flag_movGiroProhibido = 0;
 80019fc:	4b6c      	ldr	r3, [pc, #432]	; (8001bb0 <runBlockOut+0x18dc>)
 80019fe:	2200      	movs	r2, #0
 8001a00:	701a      	strb	r2, [r3, #0]
						break;
 8001a02:	e2b4      	b.n	8001f6e <runBlockOut+0x1c9a>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8001a04:	2300      	movs	r3, #0
 8001a06:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001a0a:	e04b      	b.n	8001aa4 <runBlockOut+0x17d0>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001a12:	e030      	b.n	8001a76 <runBlockOut+0x17a2>
							pieza[index_pieza].matriz[k][j] = pieza[index_pieza].matrizAux[k][j];
 8001a14:	4b63      	ldr	r3, [pc, #396]	; (8001ba4 <runBlockOut+0x18d0>)
 8001a16:	f993 3000 	ldrsb.w	r3, [r3]
 8001a1a:	4619      	mov	r1, r3
 8001a1c:	4a62      	ldr	r2, [pc, #392]	; (8001ba8 <runBlockOut+0x18d4>)
 8001a1e:	460b      	mov	r3, r1
 8001a20:	009b      	lsls	r3, r3, #2
 8001a22:	440b      	add	r3, r1
 8001a24:	009b      	lsls	r3, r3, #2
 8001a26:	4413      	add	r3, r2
 8001a28:	3308      	adds	r3, #8
 8001a2a:	681a      	ldr	r2, [r3, #0]
 8001a2c:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8001a30:	009b      	lsls	r3, r3, #2
 8001a32:	4413      	add	r3, r2
 8001a34:	681a      	ldr	r2, [r3, #0]
 8001a36:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8001a3a:	441a      	add	r2, r3
 8001a3c:	4b59      	ldr	r3, [pc, #356]	; (8001ba4 <runBlockOut+0x18d0>)
 8001a3e:	f993 3000 	ldrsb.w	r3, [r3]
 8001a42:	4618      	mov	r0, r3
 8001a44:	4958      	ldr	r1, [pc, #352]	; (8001ba8 <runBlockOut+0x18d4>)
 8001a46:	4603      	mov	r3, r0
 8001a48:	009b      	lsls	r3, r3, #2
 8001a4a:	4403      	add	r3, r0
 8001a4c:	009b      	lsls	r3, r3, #2
 8001a4e:	440b      	add	r3, r1
 8001a50:	3304      	adds	r3, #4
 8001a52:	6819      	ldr	r1, [r3, #0]
 8001a54:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8001a58:	009b      	lsls	r3, r3, #2
 8001a5a:	440b      	add	r3, r1
 8001a5c:	6819      	ldr	r1, [r3, #0]
 8001a5e:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8001a62:	440b      	add	r3, r1
 8001a64:	7812      	ldrb	r2, [r2, #0]
 8001a66:	701a      	strb	r2, [r3, #0]
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001a68:	f997 3022 	ldrsb.w	r3, [r7, #34]	; 0x22
 8001a6c:	b2db      	uxtb	r3, r3
 8001a6e:	3301      	adds	r3, #1
 8001a70:	b2db      	uxtb	r3, r3
 8001a72:	f887 3022 	strb.w	r3, [r7, #34]	; 0x22
 8001a76:	f997 2022 	ldrsb.w	r2, [r7, #34]	; 0x22
 8001a7a:	4b4a      	ldr	r3, [pc, #296]	; (8001ba4 <runBlockOut+0x18d0>)
 8001a7c:	f993 3000 	ldrsb.w	r3, [r3]
 8001a80:	4618      	mov	r0, r3
 8001a82:	4949      	ldr	r1, [pc, #292]	; (8001ba8 <runBlockOut+0x18d4>)
 8001a84:	4603      	mov	r3, r0
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	4403      	add	r3, r0
 8001a8a:	009b      	lsls	r3, r3, #2
 8001a8c:	440b      	add	r3, r1
 8001a8e:	3301      	adds	r3, #1
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	429a      	cmp	r2, r3
 8001a94:	dbbe      	blt.n	8001a14 <runBlockOut+0x1740>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8001a96:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8001a9a:	b2db      	uxtb	r3, r3
 8001a9c:	3301      	adds	r3, #1
 8001a9e:	b2db      	uxtb	r3, r3
 8001aa0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8001aa4:	f997 2023 	ldrsb.w	r2, [r7, #35]	; 0x23
 8001aa8:	4b3e      	ldr	r3, [pc, #248]	; (8001ba4 <runBlockOut+0x18d0>)
 8001aaa:	f993 3000 	ldrsb.w	r3, [r3]
 8001aae:	4618      	mov	r0, r3
 8001ab0:	493d      	ldr	r1, [pc, #244]	; (8001ba8 <runBlockOut+0x18d4>)
 8001ab2:	4603      	mov	r3, r0
 8001ab4:	009b      	lsls	r3, r3, #2
 8001ab6:	4403      	add	r3, r0
 8001ab8:	009b      	lsls	r3, r3, #2
 8001aba:	440b      	add	r3, r1
 8001abc:	3301      	adds	r3, #1
 8001abe:	781b      	ldrb	r3, [r3, #0]
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	dba3      	blt.n	8001a0c <runBlockOut+0x1738>
				break;
 8001ac4:	e253      	b.n	8001f6e <runBlockOut+0x1c9a>
					flag_updateJuego = 1;
 8001ac6:	4b3e      	ldr	r3, [pc, #248]	; (8001bc0 <runBlockOut+0x18ec>)
 8001ac8:	2201      	movs	r2, #1
 8001aca:	701a      	strb	r2, [r3, #0]
					for (int8_t k = 0; k < pieza[index_pieza].lado; k++ ){
 8001acc:	2300      	movs	r3, #0
 8001ace:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8001ad2:	e0f1      	b.n	8001cb8 <runBlockOut+0x19e4>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	f887 3020 	strb.w	r3, [r7, #32]
 8001ada:	e0d5      	b.n	8001c88 <runBlockOut+0x19b4>
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 8001adc:	2300      	movs	r3, #0
 8001ade:	77fb      	strb	r3, [r7, #31]
 8001ae0:	e0ba      	b.n	8001c58 <runBlockOut+0x1984>
								if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){
 8001ae2:	4b30      	ldr	r3, [pc, #192]	; (8001ba4 <runBlockOut+0x18d0>)
 8001ae4:	f993 3000 	ldrsb.w	r3, [r3]
 8001ae8:	4619      	mov	r1, r3
 8001aea:	4a2f      	ldr	r2, [pc, #188]	; (8001ba8 <runBlockOut+0x18d4>)
 8001aec:	460b      	mov	r3, r1
 8001aee:	009b      	lsls	r3, r3, #2
 8001af0:	440b      	add	r3, r1
 8001af2:	009b      	lsls	r3, r3, #2
 8001af4:	4413      	add	r3, r2
 8001af6:	3304      	adds	r3, #4
 8001af8:	681a      	ldr	r2, [r3, #0]
 8001afa:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8001afe:	009b      	lsls	r3, r3, #2
 8001b00:	4413      	add	r3, r2
 8001b02:	681a      	ldr	r2, [r3, #0]
 8001b04:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8001b08:	4413      	add	r3, r2
 8001b0a:	781b      	ldrb	r3, [r3, #0]
 8001b0c:	461a      	mov	r2, r3
 8001b0e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001b12:	fa42 f303 	asr.w	r3, r2, r3
 8001b16:	f003 0301 	and.w	r3, r3, #1
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d052      	beq.n	8001bc4 <runBlockOut+0x18f0>
									pieza[index_pieza].matrizAux[k][i] |= (0b1 << (pieza[index_pieza].lado - 1 - j) );
 8001b1e:	4b21      	ldr	r3, [pc, #132]	; (8001ba4 <runBlockOut+0x18d0>)
 8001b20:	f993 3000 	ldrsb.w	r3, [r3]
 8001b24:	4619      	mov	r1, r3
 8001b26:	4a20      	ldr	r2, [pc, #128]	; (8001ba8 <runBlockOut+0x18d4>)
 8001b28:	460b      	mov	r3, r1
 8001b2a:	009b      	lsls	r3, r3, #2
 8001b2c:	440b      	add	r3, r1
 8001b2e:	009b      	lsls	r3, r3, #2
 8001b30:	4413      	add	r3, r2
 8001b32:	3308      	adds	r3, #8
 8001b34:	681a      	ldr	r2, [r3, #0]
 8001b36:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8001b3a:	009b      	lsls	r3, r3, #2
 8001b3c:	4413      	add	r3, r2
 8001b3e:	681a      	ldr	r2, [r3, #0]
 8001b40:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001b44:	4413      	add	r3, r2
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	b25a      	sxtb	r2, r3
 8001b4a:	4b16      	ldr	r3, [pc, #88]	; (8001ba4 <runBlockOut+0x18d0>)
 8001b4c:	f993 3000 	ldrsb.w	r3, [r3]
 8001b50:	4618      	mov	r0, r3
 8001b52:	4915      	ldr	r1, [pc, #84]	; (8001ba8 <runBlockOut+0x18d4>)
 8001b54:	4603      	mov	r3, r0
 8001b56:	009b      	lsls	r3, r3, #2
 8001b58:	4403      	add	r3, r0
 8001b5a:	009b      	lsls	r3, r3, #2
 8001b5c:	440b      	add	r3, r1
 8001b5e:	3301      	adds	r3, #1
 8001b60:	781b      	ldrb	r3, [r3, #0]
 8001b62:	1e59      	subs	r1, r3, #1
 8001b64:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8001b68:	1acb      	subs	r3, r1, r3
 8001b6a:	2101      	movs	r1, #1
 8001b6c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b70:	b25b      	sxtb	r3, r3
 8001b72:	4313      	orrs	r3, r2
 8001b74:	b258      	sxtb	r0, r3
 8001b76:	4b0b      	ldr	r3, [pc, #44]	; (8001ba4 <runBlockOut+0x18d0>)
 8001b78:	f993 3000 	ldrsb.w	r3, [r3]
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4a0a      	ldr	r2, [pc, #40]	; (8001ba8 <runBlockOut+0x18d4>)
 8001b80:	460b      	mov	r3, r1
 8001b82:	009b      	lsls	r3, r3, #2
 8001b84:	440b      	add	r3, r1
 8001b86:	009b      	lsls	r3, r3, #2
 8001b88:	4413      	add	r3, r2
 8001b8a:	3308      	adds	r3, #8
 8001b8c:	681a      	ldr	r2, [r3, #0]
 8001b8e:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8001b92:	009b      	lsls	r3, r3, #2
 8001b94:	4413      	add	r3, r2
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	b2c2      	uxtb	r2, r0
 8001ba0:	701a      	strb	r2, [r3, #0]
 8001ba2:	e053      	b.n	8001c4c <runBlockOut+0x1978>
 8001ba4:	2000024f 	.word	0x2000024f
 8001ba8:	20000028 	.word	0x20000028
 8001bac:	20000251 	.word	0x20000251
 8001bb0:	20000249 	.word	0x20000249
 8001bb4:	20000252 	.word	0x20000252
 8001bb8:	20000258 	.word	0x20000258
 8001bbc:	20000250 	.word	0x20000250
 8001bc0:	2000024d 	.word	0x2000024d
									pieza[index_pieza].matrizAux[k][i] &= ~(0b1 << (pieza[index_pieza].lado - 1 - j) ); //nunca use esta expresion para setear ceros.
 8001bc4:	4ba9      	ldr	r3, [pc, #676]	; (8001e6c <runBlockOut+0x1b98>)
 8001bc6:	f993 3000 	ldrsb.w	r3, [r3]
 8001bca:	4619      	mov	r1, r3
 8001bcc:	4aa8      	ldr	r2, [pc, #672]	; (8001e70 <runBlockOut+0x1b9c>)
 8001bce:	460b      	mov	r3, r1
 8001bd0:	009b      	lsls	r3, r3, #2
 8001bd2:	440b      	add	r3, r1
 8001bd4:	009b      	lsls	r3, r3, #2
 8001bd6:	4413      	add	r3, r2
 8001bd8:	3308      	adds	r3, #8
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8001be0:	009b      	lsls	r3, r3, #2
 8001be2:	4413      	add	r3, r2
 8001be4:	681a      	ldr	r2, [r3, #0]
 8001be6:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001bea:	4413      	add	r3, r2
 8001bec:	781b      	ldrb	r3, [r3, #0]
 8001bee:	b25a      	sxtb	r2, r3
 8001bf0:	4b9e      	ldr	r3, [pc, #632]	; (8001e6c <runBlockOut+0x1b98>)
 8001bf2:	f993 3000 	ldrsb.w	r3, [r3]
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	499d      	ldr	r1, [pc, #628]	; (8001e70 <runBlockOut+0x1b9c>)
 8001bfa:	4603      	mov	r3, r0
 8001bfc:	009b      	lsls	r3, r3, #2
 8001bfe:	4403      	add	r3, r0
 8001c00:	009b      	lsls	r3, r3, #2
 8001c02:	440b      	add	r3, r1
 8001c04:	3301      	adds	r3, #1
 8001c06:	781b      	ldrb	r3, [r3, #0]
 8001c08:	1e59      	subs	r1, r3, #1
 8001c0a:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8001c0e:	1acb      	subs	r3, r1, r3
 8001c10:	2101      	movs	r1, #1
 8001c12:	fa01 f303 	lsl.w	r3, r1, r3
 8001c16:	b25b      	sxtb	r3, r3
 8001c18:	43db      	mvns	r3, r3
 8001c1a:	b25b      	sxtb	r3, r3
 8001c1c:	4013      	ands	r3, r2
 8001c1e:	b258      	sxtb	r0, r3
 8001c20:	4b92      	ldr	r3, [pc, #584]	; (8001e6c <runBlockOut+0x1b98>)
 8001c22:	f993 3000 	ldrsb.w	r3, [r3]
 8001c26:	4619      	mov	r1, r3
 8001c28:	4a91      	ldr	r2, [pc, #580]	; (8001e70 <runBlockOut+0x1b9c>)
 8001c2a:	460b      	mov	r3, r1
 8001c2c:	009b      	lsls	r3, r3, #2
 8001c2e:	440b      	add	r3, r1
 8001c30:	009b      	lsls	r3, r3, #2
 8001c32:	4413      	add	r3, r2
 8001c34:	3308      	adds	r3, #8
 8001c36:	681a      	ldr	r2, [r3, #0]
 8001c38:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8001c3c:	009b      	lsls	r3, r3, #2
 8001c3e:	4413      	add	r3, r2
 8001c40:	681a      	ldr	r2, [r3, #0]
 8001c42:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001c46:	4413      	add	r3, r2
 8001c48:	b2c2      	uxtb	r2, r0
 8001c4a:	701a      	strb	r2, [r3, #0]
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 8001c4c:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001c50:	b2db      	uxtb	r3, r3
 8001c52:	3301      	adds	r3, #1
 8001c54:	b2db      	uxtb	r3, r3
 8001c56:	77fb      	strb	r3, [r7, #31]
 8001c58:	f997 201f 	ldrsb.w	r2, [r7, #31]
 8001c5c:	4b83      	ldr	r3, [pc, #524]	; (8001e6c <runBlockOut+0x1b98>)
 8001c5e:	f993 3000 	ldrsb.w	r3, [r3]
 8001c62:	4618      	mov	r0, r3
 8001c64:	4982      	ldr	r1, [pc, #520]	; (8001e70 <runBlockOut+0x1b9c>)
 8001c66:	4603      	mov	r3, r0
 8001c68:	009b      	lsls	r3, r3, #2
 8001c6a:	4403      	add	r3, r0
 8001c6c:	009b      	lsls	r3, r3, #2
 8001c6e:	440b      	add	r3, r1
 8001c70:	3301      	adds	r3, #1
 8001c72:	781b      	ldrb	r3, [r3, #0]
 8001c74:	429a      	cmp	r2, r3
 8001c76:	f6ff af34 	blt.w	8001ae2 <runBlockOut+0x180e>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001c7a:	f997 3020 	ldrsb.w	r3, [r7, #32]
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	3301      	adds	r3, #1
 8001c82:	b2db      	uxtb	r3, r3
 8001c84:	f887 3020 	strb.w	r3, [r7, #32]
 8001c88:	f997 2020 	ldrsb.w	r2, [r7, #32]
 8001c8c:	4b77      	ldr	r3, [pc, #476]	; (8001e6c <runBlockOut+0x1b98>)
 8001c8e:	f993 3000 	ldrsb.w	r3, [r3]
 8001c92:	4618      	mov	r0, r3
 8001c94:	4976      	ldr	r1, [pc, #472]	; (8001e70 <runBlockOut+0x1b9c>)
 8001c96:	4603      	mov	r3, r0
 8001c98:	009b      	lsls	r3, r3, #2
 8001c9a:	4403      	add	r3, r0
 8001c9c:	009b      	lsls	r3, r3, #2
 8001c9e:	440b      	add	r3, r1
 8001ca0:	3301      	adds	r3, #1
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	f6ff af19 	blt.w	8001adc <runBlockOut+0x1808>
					for (int8_t k = 0; k < pieza[index_pieza].lado; k++ ){
 8001caa:	f997 3021 	ldrsb.w	r3, [r7, #33]	; 0x21
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	3301      	adds	r3, #1
 8001cb2:	b2db      	uxtb	r3, r3
 8001cb4:	f887 3021 	strb.w	r3, [r7, #33]	; 0x21
 8001cb8:	f997 2021 	ldrsb.w	r2, [r7, #33]	; 0x21
 8001cbc:	4b6b      	ldr	r3, [pc, #428]	; (8001e6c <runBlockOut+0x1b98>)
 8001cbe:	f993 3000 	ldrsb.w	r3, [r3]
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	496a      	ldr	r1, [pc, #424]	; (8001e70 <runBlockOut+0x1b9c>)
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	009b      	lsls	r3, r3, #2
 8001cca:	4403      	add	r3, r0
 8001ccc:	009b      	lsls	r3, r3, #2
 8001cce:	440b      	add	r3, r1
 8001cd0:	3301      	adds	r3, #1
 8001cd2:	781b      	ldrb	r3, [r3, #0]
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	f6ff aefd 	blt.w	8001ad4 <runBlockOut+0x1800>
					flag_movGiroProhibido = 0;
 8001cda:	4b66      	ldr	r3, [pc, #408]	; (8001e74 <runBlockOut+0x1ba0>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	701a      	strb	r2, [r3, #0]
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001ce0:	2300      	movs	r3, #0
 8001ce2:	77bb      	strb	r3, [r7, #30]
 8001ce4:	e0a0      	b.n	8001e28 <runBlockOut+0x1b54>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001ce6:	2300      	movs	r3, #0
 8001ce8:	777b      	strb	r3, [r7, #29]
 8001cea:	e086      	b.n	8001dfa <runBlockOut+0x1b26>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001cec:	2300      	movs	r3, #0
 8001cee:	773b      	strb	r3, [r7, #28]
 8001cf0:	e06d      	b.n	8001dce <runBlockOut+0x1afa>
								if (pieza[index_pieza].matrizAux[k][j] & (0b1 << i) ){
 8001cf2:	4b5e      	ldr	r3, [pc, #376]	; (8001e6c <runBlockOut+0x1b98>)
 8001cf4:	f993 3000 	ldrsb.w	r3, [r3]
 8001cf8:	4619      	mov	r1, r3
 8001cfa:	4a5d      	ldr	r2, [pc, #372]	; (8001e70 <runBlockOut+0x1b9c>)
 8001cfc:	460b      	mov	r3, r1
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	440b      	add	r3, r1
 8001d02:	009b      	lsls	r3, r3, #2
 8001d04:	4413      	add	r3, r2
 8001d06:	3308      	adds	r3, #8
 8001d08:	681a      	ldr	r2, [r3, #0]
 8001d0a:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8001d0e:	009b      	lsls	r3, r3, #2
 8001d10:	4413      	add	r3, r2
 8001d12:	681a      	ldr	r2, [r3, #0]
 8001d14:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8001d18:	4413      	add	r3, r2
 8001d1a:	781b      	ldrb	r3, [r3, #0]
 8001d1c:	461a      	mov	r2, r3
 8001d1e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001d22:	fa42 f303 	asr.w	r3, r2, r3
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	2b00      	cmp	r3, #0
 8001d2c:	d049      	beq.n	8001dc2 <runBlockOut+0x1aee>
									if ( (i+ pos_piezaX < 0) || (i + pos_piezaX > 7)  ){
 8001d2e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001d32:	4a51      	ldr	r2, [pc, #324]	; (8001e78 <runBlockOut+0x1ba4>)
 8001d34:	f992 2000 	ldrsb.w	r2, [r2]
 8001d38:	4413      	add	r3, r2
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	db07      	blt.n	8001d4e <runBlockOut+0x1a7a>
 8001d3e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001d42:	4a4d      	ldr	r2, [pc, #308]	; (8001e78 <runBlockOut+0x1ba4>)
 8001d44:	f992 2000 	ldrsb.w	r2, [r2]
 8001d48:	4413      	add	r3, r2
 8001d4a:	2b07      	cmp	r3, #7
 8001d4c:	dd03      	ble.n	8001d56 <runBlockOut+0x1a82>
										flag_movGiroProhibido = 1;
 8001d4e:	4b49      	ldr	r3, [pc, #292]	; (8001e74 <runBlockOut+0x1ba0>)
 8001d50:	2201      	movs	r2, #1
 8001d52:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 8001d54:	e04b      	b.n	8001dee <runBlockOut+0x1b1a>
									}else if ( (k + pos_piezaZ < 0) || (k + pos_piezaZ > 7)  ){
 8001d56:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8001d5a:	4a48      	ldr	r2, [pc, #288]	; (8001e7c <runBlockOut+0x1ba8>)
 8001d5c:	f992 2000 	ldrsb.w	r2, [r2]
 8001d60:	4413      	add	r3, r2
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	db07      	blt.n	8001d76 <runBlockOut+0x1aa2>
 8001d66:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8001d6a:	4a44      	ldr	r2, [pc, #272]	; (8001e7c <runBlockOut+0x1ba8>)
 8001d6c:	f992 2000 	ldrsb.w	r2, [r2]
 8001d70:	4413      	add	r3, r2
 8001d72:	2b07      	cmp	r3, #7
 8001d74:	dd03      	ble.n	8001d7e <runBlockOut+0x1aaa>
										flag_movGiroProhibido = 1;
 8001d76:	4b3f      	ldr	r3, [pc, #252]	; (8001e74 <runBlockOut+0x1ba0>)
 8001d78:	2201      	movs	r2, #1
 8001d7a:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 8001d7c:	e037      	b.n	8001dee <runBlockOut+0x1b1a>
									}else if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){
 8001d7e:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8001d82:	4a3e      	ldr	r2, [pc, #248]	; (8001e7c <runBlockOut+0x1ba8>)
 8001d84:	f992 2000 	ldrsb.w	r2, [r2]
 8001d88:	441a      	add	r2, r3
 8001d8a:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8001d8e:	493c      	ldr	r1, [pc, #240]	; (8001e80 <runBlockOut+0x1bac>)
 8001d90:	f991 1000 	ldrsb.w	r1, [r1]
 8001d94:	440b      	add	r3, r1
 8001d96:	493b      	ldr	r1, [pc, #236]	; (8001e84 <runBlockOut+0x1bb0>)
 8001d98:	00d2      	lsls	r2, r2, #3
 8001d9a:	440a      	add	r2, r1
 8001d9c:	4413      	add	r3, r2
 8001d9e:	781b      	ldrb	r3, [r3, #0]
 8001da0:	4619      	mov	r1, r3
 8001da2:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001da6:	4a34      	ldr	r2, [pc, #208]	; (8001e78 <runBlockOut+0x1ba4>)
 8001da8:	f992 2000 	ldrsb.w	r2, [r2]
 8001dac:	4413      	add	r3, r2
 8001dae:	fa41 f303 	asr.w	r3, r1, r3
 8001db2:	f003 0301 	and.w	r3, r3, #1
 8001db6:	2b00      	cmp	r3, #0
 8001db8:	d003      	beq.n	8001dc2 <runBlockOut+0x1aee>
										flag_movGiroProhibido = 1;
 8001dba:	4b2e      	ldr	r3, [pc, #184]	; (8001e74 <runBlockOut+0x1ba0>)
 8001dbc:	2201      	movs	r2, #1
 8001dbe:	701a      	strb	r2, [r3, #0]
										break; //sale del for o del case??
 8001dc0:	e015      	b.n	8001dee <runBlockOut+0x1b1a>
							for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001dc2:	f997 301c 	ldrsb.w	r3, [r7, #28]
 8001dc6:	b2db      	uxtb	r3, r3
 8001dc8:	3301      	adds	r3, #1
 8001dca:	b2db      	uxtb	r3, r3
 8001dcc:	773b      	strb	r3, [r7, #28]
 8001dce:	f997 201c 	ldrsb.w	r2, [r7, #28]
 8001dd2:	4b26      	ldr	r3, [pc, #152]	; (8001e6c <runBlockOut+0x1b98>)
 8001dd4:	f993 3000 	ldrsb.w	r3, [r3]
 8001dd8:	4618      	mov	r0, r3
 8001dda:	4925      	ldr	r1, [pc, #148]	; (8001e70 <runBlockOut+0x1b9c>)
 8001ddc:	4603      	mov	r3, r0
 8001dde:	009b      	lsls	r3, r3, #2
 8001de0:	4403      	add	r3, r0
 8001de2:	009b      	lsls	r3, r3, #2
 8001de4:	440b      	add	r3, r1
 8001de6:	3301      	adds	r3, #1
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	429a      	cmp	r2, r3
 8001dec:	db81      	blt.n	8001cf2 <runBlockOut+0x1a1e>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001dee:	f997 301d 	ldrsb.w	r3, [r7, #29]
 8001df2:	b2db      	uxtb	r3, r3
 8001df4:	3301      	adds	r3, #1
 8001df6:	b2db      	uxtb	r3, r3
 8001df8:	777b      	strb	r3, [r7, #29]
 8001dfa:	f997 201d 	ldrsb.w	r2, [r7, #29]
 8001dfe:	4b1b      	ldr	r3, [pc, #108]	; (8001e6c <runBlockOut+0x1b98>)
 8001e00:	f993 3000 	ldrsb.w	r3, [r3]
 8001e04:	4618      	mov	r0, r3
 8001e06:	491a      	ldr	r1, [pc, #104]	; (8001e70 <runBlockOut+0x1b9c>)
 8001e08:	4603      	mov	r3, r0
 8001e0a:	009b      	lsls	r3, r3, #2
 8001e0c:	4403      	add	r3, r0
 8001e0e:	009b      	lsls	r3, r3, #2
 8001e10:	440b      	add	r3, r1
 8001e12:	3301      	adds	r3, #1
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	429a      	cmp	r2, r3
 8001e18:	f6ff af68 	blt.w	8001cec <runBlockOut+0x1a18>
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++ ){
 8001e1c:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001e20:	b2db      	uxtb	r3, r3
 8001e22:	3301      	adds	r3, #1
 8001e24:	b2db      	uxtb	r3, r3
 8001e26:	77bb      	strb	r3, [r7, #30]
 8001e28:	f997 201e 	ldrsb.w	r2, [r7, #30]
 8001e2c:	4b0f      	ldr	r3, [pc, #60]	; (8001e6c <runBlockOut+0x1b98>)
 8001e2e:	f993 3000 	ldrsb.w	r3, [r3]
 8001e32:	4618      	mov	r0, r3
 8001e34:	490e      	ldr	r1, [pc, #56]	; (8001e70 <runBlockOut+0x1b9c>)
 8001e36:	4603      	mov	r3, r0
 8001e38:	009b      	lsls	r3, r3, #2
 8001e3a:	4403      	add	r3, r0
 8001e3c:	009b      	lsls	r3, r3, #2
 8001e3e:	440b      	add	r3, r1
 8001e40:	3301      	adds	r3, #1
 8001e42:	781b      	ldrb	r3, [r3, #0]
 8001e44:	429a      	cmp	r2, r3
 8001e46:	f6ff af4e 	blt.w	8001ce6 <runBlockOut+0x1a12>
					if (flag_movGiroProhibido != 0){
 8001e4a:	4b0a      	ldr	r3, [pc, #40]	; (8001e74 <runBlockOut+0x1ba0>)
 8001e4c:	781b      	ldrb	r3, [r3, #0]
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	d006      	beq.n	8001e60 <runBlockOut+0x1b8c>
						flag_updateJuego = 0;
 8001e52:	4b0d      	ldr	r3, [pc, #52]	; (8001e88 <runBlockOut+0x1bb4>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	701a      	strb	r2, [r3, #0]
						flag_movGiroProhibido = 0;
 8001e58:	4b06      	ldr	r3, [pc, #24]	; (8001e74 <runBlockOut+0x1ba0>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	701a      	strb	r2, [r3, #0]
						break;
 8001e5e:	e086      	b.n	8001f6e <runBlockOut+0x1c9a>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8001e60:	2300      	movs	r3, #0
 8001e62:	76fb      	strb	r3, [r7, #27]
 8001e64:	e066      	b.n	8001f34 <runBlockOut+0x1c60>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001e66:	2300      	movs	r3, #0
 8001e68:	76bb      	strb	r3, [r7, #26]
 8001e6a:	e04d      	b.n	8001f08 <runBlockOut+0x1c34>
 8001e6c:	2000024f 	.word	0x2000024f
 8001e70:	20000028 	.word	0x20000028
 8001e74:	20000249 	.word	0x20000249
 8001e78:	20000250 	.word	0x20000250
 8001e7c:	20000252 	.word	0x20000252
 8001e80:	20000251 	.word	0x20000251
 8001e84:	20000258 	.word	0x20000258
 8001e88:	2000024d 	.word	0x2000024d
							pieza[index_pieza].matriz[k][j] = ( pieza[index_pieza].matrizAux[k][j] & pieza[index_pieza].mask );
 8001e8c:	4bbe      	ldr	r3, [pc, #760]	; (8002188 <runBlockOut+0x1eb4>)
 8001e8e:	f993 3000 	ldrsb.w	r3, [r3]
 8001e92:	4619      	mov	r1, r3
 8001e94:	4abd      	ldr	r2, [pc, #756]	; (800218c <runBlockOut+0x1eb8>)
 8001e96:	460b      	mov	r3, r1
 8001e98:	009b      	lsls	r3, r3, #2
 8001e9a:	440b      	add	r3, r1
 8001e9c:	009b      	lsls	r3, r3, #2
 8001e9e:	4413      	add	r3, r2
 8001ea0:	3308      	adds	r3, #8
 8001ea2:	681a      	ldr	r2, [r3, #0]
 8001ea4:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001ea8:	009b      	lsls	r3, r3, #2
 8001eaa:	4413      	add	r3, r2
 8001eac:	681a      	ldr	r2, [r3, #0]
 8001eae:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001eb2:	4413      	add	r3, r2
 8001eb4:	7819      	ldrb	r1, [r3, #0]
 8001eb6:	4bb4      	ldr	r3, [pc, #720]	; (8002188 <runBlockOut+0x1eb4>)
 8001eb8:	f993 3000 	ldrsb.w	r3, [r3]
 8001ebc:	4618      	mov	r0, r3
 8001ebe:	4ab3      	ldr	r2, [pc, #716]	; (800218c <runBlockOut+0x1eb8>)
 8001ec0:	4603      	mov	r3, r0
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	4403      	add	r3, r0
 8001ec6:	009b      	lsls	r3, r3, #2
 8001ec8:	4413      	add	r3, r2
 8001eca:	3310      	adds	r3, #16
 8001ecc:	781a      	ldrb	r2, [r3, #0]
 8001ece:	4bae      	ldr	r3, [pc, #696]	; (8002188 <runBlockOut+0x1eb4>)
 8001ed0:	f993 3000 	ldrsb.w	r3, [r3]
 8001ed4:	461c      	mov	r4, r3
 8001ed6:	48ad      	ldr	r0, [pc, #692]	; (800218c <runBlockOut+0x1eb8>)
 8001ed8:	4623      	mov	r3, r4
 8001eda:	009b      	lsls	r3, r3, #2
 8001edc:	4423      	add	r3, r4
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	4403      	add	r3, r0
 8001ee2:	3304      	adds	r3, #4
 8001ee4:	6818      	ldr	r0, [r3, #0]
 8001ee6:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	4403      	add	r3, r0
 8001eee:	6818      	ldr	r0, [r3, #0]
 8001ef0:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001ef4:	4403      	add	r3, r0
 8001ef6:	400a      	ands	r2, r1
 8001ef8:	b2d2      	uxtb	r2, r2
 8001efa:	701a      	strb	r2, [r3, #0]
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8001efc:	f997 301a 	ldrsb.w	r3, [r7, #26]
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	3301      	adds	r3, #1
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	76bb      	strb	r3, [r7, #26]
 8001f08:	f997 201a 	ldrsb.w	r2, [r7, #26]
 8001f0c:	4b9e      	ldr	r3, [pc, #632]	; (8002188 <runBlockOut+0x1eb4>)
 8001f0e:	f993 3000 	ldrsb.w	r3, [r3]
 8001f12:	4618      	mov	r0, r3
 8001f14:	499d      	ldr	r1, [pc, #628]	; (800218c <runBlockOut+0x1eb8>)
 8001f16:	4603      	mov	r3, r0
 8001f18:	009b      	lsls	r3, r3, #2
 8001f1a:	4403      	add	r3, r0
 8001f1c:	009b      	lsls	r3, r3, #2
 8001f1e:	440b      	add	r3, r1
 8001f20:	3301      	adds	r3, #1
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	429a      	cmp	r2, r3
 8001f26:	dbb1      	blt.n	8001e8c <runBlockOut+0x1bb8>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 8001f28:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8001f2c:	b2db      	uxtb	r3, r3
 8001f2e:	3301      	adds	r3, #1
 8001f30:	b2db      	uxtb	r3, r3
 8001f32:	76fb      	strb	r3, [r7, #27]
 8001f34:	f997 201b 	ldrsb.w	r2, [r7, #27]
 8001f38:	4b93      	ldr	r3, [pc, #588]	; (8002188 <runBlockOut+0x1eb4>)
 8001f3a:	f993 3000 	ldrsb.w	r3, [r3]
 8001f3e:	4618      	mov	r0, r3
 8001f40:	4992      	ldr	r1, [pc, #584]	; (800218c <runBlockOut+0x1eb8>)
 8001f42:	4603      	mov	r3, r0
 8001f44:	009b      	lsls	r3, r3, #2
 8001f46:	4403      	add	r3, r0
 8001f48:	009b      	lsls	r3, r3, #2
 8001f4a:	440b      	add	r3, r1
 8001f4c:	3301      	adds	r3, #1
 8001f4e:	781b      	ldrb	r3, [r3, #0]
 8001f50:	429a      	cmp	r2, r3
 8001f52:	db88      	blt.n	8001e66 <runBlockOut+0x1b92>
				break;
 8001f54:	e00b      	b.n	8001f6e <runBlockOut+0x1c9a>
					flag_fuerzaCaida = 1;
 8001f56:	4b8e      	ldr	r3, [pc, #568]	; (8002190 <runBlockOut+0x1ebc>)
 8001f58:	2201      	movs	r2, #1
 8001f5a:	701a      	strb	r2, [r3, #0]
				break;
 8001f5c:	bf00      	nop
 8001f5e:	e006      	b.n	8001f6e <runBlockOut+0x1c9a>
				break;
 8001f60:	bf00      	nop
 8001f62:	e004      	b.n	8001f6e <runBlockOut+0x1c9a>
				break;
 8001f64:	bf00      	nop
 8001f66:	e002      	b.n	8001f6e <runBlockOut+0x1c9a>
				break;
 8001f68:	bf00      	nop
 8001f6a:	e000      	b.n	8001f6e <runBlockOut+0x1c9a>
				break;
 8001f6c:	bf00      	nop
						} //end if (pieza[index_pieza]...
					} //end for z
				} //end for za
			} //end for x
*/
			entradaJoystick = 0;
 8001f6e:	4b89      	ldr	r3, [pc, #548]	; (8002194 <runBlockOut+0x1ec0>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	701a      	strb	r2, [r3, #0]

			estatus_juego = CHECK_CAIDA;
 8001f74:	4b88      	ldr	r3, [pc, #544]	; (8002198 <runBlockOut+0x1ec4>)
 8001f76:	2204      	movs	r2, #4
 8001f78:	701a      	strb	r2, [r3, #0]
//			estatus_juego = CHECK_PIEZA;

		break;
 8001f7a:	e228      	b.n	80023ce <runBlockOut+0x20fa>
		case CHECK_CAIDA:
			if ((flag_timeoutCaer != 0) || (flag_fuerzaCaida != 0)){
 8001f7c:	4b87      	ldr	r3, [pc, #540]	; (800219c <runBlockOut+0x1ec8>)
 8001f7e:	781b      	ldrb	r3, [r3, #0]
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d104      	bne.n	8001f8e <runBlockOut+0x1cba>
 8001f84:	4b82      	ldr	r3, [pc, #520]	; (8002190 <runBlockOut+0x1ebc>)
 8001f86:	781b      	ldrb	r3, [r3, #0]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	f000 818d 	beq.w	80022a8 <runBlockOut+0x1fd4>
				pos_piezaZ--;
 8001f8e:	4b84      	ldr	r3, [pc, #528]	; (80021a0 <runBlockOut+0x1ecc>)
 8001f90:	f993 3000 	ldrsb.w	r3, [r3]
 8001f94:	b2db      	uxtb	r3, r3
 8001f96:	3b01      	subs	r3, #1
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	b25a      	sxtb	r2, r3
 8001f9c:	4b80      	ldr	r3, [pc, #512]	; (80021a0 <runBlockOut+0x1ecc>)
 8001f9e:	701a      	strb	r2, [r3, #0]
				flag_updateJuego = 1;
 8001fa0:	4b80      	ldr	r3, [pc, #512]	; (80021a4 <runBlockOut+0x1ed0>)
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	701a      	strb	r2, [r3, #0]

				//comprueba ocupación
				flag_movGiroProhibido = 0;
 8001fa6:	4b80      	ldr	r3, [pc, #512]	; (80021a8 <runBlockOut+0x1ed4>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	701a      	strb	r2, [r3, #0]
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++ ){
 8001fac:	2300      	movs	r3, #0
 8001fae:	767b      	strb	r3, [r7, #25]
 8001fb0:	e0be      	b.n	8002130 <runBlockOut+0x1e5c>

					if (k + pos_piezaZ >= 0){ //comprueba que esté dentro del cubo el ciclo actual
 8001fb2:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001fb6:	4a7a      	ldr	r2, [pc, #488]	; (80021a0 <runBlockOut+0x1ecc>)
 8001fb8:	f992 2000 	ldrsb.w	r2, [r2]
 8001fbc:	4413      	add	r3, r2
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	db78      	blt.n	80020b4 <runBlockOut+0x1de0>

						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	763b      	strb	r3, [r7, #24]
 8001fc6:	e064      	b.n	8002092 <runBlockOut+0x1dbe>
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 8001fc8:	2300      	movs	r3, #0
 8001fca:	75fb      	strb	r3, [r7, #23]
 8001fcc:	e04b      	b.n	8002066 <runBlockOut+0x1d92>
								if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){
 8001fce:	4b6e      	ldr	r3, [pc, #440]	; (8002188 <runBlockOut+0x1eb4>)
 8001fd0:	f993 3000 	ldrsb.w	r3, [r3]
 8001fd4:	4619      	mov	r1, r3
 8001fd6:	4a6d      	ldr	r2, [pc, #436]	; (800218c <runBlockOut+0x1eb8>)
 8001fd8:	460b      	mov	r3, r1
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	440b      	add	r3, r1
 8001fde:	009b      	lsls	r3, r3, #2
 8001fe0:	4413      	add	r3, r2
 8001fe2:	3304      	adds	r3, #4
 8001fe4:	681a      	ldr	r2, [r3, #0]
 8001fe6:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8001fea:	009b      	lsls	r3, r3, #2
 8001fec:	4413      	add	r3, r2
 8001fee:	681a      	ldr	r2, [r3, #0]
 8001ff0:	f997 3018 	ldrsb.w	r3, [r7, #24]
 8001ff4:	4413      	add	r3, r2
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	461a      	mov	r2, r3
 8001ffa:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8001ffe:	fa42 f303 	asr.w	r3, r2, r3
 8002002:	f003 0301 	and.w	r3, r3, #1
 8002006:	2b00      	cmp	r3, #0
 8002008:	d027      	beq.n	800205a <runBlockOut+0x1d86>
									if ( (ocupacion[k + pos_piezaZ][j + pos_piezaY] & ( 0b1 << (i + pos_piezaX) )) ){
 800200a:	f997 3019 	ldrsb.w	r3, [r7, #25]
 800200e:	4a64      	ldr	r2, [pc, #400]	; (80021a0 <runBlockOut+0x1ecc>)
 8002010:	f992 2000 	ldrsb.w	r2, [r2]
 8002014:	441a      	add	r2, r3
 8002016:	f997 3018 	ldrsb.w	r3, [r7, #24]
 800201a:	4964      	ldr	r1, [pc, #400]	; (80021ac <runBlockOut+0x1ed8>)
 800201c:	f991 1000 	ldrsb.w	r1, [r1]
 8002020:	440b      	add	r3, r1
 8002022:	4963      	ldr	r1, [pc, #396]	; (80021b0 <runBlockOut+0x1edc>)
 8002024:	00d2      	lsls	r2, r2, #3
 8002026:	440a      	add	r2, r1
 8002028:	4413      	add	r3, r2
 800202a:	781b      	ldrb	r3, [r3, #0]
 800202c:	4619      	mov	r1, r3
 800202e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8002032:	4a60      	ldr	r2, [pc, #384]	; (80021b4 <runBlockOut+0x1ee0>)
 8002034:	f992 2000 	ldrsb.w	r2, [r2]
 8002038:	4413      	add	r3, r2
 800203a:	fa41 f303 	asr.w	r3, r1, r3
 800203e:	f003 0301 	and.w	r3, r3, #1
 8002042:	2b00      	cmp	r3, #0
 8002044:	d009      	beq.n	800205a <runBlockOut+0x1d86>
										//anula el movimiento
										flag_movGiroProhibido = 1;
 8002046:	4b58      	ldr	r3, [pc, #352]	; (80021a8 <runBlockOut+0x1ed4>)
 8002048:	2201      	movs	r2, #1
 800204a:	701a      	strb	r2, [r3, #0]
										
										i = 10;
 800204c:	230a      	movs	r3, #10
 800204e:	75fb      	strb	r3, [r7, #23]
										j = 10;
 8002050:	230a      	movs	r3, #10
 8002052:	763b      	strb	r3, [r7, #24]
										k = 10;
 8002054:	230a      	movs	r3, #10
 8002056:	767b      	strb	r3, [r7, #25]
										break; //sale del for o del case??
 8002058:	e015      	b.n	8002086 <runBlockOut+0x1db2>
							for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 800205a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 800205e:	b2db      	uxtb	r3, r3
 8002060:	3301      	adds	r3, #1
 8002062:	b2db      	uxtb	r3, r3
 8002064:	75fb      	strb	r3, [r7, #23]
 8002066:	f997 2017 	ldrsb.w	r2, [r7, #23]
 800206a:	4b47      	ldr	r3, [pc, #284]	; (8002188 <runBlockOut+0x1eb4>)
 800206c:	f993 3000 	ldrsb.w	r3, [r3]
 8002070:	4618      	mov	r0, r3
 8002072:	4946      	ldr	r1, [pc, #280]	; (800218c <runBlockOut+0x1eb8>)
 8002074:	4603      	mov	r3, r0
 8002076:	009b      	lsls	r3, r3, #2
 8002078:	4403      	add	r3, r0
 800207a:	009b      	lsls	r3, r3, #2
 800207c:	440b      	add	r3, r1
 800207e:	3301      	adds	r3, #1
 8002080:	781b      	ldrb	r3, [r3, #0]
 8002082:	429a      	cmp	r2, r3
 8002084:	dba3      	blt.n	8001fce <runBlockOut+0x1cfa>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 8002086:	f997 3018 	ldrsb.w	r3, [r7, #24]
 800208a:	b2db      	uxtb	r3, r3
 800208c:	3301      	adds	r3, #1
 800208e:	b2db      	uxtb	r3, r3
 8002090:	763b      	strb	r3, [r7, #24]
 8002092:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8002096:	4b3c      	ldr	r3, [pc, #240]	; (8002188 <runBlockOut+0x1eb4>)
 8002098:	f993 3000 	ldrsb.w	r3, [r3]
 800209c:	4618      	mov	r0, r3
 800209e:	493b      	ldr	r1, [pc, #236]	; (800218c <runBlockOut+0x1eb8>)
 80020a0:	4603      	mov	r3, r0
 80020a2:	009b      	lsls	r3, r3, #2
 80020a4:	4403      	add	r3, r0
 80020a6:	009b      	lsls	r3, r3, #2
 80020a8:	440b      	add	r3, r1
 80020aa:	3301      	adds	r3, #1
 80020ac:	781b      	ldrb	r3, [r3, #0]
 80020ae:	429a      	cmp	r2, r3
 80020b0:	db8a      	blt.n	8001fc8 <runBlockOut+0x1cf4>
 80020b2:	e037      	b.n	8002124 <runBlockOut+0x1e50>
							} //end for x
						} //end for za

					}else{ //si está debajo del cubo...

						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 80020b4:	2300      	movs	r3, #0
 80020b6:	75bb      	strb	r3, [r7, #22]
 80020b8:	e024      	b.n	8002104 <runBlockOut+0x1e30>
							if ( pieza[index_pieza].matriz[k][j] != 0  ){
 80020ba:	4b33      	ldr	r3, [pc, #204]	; (8002188 <runBlockOut+0x1eb4>)
 80020bc:	f993 3000 	ldrsb.w	r3, [r3]
 80020c0:	4619      	mov	r1, r3
 80020c2:	4a32      	ldr	r2, [pc, #200]	; (800218c <runBlockOut+0x1eb8>)
 80020c4:	460b      	mov	r3, r1
 80020c6:	009b      	lsls	r3, r3, #2
 80020c8:	440b      	add	r3, r1
 80020ca:	009b      	lsls	r3, r3, #2
 80020cc:	4413      	add	r3, r2
 80020ce:	3304      	adds	r3, #4
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	f997 3019 	ldrsb.w	r3, [r7, #25]
 80020d6:	009b      	lsls	r3, r3, #2
 80020d8:	4413      	add	r3, r2
 80020da:	681a      	ldr	r2, [r3, #0]
 80020dc:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80020e0:	4413      	add	r3, r2
 80020e2:	781b      	ldrb	r3, [r3, #0]
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d007      	beq.n	80020f8 <runBlockOut+0x1e24>
								//anula el movimiento
								flag_movGiroProhibido = 1;
 80020e8:	4b2f      	ldr	r3, [pc, #188]	; (80021a8 <runBlockOut+0x1ed4>)
 80020ea:	2201      	movs	r2, #1
 80020ec:	701a      	strb	r2, [r3, #0]
								j = 10;
 80020ee:	230a      	movs	r3, #10
 80020f0:	75bb      	strb	r3, [r7, #22]
								k = 10;
 80020f2:	230a      	movs	r3, #10
 80020f4:	767b      	strb	r3, [r7, #25]
								break; //sale del for o del case??
 80020f6:	e015      	b.n	8002124 <runBlockOut+0x1e50>
						for (int8_t j = 0; j < pieza[index_pieza].lado; j++){
 80020f8:	f997 3016 	ldrsb.w	r3, [r7, #22]
 80020fc:	b2db      	uxtb	r3, r3
 80020fe:	3301      	adds	r3, #1
 8002100:	b2db      	uxtb	r3, r3
 8002102:	75bb      	strb	r3, [r7, #22]
 8002104:	f997 2016 	ldrsb.w	r2, [r7, #22]
 8002108:	4b1f      	ldr	r3, [pc, #124]	; (8002188 <runBlockOut+0x1eb4>)
 800210a:	f993 3000 	ldrsb.w	r3, [r3]
 800210e:	4618      	mov	r0, r3
 8002110:	491e      	ldr	r1, [pc, #120]	; (800218c <runBlockOut+0x1eb8>)
 8002112:	4603      	mov	r3, r0
 8002114:	009b      	lsls	r3, r3, #2
 8002116:	4403      	add	r3, r0
 8002118:	009b      	lsls	r3, r3, #2
 800211a:	440b      	add	r3, r1
 800211c:	3301      	adds	r3, #1
 800211e:	781b      	ldrb	r3, [r3, #0]
 8002120:	429a      	cmp	r2, r3
 8002122:	dbca      	blt.n	80020ba <runBlockOut+0x1de6>
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++ ){
 8002124:	f997 3019 	ldrsb.w	r3, [r7, #25]
 8002128:	b2db      	uxtb	r3, r3
 800212a:	3301      	adds	r3, #1
 800212c:	b2db      	uxtb	r3, r3
 800212e:	767b      	strb	r3, [r7, #25]
 8002130:	f997 2019 	ldrsb.w	r2, [r7, #25]
 8002134:	4b14      	ldr	r3, [pc, #80]	; (8002188 <runBlockOut+0x1eb4>)
 8002136:	f993 3000 	ldrsb.w	r3, [r3]
 800213a:	4618      	mov	r0, r3
 800213c:	4913      	ldr	r1, [pc, #76]	; (800218c <runBlockOut+0x1eb8>)
 800213e:	4603      	mov	r3, r0
 8002140:	009b      	lsls	r3, r3, #2
 8002142:	4403      	add	r3, r0
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	440b      	add	r3, r1
 8002148:	3301      	adds	r3, #1
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	429a      	cmp	r2, r3
 800214e:	f6ff af30 	blt.w	8001fb2 <runBlockOut+0x1cde>
//						} //end for za
//					} //end for x
//					flag_movGiroProhibido = 0;
//				} //end if (flag_movGiroProhibido != 0)

				if (flag_movGiroProhibido != 0){
 8002152:	4b15      	ldr	r3, [pc, #84]	; (80021a8 <runBlockOut+0x1ed4>)
 8002154:	781b      	ldrb	r3, [r3, #0]
 8002156:	2b00      	cmp	r3, #0
 8002158:	f000 80a3 	beq.w	80022a2 <runBlockOut+0x1fce>
					pos_piezaZ++;
 800215c:	4b10      	ldr	r3, [pc, #64]	; (80021a0 <runBlockOut+0x1ecc>)
 800215e:	f993 3000 	ldrsb.w	r3, [r3]
 8002162:	b2db      	uxtb	r3, r3
 8002164:	3301      	adds	r3, #1
 8002166:	b2db      	uxtb	r3, r3
 8002168:	b25a      	sxtb	r2, r3
 800216a:	4b0d      	ldr	r3, [pc, #52]	; (80021a0 <runBlockOut+0x1ecc>)
 800216c:	701a      	strb	r2, [r3, #0]
					flag_pieza = 0;
 800216e:	4b12      	ldr	r3, [pc, #72]	; (80021b8 <runBlockOut+0x1ee4>)
 8002170:	2200      	movs	r2, #0
 8002172:	701a      	strb	r2, [r3, #0]
					flag_fuerzaCaida = 0;
 8002174:	4b06      	ldr	r3, [pc, #24]	; (8002190 <runBlockOut+0x1ebc>)
 8002176:	2200      	movs	r2, #0
 8002178:	701a      	strb	r2, [r3, #0]
					//llena la matriz de ocupacion
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 800217a:	2300      	movs	r3, #0
 800217c:	757b      	strb	r3, [r7, #21]
 800217e:	e07c      	b.n	800227a <runBlockOut+0x1fa6>
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8002180:	2300      	movs	r3, #0
 8002182:	753b      	strb	r3, [r7, #20]
 8002184:	e063      	b.n	800224e <runBlockOut+0x1f7a>
 8002186:	bf00      	nop
 8002188:	2000024f 	.word	0x2000024f
 800218c:	20000028 	.word	0x20000028
 8002190:	2000024b 	.word	0x2000024b
 8002194:	20000253 	.word	0x20000253
 8002198:	2000024e 	.word	0x2000024e
 800219c:	2000024a 	.word	0x2000024a
 80021a0:	20000252 	.word	0x20000252
 80021a4:	2000024d 	.word	0x2000024d
 80021a8:	20000249 	.word	0x20000249
 80021ac:	20000251 	.word	0x20000251
 80021b0:	20000258 	.word	0x20000258
 80021b4:	20000250 	.word	0x20000250
 80021b8:	20000248 	.word	0x20000248
							ocupacion[k + pos_piezaZ][j + pos_piezaY] |= ( pieza[index_pieza].matriz[k][j] << pos_piezaX);
 80021bc:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80021c0:	4a97      	ldr	r2, [pc, #604]	; (8002420 <runBlockOut+0x214c>)
 80021c2:	f992 2000 	ldrsb.w	r2, [r2]
 80021c6:	441a      	add	r2, r3
 80021c8:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80021cc:	4995      	ldr	r1, [pc, #596]	; (8002424 <runBlockOut+0x2150>)
 80021ce:	f991 1000 	ldrsb.w	r1, [r1]
 80021d2:	440b      	add	r3, r1
 80021d4:	4994      	ldr	r1, [pc, #592]	; (8002428 <runBlockOut+0x2154>)
 80021d6:	00d2      	lsls	r2, r2, #3
 80021d8:	440a      	add	r2, r1
 80021da:	4413      	add	r3, r2
 80021dc:	781b      	ldrb	r3, [r3, #0]
 80021de:	b25a      	sxtb	r2, r3
 80021e0:	4b92      	ldr	r3, [pc, #584]	; (800242c <runBlockOut+0x2158>)
 80021e2:	f993 3000 	ldrsb.w	r3, [r3]
 80021e6:	4618      	mov	r0, r3
 80021e8:	4991      	ldr	r1, [pc, #580]	; (8002430 <runBlockOut+0x215c>)
 80021ea:	4603      	mov	r3, r0
 80021ec:	009b      	lsls	r3, r3, #2
 80021ee:	4403      	add	r3, r0
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	440b      	add	r3, r1
 80021f4:	3304      	adds	r3, #4
 80021f6:	6819      	ldr	r1, [r3, #0]
 80021f8:	f997 3014 	ldrsb.w	r3, [r7, #20]
 80021fc:	009b      	lsls	r3, r3, #2
 80021fe:	440b      	add	r3, r1
 8002200:	6819      	ldr	r1, [r3, #0]
 8002202:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8002206:	440b      	add	r3, r1
 8002208:	781b      	ldrb	r3, [r3, #0]
 800220a:	4619      	mov	r1, r3
 800220c:	4b89      	ldr	r3, [pc, #548]	; (8002434 <runBlockOut+0x2160>)
 800220e:	f993 3000 	ldrsb.w	r3, [r3]
 8002212:	fa01 f303 	lsl.w	r3, r1, r3
 8002216:	b25b      	sxtb	r3, r3
 8002218:	4313      	orrs	r3, r2
 800221a:	b258      	sxtb	r0, r3
 800221c:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8002220:	4a7f      	ldr	r2, [pc, #508]	; (8002420 <runBlockOut+0x214c>)
 8002222:	f992 2000 	ldrsb.w	r2, [r2]
 8002226:	441a      	add	r2, r3
 8002228:	f997 3015 	ldrsb.w	r3, [r7, #21]
 800222c:	497d      	ldr	r1, [pc, #500]	; (8002424 <runBlockOut+0x2150>)
 800222e:	f991 1000 	ldrsb.w	r1, [r1]
 8002232:	440b      	add	r3, r1
 8002234:	b2c0      	uxtb	r0, r0
 8002236:	497c      	ldr	r1, [pc, #496]	; (8002428 <runBlockOut+0x2154>)
 8002238:	00d2      	lsls	r2, r2, #3
 800223a:	440a      	add	r2, r1
 800223c:	4413      	add	r3, r2
 800223e:	4602      	mov	r2, r0
 8002240:	701a      	strb	r2, [r3, #0]
						for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 8002242:	f997 3014 	ldrsb.w	r3, [r7, #20]
 8002246:	b2db      	uxtb	r3, r3
 8002248:	3301      	adds	r3, #1
 800224a:	b2db      	uxtb	r3, r3
 800224c:	753b      	strb	r3, [r7, #20]
 800224e:	f997 2014 	ldrsb.w	r2, [r7, #20]
 8002252:	4b76      	ldr	r3, [pc, #472]	; (800242c <runBlockOut+0x2158>)
 8002254:	f993 3000 	ldrsb.w	r3, [r3]
 8002258:	4618      	mov	r0, r3
 800225a:	4975      	ldr	r1, [pc, #468]	; (8002430 <runBlockOut+0x215c>)
 800225c:	4603      	mov	r3, r0
 800225e:	009b      	lsls	r3, r3, #2
 8002260:	4403      	add	r3, r0
 8002262:	009b      	lsls	r3, r3, #2
 8002264:	440b      	add	r3, r1
 8002266:	3301      	adds	r3, #1
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	429a      	cmp	r2, r3
 800226c:	dba6      	blt.n	80021bc <runBlockOut+0x1ee8>
					for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 800226e:	f997 3015 	ldrsb.w	r3, [r7, #21]
 8002272:	b2db      	uxtb	r3, r3
 8002274:	3301      	adds	r3, #1
 8002276:	b2db      	uxtb	r3, r3
 8002278:	757b      	strb	r3, [r7, #21]
 800227a:	f997 2015 	ldrsb.w	r2, [r7, #21]
 800227e:	4b6b      	ldr	r3, [pc, #428]	; (800242c <runBlockOut+0x2158>)
 8002280:	f993 3000 	ldrsb.w	r3, [r3]
 8002284:	4618      	mov	r0, r3
 8002286:	496a      	ldr	r1, [pc, #424]	; (8002430 <runBlockOut+0x215c>)
 8002288:	4603      	mov	r3, r0
 800228a:	009b      	lsls	r3, r3, #2
 800228c:	4403      	add	r3, r0
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	440b      	add	r3, r1
 8002292:	3301      	adds	r3, #1
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	429a      	cmp	r2, r3
 8002298:	f6ff af72 	blt.w	8002180 <runBlockOut+0x1eac>
						} //end for z
					} //end for x

					flag_movGiroProhibido = 0;
 800229c:	4b66      	ldr	r3, [pc, #408]	; (8002438 <runBlockOut+0x2164>)
 800229e:	2200      	movs	r2, #0
 80022a0:	701a      	strb	r2, [r3, #0]
				} //end if (flag_movGiroProhibido != 0)

				flag_timeoutCaer = 0;
 80022a2:	4b66      	ldr	r3, [pc, #408]	; (800243c <runBlockOut+0x2168>)
 80022a4:	2200      	movs	r2, #0
 80022a6:	701a      	strb	r2, [r3, #0]
			} //end if flag_timeoutCaer != 0

			estatus_juego = CHECK_PISO_LLENO;
 80022a8:	4b65      	ldr	r3, [pc, #404]	; (8002440 <runBlockOut+0x216c>)
 80022aa:	2205      	movs	r2, #5
 80022ac:	701a      	strb	r2, [r3, #0]
//			estatus_juego = CHECK_PIEZA;
		break;
 80022ae:	e08e      	b.n	80023ce <runBlockOut+0x20fa>
		case CHECK_PISO_LLENO:
			completaPiso = 0;
 80022b0:	4b64      	ldr	r3, [pc, #400]	; (8002444 <runBlockOut+0x2170>)
 80022b2:	2200      	movs	r2, #0
 80022b4:	701a      	strb	r2, [r3, #0]

			for (int8_t k = 0; k < 8; k++){
 80022b6:	2300      	movs	r3, #0
 80022b8:	74fb      	strb	r3, [r7, #19]
 80022ba:	e07d      	b.n	80023b8 <runBlockOut+0x20e4>

				for (int8_t j = 0; j < 8; j++){
 80022bc:	2300      	movs	r3, #0
 80022be:	74bb      	strb	r3, [r7, #18]
 80022c0:	e01c      	b.n	80022fc <runBlockOut+0x2028>
					if (ocupacion[k][j] == 0xFF){
 80022c2:	f997 2013 	ldrsb.w	r2, [r7, #19]
 80022c6:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80022ca:	4957      	ldr	r1, [pc, #348]	; (8002428 <runBlockOut+0x2154>)
 80022cc:	00d2      	lsls	r2, r2, #3
 80022ce:	440a      	add	r2, r1
 80022d0:	4413      	add	r3, r2
 80022d2:	781b      	ldrb	r3, [r3, #0]
 80022d4:	2bff      	cmp	r3, #255	; 0xff
 80022d6:	d106      	bne.n	80022e6 <runBlockOut+0x2012>
						completaPiso++;
 80022d8:	4b5a      	ldr	r3, [pc, #360]	; (8002444 <runBlockOut+0x2170>)
 80022da:	781b      	ldrb	r3, [r3, #0]
 80022dc:	3301      	adds	r3, #1
 80022de:	b2da      	uxtb	r2, r3
 80022e0:	4b58      	ldr	r3, [pc, #352]	; (8002444 <runBlockOut+0x2170>)
 80022e2:	701a      	strb	r2, [r3, #0]
 80022e4:	e004      	b.n	80022f0 <runBlockOut+0x201c>
					}else{
						completaPiso = 0;
 80022e6:	4b57      	ldr	r3, [pc, #348]	; (8002444 <runBlockOut+0x2170>)
 80022e8:	2200      	movs	r2, #0
 80022ea:	701a      	strb	r2, [r3, #0]
						j = 8; //asquerosidad para terminar el bucle
 80022ec:	2308      	movs	r3, #8
 80022ee:	74bb      	strb	r3, [r7, #18]
				for (int8_t j = 0; j < 8; j++){
 80022f0:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80022f4:	b2db      	uxtb	r3, r3
 80022f6:	3301      	adds	r3, #1
 80022f8:	b2db      	uxtb	r3, r3
 80022fa:	74bb      	strb	r3, [r7, #18]
 80022fc:	f997 3012 	ldrsb.w	r3, [r7, #18]
 8002300:	2b07      	cmp	r3, #7
 8002302:	ddde      	ble.n	80022c2 <runBlockOut+0x1fee>
					} //end if (ocupacion[ka][j] == 0xFF)
				} //end for j

				 if (completaPiso == 8){
 8002304:	4b4f      	ldr	r3, [pc, #316]	; (8002444 <runBlockOut+0x2170>)
 8002306:	781b      	ldrb	r3, [r3, #0]
 8002308:	2b08      	cmp	r3, #8
 800230a:	d14f      	bne.n	80023ac <runBlockOut+0x20d8>

					 flag_updateJuego = 1;
 800230c:	4b4e      	ldr	r3, [pc, #312]	; (8002448 <runBlockOut+0x2174>)
 800230e:	2201      	movs	r2, #1
 8002310:	701a      	strb	r2, [r3, #0]

					 for (int8_t q = k; q < 8; q++){
 8002312:	7cfb      	ldrb	r3, [r7, #19]
 8002314:	747b      	strb	r3, [r7, #17]
 8002316:	e042      	b.n	800239e <runBlockOut+0x20ca>

						 if (q == 7){ //llegue al piso 7
 8002318:	f997 3011 	ldrsb.w	r3, [r7, #17]
 800231c:	2b07      	cmp	r3, #7
 800231e:	d117      	bne.n	8002350 <runBlockOut+0x207c>
							 for (int8_t j = 0; j < 8; j++){
 8002320:	2300      	movs	r3, #0
 8002322:	743b      	strb	r3, [r7, #16]
 8002324:	e00f      	b.n	8002346 <runBlockOut+0x2072>
								 ocupacion[k][j] = 0;
 8002326:	f997 2013 	ldrsb.w	r2, [r7, #19]
 800232a:	f997 3010 	ldrsb.w	r3, [r7, #16]
 800232e:	493e      	ldr	r1, [pc, #248]	; (8002428 <runBlockOut+0x2154>)
 8002330:	00d2      	lsls	r2, r2, #3
 8002332:	440a      	add	r2, r1
 8002334:	4413      	add	r3, r2
 8002336:	2200      	movs	r2, #0
 8002338:	701a      	strb	r2, [r3, #0]
							 for (int8_t j = 0; j < 8; j++){
 800233a:	f997 3010 	ldrsb.w	r3, [r7, #16]
 800233e:	b2db      	uxtb	r3, r3
 8002340:	3301      	adds	r3, #1
 8002342:	b2db      	uxtb	r3, r3
 8002344:	743b      	strb	r3, [r7, #16]
 8002346:	f997 3010 	ldrsb.w	r3, [r7, #16]
 800234a:	2b07      	cmp	r3, #7
 800234c:	ddeb      	ble.n	8002326 <runBlockOut+0x2052>
 800234e:	e020      	b.n	8002392 <runBlockOut+0x20be>
							 } //end for j
						 }else{ //si no llegue al piso 7
							for (int8_t j = 0; j < 8; j++){
 8002350:	2300      	movs	r3, #0
 8002352:	73fb      	strb	r3, [r7, #15]
 8002354:	e019      	b.n	800238a <runBlockOut+0x20b6>
								 ocupacion[k][j] = ocupacion[k + 1][j];
 8002356:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800235a:	1c58      	adds	r0, r3, #1
 800235c:	f997 100f 	ldrsb.w	r1, [r7, #15]
 8002360:	f997 2013 	ldrsb.w	r2, [r7, #19]
 8002364:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002368:	4c2f      	ldr	r4, [pc, #188]	; (8002428 <runBlockOut+0x2154>)
 800236a:	00c0      	lsls	r0, r0, #3
 800236c:	4420      	add	r0, r4
 800236e:	4401      	add	r1, r0
 8002370:	7808      	ldrb	r0, [r1, #0]
 8002372:	492d      	ldr	r1, [pc, #180]	; (8002428 <runBlockOut+0x2154>)
 8002374:	00d2      	lsls	r2, r2, #3
 8002376:	440a      	add	r2, r1
 8002378:	4413      	add	r3, r2
 800237a:	4602      	mov	r2, r0
 800237c:	701a      	strb	r2, [r3, #0]
							for (int8_t j = 0; j < 8; j++){
 800237e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002382:	b2db      	uxtb	r3, r3
 8002384:	3301      	adds	r3, #1
 8002386:	b2db      	uxtb	r3, r3
 8002388:	73fb      	strb	r3, [r7, #15]
 800238a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800238e:	2b07      	cmp	r3, #7
 8002390:	dde1      	ble.n	8002356 <runBlockOut+0x2082>
					 for (int8_t q = k; q < 8; q++){
 8002392:	f997 3011 	ldrsb.w	r3, [r7, #17]
 8002396:	b2db      	uxtb	r3, r3
 8002398:	3301      	adds	r3, #1
 800239a:	b2db      	uxtb	r3, r3
 800239c:	747b      	strb	r3, [r7, #17]
 800239e:	f997 3011 	ldrsb.w	r3, [r7, #17]
 80023a2:	2b07      	cmp	r3, #7
 80023a4:	ddb8      	ble.n	8002318 <runBlockOut+0x2044>
							 } //end for j
						 } //end if q == 7

					 } //end for q
					 completaPiso = 0;
 80023a6:	4b27      	ldr	r3, [pc, #156]	; (8002444 <runBlockOut+0x2170>)
 80023a8:	2200      	movs	r2, #0
 80023aa:	701a      	strb	r2, [r3, #0]
			for (int8_t k = 0; k < 8; k++){
 80023ac:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80023b0:	b2db      	uxtb	r3, r3
 80023b2:	3301      	adds	r3, #1
 80023b4:	b2db      	uxtb	r3, r3
 80023b6:	74fb      	strb	r3, [r7, #19]
 80023b8:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80023bc:	2b07      	cmp	r3, #7
 80023be:	f77f af7d 	ble.w	80022bc <runBlockOut+0x1fe8>
				 } //end if (completaPiso == 8)
			} //end for j

			estatus_juego = CHECK_PIEZA;
 80023c2:	4b1f      	ldr	r3, [pc, #124]	; (8002440 <runBlockOut+0x216c>)
 80023c4:	2202      	movs	r2, #2
 80023c6:	701a      	strb	r2, [r3, #0]
		default:
		break;
 80023c8:	bf00      	nop
 80023ca:	e000      	b.n	80023ce <runBlockOut+0x20fa>
		break;
 80023cc:	bf00      	nop
	} //end switch estatus_juego

	if (flag_updateJuego != 0){
 80023ce:	4b1e      	ldr	r3, [pc, #120]	; (8002448 <runBlockOut+0x2174>)
 80023d0:	781b      	ldrb	r3, [r3, #0]
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	f000 8121 	beq.w	800261a <runBlockOut+0x2346>

		//limpia el cubo
		for (uint8_t k = 0; k < 8; k++){
 80023d8:	2300      	movs	r3, #0
 80023da:	73bb      	strb	r3, [r7, #14]
 80023dc:	e013      	b.n	8002406 <runBlockOut+0x2132>
			for (uint8_t j = 0; j < 8; j++){
 80023de:	2300      	movs	r3, #0
 80023e0:	737b      	strb	r3, [r7, #13]
 80023e2:	e00a      	b.n	80023fa <runBlockOut+0x2126>
				cube[k][j] =0;
 80023e4:	7bba      	ldrb	r2, [r7, #14]
 80023e6:	7b7b      	ldrb	r3, [r7, #13]
 80023e8:	4918      	ldr	r1, [pc, #96]	; (800244c <runBlockOut+0x2178>)
 80023ea:	00d2      	lsls	r2, r2, #3
 80023ec:	440a      	add	r2, r1
 80023ee:	4413      	add	r3, r2
 80023f0:	2200      	movs	r2, #0
 80023f2:	701a      	strb	r2, [r3, #0]
			for (uint8_t j = 0; j < 8; j++){
 80023f4:	7b7b      	ldrb	r3, [r7, #13]
 80023f6:	3301      	adds	r3, #1
 80023f8:	737b      	strb	r3, [r7, #13]
 80023fa:	7b7b      	ldrb	r3, [r7, #13]
 80023fc:	2b07      	cmp	r3, #7
 80023fe:	d9f1      	bls.n	80023e4 <runBlockOut+0x2110>
		for (uint8_t k = 0; k < 8; k++){
 8002400:	7bbb      	ldrb	r3, [r7, #14]
 8002402:	3301      	adds	r3, #1
 8002404:	73bb      	strb	r3, [r7, #14]
 8002406:	7bbb      	ldrb	r3, [r7, #14]
 8002408:	2b07      	cmp	r3, #7
 800240a:	d9e8      	bls.n	80023de <runBlockOut+0x210a>
			} //end for j
		} //end for k

		//imprime matriz de ocupacion
		for (uint8_t i = 0; i < 8; i++){
 800240c:	2300      	movs	r3, #0
 800240e:	733b      	strb	r3, [r7, #12]
 8002410:	e058      	b.n	80024c4 <runBlockOut+0x21f0>
			for (uint8_t k = 0; k < 8; k++){
 8002412:	2300      	movs	r3, #0
 8002414:	72fb      	strb	r3, [r7, #11]
 8002416:	e04f      	b.n	80024b8 <runBlockOut+0x21e4>
				for (uint8_t j = 0; j < 8; j++){
 8002418:	2300      	movs	r3, #0
 800241a:	72bb      	strb	r3, [r7, #10]
 800241c:	e046      	b.n	80024ac <runBlockOut+0x21d8>
 800241e:	bf00      	nop
 8002420:	20000252 	.word	0x20000252
 8002424:	20000251 	.word	0x20000251
 8002428:	20000258 	.word	0x20000258
 800242c:	2000024f 	.word	0x2000024f
 8002430:	20000028 	.word	0x20000028
 8002434:	20000250 	.word	0x20000250
 8002438:	20000249 	.word	0x20000249
 800243c:	2000024a 	.word	0x2000024a
 8002440:	2000024e 	.word	0x2000024e
 8002444:	20000254 	.word	0x20000254
 8002448:	2000024d 	.word	0x2000024d
 800244c:	20000304 	.word	0x20000304
					if (ocupacion[k][j] & (0b1 << i) ){
 8002450:	7afa      	ldrb	r2, [r7, #11]
 8002452:	7abb      	ldrb	r3, [r7, #10]
 8002454:	4973      	ldr	r1, [pc, #460]	; (8002624 <runBlockOut+0x2350>)
 8002456:	00d2      	lsls	r2, r2, #3
 8002458:	440a      	add	r2, r1
 800245a:	4413      	add	r3, r2
 800245c:	781b      	ldrb	r3, [r3, #0]
 800245e:	461a      	mov	r2, r3
 8002460:	7b3b      	ldrb	r3, [r7, #12]
 8002462:	fa42 f303 	asr.w	r3, r2, r3
 8002466:	f003 0301 	and.w	r3, r3, #1
 800246a:	2b00      	cmp	r3, #0
 800246c:	d01b      	beq.n	80024a6 <runBlockOut+0x21d2>
						cube[7 - k][j] |= (0x01 << i );
 800246e:	7afb      	ldrb	r3, [r7, #11]
 8002470:	f1c3 0207 	rsb	r2, r3, #7
 8002474:	7abb      	ldrb	r3, [r7, #10]
 8002476:	496c      	ldr	r1, [pc, #432]	; (8002628 <runBlockOut+0x2354>)
 8002478:	00d2      	lsls	r2, r2, #3
 800247a:	440a      	add	r2, r1
 800247c:	4413      	add	r3, r2
 800247e:	781b      	ldrb	r3, [r3, #0]
 8002480:	b25a      	sxtb	r2, r3
 8002482:	7b3b      	ldrb	r3, [r7, #12]
 8002484:	2101      	movs	r1, #1
 8002486:	fa01 f303 	lsl.w	r3, r1, r3
 800248a:	b25b      	sxtb	r3, r3
 800248c:	4313      	orrs	r3, r2
 800248e:	b259      	sxtb	r1, r3
 8002490:	7afb      	ldrb	r3, [r7, #11]
 8002492:	f1c3 0207 	rsb	r2, r3, #7
 8002496:	7abb      	ldrb	r3, [r7, #10]
 8002498:	b2c8      	uxtb	r0, r1
 800249a:	4963      	ldr	r1, [pc, #396]	; (8002628 <runBlockOut+0x2354>)
 800249c:	00d2      	lsls	r2, r2, #3
 800249e:	440a      	add	r2, r1
 80024a0:	4413      	add	r3, r2
 80024a2:	4602      	mov	r2, r0
 80024a4:	701a      	strb	r2, [r3, #0]
				for (uint8_t j = 0; j < 8; j++){
 80024a6:	7abb      	ldrb	r3, [r7, #10]
 80024a8:	3301      	adds	r3, #1
 80024aa:	72bb      	strb	r3, [r7, #10]
 80024ac:	7abb      	ldrb	r3, [r7, #10]
 80024ae:	2b07      	cmp	r3, #7
 80024b0:	d9ce      	bls.n	8002450 <runBlockOut+0x217c>
			for (uint8_t k = 0; k < 8; k++){
 80024b2:	7afb      	ldrb	r3, [r7, #11]
 80024b4:	3301      	adds	r3, #1
 80024b6:	72fb      	strb	r3, [r7, #11]
 80024b8:	7afb      	ldrb	r3, [r7, #11]
 80024ba:	2b07      	cmp	r3, #7
 80024bc:	d9ac      	bls.n	8002418 <runBlockOut+0x2144>
		for (uint8_t i = 0; i < 8; i++){
 80024be:	7b3b      	ldrb	r3, [r7, #12]
 80024c0:	3301      	adds	r3, #1
 80024c2:	733b      	strb	r3, [r7, #12]
 80024c4:	7b3b      	ldrb	r3, [r7, #12]
 80024c6:	2b07      	cmp	r3, #7
 80024c8:	d9a3      	bls.n	8002412 <runBlockOut+0x213e>
					} //end if ocupacion...
				} //end for j
			} //end for ja
		} //end for i

		if (flag_pieza != 0){
 80024ca:	4b58      	ldr	r3, [pc, #352]	; (800262c <runBlockOut+0x2358>)
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	2b00      	cmp	r3, #0
 80024d0:	f000 80a0 	beq.w	8002614 <runBlockOut+0x2340>
			//dibuja la pieza
			for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 80024d4:	2300      	movs	r3, #0
 80024d6:	727b      	strb	r3, [r7, #9]
 80024d8:	e08b      	b.n	80025f2 <runBlockOut+0x231e>
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80024da:	2300      	movs	r3, #0
 80024dc:	723b      	strb	r3, [r7, #8]
 80024de:	e071      	b.n	80025c4 <runBlockOut+0x22f0>
					//pieza[index_pieza].matriz[ka][j] = pieza[index_pieza].matrizAux[ka][j];
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 80024e0:	2300      	movs	r3, #0
 80024e2:	71fb      	strb	r3, [r7, #7]
 80024e4:	e058      	b.n	8002598 <runBlockOut+0x22c4>
						if (pieza[index_pieza].matriz[k][j] & (0b1 << i) ){
 80024e6:	4b52      	ldr	r3, [pc, #328]	; (8002630 <runBlockOut+0x235c>)
 80024e8:	f993 3000 	ldrsb.w	r3, [r3]
 80024ec:	4619      	mov	r1, r3
 80024ee:	4a51      	ldr	r2, [pc, #324]	; (8002634 <runBlockOut+0x2360>)
 80024f0:	460b      	mov	r3, r1
 80024f2:	009b      	lsls	r3, r3, #2
 80024f4:	440b      	add	r3, r1
 80024f6:	009b      	lsls	r3, r3, #2
 80024f8:	4413      	add	r3, r2
 80024fa:	3304      	adds	r3, #4
 80024fc:	681a      	ldr	r2, [r3, #0]
 80024fe:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8002502:	009b      	lsls	r3, r3, #2
 8002504:	4413      	add	r3, r2
 8002506:	681a      	ldr	r2, [r3, #0]
 8002508:	f997 3009 	ldrsb.w	r3, [r7, #9]
 800250c:	4413      	add	r3, r2
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	461a      	mov	r2, r3
 8002512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002516:	fa42 f303 	asr.w	r3, r2, r3
 800251a:	f003 0301 	and.w	r3, r3, #1
 800251e:	2b00      	cmp	r3, #0
 8002520:	d034      	beq.n	800258c <runBlockOut+0x22b8>
							cube[7 - k - pos_piezaZ][j + pos_piezaY] |= (0x01 << (i + pos_piezaX) );
 8002522:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8002526:	f1c3 0307 	rsb	r3, r3, #7
 800252a:	4a43      	ldr	r2, [pc, #268]	; (8002638 <runBlockOut+0x2364>)
 800252c:	f992 2000 	ldrsb.w	r2, [r2]
 8002530:	1a9a      	subs	r2, r3, r2
 8002532:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8002536:	4941      	ldr	r1, [pc, #260]	; (800263c <runBlockOut+0x2368>)
 8002538:	f991 1000 	ldrsb.w	r1, [r1]
 800253c:	440b      	add	r3, r1
 800253e:	493a      	ldr	r1, [pc, #232]	; (8002628 <runBlockOut+0x2354>)
 8002540:	00d2      	lsls	r2, r2, #3
 8002542:	440a      	add	r2, r1
 8002544:	4413      	add	r3, r2
 8002546:	781b      	ldrb	r3, [r3, #0]
 8002548:	b25a      	sxtb	r2, r3
 800254a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254e:	493c      	ldr	r1, [pc, #240]	; (8002640 <runBlockOut+0x236c>)
 8002550:	f991 1000 	ldrsb.w	r1, [r1]
 8002554:	440b      	add	r3, r1
 8002556:	2101      	movs	r1, #1
 8002558:	fa01 f303 	lsl.w	r3, r1, r3
 800255c:	b25b      	sxtb	r3, r3
 800255e:	4313      	orrs	r3, r2
 8002560:	b258      	sxtb	r0, r3
 8002562:	f997 3008 	ldrsb.w	r3, [r7, #8]
 8002566:	f1c3 0307 	rsb	r3, r3, #7
 800256a:	4a33      	ldr	r2, [pc, #204]	; (8002638 <runBlockOut+0x2364>)
 800256c:	f992 2000 	ldrsb.w	r2, [r2]
 8002570:	1a9a      	subs	r2, r3, r2
 8002572:	f997 3009 	ldrsb.w	r3, [r7, #9]
 8002576:	4931      	ldr	r1, [pc, #196]	; (800263c <runBlockOut+0x2368>)
 8002578:	f991 1000 	ldrsb.w	r1, [r1]
 800257c:	440b      	add	r3, r1
 800257e:	b2c0      	uxtb	r0, r0
 8002580:	4929      	ldr	r1, [pc, #164]	; (8002628 <runBlockOut+0x2354>)
 8002582:	00d2      	lsls	r2, r2, #3
 8002584:	440a      	add	r2, r1
 8002586:	4413      	add	r3, r2
 8002588:	4602      	mov	r2, r0
 800258a:	701a      	strb	r2, [r3, #0]
					for (int8_t i = 0; i < pieza[index_pieza].lado; i++){
 800258c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002590:	b2db      	uxtb	r3, r3
 8002592:	3301      	adds	r3, #1
 8002594:	b2db      	uxtb	r3, r3
 8002596:	71fb      	strb	r3, [r7, #7]
 8002598:	f997 2007 	ldrsb.w	r2, [r7, #7]
 800259c:	4b24      	ldr	r3, [pc, #144]	; (8002630 <runBlockOut+0x235c>)
 800259e:	f993 3000 	ldrsb.w	r3, [r3]
 80025a2:	4618      	mov	r0, r3
 80025a4:	4923      	ldr	r1, [pc, #140]	; (8002634 <runBlockOut+0x2360>)
 80025a6:	4603      	mov	r3, r0
 80025a8:	009b      	lsls	r3, r3, #2
 80025aa:	4403      	add	r3, r0
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	440b      	add	r3, r1
 80025b0:	3301      	adds	r3, #1
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	429a      	cmp	r2, r3
 80025b6:	db96      	blt.n	80024e6 <runBlockOut+0x2212>
				for (int8_t k = 0; k < pieza[index_pieza].lado; k++){
 80025b8:	f997 3008 	ldrsb.w	r3, [r7, #8]
 80025bc:	b2db      	uxtb	r3, r3
 80025be:	3301      	adds	r3, #1
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	723b      	strb	r3, [r7, #8]
 80025c4:	f997 2008 	ldrsb.w	r2, [r7, #8]
 80025c8:	4b19      	ldr	r3, [pc, #100]	; (8002630 <runBlockOut+0x235c>)
 80025ca:	f993 3000 	ldrsb.w	r3, [r3]
 80025ce:	4618      	mov	r0, r3
 80025d0:	4918      	ldr	r1, [pc, #96]	; (8002634 <runBlockOut+0x2360>)
 80025d2:	4603      	mov	r3, r0
 80025d4:	009b      	lsls	r3, r3, #2
 80025d6:	4403      	add	r3, r0
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	440b      	add	r3, r1
 80025dc:	3301      	adds	r3, #1
 80025de:	781b      	ldrb	r3, [r3, #0]
 80025e0:	429a      	cmp	r2, r3
 80025e2:	f6ff af7d 	blt.w	80024e0 <runBlockOut+0x220c>
			for (int8_t j = 0; j < pieza[index_pieza].lado; j++ ){
 80025e6:	f997 3009 	ldrsb.w	r3, [r7, #9]
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	3301      	adds	r3, #1
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	727b      	strb	r3, [r7, #9]
 80025f2:	f997 2009 	ldrsb.w	r2, [r7, #9]
 80025f6:	4b0e      	ldr	r3, [pc, #56]	; (8002630 <runBlockOut+0x235c>)
 80025f8:	f993 3000 	ldrsb.w	r3, [r3]
 80025fc:	4618      	mov	r0, r3
 80025fe:	490d      	ldr	r1, [pc, #52]	; (8002634 <runBlockOut+0x2360>)
 8002600:	4603      	mov	r3, r0
 8002602:	009b      	lsls	r3, r3, #2
 8002604:	4403      	add	r3, r0
 8002606:	009b      	lsls	r3, r3, #2
 8002608:	440b      	add	r3, r1
 800260a:	3301      	adds	r3, #1
 800260c:	781b      	ldrb	r3, [r3, #0]
 800260e:	429a      	cmp	r2, r3
 8002610:	f6ff af63 	blt.w	80024da <runBlockOut+0x2206>
					} //end for z
				} //end for za
			} //end for x
		} //end if flag_pieza

		flag_updateJuego = 0;
 8002614:	4b0b      	ldr	r3, [pc, #44]	; (8002644 <runBlockOut+0x2370>)
 8002616:	2200      	movs	r2, #0
 8002618:	701a      	strb	r2, [r3, #0]

	} //end if flag_updateJuego
} //end runBlockOut()
 800261a:	bf00      	nop
 800261c:	3754      	adds	r7, #84	; 0x54
 800261e:	46bd      	mov	sp, r7
 8002620:	bd90      	pop	{r4, r7, pc}
 8002622:	bf00      	nop
 8002624:	20000258 	.word	0x20000258
 8002628:	20000304 	.word	0x20000304
 800262c:	20000248 	.word	0x20000248
 8002630:	2000024f 	.word	0x2000024f
 8002634:	20000028 	.word	0x20000028
 8002638:	20000252 	.word	0x20000252
 800263c:	20000251 	.word	0x20000251
 8002640:	20000250 	.word	0x20000250
 8002644:	2000024d 	.word	0x2000024d

08002648 <lecturaTeclas>:
#include "botones_lfs.h"

uint8_t read_boton[4] = {1, 1, 1, 1};
uint8_t last_boton[4] = {1, 1, 1, 1};

void lecturaTeclas (void){
 8002648:	b580      	push	{r7, lr}
 800264a:	af00      	add	r7, sp, #0
	read_boton[IN_UP] = HAL_GPIO_ReadPin(IN_UP_GPIO_Port, IN_UP_Pin);
 800264c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002650:	4811      	ldr	r0, [pc, #68]	; (8002698 <lecturaTeclas+0x50>)
 8002652:	f003 fb03 	bl	8005c5c <HAL_GPIO_ReadPin>
 8002656:	4603      	mov	r3, r0
 8002658:	461a      	mov	r2, r3
 800265a:	4b10      	ldr	r3, [pc, #64]	; (800269c <lecturaTeclas+0x54>)
 800265c:	701a      	strb	r2, [r3, #0]
	read_boton[IN_DOWN] = HAL_GPIO_ReadPin(IN_DOWN_GPIO_Port, IN_DOWN_Pin);
 800265e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002662:	480d      	ldr	r0, [pc, #52]	; (8002698 <lecturaTeclas+0x50>)
 8002664:	f003 fafa 	bl	8005c5c <HAL_GPIO_ReadPin>
 8002668:	4603      	mov	r3, r0
 800266a:	461a      	mov	r2, r3
 800266c:	4b0b      	ldr	r3, [pc, #44]	; (800269c <lecturaTeclas+0x54>)
 800266e:	705a      	strb	r2, [r3, #1]
	read_boton[IN_LEFT] = HAL_GPIO_ReadPin(IN_LEFT_GPIO_Port, IN_LEFT_Pin);
 8002670:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002674:	4808      	ldr	r0, [pc, #32]	; (8002698 <lecturaTeclas+0x50>)
 8002676:	f003 faf1 	bl	8005c5c <HAL_GPIO_ReadPin>
 800267a:	4603      	mov	r3, r0
 800267c:	461a      	mov	r2, r3
 800267e:	4b07      	ldr	r3, [pc, #28]	; (800269c <lecturaTeclas+0x54>)
 8002680:	709a      	strb	r2, [r3, #2]
	read_boton[IN_RIGHT] = HAL_GPIO_ReadPin(IN_RIGHT_GPIO_Port, IN_RIGHT_Pin);
 8002682:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002686:	4804      	ldr	r0, [pc, #16]	; (8002698 <lecturaTeclas+0x50>)
 8002688:	f003 fae8 	bl	8005c5c <HAL_GPIO_ReadPin>
 800268c:	4603      	mov	r3, r0
 800268e:	461a      	mov	r2, r3
 8002690:	4b02      	ldr	r3, [pc, #8]	; (800269c <lecturaTeclas+0x54>)
 8002692:	70da      	strb	r2, [r3, #3]
} //end lecturaTeclas ()
 8002694:	bf00      	nop
 8002696:	bd80      	pop	{r7, pc}
 8002698:	40010c00 	.word	0x40010c00
 800269c:	20000104 	.word	0x20000104

080026a0 <update_teclas>:

void update_teclas (void){
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
	last_boton [IN_UP] = read_boton[IN_UP];
 80026a4:	4b09      	ldr	r3, [pc, #36]	; (80026cc <update_teclas+0x2c>)
 80026a6:	781a      	ldrb	r2, [r3, #0]
 80026a8:	4b09      	ldr	r3, [pc, #36]	; (80026d0 <update_teclas+0x30>)
 80026aa:	701a      	strb	r2, [r3, #0]
	last_boton [IN_DOWN] = read_boton[IN_DOWN];
 80026ac:	4b07      	ldr	r3, [pc, #28]	; (80026cc <update_teclas+0x2c>)
 80026ae:	785a      	ldrb	r2, [r3, #1]
 80026b0:	4b07      	ldr	r3, [pc, #28]	; (80026d0 <update_teclas+0x30>)
 80026b2:	705a      	strb	r2, [r3, #1]
	last_boton [IN_LEFT] = read_boton[IN_LEFT];
 80026b4:	4b05      	ldr	r3, [pc, #20]	; (80026cc <update_teclas+0x2c>)
 80026b6:	789a      	ldrb	r2, [r3, #2]
 80026b8:	4b05      	ldr	r3, [pc, #20]	; (80026d0 <update_teclas+0x30>)
 80026ba:	709a      	strb	r2, [r3, #2]
	last_boton [IN_RIGHT] = read_boton[IN_RIGHT];
 80026bc:	4b03      	ldr	r3, [pc, #12]	; (80026cc <update_teclas+0x2c>)
 80026be:	78da      	ldrb	r2, [r3, #3]
 80026c0:	4b03      	ldr	r3, [pc, #12]	; (80026d0 <update_teclas+0x30>)
 80026c2:	70da      	strb	r2, [r3, #3]
} //end update_teclas ()
 80026c4:	bf00      	nop
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bc80      	pop	{r7}
 80026ca:	4770      	bx	lr
 80026cc:	20000104 	.word	0x20000104
 80026d0:	20000108 	.word	0x20000108

080026d4 <getStatBoton>:

T_INPUT getStatBoton (T_POS_INPUT b){
 80026d4:	b480      	push	{r7}
 80026d6:	b083      	sub	sp, #12
 80026d8:	af00      	add	r7, sp, #0
 80026da:	4603      	mov	r3, r0
 80026dc:	71fb      	strb	r3, [r7, #7]
	if (read_boton[b] != 0){
 80026de:	79fb      	ldrb	r3, [r7, #7]
 80026e0:	4a0c      	ldr	r2, [pc, #48]	; (8002714 <getStatBoton+0x40>)
 80026e2:	5cd3      	ldrb	r3, [r2, r3]
 80026e4:	2b00      	cmp	r3, #0
 80026e6:	d008      	beq.n	80026fa <getStatBoton+0x26>
		if (last_boton[b] != 0){
 80026e8:	79fb      	ldrb	r3, [r7, #7]
 80026ea:	4a0b      	ldr	r2, [pc, #44]	; (8002718 <getStatBoton+0x44>)
 80026ec:	5cd3      	ldrb	r3, [r2, r3]
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d001      	beq.n	80026f6 <getStatBoton+0x22>
			return HIGH_L;
 80026f2:	2301      	movs	r3, #1
 80026f4:	e009      	b.n	800270a <getStatBoton+0x36>
		}else{
			return RISE;
 80026f6:	2303      	movs	r3, #3
 80026f8:	e007      	b.n	800270a <getStatBoton+0x36>
		}
	}else{
		if (last_boton[b] != 0){
 80026fa:	79fb      	ldrb	r3, [r7, #7]
 80026fc:	4a06      	ldr	r2, [pc, #24]	; (8002718 <getStatBoton+0x44>)
 80026fe:	5cd3      	ldrb	r3, [r2, r3]
 8002700:	2b00      	cmp	r3, #0
 8002702:	d001      	beq.n	8002708 <getStatBoton+0x34>
			return FALL;
 8002704:	2302      	movs	r3, #2
 8002706:	e000      	b.n	800270a <getStatBoton+0x36>
		}else{
			return LOW_L;
 8002708:	2300      	movs	r3, #0
		}
	}
} //end getStatBoton ()
 800270a:	4618      	mov	r0, r3
 800270c:	370c      	adds	r7, #12
 800270e:	46bd      	mov	sp, r7
 8002710:	bc80      	pop	{r7}
 8002712:	4770      	bx	lr
 8002714:	20000104 	.word	0x20000104
 8002718:	20000108 	.word	0x20000108

0800271c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b088      	sub	sp, #32
 8002720:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002722:	f107 0310 	add.w	r3, r7, #16
 8002726:	2200      	movs	r2, #0
 8002728:	601a      	str	r2, [r3, #0]
 800272a:	605a      	str	r2, [r3, #4]
 800272c:	609a      	str	r2, [r3, #8]
 800272e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002730:	4b3d      	ldr	r3, [pc, #244]	; (8002828 <MX_GPIO_Init+0x10c>)
 8002732:	699b      	ldr	r3, [r3, #24]
 8002734:	4a3c      	ldr	r2, [pc, #240]	; (8002828 <MX_GPIO_Init+0x10c>)
 8002736:	f043 0310 	orr.w	r3, r3, #16
 800273a:	6193      	str	r3, [r2, #24]
 800273c:	4b3a      	ldr	r3, [pc, #232]	; (8002828 <MX_GPIO_Init+0x10c>)
 800273e:	699b      	ldr	r3, [r3, #24]
 8002740:	f003 0310 	and.w	r3, r3, #16
 8002744:	60fb      	str	r3, [r7, #12]
 8002746:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002748:	4b37      	ldr	r3, [pc, #220]	; (8002828 <MX_GPIO_Init+0x10c>)
 800274a:	699b      	ldr	r3, [r3, #24]
 800274c:	4a36      	ldr	r2, [pc, #216]	; (8002828 <MX_GPIO_Init+0x10c>)
 800274e:	f043 0320 	orr.w	r3, r3, #32
 8002752:	6193      	str	r3, [r2, #24]
 8002754:	4b34      	ldr	r3, [pc, #208]	; (8002828 <MX_GPIO_Init+0x10c>)
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	f003 0320 	and.w	r3, r3, #32
 800275c:	60bb      	str	r3, [r7, #8]
 800275e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002760:	4b31      	ldr	r3, [pc, #196]	; (8002828 <MX_GPIO_Init+0x10c>)
 8002762:	699b      	ldr	r3, [r3, #24]
 8002764:	4a30      	ldr	r2, [pc, #192]	; (8002828 <MX_GPIO_Init+0x10c>)
 8002766:	f043 0304 	orr.w	r3, r3, #4
 800276a:	6193      	str	r3, [r2, #24]
 800276c:	4b2e      	ldr	r3, [pc, #184]	; (8002828 <MX_GPIO_Init+0x10c>)
 800276e:	699b      	ldr	r3, [r3, #24]
 8002770:	f003 0304 	and.w	r3, r3, #4
 8002774:	607b      	str	r3, [r7, #4]
 8002776:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002778:	4b2b      	ldr	r3, [pc, #172]	; (8002828 <MX_GPIO_Init+0x10c>)
 800277a:	699b      	ldr	r3, [r3, #24]
 800277c:	4a2a      	ldr	r2, [pc, #168]	; (8002828 <MX_GPIO_Init+0x10c>)
 800277e:	f043 0308 	orr.w	r3, r3, #8
 8002782:	6193      	str	r3, [r2, #24]
 8002784:	4b28      	ldr	r3, [pc, #160]	; (8002828 <MX_GPIO_Init+0x10c>)
 8002786:	699b      	ldr	r3, [r3, #24]
 8002788:	f003 0308 	and.w	r3, r3, #8
 800278c:	603b      	str	r3, [r7, #0]
 800278e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8002790:	2200      	movs	r2, #0
 8002792:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002796:	4825      	ldr	r0, [pc, #148]	; (800282c <MX_GPIO_Init+0x110>)
 8002798:	f003 fa77 	bl	8005c8a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, OUT_LED1_Pin|OUT_LED2_Pin, GPIO_PIN_RESET);
 800279c:	2200      	movs	r2, #0
 800279e:	2103      	movs	r1, #3
 80027a0:	4823      	ldr	r0, [pc, #140]	; (8002830 <MX_GPIO_Init+0x114>)
 80027a2:	f003 fa72 	bl	8005c8a <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_STORE_GPIO_Port, OUT_STORE_Pin, GPIO_PIN_RESET);
 80027a6:	2200      	movs	r2, #0
 80027a8:	2101      	movs	r1, #1
 80027aa:	4822      	ldr	r0, [pc, #136]	; (8002834 <MX_GPIO_Init+0x118>)
 80027ac:	f003 fa6d 	bl	8005c8a <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 80027b0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80027b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027b6:	2301      	movs	r3, #1
 80027b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ba:	2300      	movs	r3, #0
 80027bc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027be:	2302      	movs	r3, #2
 80027c0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80027c2:	f107 0310 	add.w	r3, r7, #16
 80027c6:	4619      	mov	r1, r3
 80027c8:	4818      	ldr	r0, [pc, #96]	; (800282c <MX_GPIO_Init+0x110>)
 80027ca:	f003 f8c3 	bl	8005954 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin;
 80027ce:	2303      	movs	r3, #3
 80027d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027d2:	2301      	movs	r3, #1
 80027d4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027d6:	2300      	movs	r3, #0
 80027d8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027da:	2302      	movs	r3, #2
 80027dc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027de:	f107 0310 	add.w	r3, r7, #16
 80027e2:	4619      	mov	r1, r3
 80027e4:	4812      	ldr	r0, [pc, #72]	; (8002830 <MX_GPIO_Init+0x114>)
 80027e6:	f003 f8b5 	bl	8005954 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OUT_STORE_Pin;
 80027ea:	2301      	movs	r3, #1
 80027ec:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80027ee:	2301      	movs	r3, #1
 80027f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027f2:	2300      	movs	r3, #0
 80027f4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027f6:	2302      	movs	r3, #2
 80027f8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(OUT_STORE_GPIO_Port, &GPIO_InitStruct);
 80027fa:	f107 0310 	add.w	r3, r7, #16
 80027fe:	4619      	mov	r1, r3
 8002800:	480c      	ldr	r0, [pc, #48]	; (8002834 <MX_GPIO_Init+0x118>)
 8002802:	f003 f8a7 	bl	8005954 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = IN_UP_Pin|IN_DOWN_Pin|IN_LEFT_Pin|IN_RIGHT_Pin;
 8002806:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 800280a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800280c:	2300      	movs	r3, #0
 800280e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002810:	2301      	movs	r3, #1
 8002812:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002814:	f107 0310 	add.w	r3, r7, #16
 8002818:	4619      	mov	r1, r3
 800281a:	4806      	ldr	r0, [pc, #24]	; (8002834 <MX_GPIO_Init+0x118>)
 800281c:	f003 f89a 	bl	8005954 <HAL_GPIO_Init>

}
 8002820:	bf00      	nop
 8002822:	3720      	adds	r7, #32
 8002824:	46bd      	mov	sp, r7
 8002826:	bd80      	pop	{r7, pc}
 8002828:	40021000 	.word	0x40021000
 800282c:	40011000 	.word	0x40011000
 8002830:	40010800 	.word	0x40010800
 8002834:	40010c00 	.word	0x40010c00

08002838 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	af00      	add	r7, sp, #0

  hi2c1.Instance = I2C1;
 800283c:	4b12      	ldr	r3, [pc, #72]	; (8002888 <MX_I2C1_Init+0x50>)
 800283e:	4a13      	ldr	r2, [pc, #76]	; (800288c <MX_I2C1_Init+0x54>)
 8002840:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8002842:	4b11      	ldr	r3, [pc, #68]	; (8002888 <MX_I2C1_Init+0x50>)
 8002844:	4a12      	ldr	r2, [pc, #72]	; (8002890 <MX_I2C1_Init+0x58>)
 8002846:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002848:	4b0f      	ldr	r3, [pc, #60]	; (8002888 <MX_I2C1_Init+0x50>)
 800284a:	2200      	movs	r2, #0
 800284c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800284e:	4b0e      	ldr	r3, [pc, #56]	; (8002888 <MX_I2C1_Init+0x50>)
 8002850:	2200      	movs	r2, #0
 8002852:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002854:	4b0c      	ldr	r3, [pc, #48]	; (8002888 <MX_I2C1_Init+0x50>)
 8002856:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800285a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800285c:	4b0a      	ldr	r3, [pc, #40]	; (8002888 <MX_I2C1_Init+0x50>)
 800285e:	2200      	movs	r2, #0
 8002860:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8002862:	4b09      	ldr	r3, [pc, #36]	; (8002888 <MX_I2C1_Init+0x50>)
 8002864:	2200      	movs	r2, #0
 8002866:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002868:	4b07      	ldr	r3, [pc, #28]	; (8002888 <MX_I2C1_Init+0x50>)
 800286a:	2200      	movs	r2, #0
 800286c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800286e:	4b06      	ldr	r3, [pc, #24]	; (8002888 <MX_I2C1_Init+0x50>)
 8002870:	2200      	movs	r2, #0
 8002872:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002874:	4804      	ldr	r0, [pc, #16]	; (8002888 <MX_I2C1_Init+0x50>)
 8002876:	f003 fa21 	bl	8005cbc <HAL_I2C_Init>
 800287a:	4603      	mov	r3, r0
 800287c:	2b00      	cmp	r3, #0
 800287e:	d001      	beq.n	8002884 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002880:	f001 ff8e 	bl	80047a0 <Error_Handler>
  }

}
 8002884:	bf00      	nop
 8002886:	bd80      	pop	{r7, pc}
 8002888:	200002b0 	.word	0x200002b0
 800288c:	40005400 	.word	0x40005400
 8002890:	000186a0 	.word	0x000186a0

08002894 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002894:	b580      	push	{r7, lr}
 8002896:	b088      	sub	sp, #32
 8002898:	af00      	add	r7, sp, #0
 800289a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800289c:	f107 0310 	add.w	r3, r7, #16
 80028a0:	2200      	movs	r2, #0
 80028a2:	601a      	str	r2, [r3, #0]
 80028a4:	605a      	str	r2, [r3, #4]
 80028a6:	609a      	str	r2, [r3, #8]
 80028a8:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a15      	ldr	r2, [pc, #84]	; (8002904 <HAL_I2C_MspInit+0x70>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d123      	bne.n	80028fc <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80028b4:	4b14      	ldr	r3, [pc, #80]	; (8002908 <HAL_I2C_MspInit+0x74>)
 80028b6:	699b      	ldr	r3, [r3, #24]
 80028b8:	4a13      	ldr	r2, [pc, #76]	; (8002908 <HAL_I2C_MspInit+0x74>)
 80028ba:	f043 0308 	orr.w	r3, r3, #8
 80028be:	6193      	str	r3, [r2, #24]
 80028c0:	4b11      	ldr	r3, [pc, #68]	; (8002908 <HAL_I2C_MspInit+0x74>)
 80028c2:	699b      	ldr	r3, [r3, #24]
 80028c4:	f003 0308 	and.w	r3, r3, #8
 80028c8:	60fb      	str	r3, [r7, #12]
 80028ca:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80028cc:	23c0      	movs	r3, #192	; 0xc0
 80028ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80028d0:	2312      	movs	r3, #18
 80028d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80028d4:	2303      	movs	r3, #3
 80028d6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80028d8:	f107 0310 	add.w	r3, r7, #16
 80028dc:	4619      	mov	r1, r3
 80028de:	480b      	ldr	r0, [pc, #44]	; (800290c <HAL_I2C_MspInit+0x78>)
 80028e0:	f003 f838 	bl	8005954 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80028e4:	4b08      	ldr	r3, [pc, #32]	; (8002908 <HAL_I2C_MspInit+0x74>)
 80028e6:	69db      	ldr	r3, [r3, #28]
 80028e8:	4a07      	ldr	r2, [pc, #28]	; (8002908 <HAL_I2C_MspInit+0x74>)
 80028ea:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80028ee:	61d3      	str	r3, [r2, #28]
 80028f0:	4b05      	ldr	r3, [pc, #20]	; (8002908 <HAL_I2C_MspInit+0x74>)
 80028f2:	69db      	ldr	r3, [r3, #28]
 80028f4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80028f8:	60bb      	str	r3, [r7, #8]
 80028fa:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 80028fc:	bf00      	nop
 80028fe:	3720      	adds	r7, #32
 8002900:	46bd      	mov	sp, r7
 8002902:	bd80      	pop	{r7, pc}
 8002904:	40005400 	.word	0x40005400
 8002908:	40021000 	.word	0x40021000
 800290c:	40010c00 	.word	0x40010c00

08002910 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002910:	b5b0      	push	{r4, r5, r7, lr}
 8002912:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002914:	f002 fa88 	bl	8004e28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002918:	f000 f9a0 	bl	8002c5c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800291c:	f7ff fefe 	bl	800271c <MX_GPIO_Init>
  MX_I2C1_Init();
 8002920:	f7ff ff8a 	bl	8002838 <MX_I2C1_Init>
  MX_SPI1_Init();
 8002924:	f001 ff42 	bl	80047ac <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8002928:	f002 f9da 	bl	8004ce0 <MX_USART1_UART_Init>
  MX_ADC1_Init();
 800292c:	f7fd fc58 	bl	80001e0 <MX_ADC1_Init>
  MX_TIM2_Init();
 8002930:	f002 f8fc 	bl	8004b2c <MX_TIM2_Init>
  MX_TIM3_Init();
 8002934:	f002 f946 	bl	8004bc4 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
  spi_74HC595_init(&hspi1, OUT_STORE_GPIO_Port, OUT_STORE_Pin);
 8002938:	2201      	movs	r2, #1
 800293a:	49b0      	ldr	r1, [pc, #704]	; (8002bfc <main+0x2ec>)
 800293c:	48b0      	ldr	r0, [pc, #704]	; (8002c00 <main+0x2f0>)
 800293e:	f7fd fc05 	bl	800014c <spi_74HC595_init>

  loading = 1;
 8002942:	4bb0      	ldr	r3, [pc, #704]	; (8002c04 <main+0x2f4>)
 8002944:	2201      	movs	r2, #1
 8002946:	701a      	strb	r2, [r3, #0]
  randomTimer = 0;
 8002948:	49af      	ldr	r1, [pc, #700]	; (8002c08 <main+0x2f8>)
 800294a:	f04f 0200 	mov.w	r2, #0
 800294e:	f04f 0300 	mov.w	r3, #0
 8002952:	e9c1 2300 	strd	r2, r3, [r1]
//  currentEffect = RAIN;

  HAL_ADC_Start(&hadc1);
 8002956:	48ad      	ldr	r0, [pc, #692]	; (8002c0c <main+0x2fc>)
 8002958:	f002 fbc4 	bl	80050e4 <HAL_ADC_Start>
  randomSeed = (uint16_t) HAL_ADC_GetValue(&hadc1);
 800295c:	48ab      	ldr	r0, [pc, #684]	; (8002c0c <main+0x2fc>)
 800295e:	f002 fc9b 	bl	8005298 <HAL_ADC_GetValue>
 8002962:	4603      	mov	r3, r0
 8002964:	b29a      	uxth	r2, r3
 8002966:	4baa      	ldr	r3, [pc, #680]	; (8002c10 <main+0x300>)
 8002968:	801a      	strh	r2, [r3, #0]
  srand(randomSeed);
 800296a:	4ba9      	ldr	r3, [pc, #676]	; (8002c10 <main+0x300>)
 800296c:	881b      	ldrh	r3, [r3, #0]
 800296e:	4618      	mov	r0, r3
 8002970:	f005 fb8a 	bl	8008088 <srand>
  HAL_ADC_Stop(&hadc1);
 8002974:	48a5      	ldr	r0, [pc, #660]	; (8002c0c <main+0x2fc>)
 8002976:	f002 fc63 	bl	8005240 <HAL_ADC_Stop>
  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 800297a:	2200      	movs	r2, #0
 800297c:	2101      	movs	r1, #1
 800297e:	48a5      	ldr	r0, [pc, #660]	; (8002c14 <main+0x304>)
 8002980:	f003 f983 	bl	8005c8a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 8002984:	2201      	movs	r2, #1
 8002986:	2102      	movs	r1, #2
 8002988:	48a2      	ldr	r0, [pc, #648]	; (8002c14 <main+0x304>)
 800298a:	f003 f97e 	bl	8005c8a <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 1);
 800298e:	2201      	movs	r2, #1
 8002990:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002994:	48a0      	ldr	r0, [pc, #640]	; (8002c18 <main+0x308>)
 8002996:	f003 f978 	bl	8005c8a <HAL_GPIO_WritePin>

  HAL_TIM_Base_Start_IT(&htim2); // frecuencia de refresco
 800299a:	48a0      	ldr	r0, [pc, #640]	; (8002c1c <main+0x30c>)
 800299c:	f004 fa58 	bl	8006e50 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim3); // sincronizmo (10 * ms)
 80029a0:	489f      	ldr	r0, [pc, #636]	; (8002c20 <main+0x310>)
 80029a2:	f004 fa55 	bl	8006e50 <HAL_TIM_Base_Start_IT>

  HAL_UART_Receive_IT(&huart1, &rxChar, 1);
 80029a6:	2201      	movs	r2, #1
 80029a8:	499e      	ldr	r1, [pc, #632]	; (8002c24 <main+0x314>)
 80029aa:	489f      	ldr	r0, [pc, #636]	; (8002c28 <main+0x318>)
 80029ac:	f004 fe47 	bl	800763e <HAL_UART_Receive_IT>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  update_teclas();
 80029b0:	f7ff fe76 	bl	80026a0 <update_teclas>
//	  check_menu();

	  if (flag_tim3 != 0){
 80029b4:	4b9d      	ldr	r3, [pc, #628]	; (8002c2c <main+0x31c>)
 80029b6:	781b      	ldrb	r3, [r3, #0]
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d03d      	beq.n	8002a38 <main+0x128>
		  if (antiRebote != 0){ //para leer cada 20 ms.
 80029bc:	4b9c      	ldr	r3, [pc, #624]	; (8002c30 <main+0x320>)
 80029be:	781b      	ldrb	r3, [r3, #0]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d006      	beq.n	80029d2 <main+0xc2>
			  antiRebote--;
 80029c4:	4b9a      	ldr	r3, [pc, #616]	; (8002c30 <main+0x320>)
 80029c6:	781b      	ldrb	r3, [r3, #0]
 80029c8:	3b01      	subs	r3, #1
 80029ca:	b2da      	uxtb	r2, r3
 80029cc:	4b98      	ldr	r3, [pc, #608]	; (8002c30 <main+0x320>)
 80029ce:	701a      	strb	r2, [r3, #0]
 80029d0:	e004      	b.n	80029dc <main+0xcc>
		  }else{
			  lecturaTeclas();
 80029d2:	f7ff fe39 	bl	8002648 <lecturaTeclas>

			  antiRebote = 1;
 80029d6:	4b96      	ldr	r3, [pc, #600]	; (8002c30 <main+0x320>)
 80029d8:	2201      	movs	r2, #1
 80029da:	701a      	strb	r2, [r3, #0]
		  } //end if antiRebote

		  if (flag_uart != 0){
 80029dc:	4b95      	ldr	r3, [pc, #596]	; (8002c34 <main+0x324>)
 80029de:	781b      	ldrb	r3, [r3, #0]
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d00b      	beq.n	80029fc <main+0xec>

			  entradaJoystick = (char)rxChar;
 80029e4:	4b8f      	ldr	r3, [pc, #572]	; (8002c24 <main+0x314>)
 80029e6:	781a      	ldrb	r2, [r3, #0]
 80029e8:	4b93      	ldr	r3, [pc, #588]	; (8002c38 <main+0x328>)
 80029ea:	701a      	strb	r2, [r3, #0]
			  HAL_UART_Receive_IT(&huart1, &rxChar, 1);
 80029ec:	2201      	movs	r2, #1
 80029ee:	498d      	ldr	r1, [pc, #564]	; (8002c24 <main+0x314>)
 80029f0:	488d      	ldr	r0, [pc, #564]	; (8002c28 <main+0x318>)
 80029f2:	f004 fe24 	bl	800763e <HAL_UART_Receive_IT>
			  flag_uart = 0;
 80029f6:	4b8f      	ldr	r3, [pc, #572]	; (8002c34 <main+0x324>)
 80029f8:	2200      	movs	r2, #0
 80029fa:	701a      	strb	r2, [r3, #0]
		  } //end if flag_uart

		  if (periodo_blockOut != 0){
 80029fc:	4b8f      	ldr	r3, [pc, #572]	; (8002c3c <main+0x32c>)
 80029fe:	881b      	ldrh	r3, [r3, #0]
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d006      	beq.n	8002a12 <main+0x102>
			  periodo_blockOut--;
 8002a04:	4b8d      	ldr	r3, [pc, #564]	; (8002c3c <main+0x32c>)
 8002a06:	881b      	ldrh	r3, [r3, #0]
 8002a08:	3b01      	subs	r3, #1
 8002a0a:	b29a      	uxth	r2, r3
 8002a0c:	4b8b      	ldr	r3, [pc, #556]	; (8002c3c <main+0x32c>)
 8002a0e:	801a      	strh	r2, [r3, #0]
 8002a10:	e005      	b.n	8002a1e <main+0x10e>
		  }else{
			  periodo_blockOut = 150;
 8002a12:	4b8a      	ldr	r3, [pc, #552]	; (8002c3c <main+0x32c>)
 8002a14:	2296      	movs	r2, #150	; 0x96
 8002a16:	801a      	strh	r2, [r3, #0]
			  flag_timeoutCaer = 1;
 8002a18:	4b89      	ldr	r3, [pc, #548]	; (8002c40 <main+0x330>)
 8002a1a:	2201      	movs	r2, #1
 8002a1c:	701a      	strb	r2, [r3, #0]
		  } //end if periodo_blockout

		  if (periodo_demo != 0){
 8002a1e:	4b89      	ldr	r3, [pc, #548]	; (8002c44 <main+0x334>)
 8002a20:	881b      	ldrh	r3, [r3, #0]
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	d005      	beq.n	8002a32 <main+0x122>
			  periodo_demo--;
 8002a26:	4b87      	ldr	r3, [pc, #540]	; (8002c44 <main+0x334>)
 8002a28:	881b      	ldrh	r3, [r3, #0]
 8002a2a:	3b01      	subs	r3, #1
 8002a2c:	b29a      	uxth	r2, r3
 8002a2e:	4b85      	ldr	r3, [pc, #532]	; (8002c44 <main+0x334>)
 8002a30:	801a      	strh	r2, [r3, #0]
		  } //end if periodo_demo


		  flag_tim3 = 0;
 8002a32:	4b7e      	ldr	r3, [pc, #504]	; (8002c2c <main+0x31c>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	701a      	strb	r2, [r3, #0]
	  } //end if flag_tim3

	  randomTimer++;
 8002a38:	4b73      	ldr	r3, [pc, #460]	; (8002c08 <main+0x2f8>)
 8002a3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a3e:	1c54      	adds	r4, r2, #1
 8002a40:	f143 0500 	adc.w	r5, r3, #0
 8002a44:	4b70      	ldr	r3, [pc, #448]	; (8002c08 <main+0x2f8>)
 8002a46:	e9c3 4500 	strd	r4, r5, [r3]

	  if (getStatBoton(IN_UP) == FALL){ //UP
 8002a4a:	2000      	movs	r0, #0
 8002a4c:	f7ff fe42 	bl	80026d4 <getStatBoton>
 8002a50:	4603      	mov	r3, r0
 8002a52:	2b02      	cmp	r3, #2
 8002a54:	d13d      	bne.n	8002ad2 <main+0x1c2>
		  clearCube();
 8002a56:	f001 fe4f 	bl	80046f8 <clearCube>
		  loading = 1;
 8002a5a:	4b6a      	ldr	r3, [pc, #424]	; (8002c04 <main+0x2f4>)
 8002a5c:	2201      	movs	r2, #1
 8002a5e:	701a      	strb	r2, [r3, #0]
		  timer = 0;
 8002a60:	4b79      	ldr	r3, [pc, #484]	; (8002c48 <main+0x338>)
 8002a62:	2200      	movs	r2, #0
 8002a64:	801a      	strh	r2, [r3, #0]
		  currentEffect++;
 8002a66:	4b79      	ldr	r3, [pc, #484]	; (8002c4c <main+0x33c>)
 8002a68:	781b      	ldrb	r3, [r3, #0]
 8002a6a:	3301      	adds	r3, #1
 8002a6c:	b2da      	uxtb	r2, r3
 8002a6e:	4b77      	ldr	r3, [pc, #476]	; (8002c4c <main+0x33c>)
 8002a70:	701a      	strb	r2, [r3, #0]
		  if (currentEffect == TOTAL_EFFECTS) {
 8002a72:	4b76      	ldr	r3, [pc, #472]	; (8002c4c <main+0x33c>)
 8002a74:	781b      	ldrb	r3, [r3, #0]
 8002a76:	2b0a      	cmp	r3, #10
 8002a78:	d102      	bne.n	8002a80 <main+0x170>
			  currentEffect = 0;
 8002a7a:	4b74      	ldr	r3, [pc, #464]	; (8002c4c <main+0x33c>)
 8002a7c:	2200      	movs	r2, #0
 8002a7e:	701a      	strb	r2, [r3, #0]
		  }
		  srand(randomTimer);
 8002a80:	4b61      	ldr	r3, [pc, #388]	; (8002c08 <main+0x2f8>)
 8002a82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a86:	4613      	mov	r3, r2
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f005 fafd 	bl	8008088 <srand>
		  randomTimer = 0;
 8002a8e:	495e      	ldr	r1, [pc, #376]	; (8002c08 <main+0x2f8>)
 8002a90:	f04f 0200 	mov.w	r2, #0
 8002a94:	f04f 0300 	mov.w	r3, #0
 8002a98:	e9c1 2300 	strd	r2, r3, [r1]
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 1); //led verde: off
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	2101      	movs	r1, #1
 8002aa0:	485c      	ldr	r0, [pc, #368]	; (8002c14 <main+0x304>)
 8002aa2:	f003 f8f2 	bl	8005c8a <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 0); //led rojo: on
 8002aa6:	2200      	movs	r2, #0
 8002aa8:	2102      	movs	r1, #2
 8002aaa:	485a      	ldr	r0, [pc, #360]	; (8002c14 <main+0x304>)
 8002aac:	f003 f8ed 	bl	8005c8a <HAL_GPIO_WritePin>
		  HAL_Delay(500);
 8002ab0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002ab4:	f002 fa1a 	bl	8004eec <HAL_Delay>
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 8002ab8:	2200      	movs	r2, #0
 8002aba:	2101      	movs	r1, #1
 8002abc:	4855      	ldr	r0, [pc, #340]	; (8002c14 <main+0x304>)
 8002abe:	f003 f8e4 	bl	8005c8a <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	2102      	movs	r1, #2
 8002ac6:	4853      	ldr	r0, [pc, #332]	; (8002c14 <main+0x304>)
 8002ac8:	f003 f8df 	bl	8005c8a <HAL_GPIO_WritePin>

		  estatus_juego = JUEGO_IDLE; //resetea blockOut
 8002acc:	4b60      	ldr	r3, [pc, #384]	; (8002c50 <main+0x340>)
 8002ace:	2200      	movs	r2, #0
 8002ad0:	701a      	strb	r2, [r3, #0]
	  } //end if getStatBoton...

	  if (getStatBoton(IN_DOWN) == FALL){ //DOWN
 8002ad2:	2001      	movs	r0, #1
 8002ad4:	f7ff fdfe 	bl	80026d4 <getStatBoton>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b02      	cmp	r3, #2
 8002adc:	d144      	bne.n	8002b68 <main+0x258>
		  clearCube();
 8002ade:	f001 fe0b 	bl	80046f8 <clearCube>
		  loading = 1;
 8002ae2:	4b48      	ldr	r3, [pc, #288]	; (8002c04 <main+0x2f4>)
 8002ae4:	2201      	movs	r2, #1
 8002ae6:	701a      	strb	r2, [r3, #0]
		  timer = 0;
 8002ae8:	4b57      	ldr	r3, [pc, #348]	; (8002c48 <main+0x338>)
 8002aea:	2200      	movs	r2, #0
 8002aec:	801a      	strh	r2, [r3, #0]
		  currentEffect--;
 8002aee:	4b57      	ldr	r3, [pc, #348]	; (8002c4c <main+0x33c>)
 8002af0:	781b      	ldrb	r3, [r3, #0]
 8002af2:	3b01      	subs	r3, #1
 8002af4:	b2da      	uxtb	r2, r3
 8002af6:	4b55      	ldr	r3, [pc, #340]	; (8002c4c <main+0x33c>)
 8002af8:	701a      	strb	r2, [r3, #0]
		  if (currentEffect != 0) {
 8002afa:	4b54      	ldr	r3, [pc, #336]	; (8002c4c <main+0x33c>)
 8002afc:	781b      	ldrb	r3, [r3, #0]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d006      	beq.n	8002b10 <main+0x200>
			  currentEffect--;
 8002b02:	4b52      	ldr	r3, [pc, #328]	; (8002c4c <main+0x33c>)
 8002b04:	781b      	ldrb	r3, [r3, #0]
 8002b06:	3b01      	subs	r3, #1
 8002b08:	b2da      	uxtb	r2, r3
 8002b0a:	4b50      	ldr	r3, [pc, #320]	; (8002c4c <main+0x33c>)
 8002b0c:	701a      	strb	r2, [r3, #0]
 8002b0e:	e002      	b.n	8002b16 <main+0x206>
		  }else{
			  currentEffect = TOTAL_EFFECTS - 1;
 8002b10:	4b4e      	ldr	r3, [pc, #312]	; (8002c4c <main+0x33c>)
 8002b12:	2209      	movs	r2, #9
 8002b14:	701a      	strb	r2, [r3, #0]
		  }
		  srand(randomTimer);
 8002b16:	4b3c      	ldr	r3, [pc, #240]	; (8002c08 <main+0x2f8>)
 8002b18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	4618      	mov	r0, r3
 8002b20:	f005 fab2 	bl	8008088 <srand>
		  randomTimer = 0;
 8002b24:	4938      	ldr	r1, [pc, #224]	; (8002c08 <main+0x2f8>)
 8002b26:	f04f 0200 	mov.w	r2, #0
 8002b2a:	f04f 0300 	mov.w	r3, #0
 8002b2e:	e9c1 2300 	strd	r2, r3, [r1]
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 1); //led verde: off
 8002b32:	2201      	movs	r2, #1
 8002b34:	2101      	movs	r1, #1
 8002b36:	4837      	ldr	r0, [pc, #220]	; (8002c14 <main+0x304>)
 8002b38:	f003 f8a7 	bl	8005c8a <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 0); //led rojo: on
 8002b3c:	2200      	movs	r2, #0
 8002b3e:	2102      	movs	r1, #2
 8002b40:	4834      	ldr	r0, [pc, #208]	; (8002c14 <main+0x304>)
 8002b42:	f003 f8a2 	bl	8005c8a <HAL_GPIO_WritePin>
		  HAL_Delay(500);
 8002b46:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002b4a:	f002 f9cf 	bl	8004eec <HAL_Delay>
		  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, 0); //led verde: on
 8002b4e:	2200      	movs	r2, #0
 8002b50:	2101      	movs	r1, #1
 8002b52:	4830      	ldr	r0, [pc, #192]	; (8002c14 <main+0x304>)
 8002b54:	f003 f899 	bl	8005c8a <HAL_GPIO_WritePin>
		  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, 1); //led rojo: off
 8002b58:	2201      	movs	r2, #1
 8002b5a:	2102      	movs	r1, #2
 8002b5c:	482d      	ldr	r0, [pc, #180]	; (8002c14 <main+0x304>)
 8002b5e:	f003 f894 	bl	8005c8a <HAL_GPIO_WritePin>

		  estatus_juego = JUEGO_IDLE; //resetea blockOut
 8002b62:	4b3b      	ldr	r3, [pc, #236]	; (8002c50 <main+0x340>)
 8002b64:	2200      	movs	r2, #0
 8002b66:	701a      	strb	r2, [r3, #0]
	  } //end if getStatBoton...


	  switch (currentEffect) {
 8002b68:	4b38      	ldr	r3, [pc, #224]	; (8002c4c <main+0x33c>)
 8002b6a:	781b      	ldrb	r3, [r3, #0]
 8002b6c:	2b09      	cmp	r3, #9
 8002b6e:	d837      	bhi.n	8002be0 <main+0x2d0>
 8002b70:	a201      	add	r2, pc, #4	; (adr r2, 8002b78 <main+0x268>)
 8002b72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002b76:	bf00      	nop
 8002b78:	08002ba1 	.word	0x08002ba1
 8002b7c:	08002ba7 	.word	0x08002ba7
 8002b80:	08002bad 	.word	0x08002bad
 8002b84:	08002bb3 	.word	0x08002bb3
 8002b88:	08002bb9 	.word	0x08002bb9
 8002b8c:	08002bbf 	.word	0x08002bbf
 8002b90:	08002bc5 	.word	0x08002bc5
 8002b94:	08002bcb 	.word	0x08002bcb
 8002b98:	08002bd1 	.word	0x08002bd1
 8002b9c:	08002bdb 	.word	0x08002bdb
		  case RAIN: rain(); break;
 8002ba0:	f000 f8f6 	bl	8002d90 <rain>
 8002ba4:	e01e      	b.n	8002be4 <main+0x2d4>
		  case PLANE_BOING: planeBoing(); break;
 8002ba6:	f000 f94f 	bl	8002e48 <planeBoing>
 8002baa:	e01b      	b.n	8002be4 <main+0x2d4>
		  case SEND_VOXELS: sendVoxels(); break;
 8002bac:	f000 fa10 	bl	8002fd0 <sendVoxels>
 8002bb0:	e018      	b.n	8002be4 <main+0x2d4>
		  case WOOP_WOOP: woopWoop(); break;
 8002bb2:	f000 faeb 	bl	800318c <woopWoop>
 8002bb6:	e015      	b.n	8002be4 <main+0x2d4>
		  case CUBE_JUMP: cubeJump(); break;
 8002bb8:	f001 f904 	bl	8003dc4 <cubeJump>
 8002bbc:	e012      	b.n	8002be4 <main+0x2d4>
		  case FIREWORKS: fireWork(); break;
 8002bbe:	f000 fd3b 	bl	8003638 <fireWork>
 8002bc2:	e00f      	b.n	8002be4 <main+0x2d4>
		  case GLOW: glow(); break;
 8002bc4:	f000 fb46 	bl	8003254 <glow>
 8002bc8:	e00c      	b.n	8002be4 <main+0x2d4>
		  case BLOCKOUT: runBlockOut(); break;
 8002bca:	f7fd fb83 	bl	80002d4 <runBlockOut>
 8002bce:	e009      	b.n	8002be4 <main+0x2d4>
		  case TEXT: text("DEMO0123456789", 14); break;
 8002bd0:	210e      	movs	r1, #14
 8002bd2:	4820      	ldr	r0, [pc, #128]	; (8002c54 <main+0x344>)
 8002bd4:	f000 fc20 	bl	8003418 <text>
 8002bd8:	e004      	b.n	8002be4 <main+0x2d4>
		  case LIT: lit(); break;
 8002bda:	f001 f8c5 	bl	8003d68 <lit>
 8002bde:	e001      	b.n	8002be4 <main+0x2d4>
		  default: cubeJump();
 8002be0:	f001 f8f0 	bl	8003dc4 <cubeJump>
//	  fireWork();
//	  testBlockOut();
//	  lightCube();
//	  runBlockOut();

	  if (flag_nextLevel != 0){
 8002be4:	4b1c      	ldr	r3, [pc, #112]	; (8002c58 <main+0x348>)
 8002be6:	781b      	ldrb	r3, [r3, #0]
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	f43f aee1 	beq.w	80029b0 <main+0xa0>
		  renderCube();
 8002bee:	f000 f891 	bl	8002d14 <renderCube>
		  flag_nextLevel = 0;
 8002bf2:	4b19      	ldr	r3, [pc, #100]	; (8002c58 <main+0x348>)
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	701a      	strb	r2, [r3, #0]
	  update_teclas();
 8002bf8:	e6da      	b.n	80029b0 <main+0xa0>
 8002bfa:	bf00      	nop
 8002bfc:	40010c00 	.word	0x40010c00
 8002c00:	200004c4 	.word	0x200004c4
 8002c04:	20000362 	.word	0x20000362
 8002c08:	20000358 	.word	0x20000358
 8002c0c:	20000218 	.word	0x20000218
 8002c10:	20000360 	.word	0x20000360
 8002c14:	40010800 	.word	0x40010800
 8002c18:	40011000 	.word	0x40011000
 8002c1c:	20000520 	.word	0x20000520
 8002c20:	20000568 	.word	0x20000568
 8002c24:	20000364 	.word	0x20000364
 8002c28:	200005b0 	.word	0x200005b0
 8002c2c:	20000363 	.word	0x20000363
 8002c30:	20000175 	.word	0x20000175
 8002c34:	20000365 	.word	0x20000365
 8002c38:	20000253 	.word	0x20000253
 8002c3c:	20000176 	.word	0x20000176
 8002c40:	2000024a 	.word	0x2000024a
 8002c44:	200004c2 	.word	0x200004c2
 8002c48:	20000350 	.word	0x20000350
 8002c4c:	20000174 	.word	0x20000174
 8002c50:	2000024e 	.word	0x2000024e
 8002c54:	08008fb0 	.word	0x08008fb0
 8002c58:	2000034e 	.word	0x2000034e

08002c5c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b094      	sub	sp, #80	; 0x50
 8002c60:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002c62:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002c66:	2228      	movs	r2, #40	; 0x28
 8002c68:	2100      	movs	r1, #0
 8002c6a:	4618      	mov	r0, r3
 8002c6c:	f005 f928 	bl	8007ec0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002c70:	f107 0314 	add.w	r3, r7, #20
 8002c74:	2200      	movs	r2, #0
 8002c76:	601a      	str	r2, [r3, #0]
 8002c78:	605a      	str	r2, [r3, #4]
 8002c7a:	609a      	str	r2, [r3, #8]
 8002c7c:	60da      	str	r2, [r3, #12]
 8002c7e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c80:	1d3b      	adds	r3, r7, #4
 8002c82:	2200      	movs	r2, #0
 8002c84:	601a      	str	r2, [r3, #0]
 8002c86:	605a      	str	r2, [r3, #4]
 8002c88:	609a      	str	r2, [r3, #8]
 8002c8a:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002c8c:	2301      	movs	r3, #1
 8002c8e:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002c90:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002c94:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002c96:	2300      	movs	r3, #0
 8002c98:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002c9e:	2302      	movs	r3, #2
 8002ca0:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002ca2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002ca6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002ca8:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002cac:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002cae:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002cb2:	4618      	mov	r0, r3
 8002cb4:	f003 f946 	bl	8005f44 <HAL_RCC_OscConfig>
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d001      	beq.n	8002cc2 <SystemClock_Config+0x66>
  {
    Error_Handler();
 8002cbe:	f001 fd6f 	bl	80047a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002cc2:	230f      	movs	r3, #15
 8002cc4:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002cc6:	2302      	movs	r3, #2
 8002cc8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002cce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002cd2:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002cd4:	2300      	movs	r3, #0
 8002cd6:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002cd8:	f107 0314 	add.w	r3, r7, #20
 8002cdc:	2102      	movs	r1, #2
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f003 fbb2 	bl	8006448 <HAL_RCC_ClockConfig>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d001      	beq.n	8002cee <SystemClock_Config+0x92>
  {
    Error_Handler();
 8002cea:	f001 fd59 	bl	80047a0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8002cee:	2302      	movs	r3, #2
 8002cf0:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8002cf2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002cf6:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002cf8:	1d3b      	adds	r3, r7, #4
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f003 fd3c 	bl	8006778 <HAL_RCCEx_PeriphCLKConfig>
 8002d00:	4603      	mov	r3, r0
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d001      	beq.n	8002d0a <SystemClock_Config+0xae>
  {
    Error_Handler();
 8002d06:	f001 fd4b 	bl	80047a0 <Error_Handler>
  }
}
 8002d0a:	bf00      	nop
 8002d0c:	3750      	adds	r7, #80	; 0x50
 8002d0e:	46bd      	mov	sp, r7
 8002d10:	bd80      	pop	{r7, pc}
	...

08002d14 <renderCube>:

/* USER CODE BEGIN 4 */

void renderCube (void) {
 8002d14:	b580      	push	{r7, lr}
 8002d16:	b082      	sub	sp, #8
 8002d18:	af00      	add	r7, sp, #0
      SPI.transfer(cube[i][j]);
    }
    digitalWrite(SS, HIGH);
  }*/

	cube_vector[0] = (uint8_t) (0x01 << cube_level);
 8002d1a:	4b1a      	ldr	r3, [pc, #104]	; (8002d84 <renderCube+0x70>)
 8002d1c:	781b      	ldrb	r3, [r3, #0]
 8002d1e:	461a      	mov	r2, r3
 8002d20:	2301      	movs	r3, #1
 8002d22:	4093      	lsls	r3, r2
 8002d24:	b2da      	uxtb	r2, r3
 8002d26:	4b18      	ldr	r3, [pc, #96]	; (8002d88 <renderCube+0x74>)
 8002d28:	701a      	strb	r2, [r3, #0]

	for (uint8_t j = 0; j < 8; j++) {
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	71fb      	strb	r3, [r7, #7]
 8002d2e:	e00f      	b.n	8002d50 <renderCube+0x3c>
		cube_vector[j+1] = cube[cube_level][j];
 8002d30:	4b14      	ldr	r3, [pc, #80]	; (8002d84 <renderCube+0x70>)
 8002d32:	781b      	ldrb	r3, [r3, #0]
 8002d34:	4619      	mov	r1, r3
 8002d36:	79fa      	ldrb	r2, [r7, #7]
 8002d38:	79fb      	ldrb	r3, [r7, #7]
 8002d3a:	3301      	adds	r3, #1
 8002d3c:	4813      	ldr	r0, [pc, #76]	; (8002d8c <renderCube+0x78>)
 8002d3e:	00c9      	lsls	r1, r1, #3
 8002d40:	4401      	add	r1, r0
 8002d42:	440a      	add	r2, r1
 8002d44:	7811      	ldrb	r1, [r2, #0]
 8002d46:	4a10      	ldr	r2, [pc, #64]	; (8002d88 <renderCube+0x74>)
 8002d48:	54d1      	strb	r1, [r2, r3]
	for (uint8_t j = 0; j < 8; j++) {
 8002d4a:	79fb      	ldrb	r3, [r7, #7]
 8002d4c:	3301      	adds	r3, #1
 8002d4e:	71fb      	strb	r3, [r7, #7]
 8002d50:	79fb      	ldrb	r3, [r7, #7]
 8002d52:	2b07      	cmp	r3, #7
 8002d54:	d9ec      	bls.n	8002d30 <renderCube+0x1c>
	} //end for j

	spi_74HC595_Transmit(cube_vector, sizeof(cube_vector));
 8002d56:	2109      	movs	r1, #9
 8002d58:	480b      	ldr	r0, [pc, #44]	; (8002d88 <renderCube+0x74>)
 8002d5a:	f7fd fa19 	bl	8000190 <spi_74HC595_Transmit>
	cube_level++;
 8002d5e:	4b09      	ldr	r3, [pc, #36]	; (8002d84 <renderCube+0x70>)
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	3301      	adds	r3, #1
 8002d64:	b2da      	uxtb	r2, r3
 8002d66:	4b07      	ldr	r3, [pc, #28]	; (8002d84 <renderCube+0x70>)
 8002d68:	701a      	strb	r2, [r3, #0]
	if (cube_level == 8){
 8002d6a:	4b06      	ldr	r3, [pc, #24]	; (8002d84 <renderCube+0x70>)
 8002d6c:	781b      	ldrb	r3, [r3, #0]
 8002d6e:	2b08      	cmp	r3, #8
 8002d70:	d102      	bne.n	8002d78 <renderCube+0x64>
		cube_level = 0;
 8002d72:	4b04      	ldr	r3, [pc, #16]	; (8002d84 <renderCube+0x70>)
 8002d74:	2200      	movs	r2, #0
 8002d76:	701a      	strb	r2, [r3, #0]
	}
	__NOP();
 8002d78:	bf00      	nop

} //end renderCube()
 8002d7a:	bf00      	nop
 8002d7c:	3708      	adds	r7, #8
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	2000034d 	.word	0x2000034d
 8002d88:	20000344 	.word	0x20000344
 8002d8c:	20000304 	.word	0x20000304

08002d90 <rain>:

void rain (void) {
 8002d90:	b590      	push	{r4, r7, lr}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
  if (loading != 0) {
 8002d96:	4b29      	ldr	r3, [pc, #164]	; (8002e3c <rain+0xac>)
 8002d98:	781b      	ldrb	r3, [r3, #0]
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d004      	beq.n	8002da8 <rain+0x18>
    clearCube();
 8002d9e:	f001 fcab 	bl	80046f8 <clearCube>
    loading = 0;
 8002da2:	4b26      	ldr	r3, [pc, #152]	; (8002e3c <rain+0xac>)
 8002da4:	2200      	movs	r2, #0
 8002da6:	701a      	strb	r2, [r3, #0]
  }
  timer++;
 8002da8:	4b25      	ldr	r3, [pc, #148]	; (8002e40 <rain+0xb0>)
 8002daa:	881b      	ldrh	r3, [r3, #0]
 8002dac:	3301      	adds	r3, #1
 8002dae:	b29a      	uxth	r2, r3
 8002db0:	4b23      	ldr	r3, [pc, #140]	; (8002e40 <rain+0xb0>)
 8002db2:	801a      	strh	r2, [r3, #0]
  if (timer > RAIN_TIME) {
 8002db4:	4b22      	ldr	r3, [pc, #136]	; (8002e40 <rain+0xb0>)
 8002db6:	881b      	ldrh	r3, [r3, #0]
 8002db8:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d939      	bls.n	8002e34 <rain+0xa4>
    timer = 0;
 8002dc0:	4b1f      	ldr	r3, [pc, #124]	; (8002e40 <rain+0xb0>)
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	801a      	strh	r2, [r3, #0]
    shift(NEG_Y);
 8002dc6:	2005      	movs	r0, #5
 8002dc8:	f001 fa7a 	bl	80042c0 <shift>
    uint8_t numDrops = rand() % 5;
 8002dcc:	f005 f98a 	bl	80080e4 <rand>
 8002dd0:	4602      	mov	r2, r0
 8002dd2:	4b1c      	ldr	r3, [pc, #112]	; (8002e44 <rain+0xb4>)
 8002dd4:	fb83 1302 	smull	r1, r3, r3, r2
 8002dd8:	1059      	asrs	r1, r3, #1
 8002dda:	17d3      	asrs	r3, r2, #31
 8002ddc:	1ac9      	subs	r1, r1, r3
 8002dde:	460b      	mov	r3, r1
 8002de0:	009b      	lsls	r3, r3, #2
 8002de2:	440b      	add	r3, r1
 8002de4:	1ad1      	subs	r1, r2, r3
 8002de6:	460b      	mov	r3, r1
 8002de8:	71bb      	strb	r3, [r7, #6]
    for (uint8_t i = 0; i < numDrops; i++) {
 8002dea:	2300      	movs	r3, #0
 8002dec:	71fb      	strb	r3, [r7, #7]
 8002dee:	e01d      	b.n	8002e2c <rain+0x9c>
      setVoxel(rand() % 8, 7, rand() % 8);
 8002df0:	f005 f978 	bl	80080e4 <rand>
 8002df4:	4603      	mov	r3, r0
 8002df6:	425a      	negs	r2, r3
 8002df8:	f003 0307 	and.w	r3, r3, #7
 8002dfc:	f002 0207 	and.w	r2, r2, #7
 8002e00:	bf58      	it	pl
 8002e02:	4253      	negpl	r3, r2
 8002e04:	b2dc      	uxtb	r4, r3
 8002e06:	f005 f96d 	bl	80080e4 <rand>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	425a      	negs	r2, r3
 8002e0e:	f003 0307 	and.w	r3, r3, #7
 8002e12:	f002 0207 	and.w	r2, r2, #7
 8002e16:	bf58      	it	pl
 8002e18:	4253      	negpl	r3, r2
 8002e1a:	b2db      	uxtb	r3, r3
 8002e1c:	461a      	mov	r2, r3
 8002e1e:	2107      	movs	r1, #7
 8002e20:	4620      	mov	r0, r4
 8002e22:	f001 f985 	bl	8004130 <setVoxel>
    for (uint8_t i = 0; i < numDrops; i++) {
 8002e26:	79fb      	ldrb	r3, [r7, #7]
 8002e28:	3301      	adds	r3, #1
 8002e2a:	71fb      	strb	r3, [r7, #7]
 8002e2c:	79fa      	ldrb	r2, [r7, #7]
 8002e2e:	79bb      	ldrb	r3, [r7, #6]
 8002e30:	429a      	cmp	r2, r3
 8002e32:	d3dd      	bcc.n	8002df0 <rain+0x60>
    }
  }
} //end rain()
 8002e34:	bf00      	nop
 8002e36:	370c      	adds	r7, #12
 8002e38:	46bd      	mov	sp, r7
 8002e3a:	bd90      	pop	{r4, r7, pc}
 8002e3c:	20000362 	.word	0x20000362
 8002e40:	20000350 	.word	0x20000350
 8002e44:	66666667 	.word	0x66666667

08002e48 <planeBoing>:

void planeBoing (void) {
 8002e48:	b580      	push	{r7, lr}
 8002e4a:	b082      	sub	sp, #8
 8002e4c:	af00      	add	r7, sp, #0
  if (loading) {
 8002e4e:	4b5a      	ldr	r3, [pc, #360]	; (8002fb8 <planeBoing+0x170>)
 8002e50:	781b      	ldrb	r3, [r3, #0]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d05a      	beq.n	8002f0c <planeBoing+0xc4>
    clearCube();
 8002e56:	f001 fc4f 	bl	80046f8 <clearCube>
    uint8_t axis = rand() % 3;
 8002e5a:	f005 f943 	bl	80080e4 <rand>
 8002e5e:	4602      	mov	r2, r0
 8002e60:	4b56      	ldr	r3, [pc, #344]	; (8002fbc <planeBoing+0x174>)
 8002e62:	fb83 3102 	smull	r3, r1, r3, r2
 8002e66:	17d3      	asrs	r3, r2, #31
 8002e68:	1ac9      	subs	r1, r1, r3
 8002e6a:	460b      	mov	r3, r1
 8002e6c:	005b      	lsls	r3, r3, #1
 8002e6e:	440b      	add	r3, r1
 8002e70:	1ad1      	subs	r1, r2, r3
 8002e72:	460b      	mov	r3, r1
 8002e74:	71fb      	strb	r3, [r7, #7]
    planePosition = (rand() % 2) * 7;
 8002e76:	f005 f935 	bl	80080e4 <rand>
 8002e7a:	4603      	mov	r3, r0
 8002e7c:	2b00      	cmp	r3, #0
 8002e7e:	f003 0301 	and.w	r3, r3, #1
 8002e82:	bfb8      	it	lt
 8002e84:	425b      	neglt	r3, r3
 8002e86:	b2db      	uxtb	r3, r3
 8002e88:	461a      	mov	r2, r3
 8002e8a:	00d2      	lsls	r2, r2, #3
 8002e8c:	1ad3      	subs	r3, r2, r3
 8002e8e:	b2da      	uxtb	r2, r3
 8002e90:	4b4b      	ldr	r3, [pc, #300]	; (8002fc0 <planeBoing+0x178>)
 8002e92:	701a      	strb	r2, [r3, #0]
    setPlane(axis, planePosition);
 8002e94:	4b4a      	ldr	r3, [pc, #296]	; (8002fc0 <planeBoing+0x178>)
 8002e96:	781a      	ldrb	r2, [r3, #0]
 8002e98:	79fb      	ldrb	r3, [r7, #7]
 8002e9a:	4611      	mov	r1, r2
 8002e9c:	4618      	mov	r0, r3
 8002e9e:	f001 f9d3 	bl	8004248 <setPlane>
    if (axis == XAXIS) {
 8002ea2:	79fb      	ldrb	r3, [r7, #7]
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d10b      	bne.n	8002ec0 <planeBoing+0x78>
      if (planePosition == 0) {
 8002ea8:	4b45      	ldr	r3, [pc, #276]	; (8002fc0 <planeBoing+0x178>)
 8002eaa:	781b      	ldrb	r3, [r3, #0]
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d103      	bne.n	8002eb8 <planeBoing+0x70>
        planeDirection = POS_X;
 8002eb0:	4b44      	ldr	r3, [pc, #272]	; (8002fc4 <planeBoing+0x17c>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	701a      	strb	r2, [r3, #0]
 8002eb6:	e020      	b.n	8002efa <planeBoing+0xb2>
      } else {
        planeDirection = NEG_X;
 8002eb8:	4b42      	ldr	r3, [pc, #264]	; (8002fc4 <planeBoing+0x17c>)
 8002eba:	2201      	movs	r2, #1
 8002ebc:	701a      	strb	r2, [r3, #0]
 8002ebe:	e01c      	b.n	8002efa <planeBoing+0xb2>
      }
    } else if (axis == YAXIS) {
 8002ec0:	79fb      	ldrb	r3, [r7, #7]
 8002ec2:	2b01      	cmp	r3, #1
 8002ec4:	d10b      	bne.n	8002ede <planeBoing+0x96>
      if (planePosition == 0) {
 8002ec6:	4b3e      	ldr	r3, [pc, #248]	; (8002fc0 <planeBoing+0x178>)
 8002ec8:	781b      	ldrb	r3, [r3, #0]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d103      	bne.n	8002ed6 <planeBoing+0x8e>
        planeDirection = POS_Y;
 8002ece:	4b3d      	ldr	r3, [pc, #244]	; (8002fc4 <planeBoing+0x17c>)
 8002ed0:	2204      	movs	r2, #4
 8002ed2:	701a      	strb	r2, [r3, #0]
 8002ed4:	e011      	b.n	8002efa <planeBoing+0xb2>
      } else {
        planeDirection = NEG_Y;
 8002ed6:	4b3b      	ldr	r3, [pc, #236]	; (8002fc4 <planeBoing+0x17c>)
 8002ed8:	2205      	movs	r2, #5
 8002eda:	701a      	strb	r2, [r3, #0]
 8002edc:	e00d      	b.n	8002efa <planeBoing+0xb2>
      }
    } else if (axis == ZAXIS) {
 8002ede:	79fb      	ldrb	r3, [r7, #7]
 8002ee0:	2b02      	cmp	r3, #2
 8002ee2:	d10a      	bne.n	8002efa <planeBoing+0xb2>
      if (planePosition == 0) {
 8002ee4:	4b36      	ldr	r3, [pc, #216]	; (8002fc0 <planeBoing+0x178>)
 8002ee6:	781b      	ldrb	r3, [r3, #0]
 8002ee8:	2b00      	cmp	r3, #0
 8002eea:	d103      	bne.n	8002ef4 <planeBoing+0xac>
        planeDirection = POS_Z;
 8002eec:	4b35      	ldr	r3, [pc, #212]	; (8002fc4 <planeBoing+0x17c>)
 8002eee:	2202      	movs	r2, #2
 8002ef0:	701a      	strb	r2, [r3, #0]
 8002ef2:	e002      	b.n	8002efa <planeBoing+0xb2>
      } else {
        planeDirection = NEG_Z;
 8002ef4:	4b33      	ldr	r3, [pc, #204]	; (8002fc4 <planeBoing+0x17c>)
 8002ef6:	2203      	movs	r2, #3
 8002ef8:	701a      	strb	r2, [r3, #0]
      }
    }
    timer = 0;
 8002efa:	4b33      	ldr	r3, [pc, #204]	; (8002fc8 <planeBoing+0x180>)
 8002efc:	2200      	movs	r2, #0
 8002efe:	801a      	strh	r2, [r3, #0]
    looped = 0;
 8002f00:	4b32      	ldr	r3, [pc, #200]	; (8002fcc <planeBoing+0x184>)
 8002f02:	2200      	movs	r2, #0
 8002f04:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8002f06:	4b2c      	ldr	r3, [pc, #176]	; (8002fb8 <planeBoing+0x170>)
 8002f08:	2200      	movs	r2, #0
 8002f0a:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8002f0c:	4b2e      	ldr	r3, [pc, #184]	; (8002fc8 <planeBoing+0x180>)
 8002f0e:	881b      	ldrh	r3, [r3, #0]
 8002f10:	3301      	adds	r3, #1
 8002f12:	b29a      	uxth	r2, r3
 8002f14:	4b2c      	ldr	r3, [pc, #176]	; (8002fc8 <planeBoing+0x180>)
 8002f16:	801a      	strh	r2, [r3, #0]
  if (timer > PLANE_BOING_TIME) {
 8002f18:	4b2b      	ldr	r3, [pc, #172]	; (8002fc8 <planeBoing+0x180>)
 8002f1a:	881b      	ldrh	r3, [r3, #0]
 8002f1c:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8002f20:	4293      	cmp	r3, r2
 8002f22:	d945      	bls.n	8002fb0 <planeBoing+0x168>
    timer = 0;
 8002f24:	4b28      	ldr	r3, [pc, #160]	; (8002fc8 <planeBoing+0x180>)
 8002f26:	2200      	movs	r2, #0
 8002f28:	801a      	strh	r2, [r3, #0]
    shift(planeDirection);
 8002f2a:	4b26      	ldr	r3, [pc, #152]	; (8002fc4 <planeBoing+0x17c>)
 8002f2c:	781b      	ldrb	r3, [r3, #0]
 8002f2e:	4618      	mov	r0, r3
 8002f30:	f001 f9c6 	bl	80042c0 <shift>
    if (planeDirection % 2 == 0) {
 8002f34:	4b23      	ldr	r3, [pc, #140]	; (8002fc4 <planeBoing+0x17c>)
 8002f36:	781b      	ldrb	r3, [r3, #0]
 8002f38:	f003 0301 	and.w	r3, r3, #1
 8002f3c:	b2db      	uxtb	r3, r3
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d11b      	bne.n	8002f7a <planeBoing+0x132>
      planePosition++;
 8002f42:	4b1f      	ldr	r3, [pc, #124]	; (8002fc0 <planeBoing+0x178>)
 8002f44:	781b      	ldrb	r3, [r3, #0]
 8002f46:	3301      	adds	r3, #1
 8002f48:	b2da      	uxtb	r2, r3
 8002f4a:	4b1d      	ldr	r3, [pc, #116]	; (8002fc0 <planeBoing+0x178>)
 8002f4c:	701a      	strb	r2, [r3, #0]
      if (planePosition == 7) {
 8002f4e:	4b1c      	ldr	r3, [pc, #112]	; (8002fc0 <planeBoing+0x178>)
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	2b07      	cmp	r3, #7
 8002f54:	d12c      	bne.n	8002fb0 <planeBoing+0x168>
        if (looped != 0) {
 8002f56:	4b1d      	ldr	r3, [pc, #116]	; (8002fcc <planeBoing+0x184>)
 8002f58:	781b      	ldrb	r3, [r3, #0]
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d003      	beq.n	8002f66 <planeBoing+0x11e>
          loading = 1;
 8002f5e:	4b16      	ldr	r3, [pc, #88]	; (8002fb8 <planeBoing+0x170>)
 8002f60:	2201      	movs	r2, #1
 8002f62:	701a      	strb	r2, [r3, #0]
          looped = 1;
        }
      }
    }
  }
} //end planeBoing()
 8002f64:	e024      	b.n	8002fb0 <planeBoing+0x168>
          planeDirection++;
 8002f66:	4b17      	ldr	r3, [pc, #92]	; (8002fc4 <planeBoing+0x17c>)
 8002f68:	781b      	ldrb	r3, [r3, #0]
 8002f6a:	3301      	adds	r3, #1
 8002f6c:	b2da      	uxtb	r2, r3
 8002f6e:	4b15      	ldr	r3, [pc, #84]	; (8002fc4 <planeBoing+0x17c>)
 8002f70:	701a      	strb	r2, [r3, #0]
          looped = 1;
 8002f72:	4b16      	ldr	r3, [pc, #88]	; (8002fcc <planeBoing+0x184>)
 8002f74:	2201      	movs	r2, #1
 8002f76:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8002f78:	e01a      	b.n	8002fb0 <planeBoing+0x168>
      planePosition--;
 8002f7a:	4b11      	ldr	r3, [pc, #68]	; (8002fc0 <planeBoing+0x178>)
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	3b01      	subs	r3, #1
 8002f80:	b2da      	uxtb	r2, r3
 8002f82:	4b0f      	ldr	r3, [pc, #60]	; (8002fc0 <planeBoing+0x178>)
 8002f84:	701a      	strb	r2, [r3, #0]
      if (planePosition == 0) {
 8002f86:	4b0e      	ldr	r3, [pc, #56]	; (8002fc0 <planeBoing+0x178>)
 8002f88:	781b      	ldrb	r3, [r3, #0]
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d110      	bne.n	8002fb0 <planeBoing+0x168>
        if (looped != 0) {
 8002f8e:	4b0f      	ldr	r3, [pc, #60]	; (8002fcc <planeBoing+0x184>)
 8002f90:	781b      	ldrb	r3, [r3, #0]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d003      	beq.n	8002f9e <planeBoing+0x156>
          loading = 1;
 8002f96:	4b08      	ldr	r3, [pc, #32]	; (8002fb8 <planeBoing+0x170>)
 8002f98:	2201      	movs	r2, #1
 8002f9a:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8002f9c:	e008      	b.n	8002fb0 <planeBoing+0x168>
          planeDirection--;
 8002f9e:	4b09      	ldr	r3, [pc, #36]	; (8002fc4 <planeBoing+0x17c>)
 8002fa0:	781b      	ldrb	r3, [r3, #0]
 8002fa2:	3b01      	subs	r3, #1
 8002fa4:	b2da      	uxtb	r2, r3
 8002fa6:	4b07      	ldr	r3, [pc, #28]	; (8002fc4 <planeBoing+0x17c>)
 8002fa8:	701a      	strb	r2, [r3, #0]
          looped = 1;
 8002faa:	4b08      	ldr	r3, [pc, #32]	; (8002fcc <planeBoing+0x184>)
 8002fac:	2201      	movs	r2, #1
 8002fae:	701a      	strb	r2, [r3, #0]
} //end planeBoing()
 8002fb0:	bf00      	nop
 8002fb2:	3708      	adds	r7, #8
 8002fb4:	46bd      	mov	sp, r7
 8002fb6:	bd80      	pop	{r7, pc}
 8002fb8:	20000362 	.word	0x20000362
 8002fbc:	55555556 	.word	0x55555556
 8002fc0:	20000366 	.word	0x20000366
 8002fc4:	20000367 	.word	0x20000367
 8002fc8:	20000350 	.word	0x20000350
 8002fcc:	20000368 	.word	0x20000368

08002fd0 <sendVoxels>:

void sendVoxels() {
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b082      	sub	sp, #8
 8002fd4:	af00      	add	r7, sp, #0
  if (loading != 0) {
 8002fd6:	4b66      	ldr	r3, [pc, #408]	; (8003170 <sendVoxels+0x1a0>)
 8002fd8:	781b      	ldrb	r3, [r3, #0]
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d028      	beq.n	8003030 <sendVoxels+0x60>
    clearCube();
 8002fde:	f001 fb8b 	bl	80046f8 <clearCube>
    for (uint8_t x = 0; x < 8; x++) {
 8002fe2:	2300      	movs	r3, #0
 8002fe4:	71fb      	strb	r3, [r7, #7]
 8002fe6:	e01d      	b.n	8003024 <sendVoxels+0x54>
      for (uint8_t z = 0; z < 8; z++) {
 8002fe8:	2300      	movs	r3, #0
 8002fea:	71bb      	strb	r3, [r7, #6]
 8002fec:	e014      	b.n	8003018 <sendVoxels+0x48>
        setVoxel(x, (rand() % 2) * 7, z);
 8002fee:	f005 f879 	bl	80080e4 <rand>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	f003 0301 	and.w	r3, r3, #1
 8002ffa:	bfb8      	it	lt
 8002ffc:	425b      	neglt	r3, r3
 8002ffe:	b2db      	uxtb	r3, r3
 8003000:	461a      	mov	r2, r3
 8003002:	00d2      	lsls	r2, r2, #3
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	b2d9      	uxtb	r1, r3
 8003008:	79ba      	ldrb	r2, [r7, #6]
 800300a:	79fb      	ldrb	r3, [r7, #7]
 800300c:	4618      	mov	r0, r3
 800300e:	f001 f88f 	bl	8004130 <setVoxel>
      for (uint8_t z = 0; z < 8; z++) {
 8003012:	79bb      	ldrb	r3, [r7, #6]
 8003014:	3301      	adds	r3, #1
 8003016:	71bb      	strb	r3, [r7, #6]
 8003018:	79bb      	ldrb	r3, [r7, #6]
 800301a:	2b07      	cmp	r3, #7
 800301c:	d9e7      	bls.n	8002fee <sendVoxels+0x1e>
    for (uint8_t x = 0; x < 8; x++) {
 800301e:	79fb      	ldrb	r3, [r7, #7]
 8003020:	3301      	adds	r3, #1
 8003022:	71fb      	strb	r3, [r7, #7]
 8003024:	79fb      	ldrb	r3, [r7, #7]
 8003026:	2b07      	cmp	r3, #7
 8003028:	d9de      	bls.n	8002fe8 <sendVoxels+0x18>
      }
    }
    loading = 0;
 800302a:	4b51      	ldr	r3, [pc, #324]	; (8003170 <sendVoxels+0x1a0>)
 800302c:	2200      	movs	r2, #0
 800302e:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8003030:	4b50      	ldr	r3, [pc, #320]	; (8003174 <sendVoxels+0x1a4>)
 8003032:	881b      	ldrh	r3, [r3, #0]
 8003034:	3301      	adds	r3, #1
 8003036:	b29a      	uxth	r2, r3
 8003038:	4b4e      	ldr	r3, [pc, #312]	; (8003174 <sendVoxels+0x1a4>)
 800303a:	801a      	strh	r2, [r3, #0]
  if (timer > SEND_VOXELS_TIME) {
 800303c:	4b4d      	ldr	r3, [pc, #308]	; (8003174 <sendVoxels+0x1a4>)
 800303e:	881b      	ldrh	r3, [r3, #0]
 8003040:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8003044:	4293      	cmp	r3, r2
 8003046:	f240 808f 	bls.w	8003168 <sendVoxels+0x198>
    timer = 0;
 800304a:	4b4a      	ldr	r3, [pc, #296]	; (8003174 <sendVoxels+0x1a4>)
 800304c:	2200      	movs	r2, #0
 800304e:	801a      	strh	r2, [r3, #0]
    if (!sending) {
 8003050:	4b49      	ldr	r3, [pc, #292]	; (8003178 <sendVoxels+0x1a8>)
 8003052:	781b      	ldrb	r3, [r3, #0]
 8003054:	2b00      	cmp	r3, #0
 8003056:	d140      	bne.n	80030da <sendVoxels+0x10a>
      selX = rand() % 8;
 8003058:	f005 f844 	bl	80080e4 <rand>
 800305c:	4603      	mov	r3, r0
 800305e:	425a      	negs	r2, r3
 8003060:	f003 0307 	and.w	r3, r3, #7
 8003064:	f002 0207 	and.w	r2, r2, #7
 8003068:	bf58      	it	pl
 800306a:	4253      	negpl	r3, r2
 800306c:	b2da      	uxtb	r2, r3
 800306e:	4b43      	ldr	r3, [pc, #268]	; (800317c <sendVoxels+0x1ac>)
 8003070:	701a      	strb	r2, [r3, #0]
      selZ = rand() % 8;
 8003072:	f005 f837 	bl	80080e4 <rand>
 8003076:	4603      	mov	r3, r0
 8003078:	425a      	negs	r2, r3
 800307a:	f003 0307 	and.w	r3, r3, #7
 800307e:	f002 0207 	and.w	r2, r2, #7
 8003082:	bf58      	it	pl
 8003084:	4253      	negpl	r3, r2
 8003086:	b2da      	uxtb	r2, r3
 8003088:	4b3d      	ldr	r3, [pc, #244]	; (8003180 <sendVoxels+0x1b0>)
 800308a:	701a      	strb	r2, [r3, #0]
      if (getVoxel(selX, 0, selZ)) {
 800308c:	4b3b      	ldr	r3, [pc, #236]	; (800317c <sendVoxels+0x1ac>)
 800308e:	781b      	ldrb	r3, [r3, #0]
 8003090:	4a3b      	ldr	r2, [pc, #236]	; (8003180 <sendVoxels+0x1b0>)
 8003092:	7812      	ldrb	r2, [r2, #0]
 8003094:	2100      	movs	r1, #0
 8003096:	4618      	mov	r0, r3
 8003098:	f001 f8aa 	bl	80041f0 <getVoxel>
 800309c:	4603      	mov	r3, r0
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d006      	beq.n	80030b0 <sendVoxels+0xe0>
        selY = 0;
 80030a2:	4b38      	ldr	r3, [pc, #224]	; (8003184 <sendVoxels+0x1b4>)
 80030a4:	2200      	movs	r2, #0
 80030a6:	701a      	strb	r2, [r3, #0]
        sendDirection = POS_Y;
 80030a8:	4b37      	ldr	r3, [pc, #220]	; (8003188 <sendVoxels+0x1b8>)
 80030aa:	2204      	movs	r2, #4
 80030ac:	701a      	strb	r2, [r3, #0]
 80030ae:	e010      	b.n	80030d2 <sendVoxels+0x102>
      } else if (getVoxel(selX, 7, selZ)) {
 80030b0:	4b32      	ldr	r3, [pc, #200]	; (800317c <sendVoxels+0x1ac>)
 80030b2:	781b      	ldrb	r3, [r3, #0]
 80030b4:	4a32      	ldr	r2, [pc, #200]	; (8003180 <sendVoxels+0x1b0>)
 80030b6:	7812      	ldrb	r2, [r2, #0]
 80030b8:	2107      	movs	r1, #7
 80030ba:	4618      	mov	r0, r3
 80030bc:	f001 f898 	bl	80041f0 <getVoxel>
 80030c0:	4603      	mov	r3, r0
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d005      	beq.n	80030d2 <sendVoxels+0x102>
        selY = 7;
 80030c6:	4b2f      	ldr	r3, [pc, #188]	; (8003184 <sendVoxels+0x1b4>)
 80030c8:	2207      	movs	r2, #7
 80030ca:	701a      	strb	r2, [r3, #0]
        sendDirection = NEG_Y;
 80030cc:	4b2e      	ldr	r3, [pc, #184]	; (8003188 <sendVoxels+0x1b8>)
 80030ce:	2205      	movs	r2, #5
 80030d0:	701a      	strb	r2, [r3, #0]
      }
      sending = 1;
 80030d2:	4b29      	ldr	r3, [pc, #164]	; (8003178 <sendVoxels+0x1a8>)
 80030d4:	2201      	movs	r2, #1
 80030d6:	701a      	strb	r2, [r3, #0]
          sending = 0;
        }
      }
    }
  }
} //end sendVoxels()
 80030d8:	e046      	b.n	8003168 <sendVoxels+0x198>
      if (sendDirection == POS_Y) {
 80030da:	4b2b      	ldr	r3, [pc, #172]	; (8003188 <sendVoxels+0x1b8>)
 80030dc:	781b      	ldrb	r3, [r3, #0]
 80030de:	2b04      	cmp	r3, #4
 80030e0:	d121      	bne.n	8003126 <sendVoxels+0x156>
        selY++;
 80030e2:	4b28      	ldr	r3, [pc, #160]	; (8003184 <sendVoxels+0x1b4>)
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	3301      	adds	r3, #1
 80030e8:	b2da      	uxtb	r2, r3
 80030ea:	4b26      	ldr	r3, [pc, #152]	; (8003184 <sendVoxels+0x1b4>)
 80030ec:	701a      	strb	r2, [r3, #0]
        setVoxel(selX, selY, selZ);
 80030ee:	4b23      	ldr	r3, [pc, #140]	; (800317c <sendVoxels+0x1ac>)
 80030f0:	781b      	ldrb	r3, [r3, #0]
 80030f2:	4a24      	ldr	r2, [pc, #144]	; (8003184 <sendVoxels+0x1b4>)
 80030f4:	7811      	ldrb	r1, [r2, #0]
 80030f6:	4a22      	ldr	r2, [pc, #136]	; (8003180 <sendVoxels+0x1b0>)
 80030f8:	7812      	ldrb	r2, [r2, #0]
 80030fa:	4618      	mov	r0, r3
 80030fc:	f001 f818 	bl	8004130 <setVoxel>
        clearVoxel(selX, selY - 1, selZ);
 8003100:	4b1e      	ldr	r3, [pc, #120]	; (800317c <sendVoxels+0x1ac>)
 8003102:	7818      	ldrb	r0, [r3, #0]
 8003104:	4b1f      	ldr	r3, [pc, #124]	; (8003184 <sendVoxels+0x1b4>)
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	3b01      	subs	r3, #1
 800310a:	b2db      	uxtb	r3, r3
 800310c:	4a1c      	ldr	r2, [pc, #112]	; (8003180 <sendVoxels+0x1b0>)
 800310e:	7812      	ldrb	r2, [r2, #0]
 8003110:	4619      	mov	r1, r3
 8003112:	f001 f83d 	bl	8004190 <clearVoxel>
        if (selY == 7) {
 8003116:	4b1b      	ldr	r3, [pc, #108]	; (8003184 <sendVoxels+0x1b4>)
 8003118:	781b      	ldrb	r3, [r3, #0]
 800311a:	2b07      	cmp	r3, #7
 800311c:	d124      	bne.n	8003168 <sendVoxels+0x198>
          sending = 0;
 800311e:	4b16      	ldr	r3, [pc, #88]	; (8003178 <sendVoxels+0x1a8>)
 8003120:	2200      	movs	r2, #0
 8003122:	701a      	strb	r2, [r3, #0]
} //end sendVoxels()
 8003124:	e020      	b.n	8003168 <sendVoxels+0x198>
        selY--;
 8003126:	4b17      	ldr	r3, [pc, #92]	; (8003184 <sendVoxels+0x1b4>)
 8003128:	781b      	ldrb	r3, [r3, #0]
 800312a:	3b01      	subs	r3, #1
 800312c:	b2da      	uxtb	r2, r3
 800312e:	4b15      	ldr	r3, [pc, #84]	; (8003184 <sendVoxels+0x1b4>)
 8003130:	701a      	strb	r2, [r3, #0]
        setVoxel(selX, selY, selZ);
 8003132:	4b12      	ldr	r3, [pc, #72]	; (800317c <sendVoxels+0x1ac>)
 8003134:	781b      	ldrb	r3, [r3, #0]
 8003136:	4a13      	ldr	r2, [pc, #76]	; (8003184 <sendVoxels+0x1b4>)
 8003138:	7811      	ldrb	r1, [r2, #0]
 800313a:	4a11      	ldr	r2, [pc, #68]	; (8003180 <sendVoxels+0x1b0>)
 800313c:	7812      	ldrb	r2, [r2, #0]
 800313e:	4618      	mov	r0, r3
 8003140:	f000 fff6 	bl	8004130 <setVoxel>
        clearVoxel(selX, selY + 1, selZ);
 8003144:	4b0d      	ldr	r3, [pc, #52]	; (800317c <sendVoxels+0x1ac>)
 8003146:	7818      	ldrb	r0, [r3, #0]
 8003148:	4b0e      	ldr	r3, [pc, #56]	; (8003184 <sendVoxels+0x1b4>)
 800314a:	781b      	ldrb	r3, [r3, #0]
 800314c:	3301      	adds	r3, #1
 800314e:	b2db      	uxtb	r3, r3
 8003150:	4a0b      	ldr	r2, [pc, #44]	; (8003180 <sendVoxels+0x1b0>)
 8003152:	7812      	ldrb	r2, [r2, #0]
 8003154:	4619      	mov	r1, r3
 8003156:	f001 f81b 	bl	8004190 <clearVoxel>
        if (selY == 0) {
 800315a:	4b0a      	ldr	r3, [pc, #40]	; (8003184 <sendVoxels+0x1b4>)
 800315c:	781b      	ldrb	r3, [r3, #0]
 800315e:	2b00      	cmp	r3, #0
 8003160:	d102      	bne.n	8003168 <sendVoxels+0x198>
          sending = 0;
 8003162:	4b05      	ldr	r3, [pc, #20]	; (8003178 <sendVoxels+0x1a8>)
 8003164:	2200      	movs	r2, #0
 8003166:	701a      	strb	r2, [r3, #0]
} //end sendVoxels()
 8003168:	bf00      	nop
 800316a:	3708      	adds	r7, #8
 800316c:	46bd      	mov	sp, r7
 800316e:	bd80      	pop	{r7, pc}
 8003170:	20000362 	.word	0x20000362
 8003174:	20000350 	.word	0x20000350
 8003178:	2000036d 	.word	0x2000036d
 800317c:	20000369 	.word	0x20000369
 8003180:	2000036b 	.word	0x2000036b
 8003184:	2000036a 	.word	0x2000036a
 8003188:	2000036c 	.word	0x2000036c

0800318c <woopWoop>:

void woopWoop() {
 800318c:	b580      	push	{r7, lr}
 800318e:	af00      	add	r7, sp, #0
  if (loading) {
 8003190:	4b2c      	ldr	r3, [pc, #176]	; (8003244 <woopWoop+0xb8>)
 8003192:	781b      	ldrb	r3, [r3, #0]
 8003194:	2b00      	cmp	r3, #0
 8003196:	d00a      	beq.n	80031ae <woopWoop+0x22>
    clearCube();
 8003198:	f001 faae 	bl	80046f8 <clearCube>
    cubeSize = 2;
 800319c:	4b2a      	ldr	r3, [pc, #168]	; (8003248 <woopWoop+0xbc>)
 800319e:	2202      	movs	r2, #2
 80031a0:	701a      	strb	r2, [r3, #0]
    cubeExpanding = 1;
 80031a2:	4b2a      	ldr	r3, [pc, #168]	; (800324c <woopWoop+0xc0>)
 80031a4:	2201      	movs	r2, #1
 80031a6:	701a      	strb	r2, [r3, #0]
    loading = 0;
 80031a8:	4b26      	ldr	r3, [pc, #152]	; (8003244 <woopWoop+0xb8>)
 80031aa:	2200      	movs	r2, #0
 80031ac:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 80031ae:	4b28      	ldr	r3, [pc, #160]	; (8003250 <woopWoop+0xc4>)
 80031b0:	881b      	ldrh	r3, [r3, #0]
 80031b2:	3301      	adds	r3, #1
 80031b4:	b29a      	uxth	r2, r3
 80031b6:	4b26      	ldr	r3, [pc, #152]	; (8003250 <woopWoop+0xc4>)
 80031b8:	801a      	strh	r2, [r3, #0]
  if (timer > WOOP_WOOP_TIME) {
 80031ba:	4b25      	ldr	r3, [pc, #148]	; (8003250 <woopWoop+0xc4>)
 80031bc:	881b      	ldrh	r3, [r3, #0]
 80031be:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d93c      	bls.n	8003240 <woopWoop+0xb4>
    timer = 0;
 80031c6:	4b22      	ldr	r3, [pc, #136]	; (8003250 <woopWoop+0xc4>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	801a      	strh	r2, [r3, #0]
    if (cubeExpanding) {
 80031cc:	4b1f      	ldr	r3, [pc, #124]	; (800324c <woopWoop+0xc0>)
 80031ce:	781b      	ldrb	r3, [r3, #0]
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d00d      	beq.n	80031f0 <woopWoop+0x64>
      cubeSize += 2;
 80031d4:	4b1c      	ldr	r3, [pc, #112]	; (8003248 <woopWoop+0xbc>)
 80031d6:	781b      	ldrb	r3, [r3, #0]
 80031d8:	3302      	adds	r3, #2
 80031da:	b2da      	uxtb	r2, r3
 80031dc:	4b1a      	ldr	r3, [pc, #104]	; (8003248 <woopWoop+0xbc>)
 80031de:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 8) {
 80031e0:	4b19      	ldr	r3, [pc, #100]	; (8003248 <woopWoop+0xbc>)
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	2b08      	cmp	r3, #8
 80031e6:	d110      	bne.n	800320a <woopWoop+0x7e>
        cubeExpanding = 0;
 80031e8:	4b18      	ldr	r3, [pc, #96]	; (800324c <woopWoop+0xc0>)
 80031ea:	2200      	movs	r2, #0
 80031ec:	701a      	strb	r2, [r3, #0]
 80031ee:	e00c      	b.n	800320a <woopWoop+0x7e>
      }
    } else {
      cubeSize -= 2;
 80031f0:	4b15      	ldr	r3, [pc, #84]	; (8003248 <woopWoop+0xbc>)
 80031f2:	781b      	ldrb	r3, [r3, #0]
 80031f4:	3b02      	subs	r3, #2
 80031f6:	b2da      	uxtb	r2, r3
 80031f8:	4b13      	ldr	r3, [pc, #76]	; (8003248 <woopWoop+0xbc>)
 80031fa:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 2) {
 80031fc:	4b12      	ldr	r3, [pc, #72]	; (8003248 <woopWoop+0xbc>)
 80031fe:	781b      	ldrb	r3, [r3, #0]
 8003200:	2b02      	cmp	r3, #2
 8003202:	d102      	bne.n	800320a <woopWoop+0x7e>
        cubeExpanding = 1;
 8003204:	4b11      	ldr	r3, [pc, #68]	; (800324c <woopWoop+0xc0>)
 8003206:	2201      	movs	r2, #1
 8003208:	701a      	strb	r2, [r3, #0]
      }
    }
    clearCube();
 800320a:	f001 fa75 	bl	80046f8 <clearCube>
    drawCube(4 - cubeSize / 2, 4 - cubeSize / 2, 4 - cubeSize / 2, cubeSize);
 800320e:	4b0e      	ldr	r3, [pc, #56]	; (8003248 <woopWoop+0xbc>)
 8003210:	781b      	ldrb	r3, [r3, #0]
 8003212:	085b      	lsrs	r3, r3, #1
 8003214:	b2db      	uxtb	r3, r3
 8003216:	f1c3 0304 	rsb	r3, r3, #4
 800321a:	b2d8      	uxtb	r0, r3
 800321c:	4b0a      	ldr	r3, [pc, #40]	; (8003248 <woopWoop+0xbc>)
 800321e:	781b      	ldrb	r3, [r3, #0]
 8003220:	085b      	lsrs	r3, r3, #1
 8003222:	b2db      	uxtb	r3, r3
 8003224:	f1c3 0304 	rsb	r3, r3, #4
 8003228:	b2d9      	uxtb	r1, r3
 800322a:	4b07      	ldr	r3, [pc, #28]	; (8003248 <woopWoop+0xbc>)
 800322c:	781b      	ldrb	r3, [r3, #0]
 800322e:	085b      	lsrs	r3, r3, #1
 8003230:	b2db      	uxtb	r3, r3
 8003232:	f1c3 0304 	rsb	r3, r3, #4
 8003236:	b2da      	uxtb	r2, r3
 8003238:	4b03      	ldr	r3, [pc, #12]	; (8003248 <woopWoop+0xbc>)
 800323a:	781b      	ldrb	r3, [r3, #0]
 800323c:	f001 f96e 	bl	800451c <drawCube>
  }
} //end woopWoop()
 8003240:	bf00      	nop
 8003242:	bd80      	pop	{r7, pc}
 8003244:	20000362 	.word	0x20000362
 8003248:	2000036e 	.word	0x2000036e
 800324c:	20000178 	.word	0x20000178
 8003250:	20000350 	.word	0x20000350

08003254 <glow>:

void glow() {
 8003254:	b580      	push	{r7, lr}
 8003256:	af00      	add	r7, sp, #0
  if (loading) {
 8003258:	4b68      	ldr	r3, [pc, #416]	; (80033fc <glow+0x1a8>)
 800325a:	781b      	ldrb	r3, [r3, #0]
 800325c:	2b00      	cmp	r3, #0
 800325e:	d00a      	beq.n	8003276 <glow+0x22>
    clearCube();
 8003260:	f001 fa4a 	bl	80046f8 <clearCube>
    glowCount = 0;
 8003264:	4b66      	ldr	r3, [pc, #408]	; (8003400 <glow+0x1ac>)
 8003266:	2200      	movs	r2, #0
 8003268:	801a      	strh	r2, [r3, #0]
    glowing = 1;
 800326a:	4b66      	ldr	r3, [pc, #408]	; (8003404 <glow+0x1b0>)
 800326c:	2201      	movs	r2, #1
 800326e:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8003270:	4b62      	ldr	r3, [pc, #392]	; (80033fc <glow+0x1a8>)
 8003272:	2200      	movs	r2, #0
 8003274:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8003276:	4b64      	ldr	r3, [pc, #400]	; (8003408 <glow+0x1b4>)
 8003278:	881b      	ldrh	r3, [r3, #0]
 800327a:	3301      	adds	r3, #1
 800327c:	b29a      	uxth	r2, r3
 800327e:	4b62      	ldr	r3, [pc, #392]	; (8003408 <glow+0x1b4>)
 8003280:	801a      	strh	r2, [r3, #0]
  if (timer > GLOW_TIME) {
 8003282:	4b61      	ldr	r3, [pc, #388]	; (8003408 <glow+0x1b4>)
 8003284:	881b      	ldrh	r3, [r3, #0]
 8003286:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 800328a:	4293      	cmp	r3, r2
 800328c:	f240 80b4 	bls.w	80033f8 <glow+0x1a4>
    timer = 0;
 8003290:	4b5d      	ldr	r3, [pc, #372]	; (8003408 <glow+0x1b4>)
 8003292:	2200      	movs	r2, #0
 8003294:	801a      	strh	r2, [r3, #0]
    if (glowing) {
 8003296:	4b5b      	ldr	r3, [pc, #364]	; (8003404 <glow+0x1b0>)
 8003298:	781b      	ldrb	r3, [r3, #0]
 800329a:	2b00      	cmp	r3, #0
 800329c:	d05c      	beq.n	8003358 <glow+0x104>
      if (glowCount < 448) {
 800329e:	4b58      	ldr	r3, [pc, #352]	; (8003400 <glow+0x1ac>)
 80032a0:	881b      	ldrh	r3, [r3, #0]
 80032a2:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 80032a6:	d242      	bcs.n	800332e <glow+0xda>
        do {
        	selX = rand() % 8;
 80032a8:	f004 ff1c 	bl	80080e4 <rand>
 80032ac:	4603      	mov	r3, r0
 80032ae:	425a      	negs	r2, r3
 80032b0:	f003 0307 	and.w	r3, r3, #7
 80032b4:	f002 0207 	and.w	r2, r2, #7
 80032b8:	bf58      	it	pl
 80032ba:	4253      	negpl	r3, r2
 80032bc:	b2da      	uxtb	r2, r3
 80032be:	4b53      	ldr	r3, [pc, #332]	; (800340c <glow+0x1b8>)
 80032c0:	701a      	strb	r2, [r3, #0]
        	selY = rand() % 8;
 80032c2:	f004 ff0f 	bl	80080e4 <rand>
 80032c6:	4603      	mov	r3, r0
 80032c8:	425a      	negs	r2, r3
 80032ca:	f003 0307 	and.w	r3, r3, #7
 80032ce:	f002 0207 	and.w	r2, r2, #7
 80032d2:	bf58      	it	pl
 80032d4:	4253      	negpl	r3, r2
 80032d6:	b2da      	uxtb	r2, r3
 80032d8:	4b4d      	ldr	r3, [pc, #308]	; (8003410 <glow+0x1bc>)
 80032da:	701a      	strb	r2, [r3, #0]
        	selZ = rand() % 8;
 80032dc:	f004 ff02 	bl	80080e4 <rand>
 80032e0:	4603      	mov	r3, r0
 80032e2:	425a      	negs	r2, r3
 80032e4:	f003 0307 	and.w	r3, r3, #7
 80032e8:	f002 0207 	and.w	r2, r2, #7
 80032ec:	bf58      	it	pl
 80032ee:	4253      	negpl	r3, r2
 80032f0:	b2da      	uxtb	r2, r3
 80032f2:	4b48      	ldr	r3, [pc, #288]	; (8003414 <glow+0x1c0>)
 80032f4:	701a      	strb	r2, [r3, #0]
        } while (getVoxel(selX, selY, selZ));
 80032f6:	4b45      	ldr	r3, [pc, #276]	; (800340c <glow+0x1b8>)
 80032f8:	781b      	ldrb	r3, [r3, #0]
 80032fa:	4a45      	ldr	r2, [pc, #276]	; (8003410 <glow+0x1bc>)
 80032fc:	7811      	ldrb	r1, [r2, #0]
 80032fe:	4a45      	ldr	r2, [pc, #276]	; (8003414 <glow+0x1c0>)
 8003300:	7812      	ldrb	r2, [r2, #0]
 8003302:	4618      	mov	r0, r3
 8003304:	f000 ff74 	bl	80041f0 <getVoxel>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	d1cc      	bne.n	80032a8 <glow+0x54>
        setVoxel(selX, selY, selZ);
 800330e:	4b3f      	ldr	r3, [pc, #252]	; (800340c <glow+0x1b8>)
 8003310:	781b      	ldrb	r3, [r3, #0]
 8003312:	4a3f      	ldr	r2, [pc, #252]	; (8003410 <glow+0x1bc>)
 8003314:	7811      	ldrb	r1, [r2, #0]
 8003316:	4a3f      	ldr	r2, [pc, #252]	; (8003414 <glow+0x1c0>)
 8003318:	7812      	ldrb	r2, [r2, #0]
 800331a:	4618      	mov	r0, r3
 800331c:	f000 ff08 	bl	8004130 <setVoxel>
        glowCount++;
 8003320:	4b37      	ldr	r3, [pc, #220]	; (8003400 <glow+0x1ac>)
 8003322:	881b      	ldrh	r3, [r3, #0]
 8003324:	3301      	adds	r3, #1
 8003326:	b29a      	uxth	r2, r3
 8003328:	4b35      	ldr	r3, [pc, #212]	; (8003400 <glow+0x1ac>)
 800332a:	801a      	strh	r2, [r3, #0]
        glowing = 1;
        glowCount = 0;
      }
    }
  }
} //end glow()
 800332c:	e064      	b.n	80033f8 <glow+0x1a4>
      } else if (glowCount < 512) {
 800332e:	4b34      	ldr	r3, [pc, #208]	; (8003400 <glow+0x1ac>)
 8003330:	881b      	ldrh	r3, [r3, #0]
 8003332:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003336:	d208      	bcs.n	800334a <glow+0xf6>
        lightCube();
 8003338:	f001 f9b8 	bl	80046ac <lightCube>
        glowCount++;
 800333c:	4b30      	ldr	r3, [pc, #192]	; (8003400 <glow+0x1ac>)
 800333e:	881b      	ldrh	r3, [r3, #0]
 8003340:	3301      	adds	r3, #1
 8003342:	b29a      	uxth	r2, r3
 8003344:	4b2e      	ldr	r3, [pc, #184]	; (8003400 <glow+0x1ac>)
 8003346:	801a      	strh	r2, [r3, #0]
} //end glow()
 8003348:	e056      	b.n	80033f8 <glow+0x1a4>
        glowing = 0;
 800334a:	4b2e      	ldr	r3, [pc, #184]	; (8003404 <glow+0x1b0>)
 800334c:	2200      	movs	r2, #0
 800334e:	701a      	strb	r2, [r3, #0]
        glowCount = 0;
 8003350:	4b2b      	ldr	r3, [pc, #172]	; (8003400 <glow+0x1ac>)
 8003352:	2200      	movs	r2, #0
 8003354:	801a      	strh	r2, [r3, #0]
} //end glow()
 8003356:	e04f      	b.n	80033f8 <glow+0x1a4>
      if (glowCount < 448) {
 8003358:	4b29      	ldr	r3, [pc, #164]	; (8003400 <glow+0x1ac>)
 800335a:	881b      	ldrh	r3, [r3, #0]
 800335c:	f5b3 7fe0 	cmp.w	r3, #448	; 0x1c0
 8003360:	d242      	bcs.n	80033e8 <glow+0x194>
          selX = rand() % 8;
 8003362:	f004 febf 	bl	80080e4 <rand>
 8003366:	4603      	mov	r3, r0
 8003368:	425a      	negs	r2, r3
 800336a:	f003 0307 	and.w	r3, r3, #7
 800336e:	f002 0207 	and.w	r2, r2, #7
 8003372:	bf58      	it	pl
 8003374:	4253      	negpl	r3, r2
 8003376:	b2da      	uxtb	r2, r3
 8003378:	4b24      	ldr	r3, [pc, #144]	; (800340c <glow+0x1b8>)
 800337a:	701a      	strb	r2, [r3, #0]
          selY = rand() % 8;
 800337c:	f004 feb2 	bl	80080e4 <rand>
 8003380:	4603      	mov	r3, r0
 8003382:	425a      	negs	r2, r3
 8003384:	f003 0307 	and.w	r3, r3, #7
 8003388:	f002 0207 	and.w	r2, r2, #7
 800338c:	bf58      	it	pl
 800338e:	4253      	negpl	r3, r2
 8003390:	b2da      	uxtb	r2, r3
 8003392:	4b1f      	ldr	r3, [pc, #124]	; (8003410 <glow+0x1bc>)
 8003394:	701a      	strb	r2, [r3, #0]
          selZ = rand() % 8;
 8003396:	f004 fea5 	bl	80080e4 <rand>
 800339a:	4603      	mov	r3, r0
 800339c:	425a      	negs	r2, r3
 800339e:	f003 0307 	and.w	r3, r3, #7
 80033a2:	f002 0207 	and.w	r2, r2, #7
 80033a6:	bf58      	it	pl
 80033a8:	4253      	negpl	r3, r2
 80033aa:	b2da      	uxtb	r2, r3
 80033ac:	4b19      	ldr	r3, [pc, #100]	; (8003414 <glow+0x1c0>)
 80033ae:	701a      	strb	r2, [r3, #0]
        } while (!getVoxel(selX, selY, selZ));
 80033b0:	4b16      	ldr	r3, [pc, #88]	; (800340c <glow+0x1b8>)
 80033b2:	781b      	ldrb	r3, [r3, #0]
 80033b4:	4a16      	ldr	r2, [pc, #88]	; (8003410 <glow+0x1bc>)
 80033b6:	7811      	ldrb	r1, [r2, #0]
 80033b8:	4a16      	ldr	r2, [pc, #88]	; (8003414 <glow+0x1c0>)
 80033ba:	7812      	ldrb	r2, [r2, #0]
 80033bc:	4618      	mov	r0, r3
 80033be:	f000 ff17 	bl	80041f0 <getVoxel>
 80033c2:	4603      	mov	r3, r0
 80033c4:	2b00      	cmp	r3, #0
 80033c6:	d0cc      	beq.n	8003362 <glow+0x10e>
        clearVoxel(selX, selY, selZ);
 80033c8:	4b10      	ldr	r3, [pc, #64]	; (800340c <glow+0x1b8>)
 80033ca:	781b      	ldrb	r3, [r3, #0]
 80033cc:	4a10      	ldr	r2, [pc, #64]	; (8003410 <glow+0x1bc>)
 80033ce:	7811      	ldrb	r1, [r2, #0]
 80033d0:	4a10      	ldr	r2, [pc, #64]	; (8003414 <glow+0x1c0>)
 80033d2:	7812      	ldrb	r2, [r2, #0]
 80033d4:	4618      	mov	r0, r3
 80033d6:	f000 fedb 	bl	8004190 <clearVoxel>
        glowCount++;
 80033da:	4b09      	ldr	r3, [pc, #36]	; (8003400 <glow+0x1ac>)
 80033dc:	881b      	ldrh	r3, [r3, #0]
 80033de:	3301      	adds	r3, #1
 80033e0:	b29a      	uxth	r2, r3
 80033e2:	4b07      	ldr	r3, [pc, #28]	; (8003400 <glow+0x1ac>)
 80033e4:	801a      	strh	r2, [r3, #0]
} //end glow()
 80033e6:	e007      	b.n	80033f8 <glow+0x1a4>
        clearCube();
 80033e8:	f001 f986 	bl	80046f8 <clearCube>
        glowing = 1;
 80033ec:	4b05      	ldr	r3, [pc, #20]	; (8003404 <glow+0x1b0>)
 80033ee:	2201      	movs	r2, #1
 80033f0:	701a      	strb	r2, [r3, #0]
        glowCount = 0;
 80033f2:	4b03      	ldr	r3, [pc, #12]	; (8003400 <glow+0x1ac>)
 80033f4:	2200      	movs	r2, #0
 80033f6:	801a      	strh	r2, [r3, #0]
} //end glow()
 80033f8:	bf00      	nop
 80033fa:	bd80      	pop	{r7, pc}
 80033fc:	20000362 	.word	0x20000362
 8003400:	20000374 	.word	0x20000374
 8003404:	20000372 	.word	0x20000372
 8003408:	20000350 	.word	0x20000350
 800340c:	20000369 	.word	0x20000369
 8003410:	2000036a 	.word	0x2000036a
 8003414:	2000036b 	.word	0x2000036b

08003418 <text>:

void text(char string[], uint8_t len) {
 8003418:	b580      	push	{r7, lr}
 800341a:	b084      	sub	sp, #16
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	460b      	mov	r3, r1
 8003422:	70fb      	strb	r3, [r7, #3]
	if (loading) {
 8003424:	4b7e      	ldr	r3, [pc, #504]	; (8003620 <text+0x208>)
 8003426:	781b      	ldrb	r3, [r3, #0]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d00a      	beq.n	8003442 <text+0x2a>
		clearCube();
 800342c:	f001 f964 	bl	80046f8 <clearCube>
		charPosition = -1;
 8003430:	4b7c      	ldr	r3, [pc, #496]	; (8003624 <text+0x20c>)
 8003432:	22ff      	movs	r2, #255	; 0xff
 8003434:	701a      	strb	r2, [r3, #0]
		charCounter = 0;
 8003436:	4b7c      	ldr	r3, [pc, #496]	; (8003628 <text+0x210>)
 8003438:	2200      	movs	r2, #0
 800343a:	701a      	strb	r2, [r3, #0]
		loading = 0;
 800343c:	4b78      	ldr	r3, [pc, #480]	; (8003620 <text+0x208>)
 800343e:	2200      	movs	r2, #0
 8003440:	701a      	strb	r2, [r3, #0]
	}
	timer++;
 8003442:	4b7a      	ldr	r3, [pc, #488]	; (800362c <text+0x214>)
 8003444:	881b      	ldrh	r3, [r3, #0]
 8003446:	3301      	adds	r3, #1
 8003448:	b29a      	uxth	r2, r3
 800344a:	4b78      	ldr	r3, [pc, #480]	; (800362c <text+0x214>)
 800344c:	801a      	strh	r2, [r3, #0]
	if (timer > TEXT_TIME) {
 800344e:	4b77      	ldr	r3, [pc, #476]	; (800362c <text+0x214>)
 8003450:	881b      	ldrh	r3, [r3, #0]
 8003452:	f648 72fc 	movw	r2, #36860	; 0x8ffc
 8003456:	4293      	cmp	r3, r2
 8003458:	f240 80da 	bls.w	8003610 <text+0x1f8>
		timer = 0;
 800345c:	4b73      	ldr	r3, [pc, #460]	; (800362c <text+0x214>)
 800345e:	2200      	movs	r2, #0
 8003460:	801a      	strh	r2, [r3, #0]

		shift(NEG_Z);
 8003462:	2003      	movs	r0, #3
 8003464:	f000 ff2c 	bl	80042c0 <shift>
		charPosition++;
 8003468:	4b6e      	ldr	r3, [pc, #440]	; (8003624 <text+0x20c>)
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	3301      	adds	r3, #1
 800346e:	b2da      	uxtb	r2, r3
 8003470:	4b6c      	ldr	r3, [pc, #432]	; (8003624 <text+0x20c>)
 8003472:	701a      	strb	r2, [r3, #0]

		if (charPosition == 7) {
 8003474:	4b6b      	ldr	r3, [pc, #428]	; (8003624 <text+0x20c>)
 8003476:	781b      	ldrb	r3, [r3, #0]
 8003478:	2b07      	cmp	r3, #7
 800347a:	d110      	bne.n	800349e <text+0x86>
			charCounter++;
 800347c:	4b6a      	ldr	r3, [pc, #424]	; (8003628 <text+0x210>)
 800347e:	781b      	ldrb	r3, [r3, #0]
 8003480:	3301      	adds	r3, #1
 8003482:	b2da      	uxtb	r2, r3
 8003484:	4b68      	ldr	r3, [pc, #416]	; (8003628 <text+0x210>)
 8003486:	701a      	strb	r2, [r3, #0]
			if (charCounter > len - 1) {
 8003488:	4b67      	ldr	r3, [pc, #412]	; (8003628 <text+0x210>)
 800348a:	781b      	ldrb	r3, [r3, #0]
 800348c:	78fa      	ldrb	r2, [r7, #3]
 800348e:	429a      	cmp	r2, r3
 8003490:	d802      	bhi.n	8003498 <text+0x80>
				charCounter = 0;
 8003492:	4b65      	ldr	r3, [pc, #404]	; (8003628 <text+0x210>)
 8003494:	2200      	movs	r2, #0
 8003496:	701a      	strb	r2, [r3, #0]
			}
			charPosition = 0;
 8003498:	4b62      	ldr	r3, [pc, #392]	; (8003624 <text+0x20c>)
 800349a:	2200      	movs	r2, #0
 800349c:	701a      	strb	r2, [r3, #0]
		}

		if (charPosition == 0) {
 800349e:	4b61      	ldr	r3, [pc, #388]	; (8003624 <text+0x20c>)
 80034a0:	781b      	ldrb	r3, [r3, #0]
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	f040 80b4 	bne.w	8003610 <text+0x1f8>

			//charSelection = string[charCounter] - '0';
			switch(string[charCounter]){
 80034a8:	4b5f      	ldr	r3, [pc, #380]	; (8003628 <text+0x210>)
 80034aa:	781b      	ldrb	r3, [r3, #0]
 80034ac:	461a      	mov	r2, r3
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	4413      	add	r3, r2
 80034b2:	781b      	ldrb	r3, [r3, #0]
 80034b4:	3b30      	subs	r3, #48	; 0x30
 80034b6:	2b1f      	cmp	r3, #31
 80034b8:	f200 80ac 	bhi.w	8003614 <text+0x1fc>
 80034bc:	a201      	add	r2, pc, #4	; (adr r2, 80034c4 <text+0xac>)
 80034be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80034c2:	bf00      	nop
 80034c4:	080035b7 	.word	0x080035b7
 80034c8:	080035d9 	.word	0x080035d9
 80034cc:	080035d9 	.word	0x080035d9
 80034d0:	080035d9 	.word	0x080035d9
 80034d4:	080035d9 	.word	0x080035d9
 80034d8:	080035d9 	.word	0x080035d9
 80034dc:	080035d9 	.word	0x080035d9
 80034e0:	080035d9 	.word	0x080035d9
 80034e4:	080035d9 	.word	0x080035d9
 80034e8:	080035d9 	.word	0x080035d9
 80034ec:	08003615 	.word	0x08003615
 80034f0:	08003615 	.word	0x08003615
 80034f4:	08003615 	.word	0x08003615
 80034f8:	08003615 	.word	0x08003615
 80034fc:	08003615 	.word	0x08003615
 8003500:	08003615 	.word	0x08003615
 8003504:	08003615 	.word	0x08003615
 8003508:	08003615 	.word	0x08003615
 800350c:	08003615 	.word	0x08003615
 8003510:	08003615 	.word	0x08003615
 8003514:	08003545 	.word	0x08003545
 8003518:	0800356b 	.word	0x0800356b
 800351c:	08003615 	.word	0x08003615
 8003520:	08003615 	.word	0x08003615
 8003524:	08003615 	.word	0x08003615
 8003528:	08003615 	.word	0x08003615
 800352c:	08003615 	.word	0x08003615
 8003530:	08003615 	.word	0x08003615
 8003534:	08003615 	.word	0x08003615
 8003538:	08003591 	.word	0x08003591
 800353c:	08003615 	.word	0x08003615
 8003540:	080035b7 	.word	0x080035b7
				case 'D':
					for (uint8_t i = 0; i < 8; i++) {
 8003544:	2300      	movs	r3, #0
 8003546:	73fb      	strb	r3, [r7, #15]
 8003548:	e00b      	b.n	8003562 <text+0x14a>
						cube[i][0] = characters[10][i];
 800354a:	7bfa      	ldrb	r2, [r7, #15]
 800354c:	7bfb      	ldrb	r3, [r7, #15]
 800354e:	4938      	ldr	r1, [pc, #224]	; (8003630 <text+0x218>)
 8003550:	440a      	add	r2, r1
 8003552:	f892 1050 	ldrb.w	r1, [r2, #80]	; 0x50
 8003556:	4a37      	ldr	r2, [pc, #220]	; (8003634 <text+0x21c>)
 8003558:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					for (uint8_t i = 0; i < 8; i++) {
 800355c:	7bfb      	ldrb	r3, [r7, #15]
 800355e:	3301      	adds	r3, #1
 8003560:	73fb      	strb	r3, [r7, #15]
 8003562:	7bfb      	ldrb	r3, [r7, #15]
 8003564:	2b07      	cmp	r3, #7
 8003566:	d9f0      	bls.n	800354a <text+0x132>
					} //end for
				break;
 8003568:	e055      	b.n	8003616 <text+0x1fe>
				case 'E':
					for (uint8_t i = 0; i < 8; i++) {
 800356a:	2300      	movs	r3, #0
 800356c:	73bb      	strb	r3, [r7, #14]
 800356e:	e00b      	b.n	8003588 <text+0x170>
						cube[i][0] = characters[11][i];
 8003570:	7bba      	ldrb	r2, [r7, #14]
 8003572:	7bbb      	ldrb	r3, [r7, #14]
 8003574:	492e      	ldr	r1, [pc, #184]	; (8003630 <text+0x218>)
 8003576:	440a      	add	r2, r1
 8003578:	f892 1058 	ldrb.w	r1, [r2, #88]	; 0x58
 800357c:	4a2d      	ldr	r2, [pc, #180]	; (8003634 <text+0x21c>)
 800357e:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					for (uint8_t i = 0; i < 8; i++) {
 8003582:	7bbb      	ldrb	r3, [r7, #14]
 8003584:	3301      	adds	r3, #1
 8003586:	73bb      	strb	r3, [r7, #14]
 8003588:	7bbb      	ldrb	r3, [r7, #14]
 800358a:	2b07      	cmp	r3, #7
 800358c:	d9f0      	bls.n	8003570 <text+0x158>
					} //end for
				break;
 800358e:	e042      	b.n	8003616 <text+0x1fe>
				case 'M':
					for (uint8_t i = 0; i < 8; i++) {
 8003590:	2300      	movs	r3, #0
 8003592:	737b      	strb	r3, [r7, #13]
 8003594:	e00b      	b.n	80035ae <text+0x196>
						cube[i][0] = characters[12][i];
 8003596:	7b7a      	ldrb	r2, [r7, #13]
 8003598:	7b7b      	ldrb	r3, [r7, #13]
 800359a:	4925      	ldr	r1, [pc, #148]	; (8003630 <text+0x218>)
 800359c:	440a      	add	r2, r1
 800359e:	f892 1060 	ldrb.w	r1, [r2, #96]	; 0x60
 80035a2:	4a24      	ldr	r2, [pc, #144]	; (8003634 <text+0x21c>)
 80035a4:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					for (uint8_t i = 0; i < 8; i++) {
 80035a8:	7b7b      	ldrb	r3, [r7, #13]
 80035aa:	3301      	adds	r3, #1
 80035ac:	737b      	strb	r3, [r7, #13]
 80035ae:	7b7b      	ldrb	r3, [r7, #13]
 80035b0:	2b07      	cmp	r3, #7
 80035b2:	d9f0      	bls.n	8003596 <text+0x17e>
					} //end for
				break;
 80035b4:	e02f      	b.n	8003616 <text+0x1fe>
				case 'O':
				case '0':
					for (uint8_t i = 0; i < 8; i++) {
 80035b6:	2300      	movs	r3, #0
 80035b8:	733b      	strb	r3, [r7, #12]
 80035ba:	e009      	b.n	80035d0 <text+0x1b8>
						cube[i][0] = characters[0][i];
 80035bc:	7b3a      	ldrb	r2, [r7, #12]
 80035be:	7b3b      	ldrb	r3, [r7, #12]
 80035c0:	491b      	ldr	r1, [pc, #108]	; (8003630 <text+0x218>)
 80035c2:	5c89      	ldrb	r1, [r1, r2]
 80035c4:	4a1b      	ldr	r2, [pc, #108]	; (8003634 <text+0x21c>)
 80035c6:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					for (uint8_t i = 0; i < 8; i++) {
 80035ca:	7b3b      	ldrb	r3, [r7, #12]
 80035cc:	3301      	adds	r3, #1
 80035ce:	733b      	strb	r3, [r7, #12]
 80035d0:	7b3b      	ldrb	r3, [r7, #12]
 80035d2:	2b07      	cmp	r3, #7
 80035d4:	d9f2      	bls.n	80035bc <text+0x1a4>
					} //end for
				break;
 80035d6:	e01e      	b.n	8003616 <text+0x1fe>
				case '5':
				case '6':
				case '7':
				case '8':
				case '9':
					for (uint8_t i = 0; i < 8; i++) {
 80035d8:	2300      	movs	r3, #0
 80035da:	72fb      	strb	r3, [r7, #11]
 80035dc:	e014      	b.n	8003608 <text+0x1f0>
						cube[i][0] = characters[string[charCounter] - '0'][i];
 80035de:	4b12      	ldr	r3, [pc, #72]	; (8003628 <text+0x210>)
 80035e0:	781b      	ldrb	r3, [r3, #0]
 80035e2:	461a      	mov	r2, r3
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	4413      	add	r3, r2
 80035e8:	781b      	ldrb	r3, [r3, #0]
 80035ea:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80035ee:	7afa      	ldrb	r2, [r7, #11]
 80035f0:	7afb      	ldrb	r3, [r7, #11]
 80035f2:	480f      	ldr	r0, [pc, #60]	; (8003630 <text+0x218>)
 80035f4:	00c9      	lsls	r1, r1, #3
 80035f6:	4401      	add	r1, r0
 80035f8:	440a      	add	r2, r1
 80035fa:	7811      	ldrb	r1, [r2, #0]
 80035fc:	4a0d      	ldr	r2, [pc, #52]	; (8003634 <text+0x21c>)
 80035fe:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					for (uint8_t i = 0; i < 8; i++) {
 8003602:	7afb      	ldrb	r3, [r7, #11]
 8003604:	3301      	adds	r3, #1
 8003606:	72fb      	strb	r3, [r7, #11]
 8003608:	7afb      	ldrb	r3, [r7, #11]
 800360a:	2b07      	cmp	r3, #7
 800360c:	d9e7      	bls.n	80035de <text+0x1c6>
					} //end for
				default:
				break;
 800360e:	e001      	b.n	8003614 <text+0x1fc>
			} //end switch
		} //end if charPosition
 8003610:	bf00      	nop
 8003612:	e000      	b.n	8003616 <text+0x1fe>
				break;
 8003614:	bf00      	nop
	}
} //end text()
 8003616:	bf00      	nop
 8003618:	3710      	adds	r7, #16
 800361a:	46bd      	mov	sp, r7
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	20000362 	.word	0x20000362
 8003624:	20000377 	.word	0x20000377
 8003628:	20000376 	.word	0x20000376
 800362c:	20000350 	.word	0x20000350
 8003630:	2000010c 	.word	0x2000010c
 8003634:	20000304 	.word	0x20000304

08003638 <fireWork>:

void fireWork (void){
 8003638:	b580      	push	{r7, lr}
 800363a:	b082      	sub	sp, #8
 800363c:	af00      	add	r7, sp, #0

	if (loading != 0) {
 800363e:	4b80      	ldr	r3, [pc, #512]	; (8003840 <fireWork+0x208>)
 8003640:	781b      	ldrb	r3, [r3, #0]
 8003642:	2b00      	cmp	r3, #0
 8003644:	d004      	beq.n	8003650 <fireWork+0x18>
	    clearCube();
 8003646:	f001 f857 	bl	80046f8 <clearCube>
	    loading = 0;
 800364a:	4b7d      	ldr	r3, [pc, #500]	; (8003840 <fireWork+0x208>)
 800364c:	2200      	movs	r2, #0
 800364e:	701a      	strb	r2, [r3, #0]
	}

	timer++;
 8003650:	4b7c      	ldr	r3, [pc, #496]	; (8003844 <fireWork+0x20c>)
 8003652:	881b      	ldrh	r3, [r3, #0]
 8003654:	3301      	adds	r3, #1
 8003656:	b29a      	uxth	r2, r3
 8003658:	4b7a      	ldr	r3, [pc, #488]	; (8003844 <fireWork+0x20c>)
 800365a:	801a      	strh	r2, [r3, #0]
	if (timer > FIREWORK_TIME){
 800365c:	4b79      	ldr	r3, [pc, #484]	; (8003844 <fireWork+0x20c>)
 800365e:	881b      	ldrh	r3, [r3, #0]
 8003660:	f645 72fc 	movw	r2, #24572	; 0x5ffc
 8003664:	4293      	cmp	r3, r2
 8003666:	f240 836a 	bls.w	8003d3e <fireWork+0x706>

		timer = 0;
 800366a:	4b76      	ldr	r3, [pc, #472]	; (8003844 <fireWork+0x20c>)
 800366c:	2200      	movs	r2, #0
 800366e:	801a      	strh	r2, [r3, #0]
		clearCube();
 8003670:	f001 f842 	bl	80046f8 <clearCube>

		switch (statusFireWork){
 8003674:	4b74      	ldr	r3, [pc, #464]	; (8003848 <fireWork+0x210>)
 8003676:	781b      	ldrb	r3, [r3, #0]
 8003678:	2b03      	cmp	r3, #3
 800367a:	f200 8362 	bhi.w	8003d42 <fireWork+0x70a>
 800367e:	a201      	add	r2, pc, #4	; (adr r2, 8003684 <fireWork+0x4c>)
 8003680:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003684:	08003695 	.word	0x08003695
 8003688:	080036f1 	.word	0x080036f1
 800368c:	0800382f 	.word	0x0800382f
 8003690:	08003b45 	.word	0x08003b45
			case NEW_FW:
				rocketX = 2 + (rand() % 4); //between 2 and 5.
 8003694:	f004 fd26 	bl	80080e4 <rand>
 8003698:	4603      	mov	r3, r0
 800369a:	425a      	negs	r2, r3
 800369c:	f003 0303 	and.w	r3, r3, #3
 80036a0:	f002 0203 	and.w	r2, r2, #3
 80036a4:	bf58      	it	pl
 80036a6:	4253      	negpl	r3, r2
 80036a8:	b2db      	uxtb	r3, r3
 80036aa:	3302      	adds	r3, #2
 80036ac:	b2da      	uxtb	r2, r3
 80036ae:	4b67      	ldr	r3, [pc, #412]	; (800384c <fireWork+0x214>)
 80036b0:	701a      	strb	r2, [r3, #0]
				rocketY = 2 + (rand() % 4); //between 2 and 5.
 80036b2:	f004 fd17 	bl	80080e4 <rand>
 80036b6:	4603      	mov	r3, r0
 80036b8:	425a      	negs	r2, r3
 80036ba:	f003 0303 	and.w	r3, r3, #3
 80036be:	f002 0203 	and.w	r2, r2, #3
 80036c2:	bf58      	it	pl
 80036c4:	4253      	negpl	r3, r2
 80036c6:	b2db      	uxtb	r3, r3
 80036c8:	3302      	adds	r3, #2
 80036ca:	b2da      	uxtb	r2, r3
 80036cc:	4b60      	ldr	r3, [pc, #384]	; (8003850 <fireWork+0x218>)
 80036ce:	701a      	strb	r2, [r3, #0]
				rocketZ = 0;
 80036d0:	4b60      	ldr	r3, [pc, #384]	; (8003854 <fireWork+0x21c>)
 80036d2:	2200      	movs	r2, #0
 80036d4:	701a      	strb	r2, [r3, #0]
				setVoxel(rocketX, rocketZ, rocketY);
 80036d6:	4b5d      	ldr	r3, [pc, #372]	; (800384c <fireWork+0x214>)
 80036d8:	781b      	ldrb	r3, [r3, #0]
 80036da:	4a5e      	ldr	r2, [pc, #376]	; (8003854 <fireWork+0x21c>)
 80036dc:	7811      	ldrb	r1, [r2, #0]
 80036de:	4a5c      	ldr	r2, [pc, #368]	; (8003850 <fireWork+0x218>)
 80036e0:	7812      	ldrb	r2, [r2, #0]
 80036e2:	4618      	mov	r0, r3
 80036e4:	f000 fd24 	bl	8004130 <setVoxel>
				statusFireWork = RISING_ROCKET;
 80036e8:	4b57      	ldr	r3, [pc, #348]	; (8003848 <fireWork+0x210>)
 80036ea:	2201      	movs	r2, #1
 80036ec:	701a      	strb	r2, [r3, #0]
			break;
 80036ee:	e32d      	b.n	8003d4c <fireWork+0x714>
			case RISING_ROCKET:
				rocketZ++;
 80036f0:	4b58      	ldr	r3, [pc, #352]	; (8003854 <fireWork+0x21c>)
 80036f2:	781b      	ldrb	r3, [r3, #0]
 80036f4:	3301      	adds	r3, #1
 80036f6:	b2da      	uxtb	r2, r3
 80036f8:	4b56      	ldr	r3, [pc, #344]	; (8003854 <fireWork+0x21c>)
 80036fa:	701a      	strb	r2, [r3, #0]
				if (rocketZ > 4){
 80036fc:	4b55      	ldr	r3, [pc, #340]	; (8003854 <fireWork+0x21c>)
 80036fe:	781b      	ldrb	r3, [r3, #0]
 8003700:	2b04      	cmp	r3, #4
 8003702:	f240 808a 	bls.w	800381a <fireWork+0x1e2>
					statusFireWork = EXPLODING;
 8003706:	4b50      	ldr	r3, [pc, #320]	; (8003848 <fireWork+0x210>)
 8003708:	2202      	movs	r2, #2
 800370a:	701a      	strb	r2, [r3, #0]
//					statusFireWork = NEW_FW;
					deadParticles = 0;
 800370c:	4b52      	ldr	r3, [pc, #328]	; (8003858 <fireWork+0x220>)
 800370e:	2200      	movs	r2, #0
 8003710:	701a      	strb	r2, [r3, #0]
					explocionCicle = 0;
 8003712:	4b52      	ldr	r3, [pc, #328]	; (800385c <fireWork+0x224>)
 8003714:	2200      	movs	r2, #0
 8003716:	701a      	strb	r2, [r3, #0]
					numParticles = (30 + (rand() % 10) ); //num of particles between 30 and 40.
 8003718:	f004 fce4 	bl	80080e4 <rand>
 800371c:	4602      	mov	r2, r0
 800371e:	4b50      	ldr	r3, [pc, #320]	; (8003860 <fireWork+0x228>)
 8003720:	fb83 1302 	smull	r1, r3, r3, r2
 8003724:	1099      	asrs	r1, r3, #2
 8003726:	17d3      	asrs	r3, r2, #31
 8003728:	1ac9      	subs	r1, r1, r3
 800372a:	460b      	mov	r3, r1
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	440b      	add	r3, r1
 8003730:	005b      	lsls	r3, r3, #1
 8003732:	1ad1      	subs	r1, r2, r3
 8003734:	b2cb      	uxtb	r3, r1
 8003736:	331e      	adds	r3, #30
 8003738:	b2da      	uxtb	r2, r3
 800373a:	4b4a      	ldr	r3, [pc, #296]	; (8003864 <fireWork+0x22c>)
 800373c:	701a      	strb	r2, [r3, #0]
					for(uint8_t i = 0 ; i < numParticles; i++){
 800373e:	2300      	movs	r3, #0
 8003740:	71fb      	strb	r3, [r7, #7]
 8003742:	e065      	b.n	8003810 <fireWork+0x1d8>
						particle[i].partX = rocketX;
 8003744:	4b41      	ldr	r3, [pc, #260]	; (800384c <fireWork+0x214>)
 8003746:	781a      	ldrb	r2, [r3, #0]
 8003748:	79fb      	ldrb	r3, [r7, #7]
 800374a:	b251      	sxtb	r1, r2
 800374c:	4a46      	ldr	r2, [pc, #280]	; (8003868 <fireWork+0x230>)
 800374e:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
						particle[i].partY = rocketY;
 8003752:	4b3f      	ldr	r3, [pc, #252]	; (8003850 <fireWork+0x218>)
 8003754:	781a      	ldrb	r2, [r3, #0]
 8003756:	79fb      	ldrb	r3, [r7, #7]
 8003758:	b251      	sxtb	r1, r2
 800375a:	4a43      	ldr	r2, [pc, #268]	; (8003868 <fireWork+0x230>)
 800375c:	00db      	lsls	r3, r3, #3
 800375e:	4413      	add	r3, r2
 8003760:	460a      	mov	r2, r1
 8003762:	705a      	strb	r2, [r3, #1]
						particle[i].partZ = rocketZ;
 8003764:	4b3b      	ldr	r3, [pc, #236]	; (8003854 <fireWork+0x21c>)
 8003766:	781a      	ldrb	r2, [r3, #0]
 8003768:	79fb      	ldrb	r3, [r7, #7]
 800376a:	b251      	sxtb	r1, r2
 800376c:	4a3e      	ldr	r2, [pc, #248]	; (8003868 <fireWork+0x230>)
 800376e:	00db      	lsls	r3, r3, #3
 8003770:	4413      	add	r3, r2
 8003772:	460a      	mov	r2, r1
 8003774:	709a      	strb	r2, [r3, #2]
						particle[i].velX = -2 + (rand() % 5);
 8003776:	f004 fcb5 	bl	80080e4 <rand>
 800377a:	4602      	mov	r2, r0
 800377c:	4b38      	ldr	r3, [pc, #224]	; (8003860 <fireWork+0x228>)
 800377e:	fb83 1302 	smull	r1, r3, r3, r2
 8003782:	1059      	asrs	r1, r3, #1
 8003784:	17d3      	asrs	r3, r2, #31
 8003786:	1ac9      	subs	r1, r1, r3
 8003788:	460b      	mov	r3, r1
 800378a:	009b      	lsls	r3, r3, #2
 800378c:	440b      	add	r3, r1
 800378e:	1ad1      	subs	r1, r2, r3
 8003790:	b2cb      	uxtb	r3, r1
 8003792:	3b02      	subs	r3, #2
 8003794:	b2da      	uxtb	r2, r3
 8003796:	79fb      	ldrb	r3, [r7, #7]
 8003798:	b251      	sxtb	r1, r2
 800379a:	4a33      	ldr	r2, [pc, #204]	; (8003868 <fireWork+0x230>)
 800379c:	00db      	lsls	r3, r3, #3
 800379e:	4413      	add	r3, r2
 80037a0:	460a      	mov	r2, r1
 80037a2:	70da      	strb	r2, [r3, #3]
						particle[i].velY = -2 + (rand() % 5);
 80037a4:	f004 fc9e 	bl	80080e4 <rand>
 80037a8:	4602      	mov	r2, r0
 80037aa:	4b2d      	ldr	r3, [pc, #180]	; (8003860 <fireWork+0x228>)
 80037ac:	fb83 1302 	smull	r1, r3, r3, r2
 80037b0:	1059      	asrs	r1, r3, #1
 80037b2:	17d3      	asrs	r3, r2, #31
 80037b4:	1ac9      	subs	r1, r1, r3
 80037b6:	460b      	mov	r3, r1
 80037b8:	009b      	lsls	r3, r3, #2
 80037ba:	440b      	add	r3, r1
 80037bc:	1ad1      	subs	r1, r2, r3
 80037be:	b2cb      	uxtb	r3, r1
 80037c0:	3b02      	subs	r3, #2
 80037c2:	b2da      	uxtb	r2, r3
 80037c4:	79fb      	ldrb	r3, [r7, #7]
 80037c6:	b251      	sxtb	r1, r2
 80037c8:	4a27      	ldr	r2, [pc, #156]	; (8003868 <fireWork+0x230>)
 80037ca:	00db      	lsls	r3, r3, #3
 80037cc:	4413      	add	r3, r2
 80037ce:	460a      	mov	r2, r1
 80037d0:	711a      	strb	r2, [r3, #4]
						particle[i].velZ = -1 + (rand() % 3);
 80037d2:	f004 fc87 	bl	80080e4 <rand>
 80037d6:	4602      	mov	r2, r0
 80037d8:	4b24      	ldr	r3, [pc, #144]	; (800386c <fireWork+0x234>)
 80037da:	fb83 3102 	smull	r3, r1, r3, r2
 80037de:	17d3      	asrs	r3, r2, #31
 80037e0:	1ac9      	subs	r1, r1, r3
 80037e2:	460b      	mov	r3, r1
 80037e4:	005b      	lsls	r3, r3, #1
 80037e6:	440b      	add	r3, r1
 80037e8:	1ad1      	subs	r1, r2, r3
 80037ea:	b2cb      	uxtb	r3, r1
 80037ec:	3b01      	subs	r3, #1
 80037ee:	b2da      	uxtb	r2, r3
 80037f0:	79fb      	ldrb	r3, [r7, #7]
 80037f2:	b251      	sxtb	r1, r2
 80037f4:	4a1c      	ldr	r2, [pc, #112]	; (8003868 <fireWork+0x230>)
 80037f6:	00db      	lsls	r3, r3, #3
 80037f8:	4413      	add	r3, r2
 80037fa:	460a      	mov	r2, r1
 80037fc:	715a      	strb	r2, [r3, #5]
						particle[i].resting = 0;
 80037fe:	79fb      	ldrb	r3, [r7, #7]
 8003800:	4a19      	ldr	r2, [pc, #100]	; (8003868 <fireWork+0x230>)
 8003802:	00db      	lsls	r3, r3, #3
 8003804:	4413      	add	r3, r2
 8003806:	2200      	movs	r2, #0
 8003808:	71da      	strb	r2, [r3, #7]
					for(uint8_t i = 0 ; i < numParticles; i++){
 800380a:	79fb      	ldrb	r3, [r7, #7]
 800380c:	3301      	adds	r3, #1
 800380e:	71fb      	strb	r3, [r7, #7]
 8003810:	4b14      	ldr	r3, [pc, #80]	; (8003864 <fireWork+0x22c>)
 8003812:	781b      	ldrb	r3, [r3, #0]
 8003814:	79fa      	ldrb	r2, [r7, #7]
 8003816:	429a      	cmp	r2, r3
 8003818:	d394      	bcc.n	8003744 <fireWork+0x10c>
					}
				}
				setVoxel(rocketX, rocketZ, rocketY);
 800381a:	4b0c      	ldr	r3, [pc, #48]	; (800384c <fireWork+0x214>)
 800381c:	781b      	ldrb	r3, [r3, #0]
 800381e:	4a0d      	ldr	r2, [pc, #52]	; (8003854 <fireWork+0x21c>)
 8003820:	7811      	ldrb	r1, [r2, #0]
 8003822:	4a0b      	ldr	r2, [pc, #44]	; (8003850 <fireWork+0x218>)
 8003824:	7812      	ldrb	r2, [r2, #0]
 8003826:	4618      	mov	r0, r3
 8003828:	f000 fc82 	bl	8004130 <setVoxel>
			break;
 800382c:	e28e      	b.n	8003d4c <fireWork+0x714>
			case EXPLODING:
				explocionCicle++;
 800382e:	4b0b      	ldr	r3, [pc, #44]	; (800385c <fireWork+0x224>)
 8003830:	781b      	ldrb	r3, [r3, #0]
 8003832:	3301      	adds	r3, #1
 8003834:	b2da      	uxtb	r2, r3
 8003836:	4b09      	ldr	r3, [pc, #36]	; (800385c <fireWork+0x224>)
 8003838:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 800383a:	2300      	movs	r3, #0
 800383c:	71bb      	strb	r3, [r7, #6]
 800383e:	e172      	b.n	8003b26 <fireWork+0x4ee>
 8003840:	20000362 	.word	0x20000362
 8003844:	20000350 	.word	0x20000350
 8003848:	20000378 	.word	0x20000378
 800384c:	20000379 	.word	0x20000379
 8003850:	2000037a 	.word	0x2000037a
 8003854:	2000037b 	.word	0x2000037b
 8003858:	200004c0 	.word	0x200004c0
 800385c:	20000179 	.word	0x20000179
 8003860:	66666667 	.word	0x66666667
 8003864:	2000037c 	.word	0x2000037c
 8003868:	20000380 	.word	0x20000380
 800386c:	55555556 	.word	0x55555556
					particle[i].partX += particle[i].velX;
 8003870:	79bb      	ldrb	r3, [r7, #6]
 8003872:	4aa2      	ldr	r2, [pc, #648]	; (8003afc <fireWork+0x4c4>)
 8003874:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8003878:	b2da      	uxtb	r2, r3
 800387a:	79bb      	ldrb	r3, [r7, #6]
 800387c:	499f      	ldr	r1, [pc, #636]	; (8003afc <fireWork+0x4c4>)
 800387e:	00db      	lsls	r3, r3, #3
 8003880:	440b      	add	r3, r1
 8003882:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8003886:	b2db      	uxtb	r3, r3
 8003888:	4413      	add	r3, r2
 800388a:	b2da      	uxtb	r2, r3
 800388c:	79bb      	ldrb	r3, [r7, #6]
 800388e:	b251      	sxtb	r1, r2
 8003890:	4a9a      	ldr	r2, [pc, #616]	; (8003afc <fireWork+0x4c4>)
 8003892:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					particle[i].partY += particle[i].velY;
 8003896:	79bb      	ldrb	r3, [r7, #6]
 8003898:	4a98      	ldr	r2, [pc, #608]	; (8003afc <fireWork+0x4c4>)
 800389a:	00db      	lsls	r3, r3, #3
 800389c:	4413      	add	r3, r2
 800389e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80038a2:	b2da      	uxtb	r2, r3
 80038a4:	79bb      	ldrb	r3, [r7, #6]
 80038a6:	4995      	ldr	r1, [pc, #596]	; (8003afc <fireWork+0x4c4>)
 80038a8:	00db      	lsls	r3, r3, #3
 80038aa:	440b      	add	r3, r1
 80038ac:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80038b0:	b2db      	uxtb	r3, r3
 80038b2:	4413      	add	r3, r2
 80038b4:	b2da      	uxtb	r2, r3
 80038b6:	79bb      	ldrb	r3, [r7, #6]
 80038b8:	b251      	sxtb	r1, r2
 80038ba:	4a90      	ldr	r2, [pc, #576]	; (8003afc <fireWork+0x4c4>)
 80038bc:	00db      	lsls	r3, r3, #3
 80038be:	4413      	add	r3, r2
 80038c0:	460a      	mov	r2, r1
 80038c2:	705a      	strb	r2, [r3, #1]
					particle[i].partZ += particle[i].velZ;
 80038c4:	79bb      	ldrb	r3, [r7, #6]
 80038c6:	4a8d      	ldr	r2, [pc, #564]	; (8003afc <fireWork+0x4c4>)
 80038c8:	00db      	lsls	r3, r3, #3
 80038ca:	4413      	add	r3, r2
 80038cc:	f993 3002 	ldrsb.w	r3, [r3, #2]
 80038d0:	b2da      	uxtb	r2, r3
 80038d2:	79bb      	ldrb	r3, [r7, #6]
 80038d4:	4989      	ldr	r1, [pc, #548]	; (8003afc <fireWork+0x4c4>)
 80038d6:	00db      	lsls	r3, r3, #3
 80038d8:	440b      	add	r3, r1
 80038da:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80038de:	b2db      	uxtb	r3, r3
 80038e0:	4413      	add	r3, r2
 80038e2:	b2da      	uxtb	r2, r3
 80038e4:	79bb      	ldrb	r3, [r7, #6]
 80038e6:	b251      	sxtb	r1, r2
 80038e8:	4a84      	ldr	r2, [pc, #528]	; (8003afc <fireWork+0x4c4>)
 80038ea:	00db      	lsls	r3, r3, #3
 80038ec:	4413      	add	r3, r2
 80038ee:	460a      	mov	r2, r1
 80038f0:	709a      	strb	r2, [r3, #2]

					if(particle[i].partX < (rocketX - explocionCicle)) particle[i].partX = (rocketX - explocionCicle);
 80038f2:	79bb      	ldrb	r3, [r7, #6]
 80038f4:	4a81      	ldr	r2, [pc, #516]	; (8003afc <fireWork+0x4c4>)
 80038f6:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 80038fa:	461a      	mov	r2, r3
 80038fc:	4b80      	ldr	r3, [pc, #512]	; (8003b00 <fireWork+0x4c8>)
 80038fe:	781b      	ldrb	r3, [r3, #0]
 8003900:	4619      	mov	r1, r3
 8003902:	4b80      	ldr	r3, [pc, #512]	; (8003b04 <fireWork+0x4cc>)
 8003904:	781b      	ldrb	r3, [r3, #0]
 8003906:	1acb      	subs	r3, r1, r3
 8003908:	429a      	cmp	r2, r3
 800390a:	da0a      	bge.n	8003922 <fireWork+0x2ea>
 800390c:	4b7c      	ldr	r3, [pc, #496]	; (8003b00 <fireWork+0x4c8>)
 800390e:	781a      	ldrb	r2, [r3, #0]
 8003910:	4b7c      	ldr	r3, [pc, #496]	; (8003b04 <fireWork+0x4cc>)
 8003912:	781b      	ldrb	r3, [r3, #0]
 8003914:	1ad3      	subs	r3, r2, r3
 8003916:	b2da      	uxtb	r2, r3
 8003918:	79bb      	ldrb	r3, [r7, #6]
 800391a:	b251      	sxtb	r1, r2
 800391c:	4a77      	ldr	r2, [pc, #476]	; (8003afc <fireWork+0x4c4>)
 800391e:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY < (rocketY - explocionCicle)) particle[i].partY = (rocketY - explocionCicle);
 8003922:	79bb      	ldrb	r3, [r7, #6]
 8003924:	4a75      	ldr	r2, [pc, #468]	; (8003afc <fireWork+0x4c4>)
 8003926:	00db      	lsls	r3, r3, #3
 8003928:	4413      	add	r3, r2
 800392a:	f993 3001 	ldrsb.w	r3, [r3, #1]
 800392e:	461a      	mov	r2, r3
 8003930:	4b75      	ldr	r3, [pc, #468]	; (8003b08 <fireWork+0x4d0>)
 8003932:	781b      	ldrb	r3, [r3, #0]
 8003934:	4619      	mov	r1, r3
 8003936:	4b73      	ldr	r3, [pc, #460]	; (8003b04 <fireWork+0x4cc>)
 8003938:	781b      	ldrb	r3, [r3, #0]
 800393a:	1acb      	subs	r3, r1, r3
 800393c:	429a      	cmp	r2, r3
 800393e:	da0c      	bge.n	800395a <fireWork+0x322>
 8003940:	4b71      	ldr	r3, [pc, #452]	; (8003b08 <fireWork+0x4d0>)
 8003942:	781a      	ldrb	r2, [r3, #0]
 8003944:	4b6f      	ldr	r3, [pc, #444]	; (8003b04 <fireWork+0x4cc>)
 8003946:	781b      	ldrb	r3, [r3, #0]
 8003948:	1ad3      	subs	r3, r2, r3
 800394a:	b2da      	uxtb	r2, r3
 800394c:	79bb      	ldrb	r3, [r7, #6]
 800394e:	b251      	sxtb	r1, r2
 8003950:	4a6a      	ldr	r2, [pc, #424]	; (8003afc <fireWork+0x4c4>)
 8003952:	00db      	lsls	r3, r3, #3
 8003954:	4413      	add	r3, r2
 8003956:	460a      	mov	r2, r1
 8003958:	705a      	strb	r2, [r3, #1]
					if(particle[i].partZ < (rocketZ - explocionCicle)) particle[i].partZ = (rocketZ - explocionCicle);
 800395a:	79bb      	ldrb	r3, [r7, #6]
 800395c:	4a67      	ldr	r2, [pc, #412]	; (8003afc <fireWork+0x4c4>)
 800395e:	00db      	lsls	r3, r3, #3
 8003960:	4413      	add	r3, r2
 8003962:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8003966:	461a      	mov	r2, r3
 8003968:	4b68      	ldr	r3, [pc, #416]	; (8003b0c <fireWork+0x4d4>)
 800396a:	781b      	ldrb	r3, [r3, #0]
 800396c:	4619      	mov	r1, r3
 800396e:	4b65      	ldr	r3, [pc, #404]	; (8003b04 <fireWork+0x4cc>)
 8003970:	781b      	ldrb	r3, [r3, #0]
 8003972:	1acb      	subs	r3, r1, r3
 8003974:	429a      	cmp	r2, r3
 8003976:	da0c      	bge.n	8003992 <fireWork+0x35a>
 8003978:	4b64      	ldr	r3, [pc, #400]	; (8003b0c <fireWork+0x4d4>)
 800397a:	781a      	ldrb	r2, [r3, #0]
 800397c:	4b61      	ldr	r3, [pc, #388]	; (8003b04 <fireWork+0x4cc>)
 800397e:	781b      	ldrb	r3, [r3, #0]
 8003980:	1ad3      	subs	r3, r2, r3
 8003982:	b2da      	uxtb	r2, r3
 8003984:	79bb      	ldrb	r3, [r7, #6]
 8003986:	b251      	sxtb	r1, r2
 8003988:	4a5c      	ldr	r2, [pc, #368]	; (8003afc <fireWork+0x4c4>)
 800398a:	00db      	lsls	r3, r3, #3
 800398c:	4413      	add	r3, r2
 800398e:	460a      	mov	r2, r1
 8003990:	709a      	strb	r2, [r3, #2]

					if(particle[i].partX > (rocketX + explocionCicle)) particle[i].partX = (rocketX + explocionCicle);
 8003992:	79bb      	ldrb	r3, [r7, #6]
 8003994:	4a59      	ldr	r2, [pc, #356]	; (8003afc <fireWork+0x4c4>)
 8003996:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 800399a:	461a      	mov	r2, r3
 800399c:	4b58      	ldr	r3, [pc, #352]	; (8003b00 <fireWork+0x4c8>)
 800399e:	781b      	ldrb	r3, [r3, #0]
 80039a0:	4619      	mov	r1, r3
 80039a2:	4b58      	ldr	r3, [pc, #352]	; (8003b04 <fireWork+0x4cc>)
 80039a4:	781b      	ldrb	r3, [r3, #0]
 80039a6:	440b      	add	r3, r1
 80039a8:	429a      	cmp	r2, r3
 80039aa:	dd0a      	ble.n	80039c2 <fireWork+0x38a>
 80039ac:	4b54      	ldr	r3, [pc, #336]	; (8003b00 <fireWork+0x4c8>)
 80039ae:	781a      	ldrb	r2, [r3, #0]
 80039b0:	4b54      	ldr	r3, [pc, #336]	; (8003b04 <fireWork+0x4cc>)
 80039b2:	781b      	ldrb	r3, [r3, #0]
 80039b4:	4413      	add	r3, r2
 80039b6:	b2da      	uxtb	r2, r3
 80039b8:	79bb      	ldrb	r3, [r7, #6]
 80039ba:	b251      	sxtb	r1, r2
 80039bc:	4a4f      	ldr	r2, [pc, #316]	; (8003afc <fireWork+0x4c4>)
 80039be:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY > (rocketY + explocionCicle)) particle[i].partY = (rocketY + explocionCicle);
 80039c2:	79bb      	ldrb	r3, [r7, #6]
 80039c4:	4a4d      	ldr	r2, [pc, #308]	; (8003afc <fireWork+0x4c4>)
 80039c6:	00db      	lsls	r3, r3, #3
 80039c8:	4413      	add	r3, r2
 80039ca:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80039ce:	461a      	mov	r2, r3
 80039d0:	4b4d      	ldr	r3, [pc, #308]	; (8003b08 <fireWork+0x4d0>)
 80039d2:	781b      	ldrb	r3, [r3, #0]
 80039d4:	4619      	mov	r1, r3
 80039d6:	4b4b      	ldr	r3, [pc, #300]	; (8003b04 <fireWork+0x4cc>)
 80039d8:	781b      	ldrb	r3, [r3, #0]
 80039da:	440b      	add	r3, r1
 80039dc:	429a      	cmp	r2, r3
 80039de:	dd0c      	ble.n	80039fa <fireWork+0x3c2>
 80039e0:	4b49      	ldr	r3, [pc, #292]	; (8003b08 <fireWork+0x4d0>)
 80039e2:	781a      	ldrb	r2, [r3, #0]
 80039e4:	4b47      	ldr	r3, [pc, #284]	; (8003b04 <fireWork+0x4cc>)
 80039e6:	781b      	ldrb	r3, [r3, #0]
 80039e8:	4413      	add	r3, r2
 80039ea:	b2da      	uxtb	r2, r3
 80039ec:	79bb      	ldrb	r3, [r7, #6]
 80039ee:	b251      	sxtb	r1, r2
 80039f0:	4a42      	ldr	r2, [pc, #264]	; (8003afc <fireWork+0x4c4>)
 80039f2:	00db      	lsls	r3, r3, #3
 80039f4:	4413      	add	r3, r2
 80039f6:	460a      	mov	r2, r1
 80039f8:	705a      	strb	r2, [r3, #1]
					if(particle[i].partZ > (rocketZ + explocionCicle)) particle[i].partZ = (rocketZ + explocionCicle);
 80039fa:	79bb      	ldrb	r3, [r7, #6]
 80039fc:	4a3f      	ldr	r2, [pc, #252]	; (8003afc <fireWork+0x4c4>)
 80039fe:	00db      	lsls	r3, r3, #3
 8003a00:	4413      	add	r3, r2
 8003a02:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8003a06:	461a      	mov	r2, r3
 8003a08:	4b40      	ldr	r3, [pc, #256]	; (8003b0c <fireWork+0x4d4>)
 8003a0a:	781b      	ldrb	r3, [r3, #0]
 8003a0c:	4619      	mov	r1, r3
 8003a0e:	4b3d      	ldr	r3, [pc, #244]	; (8003b04 <fireWork+0x4cc>)
 8003a10:	781b      	ldrb	r3, [r3, #0]
 8003a12:	440b      	add	r3, r1
 8003a14:	429a      	cmp	r2, r3
 8003a16:	dd0c      	ble.n	8003a32 <fireWork+0x3fa>
 8003a18:	4b3c      	ldr	r3, [pc, #240]	; (8003b0c <fireWork+0x4d4>)
 8003a1a:	781a      	ldrb	r2, [r3, #0]
 8003a1c:	4b39      	ldr	r3, [pc, #228]	; (8003b04 <fireWork+0x4cc>)
 8003a1e:	781b      	ldrb	r3, [r3, #0]
 8003a20:	4413      	add	r3, r2
 8003a22:	b2da      	uxtb	r2, r3
 8003a24:	79bb      	ldrb	r3, [r7, #6]
 8003a26:	b251      	sxtb	r1, r2
 8003a28:	4a34      	ldr	r2, [pc, #208]	; (8003afc <fireWork+0x4c4>)
 8003a2a:	00db      	lsls	r3, r3, #3
 8003a2c:	4413      	add	r3, r2
 8003a2e:	460a      	mov	r2, r1
 8003a30:	709a      	strb	r2, [r3, #2]

					particle[i].velX = -2 + (rand() % 5);
 8003a32:	f004 fb57 	bl	80080e4 <rand>
 8003a36:	4602      	mov	r2, r0
 8003a38:	4b35      	ldr	r3, [pc, #212]	; (8003b10 <fireWork+0x4d8>)
 8003a3a:	fb83 1302 	smull	r1, r3, r3, r2
 8003a3e:	1059      	asrs	r1, r3, #1
 8003a40:	17d3      	asrs	r3, r2, #31
 8003a42:	1ac9      	subs	r1, r1, r3
 8003a44:	460b      	mov	r3, r1
 8003a46:	009b      	lsls	r3, r3, #2
 8003a48:	440b      	add	r3, r1
 8003a4a:	1ad1      	subs	r1, r2, r3
 8003a4c:	b2cb      	uxtb	r3, r1
 8003a4e:	3b02      	subs	r3, #2
 8003a50:	b2da      	uxtb	r2, r3
 8003a52:	79bb      	ldrb	r3, [r7, #6]
 8003a54:	b251      	sxtb	r1, r2
 8003a56:	4a29      	ldr	r2, [pc, #164]	; (8003afc <fireWork+0x4c4>)
 8003a58:	00db      	lsls	r3, r3, #3
 8003a5a:	4413      	add	r3, r2
 8003a5c:	460a      	mov	r2, r1
 8003a5e:	70da      	strb	r2, [r3, #3]
					particle[i].velY = -2 + (rand() % 5);
 8003a60:	f004 fb40 	bl	80080e4 <rand>
 8003a64:	4602      	mov	r2, r0
 8003a66:	4b2a      	ldr	r3, [pc, #168]	; (8003b10 <fireWork+0x4d8>)
 8003a68:	fb83 1302 	smull	r1, r3, r3, r2
 8003a6c:	1059      	asrs	r1, r3, #1
 8003a6e:	17d3      	asrs	r3, r2, #31
 8003a70:	1ac9      	subs	r1, r1, r3
 8003a72:	460b      	mov	r3, r1
 8003a74:	009b      	lsls	r3, r3, #2
 8003a76:	440b      	add	r3, r1
 8003a78:	1ad1      	subs	r1, r2, r3
 8003a7a:	b2cb      	uxtb	r3, r1
 8003a7c:	3b02      	subs	r3, #2
 8003a7e:	b2da      	uxtb	r2, r3
 8003a80:	79bb      	ldrb	r3, [r7, #6]
 8003a82:	b251      	sxtb	r1, r2
 8003a84:	4a1d      	ldr	r2, [pc, #116]	; (8003afc <fireWork+0x4c4>)
 8003a86:	00db      	lsls	r3, r3, #3
 8003a88:	4413      	add	r3, r2
 8003a8a:	460a      	mov	r2, r1
 8003a8c:	711a      	strb	r2, [r3, #4]
					particle[i].velZ = rand() % 2;
 8003a8e:	f004 fb29 	bl	80080e4 <rand>
 8003a92:	4603      	mov	r3, r0
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	f003 0301 	and.w	r3, r3, #1
 8003a9a:	bfb8      	it	lt
 8003a9c:	425b      	neglt	r3, r3
 8003a9e:	461a      	mov	r2, r3
 8003aa0:	79bb      	ldrb	r3, [r7, #6]
 8003aa2:	b251      	sxtb	r1, r2
 8003aa4:	4a15      	ldr	r2, [pc, #84]	; (8003afc <fireWork+0x4c4>)
 8003aa6:	00db      	lsls	r3, r3, #3
 8003aa8:	4413      	add	r3, r2
 8003aaa:	460a      	mov	r2, r1
 8003aac:	715a      	strb	r2, [r3, #5]

					if(particle[i].partZ >= 0){
 8003aae:	79bb      	ldrb	r3, [r7, #6]
 8003ab0:	4a12      	ldr	r2, [pc, #72]	; (8003afc <fireWork+0x4c4>)
 8003ab2:	00db      	lsls	r3, r3, #3
 8003ab4:	4413      	add	r3, r2
 8003ab6:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	db2a      	blt.n	8003b14 <fireWork+0x4dc>
						if(particle[i].partZ < 8)
 8003abe:	79bb      	ldrb	r3, [r7, #6]
 8003ac0:	4a0e      	ldr	r2, [pc, #56]	; (8003afc <fireWork+0x4c4>)
 8003ac2:	00db      	lsls	r3, r3, #3
 8003ac4:	4413      	add	r3, r2
 8003ac6:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8003aca:	2b07      	cmp	r3, #7
 8003acc:	dc28      	bgt.n	8003b20 <fireWork+0x4e8>
							setVoxel(particle[i].partX, particle[i].partZ, particle[i].partY);
 8003ace:	79bb      	ldrb	r3, [r7, #6]
 8003ad0:	4a0a      	ldr	r2, [pc, #40]	; (8003afc <fireWork+0x4c4>)
 8003ad2:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8003ad6:	b2d8      	uxtb	r0, r3
 8003ad8:	79bb      	ldrb	r3, [r7, #6]
 8003ada:	4a08      	ldr	r2, [pc, #32]	; (8003afc <fireWork+0x4c4>)
 8003adc:	00db      	lsls	r3, r3, #3
 8003ade:	4413      	add	r3, r2
 8003ae0:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8003ae4:	b2d9      	uxtb	r1, r3
 8003ae6:	79bb      	ldrb	r3, [r7, #6]
 8003ae8:	4a04      	ldr	r2, [pc, #16]	; (8003afc <fireWork+0x4c4>)
 8003aea:	00db      	lsls	r3, r3, #3
 8003aec:	4413      	add	r3, r2
 8003aee:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8003af2:	b2db      	uxtb	r3, r3
 8003af4:	461a      	mov	r2, r3
 8003af6:	f000 fb1b 	bl	8004130 <setVoxel>
 8003afa:	e011      	b.n	8003b20 <fireWork+0x4e8>
 8003afc:	20000380 	.word	0x20000380
 8003b00:	20000379 	.word	0x20000379
 8003b04:	20000179 	.word	0x20000179
 8003b08:	2000037a 	.word	0x2000037a
 8003b0c:	2000037b 	.word	0x2000037b
 8003b10:	66666667 	.word	0x66666667
					}else{
						deadParticles++;
 8003b14:	4b8f      	ldr	r3, [pc, #572]	; (8003d54 <fireWork+0x71c>)
 8003b16:	781b      	ldrb	r3, [r3, #0]
 8003b18:	3301      	adds	r3, #1
 8003b1a:	b2da      	uxtb	r2, r3
 8003b1c:	4b8d      	ldr	r3, [pc, #564]	; (8003d54 <fireWork+0x71c>)
 8003b1e:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 8003b20:	79bb      	ldrb	r3, [r7, #6]
 8003b22:	3301      	adds	r3, #1
 8003b24:	71bb      	strb	r3, [r7, #6]
 8003b26:	4b8c      	ldr	r3, [pc, #560]	; (8003d58 <fireWork+0x720>)
 8003b28:	781b      	ldrb	r3, [r3, #0]
 8003b2a:	79ba      	ldrb	r2, [r7, #6]
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	f4ff ae9f 	bcc.w	8003870 <fireWork+0x238>
					}
				}

				if (explocionCicle == 3){
 8003b32:	4b8a      	ldr	r3, [pc, #552]	; (8003d5c <fireWork+0x724>)
 8003b34:	781b      	ldrb	r3, [r3, #0]
 8003b36:	2b03      	cmp	r3, #3
 8003b38:	f040 8105 	bne.w	8003d46 <fireWork+0x70e>
					statusFireWork = FALLING;
 8003b3c:	4b88      	ldr	r3, [pc, #544]	; (8003d60 <fireWork+0x728>)
 8003b3e:	2203      	movs	r2, #3
 8003b40:	701a      	strb	r2, [r3, #0]
				}

			break;
 8003b42:	e100      	b.n	8003d46 <fireWork+0x70e>
			case FALLING:
				for(uint8_t i = 0 ; i < numParticles; i++){
 8003b44:	2300      	movs	r3, #0
 8003b46:	717b      	strb	r3, [r7, #5]
 8003b48:	e0e9      	b.n	8003d1e <fireWork+0x6e6>

//					particle[i].velX--;
//					particle[i].velY--;
//					particle[i].velZ--;

					particle[i].partX += particle[i].velX;
 8003b4a:	797b      	ldrb	r3, [r7, #5]
 8003b4c:	4a85      	ldr	r2, [pc, #532]	; (8003d64 <fireWork+0x72c>)
 8003b4e:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8003b52:	b2da      	uxtb	r2, r3
 8003b54:	797b      	ldrb	r3, [r7, #5]
 8003b56:	4983      	ldr	r1, [pc, #524]	; (8003d64 <fireWork+0x72c>)
 8003b58:	00db      	lsls	r3, r3, #3
 8003b5a:	440b      	add	r3, r1
 8003b5c:	f993 3003 	ldrsb.w	r3, [r3, #3]
 8003b60:	b2db      	uxtb	r3, r3
 8003b62:	4413      	add	r3, r2
 8003b64:	b2da      	uxtb	r2, r3
 8003b66:	797b      	ldrb	r3, [r7, #5]
 8003b68:	b251      	sxtb	r1, r2
 8003b6a:	4a7e      	ldr	r2, [pc, #504]	; (8003d64 <fireWork+0x72c>)
 8003b6c:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					particle[i].partY += particle[i].velY;
 8003b70:	797b      	ldrb	r3, [r7, #5]
 8003b72:	4a7c      	ldr	r2, [pc, #496]	; (8003d64 <fireWork+0x72c>)
 8003b74:	00db      	lsls	r3, r3, #3
 8003b76:	4413      	add	r3, r2
 8003b78:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8003b7c:	b2da      	uxtb	r2, r3
 8003b7e:	797b      	ldrb	r3, [r7, #5]
 8003b80:	4978      	ldr	r1, [pc, #480]	; (8003d64 <fireWork+0x72c>)
 8003b82:	00db      	lsls	r3, r3, #3
 8003b84:	440b      	add	r3, r1
 8003b86:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	4413      	add	r3, r2
 8003b8e:	b2da      	uxtb	r2, r3
 8003b90:	797b      	ldrb	r3, [r7, #5]
 8003b92:	b251      	sxtb	r1, r2
 8003b94:	4a73      	ldr	r2, [pc, #460]	; (8003d64 <fireWork+0x72c>)
 8003b96:	00db      	lsls	r3, r3, #3
 8003b98:	4413      	add	r3, r2
 8003b9a:	460a      	mov	r2, r1
 8003b9c:	705a      	strb	r2, [r3, #1]
					particle[i].partZ += particle[i].velZ;
 8003b9e:	797b      	ldrb	r3, [r7, #5]
 8003ba0:	4a70      	ldr	r2, [pc, #448]	; (8003d64 <fireWork+0x72c>)
 8003ba2:	00db      	lsls	r3, r3, #3
 8003ba4:	4413      	add	r3, r2
 8003ba6:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8003baa:	b2da      	uxtb	r2, r3
 8003bac:	797b      	ldrb	r3, [r7, #5]
 8003bae:	496d      	ldr	r1, [pc, #436]	; (8003d64 <fireWork+0x72c>)
 8003bb0:	00db      	lsls	r3, r3, #3
 8003bb2:	440b      	add	r3, r1
 8003bb4:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8003bb8:	b2db      	uxtb	r3, r3
 8003bba:	4413      	add	r3, r2
 8003bbc:	b2da      	uxtb	r2, r3
 8003bbe:	797b      	ldrb	r3, [r7, #5]
 8003bc0:	b251      	sxtb	r1, r2
 8003bc2:	4a68      	ldr	r2, [pc, #416]	; (8003d64 <fireWork+0x72c>)
 8003bc4:	00db      	lsls	r3, r3, #3
 8003bc6:	4413      	add	r3, r2
 8003bc8:	460a      	mov	r2, r1
 8003bca:	709a      	strb	r2, [r3, #2]

					particle[i].velX = 0;
 8003bcc:	797b      	ldrb	r3, [r7, #5]
 8003bce:	4a65      	ldr	r2, [pc, #404]	; (8003d64 <fireWork+0x72c>)
 8003bd0:	00db      	lsls	r3, r3, #3
 8003bd2:	4413      	add	r3, r2
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	70da      	strb	r2, [r3, #3]
					particle[i].velY = 0;
 8003bd8:	797b      	ldrb	r3, [r7, #5]
 8003bda:	4a62      	ldr	r2, [pc, #392]	; (8003d64 <fireWork+0x72c>)
 8003bdc:	00db      	lsls	r3, r3, #3
 8003bde:	4413      	add	r3, r2
 8003be0:	2200      	movs	r2, #0
 8003be2:	711a      	strb	r2, [r3, #4]
//					particle[i].velZ = 0;
					if (particle[i].velZ > -1) particle[i].velZ--;
 8003be4:	797b      	ldrb	r3, [r7, #5]
 8003be6:	4a5f      	ldr	r2, [pc, #380]	; (8003d64 <fireWork+0x72c>)
 8003be8:	00db      	lsls	r3, r3, #3
 8003bea:	4413      	add	r3, r2
 8003bec:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	db0e      	blt.n	8003c12 <fireWork+0x5da>
 8003bf4:	797a      	ldrb	r2, [r7, #5]
 8003bf6:	495b      	ldr	r1, [pc, #364]	; (8003d64 <fireWork+0x72c>)
 8003bf8:	00d3      	lsls	r3, r2, #3
 8003bfa:	440b      	add	r3, r1
 8003bfc:	f993 3005 	ldrsb.w	r3, [r3, #5]
 8003c00:	b2db      	uxtb	r3, r3
 8003c02:	3b01      	subs	r3, #1
 8003c04:	b2db      	uxtb	r3, r3
 8003c06:	b258      	sxtb	r0, r3
 8003c08:	4956      	ldr	r1, [pc, #344]	; (8003d64 <fireWork+0x72c>)
 8003c0a:	00d3      	lsls	r3, r2, #3
 8003c0c:	440b      	add	r3, r1
 8003c0e:	4602      	mov	r2, r0
 8003c10:	715a      	strb	r2, [r3, #5]

					if(particle[i].partX < 0) particle[i].partX = 0;
 8003c12:	797b      	ldrb	r3, [r7, #5]
 8003c14:	4a53      	ldr	r2, [pc, #332]	; (8003d64 <fireWork+0x72c>)
 8003c16:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	da04      	bge.n	8003c28 <fireWork+0x5f0>
 8003c1e:	797b      	ldrb	r3, [r7, #5]
 8003c20:	4a50      	ldr	r2, [pc, #320]	; (8003d64 <fireWork+0x72c>)
 8003c22:	2100      	movs	r1, #0
 8003c24:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY < 0) particle[i].partY = 0;
 8003c28:	797b      	ldrb	r3, [r7, #5]
 8003c2a:	4a4e      	ldr	r2, [pc, #312]	; (8003d64 <fireWork+0x72c>)
 8003c2c:	00db      	lsls	r3, r3, #3
 8003c2e:	4413      	add	r3, r2
 8003c30:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	da05      	bge.n	8003c44 <fireWork+0x60c>
 8003c38:	797b      	ldrb	r3, [r7, #5]
 8003c3a:	4a4a      	ldr	r2, [pc, #296]	; (8003d64 <fireWork+0x72c>)
 8003c3c:	00db      	lsls	r3, r3, #3
 8003c3e:	4413      	add	r3, r2
 8003c40:	2200      	movs	r2, #0
 8003c42:	705a      	strb	r2, [r3, #1]
//					if(particle[i].partZ < 0) particle[i].partZ = 0;
					if(particle[i].partX > 7) particle[i].partX = 7;
 8003c44:	797b      	ldrb	r3, [r7, #5]
 8003c46:	4a47      	ldr	r2, [pc, #284]	; (8003d64 <fireWork+0x72c>)
 8003c48:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8003c4c:	2b07      	cmp	r3, #7
 8003c4e:	dd04      	ble.n	8003c5a <fireWork+0x622>
 8003c50:	797b      	ldrb	r3, [r7, #5]
 8003c52:	4a44      	ldr	r2, [pc, #272]	; (8003d64 <fireWork+0x72c>)
 8003c54:	2107      	movs	r1, #7
 8003c56:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
					if(particle[i].partY > 7) particle[i].partY = 7;
 8003c5a:	797b      	ldrb	r3, [r7, #5]
 8003c5c:	4a41      	ldr	r2, [pc, #260]	; (8003d64 <fireWork+0x72c>)
 8003c5e:	00db      	lsls	r3, r3, #3
 8003c60:	4413      	add	r3, r2
 8003c62:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8003c66:	2b07      	cmp	r3, #7
 8003c68:	dd05      	ble.n	8003c76 <fireWork+0x63e>
 8003c6a:	797b      	ldrb	r3, [r7, #5]
 8003c6c:	4a3d      	ldr	r2, [pc, #244]	; (8003d64 <fireWork+0x72c>)
 8003c6e:	00db      	lsls	r3, r3, #3
 8003c70:	4413      	add	r3, r2
 8003c72:	2207      	movs	r2, #7
 8003c74:	705a      	strb	r2, [r3, #1]
//					if(particle[i].partZ > 7) particle[i].partZ = 7;

					if(particle[i].partZ >= 0){
 8003c76:	797b      	ldrb	r3, [r7, #5]
 8003c78:	4a3a      	ldr	r2, [pc, #232]	; (8003d64 <fireWork+0x72c>)
 8003c7a:	00db      	lsls	r3, r3, #3
 8003c7c:	4413      	add	r3, r2
 8003c7e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8003c82:	2b00      	cmp	r3, #0
 8003c84:	db1e      	blt.n	8003cc4 <fireWork+0x68c>
						if(particle[i].partZ < 8)
 8003c86:	797b      	ldrb	r3, [r7, #5]
 8003c88:	4a36      	ldr	r2, [pc, #216]	; (8003d64 <fireWork+0x72c>)
 8003c8a:	00db      	lsls	r3, r3, #3
 8003c8c:	4413      	add	r3, r2
 8003c8e:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8003c92:	2b07      	cmp	r3, #7
 8003c94:	dc40      	bgt.n	8003d18 <fireWork+0x6e0>
							setVoxel(particle[i].partX, particle[i].partZ, particle[i].partY);
 8003c96:	797b      	ldrb	r3, [r7, #5]
 8003c98:	4a32      	ldr	r2, [pc, #200]	; (8003d64 <fireWork+0x72c>)
 8003c9a:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8003c9e:	b2d8      	uxtb	r0, r3
 8003ca0:	797b      	ldrb	r3, [r7, #5]
 8003ca2:	4a30      	ldr	r2, [pc, #192]	; (8003d64 <fireWork+0x72c>)
 8003ca4:	00db      	lsls	r3, r3, #3
 8003ca6:	4413      	add	r3, r2
 8003ca8:	f993 3002 	ldrsb.w	r3, [r3, #2]
 8003cac:	b2d9      	uxtb	r1, r3
 8003cae:	797b      	ldrb	r3, [r7, #5]
 8003cb0:	4a2c      	ldr	r2, [pc, #176]	; (8003d64 <fireWork+0x72c>)
 8003cb2:	00db      	lsls	r3, r3, #3
 8003cb4:	4413      	add	r3, r2
 8003cb6:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8003cba:	b2db      	uxtb	r3, r3
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	f000 fa37 	bl	8004130 <setVoxel>
 8003cc2:	e029      	b.n	8003d18 <fireWork+0x6e0>
					}else{

						if (particle[i].resting < 6){
 8003cc4:	797b      	ldrb	r3, [r7, #5]
 8003cc6:	4a27      	ldr	r2, [pc, #156]	; (8003d64 <fireWork+0x72c>)
 8003cc8:	00db      	lsls	r3, r3, #3
 8003cca:	4413      	add	r3, r2
 8003ccc:	79db      	ldrb	r3, [r3, #7]
 8003cce:	2b05      	cmp	r3, #5
 8003cd0:	d81c      	bhi.n	8003d0c <fireWork+0x6d4>
							setVoxel(particle[i].partX, 0, particle[i].partY);
 8003cd2:	797b      	ldrb	r3, [r7, #5]
 8003cd4:	4a23      	ldr	r2, [pc, #140]	; (8003d64 <fireWork+0x72c>)
 8003cd6:	f912 3033 	ldrsb.w	r3, [r2, r3, lsl #3]
 8003cda:	b2d8      	uxtb	r0, r3
 8003cdc:	797b      	ldrb	r3, [r7, #5]
 8003cde:	4a21      	ldr	r2, [pc, #132]	; (8003d64 <fireWork+0x72c>)
 8003ce0:	00db      	lsls	r3, r3, #3
 8003ce2:	4413      	add	r3, r2
 8003ce4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	461a      	mov	r2, r3
 8003cec:	2100      	movs	r1, #0
 8003cee:	f000 fa1f 	bl	8004130 <setVoxel>
							particle[i].resting++;
 8003cf2:	797a      	ldrb	r2, [r7, #5]
 8003cf4:	491b      	ldr	r1, [pc, #108]	; (8003d64 <fireWork+0x72c>)
 8003cf6:	00d3      	lsls	r3, r2, #3
 8003cf8:	440b      	add	r3, r1
 8003cfa:	79db      	ldrb	r3, [r3, #7]
 8003cfc:	3301      	adds	r3, #1
 8003cfe:	b2d8      	uxtb	r0, r3
 8003d00:	4918      	ldr	r1, [pc, #96]	; (8003d64 <fireWork+0x72c>)
 8003d02:	00d3      	lsls	r3, r2, #3
 8003d04:	440b      	add	r3, r1
 8003d06:	4602      	mov	r2, r0
 8003d08:	71da      	strb	r2, [r3, #7]
 8003d0a:	e005      	b.n	8003d18 <fireWork+0x6e0>
						}else{
							deadParticles++;
 8003d0c:	4b11      	ldr	r3, [pc, #68]	; (8003d54 <fireWork+0x71c>)
 8003d0e:	781b      	ldrb	r3, [r3, #0]
 8003d10:	3301      	adds	r3, #1
 8003d12:	b2da      	uxtb	r2, r3
 8003d14:	4b0f      	ldr	r3, [pc, #60]	; (8003d54 <fireWork+0x71c>)
 8003d16:	701a      	strb	r2, [r3, #0]
				for(uint8_t i = 0 ; i < numParticles; i++){
 8003d18:	797b      	ldrb	r3, [r7, #5]
 8003d1a:	3301      	adds	r3, #1
 8003d1c:	717b      	strb	r3, [r7, #5]
 8003d1e:	4b0e      	ldr	r3, [pc, #56]	; (8003d58 <fireWork+0x720>)
 8003d20:	781b      	ldrb	r3, [r3, #0]
 8003d22:	797a      	ldrb	r2, [r7, #5]
 8003d24:	429a      	cmp	r2, r3
 8003d26:	f4ff af10 	bcc.w	8003b4a <fireWork+0x512>
						}
					}

				} //end for i

				if (deadParticles >= numParticles)
 8003d2a:	4b0a      	ldr	r3, [pc, #40]	; (8003d54 <fireWork+0x71c>)
 8003d2c:	781a      	ldrb	r2, [r3, #0]
 8003d2e:	4b0a      	ldr	r3, [pc, #40]	; (8003d58 <fireWork+0x720>)
 8003d30:	781b      	ldrb	r3, [r3, #0]
 8003d32:	429a      	cmp	r2, r3
 8003d34:	d309      	bcc.n	8003d4a <fireWork+0x712>
					statusFireWork = NEW_FW;
 8003d36:	4b0a      	ldr	r3, [pc, #40]	; (8003d60 <fireWork+0x728>)
 8003d38:	2200      	movs	r2, #0
 8003d3a:	701a      	strb	r2, [r3, #0]
			break;
 8003d3c:	e005      	b.n	8003d4a <fireWork+0x712>
			default:
			break;
		} //end switch (statusFireWork)
	} //end if (timer > FIREWORK_TIME)
 8003d3e:	bf00      	nop
 8003d40:	e004      	b.n	8003d4c <fireWork+0x714>
			break;
 8003d42:	bf00      	nop
 8003d44:	e002      	b.n	8003d4c <fireWork+0x714>
			break;
 8003d46:	bf00      	nop
 8003d48:	e000      	b.n	8003d4c <fireWork+0x714>
			break;
 8003d4a:	bf00      	nop
} //end fireWork ()
 8003d4c:	bf00      	nop
 8003d4e:	3708      	adds	r7, #8
 8003d50:	46bd      	mov	sp, r7
 8003d52:	bd80      	pop	{r7, pc}
 8003d54:	200004c0 	.word	0x200004c0
 8003d58:	2000037c 	.word	0x2000037c
 8003d5c:	20000179 	.word	0x20000179
 8003d60:	20000378 	.word	0x20000378
 8003d64:	20000380 	.word	0x20000380

08003d68 <lit>:

void lit() {
 8003d68:	b580      	push	{r7, lr}
 8003d6a:	b082      	sub	sp, #8
 8003d6c:	af00      	add	r7, sp, #0
  if (loading) {
 8003d6e:	4b13      	ldr	r3, [pc, #76]	; (8003dbc <lit+0x54>)
 8003d70:	781b      	ldrb	r3, [r3, #0]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d01e      	beq.n	8003db4 <lit+0x4c>
    clearCube();
 8003d76:	f000 fcbf 	bl	80046f8 <clearCube>
    for(uint8_t i=0; i<8; i++) {
 8003d7a:	2300      	movs	r3, #0
 8003d7c:	71fb      	strb	r3, [r7, #7]
 8003d7e:	e013      	b.n	8003da8 <lit+0x40>
      for(uint8_t j=0; j<8; j++) {
 8003d80:	2300      	movs	r3, #0
 8003d82:	71bb      	strb	r3, [r7, #6]
 8003d84:	e00a      	b.n	8003d9c <lit+0x34>
        cube[i][j] = 0xFF;
 8003d86:	79fa      	ldrb	r2, [r7, #7]
 8003d88:	79bb      	ldrb	r3, [r7, #6]
 8003d8a:	490d      	ldr	r1, [pc, #52]	; (8003dc0 <lit+0x58>)
 8003d8c:	00d2      	lsls	r2, r2, #3
 8003d8e:	440a      	add	r2, r1
 8003d90:	4413      	add	r3, r2
 8003d92:	22ff      	movs	r2, #255	; 0xff
 8003d94:	701a      	strb	r2, [r3, #0]
      for(uint8_t j=0; j<8; j++) {
 8003d96:	79bb      	ldrb	r3, [r7, #6]
 8003d98:	3301      	adds	r3, #1
 8003d9a:	71bb      	strb	r3, [r7, #6]
 8003d9c:	79bb      	ldrb	r3, [r7, #6]
 8003d9e:	2b07      	cmp	r3, #7
 8003da0:	d9f1      	bls.n	8003d86 <lit+0x1e>
    for(uint8_t i=0; i<8; i++) {
 8003da2:	79fb      	ldrb	r3, [r7, #7]
 8003da4:	3301      	adds	r3, #1
 8003da6:	71fb      	strb	r3, [r7, #7]
 8003da8:	79fb      	ldrb	r3, [r7, #7]
 8003daa:	2b07      	cmp	r3, #7
 8003dac:	d9e8      	bls.n	8003d80 <lit+0x18>
      }
    }
    loading = 0;
 8003dae:	4b03      	ldr	r3, [pc, #12]	; (8003dbc <lit+0x54>)
 8003db0:	2200      	movs	r2, #0
 8003db2:	701a      	strb	r2, [r3, #0]
  }
} //end lit()
 8003db4:	bf00      	nop
 8003db6:	3708      	adds	r7, #8
 8003db8:	46bd      	mov	sp, r7
 8003dba:	bd80      	pop	{r7, pc}
 8003dbc:	20000362 	.word	0x20000362
 8003dc0:	20000304 	.word	0x20000304

08003dc4 <cubeJump>:

void cubeJump() {
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	af00      	add	r7, sp, #0
  if (loading) {
 8003dc8:	4b83      	ldr	r3, [pc, #524]	; (8003fd8 <cubeJump+0x214>)
 8003dca:	781b      	ldrb	r3, [r3, #0]
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d037      	beq.n	8003e40 <cubeJump+0x7c>
    clearCube();
 8003dd0:	f000 fc92 	bl	80046f8 <clearCube>
    xPos = (rand() % 2) * 7;
 8003dd4:	f004 f986 	bl	80080e4 <rand>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	f003 0301 	and.w	r3, r3, #1
 8003de0:	bfb8      	it	lt
 8003de2:	425b      	neglt	r3, r3
 8003de4:	b2db      	uxtb	r3, r3
 8003de6:	461a      	mov	r2, r3
 8003de8:	00d2      	lsls	r2, r2, #3
 8003dea:	1ad3      	subs	r3, r2, r3
 8003dec:	b2da      	uxtb	r2, r3
 8003dee:	4b7b      	ldr	r3, [pc, #492]	; (8003fdc <cubeJump+0x218>)
 8003df0:	701a      	strb	r2, [r3, #0]
    yPos = (rand() % 2) * 7;
 8003df2:	f004 f977 	bl	80080e4 <rand>
 8003df6:	4603      	mov	r3, r0
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	f003 0301 	and.w	r3, r3, #1
 8003dfe:	bfb8      	it	lt
 8003e00:	425b      	neglt	r3, r3
 8003e02:	b2db      	uxtb	r3, r3
 8003e04:	461a      	mov	r2, r3
 8003e06:	00d2      	lsls	r2, r2, #3
 8003e08:	1ad3      	subs	r3, r2, r3
 8003e0a:	b2da      	uxtb	r2, r3
 8003e0c:	4b74      	ldr	r3, [pc, #464]	; (8003fe0 <cubeJump+0x21c>)
 8003e0e:	701a      	strb	r2, [r3, #0]
    zPos = (rand() % 2) * 7;
 8003e10:	f004 f968 	bl	80080e4 <rand>
 8003e14:	4603      	mov	r3, r0
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	f003 0301 	and.w	r3, r3, #1
 8003e1c:	bfb8      	it	lt
 8003e1e:	425b      	neglt	r3, r3
 8003e20:	b2db      	uxtb	r3, r3
 8003e22:	461a      	mov	r2, r3
 8003e24:	00d2      	lsls	r2, r2, #3
 8003e26:	1ad3      	subs	r3, r2, r3
 8003e28:	b2da      	uxtb	r2, r3
 8003e2a:	4b6e      	ldr	r3, [pc, #440]	; (8003fe4 <cubeJump+0x220>)
 8003e2c:	701a      	strb	r2, [r3, #0]
    cubeSize = 8;
 8003e2e:	4b6e      	ldr	r3, [pc, #440]	; (8003fe8 <cubeJump+0x224>)
 8003e30:	2208      	movs	r2, #8
 8003e32:	701a      	strb	r2, [r3, #0]
    cubeExpanding = 0;
 8003e34:	4b6d      	ldr	r3, [pc, #436]	; (8003fec <cubeJump+0x228>)
 8003e36:	2200      	movs	r2, #0
 8003e38:	701a      	strb	r2, [r3, #0]
    loading = 0;
 8003e3a:	4b67      	ldr	r3, [pc, #412]	; (8003fd8 <cubeJump+0x214>)
 8003e3c:	2200      	movs	r2, #0
 8003e3e:	701a      	strb	r2, [r3, #0]
  }

  timer++;
 8003e40:	4b6b      	ldr	r3, [pc, #428]	; (8003ff0 <cubeJump+0x22c>)
 8003e42:	881b      	ldrh	r3, [r3, #0]
 8003e44:	3301      	adds	r3, #1
 8003e46:	b29a      	uxth	r2, r3
 8003e48:	4b69      	ldr	r3, [pc, #420]	; (8003ff0 <cubeJump+0x22c>)
 8003e4a:	801a      	strh	r2, [r3, #0]
  if (timer > CUBE_JUMP_TIME) {
 8003e4c:	4b68      	ldr	r3, [pc, #416]	; (8003ff0 <cubeJump+0x22c>)
 8003e4e:	881b      	ldrh	r3, [r3, #0]
 8003e50:	b21b      	sxth	r3, r3
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	f280 815f 	bge.w	8004116 <cubeJump+0x352>
    timer = 0;
 8003e58:	4b65      	ldr	r3, [pc, #404]	; (8003ff0 <cubeJump+0x22c>)
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	801a      	strh	r2, [r3, #0]
    clearCube();
 8003e5e:	f000 fc4b 	bl	80046f8 <clearCube>
    if (xPos == 0 && yPos == 0 && zPos == 0) {
 8003e62:	4b5e      	ldr	r3, [pc, #376]	; (8003fdc <cubeJump+0x218>)
 8003e64:	781b      	ldrb	r3, [r3, #0]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d112      	bne.n	8003e90 <cubeJump+0xcc>
 8003e6a:	4b5d      	ldr	r3, [pc, #372]	; (8003fe0 <cubeJump+0x21c>)
 8003e6c:	781b      	ldrb	r3, [r3, #0]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d10e      	bne.n	8003e90 <cubeJump+0xcc>
 8003e72:	4b5c      	ldr	r3, [pc, #368]	; (8003fe4 <cubeJump+0x220>)
 8003e74:	781b      	ldrb	r3, [r3, #0]
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d10a      	bne.n	8003e90 <cubeJump+0xcc>
      drawCube(xPos, yPos, zPos, cubeSize);
 8003e7a:	4b58      	ldr	r3, [pc, #352]	; (8003fdc <cubeJump+0x218>)
 8003e7c:	7818      	ldrb	r0, [r3, #0]
 8003e7e:	4b58      	ldr	r3, [pc, #352]	; (8003fe0 <cubeJump+0x21c>)
 8003e80:	7819      	ldrb	r1, [r3, #0]
 8003e82:	4b58      	ldr	r3, [pc, #352]	; (8003fe4 <cubeJump+0x220>)
 8003e84:	781a      	ldrb	r2, [r3, #0]
 8003e86:	4b58      	ldr	r3, [pc, #352]	; (8003fe8 <cubeJump+0x224>)
 8003e88:	781b      	ldrb	r3, [r3, #0]
 8003e8a:	f000 fb47 	bl	800451c <drawCube>
 8003e8e:	e0f6      	b.n	800407e <cubeJump+0x2ba>
    } else if (xPos == 7 && yPos == 7 && zPos == 7) {
 8003e90:	4b52      	ldr	r3, [pc, #328]	; (8003fdc <cubeJump+0x218>)
 8003e92:	781b      	ldrb	r3, [r3, #0]
 8003e94:	2b07      	cmp	r3, #7
 8003e96:	d124      	bne.n	8003ee2 <cubeJump+0x11e>
 8003e98:	4b51      	ldr	r3, [pc, #324]	; (8003fe0 <cubeJump+0x21c>)
 8003e9a:	781b      	ldrb	r3, [r3, #0]
 8003e9c:	2b07      	cmp	r3, #7
 8003e9e:	d120      	bne.n	8003ee2 <cubeJump+0x11e>
 8003ea0:	4b50      	ldr	r3, [pc, #320]	; (8003fe4 <cubeJump+0x220>)
 8003ea2:	781b      	ldrb	r3, [r3, #0]
 8003ea4:	2b07      	cmp	r3, #7
 8003ea6:	d11c      	bne.n	8003ee2 <cubeJump+0x11e>
      drawCube(xPos + 1 - cubeSize, yPos + 1 - cubeSize, zPos + 1 - cubeSize, cubeSize);
 8003ea8:	4b4c      	ldr	r3, [pc, #304]	; (8003fdc <cubeJump+0x218>)
 8003eaa:	781a      	ldrb	r2, [r3, #0]
 8003eac:	4b4e      	ldr	r3, [pc, #312]	; (8003fe8 <cubeJump+0x224>)
 8003eae:	781b      	ldrb	r3, [r3, #0]
 8003eb0:	1ad3      	subs	r3, r2, r3
 8003eb2:	b2db      	uxtb	r3, r3
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	b2d8      	uxtb	r0, r3
 8003eb8:	4b49      	ldr	r3, [pc, #292]	; (8003fe0 <cubeJump+0x21c>)
 8003eba:	781a      	ldrb	r2, [r3, #0]
 8003ebc:	4b4a      	ldr	r3, [pc, #296]	; (8003fe8 <cubeJump+0x224>)
 8003ebe:	781b      	ldrb	r3, [r3, #0]
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	b2db      	uxtb	r3, r3
 8003ec4:	3301      	adds	r3, #1
 8003ec6:	b2d9      	uxtb	r1, r3
 8003ec8:	4b46      	ldr	r3, [pc, #280]	; (8003fe4 <cubeJump+0x220>)
 8003eca:	781a      	ldrb	r2, [r3, #0]
 8003ecc:	4b46      	ldr	r3, [pc, #280]	; (8003fe8 <cubeJump+0x224>)
 8003ece:	781b      	ldrb	r3, [r3, #0]
 8003ed0:	1ad3      	subs	r3, r2, r3
 8003ed2:	b2db      	uxtb	r3, r3
 8003ed4:	3301      	adds	r3, #1
 8003ed6:	b2da      	uxtb	r2, r3
 8003ed8:	4b43      	ldr	r3, [pc, #268]	; (8003fe8 <cubeJump+0x224>)
 8003eda:	781b      	ldrb	r3, [r3, #0]
 8003edc:	f000 fb1e 	bl	800451c <drawCube>
 8003ee0:	e0cd      	b.n	800407e <cubeJump+0x2ba>
    } else if (xPos == 7 && yPos == 0 && zPos == 0) {
 8003ee2:	4b3e      	ldr	r3, [pc, #248]	; (8003fdc <cubeJump+0x218>)
 8003ee4:	781b      	ldrb	r3, [r3, #0]
 8003ee6:	2b07      	cmp	r3, #7
 8003ee8:	d118      	bne.n	8003f1c <cubeJump+0x158>
 8003eea:	4b3d      	ldr	r3, [pc, #244]	; (8003fe0 <cubeJump+0x21c>)
 8003eec:	781b      	ldrb	r3, [r3, #0]
 8003eee:	2b00      	cmp	r3, #0
 8003ef0:	d114      	bne.n	8003f1c <cubeJump+0x158>
 8003ef2:	4b3c      	ldr	r3, [pc, #240]	; (8003fe4 <cubeJump+0x220>)
 8003ef4:	781b      	ldrb	r3, [r3, #0]
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	d110      	bne.n	8003f1c <cubeJump+0x158>
      drawCube(xPos + 1 - cubeSize, yPos, zPos, cubeSize);
 8003efa:	4b38      	ldr	r3, [pc, #224]	; (8003fdc <cubeJump+0x218>)
 8003efc:	781a      	ldrb	r2, [r3, #0]
 8003efe:	4b3a      	ldr	r3, [pc, #232]	; (8003fe8 <cubeJump+0x224>)
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	b2db      	uxtb	r3, r3
 8003f06:	3301      	adds	r3, #1
 8003f08:	b2d8      	uxtb	r0, r3
 8003f0a:	4b35      	ldr	r3, [pc, #212]	; (8003fe0 <cubeJump+0x21c>)
 8003f0c:	7819      	ldrb	r1, [r3, #0]
 8003f0e:	4b35      	ldr	r3, [pc, #212]	; (8003fe4 <cubeJump+0x220>)
 8003f10:	781a      	ldrb	r2, [r3, #0]
 8003f12:	4b35      	ldr	r3, [pc, #212]	; (8003fe8 <cubeJump+0x224>)
 8003f14:	781b      	ldrb	r3, [r3, #0]
 8003f16:	f000 fb01 	bl	800451c <drawCube>
 8003f1a:	e0b0      	b.n	800407e <cubeJump+0x2ba>
    } else if (xPos == 0 && yPos == 7 && zPos == 0) {
 8003f1c:	4b2f      	ldr	r3, [pc, #188]	; (8003fdc <cubeJump+0x218>)
 8003f1e:	781b      	ldrb	r3, [r3, #0]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d118      	bne.n	8003f56 <cubeJump+0x192>
 8003f24:	4b2e      	ldr	r3, [pc, #184]	; (8003fe0 <cubeJump+0x21c>)
 8003f26:	781b      	ldrb	r3, [r3, #0]
 8003f28:	2b07      	cmp	r3, #7
 8003f2a:	d114      	bne.n	8003f56 <cubeJump+0x192>
 8003f2c:	4b2d      	ldr	r3, [pc, #180]	; (8003fe4 <cubeJump+0x220>)
 8003f2e:	781b      	ldrb	r3, [r3, #0]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d110      	bne.n	8003f56 <cubeJump+0x192>
      drawCube(xPos, yPos + 1 - cubeSize, zPos, cubeSize);
 8003f34:	4b29      	ldr	r3, [pc, #164]	; (8003fdc <cubeJump+0x218>)
 8003f36:	7818      	ldrb	r0, [r3, #0]
 8003f38:	4b29      	ldr	r3, [pc, #164]	; (8003fe0 <cubeJump+0x21c>)
 8003f3a:	781a      	ldrb	r2, [r3, #0]
 8003f3c:	4b2a      	ldr	r3, [pc, #168]	; (8003fe8 <cubeJump+0x224>)
 8003f3e:	781b      	ldrb	r3, [r3, #0]
 8003f40:	1ad3      	subs	r3, r2, r3
 8003f42:	b2db      	uxtb	r3, r3
 8003f44:	3301      	adds	r3, #1
 8003f46:	b2d9      	uxtb	r1, r3
 8003f48:	4b26      	ldr	r3, [pc, #152]	; (8003fe4 <cubeJump+0x220>)
 8003f4a:	781a      	ldrb	r2, [r3, #0]
 8003f4c:	4b26      	ldr	r3, [pc, #152]	; (8003fe8 <cubeJump+0x224>)
 8003f4e:	781b      	ldrb	r3, [r3, #0]
 8003f50:	f000 fae4 	bl	800451c <drawCube>
 8003f54:	e093      	b.n	800407e <cubeJump+0x2ba>
    } else if (xPos == 0 && yPos == 0 && zPos == 7) {
 8003f56:	4b21      	ldr	r3, [pc, #132]	; (8003fdc <cubeJump+0x218>)
 8003f58:	781b      	ldrb	r3, [r3, #0]
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d118      	bne.n	8003f90 <cubeJump+0x1cc>
 8003f5e:	4b20      	ldr	r3, [pc, #128]	; (8003fe0 <cubeJump+0x21c>)
 8003f60:	781b      	ldrb	r3, [r3, #0]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d114      	bne.n	8003f90 <cubeJump+0x1cc>
 8003f66:	4b1f      	ldr	r3, [pc, #124]	; (8003fe4 <cubeJump+0x220>)
 8003f68:	781b      	ldrb	r3, [r3, #0]
 8003f6a:	2b07      	cmp	r3, #7
 8003f6c:	d110      	bne.n	8003f90 <cubeJump+0x1cc>
      drawCube(xPos, yPos, zPos + 1 - cubeSize, cubeSize);
 8003f6e:	4b1b      	ldr	r3, [pc, #108]	; (8003fdc <cubeJump+0x218>)
 8003f70:	7818      	ldrb	r0, [r3, #0]
 8003f72:	4b1b      	ldr	r3, [pc, #108]	; (8003fe0 <cubeJump+0x21c>)
 8003f74:	7819      	ldrb	r1, [r3, #0]
 8003f76:	4b1b      	ldr	r3, [pc, #108]	; (8003fe4 <cubeJump+0x220>)
 8003f78:	781a      	ldrb	r2, [r3, #0]
 8003f7a:	4b1b      	ldr	r3, [pc, #108]	; (8003fe8 <cubeJump+0x224>)
 8003f7c:	781b      	ldrb	r3, [r3, #0]
 8003f7e:	1ad3      	subs	r3, r2, r3
 8003f80:	b2db      	uxtb	r3, r3
 8003f82:	3301      	adds	r3, #1
 8003f84:	b2da      	uxtb	r2, r3
 8003f86:	4b18      	ldr	r3, [pc, #96]	; (8003fe8 <cubeJump+0x224>)
 8003f88:	781b      	ldrb	r3, [r3, #0]
 8003f8a:	f000 fac7 	bl	800451c <drawCube>
 8003f8e:	e076      	b.n	800407e <cubeJump+0x2ba>
    } else if (xPos == 7 && yPos == 7 && zPos == 0) {
 8003f90:	4b12      	ldr	r3, [pc, #72]	; (8003fdc <cubeJump+0x218>)
 8003f92:	781b      	ldrb	r3, [r3, #0]
 8003f94:	2b07      	cmp	r3, #7
 8003f96:	d12d      	bne.n	8003ff4 <cubeJump+0x230>
 8003f98:	4b11      	ldr	r3, [pc, #68]	; (8003fe0 <cubeJump+0x21c>)
 8003f9a:	781b      	ldrb	r3, [r3, #0]
 8003f9c:	2b07      	cmp	r3, #7
 8003f9e:	d129      	bne.n	8003ff4 <cubeJump+0x230>
 8003fa0:	4b10      	ldr	r3, [pc, #64]	; (8003fe4 <cubeJump+0x220>)
 8003fa2:	781b      	ldrb	r3, [r3, #0]
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d125      	bne.n	8003ff4 <cubeJump+0x230>
      drawCube(xPos + 1 - cubeSize, yPos + 1 - cubeSize, zPos, cubeSize);
 8003fa8:	4b0c      	ldr	r3, [pc, #48]	; (8003fdc <cubeJump+0x218>)
 8003faa:	781a      	ldrb	r2, [r3, #0]
 8003fac:	4b0e      	ldr	r3, [pc, #56]	; (8003fe8 <cubeJump+0x224>)
 8003fae:	781b      	ldrb	r3, [r3, #0]
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	b2db      	uxtb	r3, r3
 8003fb4:	3301      	adds	r3, #1
 8003fb6:	b2d8      	uxtb	r0, r3
 8003fb8:	4b09      	ldr	r3, [pc, #36]	; (8003fe0 <cubeJump+0x21c>)
 8003fba:	781a      	ldrb	r2, [r3, #0]
 8003fbc:	4b0a      	ldr	r3, [pc, #40]	; (8003fe8 <cubeJump+0x224>)
 8003fbe:	781b      	ldrb	r3, [r3, #0]
 8003fc0:	1ad3      	subs	r3, r2, r3
 8003fc2:	b2db      	uxtb	r3, r3
 8003fc4:	3301      	adds	r3, #1
 8003fc6:	b2d9      	uxtb	r1, r3
 8003fc8:	4b06      	ldr	r3, [pc, #24]	; (8003fe4 <cubeJump+0x220>)
 8003fca:	781a      	ldrb	r2, [r3, #0]
 8003fcc:	4b06      	ldr	r3, [pc, #24]	; (8003fe8 <cubeJump+0x224>)
 8003fce:	781b      	ldrb	r3, [r3, #0]
 8003fd0:	f000 faa4 	bl	800451c <drawCube>
 8003fd4:	e053      	b.n	800407e <cubeJump+0x2ba>
 8003fd6:	bf00      	nop
 8003fd8:	20000362 	.word	0x20000362
 8003fdc:	2000036f 	.word	0x2000036f
 8003fe0:	20000370 	.word	0x20000370
 8003fe4:	20000371 	.word	0x20000371
 8003fe8:	2000036e 	.word	0x2000036e
 8003fec:	20000178 	.word	0x20000178
 8003ff0:	20000350 	.word	0x20000350
    } else if (xPos == 0 && yPos == 7 && zPos == 7) {
 8003ff4:	4b49      	ldr	r3, [pc, #292]	; (800411c <cubeJump+0x358>)
 8003ff6:	781b      	ldrb	r3, [r3, #0]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d11e      	bne.n	800403a <cubeJump+0x276>
 8003ffc:	4b48      	ldr	r3, [pc, #288]	; (8004120 <cubeJump+0x35c>)
 8003ffe:	781b      	ldrb	r3, [r3, #0]
 8004000:	2b07      	cmp	r3, #7
 8004002:	d11a      	bne.n	800403a <cubeJump+0x276>
 8004004:	4b47      	ldr	r3, [pc, #284]	; (8004124 <cubeJump+0x360>)
 8004006:	781b      	ldrb	r3, [r3, #0]
 8004008:	2b07      	cmp	r3, #7
 800400a:	d116      	bne.n	800403a <cubeJump+0x276>
      drawCube(xPos, yPos + 1 - cubeSize, zPos + 1 - cubeSize, cubeSize);
 800400c:	4b43      	ldr	r3, [pc, #268]	; (800411c <cubeJump+0x358>)
 800400e:	7818      	ldrb	r0, [r3, #0]
 8004010:	4b43      	ldr	r3, [pc, #268]	; (8004120 <cubeJump+0x35c>)
 8004012:	781a      	ldrb	r2, [r3, #0]
 8004014:	4b44      	ldr	r3, [pc, #272]	; (8004128 <cubeJump+0x364>)
 8004016:	781b      	ldrb	r3, [r3, #0]
 8004018:	1ad3      	subs	r3, r2, r3
 800401a:	b2db      	uxtb	r3, r3
 800401c:	3301      	adds	r3, #1
 800401e:	b2d9      	uxtb	r1, r3
 8004020:	4b40      	ldr	r3, [pc, #256]	; (8004124 <cubeJump+0x360>)
 8004022:	781a      	ldrb	r2, [r3, #0]
 8004024:	4b40      	ldr	r3, [pc, #256]	; (8004128 <cubeJump+0x364>)
 8004026:	781b      	ldrb	r3, [r3, #0]
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	b2db      	uxtb	r3, r3
 800402c:	3301      	adds	r3, #1
 800402e:	b2da      	uxtb	r2, r3
 8004030:	4b3d      	ldr	r3, [pc, #244]	; (8004128 <cubeJump+0x364>)
 8004032:	781b      	ldrb	r3, [r3, #0]
 8004034:	f000 fa72 	bl	800451c <drawCube>
 8004038:	e021      	b.n	800407e <cubeJump+0x2ba>
    } else if (xPos == 7 && yPos == 0 && zPos == 7) {
 800403a:	4b38      	ldr	r3, [pc, #224]	; (800411c <cubeJump+0x358>)
 800403c:	781b      	ldrb	r3, [r3, #0]
 800403e:	2b07      	cmp	r3, #7
 8004040:	d11d      	bne.n	800407e <cubeJump+0x2ba>
 8004042:	4b37      	ldr	r3, [pc, #220]	; (8004120 <cubeJump+0x35c>)
 8004044:	781b      	ldrb	r3, [r3, #0]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d119      	bne.n	800407e <cubeJump+0x2ba>
 800404a:	4b36      	ldr	r3, [pc, #216]	; (8004124 <cubeJump+0x360>)
 800404c:	781b      	ldrb	r3, [r3, #0]
 800404e:	2b07      	cmp	r3, #7
 8004050:	d115      	bne.n	800407e <cubeJump+0x2ba>
      drawCube(xPos + 1 - cubeSize, yPos, zPos + 1 - cubeSize, cubeSize);
 8004052:	4b32      	ldr	r3, [pc, #200]	; (800411c <cubeJump+0x358>)
 8004054:	781a      	ldrb	r2, [r3, #0]
 8004056:	4b34      	ldr	r3, [pc, #208]	; (8004128 <cubeJump+0x364>)
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	1ad3      	subs	r3, r2, r3
 800405c:	b2db      	uxtb	r3, r3
 800405e:	3301      	adds	r3, #1
 8004060:	b2d8      	uxtb	r0, r3
 8004062:	4b2f      	ldr	r3, [pc, #188]	; (8004120 <cubeJump+0x35c>)
 8004064:	7819      	ldrb	r1, [r3, #0]
 8004066:	4b2f      	ldr	r3, [pc, #188]	; (8004124 <cubeJump+0x360>)
 8004068:	781a      	ldrb	r2, [r3, #0]
 800406a:	4b2f      	ldr	r3, [pc, #188]	; (8004128 <cubeJump+0x364>)
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	1ad3      	subs	r3, r2, r3
 8004070:	b2db      	uxtb	r3, r3
 8004072:	3301      	adds	r3, #1
 8004074:	b2da      	uxtb	r2, r3
 8004076:	4b2c      	ldr	r3, [pc, #176]	; (8004128 <cubeJump+0x364>)
 8004078:	781b      	ldrb	r3, [r3, #0]
 800407a:	f000 fa4f 	bl	800451c <drawCube>
    }
    if (cubeExpanding) {
 800407e:	4b2b      	ldr	r3, [pc, #172]	; (800412c <cubeJump+0x368>)
 8004080:	781b      	ldrb	r3, [r3, #0]
 8004082:	2b00      	cmp	r3, #0
 8004084:	d03a      	beq.n	80040fc <cubeJump+0x338>
      cubeSize++;
 8004086:	4b28      	ldr	r3, [pc, #160]	; (8004128 <cubeJump+0x364>)
 8004088:	781b      	ldrb	r3, [r3, #0]
 800408a:	3301      	adds	r3, #1
 800408c:	b2da      	uxtb	r2, r3
 800408e:	4b26      	ldr	r3, [pc, #152]	; (8004128 <cubeJump+0x364>)
 8004090:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 8) {
 8004092:	4b25      	ldr	r3, [pc, #148]	; (8004128 <cubeJump+0x364>)
 8004094:	781b      	ldrb	r3, [r3, #0]
 8004096:	2b08      	cmp	r3, #8
 8004098:	d13d      	bne.n	8004116 <cubeJump+0x352>
        cubeExpanding = 0;
 800409a:	4b24      	ldr	r3, [pc, #144]	; (800412c <cubeJump+0x368>)
 800409c:	2200      	movs	r2, #0
 800409e:	701a      	strb	r2, [r3, #0]
        xPos = (rand() % 2) * 7;
 80040a0:	f004 f820 	bl	80080e4 <rand>
 80040a4:	4603      	mov	r3, r0
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	f003 0301 	and.w	r3, r3, #1
 80040ac:	bfb8      	it	lt
 80040ae:	425b      	neglt	r3, r3
 80040b0:	b2db      	uxtb	r3, r3
 80040b2:	461a      	mov	r2, r3
 80040b4:	00d2      	lsls	r2, r2, #3
 80040b6:	1ad3      	subs	r3, r2, r3
 80040b8:	b2da      	uxtb	r2, r3
 80040ba:	4b18      	ldr	r3, [pc, #96]	; (800411c <cubeJump+0x358>)
 80040bc:	701a      	strb	r2, [r3, #0]
        yPos = (rand() % 2) * 7;
 80040be:	f004 f811 	bl	80080e4 <rand>
 80040c2:	4603      	mov	r3, r0
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	f003 0301 	and.w	r3, r3, #1
 80040ca:	bfb8      	it	lt
 80040cc:	425b      	neglt	r3, r3
 80040ce:	b2db      	uxtb	r3, r3
 80040d0:	461a      	mov	r2, r3
 80040d2:	00d2      	lsls	r2, r2, #3
 80040d4:	1ad3      	subs	r3, r2, r3
 80040d6:	b2da      	uxtb	r2, r3
 80040d8:	4b11      	ldr	r3, [pc, #68]	; (8004120 <cubeJump+0x35c>)
 80040da:	701a      	strb	r2, [r3, #0]
        zPos = (rand() % 2) * 7;
 80040dc:	f004 f802 	bl	80080e4 <rand>
 80040e0:	4603      	mov	r3, r0
 80040e2:	2b00      	cmp	r3, #0
 80040e4:	f003 0301 	and.w	r3, r3, #1
 80040e8:	bfb8      	it	lt
 80040ea:	425b      	neglt	r3, r3
 80040ec:	b2db      	uxtb	r3, r3
 80040ee:	461a      	mov	r2, r3
 80040f0:	00d2      	lsls	r2, r2, #3
 80040f2:	1ad3      	subs	r3, r2, r3
 80040f4:	b2da      	uxtb	r2, r3
 80040f6:	4b0b      	ldr	r3, [pc, #44]	; (8004124 <cubeJump+0x360>)
 80040f8:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 1) {
        cubeExpanding = 1;
      }
    }
  }
} //end cubeJump()
 80040fa:	e00c      	b.n	8004116 <cubeJump+0x352>
      cubeSize--;
 80040fc:	4b0a      	ldr	r3, [pc, #40]	; (8004128 <cubeJump+0x364>)
 80040fe:	781b      	ldrb	r3, [r3, #0]
 8004100:	3b01      	subs	r3, #1
 8004102:	b2da      	uxtb	r2, r3
 8004104:	4b08      	ldr	r3, [pc, #32]	; (8004128 <cubeJump+0x364>)
 8004106:	701a      	strb	r2, [r3, #0]
      if (cubeSize == 1) {
 8004108:	4b07      	ldr	r3, [pc, #28]	; (8004128 <cubeJump+0x364>)
 800410a:	781b      	ldrb	r3, [r3, #0]
 800410c:	2b01      	cmp	r3, #1
 800410e:	d102      	bne.n	8004116 <cubeJump+0x352>
        cubeExpanding = 1;
 8004110:	4b06      	ldr	r3, [pc, #24]	; (800412c <cubeJump+0x368>)
 8004112:	2201      	movs	r2, #1
 8004114:	701a      	strb	r2, [r3, #0]
} //end cubeJump()
 8004116:	bf00      	nop
 8004118:	bd80      	pop	{r7, pc}
 800411a:	bf00      	nop
 800411c:	2000036f 	.word	0x2000036f
 8004120:	20000370 	.word	0x20000370
 8004124:	20000371 	.word	0x20000371
 8004128:	2000036e 	.word	0x2000036e
 800412c:	20000178 	.word	0x20000178

08004130 <setVoxel>:
	} //end switch index_demo

} //end demo()


void setVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8004130:	b480      	push	{r7}
 8004132:	b083      	sub	sp, #12
 8004134:	af00      	add	r7, sp, #0
 8004136:	4603      	mov	r3, r0
 8004138:	71fb      	strb	r3, [r7, #7]
 800413a:	460b      	mov	r3, r1
 800413c:	71bb      	strb	r3, [r7, #6]
 800413e:	4613      	mov	r3, r2
 8004140:	717b      	strb	r3, [r7, #5]
  cube[7 - y][7 - z] |= (0x01 << x);
 8004142:	79bb      	ldrb	r3, [r7, #6]
 8004144:	f1c3 0207 	rsb	r2, r3, #7
 8004148:	797b      	ldrb	r3, [r7, #5]
 800414a:	f1c3 0307 	rsb	r3, r3, #7
 800414e:	490f      	ldr	r1, [pc, #60]	; (800418c <setVoxel+0x5c>)
 8004150:	00d2      	lsls	r2, r2, #3
 8004152:	440a      	add	r2, r1
 8004154:	4413      	add	r3, r2
 8004156:	781b      	ldrb	r3, [r3, #0]
 8004158:	b25a      	sxtb	r2, r3
 800415a:	79fb      	ldrb	r3, [r7, #7]
 800415c:	2101      	movs	r1, #1
 800415e:	fa01 f303 	lsl.w	r3, r1, r3
 8004162:	b25b      	sxtb	r3, r3
 8004164:	4313      	orrs	r3, r2
 8004166:	b259      	sxtb	r1, r3
 8004168:	79bb      	ldrb	r3, [r7, #6]
 800416a:	f1c3 0207 	rsb	r2, r3, #7
 800416e:	797b      	ldrb	r3, [r7, #5]
 8004170:	f1c3 0307 	rsb	r3, r3, #7
 8004174:	b2c8      	uxtb	r0, r1
 8004176:	4905      	ldr	r1, [pc, #20]	; (800418c <setVoxel+0x5c>)
 8004178:	00d2      	lsls	r2, r2, #3
 800417a:	440a      	add	r2, r1
 800417c:	4413      	add	r3, r2
 800417e:	4602      	mov	r2, r0
 8004180:	701a      	strb	r2, [r3, #0]
}
 8004182:	bf00      	nop
 8004184:	370c      	adds	r7, #12
 8004186:	46bd      	mov	sp, r7
 8004188:	bc80      	pop	{r7}
 800418a:	4770      	bx	lr
 800418c:	20000304 	.word	0x20000304

08004190 <clearVoxel>:

void clearVoxel(uint8_t x, uint8_t y, uint8_t z) {
 8004190:	b480      	push	{r7}
 8004192:	b083      	sub	sp, #12
 8004194:	af00      	add	r7, sp, #0
 8004196:	4603      	mov	r3, r0
 8004198:	71fb      	strb	r3, [r7, #7]
 800419a:	460b      	mov	r3, r1
 800419c:	71bb      	strb	r3, [r7, #6]
 800419e:	4613      	mov	r3, r2
 80041a0:	717b      	strb	r3, [r7, #5]
  cube[7 - y][7 - z] ^= (0x01 << x);
 80041a2:	79bb      	ldrb	r3, [r7, #6]
 80041a4:	f1c3 0207 	rsb	r2, r3, #7
 80041a8:	797b      	ldrb	r3, [r7, #5]
 80041aa:	f1c3 0307 	rsb	r3, r3, #7
 80041ae:	490f      	ldr	r1, [pc, #60]	; (80041ec <clearVoxel+0x5c>)
 80041b0:	00d2      	lsls	r2, r2, #3
 80041b2:	440a      	add	r2, r1
 80041b4:	4413      	add	r3, r2
 80041b6:	781b      	ldrb	r3, [r3, #0]
 80041b8:	b25a      	sxtb	r2, r3
 80041ba:	79fb      	ldrb	r3, [r7, #7]
 80041bc:	2101      	movs	r1, #1
 80041be:	fa01 f303 	lsl.w	r3, r1, r3
 80041c2:	b25b      	sxtb	r3, r3
 80041c4:	4053      	eors	r3, r2
 80041c6:	b259      	sxtb	r1, r3
 80041c8:	79bb      	ldrb	r3, [r7, #6]
 80041ca:	f1c3 0207 	rsb	r2, r3, #7
 80041ce:	797b      	ldrb	r3, [r7, #5]
 80041d0:	f1c3 0307 	rsb	r3, r3, #7
 80041d4:	b2c8      	uxtb	r0, r1
 80041d6:	4905      	ldr	r1, [pc, #20]	; (80041ec <clearVoxel+0x5c>)
 80041d8:	00d2      	lsls	r2, r2, #3
 80041da:	440a      	add	r2, r1
 80041dc:	4413      	add	r3, r2
 80041de:	4602      	mov	r2, r0
 80041e0:	701a      	strb	r2, [r3, #0]
}
 80041e2:	bf00      	nop
 80041e4:	370c      	adds	r7, #12
 80041e6:	46bd      	mov	sp, r7
 80041e8:	bc80      	pop	{r7}
 80041ea:	4770      	bx	lr
 80041ec:	20000304 	.word	0x20000304

080041f0 <getVoxel>:

uint8_t getVoxel(uint8_t x, uint8_t y, uint8_t z) {
 80041f0:	b480      	push	{r7}
 80041f2:	b083      	sub	sp, #12
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	4603      	mov	r3, r0
 80041f8:	71fb      	strb	r3, [r7, #7]
 80041fa:	460b      	mov	r3, r1
 80041fc:	71bb      	strb	r3, [r7, #6]
 80041fe:	4613      	mov	r3, r2
 8004200:	717b      	strb	r3, [r7, #5]
  return (cube[7 - y][7 - z] & (0x01 << x)) == (0x01 << x);
 8004202:	79bb      	ldrb	r3, [r7, #6]
 8004204:	f1c3 0207 	rsb	r2, r3, #7
 8004208:	797b      	ldrb	r3, [r7, #5]
 800420a:	f1c3 0307 	rsb	r3, r3, #7
 800420e:	490d      	ldr	r1, [pc, #52]	; (8004244 <getVoxel+0x54>)
 8004210:	00d2      	lsls	r2, r2, #3
 8004212:	440a      	add	r2, r1
 8004214:	4413      	add	r3, r2
 8004216:	781b      	ldrb	r3, [r3, #0]
 8004218:	4619      	mov	r1, r3
 800421a:	79fb      	ldrb	r3, [r7, #7]
 800421c:	2201      	movs	r2, #1
 800421e:	fa02 f303 	lsl.w	r3, r2, r3
 8004222:	ea01 0203 	and.w	r2, r1, r3
 8004226:	79fb      	ldrb	r3, [r7, #7]
 8004228:	2101      	movs	r1, #1
 800422a:	fa01 f303 	lsl.w	r3, r1, r3
 800422e:	429a      	cmp	r2, r3
 8004230:	bf0c      	ite	eq
 8004232:	2301      	moveq	r3, #1
 8004234:	2300      	movne	r3, #0
 8004236:	b2db      	uxtb	r3, r3
}
 8004238:	4618      	mov	r0, r3
 800423a:	370c      	adds	r7, #12
 800423c:	46bd      	mov	sp, r7
 800423e:	bc80      	pop	{r7}
 8004240:	4770      	bx	lr
 8004242:	bf00      	nop
 8004244:	20000304 	.word	0x20000304

08004248 <setPlane>:

void setPlane(uint8_t axis, uint8_t i) {
 8004248:	b580      	push	{r7, lr}
 800424a:	b084      	sub	sp, #16
 800424c:	af00      	add	r7, sp, #0
 800424e:	4603      	mov	r3, r0
 8004250:	460a      	mov	r2, r1
 8004252:	71fb      	strb	r3, [r7, #7]
 8004254:	4613      	mov	r3, r2
 8004256:	71bb      	strb	r3, [r7, #6]
  for (uint8_t j = 0; j < 8; j++) {
 8004258:	2300      	movs	r3, #0
 800425a:	73fb      	strb	r3, [r7, #15]
 800425c:	e028      	b.n	80042b0 <setPlane+0x68>
    for (uint8_t k = 0; k < 8; k++) {
 800425e:	2300      	movs	r3, #0
 8004260:	73bb      	strb	r3, [r7, #14]
 8004262:	e01f      	b.n	80042a4 <setPlane+0x5c>
      if (axis == XAXIS) {
 8004264:	79fb      	ldrb	r3, [r7, #7]
 8004266:	2b00      	cmp	r3, #0
 8004268:	d106      	bne.n	8004278 <setPlane+0x30>
        setVoxel(i, j, k);
 800426a:	7bba      	ldrb	r2, [r7, #14]
 800426c:	7bf9      	ldrb	r1, [r7, #15]
 800426e:	79bb      	ldrb	r3, [r7, #6]
 8004270:	4618      	mov	r0, r3
 8004272:	f7ff ff5d 	bl	8004130 <setVoxel>
 8004276:	e012      	b.n	800429e <setPlane+0x56>
      } else if (axis == YAXIS) {
 8004278:	79fb      	ldrb	r3, [r7, #7]
 800427a:	2b01      	cmp	r3, #1
 800427c:	d106      	bne.n	800428c <setPlane+0x44>
        setVoxel(j, i, k);
 800427e:	7bba      	ldrb	r2, [r7, #14]
 8004280:	79b9      	ldrb	r1, [r7, #6]
 8004282:	7bfb      	ldrb	r3, [r7, #15]
 8004284:	4618      	mov	r0, r3
 8004286:	f7ff ff53 	bl	8004130 <setVoxel>
 800428a:	e008      	b.n	800429e <setPlane+0x56>
      } else if (axis == ZAXIS) {
 800428c:	79fb      	ldrb	r3, [r7, #7]
 800428e:	2b02      	cmp	r3, #2
 8004290:	d105      	bne.n	800429e <setPlane+0x56>
        setVoxel(j, k, i);
 8004292:	79ba      	ldrb	r2, [r7, #6]
 8004294:	7bb9      	ldrb	r1, [r7, #14]
 8004296:	7bfb      	ldrb	r3, [r7, #15]
 8004298:	4618      	mov	r0, r3
 800429a:	f7ff ff49 	bl	8004130 <setVoxel>
    for (uint8_t k = 0; k < 8; k++) {
 800429e:	7bbb      	ldrb	r3, [r7, #14]
 80042a0:	3301      	adds	r3, #1
 80042a2:	73bb      	strb	r3, [r7, #14]
 80042a4:	7bbb      	ldrb	r3, [r7, #14]
 80042a6:	2b07      	cmp	r3, #7
 80042a8:	d9dc      	bls.n	8004264 <setPlane+0x1c>
  for (uint8_t j = 0; j < 8; j++) {
 80042aa:	7bfb      	ldrb	r3, [r7, #15]
 80042ac:	3301      	adds	r3, #1
 80042ae:	73fb      	strb	r3, [r7, #15]
 80042b0:	7bfb      	ldrb	r3, [r7, #15]
 80042b2:	2b07      	cmp	r3, #7
 80042b4:	d9d3      	bls.n	800425e <setPlane+0x16>
      }
    }
  }
}
 80042b6:	bf00      	nop
 80042b8:	bf00      	nop
 80042ba:	3710      	adds	r7, #16
 80042bc:	46bd      	mov	sp, r7
 80042be:	bd80      	pop	{r7, pc}

080042c0 <shift>:

void shift(uint8_t dir) {
 80042c0:	b490      	push	{r4, r7}
 80042c2:	b086      	sub	sp, #24
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	4603      	mov	r3, r0
 80042c8:	71fb      	strb	r3, [r7, #7]

  switch (dir){
 80042ca:	79fb      	ldrb	r3, [r7, #7]
 80042cc:	2b05      	cmp	r3, #5
 80042ce:	f200 811c 	bhi.w	800450a <shift+0x24a>
 80042d2:	a201      	add	r2, pc, #4	; (adr r2, 80042d8 <shift+0x18>)
 80042d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042d8:	080042f1 	.word	0x080042f1
 80042dc:	08004339 	.word	0x08004339
 80042e0:	08004445 	.word	0x08004445
 80042e4:	080044a9 	.word	0x080044a9
 80042e8:	08004381 	.word	0x08004381
 80042ec:	080043e5 	.word	0x080043e5
	  case POS_X:
		for (uint8_t y = 0; y < 8; y++) {
 80042f0:	2300      	movs	r3, #0
 80042f2:	75fb      	strb	r3, [r7, #23]
 80042f4:	e01c      	b.n	8004330 <shift+0x70>
			for (uint8_t z = 0; z < 8; z++) {
 80042f6:	2300      	movs	r3, #0
 80042f8:	75bb      	strb	r3, [r7, #22]
 80042fa:	e013      	b.n	8004324 <shift+0x64>
				cube[y][z] = cube[y][z] << 1;
 80042fc:	7dfa      	ldrb	r2, [r7, #23]
 80042fe:	7dbb      	ldrb	r3, [r7, #22]
 8004300:	4985      	ldr	r1, [pc, #532]	; (8004518 <shift+0x258>)
 8004302:	00d2      	lsls	r2, r2, #3
 8004304:	440a      	add	r2, r1
 8004306:	4413      	add	r3, r2
 8004308:	7819      	ldrb	r1, [r3, #0]
 800430a:	7dfa      	ldrb	r2, [r7, #23]
 800430c:	7dbb      	ldrb	r3, [r7, #22]
 800430e:	0049      	lsls	r1, r1, #1
 8004310:	b2c8      	uxtb	r0, r1
 8004312:	4981      	ldr	r1, [pc, #516]	; (8004518 <shift+0x258>)
 8004314:	00d2      	lsls	r2, r2, #3
 8004316:	440a      	add	r2, r1
 8004318:	4413      	add	r3, r2
 800431a:	4602      	mov	r2, r0
 800431c:	701a      	strb	r2, [r3, #0]
			for (uint8_t z = 0; z < 8; z++) {
 800431e:	7dbb      	ldrb	r3, [r7, #22]
 8004320:	3301      	adds	r3, #1
 8004322:	75bb      	strb	r3, [r7, #22]
 8004324:	7dbb      	ldrb	r3, [r7, #22]
 8004326:	2b07      	cmp	r3, #7
 8004328:	d9e8      	bls.n	80042fc <shift+0x3c>
		for (uint8_t y = 0; y < 8; y++) {
 800432a:	7dfb      	ldrb	r3, [r7, #23]
 800432c:	3301      	adds	r3, #1
 800432e:	75fb      	strb	r3, [r7, #23]
 8004330:	7dfb      	ldrb	r3, [r7, #23]
 8004332:	2b07      	cmp	r3, #7
 8004334:	d9df      	bls.n	80042f6 <shift+0x36>
			}
		}
	  break;
 8004336:	e0e9      	b.n	800450c <shift+0x24c>
	  case NEG_X:
		for (uint8_t y = 0; y < 8; y++) {
 8004338:	2300      	movs	r3, #0
 800433a:	757b      	strb	r3, [r7, #21]
 800433c:	e01c      	b.n	8004378 <shift+0xb8>
		  for (uint8_t z = 0; z < 8; z++) {
 800433e:	2300      	movs	r3, #0
 8004340:	753b      	strb	r3, [r7, #20]
 8004342:	e013      	b.n	800436c <shift+0xac>
			cube[y][z] = cube[y][z] >> 1;
 8004344:	7d7a      	ldrb	r2, [r7, #21]
 8004346:	7d3b      	ldrb	r3, [r7, #20]
 8004348:	4973      	ldr	r1, [pc, #460]	; (8004518 <shift+0x258>)
 800434a:	00d2      	lsls	r2, r2, #3
 800434c:	440a      	add	r2, r1
 800434e:	4413      	add	r3, r2
 8004350:	7819      	ldrb	r1, [r3, #0]
 8004352:	7d7a      	ldrb	r2, [r7, #21]
 8004354:	7d3b      	ldrb	r3, [r7, #20]
 8004356:	0849      	lsrs	r1, r1, #1
 8004358:	b2c8      	uxtb	r0, r1
 800435a:	496f      	ldr	r1, [pc, #444]	; (8004518 <shift+0x258>)
 800435c:	00d2      	lsls	r2, r2, #3
 800435e:	440a      	add	r2, r1
 8004360:	4413      	add	r3, r2
 8004362:	4602      	mov	r2, r0
 8004364:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8004366:	7d3b      	ldrb	r3, [r7, #20]
 8004368:	3301      	adds	r3, #1
 800436a:	753b      	strb	r3, [r7, #20]
 800436c:	7d3b      	ldrb	r3, [r7, #20]
 800436e:	2b07      	cmp	r3, #7
 8004370:	d9e8      	bls.n	8004344 <shift+0x84>
		for (uint8_t y = 0; y < 8; y++) {
 8004372:	7d7b      	ldrb	r3, [r7, #21]
 8004374:	3301      	adds	r3, #1
 8004376:	757b      	strb	r3, [r7, #21]
 8004378:	7d7b      	ldrb	r3, [r7, #21]
 800437a:	2b07      	cmp	r3, #7
 800437c:	d9df      	bls.n	800433e <shift+0x7e>
		  }
		}
	  break;
 800437e:	e0c5      	b.n	800450c <shift+0x24c>
	  case POS_Y:
		for (uint8_t y = 1; y < 8; y++) {
 8004380:	2301      	movs	r3, #1
 8004382:	74fb      	strb	r3, [r7, #19]
 8004384:	e01b      	b.n	80043be <shift+0xfe>
		  for (uint8_t z = 0; z < 8; z++) {
 8004386:	2300      	movs	r3, #0
 8004388:	74bb      	strb	r3, [r7, #18]
 800438a:	e012      	b.n	80043b2 <shift+0xf2>
			cube[y - 1][z] = cube[y][z];
 800438c:	7cf8      	ldrb	r0, [r7, #19]
 800438e:	7cb9      	ldrb	r1, [r7, #18]
 8004390:	7cfb      	ldrb	r3, [r7, #19]
 8004392:	1e5a      	subs	r2, r3, #1
 8004394:	7cbb      	ldrb	r3, [r7, #18]
 8004396:	4c60      	ldr	r4, [pc, #384]	; (8004518 <shift+0x258>)
 8004398:	00c0      	lsls	r0, r0, #3
 800439a:	4420      	add	r0, r4
 800439c:	4401      	add	r1, r0
 800439e:	7808      	ldrb	r0, [r1, #0]
 80043a0:	495d      	ldr	r1, [pc, #372]	; (8004518 <shift+0x258>)
 80043a2:	00d2      	lsls	r2, r2, #3
 80043a4:	440a      	add	r2, r1
 80043a6:	4413      	add	r3, r2
 80043a8:	4602      	mov	r2, r0
 80043aa:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 80043ac:	7cbb      	ldrb	r3, [r7, #18]
 80043ae:	3301      	adds	r3, #1
 80043b0:	74bb      	strb	r3, [r7, #18]
 80043b2:	7cbb      	ldrb	r3, [r7, #18]
 80043b4:	2b07      	cmp	r3, #7
 80043b6:	d9e9      	bls.n	800438c <shift+0xcc>
		for (uint8_t y = 1; y < 8; y++) {
 80043b8:	7cfb      	ldrb	r3, [r7, #19]
 80043ba:	3301      	adds	r3, #1
 80043bc:	74fb      	strb	r3, [r7, #19]
 80043be:	7cfb      	ldrb	r3, [r7, #19]
 80043c0:	2b07      	cmp	r3, #7
 80043c2:	d9e0      	bls.n	8004386 <shift+0xc6>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 80043c4:	2300      	movs	r3, #0
 80043c6:	747b      	strb	r3, [r7, #17]
 80043c8:	e008      	b.n	80043dc <shift+0x11c>
		  cube[7][i] = 0;
 80043ca:	7c7b      	ldrb	r3, [r7, #17]
 80043cc:	4a52      	ldr	r2, [pc, #328]	; (8004518 <shift+0x258>)
 80043ce:	4413      	add	r3, r2
 80043d0:	2200      	movs	r2, #0
 80043d2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
		for (uint8_t i = 0; i < 8; i++) {
 80043d6:	7c7b      	ldrb	r3, [r7, #17]
 80043d8:	3301      	adds	r3, #1
 80043da:	747b      	strb	r3, [r7, #17]
 80043dc:	7c7b      	ldrb	r3, [r7, #17]
 80043de:	2b07      	cmp	r3, #7
 80043e0:	d9f3      	bls.n	80043ca <shift+0x10a>
		}
	  break;
 80043e2:	e093      	b.n	800450c <shift+0x24c>
	  case NEG_Y:
		for (uint8_t y = 7; y > 0; y--) {
 80043e4:	2307      	movs	r3, #7
 80043e6:	743b      	strb	r3, [r7, #16]
 80043e8:	e01b      	b.n	8004422 <shift+0x162>
		  for (uint8_t z = 0; z < 8; z++) {
 80043ea:	2300      	movs	r3, #0
 80043ec:	73fb      	strb	r3, [r7, #15]
 80043ee:	e012      	b.n	8004416 <shift+0x156>
			cube[y][z] = cube[y - 1][z];
 80043f0:	7c3b      	ldrb	r3, [r7, #16]
 80043f2:	1e58      	subs	r0, r3, #1
 80043f4:	7bf9      	ldrb	r1, [r7, #15]
 80043f6:	7c3a      	ldrb	r2, [r7, #16]
 80043f8:	7bfb      	ldrb	r3, [r7, #15]
 80043fa:	4c47      	ldr	r4, [pc, #284]	; (8004518 <shift+0x258>)
 80043fc:	00c0      	lsls	r0, r0, #3
 80043fe:	4420      	add	r0, r4
 8004400:	4401      	add	r1, r0
 8004402:	7808      	ldrb	r0, [r1, #0]
 8004404:	4944      	ldr	r1, [pc, #272]	; (8004518 <shift+0x258>)
 8004406:	00d2      	lsls	r2, r2, #3
 8004408:	440a      	add	r2, r1
 800440a:	4413      	add	r3, r2
 800440c:	4602      	mov	r2, r0
 800440e:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 0; z < 8; z++) {
 8004410:	7bfb      	ldrb	r3, [r7, #15]
 8004412:	3301      	adds	r3, #1
 8004414:	73fb      	strb	r3, [r7, #15]
 8004416:	7bfb      	ldrb	r3, [r7, #15]
 8004418:	2b07      	cmp	r3, #7
 800441a:	d9e9      	bls.n	80043f0 <shift+0x130>
		for (uint8_t y = 7; y > 0; y--) {
 800441c:	7c3b      	ldrb	r3, [r7, #16]
 800441e:	3b01      	subs	r3, #1
 8004420:	743b      	strb	r3, [r7, #16]
 8004422:	7c3b      	ldrb	r3, [r7, #16]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d1e0      	bne.n	80043ea <shift+0x12a>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8004428:	2300      	movs	r3, #0
 800442a:	73bb      	strb	r3, [r7, #14]
 800442c:	e006      	b.n	800443c <shift+0x17c>
		  cube[0][i] = 0;
 800442e:	7bbb      	ldrb	r3, [r7, #14]
 8004430:	4a39      	ldr	r2, [pc, #228]	; (8004518 <shift+0x258>)
 8004432:	2100      	movs	r1, #0
 8004434:	54d1      	strb	r1, [r2, r3]
		for (uint8_t i = 0; i < 8; i++) {
 8004436:	7bbb      	ldrb	r3, [r7, #14]
 8004438:	3301      	adds	r3, #1
 800443a:	73bb      	strb	r3, [r7, #14]
 800443c:	7bbb      	ldrb	r3, [r7, #14]
 800443e:	2b07      	cmp	r3, #7
 8004440:	d9f5      	bls.n	800442e <shift+0x16e>
		}
	  break;
 8004442:	e063      	b.n	800450c <shift+0x24c>
	  case POS_Z:
		for (uint8_t y = 0; y < 8; y++) {
 8004444:	2300      	movs	r3, #0
 8004446:	737b      	strb	r3, [r7, #13]
 8004448:	e01b      	b.n	8004482 <shift+0x1c2>
		  for (uint8_t z = 1; z < 8; z++) {
 800444a:	2301      	movs	r3, #1
 800444c:	733b      	strb	r3, [r7, #12]
 800444e:	e012      	b.n	8004476 <shift+0x1b6>
			cube[y][z - 1] = cube[y][z];
 8004450:	7b78      	ldrb	r0, [r7, #13]
 8004452:	7b39      	ldrb	r1, [r7, #12]
 8004454:	7b7a      	ldrb	r2, [r7, #13]
 8004456:	7b3b      	ldrb	r3, [r7, #12]
 8004458:	3b01      	subs	r3, #1
 800445a:	4c2f      	ldr	r4, [pc, #188]	; (8004518 <shift+0x258>)
 800445c:	00c0      	lsls	r0, r0, #3
 800445e:	4420      	add	r0, r4
 8004460:	4401      	add	r1, r0
 8004462:	7808      	ldrb	r0, [r1, #0]
 8004464:	492c      	ldr	r1, [pc, #176]	; (8004518 <shift+0x258>)
 8004466:	00d2      	lsls	r2, r2, #3
 8004468:	440a      	add	r2, r1
 800446a:	4413      	add	r3, r2
 800446c:	4602      	mov	r2, r0
 800446e:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 1; z < 8; z++) {
 8004470:	7b3b      	ldrb	r3, [r7, #12]
 8004472:	3301      	adds	r3, #1
 8004474:	733b      	strb	r3, [r7, #12]
 8004476:	7b3b      	ldrb	r3, [r7, #12]
 8004478:	2b07      	cmp	r3, #7
 800447a:	d9e9      	bls.n	8004450 <shift+0x190>
		for (uint8_t y = 0; y < 8; y++) {
 800447c:	7b7b      	ldrb	r3, [r7, #13]
 800447e:	3301      	adds	r3, #1
 8004480:	737b      	strb	r3, [r7, #13]
 8004482:	7b7b      	ldrb	r3, [r7, #13]
 8004484:	2b07      	cmp	r3, #7
 8004486:	d9e0      	bls.n	800444a <shift+0x18a>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 8004488:	2300      	movs	r3, #0
 800448a:	72fb      	strb	r3, [r7, #11]
 800448c:	e008      	b.n	80044a0 <shift+0x1e0>
		  cube[i][7] = 0;
 800448e:	7afb      	ldrb	r3, [r7, #11]
 8004490:	4a21      	ldr	r2, [pc, #132]	; (8004518 <shift+0x258>)
 8004492:	00db      	lsls	r3, r3, #3
 8004494:	4413      	add	r3, r2
 8004496:	2200      	movs	r2, #0
 8004498:	71da      	strb	r2, [r3, #7]
		for (uint8_t i = 0; i < 8; i++) {
 800449a:	7afb      	ldrb	r3, [r7, #11]
 800449c:	3301      	adds	r3, #1
 800449e:	72fb      	strb	r3, [r7, #11]
 80044a0:	7afb      	ldrb	r3, [r7, #11]
 80044a2:	2b07      	cmp	r3, #7
 80044a4:	d9f3      	bls.n	800448e <shift+0x1ce>
		}
	  break;
 80044a6:	e031      	b.n	800450c <shift+0x24c>
	  case NEG_Z:
		for (uint8_t y = 0; y < 8; y++) {
 80044a8:	2300      	movs	r3, #0
 80044aa:	72bb      	strb	r3, [r7, #10]
 80044ac:	e01b      	b.n	80044e6 <shift+0x226>
		  for (uint8_t z = 7; z > 0; z--) {
 80044ae:	2307      	movs	r3, #7
 80044b0:	727b      	strb	r3, [r7, #9]
 80044b2:	e012      	b.n	80044da <shift+0x21a>
			cube[y][z] = cube[y][z - 1];
 80044b4:	7ab8      	ldrb	r0, [r7, #10]
 80044b6:	7a7b      	ldrb	r3, [r7, #9]
 80044b8:	1e59      	subs	r1, r3, #1
 80044ba:	7aba      	ldrb	r2, [r7, #10]
 80044bc:	7a7b      	ldrb	r3, [r7, #9]
 80044be:	4c16      	ldr	r4, [pc, #88]	; (8004518 <shift+0x258>)
 80044c0:	00c0      	lsls	r0, r0, #3
 80044c2:	4420      	add	r0, r4
 80044c4:	4401      	add	r1, r0
 80044c6:	7808      	ldrb	r0, [r1, #0]
 80044c8:	4913      	ldr	r1, [pc, #76]	; (8004518 <shift+0x258>)
 80044ca:	00d2      	lsls	r2, r2, #3
 80044cc:	440a      	add	r2, r1
 80044ce:	4413      	add	r3, r2
 80044d0:	4602      	mov	r2, r0
 80044d2:	701a      	strb	r2, [r3, #0]
		  for (uint8_t z = 7; z > 0; z--) {
 80044d4:	7a7b      	ldrb	r3, [r7, #9]
 80044d6:	3b01      	subs	r3, #1
 80044d8:	727b      	strb	r3, [r7, #9]
 80044da:	7a7b      	ldrb	r3, [r7, #9]
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d1e9      	bne.n	80044b4 <shift+0x1f4>
		for (uint8_t y = 0; y < 8; y++) {
 80044e0:	7abb      	ldrb	r3, [r7, #10]
 80044e2:	3301      	adds	r3, #1
 80044e4:	72bb      	strb	r3, [r7, #10]
 80044e6:	7abb      	ldrb	r3, [r7, #10]
 80044e8:	2b07      	cmp	r3, #7
 80044ea:	d9e0      	bls.n	80044ae <shift+0x1ee>
		  }
		}
		for (uint8_t i = 0; i < 8; i++) {
 80044ec:	2300      	movs	r3, #0
 80044ee:	723b      	strb	r3, [r7, #8]
 80044f0:	e007      	b.n	8004502 <shift+0x242>
		  cube[i][0] = 0;
 80044f2:	7a3b      	ldrb	r3, [r7, #8]
 80044f4:	4a08      	ldr	r2, [pc, #32]	; (8004518 <shift+0x258>)
 80044f6:	2100      	movs	r1, #0
 80044f8:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
		for (uint8_t i = 0; i < 8; i++) {
 80044fc:	7a3b      	ldrb	r3, [r7, #8]
 80044fe:	3301      	adds	r3, #1
 8004500:	723b      	strb	r3, [r7, #8]
 8004502:	7a3b      	ldrb	r3, [r7, #8]
 8004504:	2b07      	cmp	r3, #7
 8004506:	d9f4      	bls.n	80044f2 <shift+0x232>
		}
	  break;
 8004508:	e000      	b.n	800450c <shift+0x24c>
	  default:
	  break;
 800450a:	bf00      	nop
  } //end switch dir

} //end shift()
 800450c:	bf00      	nop
 800450e:	3718      	adds	r7, #24
 8004510:	46bd      	mov	sp, r7
 8004512:	bc90      	pop	{r4, r7}
 8004514:	4770      	bx	lr
 8004516:	bf00      	nop
 8004518:	20000304 	.word	0x20000304

0800451c <drawCube>:

void drawCube(uint8_t x, uint8_t y, uint8_t z, uint8_t s) {
 800451c:	b590      	push	{r4, r7, lr}
 800451e:	b085      	sub	sp, #20
 8004520:	af00      	add	r7, sp, #0
 8004522:	4604      	mov	r4, r0
 8004524:	4608      	mov	r0, r1
 8004526:	4611      	mov	r1, r2
 8004528:	461a      	mov	r2, r3
 800452a:	4623      	mov	r3, r4
 800452c:	71fb      	strb	r3, [r7, #7]
 800452e:	4603      	mov	r3, r0
 8004530:	71bb      	strb	r3, [r7, #6]
 8004532:	460b      	mov	r3, r1
 8004534:	717b      	strb	r3, [r7, #5]
 8004536:	4613      	mov	r3, r2
 8004538:	713b      	strb	r3, [r7, #4]
  for (uint8_t i = 0; i < s; i++) {
 800453a:	2300      	movs	r3, #0
 800453c:	73fb      	strb	r3, [r7, #15]
 800453e:	e0aa      	b.n	8004696 <drawCube+0x17a>
    setVoxel(x, y + i, z);
 8004540:	79ba      	ldrb	r2, [r7, #6]
 8004542:	7bfb      	ldrb	r3, [r7, #15]
 8004544:	4413      	add	r3, r2
 8004546:	b2d9      	uxtb	r1, r3
 8004548:	797a      	ldrb	r2, [r7, #5]
 800454a:	79fb      	ldrb	r3, [r7, #7]
 800454c:	4618      	mov	r0, r3
 800454e:	f7ff fdef 	bl	8004130 <setVoxel>
    setVoxel(x + i, y, z);
 8004552:	79fa      	ldrb	r2, [r7, #7]
 8004554:	7bfb      	ldrb	r3, [r7, #15]
 8004556:	4413      	add	r3, r2
 8004558:	b2db      	uxtb	r3, r3
 800455a:	797a      	ldrb	r2, [r7, #5]
 800455c:	79b9      	ldrb	r1, [r7, #6]
 800455e:	4618      	mov	r0, r3
 8004560:	f7ff fde6 	bl	8004130 <setVoxel>
    setVoxel(x, y, z + i);
 8004564:	797a      	ldrb	r2, [r7, #5]
 8004566:	7bfb      	ldrb	r3, [r7, #15]
 8004568:	4413      	add	r3, r2
 800456a:	b2da      	uxtb	r2, r3
 800456c:	79b9      	ldrb	r1, [r7, #6]
 800456e:	79fb      	ldrb	r3, [r7, #7]
 8004570:	4618      	mov	r0, r3
 8004572:	f7ff fddd 	bl	8004130 <setVoxel>
    setVoxel(x + s - 1, y + i, z + s - 1);
 8004576:	79fa      	ldrb	r2, [r7, #7]
 8004578:	793b      	ldrb	r3, [r7, #4]
 800457a:	4413      	add	r3, r2
 800457c:	b2db      	uxtb	r3, r3
 800457e:	3b01      	subs	r3, #1
 8004580:	b2d8      	uxtb	r0, r3
 8004582:	79ba      	ldrb	r2, [r7, #6]
 8004584:	7bfb      	ldrb	r3, [r7, #15]
 8004586:	4413      	add	r3, r2
 8004588:	b2d9      	uxtb	r1, r3
 800458a:	797a      	ldrb	r2, [r7, #5]
 800458c:	793b      	ldrb	r3, [r7, #4]
 800458e:	4413      	add	r3, r2
 8004590:	b2db      	uxtb	r3, r3
 8004592:	3b01      	subs	r3, #1
 8004594:	b2db      	uxtb	r3, r3
 8004596:	461a      	mov	r2, r3
 8004598:	f7ff fdca 	bl	8004130 <setVoxel>
    setVoxel(x + i, y + s - 1, z + s - 1);
 800459c:	79fa      	ldrb	r2, [r7, #7]
 800459e:	7bfb      	ldrb	r3, [r7, #15]
 80045a0:	4413      	add	r3, r2
 80045a2:	b2d8      	uxtb	r0, r3
 80045a4:	79ba      	ldrb	r2, [r7, #6]
 80045a6:	793b      	ldrb	r3, [r7, #4]
 80045a8:	4413      	add	r3, r2
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	3b01      	subs	r3, #1
 80045ae:	b2d9      	uxtb	r1, r3
 80045b0:	797a      	ldrb	r2, [r7, #5]
 80045b2:	793b      	ldrb	r3, [r7, #4]
 80045b4:	4413      	add	r3, r2
 80045b6:	b2db      	uxtb	r3, r3
 80045b8:	3b01      	subs	r3, #1
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	461a      	mov	r2, r3
 80045be:	f7ff fdb7 	bl	8004130 <setVoxel>
    setVoxel(x + s - 1, y + s - 1, z + i);
 80045c2:	79fa      	ldrb	r2, [r7, #7]
 80045c4:	793b      	ldrb	r3, [r7, #4]
 80045c6:	4413      	add	r3, r2
 80045c8:	b2db      	uxtb	r3, r3
 80045ca:	3b01      	subs	r3, #1
 80045cc:	b2d8      	uxtb	r0, r3
 80045ce:	79ba      	ldrb	r2, [r7, #6]
 80045d0:	793b      	ldrb	r3, [r7, #4]
 80045d2:	4413      	add	r3, r2
 80045d4:	b2db      	uxtb	r3, r3
 80045d6:	3b01      	subs	r3, #1
 80045d8:	b2d9      	uxtb	r1, r3
 80045da:	797a      	ldrb	r2, [r7, #5]
 80045dc:	7bfb      	ldrb	r3, [r7, #15]
 80045de:	4413      	add	r3, r2
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	461a      	mov	r2, r3
 80045e4:	f7ff fda4 	bl	8004130 <setVoxel>
    setVoxel(x + s - 1, y + i, z);
 80045e8:	79fa      	ldrb	r2, [r7, #7]
 80045ea:	793b      	ldrb	r3, [r7, #4]
 80045ec:	4413      	add	r3, r2
 80045ee:	b2db      	uxtb	r3, r3
 80045f0:	3b01      	subs	r3, #1
 80045f2:	b2d8      	uxtb	r0, r3
 80045f4:	79ba      	ldrb	r2, [r7, #6]
 80045f6:	7bfb      	ldrb	r3, [r7, #15]
 80045f8:	4413      	add	r3, r2
 80045fa:	b2db      	uxtb	r3, r3
 80045fc:	797a      	ldrb	r2, [r7, #5]
 80045fe:	4619      	mov	r1, r3
 8004600:	f7ff fd96 	bl	8004130 <setVoxel>
    setVoxel(x, y + i, z + s - 1);
 8004604:	79ba      	ldrb	r2, [r7, #6]
 8004606:	7bfb      	ldrb	r3, [r7, #15]
 8004608:	4413      	add	r3, r2
 800460a:	b2d9      	uxtb	r1, r3
 800460c:	797a      	ldrb	r2, [r7, #5]
 800460e:	793b      	ldrb	r3, [r7, #4]
 8004610:	4413      	add	r3, r2
 8004612:	b2db      	uxtb	r3, r3
 8004614:	3b01      	subs	r3, #1
 8004616:	b2da      	uxtb	r2, r3
 8004618:	79fb      	ldrb	r3, [r7, #7]
 800461a:	4618      	mov	r0, r3
 800461c:	f7ff fd88 	bl	8004130 <setVoxel>
    setVoxel(x + i, y + s - 1, z);
 8004620:	79fa      	ldrb	r2, [r7, #7]
 8004622:	7bfb      	ldrb	r3, [r7, #15]
 8004624:	4413      	add	r3, r2
 8004626:	b2d8      	uxtb	r0, r3
 8004628:	79ba      	ldrb	r2, [r7, #6]
 800462a:	793b      	ldrb	r3, [r7, #4]
 800462c:	4413      	add	r3, r2
 800462e:	b2db      	uxtb	r3, r3
 8004630:	3b01      	subs	r3, #1
 8004632:	b2db      	uxtb	r3, r3
 8004634:	797a      	ldrb	r2, [r7, #5]
 8004636:	4619      	mov	r1, r3
 8004638:	f7ff fd7a 	bl	8004130 <setVoxel>
    setVoxel(x + i, y, z + s - 1);
 800463c:	79fa      	ldrb	r2, [r7, #7]
 800463e:	7bfb      	ldrb	r3, [r7, #15]
 8004640:	4413      	add	r3, r2
 8004642:	b2d8      	uxtb	r0, r3
 8004644:	797a      	ldrb	r2, [r7, #5]
 8004646:	793b      	ldrb	r3, [r7, #4]
 8004648:	4413      	add	r3, r2
 800464a:	b2db      	uxtb	r3, r3
 800464c:	3b01      	subs	r3, #1
 800464e:	b2da      	uxtb	r2, r3
 8004650:	79bb      	ldrb	r3, [r7, #6]
 8004652:	4619      	mov	r1, r3
 8004654:	f7ff fd6c 	bl	8004130 <setVoxel>
    setVoxel(x + s - 1, y, z + i);
 8004658:	79fa      	ldrb	r2, [r7, #7]
 800465a:	793b      	ldrb	r3, [r7, #4]
 800465c:	4413      	add	r3, r2
 800465e:	b2db      	uxtb	r3, r3
 8004660:	3b01      	subs	r3, #1
 8004662:	b2d8      	uxtb	r0, r3
 8004664:	797a      	ldrb	r2, [r7, #5]
 8004666:	7bfb      	ldrb	r3, [r7, #15]
 8004668:	4413      	add	r3, r2
 800466a:	b2da      	uxtb	r2, r3
 800466c:	79bb      	ldrb	r3, [r7, #6]
 800466e:	4619      	mov	r1, r3
 8004670:	f7ff fd5e 	bl	8004130 <setVoxel>
    setVoxel(x, y + s - 1, z + i);
 8004674:	79ba      	ldrb	r2, [r7, #6]
 8004676:	793b      	ldrb	r3, [r7, #4]
 8004678:	4413      	add	r3, r2
 800467a:	b2db      	uxtb	r3, r3
 800467c:	3b01      	subs	r3, #1
 800467e:	b2d9      	uxtb	r1, r3
 8004680:	797a      	ldrb	r2, [r7, #5]
 8004682:	7bfb      	ldrb	r3, [r7, #15]
 8004684:	4413      	add	r3, r2
 8004686:	b2da      	uxtb	r2, r3
 8004688:	79fb      	ldrb	r3, [r7, #7]
 800468a:	4618      	mov	r0, r3
 800468c:	f7ff fd50 	bl	8004130 <setVoxel>
  for (uint8_t i = 0; i < s; i++) {
 8004690:	7bfb      	ldrb	r3, [r7, #15]
 8004692:	3301      	adds	r3, #1
 8004694:	73fb      	strb	r3, [r7, #15]
 8004696:	7bfa      	ldrb	r2, [r7, #15]
 8004698:	793b      	ldrb	r3, [r7, #4]
 800469a:	429a      	cmp	r2, r3
 800469c:	f4ff af50 	bcc.w	8004540 <drawCube+0x24>
  }
} //end drawCube()
 80046a0:	bf00      	nop
 80046a2:	bf00      	nop
 80046a4:	3714      	adds	r7, #20
 80046a6:	46bd      	mov	sp, r7
 80046a8:	bd90      	pop	{r4, r7, pc}
	...

080046ac <lightCube>:

void lightCube() {
 80046ac:	b480      	push	{r7}
 80046ae:	b083      	sub	sp, #12
 80046b0:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 8; i++) {
 80046b2:	2300      	movs	r3, #0
 80046b4:	71fb      	strb	r3, [r7, #7]
 80046b6:	e013      	b.n	80046e0 <lightCube+0x34>
    for (uint8_t j = 0; j < 8; j++) {
 80046b8:	2300      	movs	r3, #0
 80046ba:	71bb      	strb	r3, [r7, #6]
 80046bc:	e00a      	b.n	80046d4 <lightCube+0x28>
      cube[i][j] = 0xFF;
 80046be:	79fa      	ldrb	r2, [r7, #7]
 80046c0:	79bb      	ldrb	r3, [r7, #6]
 80046c2:	490c      	ldr	r1, [pc, #48]	; (80046f4 <lightCube+0x48>)
 80046c4:	00d2      	lsls	r2, r2, #3
 80046c6:	440a      	add	r2, r1
 80046c8:	4413      	add	r3, r2
 80046ca:	22ff      	movs	r2, #255	; 0xff
 80046cc:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 8; j++) {
 80046ce:	79bb      	ldrb	r3, [r7, #6]
 80046d0:	3301      	adds	r3, #1
 80046d2:	71bb      	strb	r3, [r7, #6]
 80046d4:	79bb      	ldrb	r3, [r7, #6]
 80046d6:	2b07      	cmp	r3, #7
 80046d8:	d9f1      	bls.n	80046be <lightCube+0x12>
  for (uint8_t i = 0; i < 8; i++) {
 80046da:	79fb      	ldrb	r3, [r7, #7]
 80046dc:	3301      	adds	r3, #1
 80046de:	71fb      	strb	r3, [r7, #7]
 80046e0:	79fb      	ldrb	r3, [r7, #7]
 80046e2:	2b07      	cmp	r3, #7
 80046e4:	d9e8      	bls.n	80046b8 <lightCube+0xc>
    }
  }
} //end lightCube()
 80046e6:	bf00      	nop
 80046e8:	bf00      	nop
 80046ea:	370c      	adds	r7, #12
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bc80      	pop	{r7}
 80046f0:	4770      	bx	lr
 80046f2:	bf00      	nop
 80046f4:	20000304 	.word	0x20000304

080046f8 <clearCube>:

void clearCube(void) {
 80046f8:	b480      	push	{r7}
 80046fa:	b083      	sub	sp, #12
 80046fc:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < 8; i++) {
 80046fe:	2300      	movs	r3, #0
 8004700:	71fb      	strb	r3, [r7, #7]
 8004702:	e013      	b.n	800472c <clearCube+0x34>
    for (uint8_t j = 0; j < 8; j++) {
 8004704:	2300      	movs	r3, #0
 8004706:	71bb      	strb	r3, [r7, #6]
 8004708:	e00a      	b.n	8004720 <clearCube+0x28>
      cube[i][j] = 0;
 800470a:	79fa      	ldrb	r2, [r7, #7]
 800470c:	79bb      	ldrb	r3, [r7, #6]
 800470e:	490c      	ldr	r1, [pc, #48]	; (8004740 <clearCube+0x48>)
 8004710:	00d2      	lsls	r2, r2, #3
 8004712:	440a      	add	r2, r1
 8004714:	4413      	add	r3, r2
 8004716:	2200      	movs	r2, #0
 8004718:	701a      	strb	r2, [r3, #0]
    for (uint8_t j = 0; j < 8; j++) {
 800471a:	79bb      	ldrb	r3, [r7, #6]
 800471c:	3301      	adds	r3, #1
 800471e:	71bb      	strb	r3, [r7, #6]
 8004720:	79bb      	ldrb	r3, [r7, #6]
 8004722:	2b07      	cmp	r3, #7
 8004724:	d9f1      	bls.n	800470a <clearCube+0x12>
  for (uint8_t i = 0; i < 8; i++) {
 8004726:	79fb      	ldrb	r3, [r7, #7]
 8004728:	3301      	adds	r3, #1
 800472a:	71fb      	strb	r3, [r7, #7]
 800472c:	79fb      	ldrb	r3, [r7, #7]
 800472e:	2b07      	cmp	r3, #7
 8004730:	d9e8      	bls.n	8004704 <clearCube+0xc>
    }
  }
} //end clearCube()
 8004732:	bf00      	nop
 8004734:	bf00      	nop
 8004736:	370c      	adds	r7, #12
 8004738:	46bd      	mov	sp, r7
 800473a:	bc80      	pop	{r7}
 800473c:	4770      	bx	lr
 800473e:	bf00      	nop
 8004740:	20000304 	.word	0x20000304

08004744 <HAL_TIM_PeriodElapsedCallback>:


void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 8004744:	b480      	push	{r7}
 8004746:	b083      	sub	sp, #12
 8004748:	af00      	add	r7, sp, #0
 800474a:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004754:	d102      	bne.n	800475c <HAL_TIM_PeriodElapsedCallback+0x18>
		flag_nextLevel = 1;
 8004756:	4b08      	ldr	r3, [pc, #32]	; (8004778 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8004758:	2201      	movs	r2, #1
 800475a:	701a      	strb	r2, [r3, #0]
	}
	if(htim->Instance == TIM3){
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a06      	ldr	r2, [pc, #24]	; (800477c <HAL_TIM_PeriodElapsedCallback+0x38>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d102      	bne.n	800476c <HAL_TIM_PeriodElapsedCallback+0x28>
		flag_tim3 = 1;
 8004766:	4b06      	ldr	r3, [pc, #24]	; (8004780 <HAL_TIM_PeriodElapsedCallback+0x3c>)
 8004768:	2201      	movs	r2, #1
 800476a:	701a      	strb	r2, [r3, #0]
	}
}
 800476c:	bf00      	nop
 800476e:	370c      	adds	r7, #12
 8004770:	46bd      	mov	sp, r7
 8004772:	bc80      	pop	{r7}
 8004774:	4770      	bx	lr
 8004776:	bf00      	nop
 8004778:	2000034e 	.word	0x2000034e
 800477c:	40000400 	.word	0x40000400
 8004780:	20000363 	.word	0x20000363

08004784 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8004784:	b480      	push	{r7}
 8004786:	b083      	sub	sp, #12
 8004788:	af00      	add	r7, sp, #0
 800478a:	6078      	str	r0, [r7, #4]
	flag_uart = 1;
 800478c:	4b03      	ldr	r3, [pc, #12]	; (800479c <HAL_UART_RxCpltCallback+0x18>)
 800478e:	2201      	movs	r2, #1
 8004790:	701a      	strb	r2, [r3, #0]
}
 8004792:	bf00      	nop
 8004794:	370c      	adds	r7, #12
 8004796:	46bd      	mov	sp, r7
 8004798:	bc80      	pop	{r7}
 800479a:	4770      	bx	lr
 800479c:	20000365 	.word	0x20000365

080047a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80047a0:	b480      	push	{r7}
 80047a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 80047a4:	bf00      	nop
 80047a6:	46bd      	mov	sp, r7
 80047a8:	bc80      	pop	{r7}
 80047aa:	4770      	bx	lr

080047ac <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80047ac:	b580      	push	{r7, lr}
 80047ae:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80047b0:	4b18      	ldr	r3, [pc, #96]	; (8004814 <MX_SPI1_Init+0x68>)
 80047b2:	4a19      	ldr	r2, [pc, #100]	; (8004818 <MX_SPI1_Init+0x6c>)
 80047b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80047b6:	4b17      	ldr	r3, [pc, #92]	; (8004814 <MX_SPI1_Init+0x68>)
 80047b8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80047bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_1LINE;
 80047be:	4b15      	ldr	r3, [pc, #84]	; (8004814 <MX_SPI1_Init+0x68>)
 80047c0:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80047c4:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80047c6:	4b13      	ldr	r3, [pc, #76]	; (8004814 <MX_SPI1_Init+0x68>)
 80047c8:	2200      	movs	r2, #0
 80047ca:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80047cc:	4b11      	ldr	r3, [pc, #68]	; (8004814 <MX_SPI1_Init+0x68>)
 80047ce:	2200      	movs	r2, #0
 80047d0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80047d2:	4b10      	ldr	r3, [pc, #64]	; (8004814 <MX_SPI1_Init+0x68>)
 80047d4:	2200      	movs	r2, #0
 80047d6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80047d8:	4b0e      	ldr	r3, [pc, #56]	; (8004814 <MX_SPI1_Init+0x68>)
 80047da:	f44f 7200 	mov.w	r2, #512	; 0x200
 80047de:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 80047e0:	4b0c      	ldr	r3, [pc, #48]	; (8004814 <MX_SPI1_Init+0x68>)
 80047e2:	2230      	movs	r2, #48	; 0x30
 80047e4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80047e6:	4b0b      	ldr	r3, [pc, #44]	; (8004814 <MX_SPI1_Init+0x68>)
 80047e8:	2200      	movs	r2, #0
 80047ea:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80047ec:	4b09      	ldr	r3, [pc, #36]	; (8004814 <MX_SPI1_Init+0x68>)
 80047ee:	2200      	movs	r2, #0
 80047f0:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047f2:	4b08      	ldr	r3, [pc, #32]	; (8004814 <MX_SPI1_Init+0x68>)
 80047f4:	2200      	movs	r2, #0
 80047f6:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80047f8:	4b06      	ldr	r3, [pc, #24]	; (8004814 <MX_SPI1_Init+0x68>)
 80047fa:	220a      	movs	r2, #10
 80047fc:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80047fe:	4805      	ldr	r0, [pc, #20]	; (8004814 <MX_SPI1_Init+0x68>)
 8004800:	f002 f870 	bl	80068e4 <HAL_SPI_Init>
 8004804:	4603      	mov	r3, r0
 8004806:	2b00      	cmp	r3, #0
 8004808:	d001      	beq.n	800480e <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 800480a:	f7ff ffc9 	bl	80047a0 <Error_Handler>
  }

}
 800480e:	bf00      	nop
 8004810:	bd80      	pop	{r7, pc}
 8004812:	bf00      	nop
 8004814:	200004c4 	.word	0x200004c4
 8004818:	40013000 	.word	0x40013000

0800481c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b088      	sub	sp, #32
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004824:	f107 0310 	add.w	r3, r7, #16
 8004828:	2200      	movs	r2, #0
 800482a:	601a      	str	r2, [r3, #0]
 800482c:	605a      	str	r2, [r3, #4]
 800482e:	609a      	str	r2, [r3, #8]
 8004830:	60da      	str	r2, [r3, #12]
  if(spiHandle->Instance==SPI1)
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	4a15      	ldr	r2, [pc, #84]	; (800488c <HAL_SPI_MspInit+0x70>)
 8004838:	4293      	cmp	r3, r2
 800483a:	d123      	bne.n	8004884 <HAL_SPI_MspInit+0x68>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800483c:	4b14      	ldr	r3, [pc, #80]	; (8004890 <HAL_SPI_MspInit+0x74>)
 800483e:	699b      	ldr	r3, [r3, #24]
 8004840:	4a13      	ldr	r2, [pc, #76]	; (8004890 <HAL_SPI_MspInit+0x74>)
 8004842:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004846:	6193      	str	r3, [r2, #24]
 8004848:	4b11      	ldr	r3, [pc, #68]	; (8004890 <HAL_SPI_MspInit+0x74>)
 800484a:	699b      	ldr	r3, [r3, #24]
 800484c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004850:	60fb      	str	r3, [r7, #12]
 8004852:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004854:	4b0e      	ldr	r3, [pc, #56]	; (8004890 <HAL_SPI_MspInit+0x74>)
 8004856:	699b      	ldr	r3, [r3, #24]
 8004858:	4a0d      	ldr	r2, [pc, #52]	; (8004890 <HAL_SPI_MspInit+0x74>)
 800485a:	f043 0304 	orr.w	r3, r3, #4
 800485e:	6193      	str	r3, [r2, #24]
 8004860:	4b0b      	ldr	r3, [pc, #44]	; (8004890 <HAL_SPI_MspInit+0x74>)
 8004862:	699b      	ldr	r3, [r3, #24]
 8004864:	f003 0304 	and.w	r3, r3, #4
 8004868:	60bb      	str	r3, [r7, #8]
 800486a:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800486c:	23a0      	movs	r3, #160	; 0xa0
 800486e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004870:	2302      	movs	r3, #2
 8004872:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004874:	2303      	movs	r3, #3
 8004876:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004878:	f107 0310 	add.w	r3, r7, #16
 800487c:	4619      	mov	r1, r3
 800487e:	4805      	ldr	r0, [pc, #20]	; (8004894 <HAL_SPI_MspInit+0x78>)
 8004880:	f001 f868 	bl	8005954 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8004884:	bf00      	nop
 8004886:	3720      	adds	r7, #32
 8004888:	46bd      	mov	sp, r7
 800488a:	bd80      	pop	{r7, pc}
 800488c:	40013000 	.word	0x40013000
 8004890:	40021000 	.word	0x40021000
 8004894:	40010800 	.word	0x40010800

08004898 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004898:	b480      	push	{r7}
 800489a:	b085      	sub	sp, #20
 800489c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800489e:	4b15      	ldr	r3, [pc, #84]	; (80048f4 <HAL_MspInit+0x5c>)
 80048a0:	699b      	ldr	r3, [r3, #24]
 80048a2:	4a14      	ldr	r2, [pc, #80]	; (80048f4 <HAL_MspInit+0x5c>)
 80048a4:	f043 0301 	orr.w	r3, r3, #1
 80048a8:	6193      	str	r3, [r2, #24]
 80048aa:	4b12      	ldr	r3, [pc, #72]	; (80048f4 <HAL_MspInit+0x5c>)
 80048ac:	699b      	ldr	r3, [r3, #24]
 80048ae:	f003 0301 	and.w	r3, r3, #1
 80048b2:	60bb      	str	r3, [r7, #8]
 80048b4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80048b6:	4b0f      	ldr	r3, [pc, #60]	; (80048f4 <HAL_MspInit+0x5c>)
 80048b8:	69db      	ldr	r3, [r3, #28]
 80048ba:	4a0e      	ldr	r2, [pc, #56]	; (80048f4 <HAL_MspInit+0x5c>)
 80048bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80048c0:	61d3      	str	r3, [r2, #28]
 80048c2:	4b0c      	ldr	r3, [pc, #48]	; (80048f4 <HAL_MspInit+0x5c>)
 80048c4:	69db      	ldr	r3, [r3, #28]
 80048c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80048ca:	607b      	str	r3, [r7, #4]
 80048cc:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80048ce:	4b0a      	ldr	r3, [pc, #40]	; (80048f8 <HAL_MspInit+0x60>)
 80048d0:	685b      	ldr	r3, [r3, #4]
 80048d2:	60fb      	str	r3, [r7, #12]
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80048da:	60fb      	str	r3, [r7, #12]
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80048e2:	60fb      	str	r3, [r7, #12]
 80048e4:	4a04      	ldr	r2, [pc, #16]	; (80048f8 <HAL_MspInit+0x60>)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80048ea:	bf00      	nop
 80048ec:	3714      	adds	r7, #20
 80048ee:	46bd      	mov	sp, r7
 80048f0:	bc80      	pop	{r7}
 80048f2:	4770      	bx	lr
 80048f4:	40021000 	.word	0x40021000
 80048f8:	40010000 	.word	0x40010000

080048fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80048fc:	b480      	push	{r7}
 80048fe:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004900:	bf00      	nop
 8004902:	46bd      	mov	sp, r7
 8004904:	bc80      	pop	{r7}
 8004906:	4770      	bx	lr

08004908 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004908:	b580      	push	{r7, lr}
 800490a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, 0);
 800490c:	2200      	movs	r2, #0
 800490e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8004912:	4802      	ldr	r0, [pc, #8]	; (800491c <HardFault_Handler+0x14>)
 8004914:	f001 f9b9 	bl	8005c8a <HAL_GPIO_WritePin>
  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004918:	e7fe      	b.n	8004918 <HardFault_Handler+0x10>
 800491a:	bf00      	nop
 800491c:	40011000 	.word	0x40011000

08004920 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004920:	b480      	push	{r7}
 8004922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004924:	e7fe      	b.n	8004924 <MemManage_Handler+0x4>

08004926 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004926:	b480      	push	{r7}
 8004928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800492a:	e7fe      	b.n	800492a <BusFault_Handler+0x4>

0800492c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800492c:	b480      	push	{r7}
 800492e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004930:	e7fe      	b.n	8004930 <UsageFault_Handler+0x4>

08004932 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004932:	b480      	push	{r7}
 8004934:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004936:	bf00      	nop
 8004938:	46bd      	mov	sp, r7
 800493a:	bc80      	pop	{r7}
 800493c:	4770      	bx	lr

0800493e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800493e:	b480      	push	{r7}
 8004940:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004942:	bf00      	nop
 8004944:	46bd      	mov	sp, r7
 8004946:	bc80      	pop	{r7}
 8004948:	4770      	bx	lr

0800494a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800494a:	b480      	push	{r7}
 800494c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800494e:	bf00      	nop
 8004950:	46bd      	mov	sp, r7
 8004952:	bc80      	pop	{r7}
 8004954:	4770      	bx	lr

08004956 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004956:	b580      	push	{r7, lr}
 8004958:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800495a:	f000 faab 	bl	8004eb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800495e:	bf00      	nop
 8004960:	bd80      	pop	{r7, pc}
	...

08004964 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8004968:	4802      	ldr	r0, [pc, #8]	; (8004974 <TIM2_IRQHandler+0x10>)
 800496a:	f002 fac3 	bl	8006ef4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800496e:	bf00      	nop
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	20000520 	.word	0x20000520

08004978 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8004978:	b580      	push	{r7, lr}
 800497a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800497c:	4802      	ldr	r0, [pc, #8]	; (8004988 <TIM3_IRQHandler+0x10>)
 800497e:	f002 fab9 	bl	8006ef4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8004982:	bf00      	nop
 8004984:	bd80      	pop	{r7, pc}
 8004986:	bf00      	nop
 8004988:	20000568 	.word	0x20000568

0800498c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8004990:	4802      	ldr	r0, [pc, #8]	; (800499c <USART1_IRQHandler+0x10>)
 8004992:	f002 fe85 	bl	80076a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8004996:	bf00      	nop
 8004998:	bd80      	pop	{r7, pc}
 800499a:	bf00      	nop
 800499c:	200005b0 	.word	0x200005b0

080049a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80049a0:	b480      	push	{r7}
 80049a2:	af00      	add	r7, sp, #0
	return 1;
 80049a4:	2301      	movs	r3, #1
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bc80      	pop	{r7}
 80049ac:	4770      	bx	lr

080049ae <_kill>:

int _kill(int pid, int sig)
{
 80049ae:	b580      	push	{r7, lr}
 80049b0:	b082      	sub	sp, #8
 80049b2:	af00      	add	r7, sp, #0
 80049b4:	6078      	str	r0, [r7, #4]
 80049b6:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80049b8:	f003 fa50 	bl	8007e5c <__errno>
 80049bc:	4603      	mov	r3, r0
 80049be:	2216      	movs	r2, #22
 80049c0:	601a      	str	r2, [r3, #0]
	return -1;
 80049c2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80049c6:	4618      	mov	r0, r3
 80049c8:	3708      	adds	r7, #8
 80049ca:	46bd      	mov	sp, r7
 80049cc:	bd80      	pop	{r7, pc}

080049ce <_exit>:

void _exit (int status)
{
 80049ce:	b580      	push	{r7, lr}
 80049d0:	b082      	sub	sp, #8
 80049d2:	af00      	add	r7, sp, #0
 80049d4:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80049d6:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80049da:	6878      	ldr	r0, [r7, #4]
 80049dc:	f7ff ffe7 	bl	80049ae <_kill>
	while (1) {}		/* Make sure we hang here */
 80049e0:	e7fe      	b.n	80049e0 <_exit+0x12>

080049e2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80049e2:	b580      	push	{r7, lr}
 80049e4:	b086      	sub	sp, #24
 80049e6:	af00      	add	r7, sp, #0
 80049e8:	60f8      	str	r0, [r7, #12]
 80049ea:	60b9      	str	r1, [r7, #8]
 80049ec:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80049ee:	2300      	movs	r3, #0
 80049f0:	617b      	str	r3, [r7, #20]
 80049f2:	e00a      	b.n	8004a0a <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80049f4:	f3af 8000 	nop.w
 80049f8:	4601      	mov	r1, r0
 80049fa:	68bb      	ldr	r3, [r7, #8]
 80049fc:	1c5a      	adds	r2, r3, #1
 80049fe:	60ba      	str	r2, [r7, #8]
 8004a00:	b2ca      	uxtb	r2, r1
 8004a02:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a04:	697b      	ldr	r3, [r7, #20]
 8004a06:	3301      	adds	r3, #1
 8004a08:	617b      	str	r3, [r7, #20]
 8004a0a:	697a      	ldr	r2, [r7, #20]
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	429a      	cmp	r2, r3
 8004a10:	dbf0      	blt.n	80049f4 <_read+0x12>
	}

return len;
 8004a12:	687b      	ldr	r3, [r7, #4]
}
 8004a14:	4618      	mov	r0, r3
 8004a16:	3718      	adds	r7, #24
 8004a18:	46bd      	mov	sp, r7
 8004a1a:	bd80      	pop	{r7, pc}

08004a1c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004a1c:	b580      	push	{r7, lr}
 8004a1e:	b086      	sub	sp, #24
 8004a20:	af00      	add	r7, sp, #0
 8004a22:	60f8      	str	r0, [r7, #12]
 8004a24:	60b9      	str	r1, [r7, #8]
 8004a26:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a28:	2300      	movs	r3, #0
 8004a2a:	617b      	str	r3, [r7, #20]
 8004a2c:	e009      	b.n	8004a42 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004a2e:	68bb      	ldr	r3, [r7, #8]
 8004a30:	1c5a      	adds	r2, r3, #1
 8004a32:	60ba      	str	r2, [r7, #8]
 8004a34:	781b      	ldrb	r3, [r3, #0]
 8004a36:	4618      	mov	r0, r3
 8004a38:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004a3c:	697b      	ldr	r3, [r7, #20]
 8004a3e:	3301      	adds	r3, #1
 8004a40:	617b      	str	r3, [r7, #20]
 8004a42:	697a      	ldr	r2, [r7, #20]
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	429a      	cmp	r2, r3
 8004a48:	dbf1      	blt.n	8004a2e <_write+0x12>
	}
	return len;
 8004a4a:	687b      	ldr	r3, [r7, #4]
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3718      	adds	r7, #24
 8004a50:	46bd      	mov	sp, r7
 8004a52:	bd80      	pop	{r7, pc}

08004a54 <_close>:

int _close(int file)
{
 8004a54:	b480      	push	{r7}
 8004a56:	b083      	sub	sp, #12
 8004a58:	af00      	add	r7, sp, #0
 8004a5a:	6078      	str	r0, [r7, #4]
	return -1;
 8004a5c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8004a60:	4618      	mov	r0, r3
 8004a62:	370c      	adds	r7, #12
 8004a64:	46bd      	mov	sp, r7
 8004a66:	bc80      	pop	{r7}
 8004a68:	4770      	bx	lr

08004a6a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004a6a:	b480      	push	{r7}
 8004a6c:	b083      	sub	sp, #12
 8004a6e:	af00      	add	r7, sp, #0
 8004a70:	6078      	str	r0, [r7, #4]
 8004a72:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004a7a:	605a      	str	r2, [r3, #4]
	return 0;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	370c      	adds	r7, #12
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bc80      	pop	{r7}
 8004a86:	4770      	bx	lr

08004a88 <_isatty>:

int _isatty(int file)
{
 8004a88:	b480      	push	{r7}
 8004a8a:	b083      	sub	sp, #12
 8004a8c:	af00      	add	r7, sp, #0
 8004a8e:	6078      	str	r0, [r7, #4]
	return 1;
 8004a90:	2301      	movs	r3, #1
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	370c      	adds	r7, #12
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bc80      	pop	{r7}
 8004a9a:	4770      	bx	lr

08004a9c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004a9c:	b480      	push	{r7}
 8004a9e:	b085      	sub	sp, #20
 8004aa0:	af00      	add	r7, sp, #0
 8004aa2:	60f8      	str	r0, [r7, #12]
 8004aa4:	60b9      	str	r1, [r7, #8]
 8004aa6:	607a      	str	r2, [r7, #4]
	return 0;
 8004aa8:	2300      	movs	r3, #0
}
 8004aaa:	4618      	mov	r0, r3
 8004aac:	3714      	adds	r7, #20
 8004aae:	46bd      	mov	sp, r7
 8004ab0:	bc80      	pop	{r7}
 8004ab2:	4770      	bx	lr

08004ab4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004ab4:	b580      	push	{r7, lr}
 8004ab6:	b086      	sub	sp, #24
 8004ab8:	af00      	add	r7, sp, #0
 8004aba:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004abc:	4a14      	ldr	r2, [pc, #80]	; (8004b10 <_sbrk+0x5c>)
 8004abe:	4b15      	ldr	r3, [pc, #84]	; (8004b14 <_sbrk+0x60>)
 8004ac0:	1ad3      	subs	r3, r2, r3
 8004ac2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004ac4:	697b      	ldr	r3, [r7, #20]
 8004ac6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004ac8:	4b13      	ldr	r3, [pc, #76]	; (8004b18 <_sbrk+0x64>)
 8004aca:	681b      	ldr	r3, [r3, #0]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d102      	bne.n	8004ad6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004ad0:	4b11      	ldr	r3, [pc, #68]	; (8004b18 <_sbrk+0x64>)
 8004ad2:	4a12      	ldr	r2, [pc, #72]	; (8004b1c <_sbrk+0x68>)
 8004ad4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004ad6:	4b10      	ldr	r3, [pc, #64]	; (8004b18 <_sbrk+0x64>)
 8004ad8:	681a      	ldr	r2, [r3, #0]
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4413      	add	r3, r2
 8004ade:	693a      	ldr	r2, [r7, #16]
 8004ae0:	429a      	cmp	r2, r3
 8004ae2:	d207      	bcs.n	8004af4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004ae4:	f003 f9ba 	bl	8007e5c <__errno>
 8004ae8:	4603      	mov	r3, r0
 8004aea:	220c      	movs	r2, #12
 8004aec:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004aee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004af2:	e009      	b.n	8004b08 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004af4:	4b08      	ldr	r3, [pc, #32]	; (8004b18 <_sbrk+0x64>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004afa:	4b07      	ldr	r3, [pc, #28]	; (8004b18 <_sbrk+0x64>)
 8004afc:	681a      	ldr	r2, [r3, #0]
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	4413      	add	r3, r2
 8004b02:	4a05      	ldr	r2, [pc, #20]	; (8004b18 <_sbrk+0x64>)
 8004b04:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004b06:	68fb      	ldr	r3, [r7, #12]
}
 8004b08:	4618      	mov	r0, r3
 8004b0a:	3718      	adds	r7, #24
 8004b0c:	46bd      	mov	sp, r7
 8004b0e:	bd80      	pop	{r7, pc}
 8004b10:	20005000 	.word	0x20005000
 8004b14:	00000400 	.word	0x00000400
 8004b18:	2000051c 	.word	0x2000051c
 8004b1c:	20000608 	.word	0x20000608

08004b20 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8004b20:	b480      	push	{r7}
 8004b22:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004b24:	bf00      	nop
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bc80      	pop	{r7}
 8004b2a:	4770      	bx	lr

08004b2c <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim3;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	b086      	sub	sp, #24
 8004b30:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004b32:	f107 0308 	add.w	r3, r7, #8
 8004b36:	2200      	movs	r2, #0
 8004b38:	601a      	str	r2, [r3, #0]
 8004b3a:	605a      	str	r2, [r3, #4]
 8004b3c:	609a      	str	r2, [r3, #8]
 8004b3e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004b40:	463b      	mov	r3, r7
 8004b42:	2200      	movs	r2, #0
 8004b44:	601a      	str	r2, [r3, #0]
 8004b46:	605a      	str	r2, [r3, #4]

  htim2.Instance = TIM2;
 8004b48:	4b1d      	ldr	r3, [pc, #116]	; (8004bc0 <MX_TIM2_Init+0x94>)
 8004b4a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004b4e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 225-1;
 8004b50:	4b1b      	ldr	r3, [pc, #108]	; (8004bc0 <MX_TIM2_Init+0x94>)
 8004b52:	22e0      	movs	r2, #224	; 0xe0
 8004b54:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b56:	4b1a      	ldr	r3, [pc, #104]	; (8004bc0 <MX_TIM2_Init+0x94>)
 8004b58:	2200      	movs	r2, #0
 8004b5a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8004b5c:	4b18      	ldr	r3, [pc, #96]	; (8004bc0 <MX_TIM2_Init+0x94>)
 8004b5e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004b62:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004b64:	4b16      	ldr	r3, [pc, #88]	; (8004bc0 <MX_TIM2_Init+0x94>)
 8004b66:	2200      	movs	r2, #0
 8004b68:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004b6a:	4b15      	ldr	r3, [pc, #84]	; (8004bc0 <MX_TIM2_Init+0x94>)
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004b70:	4813      	ldr	r0, [pc, #76]	; (8004bc0 <MX_TIM2_Init+0x94>)
 8004b72:	f002 f91d 	bl	8006db0 <HAL_TIM_Base_Init>
 8004b76:	4603      	mov	r3, r0
 8004b78:	2b00      	cmp	r3, #0
 8004b7a:	d001      	beq.n	8004b80 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8004b7c:	f7ff fe10 	bl	80047a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004b80:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004b84:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004b86:	f107 0308 	add.w	r3, r7, #8
 8004b8a:	4619      	mov	r1, r3
 8004b8c:	480c      	ldr	r0, [pc, #48]	; (8004bc0 <MX_TIM2_Init+0x94>)
 8004b8e:	f002 fab9 	bl	8007104 <HAL_TIM_ConfigClockSource>
 8004b92:	4603      	mov	r3, r0
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d001      	beq.n	8004b9c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8004b98:	f7ff fe02 	bl	80047a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004b9c:	2300      	movs	r3, #0
 8004b9e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004ba0:	2300      	movs	r3, #0
 8004ba2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004ba4:	463b      	mov	r3, r7
 8004ba6:	4619      	mov	r1, r3
 8004ba8:	4805      	ldr	r0, [pc, #20]	; (8004bc0 <MX_TIM2_Init+0x94>)
 8004baa:	f002 fc8b 	bl	80074c4 <HAL_TIMEx_MasterConfigSynchronization>
 8004bae:	4603      	mov	r3, r0
 8004bb0:	2b00      	cmp	r3, #0
 8004bb2:	d001      	beq.n	8004bb8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8004bb4:	f7ff fdf4 	bl	80047a0 <Error_Handler>
  }

}
 8004bb8:	bf00      	nop
 8004bba:	3718      	adds	r7, #24
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}
 8004bc0:	20000520 	.word	0x20000520

08004bc4 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b086      	sub	sp, #24
 8004bc8:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004bca:	f107 0308 	add.w	r3, r7, #8
 8004bce:	2200      	movs	r2, #0
 8004bd0:	601a      	str	r2, [r3, #0]
 8004bd2:	605a      	str	r2, [r3, #4]
 8004bd4:	609a      	str	r2, [r3, #8]
 8004bd6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004bd8:	463b      	mov	r3, r7
 8004bda:	2200      	movs	r2, #0
 8004bdc:	601a      	str	r2, [r3, #0]
 8004bde:	605a      	str	r2, [r3, #4]

  htim3.Instance = TIM3;
 8004be0:	4b1d      	ldr	r3, [pc, #116]	; (8004c58 <MX_TIM3_Init+0x94>)
 8004be2:	4a1e      	ldr	r2, [pc, #120]	; (8004c5c <MX_TIM3_Init+0x98>)
 8004be4:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 720-1;
 8004be6:	4b1c      	ldr	r3, [pc, #112]	; (8004c58 <MX_TIM3_Init+0x94>)
 8004be8:	f240 22cf 	movw	r2, #719	; 0x2cf
 8004bec:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004bee:	4b1a      	ldr	r3, [pc, #104]	; (8004c58 <MX_TIM3_Init+0x94>)
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1000-1;
 8004bf4:	4b18      	ldr	r3, [pc, #96]	; (8004c58 <MX_TIM3_Init+0x94>)
 8004bf6:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004bfa:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004bfc:	4b16      	ldr	r3, [pc, #88]	; (8004c58 <MX_TIM3_Init+0x94>)
 8004bfe:	2200      	movs	r2, #0
 8004c00:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c02:	4b15      	ldr	r3, [pc, #84]	; (8004c58 <MX_TIM3_Init+0x94>)
 8004c04:	2200      	movs	r2, #0
 8004c06:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004c08:	4813      	ldr	r0, [pc, #76]	; (8004c58 <MX_TIM3_Init+0x94>)
 8004c0a:	f002 f8d1 	bl	8006db0 <HAL_TIM_Base_Init>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	2b00      	cmp	r3, #0
 8004c12:	d001      	beq.n	8004c18 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8004c14:	f7ff fdc4 	bl	80047a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004c18:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8004c1c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004c1e:	f107 0308 	add.w	r3, r7, #8
 8004c22:	4619      	mov	r1, r3
 8004c24:	480c      	ldr	r0, [pc, #48]	; (8004c58 <MX_TIM3_Init+0x94>)
 8004c26:	f002 fa6d 	bl	8007104 <HAL_TIM_ConfigClockSource>
 8004c2a:	4603      	mov	r3, r0
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d001      	beq.n	8004c34 <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8004c30:	f7ff fdb6 	bl	80047a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c34:	2300      	movs	r3, #0
 8004c36:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c38:	2300      	movs	r3, #0
 8004c3a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004c3c:	463b      	mov	r3, r7
 8004c3e:	4619      	mov	r1, r3
 8004c40:	4805      	ldr	r0, [pc, #20]	; (8004c58 <MX_TIM3_Init+0x94>)
 8004c42:	f002 fc3f 	bl	80074c4 <HAL_TIMEx_MasterConfigSynchronization>
 8004c46:	4603      	mov	r3, r0
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d001      	beq.n	8004c50 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8004c4c:	f7ff fda8 	bl	80047a0 <Error_Handler>
  }

}
 8004c50:	bf00      	nop
 8004c52:	3718      	adds	r7, #24
 8004c54:	46bd      	mov	sp, r7
 8004c56:	bd80      	pop	{r7, pc}
 8004c58:	20000568 	.word	0x20000568
 8004c5c:	40000400 	.word	0x40000400

08004c60 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004c60:	b580      	push	{r7, lr}
 8004c62:	b084      	sub	sp, #16
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c70:	d114      	bne.n	8004c9c <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004c72:	4b19      	ldr	r3, [pc, #100]	; (8004cd8 <HAL_TIM_Base_MspInit+0x78>)
 8004c74:	69db      	ldr	r3, [r3, #28]
 8004c76:	4a18      	ldr	r2, [pc, #96]	; (8004cd8 <HAL_TIM_Base_MspInit+0x78>)
 8004c78:	f043 0301 	orr.w	r3, r3, #1
 8004c7c:	61d3      	str	r3, [r2, #28]
 8004c7e:	4b16      	ldr	r3, [pc, #88]	; (8004cd8 <HAL_TIM_Base_MspInit+0x78>)
 8004c80:	69db      	ldr	r3, [r3, #28]
 8004c82:	f003 0301 	and.w	r3, r3, #1
 8004c86:	60fb      	str	r3, [r7, #12]
 8004c88:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004c8a:	2200      	movs	r2, #0
 8004c8c:	2100      	movs	r1, #0
 8004c8e:	201c      	movs	r0, #28
 8004c90:	f000 fd79 	bl	8005786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8004c94:	201c      	movs	r0, #28
 8004c96:	f000 fd92 	bl	80057be <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8004c9a:	e018      	b.n	8004cce <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM3)
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	4a0e      	ldr	r2, [pc, #56]	; (8004cdc <HAL_TIM_Base_MspInit+0x7c>)
 8004ca2:	4293      	cmp	r3, r2
 8004ca4:	d113      	bne.n	8004cce <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004ca6:	4b0c      	ldr	r3, [pc, #48]	; (8004cd8 <HAL_TIM_Base_MspInit+0x78>)
 8004ca8:	69db      	ldr	r3, [r3, #28]
 8004caa:	4a0b      	ldr	r2, [pc, #44]	; (8004cd8 <HAL_TIM_Base_MspInit+0x78>)
 8004cac:	f043 0302 	orr.w	r3, r3, #2
 8004cb0:	61d3      	str	r3, [r2, #28]
 8004cb2:	4b09      	ldr	r3, [pc, #36]	; (8004cd8 <HAL_TIM_Base_MspInit+0x78>)
 8004cb4:	69db      	ldr	r3, [r3, #28]
 8004cb6:	f003 0302 	and.w	r3, r3, #2
 8004cba:	60bb      	str	r3, [r7, #8]
 8004cbc:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004cbe:	2200      	movs	r2, #0
 8004cc0:	2100      	movs	r1, #0
 8004cc2:	201d      	movs	r0, #29
 8004cc4:	f000 fd5f 	bl	8005786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004cc8:	201d      	movs	r0, #29
 8004cca:	f000 fd78 	bl	80057be <HAL_NVIC_EnableIRQ>
}
 8004cce:	bf00      	nop
 8004cd0:	3710      	adds	r7, #16
 8004cd2:	46bd      	mov	sp, r7
 8004cd4:	bd80      	pop	{r7, pc}
 8004cd6:	bf00      	nop
 8004cd8:	40021000 	.word	0x40021000
 8004cdc:	40000400 	.word	0x40000400

08004ce0 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8004ce0:	b580      	push	{r7, lr}
 8004ce2:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8004ce4:	4b11      	ldr	r3, [pc, #68]	; (8004d2c <MX_USART1_UART_Init+0x4c>)
 8004ce6:	4a12      	ldr	r2, [pc, #72]	; (8004d30 <MX_USART1_UART_Init+0x50>)
 8004ce8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8004cea:	4b10      	ldr	r3, [pc, #64]	; (8004d2c <MX_USART1_UART_Init+0x4c>)
 8004cec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8004cf0:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004cf2:	4b0e      	ldr	r3, [pc, #56]	; (8004d2c <MX_USART1_UART_Init+0x4c>)
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8004cf8:	4b0c      	ldr	r3, [pc, #48]	; (8004d2c <MX_USART1_UART_Init+0x4c>)
 8004cfa:	2200      	movs	r2, #0
 8004cfc:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004cfe:	4b0b      	ldr	r3, [pc, #44]	; (8004d2c <MX_USART1_UART_Init+0x4c>)
 8004d00:	2200      	movs	r2, #0
 8004d02:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004d04:	4b09      	ldr	r3, [pc, #36]	; (8004d2c <MX_USART1_UART_Init+0x4c>)
 8004d06:	220c      	movs	r2, #12
 8004d08:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004d0a:	4b08      	ldr	r3, [pc, #32]	; (8004d2c <MX_USART1_UART_Init+0x4c>)
 8004d0c:	2200      	movs	r2, #0
 8004d0e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004d10:	4b06      	ldr	r3, [pc, #24]	; (8004d2c <MX_USART1_UART_Init+0x4c>)
 8004d12:	2200      	movs	r2, #0
 8004d14:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004d16:	4805      	ldr	r0, [pc, #20]	; (8004d2c <MX_USART1_UART_Init+0x4c>)
 8004d18:	f002 fc44 	bl	80075a4 <HAL_UART_Init>
 8004d1c:	4603      	mov	r3, r0
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d001      	beq.n	8004d26 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8004d22:	f7ff fd3d 	bl	80047a0 <Error_Handler>
  }

}
 8004d26:	bf00      	nop
 8004d28:	bd80      	pop	{r7, pc}
 8004d2a:	bf00      	nop
 8004d2c:	200005b0 	.word	0x200005b0
 8004d30:	40013800 	.word	0x40013800

08004d34 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b088      	sub	sp, #32
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004d3c:	f107 0310 	add.w	r3, r7, #16
 8004d40:	2200      	movs	r2, #0
 8004d42:	601a      	str	r2, [r3, #0]
 8004d44:	605a      	str	r2, [r3, #4]
 8004d46:	609a      	str	r2, [r3, #8]
 8004d48:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	4a20      	ldr	r2, [pc, #128]	; (8004dd0 <HAL_UART_MspInit+0x9c>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d139      	bne.n	8004dc8 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8004d54:	4b1f      	ldr	r3, [pc, #124]	; (8004dd4 <HAL_UART_MspInit+0xa0>)
 8004d56:	699b      	ldr	r3, [r3, #24]
 8004d58:	4a1e      	ldr	r2, [pc, #120]	; (8004dd4 <HAL_UART_MspInit+0xa0>)
 8004d5a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d5e:	6193      	str	r3, [r2, #24]
 8004d60:	4b1c      	ldr	r3, [pc, #112]	; (8004dd4 <HAL_UART_MspInit+0xa0>)
 8004d62:	699b      	ldr	r3, [r3, #24]
 8004d64:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d68:	60fb      	str	r3, [r7, #12]
 8004d6a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d6c:	4b19      	ldr	r3, [pc, #100]	; (8004dd4 <HAL_UART_MspInit+0xa0>)
 8004d6e:	699b      	ldr	r3, [r3, #24]
 8004d70:	4a18      	ldr	r2, [pc, #96]	; (8004dd4 <HAL_UART_MspInit+0xa0>)
 8004d72:	f043 0304 	orr.w	r3, r3, #4
 8004d76:	6193      	str	r3, [r2, #24]
 8004d78:	4b16      	ldr	r3, [pc, #88]	; (8004dd4 <HAL_UART_MspInit+0xa0>)
 8004d7a:	699b      	ldr	r3, [r3, #24]
 8004d7c:	f003 0304 	and.w	r3, r3, #4
 8004d80:	60bb      	str	r3, [r7, #8]
 8004d82:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8004d84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004d88:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d8a:	2302      	movs	r3, #2
 8004d8c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004d8e:	2303      	movs	r3, #3
 8004d90:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d92:	f107 0310 	add.w	r3, r7, #16
 8004d96:	4619      	mov	r1, r3
 8004d98:	480f      	ldr	r0, [pc, #60]	; (8004dd8 <HAL_UART_MspInit+0xa4>)
 8004d9a:	f000 fddb 	bl	8005954 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8004d9e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004da2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004da4:	2300      	movs	r3, #0
 8004da6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004da8:	2300      	movs	r3, #0
 8004daa:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004dac:	f107 0310 	add.w	r3, r7, #16
 8004db0:	4619      	mov	r1, r3
 8004db2:	4809      	ldr	r0, [pc, #36]	; (8004dd8 <HAL_UART_MspInit+0xa4>)
 8004db4:	f000 fdce 	bl	8005954 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8004db8:	2200      	movs	r2, #0
 8004dba:	2100      	movs	r1, #0
 8004dbc:	2025      	movs	r0, #37	; 0x25
 8004dbe:	f000 fce2 	bl	8005786 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8004dc2:	2025      	movs	r0, #37	; 0x25
 8004dc4:	f000 fcfb 	bl	80057be <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8004dc8:	bf00      	nop
 8004dca:	3720      	adds	r7, #32
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	bd80      	pop	{r7, pc}
 8004dd0:	40013800 	.word	0x40013800
 8004dd4:	40021000 	.word	0x40021000
 8004dd8:	40010800 	.word	0x40010800

08004ddc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004ddc:	480c      	ldr	r0, [pc, #48]	; (8004e10 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004dde:	490d      	ldr	r1, [pc, #52]	; (8004e14 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004de0:	4a0d      	ldr	r2, [pc, #52]	; (8004e18 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004de2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004de4:	e002      	b.n	8004dec <LoopCopyDataInit>

08004de6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004de6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004de8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004dea:	3304      	adds	r3, #4

08004dec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004dec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004dee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004df0:	d3f9      	bcc.n	8004de6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004df2:	4a0a      	ldr	r2, [pc, #40]	; (8004e1c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004df4:	4c0a      	ldr	r4, [pc, #40]	; (8004e20 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004df6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004df8:	e001      	b.n	8004dfe <LoopFillZerobss>

08004dfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004dfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004dfc:	3204      	adds	r2, #4

08004dfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004dfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004e00:	d3fb      	bcc.n	8004dfa <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004e02:	f7ff fe8d 	bl	8004b20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004e06:	f003 f82f 	bl	8007e68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8004e0a:	f7fd fd81 	bl	8002910 <main>
  bx lr
 8004e0e:	4770      	bx	lr
  ldr r0, =_sdata
 8004e10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004e14:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8004e18:	08009140 	.word	0x08009140
  ldr r2, =_sbss
 8004e1c:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 8004e20:	20000608 	.word	0x20000608

08004e24 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004e24:	e7fe      	b.n	8004e24 <ADC1_2_IRQHandler>
	...

08004e28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004e28:	b580      	push	{r7, lr}
 8004e2a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004e2c:	4b08      	ldr	r3, [pc, #32]	; (8004e50 <HAL_Init+0x28>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	4a07      	ldr	r2, [pc, #28]	; (8004e50 <HAL_Init+0x28>)
 8004e32:	f043 0310 	orr.w	r3, r3, #16
 8004e36:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004e38:	2003      	movs	r0, #3
 8004e3a:	f000 fc99 	bl	8005770 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004e3e:	2000      	movs	r0, #0
 8004e40:	f000 f808 	bl	8004e54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004e44:	f7ff fd28 	bl	8004898 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004e48:	2300      	movs	r3, #0
}
 8004e4a:	4618      	mov	r0, r3
 8004e4c:	bd80      	pop	{r7, pc}
 8004e4e:	bf00      	nop
 8004e50:	40022000 	.word	0x40022000

08004e54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b082      	sub	sp, #8
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004e5c:	4b12      	ldr	r3, [pc, #72]	; (8004ea8 <HAL_InitTick+0x54>)
 8004e5e:	681a      	ldr	r2, [r3, #0]
 8004e60:	4b12      	ldr	r3, [pc, #72]	; (8004eac <HAL_InitTick+0x58>)
 8004e62:	781b      	ldrb	r3, [r3, #0]
 8004e64:	4619      	mov	r1, r3
 8004e66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004e6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8004e6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004e72:	4618      	mov	r0, r3
 8004e74:	f000 fcb1 	bl	80057da <HAL_SYSTICK_Config>
 8004e78:	4603      	mov	r3, r0
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d001      	beq.n	8004e82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004e7e:	2301      	movs	r3, #1
 8004e80:	e00e      	b.n	8004ea0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004e82:	687b      	ldr	r3, [r7, #4]
 8004e84:	2b0f      	cmp	r3, #15
 8004e86:	d80a      	bhi.n	8004e9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004e88:	2200      	movs	r2, #0
 8004e8a:	6879      	ldr	r1, [r7, #4]
 8004e8c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004e90:	f000 fc79 	bl	8005786 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004e94:	4a06      	ldr	r2, [pc, #24]	; (8004eb0 <HAL_InitTick+0x5c>)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	e000      	b.n	8004ea0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004e9e:	2301      	movs	r3, #1
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3708      	adds	r7, #8
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}
 8004ea8:	2000017c 	.word	0x2000017c
 8004eac:	20000184 	.word	0x20000184
 8004eb0:	20000180 	.word	0x20000180

08004eb4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004eb4:	b480      	push	{r7}
 8004eb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004eb8:	4b05      	ldr	r3, [pc, #20]	; (8004ed0 <HAL_IncTick+0x1c>)
 8004eba:	781b      	ldrb	r3, [r3, #0]
 8004ebc:	461a      	mov	r2, r3
 8004ebe:	4b05      	ldr	r3, [pc, #20]	; (8004ed4 <HAL_IncTick+0x20>)
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	4413      	add	r3, r2
 8004ec4:	4a03      	ldr	r2, [pc, #12]	; (8004ed4 <HAL_IncTick+0x20>)
 8004ec6:	6013      	str	r3, [r2, #0]
}
 8004ec8:	bf00      	nop
 8004eca:	46bd      	mov	sp, r7
 8004ecc:	bc80      	pop	{r7}
 8004ece:	4770      	bx	lr
 8004ed0:	20000184 	.word	0x20000184
 8004ed4:	200005f4 	.word	0x200005f4

08004ed8 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004ed8:	b480      	push	{r7}
 8004eda:	af00      	add	r7, sp, #0
  return uwTick;
 8004edc:	4b02      	ldr	r3, [pc, #8]	; (8004ee8 <HAL_GetTick+0x10>)
 8004ede:	681b      	ldr	r3, [r3, #0]
}
 8004ee0:	4618      	mov	r0, r3
 8004ee2:	46bd      	mov	sp, r7
 8004ee4:	bc80      	pop	{r7}
 8004ee6:	4770      	bx	lr
 8004ee8:	200005f4 	.word	0x200005f4

08004eec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b084      	sub	sp, #16
 8004ef0:	af00      	add	r7, sp, #0
 8004ef2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004ef4:	f7ff fff0 	bl	8004ed8 <HAL_GetTick>
 8004ef8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004f04:	d005      	beq.n	8004f12 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004f06:	4b0a      	ldr	r3, [pc, #40]	; (8004f30 <HAL_Delay+0x44>)
 8004f08:	781b      	ldrb	r3, [r3, #0]
 8004f0a:	461a      	mov	r2, r3
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	4413      	add	r3, r2
 8004f10:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004f12:	bf00      	nop
 8004f14:	f7ff ffe0 	bl	8004ed8 <HAL_GetTick>
 8004f18:	4602      	mov	r2, r0
 8004f1a:	68bb      	ldr	r3, [r7, #8]
 8004f1c:	1ad3      	subs	r3, r2, r3
 8004f1e:	68fa      	ldr	r2, [r7, #12]
 8004f20:	429a      	cmp	r2, r3
 8004f22:	d8f7      	bhi.n	8004f14 <HAL_Delay+0x28>
  {
  }
}
 8004f24:	bf00      	nop
 8004f26:	bf00      	nop
 8004f28:	3710      	adds	r7, #16
 8004f2a:	46bd      	mov	sp, r7
 8004f2c:	bd80      	pop	{r7, pc}
 8004f2e:	bf00      	nop
 8004f30:	20000184 	.word	0x20000184

08004f34 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8004f34:	b580      	push	{r7, lr}
 8004f36:	b086      	sub	sp, #24
 8004f38:	af00      	add	r7, sp, #0
 8004f3a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f3c:	2300      	movs	r3, #0
 8004f3e:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8004f40:	2300      	movs	r3, #0
 8004f42:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8004f44:	2300      	movs	r3, #0
 8004f46:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8004f48:	2300      	movs	r3, #0
 8004f4a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d101      	bne.n	8004f56 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	e0be      	b.n	80050d4 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	689b      	ldr	r3, [r3, #8]
 8004f5a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f60:	2b00      	cmp	r3, #0
 8004f62:	d109      	bne.n	8004f78 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2200      	movs	r2, #0
 8004f68:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	2200      	movs	r2, #0
 8004f6e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f7fb f972 	bl	800025c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8004f78:	6878      	ldr	r0, [r7, #4]
 8004f7a:	f000 faeb 	bl	8005554 <ADC_ConversionStop_Disable>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f86:	f003 0310 	and.w	r3, r3, #16
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	f040 8099 	bne.w	80050c2 <HAL_ADC_Init+0x18e>
 8004f90:	7dfb      	ldrb	r3, [r7, #23]
 8004f92:	2b00      	cmp	r3, #0
 8004f94:	f040 8095 	bne.w	80050c2 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f9c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8004fa0:	f023 0302 	bic.w	r3, r3, #2
 8004fa4:	f043 0202 	orr.w	r2, r3, #2
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004fb4:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	7b1b      	ldrb	r3, [r3, #12]
 8004fba:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8004fbc:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8004fbe:	68ba      	ldr	r2, [r7, #8]
 8004fc0:	4313      	orrs	r3, r2
 8004fc2:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	689b      	ldr	r3, [r3, #8]
 8004fc8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004fcc:	d003      	beq.n	8004fd6 <HAL_ADC_Init+0xa2>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	2b01      	cmp	r3, #1
 8004fd4:	d102      	bne.n	8004fdc <HAL_ADC_Init+0xa8>
 8004fd6:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004fda:	e000      	b.n	8004fde <HAL_ADC_Init+0xaa>
 8004fdc:	2300      	movs	r3, #0
 8004fde:	693a      	ldr	r2, [r7, #16]
 8004fe0:	4313      	orrs	r3, r2
 8004fe2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	7d1b      	ldrb	r3, [r3, #20]
 8004fe8:	2b01      	cmp	r3, #1
 8004fea:	d119      	bne.n	8005020 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	7b1b      	ldrb	r3, [r3, #12]
 8004ff0:	2b00      	cmp	r3, #0
 8004ff2:	d109      	bne.n	8005008 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	699b      	ldr	r3, [r3, #24]
 8004ff8:	3b01      	subs	r3, #1
 8004ffa:	035a      	lsls	r2, r3, #13
 8004ffc:	693b      	ldr	r3, [r7, #16]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8005004:	613b      	str	r3, [r7, #16]
 8005006:	e00b      	b.n	8005020 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800500c:	f043 0220 	orr.w	r2, r3, #32
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005018:	f043 0201 	orr.w	r2, r3, #1
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	685b      	ldr	r3, [r3, #4]
 8005026:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	693a      	ldr	r2, [r7, #16]
 8005030:	430a      	orrs	r2, r1
 8005032:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	689a      	ldr	r2, [r3, #8]
 800503a:	4b28      	ldr	r3, [pc, #160]	; (80050dc <HAL_ADC_Init+0x1a8>)
 800503c:	4013      	ands	r3, r2
 800503e:	687a      	ldr	r2, [r7, #4]
 8005040:	6812      	ldr	r2, [r2, #0]
 8005042:	68b9      	ldr	r1, [r7, #8]
 8005044:	430b      	orrs	r3, r1
 8005046:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005050:	d003      	beq.n	800505a <HAL_ADC_Init+0x126>
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	689b      	ldr	r3, [r3, #8]
 8005056:	2b01      	cmp	r3, #1
 8005058:	d104      	bne.n	8005064 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	691b      	ldr	r3, [r3, #16]
 800505e:	3b01      	subs	r3, #1
 8005060:	051b      	lsls	r3, r3, #20
 8005062:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800506a:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	68fa      	ldr	r2, [r7, #12]
 8005074:	430a      	orrs	r2, r1
 8005076:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	689a      	ldr	r2, [r3, #8]
 800507e:	4b18      	ldr	r3, [pc, #96]	; (80050e0 <HAL_ADC_Init+0x1ac>)
 8005080:	4013      	ands	r3, r2
 8005082:	68ba      	ldr	r2, [r7, #8]
 8005084:	429a      	cmp	r2, r3
 8005086:	d10b      	bne.n	80050a0 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	2200      	movs	r2, #0
 800508c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005092:	f023 0303 	bic.w	r3, r3, #3
 8005096:	f043 0201 	orr.w	r2, r3, #1
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800509e:	e018      	b.n	80050d2 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050a4:	f023 0312 	bic.w	r3, r3, #18
 80050a8:	f043 0210 	orr.w	r2, r3, #16
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80050b4:	f043 0201 	orr.w	r2, r3, #1
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 80050bc:	2301      	movs	r3, #1
 80050be:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80050c0:	e007      	b.n	80050d2 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80050c6:	f043 0210 	orr.w	r2, r3, #16
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80050d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3718      	adds	r7, #24
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}
 80050dc:	ffe1f7fd 	.word	0xffe1f7fd
 80050e0:	ff1f0efe 	.word	0xff1f0efe

080050e4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b084      	sub	sp, #16
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80050ec:	2300      	movs	r3, #0
 80050ee:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80050f6:	2b01      	cmp	r3, #1
 80050f8:	d101      	bne.n	80050fe <HAL_ADC_Start+0x1a>
 80050fa:	2302      	movs	r3, #2
 80050fc:	e098      	b.n	8005230 <HAL_ADC_Start+0x14c>
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	2201      	movs	r2, #1
 8005102:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8005106:	6878      	ldr	r0, [r7, #4]
 8005108:	f000 f9ca 	bl	80054a0 <ADC_Enable>
 800510c:	4603      	mov	r3, r0
 800510e:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8005110:	7bfb      	ldrb	r3, [r7, #15]
 8005112:	2b00      	cmp	r3, #0
 8005114:	f040 8087 	bne.w	8005226 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800511c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005120:	f023 0301 	bic.w	r3, r3, #1
 8005124:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	4a41      	ldr	r2, [pc, #260]	; (8005238 <HAL_ADC_Start+0x154>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d105      	bne.n	8005142 <HAL_ADC_Start+0x5e>
 8005136:	4b41      	ldr	r3, [pc, #260]	; (800523c <HAL_ADC_Start+0x158>)
 8005138:	685b      	ldr	r3, [r3, #4]
 800513a:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800513e:	2b00      	cmp	r3, #0
 8005140:	d115      	bne.n	800516e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005146:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	685b      	ldr	r3, [r3, #4]
 8005154:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005158:	2b00      	cmp	r3, #0
 800515a:	d026      	beq.n	80051aa <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005160:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8005164:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800516c:	e01d      	b.n	80051aa <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005172:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	4a2f      	ldr	r2, [pc, #188]	; (800523c <HAL_ADC_Start+0x158>)
 8005180:	4293      	cmp	r3, r2
 8005182:	d004      	beq.n	800518e <HAL_ADC_Start+0xaa>
 8005184:	687b      	ldr	r3, [r7, #4]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	4a2b      	ldr	r2, [pc, #172]	; (8005238 <HAL_ADC_Start+0x154>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d10d      	bne.n	80051aa <HAL_ADC_Start+0xc6>
 800518e:	4b2b      	ldr	r3, [pc, #172]	; (800523c <HAL_ADC_Start+0x158>)
 8005190:	685b      	ldr	r3, [r3, #4]
 8005192:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005196:	2b00      	cmp	r3, #0
 8005198:	d007      	beq.n	80051aa <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800519e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80051a2:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051ae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d006      	beq.n	80051c4 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051ba:	f023 0206 	bic.w	r2, r3, #6
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	62da      	str	r2, [r3, #44]	; 0x2c
 80051c2:	e002      	b.n	80051ca <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2200      	movs	r2, #0
 80051c8:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	2200      	movs	r2, #0
 80051ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f06f 0202 	mvn.w	r2, #2
 80051da:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	689b      	ldr	r3, [r3, #8]
 80051e2:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80051e6:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80051ea:	d113      	bne.n	8005214 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80051f0:	4a11      	ldr	r2, [pc, #68]	; (8005238 <HAL_ADC_Start+0x154>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d105      	bne.n	8005202 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80051f6:	4b11      	ldr	r3, [pc, #68]	; (800523c <HAL_ADC_Start+0x158>)
 80051f8:	685b      	ldr	r3, [r3, #4]
 80051fa:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d108      	bne.n	8005214 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	689a      	ldr	r2, [r3, #8]
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8005210:	609a      	str	r2, [r3, #8]
 8005212:	e00c      	b.n	800522e <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	681b      	ldr	r3, [r3, #0]
 8005218:	689a      	ldr	r2, [r3, #8]
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8005222:	609a      	str	r2, [r3, #8]
 8005224:	e003      	b.n	800522e <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2200      	movs	r2, #0
 800522a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 800522e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005230:	4618      	mov	r0, r3
 8005232:	3710      	adds	r7, #16
 8005234:	46bd      	mov	sp, r7
 8005236:	bd80      	pop	{r7, pc}
 8005238:	40012800 	.word	0x40012800
 800523c:	40012400 	.word	0x40012400

08005240 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8005240:	b580      	push	{r7, lr}
 8005242:	b084      	sub	sp, #16
 8005244:	af00      	add	r7, sp, #0
 8005246:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005248:	2300      	movs	r3, #0
 800524a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005252:	2b01      	cmp	r3, #1
 8005254:	d101      	bne.n	800525a <HAL_ADC_Stop+0x1a>
 8005256:	2302      	movs	r3, #2
 8005258:	e01a      	b.n	8005290 <HAL_ADC_Stop+0x50>
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	2201      	movs	r2, #1
 800525e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	f000 f976 	bl	8005554 <ADC_ConversionStop_Disable>
 8005268:	4603      	mov	r3, r0
 800526a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800526c:	7bfb      	ldrb	r3, [r7, #15]
 800526e:	2b00      	cmp	r3, #0
 8005270:	d109      	bne.n	8005286 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005276:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800527a:	f023 0301 	bic.w	r3, r3, #1
 800527e:	f043 0201 	orr.w	r2, r3, #1
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800528e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005290:	4618      	mov	r0, r3
 8005292:	3710      	adds	r7, #16
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}

08005298 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8005298:	b480      	push	{r7}
 800529a:	b083      	sub	sp, #12
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	681b      	ldr	r3, [r3, #0]
 80052a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80052a6:	4618      	mov	r0, r3
 80052a8:	370c      	adds	r7, #12
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bc80      	pop	{r7}
 80052ae:	4770      	bx	lr

080052b0 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80052b0:	b480      	push	{r7}
 80052b2:	b085      	sub	sp, #20
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80052ba:	2300      	movs	r3, #0
 80052bc:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 80052be:	2300      	movs	r3, #0
 80052c0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80052c8:	2b01      	cmp	r3, #1
 80052ca:	d101      	bne.n	80052d0 <HAL_ADC_ConfigChannel+0x20>
 80052cc:	2302      	movs	r3, #2
 80052ce:	e0dc      	b.n	800548a <HAL_ADC_ConfigChannel+0x1da>
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2201      	movs	r2, #1
 80052d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80052d8:	683b      	ldr	r3, [r7, #0]
 80052da:	685b      	ldr	r3, [r3, #4]
 80052dc:	2b06      	cmp	r3, #6
 80052de:	d81c      	bhi.n	800531a <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80052e6:	683b      	ldr	r3, [r7, #0]
 80052e8:	685a      	ldr	r2, [r3, #4]
 80052ea:	4613      	mov	r3, r2
 80052ec:	009b      	lsls	r3, r3, #2
 80052ee:	4413      	add	r3, r2
 80052f0:	3b05      	subs	r3, #5
 80052f2:	221f      	movs	r2, #31
 80052f4:	fa02 f303 	lsl.w	r3, r2, r3
 80052f8:	43db      	mvns	r3, r3
 80052fa:	4019      	ands	r1, r3
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	6818      	ldr	r0, [r3, #0]
 8005300:	683b      	ldr	r3, [r7, #0]
 8005302:	685a      	ldr	r2, [r3, #4]
 8005304:	4613      	mov	r3, r2
 8005306:	009b      	lsls	r3, r3, #2
 8005308:	4413      	add	r3, r2
 800530a:	3b05      	subs	r3, #5
 800530c:	fa00 f203 	lsl.w	r2, r0, r3
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	430a      	orrs	r2, r1
 8005316:	635a      	str	r2, [r3, #52]	; 0x34
 8005318:	e03c      	b.n	8005394 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800531a:	683b      	ldr	r3, [r7, #0]
 800531c:	685b      	ldr	r3, [r3, #4]
 800531e:	2b0c      	cmp	r3, #12
 8005320:	d81c      	bhi.n	800535c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	685a      	ldr	r2, [r3, #4]
 800532c:	4613      	mov	r3, r2
 800532e:	009b      	lsls	r3, r3, #2
 8005330:	4413      	add	r3, r2
 8005332:	3b23      	subs	r3, #35	; 0x23
 8005334:	221f      	movs	r2, #31
 8005336:	fa02 f303 	lsl.w	r3, r2, r3
 800533a:	43db      	mvns	r3, r3
 800533c:	4019      	ands	r1, r3
 800533e:	683b      	ldr	r3, [r7, #0]
 8005340:	6818      	ldr	r0, [r3, #0]
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	685a      	ldr	r2, [r3, #4]
 8005346:	4613      	mov	r3, r2
 8005348:	009b      	lsls	r3, r3, #2
 800534a:	4413      	add	r3, r2
 800534c:	3b23      	subs	r3, #35	; 0x23
 800534e:	fa00 f203 	lsl.w	r2, r0, r3
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	430a      	orrs	r2, r1
 8005358:	631a      	str	r2, [r3, #48]	; 0x30
 800535a:	e01b      	b.n	8005394 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	685a      	ldr	r2, [r3, #4]
 8005366:	4613      	mov	r3, r2
 8005368:	009b      	lsls	r3, r3, #2
 800536a:	4413      	add	r3, r2
 800536c:	3b41      	subs	r3, #65	; 0x41
 800536e:	221f      	movs	r2, #31
 8005370:	fa02 f303 	lsl.w	r3, r2, r3
 8005374:	43db      	mvns	r3, r3
 8005376:	4019      	ands	r1, r3
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	6818      	ldr	r0, [r3, #0]
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	685a      	ldr	r2, [r3, #4]
 8005380:	4613      	mov	r3, r2
 8005382:	009b      	lsls	r3, r3, #2
 8005384:	4413      	add	r3, r2
 8005386:	3b41      	subs	r3, #65	; 0x41
 8005388:	fa00 f203 	lsl.w	r2, r0, r3
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	430a      	orrs	r2, r1
 8005392:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	2b09      	cmp	r3, #9
 800539a:	d91c      	bls.n	80053d6 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	68d9      	ldr	r1, [r3, #12]
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	681a      	ldr	r2, [r3, #0]
 80053a6:	4613      	mov	r3, r2
 80053a8:	005b      	lsls	r3, r3, #1
 80053aa:	4413      	add	r3, r2
 80053ac:	3b1e      	subs	r3, #30
 80053ae:	2207      	movs	r2, #7
 80053b0:	fa02 f303 	lsl.w	r3, r2, r3
 80053b4:	43db      	mvns	r3, r3
 80053b6:	4019      	ands	r1, r3
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	6898      	ldr	r0, [r3, #8]
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	681a      	ldr	r2, [r3, #0]
 80053c0:	4613      	mov	r3, r2
 80053c2:	005b      	lsls	r3, r3, #1
 80053c4:	4413      	add	r3, r2
 80053c6:	3b1e      	subs	r3, #30
 80053c8:	fa00 f203 	lsl.w	r2, r0, r3
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	430a      	orrs	r2, r1
 80053d2:	60da      	str	r2, [r3, #12]
 80053d4:	e019      	b.n	800540a <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	6919      	ldr	r1, [r3, #16]
 80053dc:	683b      	ldr	r3, [r7, #0]
 80053de:	681a      	ldr	r2, [r3, #0]
 80053e0:	4613      	mov	r3, r2
 80053e2:	005b      	lsls	r3, r3, #1
 80053e4:	4413      	add	r3, r2
 80053e6:	2207      	movs	r2, #7
 80053e8:	fa02 f303 	lsl.w	r3, r2, r3
 80053ec:	43db      	mvns	r3, r3
 80053ee:	4019      	ands	r1, r3
 80053f0:	683b      	ldr	r3, [r7, #0]
 80053f2:	6898      	ldr	r0, [r3, #8]
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	681a      	ldr	r2, [r3, #0]
 80053f8:	4613      	mov	r3, r2
 80053fa:	005b      	lsls	r3, r3, #1
 80053fc:	4413      	add	r3, r2
 80053fe:	fa00 f203 	lsl.w	r2, r0, r3
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	430a      	orrs	r2, r1
 8005408:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	2b10      	cmp	r3, #16
 8005410:	d003      	beq.n	800541a <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8005412:	683b      	ldr	r3, [r7, #0]
 8005414:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8005416:	2b11      	cmp	r3, #17
 8005418:	d132      	bne.n	8005480 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4a1d      	ldr	r2, [pc, #116]	; (8005494 <HAL_ADC_ConfigChannel+0x1e4>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d125      	bne.n	8005470 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800542e:	2b00      	cmp	r3, #0
 8005430:	d126      	bne.n	8005480 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	689a      	ldr	r2, [r3, #8]
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8005440:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005442:	683b      	ldr	r3, [r7, #0]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	2b10      	cmp	r3, #16
 8005448:	d11a      	bne.n	8005480 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800544a:	4b13      	ldr	r3, [pc, #76]	; (8005498 <HAL_ADC_ConfigChannel+0x1e8>)
 800544c:	681b      	ldr	r3, [r3, #0]
 800544e:	4a13      	ldr	r2, [pc, #76]	; (800549c <HAL_ADC_ConfigChannel+0x1ec>)
 8005450:	fba2 2303 	umull	r2, r3, r2, r3
 8005454:	0c9a      	lsrs	r2, r3, #18
 8005456:	4613      	mov	r3, r2
 8005458:	009b      	lsls	r3, r3, #2
 800545a:	4413      	add	r3, r2
 800545c:	005b      	lsls	r3, r3, #1
 800545e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005460:	e002      	b.n	8005468 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	3b01      	subs	r3, #1
 8005466:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8005468:	68bb      	ldr	r3, [r7, #8]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d1f9      	bne.n	8005462 <HAL_ADC_ConfigChannel+0x1b2>
 800546e:	e007      	b.n	8005480 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005474:	f043 0220 	orr.w	r2, r3, #32
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800547c:	2301      	movs	r3, #1
 800547e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	2200      	movs	r2, #0
 8005484:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8005488:	7bfb      	ldrb	r3, [r7, #15]
}
 800548a:	4618      	mov	r0, r3
 800548c:	3714      	adds	r7, #20
 800548e:	46bd      	mov	sp, r7
 8005490:	bc80      	pop	{r7}
 8005492:	4770      	bx	lr
 8005494:	40012400 	.word	0x40012400
 8005498:	2000017c 	.word	0x2000017c
 800549c:	431bde83 	.word	0x431bde83

080054a0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80054a0:	b580      	push	{r7, lr}
 80054a2:	b084      	sub	sp, #16
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80054a8:	2300      	movs	r3, #0
 80054aa:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80054ac:	2300      	movs	r3, #0
 80054ae:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	f003 0301 	and.w	r3, r3, #1
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d040      	beq.n	8005540 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	689a      	ldr	r2, [r3, #8]
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	f042 0201 	orr.w	r2, r2, #1
 80054cc:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80054ce:	4b1f      	ldr	r3, [pc, #124]	; (800554c <ADC_Enable+0xac>)
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	4a1f      	ldr	r2, [pc, #124]	; (8005550 <ADC_Enable+0xb0>)
 80054d4:	fba2 2303 	umull	r2, r3, r2, r3
 80054d8:	0c9b      	lsrs	r3, r3, #18
 80054da:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80054dc:	e002      	b.n	80054e4 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80054de:	68bb      	ldr	r3, [r7, #8]
 80054e0:	3b01      	subs	r3, #1
 80054e2:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d1f9      	bne.n	80054de <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80054ea:	f7ff fcf5 	bl	8004ed8 <HAL_GetTick>
 80054ee:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80054f0:	e01f      	b.n	8005532 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80054f2:	f7ff fcf1 	bl	8004ed8 <HAL_GetTick>
 80054f6:	4602      	mov	r2, r0
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	1ad3      	subs	r3, r2, r3
 80054fc:	2b02      	cmp	r3, #2
 80054fe:	d918      	bls.n	8005532 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	689b      	ldr	r3, [r3, #8]
 8005506:	f003 0301 	and.w	r3, r3, #1
 800550a:	2b01      	cmp	r3, #1
 800550c:	d011      	beq.n	8005532 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005512:	f043 0210 	orr.w	r2, r3, #16
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800551e:	f043 0201 	orr.w	r2, r3, #1
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2200      	movs	r2, #0
 800552a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 800552e:	2301      	movs	r3, #1
 8005530:	e007      	b.n	8005542 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	689b      	ldr	r3, [r3, #8]
 8005538:	f003 0301 	and.w	r3, r3, #1
 800553c:	2b01      	cmp	r3, #1
 800553e:	d1d8      	bne.n	80054f2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8005540:	2300      	movs	r3, #0
}
 8005542:	4618      	mov	r0, r3
 8005544:	3710      	adds	r7, #16
 8005546:	46bd      	mov	sp, r7
 8005548:	bd80      	pop	{r7, pc}
 800554a:	bf00      	nop
 800554c:	2000017c 	.word	0x2000017c
 8005550:	431bde83 	.word	0x431bde83

08005554 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8005554:	b580      	push	{r7, lr}
 8005556:	b084      	sub	sp, #16
 8005558:	af00      	add	r7, sp, #0
 800555a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800555c:	2300      	movs	r3, #0
 800555e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	689b      	ldr	r3, [r3, #8]
 8005566:	f003 0301 	and.w	r3, r3, #1
 800556a:	2b01      	cmp	r3, #1
 800556c:	d12e      	bne.n	80055cc <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	689a      	ldr	r2, [r3, #8]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f022 0201 	bic.w	r2, r2, #1
 800557c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800557e:	f7ff fcab 	bl	8004ed8 <HAL_GetTick>
 8005582:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8005584:	e01b      	b.n	80055be <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8005586:	f7ff fca7 	bl	8004ed8 <HAL_GetTick>
 800558a:	4602      	mov	r2, r0
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	1ad3      	subs	r3, r2, r3
 8005590:	2b02      	cmp	r3, #2
 8005592:	d914      	bls.n	80055be <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	689b      	ldr	r3, [r3, #8]
 800559a:	f003 0301 	and.w	r3, r3, #1
 800559e:	2b01      	cmp	r3, #1
 80055a0:	d10d      	bne.n	80055be <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055a6:	f043 0210 	orr.w	r2, r3, #16
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055b2:	f043 0201 	orr.w	r2, r3, #1
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 80055ba:	2301      	movs	r3, #1
 80055bc:	e007      	b.n	80055ce <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	681b      	ldr	r3, [r3, #0]
 80055c2:	689b      	ldr	r3, [r3, #8]
 80055c4:	f003 0301 	and.w	r3, r3, #1
 80055c8:	2b01      	cmp	r3, #1
 80055ca:	d0dc      	beq.n	8005586 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80055cc:	2300      	movs	r3, #0
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	3710      	adds	r7, #16
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bd80      	pop	{r7, pc}
	...

080055d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80055d8:	b480      	push	{r7}
 80055da:	b085      	sub	sp, #20
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	f003 0307 	and.w	r3, r3, #7
 80055e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80055e8:	4b0c      	ldr	r3, [pc, #48]	; (800561c <__NVIC_SetPriorityGrouping+0x44>)
 80055ea:	68db      	ldr	r3, [r3, #12]
 80055ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80055ee:	68ba      	ldr	r2, [r7, #8]
 80055f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80055f4:	4013      	ands	r3, r2
 80055f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005600:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005604:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8005608:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800560a:	4a04      	ldr	r2, [pc, #16]	; (800561c <__NVIC_SetPriorityGrouping+0x44>)
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	60d3      	str	r3, [r2, #12]
}
 8005610:	bf00      	nop
 8005612:	3714      	adds	r7, #20
 8005614:	46bd      	mov	sp, r7
 8005616:	bc80      	pop	{r7}
 8005618:	4770      	bx	lr
 800561a:	bf00      	nop
 800561c:	e000ed00 	.word	0xe000ed00

08005620 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005620:	b480      	push	{r7}
 8005622:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005624:	4b04      	ldr	r3, [pc, #16]	; (8005638 <__NVIC_GetPriorityGrouping+0x18>)
 8005626:	68db      	ldr	r3, [r3, #12]
 8005628:	0a1b      	lsrs	r3, r3, #8
 800562a:	f003 0307 	and.w	r3, r3, #7
}
 800562e:	4618      	mov	r0, r3
 8005630:	46bd      	mov	sp, r7
 8005632:	bc80      	pop	{r7}
 8005634:	4770      	bx	lr
 8005636:	bf00      	nop
 8005638:	e000ed00 	.word	0xe000ed00

0800563c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800563c:	b480      	push	{r7}
 800563e:	b083      	sub	sp, #12
 8005640:	af00      	add	r7, sp, #0
 8005642:	4603      	mov	r3, r0
 8005644:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800564a:	2b00      	cmp	r3, #0
 800564c:	db0b      	blt.n	8005666 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800564e:	79fb      	ldrb	r3, [r7, #7]
 8005650:	f003 021f 	and.w	r2, r3, #31
 8005654:	4906      	ldr	r1, [pc, #24]	; (8005670 <__NVIC_EnableIRQ+0x34>)
 8005656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800565a:	095b      	lsrs	r3, r3, #5
 800565c:	2001      	movs	r0, #1
 800565e:	fa00 f202 	lsl.w	r2, r0, r2
 8005662:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8005666:	bf00      	nop
 8005668:	370c      	adds	r7, #12
 800566a:	46bd      	mov	sp, r7
 800566c:	bc80      	pop	{r7}
 800566e:	4770      	bx	lr
 8005670:	e000e100 	.word	0xe000e100

08005674 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005674:	b480      	push	{r7}
 8005676:	b083      	sub	sp, #12
 8005678:	af00      	add	r7, sp, #0
 800567a:	4603      	mov	r3, r0
 800567c:	6039      	str	r1, [r7, #0]
 800567e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005680:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005684:	2b00      	cmp	r3, #0
 8005686:	db0a      	blt.n	800569e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	b2da      	uxtb	r2, r3
 800568c:	490c      	ldr	r1, [pc, #48]	; (80056c0 <__NVIC_SetPriority+0x4c>)
 800568e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005692:	0112      	lsls	r2, r2, #4
 8005694:	b2d2      	uxtb	r2, r2
 8005696:	440b      	add	r3, r1
 8005698:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800569c:	e00a      	b.n	80056b4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800569e:	683b      	ldr	r3, [r7, #0]
 80056a0:	b2da      	uxtb	r2, r3
 80056a2:	4908      	ldr	r1, [pc, #32]	; (80056c4 <__NVIC_SetPriority+0x50>)
 80056a4:	79fb      	ldrb	r3, [r7, #7]
 80056a6:	f003 030f 	and.w	r3, r3, #15
 80056aa:	3b04      	subs	r3, #4
 80056ac:	0112      	lsls	r2, r2, #4
 80056ae:	b2d2      	uxtb	r2, r2
 80056b0:	440b      	add	r3, r1
 80056b2:	761a      	strb	r2, [r3, #24]
}
 80056b4:	bf00      	nop
 80056b6:	370c      	adds	r7, #12
 80056b8:	46bd      	mov	sp, r7
 80056ba:	bc80      	pop	{r7}
 80056bc:	4770      	bx	lr
 80056be:	bf00      	nop
 80056c0:	e000e100 	.word	0xe000e100
 80056c4:	e000ed00 	.word	0xe000ed00

080056c8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b089      	sub	sp, #36	; 0x24
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	60f8      	str	r0, [r7, #12]
 80056d0:	60b9      	str	r1, [r7, #8]
 80056d2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	f003 0307 	and.w	r3, r3, #7
 80056da:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80056dc:	69fb      	ldr	r3, [r7, #28]
 80056de:	f1c3 0307 	rsb	r3, r3, #7
 80056e2:	2b04      	cmp	r3, #4
 80056e4:	bf28      	it	cs
 80056e6:	2304      	movcs	r3, #4
 80056e8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80056ea:	69fb      	ldr	r3, [r7, #28]
 80056ec:	3304      	adds	r3, #4
 80056ee:	2b06      	cmp	r3, #6
 80056f0:	d902      	bls.n	80056f8 <NVIC_EncodePriority+0x30>
 80056f2:	69fb      	ldr	r3, [r7, #28]
 80056f4:	3b03      	subs	r3, #3
 80056f6:	e000      	b.n	80056fa <NVIC_EncodePriority+0x32>
 80056f8:	2300      	movs	r3, #0
 80056fa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80056fc:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005700:	69bb      	ldr	r3, [r7, #24]
 8005702:	fa02 f303 	lsl.w	r3, r2, r3
 8005706:	43da      	mvns	r2, r3
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	401a      	ands	r2, r3
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005710:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8005714:	697b      	ldr	r3, [r7, #20]
 8005716:	fa01 f303 	lsl.w	r3, r1, r3
 800571a:	43d9      	mvns	r1, r3
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005720:	4313      	orrs	r3, r2
         );
}
 8005722:	4618      	mov	r0, r3
 8005724:	3724      	adds	r7, #36	; 0x24
 8005726:	46bd      	mov	sp, r7
 8005728:	bc80      	pop	{r7}
 800572a:	4770      	bx	lr

0800572c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800572c:	b580      	push	{r7, lr}
 800572e:	b082      	sub	sp, #8
 8005730:	af00      	add	r7, sp, #0
 8005732:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	3b01      	subs	r3, #1
 8005738:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800573c:	d301      	bcc.n	8005742 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800573e:	2301      	movs	r3, #1
 8005740:	e00f      	b.n	8005762 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005742:	4a0a      	ldr	r2, [pc, #40]	; (800576c <SysTick_Config+0x40>)
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	3b01      	subs	r3, #1
 8005748:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800574a:	210f      	movs	r1, #15
 800574c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005750:	f7ff ff90 	bl	8005674 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005754:	4b05      	ldr	r3, [pc, #20]	; (800576c <SysTick_Config+0x40>)
 8005756:	2200      	movs	r2, #0
 8005758:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800575a:	4b04      	ldr	r3, [pc, #16]	; (800576c <SysTick_Config+0x40>)
 800575c:	2207      	movs	r2, #7
 800575e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005760:	2300      	movs	r3, #0
}
 8005762:	4618      	mov	r0, r3
 8005764:	3708      	adds	r7, #8
 8005766:	46bd      	mov	sp, r7
 8005768:	bd80      	pop	{r7, pc}
 800576a:	bf00      	nop
 800576c:	e000e010 	.word	0xe000e010

08005770 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005770:	b580      	push	{r7, lr}
 8005772:	b082      	sub	sp, #8
 8005774:	af00      	add	r7, sp, #0
 8005776:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005778:	6878      	ldr	r0, [r7, #4]
 800577a:	f7ff ff2d 	bl	80055d8 <__NVIC_SetPriorityGrouping>
}
 800577e:	bf00      	nop
 8005780:	3708      	adds	r7, #8
 8005782:	46bd      	mov	sp, r7
 8005784:	bd80      	pop	{r7, pc}

08005786 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8005786:	b580      	push	{r7, lr}
 8005788:	b086      	sub	sp, #24
 800578a:	af00      	add	r7, sp, #0
 800578c:	4603      	mov	r3, r0
 800578e:	60b9      	str	r1, [r7, #8]
 8005790:	607a      	str	r2, [r7, #4]
 8005792:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8005794:	2300      	movs	r3, #0
 8005796:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005798:	f7ff ff42 	bl	8005620 <__NVIC_GetPriorityGrouping>
 800579c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800579e:	687a      	ldr	r2, [r7, #4]
 80057a0:	68b9      	ldr	r1, [r7, #8]
 80057a2:	6978      	ldr	r0, [r7, #20]
 80057a4:	f7ff ff90 	bl	80056c8 <NVIC_EncodePriority>
 80057a8:	4602      	mov	r2, r0
 80057aa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80057ae:	4611      	mov	r1, r2
 80057b0:	4618      	mov	r0, r3
 80057b2:	f7ff ff5f 	bl	8005674 <__NVIC_SetPriority>
}
 80057b6:	bf00      	nop
 80057b8:	3718      	adds	r7, #24
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}

080057be <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80057be:	b580      	push	{r7, lr}
 80057c0:	b082      	sub	sp, #8
 80057c2:	af00      	add	r7, sp, #0
 80057c4:	4603      	mov	r3, r0
 80057c6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80057c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80057cc:	4618      	mov	r0, r3
 80057ce:	f7ff ff35 	bl	800563c <__NVIC_EnableIRQ>
}
 80057d2:	bf00      	nop
 80057d4:	3708      	adds	r7, #8
 80057d6:	46bd      	mov	sp, r7
 80057d8:	bd80      	pop	{r7, pc}

080057da <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80057da:	b580      	push	{r7, lr}
 80057dc:	b082      	sub	sp, #8
 80057de:	af00      	add	r7, sp, #0
 80057e0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80057e2:	6878      	ldr	r0, [r7, #4]
 80057e4:	f7ff ffa2 	bl	800572c <SysTick_Config>
 80057e8:	4603      	mov	r3, r0
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3708      	adds	r7, #8
 80057ee:	46bd      	mov	sp, r7
 80057f0:	bd80      	pop	{r7, pc}

080057f2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80057f2:	b480      	push	{r7}
 80057f4:	b085      	sub	sp, #20
 80057f6:	af00      	add	r7, sp, #0
 80057f8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057fa:	2300      	movs	r3, #0
 80057fc:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8005804:	2b02      	cmp	r3, #2
 8005806:	d008      	beq.n	800581a <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2204      	movs	r2, #4
 800580c:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	2200      	movs	r2, #0
 8005812:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8005816:	2301      	movs	r3, #1
 8005818:	e020      	b.n	800585c <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	681a      	ldr	r2, [r3, #0]
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	f022 020e 	bic.w	r2, r2, #14
 8005828:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	681a      	ldr	r2, [r3, #0]
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	681b      	ldr	r3, [r3, #0]
 8005834:	f022 0201 	bic.w	r2, r2, #1
 8005838:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005842:	2101      	movs	r1, #1
 8005844:	fa01 f202 	lsl.w	r2, r1, r2
 8005848:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2201      	movs	r2, #1
 800584e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2200      	movs	r2, #0
 8005856:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800585a:	7bfb      	ldrb	r3, [r7, #15]
}
 800585c:	4618      	mov	r0, r3
 800585e:	3714      	adds	r7, #20
 8005860:	46bd      	mov	sp, r7
 8005862:	bc80      	pop	{r7}
 8005864:	4770      	bx	lr
	...

08005868 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8005868:	b580      	push	{r7, lr}
 800586a:	b084      	sub	sp, #16
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005870:	2300      	movs	r3, #0
 8005872:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800587a:	2b02      	cmp	r3, #2
 800587c:	d005      	beq.n	800588a <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2204      	movs	r2, #4
 8005882:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8005884:	2301      	movs	r3, #1
 8005886:	73fb      	strb	r3, [r7, #15]
 8005888:	e051      	b.n	800592e <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f022 020e 	bic.w	r2, r2, #14
 8005898:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	681a      	ldr	r2, [r3, #0]
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	f022 0201 	bic.w	r2, r2, #1
 80058a8:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	4a22      	ldr	r2, [pc, #136]	; (8005938 <HAL_DMA_Abort_IT+0xd0>)
 80058b0:	4293      	cmp	r3, r2
 80058b2:	d029      	beq.n	8005908 <HAL_DMA_Abort_IT+0xa0>
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	4a20      	ldr	r2, [pc, #128]	; (800593c <HAL_DMA_Abort_IT+0xd4>)
 80058ba:	4293      	cmp	r3, r2
 80058bc:	d022      	beq.n	8005904 <HAL_DMA_Abort_IT+0x9c>
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a1f      	ldr	r2, [pc, #124]	; (8005940 <HAL_DMA_Abort_IT+0xd8>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d01a      	beq.n	80058fe <HAL_DMA_Abort_IT+0x96>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a1d      	ldr	r2, [pc, #116]	; (8005944 <HAL_DMA_Abort_IT+0xdc>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d012      	beq.n	80058f8 <HAL_DMA_Abort_IT+0x90>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	4a1c      	ldr	r2, [pc, #112]	; (8005948 <HAL_DMA_Abort_IT+0xe0>)
 80058d8:	4293      	cmp	r3, r2
 80058da:	d00a      	beq.n	80058f2 <HAL_DMA_Abort_IT+0x8a>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	4a1a      	ldr	r2, [pc, #104]	; (800594c <HAL_DMA_Abort_IT+0xe4>)
 80058e2:	4293      	cmp	r3, r2
 80058e4:	d102      	bne.n	80058ec <HAL_DMA_Abort_IT+0x84>
 80058e6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80058ea:	e00e      	b.n	800590a <HAL_DMA_Abort_IT+0xa2>
 80058ec:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80058f0:	e00b      	b.n	800590a <HAL_DMA_Abort_IT+0xa2>
 80058f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80058f6:	e008      	b.n	800590a <HAL_DMA_Abort_IT+0xa2>
 80058f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80058fc:	e005      	b.n	800590a <HAL_DMA_Abort_IT+0xa2>
 80058fe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005902:	e002      	b.n	800590a <HAL_DMA_Abort_IT+0xa2>
 8005904:	2310      	movs	r3, #16
 8005906:	e000      	b.n	800590a <HAL_DMA_Abort_IT+0xa2>
 8005908:	2301      	movs	r3, #1
 800590a:	4a11      	ldr	r2, [pc, #68]	; (8005950 <HAL_DMA_Abort_IT+0xe8>)
 800590c:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	2201      	movs	r2, #1
 8005912:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005916:	687b      	ldr	r3, [r7, #4]
 8005918:	2200      	movs	r2, #0
 800591a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005922:	2b00      	cmp	r3, #0
 8005924:	d003      	beq.n	800592e <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800592a:	6878      	ldr	r0, [r7, #4]
 800592c:	4798      	blx	r3
    } 
  }
  return status;
 800592e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005930:	4618      	mov	r0, r3
 8005932:	3710      	adds	r7, #16
 8005934:	46bd      	mov	sp, r7
 8005936:	bd80      	pop	{r7, pc}
 8005938:	40020008 	.word	0x40020008
 800593c:	4002001c 	.word	0x4002001c
 8005940:	40020030 	.word	0x40020030
 8005944:	40020044 	.word	0x40020044
 8005948:	40020058 	.word	0x40020058
 800594c:	4002006c 	.word	0x4002006c
 8005950:	40020000 	.word	0x40020000

08005954 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005954:	b480      	push	{r7}
 8005956:	b08b      	sub	sp, #44	; 0x2c
 8005958:	af00      	add	r7, sp, #0
 800595a:	6078      	str	r0, [r7, #4]
 800595c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800595e:	2300      	movs	r3, #0
 8005960:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8005962:	2300      	movs	r3, #0
 8005964:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005966:	e169      	b.n	8005c3c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8005968:	2201      	movs	r2, #1
 800596a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800596c:	fa02 f303 	lsl.w	r3, r2, r3
 8005970:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005972:	683b      	ldr	r3, [r7, #0]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	69fa      	ldr	r2, [r7, #28]
 8005978:	4013      	ands	r3, r2
 800597a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800597c:	69ba      	ldr	r2, [r7, #24]
 800597e:	69fb      	ldr	r3, [r7, #28]
 8005980:	429a      	cmp	r2, r3
 8005982:	f040 8158 	bne.w	8005c36 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	685b      	ldr	r3, [r3, #4]
 800598a:	4a9a      	ldr	r2, [pc, #616]	; (8005bf4 <HAL_GPIO_Init+0x2a0>)
 800598c:	4293      	cmp	r3, r2
 800598e:	d05e      	beq.n	8005a4e <HAL_GPIO_Init+0xfa>
 8005990:	4a98      	ldr	r2, [pc, #608]	; (8005bf4 <HAL_GPIO_Init+0x2a0>)
 8005992:	4293      	cmp	r3, r2
 8005994:	d875      	bhi.n	8005a82 <HAL_GPIO_Init+0x12e>
 8005996:	4a98      	ldr	r2, [pc, #608]	; (8005bf8 <HAL_GPIO_Init+0x2a4>)
 8005998:	4293      	cmp	r3, r2
 800599a:	d058      	beq.n	8005a4e <HAL_GPIO_Init+0xfa>
 800599c:	4a96      	ldr	r2, [pc, #600]	; (8005bf8 <HAL_GPIO_Init+0x2a4>)
 800599e:	4293      	cmp	r3, r2
 80059a0:	d86f      	bhi.n	8005a82 <HAL_GPIO_Init+0x12e>
 80059a2:	4a96      	ldr	r2, [pc, #600]	; (8005bfc <HAL_GPIO_Init+0x2a8>)
 80059a4:	4293      	cmp	r3, r2
 80059a6:	d052      	beq.n	8005a4e <HAL_GPIO_Init+0xfa>
 80059a8:	4a94      	ldr	r2, [pc, #592]	; (8005bfc <HAL_GPIO_Init+0x2a8>)
 80059aa:	4293      	cmp	r3, r2
 80059ac:	d869      	bhi.n	8005a82 <HAL_GPIO_Init+0x12e>
 80059ae:	4a94      	ldr	r2, [pc, #592]	; (8005c00 <HAL_GPIO_Init+0x2ac>)
 80059b0:	4293      	cmp	r3, r2
 80059b2:	d04c      	beq.n	8005a4e <HAL_GPIO_Init+0xfa>
 80059b4:	4a92      	ldr	r2, [pc, #584]	; (8005c00 <HAL_GPIO_Init+0x2ac>)
 80059b6:	4293      	cmp	r3, r2
 80059b8:	d863      	bhi.n	8005a82 <HAL_GPIO_Init+0x12e>
 80059ba:	4a92      	ldr	r2, [pc, #584]	; (8005c04 <HAL_GPIO_Init+0x2b0>)
 80059bc:	4293      	cmp	r3, r2
 80059be:	d046      	beq.n	8005a4e <HAL_GPIO_Init+0xfa>
 80059c0:	4a90      	ldr	r2, [pc, #576]	; (8005c04 <HAL_GPIO_Init+0x2b0>)
 80059c2:	4293      	cmp	r3, r2
 80059c4:	d85d      	bhi.n	8005a82 <HAL_GPIO_Init+0x12e>
 80059c6:	2b12      	cmp	r3, #18
 80059c8:	d82a      	bhi.n	8005a20 <HAL_GPIO_Init+0xcc>
 80059ca:	2b12      	cmp	r3, #18
 80059cc:	d859      	bhi.n	8005a82 <HAL_GPIO_Init+0x12e>
 80059ce:	a201      	add	r2, pc, #4	; (adr r2, 80059d4 <HAL_GPIO_Init+0x80>)
 80059d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059d4:	08005a4f 	.word	0x08005a4f
 80059d8:	08005a29 	.word	0x08005a29
 80059dc:	08005a3b 	.word	0x08005a3b
 80059e0:	08005a7d 	.word	0x08005a7d
 80059e4:	08005a83 	.word	0x08005a83
 80059e8:	08005a83 	.word	0x08005a83
 80059ec:	08005a83 	.word	0x08005a83
 80059f0:	08005a83 	.word	0x08005a83
 80059f4:	08005a83 	.word	0x08005a83
 80059f8:	08005a83 	.word	0x08005a83
 80059fc:	08005a83 	.word	0x08005a83
 8005a00:	08005a83 	.word	0x08005a83
 8005a04:	08005a83 	.word	0x08005a83
 8005a08:	08005a83 	.word	0x08005a83
 8005a0c:	08005a83 	.word	0x08005a83
 8005a10:	08005a83 	.word	0x08005a83
 8005a14:	08005a83 	.word	0x08005a83
 8005a18:	08005a31 	.word	0x08005a31
 8005a1c:	08005a45 	.word	0x08005a45
 8005a20:	4a79      	ldr	r2, [pc, #484]	; (8005c08 <HAL_GPIO_Init+0x2b4>)
 8005a22:	4293      	cmp	r3, r2
 8005a24:	d013      	beq.n	8005a4e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8005a26:	e02c      	b.n	8005a82 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8005a28:	683b      	ldr	r3, [r7, #0]
 8005a2a:	68db      	ldr	r3, [r3, #12]
 8005a2c:	623b      	str	r3, [r7, #32]
          break;
 8005a2e:	e029      	b.n	8005a84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8005a30:	683b      	ldr	r3, [r7, #0]
 8005a32:	68db      	ldr	r3, [r3, #12]
 8005a34:	3304      	adds	r3, #4
 8005a36:	623b      	str	r3, [r7, #32]
          break;
 8005a38:	e024      	b.n	8005a84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8005a3a:	683b      	ldr	r3, [r7, #0]
 8005a3c:	68db      	ldr	r3, [r3, #12]
 8005a3e:	3308      	adds	r3, #8
 8005a40:	623b      	str	r3, [r7, #32]
          break;
 8005a42:	e01f      	b.n	8005a84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8005a44:	683b      	ldr	r3, [r7, #0]
 8005a46:	68db      	ldr	r3, [r3, #12]
 8005a48:	330c      	adds	r3, #12
 8005a4a:	623b      	str	r3, [r7, #32]
          break;
 8005a4c:	e01a      	b.n	8005a84 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8005a4e:	683b      	ldr	r3, [r7, #0]
 8005a50:	689b      	ldr	r3, [r3, #8]
 8005a52:	2b00      	cmp	r3, #0
 8005a54:	d102      	bne.n	8005a5c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8005a56:	2304      	movs	r3, #4
 8005a58:	623b      	str	r3, [r7, #32]
          break;
 8005a5a:	e013      	b.n	8005a84 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8005a5c:	683b      	ldr	r3, [r7, #0]
 8005a5e:	689b      	ldr	r3, [r3, #8]
 8005a60:	2b01      	cmp	r3, #1
 8005a62:	d105      	bne.n	8005a70 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005a64:	2308      	movs	r3, #8
 8005a66:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	69fa      	ldr	r2, [r7, #28]
 8005a6c:	611a      	str	r2, [r3, #16]
          break;
 8005a6e:	e009      	b.n	8005a84 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8005a70:	2308      	movs	r3, #8
 8005a72:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	69fa      	ldr	r2, [r7, #28]
 8005a78:	615a      	str	r2, [r3, #20]
          break;
 8005a7a:	e003      	b.n	8005a84 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	623b      	str	r3, [r7, #32]
          break;
 8005a80:	e000      	b.n	8005a84 <HAL_GPIO_Init+0x130>
          break;
 8005a82:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8005a84:	69bb      	ldr	r3, [r7, #24]
 8005a86:	2bff      	cmp	r3, #255	; 0xff
 8005a88:	d801      	bhi.n	8005a8e <HAL_GPIO_Init+0x13a>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	e001      	b.n	8005a92 <HAL_GPIO_Init+0x13e>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	3304      	adds	r3, #4
 8005a92:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8005a94:	69bb      	ldr	r3, [r7, #24]
 8005a96:	2bff      	cmp	r3, #255	; 0xff
 8005a98:	d802      	bhi.n	8005aa0 <HAL_GPIO_Init+0x14c>
 8005a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a9c:	009b      	lsls	r3, r3, #2
 8005a9e:	e002      	b.n	8005aa6 <HAL_GPIO_Init+0x152>
 8005aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005aa2:	3b08      	subs	r3, #8
 8005aa4:	009b      	lsls	r3, r3, #2
 8005aa6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8005aa8:	697b      	ldr	r3, [r7, #20]
 8005aaa:	681a      	ldr	r2, [r3, #0]
 8005aac:	210f      	movs	r1, #15
 8005aae:	693b      	ldr	r3, [r7, #16]
 8005ab0:	fa01 f303 	lsl.w	r3, r1, r3
 8005ab4:	43db      	mvns	r3, r3
 8005ab6:	401a      	ands	r2, r3
 8005ab8:	6a39      	ldr	r1, [r7, #32]
 8005aba:	693b      	ldr	r3, [r7, #16]
 8005abc:	fa01 f303 	lsl.w	r3, r1, r3
 8005ac0:	431a      	orrs	r2, r3
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	685b      	ldr	r3, [r3, #4]
 8005aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	f000 80b1 	beq.w	8005c36 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8005ad4:	4b4d      	ldr	r3, [pc, #308]	; (8005c0c <HAL_GPIO_Init+0x2b8>)
 8005ad6:	699b      	ldr	r3, [r3, #24]
 8005ad8:	4a4c      	ldr	r2, [pc, #304]	; (8005c0c <HAL_GPIO_Init+0x2b8>)
 8005ada:	f043 0301 	orr.w	r3, r3, #1
 8005ade:	6193      	str	r3, [r2, #24]
 8005ae0:	4b4a      	ldr	r3, [pc, #296]	; (8005c0c <HAL_GPIO_Init+0x2b8>)
 8005ae2:	699b      	ldr	r3, [r3, #24]
 8005ae4:	f003 0301 	and.w	r3, r3, #1
 8005ae8:	60bb      	str	r3, [r7, #8]
 8005aea:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8005aec:	4a48      	ldr	r2, [pc, #288]	; (8005c10 <HAL_GPIO_Init+0x2bc>)
 8005aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005af0:	089b      	lsrs	r3, r3, #2
 8005af2:	3302      	adds	r3, #2
 8005af4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005af8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8005afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005afc:	f003 0303 	and.w	r3, r3, #3
 8005b00:	009b      	lsls	r3, r3, #2
 8005b02:	220f      	movs	r2, #15
 8005b04:	fa02 f303 	lsl.w	r3, r2, r3
 8005b08:	43db      	mvns	r3, r3
 8005b0a:	68fa      	ldr	r2, [r7, #12]
 8005b0c:	4013      	ands	r3, r2
 8005b0e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	4a40      	ldr	r2, [pc, #256]	; (8005c14 <HAL_GPIO_Init+0x2c0>)
 8005b14:	4293      	cmp	r3, r2
 8005b16:	d013      	beq.n	8005b40 <HAL_GPIO_Init+0x1ec>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	4a3f      	ldr	r2, [pc, #252]	; (8005c18 <HAL_GPIO_Init+0x2c4>)
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d00d      	beq.n	8005b3c <HAL_GPIO_Init+0x1e8>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	4a3e      	ldr	r2, [pc, #248]	; (8005c1c <HAL_GPIO_Init+0x2c8>)
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d007      	beq.n	8005b38 <HAL_GPIO_Init+0x1e4>
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	4a3d      	ldr	r2, [pc, #244]	; (8005c20 <HAL_GPIO_Init+0x2cc>)
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	d101      	bne.n	8005b34 <HAL_GPIO_Init+0x1e0>
 8005b30:	2303      	movs	r3, #3
 8005b32:	e006      	b.n	8005b42 <HAL_GPIO_Init+0x1ee>
 8005b34:	2304      	movs	r3, #4
 8005b36:	e004      	b.n	8005b42 <HAL_GPIO_Init+0x1ee>
 8005b38:	2302      	movs	r3, #2
 8005b3a:	e002      	b.n	8005b42 <HAL_GPIO_Init+0x1ee>
 8005b3c:	2301      	movs	r3, #1
 8005b3e:	e000      	b.n	8005b42 <HAL_GPIO_Init+0x1ee>
 8005b40:	2300      	movs	r3, #0
 8005b42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005b44:	f002 0203 	and.w	r2, r2, #3
 8005b48:	0092      	lsls	r2, r2, #2
 8005b4a:	4093      	lsls	r3, r2
 8005b4c:	68fa      	ldr	r2, [r7, #12]
 8005b4e:	4313      	orrs	r3, r2
 8005b50:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8005b52:	492f      	ldr	r1, [pc, #188]	; (8005c10 <HAL_GPIO_Init+0x2bc>)
 8005b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b56:	089b      	lsrs	r3, r3, #2
 8005b58:	3302      	adds	r3, #2
 8005b5a:	68fa      	ldr	r2, [r7, #12]
 8005b5c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	685b      	ldr	r3, [r3, #4]
 8005b64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d006      	beq.n	8005b7a <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8005b6c:	4b2d      	ldr	r3, [pc, #180]	; (8005c24 <HAL_GPIO_Init+0x2d0>)
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	492c      	ldr	r1, [pc, #176]	; (8005c24 <HAL_GPIO_Init+0x2d0>)
 8005b72:	69bb      	ldr	r3, [r7, #24]
 8005b74:	4313      	orrs	r3, r2
 8005b76:	600b      	str	r3, [r1, #0]
 8005b78:	e006      	b.n	8005b88 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8005b7a:	4b2a      	ldr	r3, [pc, #168]	; (8005c24 <HAL_GPIO_Init+0x2d0>)
 8005b7c:	681a      	ldr	r2, [r3, #0]
 8005b7e:	69bb      	ldr	r3, [r7, #24]
 8005b80:	43db      	mvns	r3, r3
 8005b82:	4928      	ldr	r1, [pc, #160]	; (8005c24 <HAL_GPIO_Init+0x2d0>)
 8005b84:	4013      	ands	r3, r2
 8005b86:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005b88:	683b      	ldr	r3, [r7, #0]
 8005b8a:	685b      	ldr	r3, [r3, #4]
 8005b8c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d006      	beq.n	8005ba2 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8005b94:	4b23      	ldr	r3, [pc, #140]	; (8005c24 <HAL_GPIO_Init+0x2d0>)
 8005b96:	685a      	ldr	r2, [r3, #4]
 8005b98:	4922      	ldr	r1, [pc, #136]	; (8005c24 <HAL_GPIO_Init+0x2d0>)
 8005b9a:	69bb      	ldr	r3, [r7, #24]
 8005b9c:	4313      	orrs	r3, r2
 8005b9e:	604b      	str	r3, [r1, #4]
 8005ba0:	e006      	b.n	8005bb0 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8005ba2:	4b20      	ldr	r3, [pc, #128]	; (8005c24 <HAL_GPIO_Init+0x2d0>)
 8005ba4:	685a      	ldr	r2, [r3, #4]
 8005ba6:	69bb      	ldr	r3, [r7, #24]
 8005ba8:	43db      	mvns	r3, r3
 8005baa:	491e      	ldr	r1, [pc, #120]	; (8005c24 <HAL_GPIO_Init+0x2d0>)
 8005bac:	4013      	ands	r3, r2
 8005bae:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005bb0:	683b      	ldr	r3, [r7, #0]
 8005bb2:	685b      	ldr	r3, [r3, #4]
 8005bb4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d006      	beq.n	8005bca <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8005bbc:	4b19      	ldr	r3, [pc, #100]	; (8005c24 <HAL_GPIO_Init+0x2d0>)
 8005bbe:	689a      	ldr	r2, [r3, #8]
 8005bc0:	4918      	ldr	r1, [pc, #96]	; (8005c24 <HAL_GPIO_Init+0x2d0>)
 8005bc2:	69bb      	ldr	r3, [r7, #24]
 8005bc4:	4313      	orrs	r3, r2
 8005bc6:	608b      	str	r3, [r1, #8]
 8005bc8:	e006      	b.n	8005bd8 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8005bca:	4b16      	ldr	r3, [pc, #88]	; (8005c24 <HAL_GPIO_Init+0x2d0>)
 8005bcc:	689a      	ldr	r2, [r3, #8]
 8005bce:	69bb      	ldr	r3, [r7, #24]
 8005bd0:	43db      	mvns	r3, r3
 8005bd2:	4914      	ldr	r1, [pc, #80]	; (8005c24 <HAL_GPIO_Init+0x2d0>)
 8005bd4:	4013      	ands	r3, r2
 8005bd6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	685b      	ldr	r3, [r3, #4]
 8005bdc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005be0:	2b00      	cmp	r3, #0
 8005be2:	d021      	beq.n	8005c28 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8005be4:	4b0f      	ldr	r3, [pc, #60]	; (8005c24 <HAL_GPIO_Init+0x2d0>)
 8005be6:	68da      	ldr	r2, [r3, #12]
 8005be8:	490e      	ldr	r1, [pc, #56]	; (8005c24 <HAL_GPIO_Init+0x2d0>)
 8005bea:	69bb      	ldr	r3, [r7, #24]
 8005bec:	4313      	orrs	r3, r2
 8005bee:	60cb      	str	r3, [r1, #12]
 8005bf0:	e021      	b.n	8005c36 <HAL_GPIO_Init+0x2e2>
 8005bf2:	bf00      	nop
 8005bf4:	10320000 	.word	0x10320000
 8005bf8:	10310000 	.word	0x10310000
 8005bfc:	10220000 	.word	0x10220000
 8005c00:	10210000 	.word	0x10210000
 8005c04:	10120000 	.word	0x10120000
 8005c08:	10110000 	.word	0x10110000
 8005c0c:	40021000 	.word	0x40021000
 8005c10:	40010000 	.word	0x40010000
 8005c14:	40010800 	.word	0x40010800
 8005c18:	40010c00 	.word	0x40010c00
 8005c1c:	40011000 	.word	0x40011000
 8005c20:	40011400 	.word	0x40011400
 8005c24:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8005c28:	4b0b      	ldr	r3, [pc, #44]	; (8005c58 <HAL_GPIO_Init+0x304>)
 8005c2a:	68da      	ldr	r2, [r3, #12]
 8005c2c:	69bb      	ldr	r3, [r7, #24]
 8005c2e:	43db      	mvns	r3, r3
 8005c30:	4909      	ldr	r1, [pc, #36]	; (8005c58 <HAL_GPIO_Init+0x304>)
 8005c32:	4013      	ands	r3, r2
 8005c34:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8005c36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c38:	3301      	adds	r3, #1
 8005c3a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005c3c:	683b      	ldr	r3, [r7, #0]
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c42:	fa22 f303 	lsr.w	r3, r2, r3
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	f47f ae8e 	bne.w	8005968 <HAL_GPIO_Init+0x14>
  }
}
 8005c4c:	bf00      	nop
 8005c4e:	bf00      	nop
 8005c50:	372c      	adds	r7, #44	; 0x2c
 8005c52:	46bd      	mov	sp, r7
 8005c54:	bc80      	pop	{r7}
 8005c56:	4770      	bx	lr
 8005c58:	40010400 	.word	0x40010400

08005c5c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8005c5c:	b480      	push	{r7}
 8005c5e:	b085      	sub	sp, #20
 8005c60:	af00      	add	r7, sp, #0
 8005c62:	6078      	str	r0, [r7, #4]
 8005c64:	460b      	mov	r3, r1
 8005c66:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	689a      	ldr	r2, [r3, #8]
 8005c6c:	887b      	ldrh	r3, [r7, #2]
 8005c6e:	4013      	ands	r3, r2
 8005c70:	2b00      	cmp	r3, #0
 8005c72:	d002      	beq.n	8005c7a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005c74:	2301      	movs	r3, #1
 8005c76:	73fb      	strb	r3, [r7, #15]
 8005c78:	e001      	b.n	8005c7e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005c7a:	2300      	movs	r3, #0
 8005c7c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005c7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3714      	adds	r7, #20
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bc80      	pop	{r7}
 8005c88:	4770      	bx	lr

08005c8a <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005c8a:	b480      	push	{r7}
 8005c8c:	b083      	sub	sp, #12
 8005c8e:	af00      	add	r7, sp, #0
 8005c90:	6078      	str	r0, [r7, #4]
 8005c92:	460b      	mov	r3, r1
 8005c94:	807b      	strh	r3, [r7, #2]
 8005c96:	4613      	mov	r3, r2
 8005c98:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8005c9a:	787b      	ldrb	r3, [r7, #1]
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d003      	beq.n	8005ca8 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005ca0:	887a      	ldrh	r2, [r7, #2]
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8005ca6:	e003      	b.n	8005cb0 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8005ca8:	887b      	ldrh	r3, [r7, #2]
 8005caa:	041a      	lsls	r2, r3, #16
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	611a      	str	r2, [r3, #16]
}
 8005cb0:	bf00      	nop
 8005cb2:	370c      	adds	r7, #12
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	bc80      	pop	{r7}
 8005cb8:	4770      	bx	lr
	...

08005cbc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b084      	sub	sp, #16
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2b00      	cmp	r3, #0
 8005cc8:	d101      	bne.n	8005cce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005cca:	2301      	movs	r3, #1
 8005ccc:	e12b      	b.n	8005f26 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005cd4:	b2db      	uxtb	r3, r3
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d106      	bne.n	8005ce8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	2200      	movs	r2, #0
 8005cde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8005ce2:	6878      	ldr	r0, [r7, #4]
 8005ce4:	f7fc fdd6 	bl	8002894 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	2224      	movs	r2, #36	; 0x24
 8005cec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	681a      	ldr	r2, [r3, #0]
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	f022 0201 	bic.w	r2, r2, #1
 8005cfe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	681a      	ldr	r2, [r3, #0]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005d0e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	681b      	ldr	r3, [r3, #0]
 8005d14:	681a      	ldr	r2, [r3, #0]
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	681b      	ldr	r3, [r3, #0]
 8005d1a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005d1e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8005d20:	f000 fce4 	bl	80066ec <HAL_RCC_GetPCLK1Freq>
 8005d24:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	685b      	ldr	r3, [r3, #4]
 8005d2a:	4a81      	ldr	r2, [pc, #516]	; (8005f30 <HAL_I2C_Init+0x274>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d807      	bhi.n	8005d40 <HAL_I2C_Init+0x84>
 8005d30:	68fb      	ldr	r3, [r7, #12]
 8005d32:	4a80      	ldr	r2, [pc, #512]	; (8005f34 <HAL_I2C_Init+0x278>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	bf94      	ite	ls
 8005d38:	2301      	movls	r3, #1
 8005d3a:	2300      	movhi	r3, #0
 8005d3c:	b2db      	uxtb	r3, r3
 8005d3e:	e006      	b.n	8005d4e <HAL_I2C_Init+0x92>
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	4a7d      	ldr	r2, [pc, #500]	; (8005f38 <HAL_I2C_Init+0x27c>)
 8005d44:	4293      	cmp	r3, r2
 8005d46:	bf94      	ite	ls
 8005d48:	2301      	movls	r3, #1
 8005d4a:	2300      	movhi	r3, #0
 8005d4c:	b2db      	uxtb	r3, r3
 8005d4e:	2b00      	cmp	r3, #0
 8005d50:	d001      	beq.n	8005d56 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8005d52:	2301      	movs	r3, #1
 8005d54:	e0e7      	b.n	8005f26 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	4a78      	ldr	r2, [pc, #480]	; (8005f3c <HAL_I2C_Init+0x280>)
 8005d5a:	fba2 2303 	umull	r2, r3, r2, r3
 8005d5e:	0c9b      	lsrs	r3, r3, #18
 8005d60:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	681b      	ldr	r3, [r3, #0]
 8005d66:	685b      	ldr	r3, [r3, #4]
 8005d68:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	68ba      	ldr	r2, [r7, #8]
 8005d72:	430a      	orrs	r2, r1
 8005d74:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	6a1b      	ldr	r3, [r3, #32]
 8005d7c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	4a6a      	ldr	r2, [pc, #424]	; (8005f30 <HAL_I2C_Init+0x274>)
 8005d86:	4293      	cmp	r3, r2
 8005d88:	d802      	bhi.n	8005d90 <HAL_I2C_Init+0xd4>
 8005d8a:	68bb      	ldr	r3, [r7, #8]
 8005d8c:	3301      	adds	r3, #1
 8005d8e:	e009      	b.n	8005da4 <HAL_I2C_Init+0xe8>
 8005d90:	68bb      	ldr	r3, [r7, #8]
 8005d92:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8005d96:	fb02 f303 	mul.w	r3, r2, r3
 8005d9a:	4a69      	ldr	r2, [pc, #420]	; (8005f40 <HAL_I2C_Init+0x284>)
 8005d9c:	fba2 2303 	umull	r2, r3, r2, r3
 8005da0:	099b      	lsrs	r3, r3, #6
 8005da2:	3301      	adds	r3, #1
 8005da4:	687a      	ldr	r2, [r7, #4]
 8005da6:	6812      	ldr	r2, [r2, #0]
 8005da8:	430b      	orrs	r3, r1
 8005daa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	69db      	ldr	r3, [r3, #28]
 8005db2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8005db6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	685b      	ldr	r3, [r3, #4]
 8005dbe:	495c      	ldr	r1, [pc, #368]	; (8005f30 <HAL_I2C_Init+0x274>)
 8005dc0:	428b      	cmp	r3, r1
 8005dc2:	d819      	bhi.n	8005df8 <HAL_I2C_Init+0x13c>
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	1e59      	subs	r1, r3, #1
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	685b      	ldr	r3, [r3, #4]
 8005dcc:	005b      	lsls	r3, r3, #1
 8005dce:	fbb1 f3f3 	udiv	r3, r1, r3
 8005dd2:	1c59      	adds	r1, r3, #1
 8005dd4:	f640 73fc 	movw	r3, #4092	; 0xffc
 8005dd8:	400b      	ands	r3, r1
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d00a      	beq.n	8005df4 <HAL_I2C_Init+0x138>
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	1e59      	subs	r1, r3, #1
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	005b      	lsls	r3, r3, #1
 8005de8:	fbb1 f3f3 	udiv	r3, r1, r3
 8005dec:	3301      	adds	r3, #1
 8005dee:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005df2:	e051      	b.n	8005e98 <HAL_I2C_Init+0x1dc>
 8005df4:	2304      	movs	r3, #4
 8005df6:	e04f      	b.n	8005e98 <HAL_I2C_Init+0x1dc>
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d111      	bne.n	8005e24 <HAL_I2C_Init+0x168>
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	1e58      	subs	r0, r3, #1
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6859      	ldr	r1, [r3, #4]
 8005e08:	460b      	mov	r3, r1
 8005e0a:	005b      	lsls	r3, r3, #1
 8005e0c:	440b      	add	r3, r1
 8005e0e:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e12:	3301      	adds	r3, #1
 8005e14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	bf0c      	ite	eq
 8005e1c:	2301      	moveq	r3, #1
 8005e1e:	2300      	movne	r3, #0
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	e012      	b.n	8005e4a <HAL_I2C_Init+0x18e>
 8005e24:	68fb      	ldr	r3, [r7, #12]
 8005e26:	1e58      	subs	r0, r3, #1
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6859      	ldr	r1, [r3, #4]
 8005e2c:	460b      	mov	r3, r1
 8005e2e:	009b      	lsls	r3, r3, #2
 8005e30:	440b      	add	r3, r1
 8005e32:	0099      	lsls	r1, r3, #2
 8005e34:	440b      	add	r3, r1
 8005e36:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e3a:	3301      	adds	r3, #1
 8005e3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	bf0c      	ite	eq
 8005e44:	2301      	moveq	r3, #1
 8005e46:	2300      	movne	r3, #0
 8005e48:	b2db      	uxtb	r3, r3
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d001      	beq.n	8005e52 <HAL_I2C_Init+0x196>
 8005e4e:	2301      	movs	r3, #1
 8005e50:	e022      	b.n	8005e98 <HAL_I2C_Init+0x1dc>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	689b      	ldr	r3, [r3, #8]
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d10e      	bne.n	8005e78 <HAL_I2C_Init+0x1bc>
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	1e58      	subs	r0, r3, #1
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6859      	ldr	r1, [r3, #4]
 8005e62:	460b      	mov	r3, r1
 8005e64:	005b      	lsls	r3, r3, #1
 8005e66:	440b      	add	r3, r1
 8005e68:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e6c:	3301      	adds	r3, #1
 8005e6e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005e76:	e00f      	b.n	8005e98 <HAL_I2C_Init+0x1dc>
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	1e58      	subs	r0, r3, #1
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	6859      	ldr	r1, [r3, #4]
 8005e80:	460b      	mov	r3, r1
 8005e82:	009b      	lsls	r3, r3, #2
 8005e84:	440b      	add	r3, r1
 8005e86:	0099      	lsls	r1, r3, #2
 8005e88:	440b      	add	r3, r1
 8005e8a:	fbb0 f3f3 	udiv	r3, r0, r3
 8005e8e:	3301      	adds	r3, #1
 8005e90:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005e94:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005e98:	6879      	ldr	r1, [r7, #4]
 8005e9a:	6809      	ldr	r1, [r1, #0]
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	69da      	ldr	r2, [r3, #28]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	6a1b      	ldr	r3, [r3, #32]
 8005eb2:	431a      	orrs	r2, r3
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	430a      	orrs	r2, r1
 8005eba:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	689b      	ldr	r3, [r3, #8]
 8005ec2:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8005ec6:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8005eca:	687a      	ldr	r2, [r7, #4]
 8005ecc:	6911      	ldr	r1, [r2, #16]
 8005ece:	687a      	ldr	r2, [r7, #4]
 8005ed0:	68d2      	ldr	r2, [r2, #12]
 8005ed2:	4311      	orrs	r1, r2
 8005ed4:	687a      	ldr	r2, [r7, #4]
 8005ed6:	6812      	ldr	r2, [r2, #0]
 8005ed8:	430b      	orrs	r3, r1
 8005eda:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	68db      	ldr	r3, [r3, #12]
 8005ee2:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	695a      	ldr	r2, [r3, #20]
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	699b      	ldr	r3, [r3, #24]
 8005eee:	431a      	orrs	r2, r3
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	430a      	orrs	r2, r1
 8005ef6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	681a      	ldr	r2, [r3, #0]
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	f042 0201 	orr.w	r2, r2, #1
 8005f06:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	2200      	movs	r2, #0
 8005f0c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2220      	movs	r2, #32
 8005f12:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	2200      	movs	r2, #0
 8005f1a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	2200      	movs	r2, #0
 8005f20:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005f24:	2300      	movs	r3, #0
}
 8005f26:	4618      	mov	r0, r3
 8005f28:	3710      	adds	r7, #16
 8005f2a:	46bd      	mov	sp, r7
 8005f2c:	bd80      	pop	{r7, pc}
 8005f2e:	bf00      	nop
 8005f30:	000186a0 	.word	0x000186a0
 8005f34:	001e847f 	.word	0x001e847f
 8005f38:	003d08ff 	.word	0x003d08ff
 8005f3c:	431bde83 	.word	0x431bde83
 8005f40:	10624dd3 	.word	0x10624dd3

08005f44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005f44:	b580      	push	{r7, lr}
 8005f46:	b086      	sub	sp, #24
 8005f48:	af00      	add	r7, sp, #0
 8005f4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d101      	bne.n	8005f56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	e272      	b.n	800643c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f003 0301 	and.w	r3, r3, #1
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	f000 8087 	beq.w	8006072 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005f64:	4b92      	ldr	r3, [pc, #584]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 8005f66:	685b      	ldr	r3, [r3, #4]
 8005f68:	f003 030c 	and.w	r3, r3, #12
 8005f6c:	2b04      	cmp	r3, #4
 8005f6e:	d00c      	beq.n	8005f8a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005f70:	4b8f      	ldr	r3, [pc, #572]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	f003 030c 	and.w	r3, r3, #12
 8005f78:	2b08      	cmp	r3, #8
 8005f7a:	d112      	bne.n	8005fa2 <HAL_RCC_OscConfig+0x5e>
 8005f7c:	4b8c      	ldr	r3, [pc, #560]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005f88:	d10b      	bne.n	8005fa2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005f8a:	4b89      	ldr	r3, [pc, #548]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d06c      	beq.n	8006070 <HAL_RCC_OscConfig+0x12c>
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	685b      	ldr	r3, [r3, #4]
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d168      	bne.n	8006070 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8005f9e:	2301      	movs	r3, #1
 8005fa0:	e24c      	b.n	800643c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	685b      	ldr	r3, [r3, #4]
 8005fa6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005faa:	d106      	bne.n	8005fba <HAL_RCC_OscConfig+0x76>
 8005fac:	4b80      	ldr	r3, [pc, #512]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 8005fae:	681b      	ldr	r3, [r3, #0]
 8005fb0:	4a7f      	ldr	r2, [pc, #508]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 8005fb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005fb6:	6013      	str	r3, [r2, #0]
 8005fb8:	e02e      	b.n	8006018 <HAL_RCC_OscConfig+0xd4>
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	685b      	ldr	r3, [r3, #4]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d10c      	bne.n	8005fdc <HAL_RCC_OscConfig+0x98>
 8005fc2:	4b7b      	ldr	r3, [pc, #492]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	4a7a      	ldr	r2, [pc, #488]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 8005fc8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005fcc:	6013      	str	r3, [r2, #0]
 8005fce:	4b78      	ldr	r3, [pc, #480]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4a77      	ldr	r2, [pc, #476]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 8005fd4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005fd8:	6013      	str	r3, [r2, #0]
 8005fda:	e01d      	b.n	8006018 <HAL_RCC_OscConfig+0xd4>
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	685b      	ldr	r3, [r3, #4]
 8005fe0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005fe4:	d10c      	bne.n	8006000 <HAL_RCC_OscConfig+0xbc>
 8005fe6:	4b72      	ldr	r3, [pc, #456]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	4a71      	ldr	r2, [pc, #452]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 8005fec:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005ff0:	6013      	str	r3, [r2, #0]
 8005ff2:	4b6f      	ldr	r3, [pc, #444]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	4a6e      	ldr	r2, [pc, #440]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 8005ff8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005ffc:	6013      	str	r3, [r2, #0]
 8005ffe:	e00b      	b.n	8006018 <HAL_RCC_OscConfig+0xd4>
 8006000:	4b6b      	ldr	r3, [pc, #428]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	4a6a      	ldr	r2, [pc, #424]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 8006006:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800600a:	6013      	str	r3, [r2, #0]
 800600c:	4b68      	ldr	r3, [pc, #416]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	4a67      	ldr	r2, [pc, #412]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 8006012:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006016:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	685b      	ldr	r3, [r3, #4]
 800601c:	2b00      	cmp	r3, #0
 800601e:	d013      	beq.n	8006048 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006020:	f7fe ff5a 	bl	8004ed8 <HAL_GetTick>
 8006024:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006026:	e008      	b.n	800603a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006028:	f7fe ff56 	bl	8004ed8 <HAL_GetTick>
 800602c:	4602      	mov	r2, r0
 800602e:	693b      	ldr	r3, [r7, #16]
 8006030:	1ad3      	subs	r3, r2, r3
 8006032:	2b64      	cmp	r3, #100	; 0x64
 8006034:	d901      	bls.n	800603a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8006036:	2303      	movs	r3, #3
 8006038:	e200      	b.n	800643c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800603a:	4b5d      	ldr	r3, [pc, #372]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006042:	2b00      	cmp	r3, #0
 8006044:	d0f0      	beq.n	8006028 <HAL_RCC_OscConfig+0xe4>
 8006046:	e014      	b.n	8006072 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006048:	f7fe ff46 	bl	8004ed8 <HAL_GetTick>
 800604c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800604e:	e008      	b.n	8006062 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006050:	f7fe ff42 	bl	8004ed8 <HAL_GetTick>
 8006054:	4602      	mov	r2, r0
 8006056:	693b      	ldr	r3, [r7, #16]
 8006058:	1ad3      	subs	r3, r2, r3
 800605a:	2b64      	cmp	r3, #100	; 0x64
 800605c:	d901      	bls.n	8006062 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800605e:	2303      	movs	r3, #3
 8006060:	e1ec      	b.n	800643c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006062:	4b53      	ldr	r3, [pc, #332]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800606a:	2b00      	cmp	r3, #0
 800606c:	d1f0      	bne.n	8006050 <HAL_RCC_OscConfig+0x10c>
 800606e:	e000      	b.n	8006072 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006070:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f003 0302 	and.w	r3, r3, #2
 800607a:	2b00      	cmp	r3, #0
 800607c:	d063      	beq.n	8006146 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800607e:	4b4c      	ldr	r3, [pc, #304]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 8006080:	685b      	ldr	r3, [r3, #4]
 8006082:	f003 030c 	and.w	r3, r3, #12
 8006086:	2b00      	cmp	r3, #0
 8006088:	d00b      	beq.n	80060a2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800608a:	4b49      	ldr	r3, [pc, #292]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	f003 030c 	and.w	r3, r3, #12
 8006092:	2b08      	cmp	r3, #8
 8006094:	d11c      	bne.n	80060d0 <HAL_RCC_OscConfig+0x18c>
 8006096:	4b46      	ldr	r3, [pc, #280]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 8006098:	685b      	ldr	r3, [r3, #4]
 800609a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d116      	bne.n	80060d0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060a2:	4b43      	ldr	r3, [pc, #268]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	f003 0302 	and.w	r3, r3, #2
 80060aa:	2b00      	cmp	r3, #0
 80060ac:	d005      	beq.n	80060ba <HAL_RCC_OscConfig+0x176>
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	691b      	ldr	r3, [r3, #16]
 80060b2:	2b01      	cmp	r3, #1
 80060b4:	d001      	beq.n	80060ba <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80060b6:	2301      	movs	r3, #1
 80060b8:	e1c0      	b.n	800643c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80060ba:	4b3d      	ldr	r3, [pc, #244]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	695b      	ldr	r3, [r3, #20]
 80060c6:	00db      	lsls	r3, r3, #3
 80060c8:	4939      	ldr	r1, [pc, #228]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 80060ca:	4313      	orrs	r3, r2
 80060cc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80060ce:	e03a      	b.n	8006146 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	691b      	ldr	r3, [r3, #16]
 80060d4:	2b00      	cmp	r3, #0
 80060d6:	d020      	beq.n	800611a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80060d8:	4b36      	ldr	r3, [pc, #216]	; (80061b4 <HAL_RCC_OscConfig+0x270>)
 80060da:	2201      	movs	r2, #1
 80060dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80060de:	f7fe fefb 	bl	8004ed8 <HAL_GetTick>
 80060e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060e4:	e008      	b.n	80060f8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80060e6:	f7fe fef7 	bl	8004ed8 <HAL_GetTick>
 80060ea:	4602      	mov	r2, r0
 80060ec:	693b      	ldr	r3, [r7, #16]
 80060ee:	1ad3      	subs	r3, r2, r3
 80060f0:	2b02      	cmp	r3, #2
 80060f2:	d901      	bls.n	80060f8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80060f4:	2303      	movs	r3, #3
 80060f6:	e1a1      	b.n	800643c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80060f8:	4b2d      	ldr	r3, [pc, #180]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f003 0302 	and.w	r3, r3, #2
 8006100:	2b00      	cmp	r3, #0
 8006102:	d0f0      	beq.n	80060e6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006104:	4b2a      	ldr	r3, [pc, #168]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	695b      	ldr	r3, [r3, #20]
 8006110:	00db      	lsls	r3, r3, #3
 8006112:	4927      	ldr	r1, [pc, #156]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 8006114:	4313      	orrs	r3, r2
 8006116:	600b      	str	r3, [r1, #0]
 8006118:	e015      	b.n	8006146 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800611a:	4b26      	ldr	r3, [pc, #152]	; (80061b4 <HAL_RCC_OscConfig+0x270>)
 800611c:	2200      	movs	r2, #0
 800611e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006120:	f7fe feda 	bl	8004ed8 <HAL_GetTick>
 8006124:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006126:	e008      	b.n	800613a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006128:	f7fe fed6 	bl	8004ed8 <HAL_GetTick>
 800612c:	4602      	mov	r2, r0
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	1ad3      	subs	r3, r2, r3
 8006132:	2b02      	cmp	r3, #2
 8006134:	d901      	bls.n	800613a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8006136:	2303      	movs	r3, #3
 8006138:	e180      	b.n	800643c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800613a:	4b1d      	ldr	r3, [pc, #116]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f003 0302 	and.w	r3, r3, #2
 8006142:	2b00      	cmp	r3, #0
 8006144:	d1f0      	bne.n	8006128 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f003 0308 	and.w	r3, r3, #8
 800614e:	2b00      	cmp	r3, #0
 8006150:	d03a      	beq.n	80061c8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	699b      	ldr	r3, [r3, #24]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d019      	beq.n	800618e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800615a:	4b17      	ldr	r3, [pc, #92]	; (80061b8 <HAL_RCC_OscConfig+0x274>)
 800615c:	2201      	movs	r2, #1
 800615e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006160:	f7fe feba 	bl	8004ed8 <HAL_GetTick>
 8006164:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006166:	e008      	b.n	800617a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006168:	f7fe feb6 	bl	8004ed8 <HAL_GetTick>
 800616c:	4602      	mov	r2, r0
 800616e:	693b      	ldr	r3, [r7, #16]
 8006170:	1ad3      	subs	r3, r2, r3
 8006172:	2b02      	cmp	r3, #2
 8006174:	d901      	bls.n	800617a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8006176:	2303      	movs	r3, #3
 8006178:	e160      	b.n	800643c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800617a:	4b0d      	ldr	r3, [pc, #52]	; (80061b0 <HAL_RCC_OscConfig+0x26c>)
 800617c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800617e:	f003 0302 	and.w	r3, r3, #2
 8006182:	2b00      	cmp	r3, #0
 8006184:	d0f0      	beq.n	8006168 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8006186:	2001      	movs	r0, #1
 8006188:	f000 fad8 	bl	800673c <RCC_Delay>
 800618c:	e01c      	b.n	80061c8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800618e:	4b0a      	ldr	r3, [pc, #40]	; (80061b8 <HAL_RCC_OscConfig+0x274>)
 8006190:	2200      	movs	r2, #0
 8006192:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006194:	f7fe fea0 	bl	8004ed8 <HAL_GetTick>
 8006198:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800619a:	e00f      	b.n	80061bc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800619c:	f7fe fe9c 	bl	8004ed8 <HAL_GetTick>
 80061a0:	4602      	mov	r2, r0
 80061a2:	693b      	ldr	r3, [r7, #16]
 80061a4:	1ad3      	subs	r3, r2, r3
 80061a6:	2b02      	cmp	r3, #2
 80061a8:	d908      	bls.n	80061bc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80061aa:	2303      	movs	r3, #3
 80061ac:	e146      	b.n	800643c <HAL_RCC_OscConfig+0x4f8>
 80061ae:	bf00      	nop
 80061b0:	40021000 	.word	0x40021000
 80061b4:	42420000 	.word	0x42420000
 80061b8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80061bc:	4b92      	ldr	r3, [pc, #584]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 80061be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061c0:	f003 0302 	and.w	r3, r3, #2
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d1e9      	bne.n	800619c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f003 0304 	and.w	r3, r3, #4
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	f000 80a6 	beq.w	8006322 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80061d6:	2300      	movs	r3, #0
 80061d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80061da:	4b8b      	ldr	r3, [pc, #556]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 80061dc:	69db      	ldr	r3, [r3, #28]
 80061de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d10d      	bne.n	8006202 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80061e6:	4b88      	ldr	r3, [pc, #544]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 80061e8:	69db      	ldr	r3, [r3, #28]
 80061ea:	4a87      	ldr	r2, [pc, #540]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 80061ec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80061f0:	61d3      	str	r3, [r2, #28]
 80061f2:	4b85      	ldr	r3, [pc, #532]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 80061f4:	69db      	ldr	r3, [r3, #28]
 80061f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80061fa:	60bb      	str	r3, [r7, #8]
 80061fc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80061fe:	2301      	movs	r3, #1
 8006200:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006202:	4b82      	ldr	r3, [pc, #520]	; (800640c <HAL_RCC_OscConfig+0x4c8>)
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800620a:	2b00      	cmp	r3, #0
 800620c:	d118      	bne.n	8006240 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800620e:	4b7f      	ldr	r3, [pc, #508]	; (800640c <HAL_RCC_OscConfig+0x4c8>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	4a7e      	ldr	r2, [pc, #504]	; (800640c <HAL_RCC_OscConfig+0x4c8>)
 8006214:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006218:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800621a:	f7fe fe5d 	bl	8004ed8 <HAL_GetTick>
 800621e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006220:	e008      	b.n	8006234 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006222:	f7fe fe59 	bl	8004ed8 <HAL_GetTick>
 8006226:	4602      	mov	r2, r0
 8006228:	693b      	ldr	r3, [r7, #16]
 800622a:	1ad3      	subs	r3, r2, r3
 800622c:	2b64      	cmp	r3, #100	; 0x64
 800622e:	d901      	bls.n	8006234 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8006230:	2303      	movs	r3, #3
 8006232:	e103      	b.n	800643c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006234:	4b75      	ldr	r3, [pc, #468]	; (800640c <HAL_RCC_OscConfig+0x4c8>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800623c:	2b00      	cmp	r3, #0
 800623e:	d0f0      	beq.n	8006222 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	68db      	ldr	r3, [r3, #12]
 8006244:	2b01      	cmp	r3, #1
 8006246:	d106      	bne.n	8006256 <HAL_RCC_OscConfig+0x312>
 8006248:	4b6f      	ldr	r3, [pc, #444]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 800624a:	6a1b      	ldr	r3, [r3, #32]
 800624c:	4a6e      	ldr	r2, [pc, #440]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 800624e:	f043 0301 	orr.w	r3, r3, #1
 8006252:	6213      	str	r3, [r2, #32]
 8006254:	e02d      	b.n	80062b2 <HAL_RCC_OscConfig+0x36e>
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	68db      	ldr	r3, [r3, #12]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d10c      	bne.n	8006278 <HAL_RCC_OscConfig+0x334>
 800625e:	4b6a      	ldr	r3, [pc, #424]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 8006260:	6a1b      	ldr	r3, [r3, #32]
 8006262:	4a69      	ldr	r2, [pc, #420]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 8006264:	f023 0301 	bic.w	r3, r3, #1
 8006268:	6213      	str	r3, [r2, #32]
 800626a:	4b67      	ldr	r3, [pc, #412]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 800626c:	6a1b      	ldr	r3, [r3, #32]
 800626e:	4a66      	ldr	r2, [pc, #408]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 8006270:	f023 0304 	bic.w	r3, r3, #4
 8006274:	6213      	str	r3, [r2, #32]
 8006276:	e01c      	b.n	80062b2 <HAL_RCC_OscConfig+0x36e>
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	68db      	ldr	r3, [r3, #12]
 800627c:	2b05      	cmp	r3, #5
 800627e:	d10c      	bne.n	800629a <HAL_RCC_OscConfig+0x356>
 8006280:	4b61      	ldr	r3, [pc, #388]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 8006282:	6a1b      	ldr	r3, [r3, #32]
 8006284:	4a60      	ldr	r2, [pc, #384]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 8006286:	f043 0304 	orr.w	r3, r3, #4
 800628a:	6213      	str	r3, [r2, #32]
 800628c:	4b5e      	ldr	r3, [pc, #376]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 800628e:	6a1b      	ldr	r3, [r3, #32]
 8006290:	4a5d      	ldr	r2, [pc, #372]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 8006292:	f043 0301 	orr.w	r3, r3, #1
 8006296:	6213      	str	r3, [r2, #32]
 8006298:	e00b      	b.n	80062b2 <HAL_RCC_OscConfig+0x36e>
 800629a:	4b5b      	ldr	r3, [pc, #364]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 800629c:	6a1b      	ldr	r3, [r3, #32]
 800629e:	4a5a      	ldr	r2, [pc, #360]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 80062a0:	f023 0301 	bic.w	r3, r3, #1
 80062a4:	6213      	str	r3, [r2, #32]
 80062a6:	4b58      	ldr	r3, [pc, #352]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 80062a8:	6a1b      	ldr	r3, [r3, #32]
 80062aa:	4a57      	ldr	r2, [pc, #348]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 80062ac:	f023 0304 	bic.w	r3, r3, #4
 80062b0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	68db      	ldr	r3, [r3, #12]
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d015      	beq.n	80062e6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062ba:	f7fe fe0d 	bl	8004ed8 <HAL_GetTick>
 80062be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062c0:	e00a      	b.n	80062d8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062c2:	f7fe fe09 	bl	8004ed8 <HAL_GetTick>
 80062c6:	4602      	mov	r2, r0
 80062c8:	693b      	ldr	r3, [r7, #16]
 80062ca:	1ad3      	subs	r3, r2, r3
 80062cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80062d0:	4293      	cmp	r3, r2
 80062d2:	d901      	bls.n	80062d8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80062d4:	2303      	movs	r3, #3
 80062d6:	e0b1      	b.n	800643c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80062d8:	4b4b      	ldr	r3, [pc, #300]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 80062da:	6a1b      	ldr	r3, [r3, #32]
 80062dc:	f003 0302 	and.w	r3, r3, #2
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d0ee      	beq.n	80062c2 <HAL_RCC_OscConfig+0x37e>
 80062e4:	e014      	b.n	8006310 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80062e6:	f7fe fdf7 	bl	8004ed8 <HAL_GetTick>
 80062ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80062ec:	e00a      	b.n	8006304 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062ee:	f7fe fdf3 	bl	8004ed8 <HAL_GetTick>
 80062f2:	4602      	mov	r2, r0
 80062f4:	693b      	ldr	r3, [r7, #16]
 80062f6:	1ad3      	subs	r3, r2, r3
 80062f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80062fc:	4293      	cmp	r3, r2
 80062fe:	d901      	bls.n	8006304 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8006300:	2303      	movs	r3, #3
 8006302:	e09b      	b.n	800643c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006304:	4b40      	ldr	r3, [pc, #256]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 8006306:	6a1b      	ldr	r3, [r3, #32]
 8006308:	f003 0302 	and.w	r3, r3, #2
 800630c:	2b00      	cmp	r3, #0
 800630e:	d1ee      	bne.n	80062ee <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8006310:	7dfb      	ldrb	r3, [r7, #23]
 8006312:	2b01      	cmp	r3, #1
 8006314:	d105      	bne.n	8006322 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006316:	4b3c      	ldr	r3, [pc, #240]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 8006318:	69db      	ldr	r3, [r3, #28]
 800631a:	4a3b      	ldr	r2, [pc, #236]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 800631c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006320:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	69db      	ldr	r3, [r3, #28]
 8006326:	2b00      	cmp	r3, #0
 8006328:	f000 8087 	beq.w	800643a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800632c:	4b36      	ldr	r3, [pc, #216]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	f003 030c 	and.w	r3, r3, #12
 8006334:	2b08      	cmp	r3, #8
 8006336:	d061      	beq.n	80063fc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	69db      	ldr	r3, [r3, #28]
 800633c:	2b02      	cmp	r3, #2
 800633e:	d146      	bne.n	80063ce <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006340:	4b33      	ldr	r3, [pc, #204]	; (8006410 <HAL_RCC_OscConfig+0x4cc>)
 8006342:	2200      	movs	r2, #0
 8006344:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006346:	f7fe fdc7 	bl	8004ed8 <HAL_GetTick>
 800634a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800634c:	e008      	b.n	8006360 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800634e:	f7fe fdc3 	bl	8004ed8 <HAL_GetTick>
 8006352:	4602      	mov	r2, r0
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	1ad3      	subs	r3, r2, r3
 8006358:	2b02      	cmp	r3, #2
 800635a:	d901      	bls.n	8006360 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800635c:	2303      	movs	r3, #3
 800635e:	e06d      	b.n	800643c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8006360:	4b29      	ldr	r3, [pc, #164]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006368:	2b00      	cmp	r3, #0
 800636a:	d1f0      	bne.n	800634e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	6a1b      	ldr	r3, [r3, #32]
 8006370:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006374:	d108      	bne.n	8006388 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8006376:	4b24      	ldr	r3, [pc, #144]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800637e:	687b      	ldr	r3, [r7, #4]
 8006380:	689b      	ldr	r3, [r3, #8]
 8006382:	4921      	ldr	r1, [pc, #132]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 8006384:	4313      	orrs	r3, r2
 8006386:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006388:	4b1f      	ldr	r3, [pc, #124]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 800638a:	685b      	ldr	r3, [r3, #4]
 800638c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	6a19      	ldr	r1, [r3, #32]
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006398:	430b      	orrs	r3, r1
 800639a:	491b      	ldr	r1, [pc, #108]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 800639c:	4313      	orrs	r3, r2
 800639e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80063a0:	4b1b      	ldr	r3, [pc, #108]	; (8006410 <HAL_RCC_OscConfig+0x4cc>)
 80063a2:	2201      	movs	r2, #1
 80063a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063a6:	f7fe fd97 	bl	8004ed8 <HAL_GetTick>
 80063aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80063ac:	e008      	b.n	80063c0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063ae:	f7fe fd93 	bl	8004ed8 <HAL_GetTick>
 80063b2:	4602      	mov	r2, r0
 80063b4:	693b      	ldr	r3, [r7, #16]
 80063b6:	1ad3      	subs	r3, r2, r3
 80063b8:	2b02      	cmp	r3, #2
 80063ba:	d901      	bls.n	80063c0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80063bc:	2303      	movs	r3, #3
 80063be:	e03d      	b.n	800643c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80063c0:	4b11      	ldr	r3, [pc, #68]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d0f0      	beq.n	80063ae <HAL_RCC_OscConfig+0x46a>
 80063cc:	e035      	b.n	800643a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80063ce:	4b10      	ldr	r3, [pc, #64]	; (8006410 <HAL_RCC_OscConfig+0x4cc>)
 80063d0:	2200      	movs	r2, #0
 80063d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80063d4:	f7fe fd80 	bl	8004ed8 <HAL_GetTick>
 80063d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80063da:	e008      	b.n	80063ee <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80063dc:	f7fe fd7c 	bl	8004ed8 <HAL_GetTick>
 80063e0:	4602      	mov	r2, r0
 80063e2:	693b      	ldr	r3, [r7, #16]
 80063e4:	1ad3      	subs	r3, r2, r3
 80063e6:	2b02      	cmp	r3, #2
 80063e8:	d901      	bls.n	80063ee <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80063ea:	2303      	movs	r3, #3
 80063ec:	e026      	b.n	800643c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80063ee:	4b06      	ldr	r3, [pc, #24]	; (8006408 <HAL_RCC_OscConfig+0x4c4>)
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d1f0      	bne.n	80063dc <HAL_RCC_OscConfig+0x498>
 80063fa:	e01e      	b.n	800643a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	69db      	ldr	r3, [r3, #28]
 8006400:	2b01      	cmp	r3, #1
 8006402:	d107      	bne.n	8006414 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8006404:	2301      	movs	r3, #1
 8006406:	e019      	b.n	800643c <HAL_RCC_OscConfig+0x4f8>
 8006408:	40021000 	.word	0x40021000
 800640c:	40007000 	.word	0x40007000
 8006410:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8006414:	4b0b      	ldr	r3, [pc, #44]	; (8006444 <HAL_RCC_OscConfig+0x500>)
 8006416:	685b      	ldr	r3, [r3, #4]
 8006418:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6a1b      	ldr	r3, [r3, #32]
 8006424:	429a      	cmp	r2, r3
 8006426:	d106      	bne.n	8006436 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8006428:	68fb      	ldr	r3, [r7, #12]
 800642a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006432:	429a      	cmp	r2, r3
 8006434:	d001      	beq.n	800643a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8006436:	2301      	movs	r3, #1
 8006438:	e000      	b.n	800643c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800643a:	2300      	movs	r3, #0
}
 800643c:	4618      	mov	r0, r3
 800643e:	3718      	adds	r7, #24
 8006440:	46bd      	mov	sp, r7
 8006442:	bd80      	pop	{r7, pc}
 8006444:	40021000 	.word	0x40021000

08006448 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006448:	b580      	push	{r7, lr}
 800644a:	b084      	sub	sp, #16
 800644c:	af00      	add	r7, sp, #0
 800644e:	6078      	str	r0, [r7, #4]
 8006450:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	2b00      	cmp	r3, #0
 8006456:	d101      	bne.n	800645c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006458:	2301      	movs	r3, #1
 800645a:	e0d0      	b.n	80065fe <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800645c:	4b6a      	ldr	r3, [pc, #424]	; (8006608 <HAL_RCC_ClockConfig+0x1c0>)
 800645e:	681b      	ldr	r3, [r3, #0]
 8006460:	f003 0307 	and.w	r3, r3, #7
 8006464:	683a      	ldr	r2, [r7, #0]
 8006466:	429a      	cmp	r2, r3
 8006468:	d910      	bls.n	800648c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800646a:	4b67      	ldr	r3, [pc, #412]	; (8006608 <HAL_RCC_ClockConfig+0x1c0>)
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f023 0207 	bic.w	r2, r3, #7
 8006472:	4965      	ldr	r1, [pc, #404]	; (8006608 <HAL_RCC_ClockConfig+0x1c0>)
 8006474:	683b      	ldr	r3, [r7, #0]
 8006476:	4313      	orrs	r3, r2
 8006478:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800647a:	4b63      	ldr	r3, [pc, #396]	; (8006608 <HAL_RCC_ClockConfig+0x1c0>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	f003 0307 	and.w	r3, r3, #7
 8006482:	683a      	ldr	r2, [r7, #0]
 8006484:	429a      	cmp	r2, r3
 8006486:	d001      	beq.n	800648c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8006488:	2301      	movs	r3, #1
 800648a:	e0b8      	b.n	80065fe <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f003 0302 	and.w	r3, r3, #2
 8006494:	2b00      	cmp	r3, #0
 8006496:	d020      	beq.n	80064da <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f003 0304 	and.w	r3, r3, #4
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d005      	beq.n	80064b0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80064a4:	4b59      	ldr	r3, [pc, #356]	; (800660c <HAL_RCC_ClockConfig+0x1c4>)
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	4a58      	ldr	r2, [pc, #352]	; (800660c <HAL_RCC_ClockConfig+0x1c4>)
 80064aa:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80064ae:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	681b      	ldr	r3, [r3, #0]
 80064b4:	f003 0308 	and.w	r3, r3, #8
 80064b8:	2b00      	cmp	r3, #0
 80064ba:	d005      	beq.n	80064c8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80064bc:	4b53      	ldr	r3, [pc, #332]	; (800660c <HAL_RCC_ClockConfig+0x1c4>)
 80064be:	685b      	ldr	r3, [r3, #4]
 80064c0:	4a52      	ldr	r2, [pc, #328]	; (800660c <HAL_RCC_ClockConfig+0x1c4>)
 80064c2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80064c6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80064c8:	4b50      	ldr	r3, [pc, #320]	; (800660c <HAL_RCC_ClockConfig+0x1c4>)
 80064ca:	685b      	ldr	r3, [r3, #4]
 80064cc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	689b      	ldr	r3, [r3, #8]
 80064d4:	494d      	ldr	r1, [pc, #308]	; (800660c <HAL_RCC_ClockConfig+0x1c4>)
 80064d6:	4313      	orrs	r3, r2
 80064d8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f003 0301 	and.w	r3, r3, #1
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d040      	beq.n	8006568 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	685b      	ldr	r3, [r3, #4]
 80064ea:	2b01      	cmp	r3, #1
 80064ec:	d107      	bne.n	80064fe <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80064ee:	4b47      	ldr	r3, [pc, #284]	; (800660c <HAL_RCC_ClockConfig+0x1c4>)
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064f6:	2b00      	cmp	r3, #0
 80064f8:	d115      	bne.n	8006526 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80064fa:	2301      	movs	r3, #1
 80064fc:	e07f      	b.n	80065fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	2b02      	cmp	r3, #2
 8006504:	d107      	bne.n	8006516 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006506:	4b41      	ldr	r3, [pc, #260]	; (800660c <HAL_RCC_ClockConfig+0x1c4>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800650e:	2b00      	cmp	r3, #0
 8006510:	d109      	bne.n	8006526 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006512:	2301      	movs	r3, #1
 8006514:	e073      	b.n	80065fe <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006516:	4b3d      	ldr	r3, [pc, #244]	; (800660c <HAL_RCC_ClockConfig+0x1c4>)
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	f003 0302 	and.w	r3, r3, #2
 800651e:	2b00      	cmp	r3, #0
 8006520:	d101      	bne.n	8006526 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006522:	2301      	movs	r3, #1
 8006524:	e06b      	b.n	80065fe <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006526:	4b39      	ldr	r3, [pc, #228]	; (800660c <HAL_RCC_ClockConfig+0x1c4>)
 8006528:	685b      	ldr	r3, [r3, #4]
 800652a:	f023 0203 	bic.w	r2, r3, #3
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	4936      	ldr	r1, [pc, #216]	; (800660c <HAL_RCC_ClockConfig+0x1c4>)
 8006534:	4313      	orrs	r3, r2
 8006536:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006538:	f7fe fcce 	bl	8004ed8 <HAL_GetTick>
 800653c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800653e:	e00a      	b.n	8006556 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006540:	f7fe fcca 	bl	8004ed8 <HAL_GetTick>
 8006544:	4602      	mov	r2, r0
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	1ad3      	subs	r3, r2, r3
 800654a:	f241 3288 	movw	r2, #5000	; 0x1388
 800654e:	4293      	cmp	r3, r2
 8006550:	d901      	bls.n	8006556 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006552:	2303      	movs	r3, #3
 8006554:	e053      	b.n	80065fe <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006556:	4b2d      	ldr	r3, [pc, #180]	; (800660c <HAL_RCC_ClockConfig+0x1c4>)
 8006558:	685b      	ldr	r3, [r3, #4]
 800655a:	f003 020c 	and.w	r2, r3, #12
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	685b      	ldr	r3, [r3, #4]
 8006562:	009b      	lsls	r3, r3, #2
 8006564:	429a      	cmp	r2, r3
 8006566:	d1eb      	bne.n	8006540 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006568:	4b27      	ldr	r3, [pc, #156]	; (8006608 <HAL_RCC_ClockConfig+0x1c0>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f003 0307 	and.w	r3, r3, #7
 8006570:	683a      	ldr	r2, [r7, #0]
 8006572:	429a      	cmp	r2, r3
 8006574:	d210      	bcs.n	8006598 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006576:	4b24      	ldr	r3, [pc, #144]	; (8006608 <HAL_RCC_ClockConfig+0x1c0>)
 8006578:	681b      	ldr	r3, [r3, #0]
 800657a:	f023 0207 	bic.w	r2, r3, #7
 800657e:	4922      	ldr	r1, [pc, #136]	; (8006608 <HAL_RCC_ClockConfig+0x1c0>)
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	4313      	orrs	r3, r2
 8006584:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006586:	4b20      	ldr	r3, [pc, #128]	; (8006608 <HAL_RCC_ClockConfig+0x1c0>)
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	f003 0307 	and.w	r3, r3, #7
 800658e:	683a      	ldr	r2, [r7, #0]
 8006590:	429a      	cmp	r2, r3
 8006592:	d001      	beq.n	8006598 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8006594:	2301      	movs	r3, #1
 8006596:	e032      	b.n	80065fe <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006598:	687b      	ldr	r3, [r7, #4]
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	f003 0304 	and.w	r3, r3, #4
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d008      	beq.n	80065b6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80065a4:	4b19      	ldr	r3, [pc, #100]	; (800660c <HAL_RCC_ClockConfig+0x1c4>)
 80065a6:	685b      	ldr	r3, [r3, #4]
 80065a8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	68db      	ldr	r3, [r3, #12]
 80065b0:	4916      	ldr	r1, [pc, #88]	; (800660c <HAL_RCC_ClockConfig+0x1c4>)
 80065b2:	4313      	orrs	r3, r2
 80065b4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80065b6:	687b      	ldr	r3, [r7, #4]
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f003 0308 	and.w	r3, r3, #8
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d009      	beq.n	80065d6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80065c2:	4b12      	ldr	r3, [pc, #72]	; (800660c <HAL_RCC_ClockConfig+0x1c4>)
 80065c4:	685b      	ldr	r3, [r3, #4]
 80065c6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	691b      	ldr	r3, [r3, #16]
 80065ce:	00db      	lsls	r3, r3, #3
 80065d0:	490e      	ldr	r1, [pc, #56]	; (800660c <HAL_RCC_ClockConfig+0x1c4>)
 80065d2:	4313      	orrs	r3, r2
 80065d4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80065d6:	f000 f821 	bl	800661c <HAL_RCC_GetSysClockFreq>
 80065da:	4602      	mov	r2, r0
 80065dc:	4b0b      	ldr	r3, [pc, #44]	; (800660c <HAL_RCC_ClockConfig+0x1c4>)
 80065de:	685b      	ldr	r3, [r3, #4]
 80065e0:	091b      	lsrs	r3, r3, #4
 80065e2:	f003 030f 	and.w	r3, r3, #15
 80065e6:	490a      	ldr	r1, [pc, #40]	; (8006610 <HAL_RCC_ClockConfig+0x1c8>)
 80065e8:	5ccb      	ldrb	r3, [r1, r3]
 80065ea:	fa22 f303 	lsr.w	r3, r2, r3
 80065ee:	4a09      	ldr	r2, [pc, #36]	; (8006614 <HAL_RCC_ClockConfig+0x1cc>)
 80065f0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80065f2:	4b09      	ldr	r3, [pc, #36]	; (8006618 <HAL_RCC_ClockConfig+0x1d0>)
 80065f4:	681b      	ldr	r3, [r3, #0]
 80065f6:	4618      	mov	r0, r3
 80065f8:	f7fe fc2c 	bl	8004e54 <HAL_InitTick>

  return HAL_OK;
 80065fc:	2300      	movs	r3, #0
}
 80065fe:	4618      	mov	r0, r3
 8006600:	3710      	adds	r7, #16
 8006602:	46bd      	mov	sp, r7
 8006604:	bd80      	pop	{r7, pc}
 8006606:	bf00      	nop
 8006608:	40022000 	.word	0x40022000
 800660c:	40021000 	.word	0x40021000
 8006610:	08008fd8 	.word	0x08008fd8
 8006614:	2000017c 	.word	0x2000017c
 8006618:	20000180 	.word	0x20000180

0800661c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800661c:	b490      	push	{r4, r7}
 800661e:	b08a      	sub	sp, #40	; 0x28
 8006620:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8006622:	4b29      	ldr	r3, [pc, #164]	; (80066c8 <HAL_RCC_GetSysClockFreq+0xac>)
 8006624:	1d3c      	adds	r4, r7, #4
 8006626:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8006628:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 800662c:	f240 2301 	movw	r3, #513	; 0x201
 8006630:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8006632:	2300      	movs	r3, #0
 8006634:	61fb      	str	r3, [r7, #28]
 8006636:	2300      	movs	r3, #0
 8006638:	61bb      	str	r3, [r7, #24]
 800663a:	2300      	movs	r3, #0
 800663c:	627b      	str	r3, [r7, #36]	; 0x24
 800663e:	2300      	movs	r3, #0
 8006640:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8006642:	2300      	movs	r3, #0
 8006644:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8006646:	4b21      	ldr	r3, [pc, #132]	; (80066cc <HAL_RCC_GetSysClockFreq+0xb0>)
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800664c:	69fb      	ldr	r3, [r7, #28]
 800664e:	f003 030c 	and.w	r3, r3, #12
 8006652:	2b04      	cmp	r3, #4
 8006654:	d002      	beq.n	800665c <HAL_RCC_GetSysClockFreq+0x40>
 8006656:	2b08      	cmp	r3, #8
 8006658:	d003      	beq.n	8006662 <HAL_RCC_GetSysClockFreq+0x46>
 800665a:	e02b      	b.n	80066b4 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800665c:	4b1c      	ldr	r3, [pc, #112]	; (80066d0 <HAL_RCC_GetSysClockFreq+0xb4>)
 800665e:	623b      	str	r3, [r7, #32]
      break;
 8006660:	e02b      	b.n	80066ba <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8006662:	69fb      	ldr	r3, [r7, #28]
 8006664:	0c9b      	lsrs	r3, r3, #18
 8006666:	f003 030f 	and.w	r3, r3, #15
 800666a:	3328      	adds	r3, #40	; 0x28
 800666c:	443b      	add	r3, r7
 800666e:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8006672:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006674:	69fb      	ldr	r3, [r7, #28]
 8006676:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800667a:	2b00      	cmp	r3, #0
 800667c:	d012      	beq.n	80066a4 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800667e:	4b13      	ldr	r3, [pc, #76]	; (80066cc <HAL_RCC_GetSysClockFreq+0xb0>)
 8006680:	685b      	ldr	r3, [r3, #4]
 8006682:	0c5b      	lsrs	r3, r3, #17
 8006684:	f003 0301 	and.w	r3, r3, #1
 8006688:	3328      	adds	r3, #40	; 0x28
 800668a:	443b      	add	r3, r7
 800668c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8006690:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	4a0e      	ldr	r2, [pc, #56]	; (80066d0 <HAL_RCC_GetSysClockFreq+0xb4>)
 8006696:	fb03 f202 	mul.w	r2, r3, r2
 800669a:	69bb      	ldr	r3, [r7, #24]
 800669c:	fbb2 f3f3 	udiv	r3, r2, r3
 80066a0:	627b      	str	r3, [r7, #36]	; 0x24
 80066a2:	e004      	b.n	80066ae <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	4a0b      	ldr	r2, [pc, #44]	; (80066d4 <HAL_RCC_GetSysClockFreq+0xb8>)
 80066a8:	fb02 f303 	mul.w	r3, r2, r3
 80066ac:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80066ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80066b0:	623b      	str	r3, [r7, #32]
      break;
 80066b2:	e002      	b.n	80066ba <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80066b4:	4b06      	ldr	r3, [pc, #24]	; (80066d0 <HAL_RCC_GetSysClockFreq+0xb4>)
 80066b6:	623b      	str	r3, [r7, #32]
      break;
 80066b8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80066ba:	6a3b      	ldr	r3, [r7, #32]
}
 80066bc:	4618      	mov	r0, r3
 80066be:	3728      	adds	r7, #40	; 0x28
 80066c0:	46bd      	mov	sp, r7
 80066c2:	bc90      	pop	{r4, r7}
 80066c4:	4770      	bx	lr
 80066c6:	bf00      	nop
 80066c8:	08008fc8 	.word	0x08008fc8
 80066cc:	40021000 	.word	0x40021000
 80066d0:	007a1200 	.word	0x007a1200
 80066d4:	003d0900 	.word	0x003d0900

080066d8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80066d8:	b480      	push	{r7}
 80066da:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80066dc:	4b02      	ldr	r3, [pc, #8]	; (80066e8 <HAL_RCC_GetHCLKFreq+0x10>)
 80066de:	681b      	ldr	r3, [r3, #0]
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bc80      	pop	{r7}
 80066e6:	4770      	bx	lr
 80066e8:	2000017c 	.word	0x2000017c

080066ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80066ec:	b580      	push	{r7, lr}
 80066ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80066f0:	f7ff fff2 	bl	80066d8 <HAL_RCC_GetHCLKFreq>
 80066f4:	4602      	mov	r2, r0
 80066f6:	4b05      	ldr	r3, [pc, #20]	; (800670c <HAL_RCC_GetPCLK1Freq+0x20>)
 80066f8:	685b      	ldr	r3, [r3, #4]
 80066fa:	0a1b      	lsrs	r3, r3, #8
 80066fc:	f003 0307 	and.w	r3, r3, #7
 8006700:	4903      	ldr	r1, [pc, #12]	; (8006710 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006702:	5ccb      	ldrb	r3, [r1, r3]
 8006704:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006708:	4618      	mov	r0, r3
 800670a:	bd80      	pop	{r7, pc}
 800670c:	40021000 	.word	0x40021000
 8006710:	08008fe8 	.word	0x08008fe8

08006714 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006718:	f7ff ffde 	bl	80066d8 <HAL_RCC_GetHCLKFreq>
 800671c:	4602      	mov	r2, r0
 800671e:	4b05      	ldr	r3, [pc, #20]	; (8006734 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006720:	685b      	ldr	r3, [r3, #4]
 8006722:	0adb      	lsrs	r3, r3, #11
 8006724:	f003 0307 	and.w	r3, r3, #7
 8006728:	4903      	ldr	r1, [pc, #12]	; (8006738 <HAL_RCC_GetPCLK2Freq+0x24>)
 800672a:	5ccb      	ldrb	r3, [r1, r3]
 800672c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006730:	4618      	mov	r0, r3
 8006732:	bd80      	pop	{r7, pc}
 8006734:	40021000 	.word	0x40021000
 8006738:	08008fe8 	.word	0x08008fe8

0800673c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800673c:	b480      	push	{r7}
 800673e:	b085      	sub	sp, #20
 8006740:	af00      	add	r7, sp, #0
 8006742:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8006744:	4b0a      	ldr	r3, [pc, #40]	; (8006770 <RCC_Delay+0x34>)
 8006746:	681b      	ldr	r3, [r3, #0]
 8006748:	4a0a      	ldr	r2, [pc, #40]	; (8006774 <RCC_Delay+0x38>)
 800674a:	fba2 2303 	umull	r2, r3, r2, r3
 800674e:	0a5b      	lsrs	r3, r3, #9
 8006750:	687a      	ldr	r2, [r7, #4]
 8006752:	fb02 f303 	mul.w	r3, r2, r3
 8006756:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8006758:	bf00      	nop
  }
  while (Delay --);
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	1e5a      	subs	r2, r3, #1
 800675e:	60fa      	str	r2, [r7, #12]
 8006760:	2b00      	cmp	r3, #0
 8006762:	d1f9      	bne.n	8006758 <RCC_Delay+0x1c>
}
 8006764:	bf00      	nop
 8006766:	bf00      	nop
 8006768:	3714      	adds	r7, #20
 800676a:	46bd      	mov	sp, r7
 800676c:	bc80      	pop	{r7}
 800676e:	4770      	bx	lr
 8006770:	2000017c 	.word	0x2000017c
 8006774:	10624dd3 	.word	0x10624dd3

08006778 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b086      	sub	sp, #24
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8006780:	2300      	movs	r3, #0
 8006782:	613b      	str	r3, [r7, #16]
 8006784:	2300      	movs	r3, #0
 8006786:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	681b      	ldr	r3, [r3, #0]
 800678c:	f003 0301 	and.w	r3, r3, #1
 8006790:	2b00      	cmp	r3, #0
 8006792:	d07d      	beq.n	8006890 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8006794:	2300      	movs	r3, #0
 8006796:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006798:	4b4f      	ldr	r3, [pc, #316]	; (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800679a:	69db      	ldr	r3, [r3, #28]
 800679c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d10d      	bne.n	80067c0 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80067a4:	4b4c      	ldr	r3, [pc, #304]	; (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80067a6:	69db      	ldr	r3, [r3, #28]
 80067a8:	4a4b      	ldr	r2, [pc, #300]	; (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80067aa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067ae:	61d3      	str	r3, [r2, #28]
 80067b0:	4b49      	ldr	r3, [pc, #292]	; (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80067b2:	69db      	ldr	r3, [r3, #28]
 80067b4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067b8:	60bb      	str	r3, [r7, #8]
 80067ba:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80067bc:	2301      	movs	r3, #1
 80067be:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067c0:	4b46      	ldr	r3, [pc, #280]	; (80068dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d118      	bne.n	80067fe <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80067cc:	4b43      	ldr	r3, [pc, #268]	; (80068dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80067ce:	681b      	ldr	r3, [r3, #0]
 80067d0:	4a42      	ldr	r2, [pc, #264]	; (80068dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80067d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067d6:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80067d8:	f7fe fb7e 	bl	8004ed8 <HAL_GetTick>
 80067dc:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067de:	e008      	b.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067e0:	f7fe fb7a 	bl	8004ed8 <HAL_GetTick>
 80067e4:	4602      	mov	r2, r0
 80067e6:	693b      	ldr	r3, [r7, #16]
 80067e8:	1ad3      	subs	r3, r2, r3
 80067ea:	2b64      	cmp	r3, #100	; 0x64
 80067ec:	d901      	bls.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 80067ee:	2303      	movs	r3, #3
 80067f0:	e06d      	b.n	80068ce <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80067f2:	4b3a      	ldr	r3, [pc, #232]	; (80068dc <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d0f0      	beq.n	80067e0 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80067fe:	4b36      	ldr	r3, [pc, #216]	; (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006800:	6a1b      	ldr	r3, [r3, #32]
 8006802:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006806:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006808:	68fb      	ldr	r3, [r7, #12]
 800680a:	2b00      	cmp	r3, #0
 800680c:	d02e      	beq.n	800686c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	685b      	ldr	r3, [r3, #4]
 8006812:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006816:	68fa      	ldr	r2, [r7, #12]
 8006818:	429a      	cmp	r2, r3
 800681a:	d027      	beq.n	800686c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800681c:	4b2e      	ldr	r3, [pc, #184]	; (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800681e:	6a1b      	ldr	r3, [r3, #32]
 8006820:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006824:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006826:	4b2e      	ldr	r3, [pc, #184]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006828:	2201      	movs	r2, #1
 800682a:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800682c:	4b2c      	ldr	r3, [pc, #176]	; (80068e0 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800682e:	2200      	movs	r2, #0
 8006830:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8006832:	4a29      	ldr	r2, [pc, #164]	; (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006838:	68fb      	ldr	r3, [r7, #12]
 800683a:	f003 0301 	and.w	r3, r3, #1
 800683e:	2b00      	cmp	r3, #0
 8006840:	d014      	beq.n	800686c <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006842:	f7fe fb49 	bl	8004ed8 <HAL_GetTick>
 8006846:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006848:	e00a      	b.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800684a:	f7fe fb45 	bl	8004ed8 <HAL_GetTick>
 800684e:	4602      	mov	r2, r0
 8006850:	693b      	ldr	r3, [r7, #16]
 8006852:	1ad3      	subs	r3, r2, r3
 8006854:	f241 3288 	movw	r2, #5000	; 0x1388
 8006858:	4293      	cmp	r3, r2
 800685a:	d901      	bls.n	8006860 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 800685c:	2303      	movs	r3, #3
 800685e:	e036      	b.n	80068ce <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006860:	4b1d      	ldr	r3, [pc, #116]	; (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006862:	6a1b      	ldr	r3, [r3, #32]
 8006864:	f003 0302 	and.w	r3, r3, #2
 8006868:	2b00      	cmp	r3, #0
 800686a:	d0ee      	beq.n	800684a <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800686c:	4b1a      	ldr	r3, [pc, #104]	; (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800686e:	6a1b      	ldr	r3, [r3, #32]
 8006870:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	685b      	ldr	r3, [r3, #4]
 8006878:	4917      	ldr	r1, [pc, #92]	; (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800687a:	4313      	orrs	r3, r2
 800687c:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800687e:	7dfb      	ldrb	r3, [r7, #23]
 8006880:	2b01      	cmp	r3, #1
 8006882:	d105      	bne.n	8006890 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006884:	4b14      	ldr	r3, [pc, #80]	; (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006886:	69db      	ldr	r3, [r3, #28]
 8006888:	4a13      	ldr	r2, [pc, #76]	; (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800688a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800688e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f003 0302 	and.w	r3, r3, #2
 8006898:	2b00      	cmp	r3, #0
 800689a:	d008      	beq.n	80068ae <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800689c:	4b0e      	ldr	r3, [pc, #56]	; (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	689b      	ldr	r3, [r3, #8]
 80068a8:	490b      	ldr	r1, [pc, #44]	; (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80068aa:	4313      	orrs	r3, r2
 80068ac:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681b      	ldr	r3, [r3, #0]
 80068b2:	f003 0310 	and.w	r3, r3, #16
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d008      	beq.n	80068cc <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80068ba:	4b07      	ldr	r3, [pc, #28]	; (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80068bc:	685b      	ldr	r3, [r3, #4]
 80068be:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	68db      	ldr	r3, [r3, #12]
 80068c6:	4904      	ldr	r1, [pc, #16]	; (80068d8 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80068c8:	4313      	orrs	r3, r2
 80068ca:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80068cc:	2300      	movs	r3, #0
}
 80068ce:	4618      	mov	r0, r3
 80068d0:	3718      	adds	r7, #24
 80068d2:	46bd      	mov	sp, r7
 80068d4:	bd80      	pop	{r7, pc}
 80068d6:	bf00      	nop
 80068d8:	40021000 	.word	0x40021000
 80068dc:	40007000 	.word	0x40007000
 80068e0:	42420440 	.word	0x42420440

080068e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b082      	sub	sp, #8
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d101      	bne.n	80068f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80068f2:	2301      	movs	r3, #1
 80068f4:	e076      	b.n	80069e4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d108      	bne.n	8006910 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006906:	d009      	beq.n	800691c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006908:	687b      	ldr	r3, [r7, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	61da      	str	r2, [r3, #28]
 800690e:	e005      	b.n	800691c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	2200      	movs	r2, #0
 8006914:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	2200      	movs	r2, #0
 800691a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2200      	movs	r2, #0
 8006920:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006928:	b2db      	uxtb	r3, r3
 800692a:	2b00      	cmp	r3, #0
 800692c:	d106      	bne.n	800693c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	2200      	movs	r2, #0
 8006932:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f7fd ff70 	bl	800481c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2202      	movs	r2, #2
 8006940:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	681a      	ldr	r2, [r3, #0]
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006952:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	685b      	ldr	r3, [r3, #4]
 8006958:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	689b      	ldr	r3, [r3, #8]
 8006960:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006964:	431a      	orrs	r2, r3
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	68db      	ldr	r3, [r3, #12]
 800696a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800696e:	431a      	orrs	r2, r3
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	691b      	ldr	r3, [r3, #16]
 8006974:	f003 0302 	and.w	r3, r3, #2
 8006978:	431a      	orrs	r2, r3
 800697a:	687b      	ldr	r3, [r7, #4]
 800697c:	695b      	ldr	r3, [r3, #20]
 800697e:	f003 0301 	and.w	r3, r3, #1
 8006982:	431a      	orrs	r2, r3
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	699b      	ldr	r3, [r3, #24]
 8006988:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800698c:	431a      	orrs	r2, r3
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	69db      	ldr	r3, [r3, #28]
 8006992:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006996:	431a      	orrs	r2, r3
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	6a1b      	ldr	r3, [r3, #32]
 800699c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069a0:	ea42 0103 	orr.w	r1, r2, r3
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069a8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	681b      	ldr	r3, [r3, #0]
 80069b0:	430a      	orrs	r2, r1
 80069b2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	699b      	ldr	r3, [r3, #24]
 80069b8:	0c1a      	lsrs	r2, r3, #16
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	f002 0204 	and.w	r2, r2, #4
 80069c2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	69da      	ldr	r2, [r3, #28]
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80069d2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2200      	movs	r2, #0
 80069d8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2201      	movs	r2, #1
 80069de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80069e2:	2300      	movs	r3, #0
}
 80069e4:	4618      	mov	r0, r3
 80069e6:	3708      	adds	r7, #8
 80069e8:	46bd      	mov	sp, r7
 80069ea:	bd80      	pop	{r7, pc}

080069ec <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	b088      	sub	sp, #32
 80069f0:	af00      	add	r7, sp, #0
 80069f2:	60f8      	str	r0, [r7, #12]
 80069f4:	60b9      	str	r1, [r7, #8]
 80069f6:	603b      	str	r3, [r7, #0]
 80069f8:	4613      	mov	r3, r2
 80069fa:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80069fc:	2300      	movs	r3, #0
 80069fe:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8006a06:	2b01      	cmp	r3, #1
 8006a08:	d101      	bne.n	8006a0e <HAL_SPI_Transmit+0x22>
 8006a0a:	2302      	movs	r3, #2
 8006a0c:	e126      	b.n	8006c5c <HAL_SPI_Transmit+0x270>
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	2201      	movs	r2, #1
 8006a12:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006a16:	f7fe fa5f 	bl	8004ed8 <HAL_GetTick>
 8006a1a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006a1c:	88fb      	ldrh	r3, [r7, #6]
 8006a1e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006a26:	b2db      	uxtb	r3, r3
 8006a28:	2b01      	cmp	r3, #1
 8006a2a:	d002      	beq.n	8006a32 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006a2c:	2302      	movs	r3, #2
 8006a2e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006a30:	e10b      	b.n	8006c4a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8006a32:	68bb      	ldr	r3, [r7, #8]
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d002      	beq.n	8006a3e <HAL_SPI_Transmit+0x52>
 8006a38:	88fb      	ldrh	r3, [r7, #6]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d102      	bne.n	8006a44 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006a3e:	2301      	movs	r3, #1
 8006a40:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006a42:	e102      	b.n	8006c4a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006a44:	68fb      	ldr	r3, [r7, #12]
 8006a46:	2203      	movs	r2, #3
 8006a48:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	2200      	movs	r2, #0
 8006a50:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	68ba      	ldr	r2, [r7, #8]
 8006a56:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	88fa      	ldrh	r2, [r7, #6]
 8006a5c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8006a5e:	68fb      	ldr	r3, [r7, #12]
 8006a60:	88fa      	ldrh	r2, [r7, #6]
 8006a62:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	2200      	movs	r2, #0
 8006a68:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	2200      	movs	r2, #0
 8006a6e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2200      	movs	r2, #0
 8006a74:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	2200      	movs	r2, #0
 8006a7a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	2200      	movs	r2, #0
 8006a80:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	689b      	ldr	r3, [r3, #8]
 8006a86:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006a8a:	d10f      	bne.n	8006aac <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	681a      	ldr	r2, [r3, #0]
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006a9a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006a9c:	68fb      	ldr	r3, [r7, #12]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	681a      	ldr	r2, [r3, #0]
 8006aa2:	68fb      	ldr	r3, [r7, #12]
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006aaa:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	681b      	ldr	r3, [r3, #0]
 8006ab2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ab6:	2b40      	cmp	r3, #64	; 0x40
 8006ab8:	d007      	beq.n	8006aca <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	681b      	ldr	r3, [r3, #0]
 8006abe:	681a      	ldr	r2, [r3, #0]
 8006ac0:	68fb      	ldr	r3, [r7, #12]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006ac8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006aca:	68fb      	ldr	r3, [r7, #12]
 8006acc:	68db      	ldr	r3, [r3, #12]
 8006ace:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006ad2:	d14b      	bne.n	8006b6c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ad4:	68fb      	ldr	r3, [r7, #12]
 8006ad6:	685b      	ldr	r3, [r3, #4]
 8006ad8:	2b00      	cmp	r3, #0
 8006ada:	d002      	beq.n	8006ae2 <HAL_SPI_Transmit+0xf6>
 8006adc:	8afb      	ldrh	r3, [r7, #22]
 8006ade:	2b01      	cmp	r3, #1
 8006ae0:	d13e      	bne.n	8006b60 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006ae2:	68fb      	ldr	r3, [r7, #12]
 8006ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ae6:	881a      	ldrh	r2, [r3, #0]
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006af2:	1c9a      	adds	r2, r3, #2
 8006af4:	68fb      	ldr	r3, [r7, #12]
 8006af6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	3b01      	subs	r3, #1
 8006b00:	b29a      	uxth	r2, r3
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006b06:	e02b      	b.n	8006b60 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	689b      	ldr	r3, [r3, #8]
 8006b0e:	f003 0302 	and.w	r3, r3, #2
 8006b12:	2b02      	cmp	r3, #2
 8006b14:	d112      	bne.n	8006b3c <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006b16:	68fb      	ldr	r3, [r7, #12]
 8006b18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b1a:	881a      	ldrh	r2, [r3, #0]
 8006b1c:	68fb      	ldr	r3, [r7, #12]
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006b22:	68fb      	ldr	r3, [r7, #12]
 8006b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b26:	1c9a      	adds	r2, r3, #2
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006b2c:	68fb      	ldr	r3, [r7, #12]
 8006b2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b30:	b29b      	uxth	r3, r3
 8006b32:	3b01      	subs	r3, #1
 8006b34:	b29a      	uxth	r2, r3
 8006b36:	68fb      	ldr	r3, [r7, #12]
 8006b38:	86da      	strh	r2, [r3, #54]	; 0x36
 8006b3a:	e011      	b.n	8006b60 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006b3c:	f7fe f9cc 	bl	8004ed8 <HAL_GetTick>
 8006b40:	4602      	mov	r2, r0
 8006b42:	69bb      	ldr	r3, [r7, #24]
 8006b44:	1ad3      	subs	r3, r2, r3
 8006b46:	683a      	ldr	r2, [r7, #0]
 8006b48:	429a      	cmp	r2, r3
 8006b4a:	d803      	bhi.n	8006b54 <HAL_SPI_Transmit+0x168>
 8006b4c:	683b      	ldr	r3, [r7, #0]
 8006b4e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006b52:	d102      	bne.n	8006b5a <HAL_SPI_Transmit+0x16e>
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	d102      	bne.n	8006b60 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8006b5a:	2303      	movs	r3, #3
 8006b5c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006b5e:	e074      	b.n	8006c4a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006b60:	68fb      	ldr	r3, [r7, #12]
 8006b62:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b64:	b29b      	uxth	r3, r3
 8006b66:	2b00      	cmp	r3, #0
 8006b68:	d1ce      	bne.n	8006b08 <HAL_SPI_Transmit+0x11c>
 8006b6a:	e04c      	b.n	8006c06 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	685b      	ldr	r3, [r3, #4]
 8006b70:	2b00      	cmp	r3, #0
 8006b72:	d002      	beq.n	8006b7a <HAL_SPI_Transmit+0x18e>
 8006b74:	8afb      	ldrh	r3, [r7, #22]
 8006b76:	2b01      	cmp	r3, #1
 8006b78:	d140      	bne.n	8006bfc <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006b7a:	68fb      	ldr	r3, [r7, #12]
 8006b7c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	330c      	adds	r3, #12
 8006b84:	7812      	ldrb	r2, [r2, #0]
 8006b86:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b8c:	1c5a      	adds	r2, r3, #1
 8006b8e:	68fb      	ldr	r3, [r7, #12]
 8006b90:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006b92:	68fb      	ldr	r3, [r7, #12]
 8006b94:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006b96:	b29b      	uxth	r3, r3
 8006b98:	3b01      	subs	r3, #1
 8006b9a:	b29a      	uxth	r2, r3
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006ba0:	e02c      	b.n	8006bfc <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006ba2:	68fb      	ldr	r3, [r7, #12]
 8006ba4:	681b      	ldr	r3, [r3, #0]
 8006ba6:	689b      	ldr	r3, [r3, #8]
 8006ba8:	f003 0302 	and.w	r3, r3, #2
 8006bac:	2b02      	cmp	r3, #2
 8006bae:	d113      	bne.n	8006bd8 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006bb0:	68fb      	ldr	r3, [r7, #12]
 8006bb2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006bb4:	68fb      	ldr	r3, [r7, #12]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	330c      	adds	r3, #12
 8006bba:	7812      	ldrb	r2, [r2, #0]
 8006bbc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006bc2:	1c5a      	adds	r2, r3, #1
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006bc8:	68fb      	ldr	r3, [r7, #12]
 8006bca:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006bcc:	b29b      	uxth	r3, r3
 8006bce:	3b01      	subs	r3, #1
 8006bd0:	b29a      	uxth	r2, r3
 8006bd2:	68fb      	ldr	r3, [r7, #12]
 8006bd4:	86da      	strh	r2, [r3, #54]	; 0x36
 8006bd6:	e011      	b.n	8006bfc <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006bd8:	f7fe f97e 	bl	8004ed8 <HAL_GetTick>
 8006bdc:	4602      	mov	r2, r0
 8006bde:	69bb      	ldr	r3, [r7, #24]
 8006be0:	1ad3      	subs	r3, r2, r3
 8006be2:	683a      	ldr	r2, [r7, #0]
 8006be4:	429a      	cmp	r2, r3
 8006be6:	d803      	bhi.n	8006bf0 <HAL_SPI_Transmit+0x204>
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006bee:	d102      	bne.n	8006bf6 <HAL_SPI_Transmit+0x20a>
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	2b00      	cmp	r3, #0
 8006bf4:	d102      	bne.n	8006bfc <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8006bf6:	2303      	movs	r3, #3
 8006bf8:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006bfa:	e026      	b.n	8006c4a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8006bfc:	68fb      	ldr	r3, [r7, #12]
 8006bfe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006c00:	b29b      	uxth	r3, r3
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d1cd      	bne.n	8006ba2 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006c06:	69ba      	ldr	r2, [r7, #24]
 8006c08:	6839      	ldr	r1, [r7, #0]
 8006c0a:	68f8      	ldr	r0, [r7, #12]
 8006c0c:	f000 f8b2 	bl	8006d74 <SPI_EndRxTxTransaction>
 8006c10:	4603      	mov	r3, r0
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d002      	beq.n	8006c1c <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	2220      	movs	r2, #32
 8006c1a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006c1c:	68fb      	ldr	r3, [r7, #12]
 8006c1e:	689b      	ldr	r3, [r3, #8]
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d10a      	bne.n	8006c3a <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006c24:	2300      	movs	r3, #0
 8006c26:	613b      	str	r3, [r7, #16]
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	68db      	ldr	r3, [r3, #12]
 8006c2e:	613b      	str	r3, [r7, #16]
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	689b      	ldr	r3, [r3, #8]
 8006c36:	613b      	str	r3, [r7, #16]
 8006c38:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006c3e:	2b00      	cmp	r3, #0
 8006c40:	d002      	beq.n	8006c48 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8006c42:	2301      	movs	r3, #1
 8006c44:	77fb      	strb	r3, [r7, #31]
 8006c46:	e000      	b.n	8006c4a <HAL_SPI_Transmit+0x25e>
  }

error:
 8006c48:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	2201      	movs	r2, #1
 8006c4e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	2200      	movs	r2, #0
 8006c56:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006c5a:	7ffb      	ldrb	r3, [r7, #31]
}
 8006c5c:	4618      	mov	r0, r3
 8006c5e:	3720      	adds	r7, #32
 8006c60:	46bd      	mov	sp, r7
 8006c62:	bd80      	pop	{r7, pc}

08006c64 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8006c64:	b580      	push	{r7, lr}
 8006c66:	b088      	sub	sp, #32
 8006c68:	af00      	add	r7, sp, #0
 8006c6a:	60f8      	str	r0, [r7, #12]
 8006c6c:	60b9      	str	r1, [r7, #8]
 8006c6e:	603b      	str	r3, [r7, #0]
 8006c70:	4613      	mov	r3, r2
 8006c72:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8006c74:	f7fe f930 	bl	8004ed8 <HAL_GetTick>
 8006c78:	4602      	mov	r2, r0
 8006c7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c7c:	1a9b      	subs	r3, r3, r2
 8006c7e:	683a      	ldr	r2, [r7, #0]
 8006c80:	4413      	add	r3, r2
 8006c82:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8006c84:	f7fe f928 	bl	8004ed8 <HAL_GetTick>
 8006c88:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8006c8a:	4b39      	ldr	r3, [pc, #228]	; (8006d70 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	015b      	lsls	r3, r3, #5
 8006c90:	0d1b      	lsrs	r3, r3, #20
 8006c92:	69fa      	ldr	r2, [r7, #28]
 8006c94:	fb02 f303 	mul.w	r3, r2, r3
 8006c98:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006c9a:	e054      	b.n	8006d46 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8006ca2:	d050      	beq.n	8006d46 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8006ca4:	f7fe f918 	bl	8004ed8 <HAL_GetTick>
 8006ca8:	4602      	mov	r2, r0
 8006caa:	69bb      	ldr	r3, [r7, #24]
 8006cac:	1ad3      	subs	r3, r2, r3
 8006cae:	69fa      	ldr	r2, [r7, #28]
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d902      	bls.n	8006cba <SPI_WaitFlagStateUntilTimeout+0x56>
 8006cb4:	69fb      	ldr	r3, [r7, #28]
 8006cb6:	2b00      	cmp	r3, #0
 8006cb8:	d13d      	bne.n	8006d36 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8006cba:	68fb      	ldr	r3, [r7, #12]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	685a      	ldr	r2, [r3, #4]
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8006cc8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	685b      	ldr	r3, [r3, #4]
 8006cce:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006cd2:	d111      	bne.n	8006cf8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	689b      	ldr	r3, [r3, #8]
 8006cd8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006cdc:	d004      	beq.n	8006ce8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	689b      	ldr	r3, [r3, #8]
 8006ce2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006ce6:	d107      	bne.n	8006cf8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	681a      	ldr	r2, [r3, #0]
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006cf6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cfc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006d00:	d10f      	bne.n	8006d22 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	681a      	ldr	r2, [r3, #0]
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006d10:	601a      	str	r2, [r3, #0]
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	681a      	ldr	r2, [r3, #0]
 8006d18:	68fb      	ldr	r3, [r7, #12]
 8006d1a:	681b      	ldr	r3, [r3, #0]
 8006d1c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006d20:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2201      	movs	r2, #1
 8006d26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	2200      	movs	r2, #0
 8006d2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8006d32:	2303      	movs	r3, #3
 8006d34:	e017      	b.n	8006d66 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8006d36:	697b      	ldr	r3, [r7, #20]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d101      	bne.n	8006d40 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006d40:	697b      	ldr	r3, [r7, #20]
 8006d42:	3b01      	subs	r3, #1
 8006d44:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	689a      	ldr	r2, [r3, #8]
 8006d4c:	68bb      	ldr	r3, [r7, #8]
 8006d4e:	4013      	ands	r3, r2
 8006d50:	68ba      	ldr	r2, [r7, #8]
 8006d52:	429a      	cmp	r2, r3
 8006d54:	bf0c      	ite	eq
 8006d56:	2301      	moveq	r3, #1
 8006d58:	2300      	movne	r3, #0
 8006d5a:	b2db      	uxtb	r3, r3
 8006d5c:	461a      	mov	r2, r3
 8006d5e:	79fb      	ldrb	r3, [r7, #7]
 8006d60:	429a      	cmp	r2, r3
 8006d62:	d19b      	bne.n	8006c9c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8006d64:	2300      	movs	r3, #0
}
 8006d66:	4618      	mov	r0, r3
 8006d68:	3720      	adds	r7, #32
 8006d6a:	46bd      	mov	sp, r7
 8006d6c:	bd80      	pop	{r7, pc}
 8006d6e:	bf00      	nop
 8006d70:	2000017c 	.word	0x2000017c

08006d74 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006d74:	b580      	push	{r7, lr}
 8006d76:	b086      	sub	sp, #24
 8006d78:	af02      	add	r7, sp, #8
 8006d7a:	60f8      	str	r0, [r7, #12]
 8006d7c:	60b9      	str	r1, [r7, #8]
 8006d7e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	9300      	str	r3, [sp, #0]
 8006d84:	68bb      	ldr	r3, [r7, #8]
 8006d86:	2200      	movs	r2, #0
 8006d88:	2180      	movs	r1, #128	; 0x80
 8006d8a:	68f8      	ldr	r0, [r7, #12]
 8006d8c:	f7ff ff6a 	bl	8006c64 <SPI_WaitFlagStateUntilTimeout>
 8006d90:	4603      	mov	r3, r0
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d007      	beq.n	8006da6 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006d9a:	f043 0220 	orr.w	r2, r3, #32
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8006da2:	2303      	movs	r3, #3
 8006da4:	e000      	b.n	8006da8 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8006da6:	2300      	movs	r3, #0
}
 8006da8:	4618      	mov	r0, r3
 8006daa:	3710      	adds	r7, #16
 8006dac:	46bd      	mov	sp, r7
 8006dae:	bd80      	pop	{r7, pc}

08006db0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006db0:	b580      	push	{r7, lr}
 8006db2:	b082      	sub	sp, #8
 8006db4:	af00      	add	r7, sp, #0
 8006db6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006db8:	687b      	ldr	r3, [r7, #4]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d101      	bne.n	8006dc2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e041      	b.n	8006e46 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006dc2:	687b      	ldr	r3, [r7, #4]
 8006dc4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006dc8:	b2db      	uxtb	r3, r3
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d106      	bne.n	8006ddc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006dd6:	6878      	ldr	r0, [r7, #4]
 8006dd8:	f7fd ff42 	bl	8004c60 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2202      	movs	r2, #2
 8006de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681a      	ldr	r2, [r3, #0]
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	3304      	adds	r3, #4
 8006dec:	4619      	mov	r1, r3
 8006dee:	4610      	mov	r0, r2
 8006df0:	f000 fa70 	bl	80072d4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	2201      	movs	r2, #1
 8006df8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	2201      	movs	r2, #1
 8006e00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	2201      	movs	r2, #1
 8006e08:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	2201      	movs	r2, #1
 8006e10:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	2201      	movs	r2, #1
 8006e18:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	2201      	movs	r2, #1
 8006e20:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2201      	movs	r2, #1
 8006e28:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2201      	movs	r2, #1
 8006e30:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	2201      	movs	r2, #1
 8006e38:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006e3c:	687b      	ldr	r3, [r7, #4]
 8006e3e:	2201      	movs	r2, #1
 8006e40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006e44:	2300      	movs	r3, #0
}
 8006e46:	4618      	mov	r0, r3
 8006e48:	3708      	adds	r7, #8
 8006e4a:	46bd      	mov	sp, r7
 8006e4c:	bd80      	pop	{r7, pc}
	...

08006e50 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b085      	sub	sp, #20
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006e5e:	b2db      	uxtb	r3, r3
 8006e60:	2b01      	cmp	r3, #1
 8006e62:	d001      	beq.n	8006e68 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8006e64:	2301      	movs	r3, #1
 8006e66:	e03a      	b.n	8006ede <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	2202      	movs	r2, #2
 8006e6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	681b      	ldr	r3, [r3, #0]
 8006e74:	68da      	ldr	r2, [r3, #12]
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	f042 0201 	orr.w	r2, r2, #1
 8006e7e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	4a18      	ldr	r2, [pc, #96]	; (8006ee8 <HAL_TIM_Base_Start_IT+0x98>)
 8006e86:	4293      	cmp	r3, r2
 8006e88:	d00e      	beq.n	8006ea8 <HAL_TIM_Base_Start_IT+0x58>
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006e92:	d009      	beq.n	8006ea8 <HAL_TIM_Base_Start_IT+0x58>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	681b      	ldr	r3, [r3, #0]
 8006e98:	4a14      	ldr	r2, [pc, #80]	; (8006eec <HAL_TIM_Base_Start_IT+0x9c>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d004      	beq.n	8006ea8 <HAL_TIM_Base_Start_IT+0x58>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4a13      	ldr	r2, [pc, #76]	; (8006ef0 <HAL_TIM_Base_Start_IT+0xa0>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d111      	bne.n	8006ecc <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	689b      	ldr	r3, [r3, #8]
 8006eae:	f003 0307 	and.w	r3, r3, #7
 8006eb2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	2b06      	cmp	r3, #6
 8006eb8:	d010      	beq.n	8006edc <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	681a      	ldr	r2, [r3, #0]
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f042 0201 	orr.w	r2, r2, #1
 8006ec8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006eca:	e007      	b.n	8006edc <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	681a      	ldr	r2, [r3, #0]
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f042 0201 	orr.w	r2, r2, #1
 8006eda:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006edc:	2300      	movs	r3, #0
}
 8006ede:	4618      	mov	r0, r3
 8006ee0:	3714      	adds	r7, #20
 8006ee2:	46bd      	mov	sp, r7
 8006ee4:	bc80      	pop	{r7}
 8006ee6:	4770      	bx	lr
 8006ee8:	40012c00 	.word	0x40012c00
 8006eec:	40000400 	.word	0x40000400
 8006ef0:	40000800 	.word	0x40000800

08006ef4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006ef4:	b580      	push	{r7, lr}
 8006ef6:	b082      	sub	sp, #8
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	691b      	ldr	r3, [r3, #16]
 8006f02:	f003 0302 	and.w	r3, r3, #2
 8006f06:	2b02      	cmp	r3, #2
 8006f08:	d122      	bne.n	8006f50 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	68db      	ldr	r3, [r3, #12]
 8006f10:	f003 0302 	and.w	r3, r3, #2
 8006f14:	2b02      	cmp	r3, #2
 8006f16:	d11b      	bne.n	8006f50 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	f06f 0202 	mvn.w	r2, #2
 8006f20:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	2201      	movs	r2, #1
 8006f26:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	699b      	ldr	r3, [r3, #24]
 8006f2e:	f003 0303 	and.w	r3, r3, #3
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d003      	beq.n	8006f3e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8006f36:	6878      	ldr	r0, [r7, #4]
 8006f38:	f000 f9b1 	bl	800729e <HAL_TIM_IC_CaptureCallback>
 8006f3c:	e005      	b.n	8006f4a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f3e:	6878      	ldr	r0, [r7, #4]
 8006f40:	f000 f9a4 	bl	800728c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f44:	6878      	ldr	r0, [r7, #4]
 8006f46:	f000 f9b3 	bl	80072b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	2200      	movs	r2, #0
 8006f4e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	691b      	ldr	r3, [r3, #16]
 8006f56:	f003 0304 	and.w	r3, r3, #4
 8006f5a:	2b04      	cmp	r3, #4
 8006f5c:	d122      	bne.n	8006fa4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	681b      	ldr	r3, [r3, #0]
 8006f62:	68db      	ldr	r3, [r3, #12]
 8006f64:	f003 0304 	and.w	r3, r3, #4
 8006f68:	2b04      	cmp	r3, #4
 8006f6a:	d11b      	bne.n	8006fa4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	f06f 0204 	mvn.w	r2, #4
 8006f74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	2202      	movs	r2, #2
 8006f7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	699b      	ldr	r3, [r3, #24]
 8006f82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d003      	beq.n	8006f92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006f8a:	6878      	ldr	r0, [r7, #4]
 8006f8c:	f000 f987 	bl	800729e <HAL_TIM_IC_CaptureCallback>
 8006f90:	e005      	b.n	8006f9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006f92:	6878      	ldr	r0, [r7, #4]
 8006f94:	f000 f97a 	bl	800728c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006f98:	6878      	ldr	r0, [r7, #4]
 8006f9a:	f000 f989 	bl	80072b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	691b      	ldr	r3, [r3, #16]
 8006faa:	f003 0308 	and.w	r3, r3, #8
 8006fae:	2b08      	cmp	r3, #8
 8006fb0:	d122      	bne.n	8006ff8 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	68db      	ldr	r3, [r3, #12]
 8006fb8:	f003 0308 	and.w	r3, r3, #8
 8006fbc:	2b08      	cmp	r3, #8
 8006fbe:	d11b      	bne.n	8006ff8 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f06f 0208 	mvn.w	r2, #8
 8006fc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2204      	movs	r2, #4
 8006fce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	69db      	ldr	r3, [r3, #28]
 8006fd6:	f003 0303 	and.w	r3, r3, #3
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	d003      	beq.n	8006fe6 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006fde:	6878      	ldr	r0, [r7, #4]
 8006fe0:	f000 f95d 	bl	800729e <HAL_TIM_IC_CaptureCallback>
 8006fe4:	e005      	b.n	8006ff2 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	f000 f950 	bl	800728c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006fec:	6878      	ldr	r0, [r7, #4]
 8006fee:	f000 f95f 	bl	80072b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2200      	movs	r2, #0
 8006ff6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	691b      	ldr	r3, [r3, #16]
 8006ffe:	f003 0310 	and.w	r3, r3, #16
 8007002:	2b10      	cmp	r3, #16
 8007004:	d122      	bne.n	800704c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	68db      	ldr	r3, [r3, #12]
 800700c:	f003 0310 	and.w	r3, r3, #16
 8007010:	2b10      	cmp	r3, #16
 8007012:	d11b      	bne.n	800704c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	f06f 0210 	mvn.w	r2, #16
 800701c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	2208      	movs	r2, #8
 8007022:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	69db      	ldr	r3, [r3, #28]
 800702a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800702e:	2b00      	cmp	r3, #0
 8007030:	d003      	beq.n	800703a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f000 f933 	bl	800729e <HAL_TIM_IC_CaptureCallback>
 8007038:	e005      	b.n	8007046 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800703a:	6878      	ldr	r0, [r7, #4]
 800703c:	f000 f926 	bl	800728c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007040:	6878      	ldr	r0, [r7, #4]
 8007042:	f000 f935 	bl	80072b0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2200      	movs	r2, #0
 800704a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	691b      	ldr	r3, [r3, #16]
 8007052:	f003 0301 	and.w	r3, r3, #1
 8007056:	2b01      	cmp	r3, #1
 8007058:	d10e      	bne.n	8007078 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	68db      	ldr	r3, [r3, #12]
 8007060:	f003 0301 	and.w	r3, r3, #1
 8007064:	2b01      	cmp	r3, #1
 8007066:	d107      	bne.n	8007078 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	f06f 0201 	mvn.w	r2, #1
 8007070:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007072:	6878      	ldr	r0, [r7, #4]
 8007074:	f7fd fb66 	bl	8004744 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	691b      	ldr	r3, [r3, #16]
 800707e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007082:	2b80      	cmp	r3, #128	; 0x80
 8007084:	d10e      	bne.n	80070a4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681b      	ldr	r3, [r3, #0]
 800708a:	68db      	ldr	r3, [r3, #12]
 800708c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007090:	2b80      	cmp	r3, #128	; 0x80
 8007092:	d107      	bne.n	80070a4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	681b      	ldr	r3, [r3, #0]
 8007098:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800709c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800709e:	6878      	ldr	r0, [r7, #4]
 80070a0:	f000 fa77 	bl	8007592 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	691b      	ldr	r3, [r3, #16]
 80070aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070ae:	2b40      	cmp	r3, #64	; 0x40
 80070b0:	d10e      	bne.n	80070d0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	68db      	ldr	r3, [r3, #12]
 80070b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070bc:	2b40      	cmp	r3, #64	; 0x40
 80070be:	d107      	bne.n	80070d0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80070c8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80070ca:	6878      	ldr	r0, [r7, #4]
 80070cc:	f000 f8f9 	bl	80072c2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	691b      	ldr	r3, [r3, #16]
 80070d6:	f003 0320 	and.w	r3, r3, #32
 80070da:	2b20      	cmp	r3, #32
 80070dc:	d10e      	bne.n	80070fc <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	68db      	ldr	r3, [r3, #12]
 80070e4:	f003 0320 	and.w	r3, r3, #32
 80070e8:	2b20      	cmp	r3, #32
 80070ea:	d107      	bne.n	80070fc <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	f06f 0220 	mvn.w	r2, #32
 80070f4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80070f6:	6878      	ldr	r0, [r7, #4]
 80070f8:	f000 fa42 	bl	8007580 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80070fc:	bf00      	nop
 80070fe:	3708      	adds	r7, #8
 8007100:	46bd      	mov	sp, r7
 8007102:	bd80      	pop	{r7, pc}

08007104 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007104:	b580      	push	{r7, lr}
 8007106:	b084      	sub	sp, #16
 8007108:	af00      	add	r7, sp, #0
 800710a:	6078      	str	r0, [r7, #4]
 800710c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007114:	2b01      	cmp	r3, #1
 8007116:	d101      	bne.n	800711c <HAL_TIM_ConfigClockSource+0x18>
 8007118:	2302      	movs	r3, #2
 800711a:	e0b3      	b.n	8007284 <HAL_TIM_ConfigClockSource+0x180>
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2201      	movs	r2, #1
 8007120:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2202      	movs	r2, #2
 8007128:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	689b      	ldr	r3, [r3, #8]
 8007132:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007134:	68fb      	ldr	r3, [r7, #12]
 8007136:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800713a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007142:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	68fa      	ldr	r2, [r7, #12]
 800714a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007154:	d03e      	beq.n	80071d4 <HAL_TIM_ConfigClockSource+0xd0>
 8007156:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800715a:	f200 8087 	bhi.w	800726c <HAL_TIM_ConfigClockSource+0x168>
 800715e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007162:	f000 8085 	beq.w	8007270 <HAL_TIM_ConfigClockSource+0x16c>
 8007166:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800716a:	d87f      	bhi.n	800726c <HAL_TIM_ConfigClockSource+0x168>
 800716c:	2b70      	cmp	r3, #112	; 0x70
 800716e:	d01a      	beq.n	80071a6 <HAL_TIM_ConfigClockSource+0xa2>
 8007170:	2b70      	cmp	r3, #112	; 0x70
 8007172:	d87b      	bhi.n	800726c <HAL_TIM_ConfigClockSource+0x168>
 8007174:	2b60      	cmp	r3, #96	; 0x60
 8007176:	d050      	beq.n	800721a <HAL_TIM_ConfigClockSource+0x116>
 8007178:	2b60      	cmp	r3, #96	; 0x60
 800717a:	d877      	bhi.n	800726c <HAL_TIM_ConfigClockSource+0x168>
 800717c:	2b50      	cmp	r3, #80	; 0x50
 800717e:	d03c      	beq.n	80071fa <HAL_TIM_ConfigClockSource+0xf6>
 8007180:	2b50      	cmp	r3, #80	; 0x50
 8007182:	d873      	bhi.n	800726c <HAL_TIM_ConfigClockSource+0x168>
 8007184:	2b40      	cmp	r3, #64	; 0x40
 8007186:	d058      	beq.n	800723a <HAL_TIM_ConfigClockSource+0x136>
 8007188:	2b40      	cmp	r3, #64	; 0x40
 800718a:	d86f      	bhi.n	800726c <HAL_TIM_ConfigClockSource+0x168>
 800718c:	2b30      	cmp	r3, #48	; 0x30
 800718e:	d064      	beq.n	800725a <HAL_TIM_ConfigClockSource+0x156>
 8007190:	2b30      	cmp	r3, #48	; 0x30
 8007192:	d86b      	bhi.n	800726c <HAL_TIM_ConfigClockSource+0x168>
 8007194:	2b20      	cmp	r3, #32
 8007196:	d060      	beq.n	800725a <HAL_TIM_ConfigClockSource+0x156>
 8007198:	2b20      	cmp	r3, #32
 800719a:	d867      	bhi.n	800726c <HAL_TIM_ConfigClockSource+0x168>
 800719c:	2b00      	cmp	r3, #0
 800719e:	d05c      	beq.n	800725a <HAL_TIM_ConfigClockSource+0x156>
 80071a0:	2b10      	cmp	r3, #16
 80071a2:	d05a      	beq.n	800725a <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80071a4:	e062      	b.n	800726c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	6818      	ldr	r0, [r3, #0]
 80071aa:	683b      	ldr	r3, [r7, #0]
 80071ac:	6899      	ldr	r1, [r3, #8]
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	685a      	ldr	r2, [r3, #4]
 80071b2:	683b      	ldr	r3, [r7, #0]
 80071b4:	68db      	ldr	r3, [r3, #12]
 80071b6:	f000 f966 	bl	8007486 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	689b      	ldr	r3, [r3, #8]
 80071c0:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80071c8:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80071ca:	687b      	ldr	r3, [r7, #4]
 80071cc:	681b      	ldr	r3, [r3, #0]
 80071ce:	68fa      	ldr	r2, [r7, #12]
 80071d0:	609a      	str	r2, [r3, #8]
      break;
 80071d2:	e04e      	b.n	8007272 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	6818      	ldr	r0, [r3, #0]
 80071d8:	683b      	ldr	r3, [r7, #0]
 80071da:	6899      	ldr	r1, [r3, #8]
 80071dc:	683b      	ldr	r3, [r7, #0]
 80071de:	685a      	ldr	r2, [r3, #4]
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	68db      	ldr	r3, [r3, #12]
 80071e4:	f000 f94f 	bl	8007486 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	689a      	ldr	r2, [r3, #8]
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80071f6:	609a      	str	r2, [r3, #8]
      break;
 80071f8:	e03b      	b.n	8007272 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6818      	ldr	r0, [r3, #0]
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	6859      	ldr	r1, [r3, #4]
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	68db      	ldr	r3, [r3, #12]
 8007206:	461a      	mov	r2, r3
 8007208:	f000 f8c6 	bl	8007398 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	681b      	ldr	r3, [r3, #0]
 8007210:	2150      	movs	r1, #80	; 0x50
 8007212:	4618      	mov	r0, r3
 8007214:	f000 f91d 	bl	8007452 <TIM_ITRx_SetConfig>
      break;
 8007218:	e02b      	b.n	8007272 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	6818      	ldr	r0, [r3, #0]
 800721e:	683b      	ldr	r3, [r7, #0]
 8007220:	6859      	ldr	r1, [r3, #4]
 8007222:	683b      	ldr	r3, [r7, #0]
 8007224:	68db      	ldr	r3, [r3, #12]
 8007226:	461a      	mov	r2, r3
 8007228:	f000 f8e4 	bl	80073f4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	2160      	movs	r1, #96	; 0x60
 8007232:	4618      	mov	r0, r3
 8007234:	f000 f90d 	bl	8007452 <TIM_ITRx_SetConfig>
      break;
 8007238:	e01b      	b.n	8007272 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800723a:	687b      	ldr	r3, [r7, #4]
 800723c:	6818      	ldr	r0, [r3, #0]
 800723e:	683b      	ldr	r3, [r7, #0]
 8007240:	6859      	ldr	r1, [r3, #4]
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	68db      	ldr	r3, [r3, #12]
 8007246:	461a      	mov	r2, r3
 8007248:	f000 f8a6 	bl	8007398 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	2140      	movs	r1, #64	; 0x40
 8007252:	4618      	mov	r0, r3
 8007254:	f000 f8fd 	bl	8007452 <TIM_ITRx_SetConfig>
      break;
 8007258:	e00b      	b.n	8007272 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681a      	ldr	r2, [r3, #0]
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4619      	mov	r1, r3
 8007264:	4610      	mov	r0, r2
 8007266:	f000 f8f4 	bl	8007452 <TIM_ITRx_SetConfig>
        break;
 800726a:	e002      	b.n	8007272 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800726c:	bf00      	nop
 800726e:	e000      	b.n	8007272 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8007270:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2201      	movs	r2, #1
 8007276:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	2200      	movs	r2, #0
 800727e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007282:	2300      	movs	r3, #0
}
 8007284:	4618      	mov	r0, r3
 8007286:	3710      	adds	r7, #16
 8007288:	46bd      	mov	sp, r7
 800728a:	bd80      	pop	{r7, pc}

0800728c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800728c:	b480      	push	{r7}
 800728e:	b083      	sub	sp, #12
 8007290:	af00      	add	r7, sp, #0
 8007292:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007294:	bf00      	nop
 8007296:	370c      	adds	r7, #12
 8007298:	46bd      	mov	sp, r7
 800729a:	bc80      	pop	{r7}
 800729c:	4770      	bx	lr

0800729e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800729e:	b480      	push	{r7}
 80072a0:	b083      	sub	sp, #12
 80072a2:	af00      	add	r7, sp, #0
 80072a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80072a6:	bf00      	nop
 80072a8:	370c      	adds	r7, #12
 80072aa:	46bd      	mov	sp, r7
 80072ac:	bc80      	pop	{r7}
 80072ae:	4770      	bx	lr

080072b0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80072b0:	b480      	push	{r7}
 80072b2:	b083      	sub	sp, #12
 80072b4:	af00      	add	r7, sp, #0
 80072b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80072b8:	bf00      	nop
 80072ba:	370c      	adds	r7, #12
 80072bc:	46bd      	mov	sp, r7
 80072be:	bc80      	pop	{r7}
 80072c0:	4770      	bx	lr

080072c2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80072c2:	b480      	push	{r7}
 80072c4:	b083      	sub	sp, #12
 80072c6:	af00      	add	r7, sp, #0
 80072c8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80072ca:	bf00      	nop
 80072cc:	370c      	adds	r7, #12
 80072ce:	46bd      	mov	sp, r7
 80072d0:	bc80      	pop	{r7}
 80072d2:	4770      	bx	lr

080072d4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80072d4:	b480      	push	{r7}
 80072d6:	b085      	sub	sp, #20
 80072d8:	af00      	add	r7, sp, #0
 80072da:	6078      	str	r0, [r7, #4]
 80072dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	4a29      	ldr	r2, [pc, #164]	; (800738c <TIM_Base_SetConfig+0xb8>)
 80072e8:	4293      	cmp	r3, r2
 80072ea:	d00b      	beq.n	8007304 <TIM_Base_SetConfig+0x30>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80072f2:	d007      	beq.n	8007304 <TIM_Base_SetConfig+0x30>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	4a26      	ldr	r2, [pc, #152]	; (8007390 <TIM_Base_SetConfig+0xbc>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d003      	beq.n	8007304 <TIM_Base_SetConfig+0x30>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	4a25      	ldr	r2, [pc, #148]	; (8007394 <TIM_Base_SetConfig+0xc0>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d108      	bne.n	8007316 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800730a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800730c:	683b      	ldr	r3, [r7, #0]
 800730e:	685b      	ldr	r3, [r3, #4]
 8007310:	68fa      	ldr	r2, [r7, #12]
 8007312:	4313      	orrs	r3, r2
 8007314:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	4a1c      	ldr	r2, [pc, #112]	; (800738c <TIM_Base_SetConfig+0xb8>)
 800731a:	4293      	cmp	r3, r2
 800731c:	d00b      	beq.n	8007336 <TIM_Base_SetConfig+0x62>
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007324:	d007      	beq.n	8007336 <TIM_Base_SetConfig+0x62>
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	4a19      	ldr	r2, [pc, #100]	; (8007390 <TIM_Base_SetConfig+0xbc>)
 800732a:	4293      	cmp	r3, r2
 800732c:	d003      	beq.n	8007336 <TIM_Base_SetConfig+0x62>
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	4a18      	ldr	r2, [pc, #96]	; (8007394 <TIM_Base_SetConfig+0xc0>)
 8007332:	4293      	cmp	r3, r2
 8007334:	d108      	bne.n	8007348 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007336:	68fb      	ldr	r3, [r7, #12]
 8007338:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800733c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800733e:	683b      	ldr	r3, [r7, #0]
 8007340:	68db      	ldr	r3, [r3, #12]
 8007342:	68fa      	ldr	r2, [r7, #12]
 8007344:	4313      	orrs	r3, r2
 8007346:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007348:	68fb      	ldr	r3, [r7, #12]
 800734a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	695b      	ldr	r3, [r3, #20]
 8007352:	4313      	orrs	r3, r2
 8007354:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	68fa      	ldr	r2, [r7, #12]
 800735a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	689a      	ldr	r2, [r3, #8]
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007364:	683b      	ldr	r3, [r7, #0]
 8007366:	681a      	ldr	r2, [r3, #0]
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	4a07      	ldr	r2, [pc, #28]	; (800738c <TIM_Base_SetConfig+0xb8>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d103      	bne.n	800737c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007374:	683b      	ldr	r3, [r7, #0]
 8007376:	691a      	ldr	r2, [r3, #16]
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2201      	movs	r2, #1
 8007380:	615a      	str	r2, [r3, #20]
}
 8007382:	bf00      	nop
 8007384:	3714      	adds	r7, #20
 8007386:	46bd      	mov	sp, r7
 8007388:	bc80      	pop	{r7}
 800738a:	4770      	bx	lr
 800738c:	40012c00 	.word	0x40012c00
 8007390:	40000400 	.word	0x40000400
 8007394:	40000800 	.word	0x40000800

08007398 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007398:	b480      	push	{r7}
 800739a:	b087      	sub	sp, #28
 800739c:	af00      	add	r7, sp, #0
 800739e:	60f8      	str	r0, [r7, #12]
 80073a0:	60b9      	str	r1, [r7, #8]
 80073a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80073a4:	68fb      	ldr	r3, [r7, #12]
 80073a6:	6a1b      	ldr	r3, [r3, #32]
 80073a8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	6a1b      	ldr	r3, [r3, #32]
 80073ae:	f023 0201 	bic.w	r2, r3, #1
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	699b      	ldr	r3, [r3, #24]
 80073ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80073bc:	693b      	ldr	r3, [r7, #16]
 80073be:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80073c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	011b      	lsls	r3, r3, #4
 80073c8:	693a      	ldr	r2, [r7, #16]
 80073ca:	4313      	orrs	r3, r2
 80073cc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80073ce:	697b      	ldr	r3, [r7, #20]
 80073d0:	f023 030a 	bic.w	r3, r3, #10
 80073d4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80073d6:	697a      	ldr	r2, [r7, #20]
 80073d8:	68bb      	ldr	r3, [r7, #8]
 80073da:	4313      	orrs	r3, r2
 80073dc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	693a      	ldr	r2, [r7, #16]
 80073e2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	697a      	ldr	r2, [r7, #20]
 80073e8:	621a      	str	r2, [r3, #32]
}
 80073ea:	bf00      	nop
 80073ec:	371c      	adds	r7, #28
 80073ee:	46bd      	mov	sp, r7
 80073f0:	bc80      	pop	{r7}
 80073f2:	4770      	bx	lr

080073f4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80073f4:	b480      	push	{r7}
 80073f6:	b087      	sub	sp, #28
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	60f8      	str	r0, [r7, #12]
 80073fc:	60b9      	str	r1, [r7, #8]
 80073fe:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	6a1b      	ldr	r3, [r3, #32]
 8007404:	f023 0210 	bic.w	r2, r3, #16
 8007408:	68fb      	ldr	r3, [r7, #12]
 800740a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	699b      	ldr	r3, [r3, #24]
 8007410:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	6a1b      	ldr	r3, [r3, #32]
 8007416:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007418:	697b      	ldr	r3, [r7, #20]
 800741a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800741e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	031b      	lsls	r3, r3, #12
 8007424:	697a      	ldr	r2, [r7, #20]
 8007426:	4313      	orrs	r3, r2
 8007428:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800742a:	693b      	ldr	r3, [r7, #16]
 800742c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007430:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007432:	68bb      	ldr	r3, [r7, #8]
 8007434:	011b      	lsls	r3, r3, #4
 8007436:	693a      	ldr	r2, [r7, #16]
 8007438:	4313      	orrs	r3, r2
 800743a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	697a      	ldr	r2, [r7, #20]
 8007440:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	693a      	ldr	r2, [r7, #16]
 8007446:	621a      	str	r2, [r3, #32]
}
 8007448:	bf00      	nop
 800744a:	371c      	adds	r7, #28
 800744c:	46bd      	mov	sp, r7
 800744e:	bc80      	pop	{r7}
 8007450:	4770      	bx	lr

08007452 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007452:	b480      	push	{r7}
 8007454:	b085      	sub	sp, #20
 8007456:	af00      	add	r7, sp, #0
 8007458:	6078      	str	r0, [r7, #4]
 800745a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	689b      	ldr	r3, [r3, #8]
 8007460:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007462:	68fb      	ldr	r3, [r7, #12]
 8007464:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007468:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800746a:	683a      	ldr	r2, [r7, #0]
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	4313      	orrs	r3, r2
 8007470:	f043 0307 	orr.w	r3, r3, #7
 8007474:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	68fa      	ldr	r2, [r7, #12]
 800747a:	609a      	str	r2, [r3, #8]
}
 800747c:	bf00      	nop
 800747e:	3714      	adds	r7, #20
 8007480:	46bd      	mov	sp, r7
 8007482:	bc80      	pop	{r7}
 8007484:	4770      	bx	lr

08007486 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007486:	b480      	push	{r7}
 8007488:	b087      	sub	sp, #28
 800748a:	af00      	add	r7, sp, #0
 800748c:	60f8      	str	r0, [r7, #12]
 800748e:	60b9      	str	r1, [r7, #8]
 8007490:	607a      	str	r2, [r7, #4]
 8007492:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	689b      	ldr	r3, [r3, #8]
 8007498:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800749a:	697b      	ldr	r3, [r7, #20]
 800749c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80074a0:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80074a2:	683b      	ldr	r3, [r7, #0]
 80074a4:	021a      	lsls	r2, r3, #8
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	431a      	orrs	r2, r3
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	4313      	orrs	r3, r2
 80074ae:	697a      	ldr	r2, [r7, #20]
 80074b0:	4313      	orrs	r3, r2
 80074b2:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	697a      	ldr	r2, [r7, #20]
 80074b8:	609a      	str	r2, [r3, #8]
}
 80074ba:	bf00      	nop
 80074bc:	371c      	adds	r7, #28
 80074be:	46bd      	mov	sp, r7
 80074c0:	bc80      	pop	{r7}
 80074c2:	4770      	bx	lr

080074c4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80074c4:	b480      	push	{r7}
 80074c6:	b085      	sub	sp, #20
 80074c8:	af00      	add	r7, sp, #0
 80074ca:	6078      	str	r0, [r7, #4]
 80074cc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80074d4:	2b01      	cmp	r3, #1
 80074d6:	d101      	bne.n	80074dc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80074d8:	2302      	movs	r3, #2
 80074da:	e046      	b.n	800756a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2201      	movs	r2, #1
 80074e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2202      	movs	r2, #2
 80074e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	685b      	ldr	r3, [r3, #4]
 80074f2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	689b      	ldr	r3, [r3, #8]
 80074fa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007502:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007504:	683b      	ldr	r3, [r7, #0]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	68fa      	ldr	r2, [r7, #12]
 800750a:	4313      	orrs	r3, r2
 800750c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	68fa      	ldr	r2, [r7, #12]
 8007514:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	4a16      	ldr	r2, [pc, #88]	; (8007574 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 800751c:	4293      	cmp	r3, r2
 800751e:	d00e      	beq.n	800753e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007528:	d009      	beq.n	800753e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	4a12      	ldr	r2, [pc, #72]	; (8007578 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8007530:	4293      	cmp	r3, r2
 8007532:	d004      	beq.n	800753e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	4a10      	ldr	r2, [pc, #64]	; (800757c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 800753a:	4293      	cmp	r3, r2
 800753c:	d10c      	bne.n	8007558 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007544:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007546:	683b      	ldr	r3, [r7, #0]
 8007548:	685b      	ldr	r3, [r3, #4]
 800754a:	68ba      	ldr	r2, [r7, #8]
 800754c:	4313      	orrs	r3, r2
 800754e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	68ba      	ldr	r2, [r7, #8]
 8007556:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2201      	movs	r2, #1
 800755c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2200      	movs	r2, #0
 8007564:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007568:	2300      	movs	r3, #0
}
 800756a:	4618      	mov	r0, r3
 800756c:	3714      	adds	r7, #20
 800756e:	46bd      	mov	sp, r7
 8007570:	bc80      	pop	{r7}
 8007572:	4770      	bx	lr
 8007574:	40012c00 	.word	0x40012c00
 8007578:	40000400 	.word	0x40000400
 800757c:	40000800 	.word	0x40000800

08007580 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007580:	b480      	push	{r7}
 8007582:	b083      	sub	sp, #12
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007588:	bf00      	nop
 800758a:	370c      	adds	r7, #12
 800758c:	46bd      	mov	sp, r7
 800758e:	bc80      	pop	{r7}
 8007590:	4770      	bx	lr

08007592 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007592:	b480      	push	{r7}
 8007594:	b083      	sub	sp, #12
 8007596:	af00      	add	r7, sp, #0
 8007598:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800759a:	bf00      	nop
 800759c:	370c      	adds	r7, #12
 800759e:	46bd      	mov	sp, r7
 80075a0:	bc80      	pop	{r7}
 80075a2:	4770      	bx	lr

080075a4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80075a4:	b580      	push	{r7, lr}
 80075a6:	b082      	sub	sp, #8
 80075a8:	af00      	add	r7, sp, #0
 80075aa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2b00      	cmp	r3, #0
 80075b0:	d101      	bne.n	80075b6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80075b2:	2301      	movs	r3, #1
 80075b4:	e03f      	b.n	8007636 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80075bc:	b2db      	uxtb	r3, r3
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d106      	bne.n	80075d0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	2200      	movs	r2, #0
 80075c6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f7fd fbb2 	bl	8004d34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2224      	movs	r2, #36	; 0x24
 80075d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	68da      	ldr	r2, [r3, #12]
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80075e6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80075e8:	6878      	ldr	r0, [r7, #4]
 80075ea:	f000 fba9 	bl	8007d40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	691a      	ldr	r2, [r3, #16]
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80075fc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	695a      	ldr	r2, [r3, #20]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800760c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	68da      	ldr	r2, [r3, #12]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800761c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	2200      	movs	r2, #0
 8007622:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2220      	movs	r2, #32
 8007628:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	2220      	movs	r2, #32
 8007630:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8007634:	2300      	movs	r3, #0
}
 8007636:	4618      	mov	r0, r3
 8007638:	3708      	adds	r7, #8
 800763a:	46bd      	mov	sp, r7
 800763c:	bd80      	pop	{r7, pc}

0800763e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800763e:	b580      	push	{r7, lr}
 8007640:	b084      	sub	sp, #16
 8007642:	af00      	add	r7, sp, #0
 8007644:	60f8      	str	r0, [r7, #12]
 8007646:	60b9      	str	r1, [r7, #8]
 8007648:	4613      	mov	r3, r2
 800764a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007652:	b2db      	uxtb	r3, r3
 8007654:	2b20      	cmp	r3, #32
 8007656:	d11d      	bne.n	8007694 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d002      	beq.n	8007664 <HAL_UART_Receive_IT+0x26>
 800765e:	88fb      	ldrh	r3, [r7, #6]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d101      	bne.n	8007668 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007664:	2301      	movs	r3, #1
 8007666:	e016      	b.n	8007696 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800766e:	2b01      	cmp	r3, #1
 8007670:	d101      	bne.n	8007676 <HAL_UART_Receive_IT+0x38>
 8007672:	2302      	movs	r3, #2
 8007674:	e00f      	b.n	8007696 <HAL_UART_Receive_IT+0x58>
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	2201      	movs	r2, #1
 800767a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800767e:	68fb      	ldr	r3, [r7, #12]
 8007680:	2200      	movs	r2, #0
 8007682:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8007684:	88fb      	ldrh	r3, [r7, #6]
 8007686:	461a      	mov	r2, r3
 8007688:	68b9      	ldr	r1, [r7, #8]
 800768a:	68f8      	ldr	r0, [r7, #12]
 800768c:	f000 f9cf 	bl	8007a2e <UART_Start_Receive_IT>
 8007690:	4603      	mov	r3, r0
 8007692:	e000      	b.n	8007696 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8007694:	2302      	movs	r3, #2
  }
}
 8007696:	4618      	mov	r0, r3
 8007698:	3710      	adds	r7, #16
 800769a:	46bd      	mov	sp, r7
 800769c:	bd80      	pop	{r7, pc}
	...

080076a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80076a0:	b580      	push	{r7, lr}
 80076a2:	b08a      	sub	sp, #40	; 0x28
 80076a4:	af00      	add	r7, sp, #0
 80076a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	68db      	ldr	r3, [r3, #12]
 80076b6:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	695b      	ldr	r3, [r3, #20]
 80076be:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80076c0:	2300      	movs	r3, #0
 80076c2:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80076c4:	2300      	movs	r3, #0
 80076c6:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80076c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076ca:	f003 030f 	and.w	r3, r3, #15
 80076ce:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80076d0:	69bb      	ldr	r3, [r7, #24]
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	d10d      	bne.n	80076f2 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80076d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80076d8:	f003 0320 	and.w	r3, r3, #32
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d008      	beq.n	80076f2 <HAL_UART_IRQHandler+0x52>
 80076e0:	6a3b      	ldr	r3, [r7, #32]
 80076e2:	f003 0320 	and.w	r3, r3, #32
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	d003      	beq.n	80076f2 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80076ea:	6878      	ldr	r0, [r7, #4]
 80076ec:	f000 fa7f 	bl	8007bee <UART_Receive_IT>
      return;
 80076f0:	e17b      	b.n	80079ea <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80076f2:	69bb      	ldr	r3, [r7, #24]
 80076f4:	2b00      	cmp	r3, #0
 80076f6:	f000 80b1 	beq.w	800785c <HAL_UART_IRQHandler+0x1bc>
 80076fa:	69fb      	ldr	r3, [r7, #28]
 80076fc:	f003 0301 	and.w	r3, r3, #1
 8007700:	2b00      	cmp	r3, #0
 8007702:	d105      	bne.n	8007710 <HAL_UART_IRQHandler+0x70>
 8007704:	6a3b      	ldr	r3, [r7, #32]
 8007706:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800770a:	2b00      	cmp	r3, #0
 800770c:	f000 80a6 	beq.w	800785c <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007710:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007712:	f003 0301 	and.w	r3, r3, #1
 8007716:	2b00      	cmp	r3, #0
 8007718:	d00a      	beq.n	8007730 <HAL_UART_IRQHandler+0x90>
 800771a:	6a3b      	ldr	r3, [r7, #32]
 800771c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007720:	2b00      	cmp	r3, #0
 8007722:	d005      	beq.n	8007730 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007728:	f043 0201 	orr.w	r2, r3, #1
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007730:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007732:	f003 0304 	and.w	r3, r3, #4
 8007736:	2b00      	cmp	r3, #0
 8007738:	d00a      	beq.n	8007750 <HAL_UART_IRQHandler+0xb0>
 800773a:	69fb      	ldr	r3, [r7, #28]
 800773c:	f003 0301 	and.w	r3, r3, #1
 8007740:	2b00      	cmp	r3, #0
 8007742:	d005      	beq.n	8007750 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007748:	f043 0202 	orr.w	r2, r3, #2
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007752:	f003 0302 	and.w	r3, r3, #2
 8007756:	2b00      	cmp	r3, #0
 8007758:	d00a      	beq.n	8007770 <HAL_UART_IRQHandler+0xd0>
 800775a:	69fb      	ldr	r3, [r7, #28]
 800775c:	f003 0301 	and.w	r3, r3, #1
 8007760:	2b00      	cmp	r3, #0
 8007762:	d005      	beq.n	8007770 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007768:	f043 0204 	orr.w	r2, r3, #4
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8007770:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007772:	f003 0308 	and.w	r3, r3, #8
 8007776:	2b00      	cmp	r3, #0
 8007778:	d00f      	beq.n	800779a <HAL_UART_IRQHandler+0xfa>
 800777a:	6a3b      	ldr	r3, [r7, #32]
 800777c:	f003 0320 	and.w	r3, r3, #32
 8007780:	2b00      	cmp	r3, #0
 8007782:	d104      	bne.n	800778e <HAL_UART_IRQHandler+0xee>
 8007784:	69fb      	ldr	r3, [r7, #28]
 8007786:	f003 0301 	and.w	r3, r3, #1
 800778a:	2b00      	cmp	r3, #0
 800778c:	d005      	beq.n	800779a <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007792:	f043 0208 	orr.w	r2, r3, #8
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800779e:	2b00      	cmp	r3, #0
 80077a0:	f000 811e 	beq.w	80079e0 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80077a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077a6:	f003 0320 	and.w	r3, r3, #32
 80077aa:	2b00      	cmp	r3, #0
 80077ac:	d007      	beq.n	80077be <HAL_UART_IRQHandler+0x11e>
 80077ae:	6a3b      	ldr	r3, [r7, #32]
 80077b0:	f003 0320 	and.w	r3, r3, #32
 80077b4:	2b00      	cmp	r3, #0
 80077b6:	d002      	beq.n	80077be <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 80077b8:	6878      	ldr	r0, [r7, #4]
 80077ba:	f000 fa18 	bl	8007bee <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	695b      	ldr	r3, [r3, #20]
 80077c4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077c8:	2b00      	cmp	r3, #0
 80077ca:	bf14      	ite	ne
 80077cc:	2301      	movne	r3, #1
 80077ce:	2300      	moveq	r3, #0
 80077d0:	b2db      	uxtb	r3, r3
 80077d2:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077d8:	f003 0308 	and.w	r3, r3, #8
 80077dc:	2b00      	cmp	r3, #0
 80077de:	d102      	bne.n	80077e6 <HAL_UART_IRQHandler+0x146>
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	2b00      	cmp	r3, #0
 80077e4:	d031      	beq.n	800784a <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80077e6:	6878      	ldr	r0, [r7, #4]
 80077e8:	f000 f95a 	bl	8007aa0 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	695b      	ldr	r3, [r3, #20]
 80077f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d023      	beq.n	8007842 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	681b      	ldr	r3, [r3, #0]
 80077fe:	695a      	ldr	r2, [r3, #20]
 8007800:	687b      	ldr	r3, [r7, #4]
 8007802:	681b      	ldr	r3, [r3, #0]
 8007804:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007808:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800780e:	2b00      	cmp	r3, #0
 8007810:	d013      	beq.n	800783a <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007816:	4a76      	ldr	r2, [pc, #472]	; (80079f0 <HAL_UART_IRQHandler+0x350>)
 8007818:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800781e:	4618      	mov	r0, r3
 8007820:	f7fe f822 	bl	8005868 <HAL_DMA_Abort_IT>
 8007824:	4603      	mov	r3, r0
 8007826:	2b00      	cmp	r3, #0
 8007828:	d016      	beq.n	8007858 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800782e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007830:	687a      	ldr	r2, [r7, #4]
 8007832:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8007834:	4610      	mov	r0, r2
 8007836:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007838:	e00e      	b.n	8007858 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	f000 f8e3 	bl	8007a06 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007840:	e00a      	b.n	8007858 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f000 f8df 	bl	8007a06 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007848:	e006      	b.n	8007858 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f000 f8db 	bl	8007a06 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2200      	movs	r2, #0
 8007854:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8007856:	e0c3      	b.n	80079e0 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007858:	bf00      	nop
    return;
 800785a:	e0c1      	b.n	80079e0 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800785c:	687b      	ldr	r3, [r7, #4]
 800785e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007860:	2b01      	cmp	r3, #1
 8007862:	f040 80a1 	bne.w	80079a8 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 8007866:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007868:	f003 0310 	and.w	r3, r3, #16
 800786c:	2b00      	cmp	r3, #0
 800786e:	f000 809b 	beq.w	80079a8 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8007872:	6a3b      	ldr	r3, [r7, #32]
 8007874:	f003 0310 	and.w	r3, r3, #16
 8007878:	2b00      	cmp	r3, #0
 800787a:	f000 8095 	beq.w	80079a8 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800787e:	2300      	movs	r3, #0
 8007880:	60fb      	str	r3, [r7, #12]
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	681b      	ldr	r3, [r3, #0]
 8007888:	60fb      	str	r3, [r7, #12]
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	685b      	ldr	r3, [r3, #4]
 8007890:	60fb      	str	r3, [r7, #12]
 8007892:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	695b      	ldr	r3, [r3, #20]
 800789a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d04e      	beq.n	8007940 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078a6:	681b      	ldr	r3, [r3, #0]
 80078a8:	685b      	ldr	r3, [r3, #4]
 80078aa:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 80078ac:	8a3b      	ldrh	r3, [r7, #16]
 80078ae:	2b00      	cmp	r3, #0
 80078b0:	f000 8098 	beq.w	80079e4 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80078b8:	8a3a      	ldrh	r2, [r7, #16]
 80078ba:	429a      	cmp	r2, r3
 80078bc:	f080 8092 	bcs.w	80079e4 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	8a3a      	ldrh	r2, [r7, #16]
 80078c4:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80078ca:	699b      	ldr	r3, [r3, #24]
 80078cc:	2b20      	cmp	r3, #32
 80078ce:	d02b      	beq.n	8007928 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	681b      	ldr	r3, [r3, #0]
 80078d4:	68da      	ldr	r2, [r3, #12]
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80078de:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	695a      	ldr	r2, [r3, #20]
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	f022 0201 	bic.w	r2, r2, #1
 80078ee:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	695a      	ldr	r2, [r3, #20]
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	681b      	ldr	r3, [r3, #0]
 80078fa:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80078fe:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	2220      	movs	r2, #32
 8007904:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2200      	movs	r2, #0
 800790c:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	68da      	ldr	r2, [r3, #12]
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	f022 0210 	bic.w	r2, r2, #16
 800791c:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007922:	4618      	mov	r0, r3
 8007924:	f7fd ff65 	bl	80057f2 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007930:	b29b      	uxth	r3, r3
 8007932:	1ad3      	subs	r3, r2, r3
 8007934:	b29b      	uxth	r3, r3
 8007936:	4619      	mov	r1, r3
 8007938:	6878      	ldr	r0, [r7, #4]
 800793a:	f000 f86d 	bl	8007a18 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800793e:	e051      	b.n	80079e4 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007948:	b29b      	uxth	r3, r3
 800794a:	1ad3      	subs	r3, r2, r3
 800794c:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007952:	b29b      	uxth	r3, r3
 8007954:	2b00      	cmp	r3, #0
 8007956:	d047      	beq.n	80079e8 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 8007958:	8a7b      	ldrh	r3, [r7, #18]
 800795a:	2b00      	cmp	r3, #0
 800795c:	d044      	beq.n	80079e8 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	68da      	ldr	r2, [r3, #12]
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	681b      	ldr	r3, [r3, #0]
 8007968:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800796c:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	695a      	ldr	r2, [r3, #20]
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	681b      	ldr	r3, [r3, #0]
 8007978:	f022 0201 	bic.w	r2, r2, #1
 800797c:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2220      	movs	r2, #32
 8007982:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	2200      	movs	r2, #0
 800798a:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	681b      	ldr	r3, [r3, #0]
 8007990:	68da      	ldr	r2, [r3, #12]
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	f022 0210 	bic.w	r2, r2, #16
 800799a:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800799c:	8a7b      	ldrh	r3, [r7, #18]
 800799e:	4619      	mov	r1, r3
 80079a0:	6878      	ldr	r0, [r7, #4]
 80079a2:	f000 f839 	bl	8007a18 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80079a6:	e01f      	b.n	80079e8 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80079a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079ae:	2b00      	cmp	r3, #0
 80079b0:	d008      	beq.n	80079c4 <HAL_UART_IRQHandler+0x324>
 80079b2:	6a3b      	ldr	r3, [r7, #32]
 80079b4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d003      	beq.n	80079c4 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80079bc:	6878      	ldr	r0, [r7, #4]
 80079be:	f000 f8af 	bl	8007b20 <UART_Transmit_IT>
    return;
 80079c2:	e012      	b.n	80079ea <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80079c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80079c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d00d      	beq.n	80079ea <HAL_UART_IRQHandler+0x34a>
 80079ce:	6a3b      	ldr	r3, [r7, #32]
 80079d0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d008      	beq.n	80079ea <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80079d8:	6878      	ldr	r0, [r7, #4]
 80079da:	f000 f8f0 	bl	8007bbe <UART_EndTransmit_IT>
    return;
 80079de:	e004      	b.n	80079ea <HAL_UART_IRQHandler+0x34a>
    return;
 80079e0:	bf00      	nop
 80079e2:	e002      	b.n	80079ea <HAL_UART_IRQHandler+0x34a>
      return;
 80079e4:	bf00      	nop
 80079e6:	e000      	b.n	80079ea <HAL_UART_IRQHandler+0x34a>
      return;
 80079e8:	bf00      	nop
  }
}
 80079ea:	3728      	adds	r7, #40	; 0x28
 80079ec:	46bd      	mov	sp, r7
 80079ee:	bd80      	pop	{r7, pc}
 80079f0:	08007af9 	.word	0x08007af9

080079f4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80079f4:	b480      	push	{r7}
 80079f6:	b083      	sub	sp, #12
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80079fc:	bf00      	nop
 80079fe:	370c      	adds	r7, #12
 8007a00:	46bd      	mov	sp, r7
 8007a02:	bc80      	pop	{r7}
 8007a04:	4770      	bx	lr

08007a06 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8007a06:	b480      	push	{r7}
 8007a08:	b083      	sub	sp, #12
 8007a0a:	af00      	add	r7, sp, #0
 8007a0c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8007a0e:	bf00      	nop
 8007a10:	370c      	adds	r7, #12
 8007a12:	46bd      	mov	sp, r7
 8007a14:	bc80      	pop	{r7}
 8007a16:	4770      	bx	lr

08007a18 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b083      	sub	sp, #12
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
 8007a20:	460b      	mov	r3, r1
 8007a22:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8007a24:	bf00      	nop
 8007a26:	370c      	adds	r7, #12
 8007a28:	46bd      	mov	sp, r7
 8007a2a:	bc80      	pop	{r7}
 8007a2c:	4770      	bx	lr

08007a2e <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007a2e:	b480      	push	{r7}
 8007a30:	b085      	sub	sp, #20
 8007a32:	af00      	add	r7, sp, #0
 8007a34:	60f8      	str	r0, [r7, #12]
 8007a36:	60b9      	str	r1, [r7, #8]
 8007a38:	4613      	mov	r3, r2
 8007a3a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007a3c:	68fb      	ldr	r3, [r7, #12]
 8007a3e:	68ba      	ldr	r2, [r7, #8]
 8007a40:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	88fa      	ldrh	r2, [r7, #6]
 8007a46:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	88fa      	ldrh	r2, [r7, #6]
 8007a4c:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007a4e:	68fb      	ldr	r3, [r7, #12]
 8007a50:	2200      	movs	r2, #0
 8007a52:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	2222      	movs	r2, #34	; 0x22
 8007a58:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	68da      	ldr	r2, [r3, #12]
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007a72:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	695a      	ldr	r2, [r3, #20]
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	f042 0201 	orr.w	r2, r2, #1
 8007a82:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	681b      	ldr	r3, [r3, #0]
 8007a88:	68da      	ldr	r2, [r3, #12]
 8007a8a:	68fb      	ldr	r3, [r7, #12]
 8007a8c:	681b      	ldr	r3, [r3, #0]
 8007a8e:	f042 0220 	orr.w	r2, r2, #32
 8007a92:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007a94:	2300      	movs	r3, #0
}
 8007a96:	4618      	mov	r0, r3
 8007a98:	3714      	adds	r7, #20
 8007a9a:	46bd      	mov	sp, r7
 8007a9c:	bc80      	pop	{r7}
 8007a9e:	4770      	bx	lr

08007aa0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b083      	sub	sp, #12
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	681b      	ldr	r3, [r3, #0]
 8007aac:	68da      	ldr	r2, [r3, #12]
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	681b      	ldr	r3, [r3, #0]
 8007ab2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8007ab6:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	695a      	ldr	r2, [r3, #20]
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f022 0201 	bic.w	r2, r2, #1
 8007ac6:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007acc:	2b01      	cmp	r3, #1
 8007ace:	d107      	bne.n	8007ae0 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	68da      	ldr	r2, [r3, #12]
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	f022 0210 	bic.w	r2, r2, #16
 8007ade:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2220      	movs	r2, #32
 8007ae4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	2200      	movs	r2, #0
 8007aec:	631a      	str	r2, [r3, #48]	; 0x30
}
 8007aee:	bf00      	nop
 8007af0:	370c      	adds	r7, #12
 8007af2:	46bd      	mov	sp, r7
 8007af4:	bc80      	pop	{r7}
 8007af6:	4770      	bx	lr

08007af8 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007af8:	b580      	push	{r7, lr}
 8007afa:	b084      	sub	sp, #16
 8007afc:	af00      	add	r7, sp, #0
 8007afe:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b04:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8007b06:	68fb      	ldr	r3, [r7, #12]
 8007b08:	2200      	movs	r2, #0
 8007b0a:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2200      	movs	r2, #0
 8007b10:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007b12:	68f8      	ldr	r0, [r7, #12]
 8007b14:	f7ff ff77 	bl	8007a06 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b18:	bf00      	nop
 8007b1a:	3710      	adds	r7, #16
 8007b1c:	46bd      	mov	sp, r7
 8007b1e:	bd80      	pop	{r7, pc}

08007b20 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8007b20:	b480      	push	{r7}
 8007b22:	b085      	sub	sp, #20
 8007b24:	af00      	add	r7, sp, #0
 8007b26:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007b2e:	b2db      	uxtb	r3, r3
 8007b30:	2b21      	cmp	r3, #33	; 0x21
 8007b32:	d13e      	bne.n	8007bb2 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b34:	687b      	ldr	r3, [r7, #4]
 8007b36:	689b      	ldr	r3, [r3, #8]
 8007b38:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b3c:	d114      	bne.n	8007b68 <UART_Transmit_IT+0x48>
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	691b      	ldr	r3, [r3, #16]
 8007b42:	2b00      	cmp	r3, #0
 8007b44:	d110      	bne.n	8007b68 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8007b46:	687b      	ldr	r3, [r7, #4]
 8007b48:	6a1b      	ldr	r3, [r3, #32]
 8007b4a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	881b      	ldrh	r3, [r3, #0]
 8007b50:	461a      	mov	r2, r3
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007b5a:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	6a1b      	ldr	r3, [r3, #32]
 8007b60:	1c9a      	adds	r2, r3, #2
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	621a      	str	r2, [r3, #32]
 8007b66:	e008      	b.n	8007b7a <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	6a1b      	ldr	r3, [r3, #32]
 8007b6c:	1c59      	adds	r1, r3, #1
 8007b6e:	687a      	ldr	r2, [r7, #4]
 8007b70:	6211      	str	r1, [r2, #32]
 8007b72:	781a      	ldrb	r2, [r3, #0]
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007b7e:	b29b      	uxth	r3, r3
 8007b80:	3b01      	subs	r3, #1
 8007b82:	b29b      	uxth	r3, r3
 8007b84:	687a      	ldr	r2, [r7, #4]
 8007b86:	4619      	mov	r1, r3
 8007b88:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007b8a:	2b00      	cmp	r3, #0
 8007b8c:	d10f      	bne.n	8007bae <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	68da      	ldr	r2, [r3, #12]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	681b      	ldr	r3, [r3, #0]
 8007b98:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007b9c:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	68da      	ldr	r2, [r3, #12]
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	681b      	ldr	r3, [r3, #0]
 8007ba8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007bac:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	e000      	b.n	8007bb4 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007bb2:	2302      	movs	r3, #2
  }
}
 8007bb4:	4618      	mov	r0, r3
 8007bb6:	3714      	adds	r7, #20
 8007bb8:	46bd      	mov	sp, r7
 8007bba:	bc80      	pop	{r7}
 8007bbc:	4770      	bx	lr

08007bbe <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007bbe:	b580      	push	{r7, lr}
 8007bc0:	b082      	sub	sp, #8
 8007bc2:	af00      	add	r7, sp, #0
 8007bc4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	68da      	ldr	r2, [r3, #12]
 8007bcc:	687b      	ldr	r3, [r7, #4]
 8007bce:	681b      	ldr	r3, [r3, #0]
 8007bd0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007bd4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	2220      	movs	r2, #32
 8007bda:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f7ff ff08 	bl	80079f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007be4:	2300      	movs	r3, #0
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3708      	adds	r7, #8
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}

08007bee <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007bee:	b580      	push	{r7, lr}
 8007bf0:	b086      	sub	sp, #24
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007bfc:	b2db      	uxtb	r3, r3
 8007bfe:	2b22      	cmp	r3, #34	; 0x22
 8007c00:	f040 8099 	bne.w	8007d36 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c04:	687b      	ldr	r3, [r7, #4]
 8007c06:	689b      	ldr	r3, [r3, #8]
 8007c08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c0c:	d117      	bne.n	8007c3e <UART_Receive_IT+0x50>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	691b      	ldr	r3, [r3, #16]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d113      	bne.n	8007c3e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007c16:	2300      	movs	r3, #0
 8007c18:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c1e:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007c20:	687b      	ldr	r3, [r7, #4]
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	685b      	ldr	r3, [r3, #4]
 8007c26:	b29b      	uxth	r3, r3
 8007c28:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007c2c:	b29a      	uxth	r2, r3
 8007c2e:	693b      	ldr	r3, [r7, #16]
 8007c30:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c36:	1c9a      	adds	r2, r3, #2
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	629a      	str	r2, [r3, #40]	; 0x28
 8007c3c:	e026      	b.n	8007c8c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c42:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8007c44:	2300      	movs	r3, #0
 8007c46:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	689b      	ldr	r3, [r3, #8]
 8007c4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c50:	d007      	beq.n	8007c62 <UART_Receive_IT+0x74>
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d10a      	bne.n	8007c70 <UART_Receive_IT+0x82>
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	691b      	ldr	r3, [r3, #16]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d106      	bne.n	8007c70 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	681b      	ldr	r3, [r3, #0]
 8007c66:	685b      	ldr	r3, [r3, #4]
 8007c68:	b2da      	uxtb	r2, r3
 8007c6a:	697b      	ldr	r3, [r7, #20]
 8007c6c:	701a      	strb	r2, [r3, #0]
 8007c6e:	e008      	b.n	8007c82 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	681b      	ldr	r3, [r3, #0]
 8007c74:	685b      	ldr	r3, [r3, #4]
 8007c76:	b2db      	uxtb	r3, r3
 8007c78:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007c7c:	b2da      	uxtb	r2, r3
 8007c7e:	697b      	ldr	r3, [r7, #20]
 8007c80:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007c86:	1c5a      	adds	r2, r3, #1
 8007c88:	687b      	ldr	r3, [r7, #4]
 8007c8a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007c90:	b29b      	uxth	r3, r3
 8007c92:	3b01      	subs	r3, #1
 8007c94:	b29b      	uxth	r3, r3
 8007c96:	687a      	ldr	r2, [r7, #4]
 8007c98:	4619      	mov	r1, r3
 8007c9a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	d148      	bne.n	8007d32 <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007ca0:	687b      	ldr	r3, [r7, #4]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	68da      	ldr	r2, [r3, #12]
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	f022 0220 	bic.w	r2, r2, #32
 8007cae:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	68da      	ldr	r2, [r3, #12]
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007cbe:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	695a      	ldr	r2, [r3, #20]
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	681b      	ldr	r3, [r3, #0]
 8007cca:	f022 0201 	bic.w	r2, r2, #1
 8007cce:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	2220      	movs	r2, #32
 8007cd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	d123      	bne.n	8007d28 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	68da      	ldr	r2, [r3, #12]
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	f022 0210 	bic.w	r2, r2, #16
 8007cf4:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	681b      	ldr	r3, [r3, #0]
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	f003 0310 	and.w	r3, r3, #16
 8007d00:	2b10      	cmp	r3, #16
 8007d02:	d10a      	bne.n	8007d1a <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007d04:	2300      	movs	r3, #0
 8007d06:	60fb      	str	r3, [r7, #12]
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	681b      	ldr	r3, [r3, #0]
 8007d0e:	60fb      	str	r3, [r7, #12]
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	685b      	ldr	r3, [r3, #4]
 8007d16:	60fb      	str	r3, [r7, #12]
 8007d18:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007d1a:	687b      	ldr	r3, [r7, #4]
 8007d1c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007d1e:	4619      	mov	r1, r3
 8007d20:	6878      	ldr	r0, [r7, #4]
 8007d22:	f7ff fe79 	bl	8007a18 <HAL_UARTEx_RxEventCallback>
 8007d26:	e002      	b.n	8007d2e <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8007d28:	6878      	ldr	r0, [r7, #4]
 8007d2a:	f7fc fd2b 	bl	8004784 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	e002      	b.n	8007d38 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8007d32:	2300      	movs	r3, #0
 8007d34:	e000      	b.n	8007d38 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8007d36:	2302      	movs	r3, #2
  }
}
 8007d38:	4618      	mov	r0, r3
 8007d3a:	3718      	adds	r7, #24
 8007d3c:	46bd      	mov	sp, r7
 8007d3e:	bd80      	pop	{r7, pc}

08007d40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007d40:	b580      	push	{r7, lr}
 8007d42:	b084      	sub	sp, #16
 8007d44:	af00      	add	r7, sp, #0
 8007d46:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	691b      	ldr	r3, [r3, #16]
 8007d4e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	68da      	ldr	r2, [r3, #12]
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	430a      	orrs	r2, r1
 8007d5c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	689a      	ldr	r2, [r3, #8]
 8007d62:	687b      	ldr	r3, [r7, #4]
 8007d64:	691b      	ldr	r3, [r3, #16]
 8007d66:	431a      	orrs	r2, r3
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	695b      	ldr	r3, [r3, #20]
 8007d6c:	4313      	orrs	r3, r2
 8007d6e:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	68db      	ldr	r3, [r3, #12]
 8007d76:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8007d7a:	f023 030c 	bic.w	r3, r3, #12
 8007d7e:	687a      	ldr	r2, [r7, #4]
 8007d80:	6812      	ldr	r2, [r2, #0]
 8007d82:	68b9      	ldr	r1, [r7, #8]
 8007d84:	430b      	orrs	r3, r1
 8007d86:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	681b      	ldr	r3, [r3, #0]
 8007d8c:	695b      	ldr	r3, [r3, #20]
 8007d8e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	699a      	ldr	r2, [r3, #24]
 8007d96:	687b      	ldr	r3, [r7, #4]
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	430a      	orrs	r2, r1
 8007d9c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	681b      	ldr	r3, [r3, #0]
 8007da2:	4a2c      	ldr	r2, [pc, #176]	; (8007e54 <UART_SetConfig+0x114>)
 8007da4:	4293      	cmp	r3, r2
 8007da6:	d103      	bne.n	8007db0 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007da8:	f7fe fcb4 	bl	8006714 <HAL_RCC_GetPCLK2Freq>
 8007dac:	60f8      	str	r0, [r7, #12]
 8007dae:	e002      	b.n	8007db6 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007db0:	f7fe fc9c 	bl	80066ec <HAL_RCC_GetPCLK1Freq>
 8007db4:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007db6:	68fa      	ldr	r2, [r7, #12]
 8007db8:	4613      	mov	r3, r2
 8007dba:	009b      	lsls	r3, r3, #2
 8007dbc:	4413      	add	r3, r2
 8007dbe:	009a      	lsls	r2, r3, #2
 8007dc0:	441a      	add	r2, r3
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	685b      	ldr	r3, [r3, #4]
 8007dc6:	009b      	lsls	r3, r3, #2
 8007dc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8007dcc:	4a22      	ldr	r2, [pc, #136]	; (8007e58 <UART_SetConfig+0x118>)
 8007dce:	fba2 2303 	umull	r2, r3, r2, r3
 8007dd2:	095b      	lsrs	r3, r3, #5
 8007dd4:	0119      	lsls	r1, r3, #4
 8007dd6:	68fa      	ldr	r2, [r7, #12]
 8007dd8:	4613      	mov	r3, r2
 8007dda:	009b      	lsls	r3, r3, #2
 8007ddc:	4413      	add	r3, r2
 8007dde:	009a      	lsls	r2, r3, #2
 8007de0:	441a      	add	r2, r3
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	685b      	ldr	r3, [r3, #4]
 8007de6:	009b      	lsls	r3, r3, #2
 8007de8:	fbb2 f2f3 	udiv	r2, r2, r3
 8007dec:	4b1a      	ldr	r3, [pc, #104]	; (8007e58 <UART_SetConfig+0x118>)
 8007dee:	fba3 0302 	umull	r0, r3, r3, r2
 8007df2:	095b      	lsrs	r3, r3, #5
 8007df4:	2064      	movs	r0, #100	; 0x64
 8007df6:	fb00 f303 	mul.w	r3, r0, r3
 8007dfa:	1ad3      	subs	r3, r2, r3
 8007dfc:	011b      	lsls	r3, r3, #4
 8007dfe:	3332      	adds	r3, #50	; 0x32
 8007e00:	4a15      	ldr	r2, [pc, #84]	; (8007e58 <UART_SetConfig+0x118>)
 8007e02:	fba2 2303 	umull	r2, r3, r2, r3
 8007e06:	095b      	lsrs	r3, r3, #5
 8007e08:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007e0c:	4419      	add	r1, r3
 8007e0e:	68fa      	ldr	r2, [r7, #12]
 8007e10:	4613      	mov	r3, r2
 8007e12:	009b      	lsls	r3, r3, #2
 8007e14:	4413      	add	r3, r2
 8007e16:	009a      	lsls	r2, r3, #2
 8007e18:	441a      	add	r2, r3
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	685b      	ldr	r3, [r3, #4]
 8007e1e:	009b      	lsls	r3, r3, #2
 8007e20:	fbb2 f2f3 	udiv	r2, r2, r3
 8007e24:	4b0c      	ldr	r3, [pc, #48]	; (8007e58 <UART_SetConfig+0x118>)
 8007e26:	fba3 0302 	umull	r0, r3, r3, r2
 8007e2a:	095b      	lsrs	r3, r3, #5
 8007e2c:	2064      	movs	r0, #100	; 0x64
 8007e2e:	fb00 f303 	mul.w	r3, r0, r3
 8007e32:	1ad3      	subs	r3, r2, r3
 8007e34:	011b      	lsls	r3, r3, #4
 8007e36:	3332      	adds	r3, #50	; 0x32
 8007e38:	4a07      	ldr	r2, [pc, #28]	; (8007e58 <UART_SetConfig+0x118>)
 8007e3a:	fba2 2303 	umull	r2, r3, r2, r3
 8007e3e:	095b      	lsrs	r3, r3, #5
 8007e40:	f003 020f 	and.w	r2, r3, #15
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	681b      	ldr	r3, [r3, #0]
 8007e48:	440a      	add	r2, r1
 8007e4a:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8007e4c:	bf00      	nop
 8007e4e:	3710      	adds	r7, #16
 8007e50:	46bd      	mov	sp, r7
 8007e52:	bd80      	pop	{r7, pc}
 8007e54:	40013800 	.word	0x40013800
 8007e58:	51eb851f 	.word	0x51eb851f

08007e5c <__errno>:
 8007e5c:	4b01      	ldr	r3, [pc, #4]	; (8007e64 <__errno+0x8>)
 8007e5e:	6818      	ldr	r0, [r3, #0]
 8007e60:	4770      	bx	lr
 8007e62:	bf00      	nop
 8007e64:	20000188 	.word	0x20000188

08007e68 <__libc_init_array>:
 8007e68:	b570      	push	{r4, r5, r6, lr}
 8007e6a:	2600      	movs	r6, #0
 8007e6c:	4d0c      	ldr	r5, [pc, #48]	; (8007ea0 <__libc_init_array+0x38>)
 8007e6e:	4c0d      	ldr	r4, [pc, #52]	; (8007ea4 <__libc_init_array+0x3c>)
 8007e70:	1b64      	subs	r4, r4, r5
 8007e72:	10a4      	asrs	r4, r4, #2
 8007e74:	42a6      	cmp	r6, r4
 8007e76:	d109      	bne.n	8007e8c <__libc_init_array+0x24>
 8007e78:	f001 f88e 	bl	8008f98 <_init>
 8007e7c:	2600      	movs	r6, #0
 8007e7e:	4d0a      	ldr	r5, [pc, #40]	; (8007ea8 <__libc_init_array+0x40>)
 8007e80:	4c0a      	ldr	r4, [pc, #40]	; (8007eac <__libc_init_array+0x44>)
 8007e82:	1b64      	subs	r4, r4, r5
 8007e84:	10a4      	asrs	r4, r4, #2
 8007e86:	42a6      	cmp	r6, r4
 8007e88:	d105      	bne.n	8007e96 <__libc_init_array+0x2e>
 8007e8a:	bd70      	pop	{r4, r5, r6, pc}
 8007e8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e90:	4798      	blx	r3
 8007e92:	3601      	adds	r6, #1
 8007e94:	e7ee      	b.n	8007e74 <__libc_init_array+0xc>
 8007e96:	f855 3b04 	ldr.w	r3, [r5], #4
 8007e9a:	4798      	blx	r3
 8007e9c:	3601      	adds	r6, #1
 8007e9e:	e7f2      	b.n	8007e86 <__libc_init_array+0x1e>
 8007ea0:	08009138 	.word	0x08009138
 8007ea4:	08009138 	.word	0x08009138
 8007ea8:	08009138 	.word	0x08009138
 8007eac:	0800913c 	.word	0x0800913c

08007eb0 <malloc>:
 8007eb0:	4b02      	ldr	r3, [pc, #8]	; (8007ebc <malloc+0xc>)
 8007eb2:	4601      	mov	r1, r0
 8007eb4:	6818      	ldr	r0, [r3, #0]
 8007eb6:	f000 b873 	b.w	8007fa0 <_malloc_r>
 8007eba:	bf00      	nop
 8007ebc:	20000188 	.word	0x20000188

08007ec0 <memset>:
 8007ec0:	4603      	mov	r3, r0
 8007ec2:	4402      	add	r2, r0
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d100      	bne.n	8007eca <memset+0xa>
 8007ec8:	4770      	bx	lr
 8007eca:	f803 1b01 	strb.w	r1, [r3], #1
 8007ece:	e7f9      	b.n	8007ec4 <memset+0x4>

08007ed0 <_free_r>:
 8007ed0:	b538      	push	{r3, r4, r5, lr}
 8007ed2:	4605      	mov	r5, r0
 8007ed4:	2900      	cmp	r1, #0
 8007ed6:	d040      	beq.n	8007f5a <_free_r+0x8a>
 8007ed8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007edc:	1f0c      	subs	r4, r1, #4
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	bfb8      	it	lt
 8007ee2:	18e4      	addlt	r4, r4, r3
 8007ee4:	f000 f97c 	bl	80081e0 <__malloc_lock>
 8007ee8:	4a1c      	ldr	r2, [pc, #112]	; (8007f5c <_free_r+0x8c>)
 8007eea:	6813      	ldr	r3, [r2, #0]
 8007eec:	b933      	cbnz	r3, 8007efc <_free_r+0x2c>
 8007eee:	6063      	str	r3, [r4, #4]
 8007ef0:	6014      	str	r4, [r2, #0]
 8007ef2:	4628      	mov	r0, r5
 8007ef4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007ef8:	f000 b978 	b.w	80081ec <__malloc_unlock>
 8007efc:	42a3      	cmp	r3, r4
 8007efe:	d908      	bls.n	8007f12 <_free_r+0x42>
 8007f00:	6820      	ldr	r0, [r4, #0]
 8007f02:	1821      	adds	r1, r4, r0
 8007f04:	428b      	cmp	r3, r1
 8007f06:	bf01      	itttt	eq
 8007f08:	6819      	ldreq	r1, [r3, #0]
 8007f0a:	685b      	ldreq	r3, [r3, #4]
 8007f0c:	1809      	addeq	r1, r1, r0
 8007f0e:	6021      	streq	r1, [r4, #0]
 8007f10:	e7ed      	b.n	8007eee <_free_r+0x1e>
 8007f12:	461a      	mov	r2, r3
 8007f14:	685b      	ldr	r3, [r3, #4]
 8007f16:	b10b      	cbz	r3, 8007f1c <_free_r+0x4c>
 8007f18:	42a3      	cmp	r3, r4
 8007f1a:	d9fa      	bls.n	8007f12 <_free_r+0x42>
 8007f1c:	6811      	ldr	r1, [r2, #0]
 8007f1e:	1850      	adds	r0, r2, r1
 8007f20:	42a0      	cmp	r0, r4
 8007f22:	d10b      	bne.n	8007f3c <_free_r+0x6c>
 8007f24:	6820      	ldr	r0, [r4, #0]
 8007f26:	4401      	add	r1, r0
 8007f28:	1850      	adds	r0, r2, r1
 8007f2a:	4283      	cmp	r3, r0
 8007f2c:	6011      	str	r1, [r2, #0]
 8007f2e:	d1e0      	bne.n	8007ef2 <_free_r+0x22>
 8007f30:	6818      	ldr	r0, [r3, #0]
 8007f32:	685b      	ldr	r3, [r3, #4]
 8007f34:	4401      	add	r1, r0
 8007f36:	6011      	str	r1, [r2, #0]
 8007f38:	6053      	str	r3, [r2, #4]
 8007f3a:	e7da      	b.n	8007ef2 <_free_r+0x22>
 8007f3c:	d902      	bls.n	8007f44 <_free_r+0x74>
 8007f3e:	230c      	movs	r3, #12
 8007f40:	602b      	str	r3, [r5, #0]
 8007f42:	e7d6      	b.n	8007ef2 <_free_r+0x22>
 8007f44:	6820      	ldr	r0, [r4, #0]
 8007f46:	1821      	adds	r1, r4, r0
 8007f48:	428b      	cmp	r3, r1
 8007f4a:	bf01      	itttt	eq
 8007f4c:	6819      	ldreq	r1, [r3, #0]
 8007f4e:	685b      	ldreq	r3, [r3, #4]
 8007f50:	1809      	addeq	r1, r1, r0
 8007f52:	6021      	streq	r1, [r4, #0]
 8007f54:	6063      	str	r3, [r4, #4]
 8007f56:	6054      	str	r4, [r2, #4]
 8007f58:	e7cb      	b.n	8007ef2 <_free_r+0x22>
 8007f5a:	bd38      	pop	{r3, r4, r5, pc}
 8007f5c:	200005f8 	.word	0x200005f8

08007f60 <sbrk_aligned>:
 8007f60:	b570      	push	{r4, r5, r6, lr}
 8007f62:	4e0e      	ldr	r6, [pc, #56]	; (8007f9c <sbrk_aligned+0x3c>)
 8007f64:	460c      	mov	r4, r1
 8007f66:	6831      	ldr	r1, [r6, #0]
 8007f68:	4605      	mov	r5, r0
 8007f6a:	b911      	cbnz	r1, 8007f72 <sbrk_aligned+0x12>
 8007f6c:	f000 f8f8 	bl	8008160 <_sbrk_r>
 8007f70:	6030      	str	r0, [r6, #0]
 8007f72:	4621      	mov	r1, r4
 8007f74:	4628      	mov	r0, r5
 8007f76:	f000 f8f3 	bl	8008160 <_sbrk_r>
 8007f7a:	1c43      	adds	r3, r0, #1
 8007f7c:	d00a      	beq.n	8007f94 <sbrk_aligned+0x34>
 8007f7e:	1cc4      	adds	r4, r0, #3
 8007f80:	f024 0403 	bic.w	r4, r4, #3
 8007f84:	42a0      	cmp	r0, r4
 8007f86:	d007      	beq.n	8007f98 <sbrk_aligned+0x38>
 8007f88:	1a21      	subs	r1, r4, r0
 8007f8a:	4628      	mov	r0, r5
 8007f8c:	f000 f8e8 	bl	8008160 <_sbrk_r>
 8007f90:	3001      	adds	r0, #1
 8007f92:	d101      	bne.n	8007f98 <sbrk_aligned+0x38>
 8007f94:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007f98:	4620      	mov	r0, r4
 8007f9a:	bd70      	pop	{r4, r5, r6, pc}
 8007f9c:	200005fc 	.word	0x200005fc

08007fa0 <_malloc_r>:
 8007fa0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007fa4:	1ccd      	adds	r5, r1, #3
 8007fa6:	f025 0503 	bic.w	r5, r5, #3
 8007faa:	3508      	adds	r5, #8
 8007fac:	2d0c      	cmp	r5, #12
 8007fae:	bf38      	it	cc
 8007fb0:	250c      	movcc	r5, #12
 8007fb2:	2d00      	cmp	r5, #0
 8007fb4:	4607      	mov	r7, r0
 8007fb6:	db01      	blt.n	8007fbc <_malloc_r+0x1c>
 8007fb8:	42a9      	cmp	r1, r5
 8007fba:	d905      	bls.n	8007fc8 <_malloc_r+0x28>
 8007fbc:	230c      	movs	r3, #12
 8007fbe:	2600      	movs	r6, #0
 8007fc0:	603b      	str	r3, [r7, #0]
 8007fc2:	4630      	mov	r0, r6
 8007fc4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007fc8:	4e2e      	ldr	r6, [pc, #184]	; (8008084 <_malloc_r+0xe4>)
 8007fca:	f000 f909 	bl	80081e0 <__malloc_lock>
 8007fce:	6833      	ldr	r3, [r6, #0]
 8007fd0:	461c      	mov	r4, r3
 8007fd2:	bb34      	cbnz	r4, 8008022 <_malloc_r+0x82>
 8007fd4:	4629      	mov	r1, r5
 8007fd6:	4638      	mov	r0, r7
 8007fd8:	f7ff ffc2 	bl	8007f60 <sbrk_aligned>
 8007fdc:	1c43      	adds	r3, r0, #1
 8007fde:	4604      	mov	r4, r0
 8007fe0:	d14d      	bne.n	800807e <_malloc_r+0xde>
 8007fe2:	6834      	ldr	r4, [r6, #0]
 8007fe4:	4626      	mov	r6, r4
 8007fe6:	2e00      	cmp	r6, #0
 8007fe8:	d140      	bne.n	800806c <_malloc_r+0xcc>
 8007fea:	6823      	ldr	r3, [r4, #0]
 8007fec:	4631      	mov	r1, r6
 8007fee:	4638      	mov	r0, r7
 8007ff0:	eb04 0803 	add.w	r8, r4, r3
 8007ff4:	f000 f8b4 	bl	8008160 <_sbrk_r>
 8007ff8:	4580      	cmp	r8, r0
 8007ffa:	d13a      	bne.n	8008072 <_malloc_r+0xd2>
 8007ffc:	6821      	ldr	r1, [r4, #0]
 8007ffe:	3503      	adds	r5, #3
 8008000:	1a6d      	subs	r5, r5, r1
 8008002:	f025 0503 	bic.w	r5, r5, #3
 8008006:	3508      	adds	r5, #8
 8008008:	2d0c      	cmp	r5, #12
 800800a:	bf38      	it	cc
 800800c:	250c      	movcc	r5, #12
 800800e:	4638      	mov	r0, r7
 8008010:	4629      	mov	r1, r5
 8008012:	f7ff ffa5 	bl	8007f60 <sbrk_aligned>
 8008016:	3001      	adds	r0, #1
 8008018:	d02b      	beq.n	8008072 <_malloc_r+0xd2>
 800801a:	6823      	ldr	r3, [r4, #0]
 800801c:	442b      	add	r3, r5
 800801e:	6023      	str	r3, [r4, #0]
 8008020:	e00e      	b.n	8008040 <_malloc_r+0xa0>
 8008022:	6822      	ldr	r2, [r4, #0]
 8008024:	1b52      	subs	r2, r2, r5
 8008026:	d41e      	bmi.n	8008066 <_malloc_r+0xc6>
 8008028:	2a0b      	cmp	r2, #11
 800802a:	d916      	bls.n	800805a <_malloc_r+0xba>
 800802c:	1961      	adds	r1, r4, r5
 800802e:	42a3      	cmp	r3, r4
 8008030:	6025      	str	r5, [r4, #0]
 8008032:	bf18      	it	ne
 8008034:	6059      	strne	r1, [r3, #4]
 8008036:	6863      	ldr	r3, [r4, #4]
 8008038:	bf08      	it	eq
 800803a:	6031      	streq	r1, [r6, #0]
 800803c:	5162      	str	r2, [r4, r5]
 800803e:	604b      	str	r3, [r1, #4]
 8008040:	4638      	mov	r0, r7
 8008042:	f104 060b 	add.w	r6, r4, #11
 8008046:	f000 f8d1 	bl	80081ec <__malloc_unlock>
 800804a:	f026 0607 	bic.w	r6, r6, #7
 800804e:	1d23      	adds	r3, r4, #4
 8008050:	1af2      	subs	r2, r6, r3
 8008052:	d0b6      	beq.n	8007fc2 <_malloc_r+0x22>
 8008054:	1b9b      	subs	r3, r3, r6
 8008056:	50a3      	str	r3, [r4, r2]
 8008058:	e7b3      	b.n	8007fc2 <_malloc_r+0x22>
 800805a:	6862      	ldr	r2, [r4, #4]
 800805c:	42a3      	cmp	r3, r4
 800805e:	bf0c      	ite	eq
 8008060:	6032      	streq	r2, [r6, #0]
 8008062:	605a      	strne	r2, [r3, #4]
 8008064:	e7ec      	b.n	8008040 <_malloc_r+0xa0>
 8008066:	4623      	mov	r3, r4
 8008068:	6864      	ldr	r4, [r4, #4]
 800806a:	e7b2      	b.n	8007fd2 <_malloc_r+0x32>
 800806c:	4634      	mov	r4, r6
 800806e:	6876      	ldr	r6, [r6, #4]
 8008070:	e7b9      	b.n	8007fe6 <_malloc_r+0x46>
 8008072:	230c      	movs	r3, #12
 8008074:	4638      	mov	r0, r7
 8008076:	603b      	str	r3, [r7, #0]
 8008078:	f000 f8b8 	bl	80081ec <__malloc_unlock>
 800807c:	e7a1      	b.n	8007fc2 <_malloc_r+0x22>
 800807e:	6025      	str	r5, [r4, #0]
 8008080:	e7de      	b.n	8008040 <_malloc_r+0xa0>
 8008082:	bf00      	nop
 8008084:	200005f8 	.word	0x200005f8

08008088 <srand>:
 8008088:	b538      	push	{r3, r4, r5, lr}
 800808a:	4b10      	ldr	r3, [pc, #64]	; (80080cc <srand+0x44>)
 800808c:	4604      	mov	r4, r0
 800808e:	681d      	ldr	r5, [r3, #0]
 8008090:	6bab      	ldr	r3, [r5, #56]	; 0x38
 8008092:	b9b3      	cbnz	r3, 80080c2 <srand+0x3a>
 8008094:	2018      	movs	r0, #24
 8008096:	f7ff ff0b 	bl	8007eb0 <malloc>
 800809a:	4602      	mov	r2, r0
 800809c:	63a8      	str	r0, [r5, #56]	; 0x38
 800809e:	b920      	cbnz	r0, 80080aa <srand+0x22>
 80080a0:	2142      	movs	r1, #66	; 0x42
 80080a2:	4b0b      	ldr	r3, [pc, #44]	; (80080d0 <srand+0x48>)
 80080a4:	480b      	ldr	r0, [pc, #44]	; (80080d4 <srand+0x4c>)
 80080a6:	f000 f86b 	bl	8008180 <__assert_func>
 80080aa:	490b      	ldr	r1, [pc, #44]	; (80080d8 <srand+0x50>)
 80080ac:	4b0b      	ldr	r3, [pc, #44]	; (80080dc <srand+0x54>)
 80080ae:	e9c0 1300 	strd	r1, r3, [r0]
 80080b2:	4b0b      	ldr	r3, [pc, #44]	; (80080e0 <srand+0x58>)
 80080b4:	2100      	movs	r1, #0
 80080b6:	6083      	str	r3, [r0, #8]
 80080b8:	230b      	movs	r3, #11
 80080ba:	8183      	strh	r3, [r0, #12]
 80080bc:	2001      	movs	r0, #1
 80080be:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80080c2:	2200      	movs	r2, #0
 80080c4:	6bab      	ldr	r3, [r5, #56]	; 0x38
 80080c6:	611c      	str	r4, [r3, #16]
 80080c8:	615a      	str	r2, [r3, #20]
 80080ca:	bd38      	pop	{r3, r4, r5, pc}
 80080cc:	20000188 	.word	0x20000188
 80080d0:	08008ff4 	.word	0x08008ff4
 80080d4:	0800900b 	.word	0x0800900b
 80080d8:	abcd330e 	.word	0xabcd330e
 80080dc:	e66d1234 	.word	0xe66d1234
 80080e0:	0005deec 	.word	0x0005deec

080080e4 <rand>:
 80080e4:	4b16      	ldr	r3, [pc, #88]	; (8008140 <rand+0x5c>)
 80080e6:	b510      	push	{r4, lr}
 80080e8:	681c      	ldr	r4, [r3, #0]
 80080ea:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80080ec:	b9b3      	cbnz	r3, 800811c <rand+0x38>
 80080ee:	2018      	movs	r0, #24
 80080f0:	f7ff fede 	bl	8007eb0 <malloc>
 80080f4:	4602      	mov	r2, r0
 80080f6:	63a0      	str	r0, [r4, #56]	; 0x38
 80080f8:	b920      	cbnz	r0, 8008104 <rand+0x20>
 80080fa:	214e      	movs	r1, #78	; 0x4e
 80080fc:	4b11      	ldr	r3, [pc, #68]	; (8008144 <rand+0x60>)
 80080fe:	4812      	ldr	r0, [pc, #72]	; (8008148 <rand+0x64>)
 8008100:	f000 f83e 	bl	8008180 <__assert_func>
 8008104:	4911      	ldr	r1, [pc, #68]	; (800814c <rand+0x68>)
 8008106:	4b12      	ldr	r3, [pc, #72]	; (8008150 <rand+0x6c>)
 8008108:	e9c0 1300 	strd	r1, r3, [r0]
 800810c:	4b11      	ldr	r3, [pc, #68]	; (8008154 <rand+0x70>)
 800810e:	2100      	movs	r1, #0
 8008110:	6083      	str	r3, [r0, #8]
 8008112:	230b      	movs	r3, #11
 8008114:	8183      	strh	r3, [r0, #12]
 8008116:	2001      	movs	r0, #1
 8008118:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800811c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 800811e:	4a0e      	ldr	r2, [pc, #56]	; (8008158 <rand+0x74>)
 8008120:	6920      	ldr	r0, [r4, #16]
 8008122:	6963      	ldr	r3, [r4, #20]
 8008124:	4342      	muls	r2, r0
 8008126:	490d      	ldr	r1, [pc, #52]	; (800815c <rand+0x78>)
 8008128:	fb01 2203 	mla	r2, r1, r3, r2
 800812c:	fba0 0101 	umull	r0, r1, r0, r1
 8008130:	1c43      	adds	r3, r0, #1
 8008132:	eb42 0001 	adc.w	r0, r2, r1
 8008136:	e9c4 3004 	strd	r3, r0, [r4, #16]
 800813a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800813e:	bd10      	pop	{r4, pc}
 8008140:	20000188 	.word	0x20000188
 8008144:	08008ff4 	.word	0x08008ff4
 8008148:	0800900b 	.word	0x0800900b
 800814c:	abcd330e 	.word	0xabcd330e
 8008150:	e66d1234 	.word	0xe66d1234
 8008154:	0005deec 	.word	0x0005deec
 8008158:	5851f42d 	.word	0x5851f42d
 800815c:	4c957f2d 	.word	0x4c957f2d

08008160 <_sbrk_r>:
 8008160:	b538      	push	{r3, r4, r5, lr}
 8008162:	2300      	movs	r3, #0
 8008164:	4d05      	ldr	r5, [pc, #20]	; (800817c <_sbrk_r+0x1c>)
 8008166:	4604      	mov	r4, r0
 8008168:	4608      	mov	r0, r1
 800816a:	602b      	str	r3, [r5, #0]
 800816c:	f7fc fca2 	bl	8004ab4 <_sbrk>
 8008170:	1c43      	adds	r3, r0, #1
 8008172:	d102      	bne.n	800817a <_sbrk_r+0x1a>
 8008174:	682b      	ldr	r3, [r5, #0]
 8008176:	b103      	cbz	r3, 800817a <_sbrk_r+0x1a>
 8008178:	6023      	str	r3, [r4, #0]
 800817a:	bd38      	pop	{r3, r4, r5, pc}
 800817c:	20000600 	.word	0x20000600

08008180 <__assert_func>:
 8008180:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008182:	4614      	mov	r4, r2
 8008184:	461a      	mov	r2, r3
 8008186:	4b09      	ldr	r3, [pc, #36]	; (80081ac <__assert_func+0x2c>)
 8008188:	4605      	mov	r5, r0
 800818a:	681b      	ldr	r3, [r3, #0]
 800818c:	68d8      	ldr	r0, [r3, #12]
 800818e:	b14c      	cbz	r4, 80081a4 <__assert_func+0x24>
 8008190:	4b07      	ldr	r3, [pc, #28]	; (80081b0 <__assert_func+0x30>)
 8008192:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008196:	9100      	str	r1, [sp, #0]
 8008198:	462b      	mov	r3, r5
 800819a:	4906      	ldr	r1, [pc, #24]	; (80081b4 <__assert_func+0x34>)
 800819c:	f000 f80e 	bl	80081bc <fiprintf>
 80081a0:	f000 fbd8 	bl	8008954 <abort>
 80081a4:	4b04      	ldr	r3, [pc, #16]	; (80081b8 <__assert_func+0x38>)
 80081a6:	461c      	mov	r4, r3
 80081a8:	e7f3      	b.n	8008192 <__assert_func+0x12>
 80081aa:	bf00      	nop
 80081ac:	20000188 	.word	0x20000188
 80081b0:	08009066 	.word	0x08009066
 80081b4:	08009073 	.word	0x08009073
 80081b8:	080090a1 	.word	0x080090a1

080081bc <fiprintf>:
 80081bc:	b40e      	push	{r1, r2, r3}
 80081be:	b503      	push	{r0, r1, lr}
 80081c0:	4601      	mov	r1, r0
 80081c2:	ab03      	add	r3, sp, #12
 80081c4:	4805      	ldr	r0, [pc, #20]	; (80081dc <fiprintf+0x20>)
 80081c6:	f853 2b04 	ldr.w	r2, [r3], #4
 80081ca:	6800      	ldr	r0, [r0, #0]
 80081cc:	9301      	str	r3, [sp, #4]
 80081ce:	f000 f83b 	bl	8008248 <_vfiprintf_r>
 80081d2:	b002      	add	sp, #8
 80081d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80081d8:	b003      	add	sp, #12
 80081da:	4770      	bx	lr
 80081dc:	20000188 	.word	0x20000188

080081e0 <__malloc_lock>:
 80081e0:	4801      	ldr	r0, [pc, #4]	; (80081e8 <__malloc_lock+0x8>)
 80081e2:	f000 bd73 	b.w	8008ccc <__retarget_lock_acquire_recursive>
 80081e6:	bf00      	nop
 80081e8:	20000604 	.word	0x20000604

080081ec <__malloc_unlock>:
 80081ec:	4801      	ldr	r0, [pc, #4]	; (80081f4 <__malloc_unlock+0x8>)
 80081ee:	f000 bd6e 	b.w	8008cce <__retarget_lock_release_recursive>
 80081f2:	bf00      	nop
 80081f4:	20000604 	.word	0x20000604

080081f8 <__sfputc_r>:
 80081f8:	6893      	ldr	r3, [r2, #8]
 80081fa:	b410      	push	{r4}
 80081fc:	3b01      	subs	r3, #1
 80081fe:	2b00      	cmp	r3, #0
 8008200:	6093      	str	r3, [r2, #8]
 8008202:	da07      	bge.n	8008214 <__sfputc_r+0x1c>
 8008204:	6994      	ldr	r4, [r2, #24]
 8008206:	42a3      	cmp	r3, r4
 8008208:	db01      	blt.n	800820e <__sfputc_r+0x16>
 800820a:	290a      	cmp	r1, #10
 800820c:	d102      	bne.n	8008214 <__sfputc_r+0x1c>
 800820e:	bc10      	pop	{r4}
 8008210:	f000 bae0 	b.w	80087d4 <__swbuf_r>
 8008214:	6813      	ldr	r3, [r2, #0]
 8008216:	1c58      	adds	r0, r3, #1
 8008218:	6010      	str	r0, [r2, #0]
 800821a:	7019      	strb	r1, [r3, #0]
 800821c:	4608      	mov	r0, r1
 800821e:	bc10      	pop	{r4}
 8008220:	4770      	bx	lr

08008222 <__sfputs_r>:
 8008222:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008224:	4606      	mov	r6, r0
 8008226:	460f      	mov	r7, r1
 8008228:	4614      	mov	r4, r2
 800822a:	18d5      	adds	r5, r2, r3
 800822c:	42ac      	cmp	r4, r5
 800822e:	d101      	bne.n	8008234 <__sfputs_r+0x12>
 8008230:	2000      	movs	r0, #0
 8008232:	e007      	b.n	8008244 <__sfputs_r+0x22>
 8008234:	463a      	mov	r2, r7
 8008236:	4630      	mov	r0, r6
 8008238:	f814 1b01 	ldrb.w	r1, [r4], #1
 800823c:	f7ff ffdc 	bl	80081f8 <__sfputc_r>
 8008240:	1c43      	adds	r3, r0, #1
 8008242:	d1f3      	bne.n	800822c <__sfputs_r+0xa>
 8008244:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008248 <_vfiprintf_r>:
 8008248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800824c:	460d      	mov	r5, r1
 800824e:	4614      	mov	r4, r2
 8008250:	4698      	mov	r8, r3
 8008252:	4606      	mov	r6, r0
 8008254:	b09d      	sub	sp, #116	; 0x74
 8008256:	b118      	cbz	r0, 8008260 <_vfiprintf_r+0x18>
 8008258:	6983      	ldr	r3, [r0, #24]
 800825a:	b90b      	cbnz	r3, 8008260 <_vfiprintf_r+0x18>
 800825c:	f000 fc98 	bl	8008b90 <__sinit>
 8008260:	4b89      	ldr	r3, [pc, #548]	; (8008488 <_vfiprintf_r+0x240>)
 8008262:	429d      	cmp	r5, r3
 8008264:	d11b      	bne.n	800829e <_vfiprintf_r+0x56>
 8008266:	6875      	ldr	r5, [r6, #4]
 8008268:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800826a:	07d9      	lsls	r1, r3, #31
 800826c:	d405      	bmi.n	800827a <_vfiprintf_r+0x32>
 800826e:	89ab      	ldrh	r3, [r5, #12]
 8008270:	059a      	lsls	r2, r3, #22
 8008272:	d402      	bmi.n	800827a <_vfiprintf_r+0x32>
 8008274:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008276:	f000 fd29 	bl	8008ccc <__retarget_lock_acquire_recursive>
 800827a:	89ab      	ldrh	r3, [r5, #12]
 800827c:	071b      	lsls	r3, r3, #28
 800827e:	d501      	bpl.n	8008284 <_vfiprintf_r+0x3c>
 8008280:	692b      	ldr	r3, [r5, #16]
 8008282:	b9eb      	cbnz	r3, 80082c0 <_vfiprintf_r+0x78>
 8008284:	4629      	mov	r1, r5
 8008286:	4630      	mov	r0, r6
 8008288:	f000 faf6 	bl	8008878 <__swsetup_r>
 800828c:	b1c0      	cbz	r0, 80082c0 <_vfiprintf_r+0x78>
 800828e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008290:	07dc      	lsls	r4, r3, #31
 8008292:	d50e      	bpl.n	80082b2 <_vfiprintf_r+0x6a>
 8008294:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008298:	b01d      	add	sp, #116	; 0x74
 800829a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800829e:	4b7b      	ldr	r3, [pc, #492]	; (800848c <_vfiprintf_r+0x244>)
 80082a0:	429d      	cmp	r5, r3
 80082a2:	d101      	bne.n	80082a8 <_vfiprintf_r+0x60>
 80082a4:	68b5      	ldr	r5, [r6, #8]
 80082a6:	e7df      	b.n	8008268 <_vfiprintf_r+0x20>
 80082a8:	4b79      	ldr	r3, [pc, #484]	; (8008490 <_vfiprintf_r+0x248>)
 80082aa:	429d      	cmp	r5, r3
 80082ac:	bf08      	it	eq
 80082ae:	68f5      	ldreq	r5, [r6, #12]
 80082b0:	e7da      	b.n	8008268 <_vfiprintf_r+0x20>
 80082b2:	89ab      	ldrh	r3, [r5, #12]
 80082b4:	0598      	lsls	r0, r3, #22
 80082b6:	d4ed      	bmi.n	8008294 <_vfiprintf_r+0x4c>
 80082b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80082ba:	f000 fd08 	bl	8008cce <__retarget_lock_release_recursive>
 80082be:	e7e9      	b.n	8008294 <_vfiprintf_r+0x4c>
 80082c0:	2300      	movs	r3, #0
 80082c2:	9309      	str	r3, [sp, #36]	; 0x24
 80082c4:	2320      	movs	r3, #32
 80082c6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80082ca:	2330      	movs	r3, #48	; 0x30
 80082cc:	f04f 0901 	mov.w	r9, #1
 80082d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80082d4:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8008494 <_vfiprintf_r+0x24c>
 80082d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80082dc:	4623      	mov	r3, r4
 80082de:	469a      	mov	sl, r3
 80082e0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80082e4:	b10a      	cbz	r2, 80082ea <_vfiprintf_r+0xa2>
 80082e6:	2a25      	cmp	r2, #37	; 0x25
 80082e8:	d1f9      	bne.n	80082de <_vfiprintf_r+0x96>
 80082ea:	ebba 0b04 	subs.w	fp, sl, r4
 80082ee:	d00b      	beq.n	8008308 <_vfiprintf_r+0xc0>
 80082f0:	465b      	mov	r3, fp
 80082f2:	4622      	mov	r2, r4
 80082f4:	4629      	mov	r1, r5
 80082f6:	4630      	mov	r0, r6
 80082f8:	f7ff ff93 	bl	8008222 <__sfputs_r>
 80082fc:	3001      	adds	r0, #1
 80082fe:	f000 80aa 	beq.w	8008456 <_vfiprintf_r+0x20e>
 8008302:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008304:	445a      	add	r2, fp
 8008306:	9209      	str	r2, [sp, #36]	; 0x24
 8008308:	f89a 3000 	ldrb.w	r3, [sl]
 800830c:	2b00      	cmp	r3, #0
 800830e:	f000 80a2 	beq.w	8008456 <_vfiprintf_r+0x20e>
 8008312:	2300      	movs	r3, #0
 8008314:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008318:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800831c:	f10a 0a01 	add.w	sl, sl, #1
 8008320:	9304      	str	r3, [sp, #16]
 8008322:	9307      	str	r3, [sp, #28]
 8008324:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008328:	931a      	str	r3, [sp, #104]	; 0x68
 800832a:	4654      	mov	r4, sl
 800832c:	2205      	movs	r2, #5
 800832e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008332:	4858      	ldr	r0, [pc, #352]	; (8008494 <_vfiprintf_r+0x24c>)
 8008334:	f000 fd32 	bl	8008d9c <memchr>
 8008338:	9a04      	ldr	r2, [sp, #16]
 800833a:	b9d8      	cbnz	r0, 8008374 <_vfiprintf_r+0x12c>
 800833c:	06d1      	lsls	r1, r2, #27
 800833e:	bf44      	itt	mi
 8008340:	2320      	movmi	r3, #32
 8008342:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008346:	0713      	lsls	r3, r2, #28
 8008348:	bf44      	itt	mi
 800834a:	232b      	movmi	r3, #43	; 0x2b
 800834c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008350:	f89a 3000 	ldrb.w	r3, [sl]
 8008354:	2b2a      	cmp	r3, #42	; 0x2a
 8008356:	d015      	beq.n	8008384 <_vfiprintf_r+0x13c>
 8008358:	4654      	mov	r4, sl
 800835a:	2000      	movs	r0, #0
 800835c:	f04f 0c0a 	mov.w	ip, #10
 8008360:	9a07      	ldr	r2, [sp, #28]
 8008362:	4621      	mov	r1, r4
 8008364:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008368:	3b30      	subs	r3, #48	; 0x30
 800836a:	2b09      	cmp	r3, #9
 800836c:	d94e      	bls.n	800840c <_vfiprintf_r+0x1c4>
 800836e:	b1b0      	cbz	r0, 800839e <_vfiprintf_r+0x156>
 8008370:	9207      	str	r2, [sp, #28]
 8008372:	e014      	b.n	800839e <_vfiprintf_r+0x156>
 8008374:	eba0 0308 	sub.w	r3, r0, r8
 8008378:	fa09 f303 	lsl.w	r3, r9, r3
 800837c:	4313      	orrs	r3, r2
 800837e:	46a2      	mov	sl, r4
 8008380:	9304      	str	r3, [sp, #16]
 8008382:	e7d2      	b.n	800832a <_vfiprintf_r+0xe2>
 8008384:	9b03      	ldr	r3, [sp, #12]
 8008386:	1d19      	adds	r1, r3, #4
 8008388:	681b      	ldr	r3, [r3, #0]
 800838a:	9103      	str	r1, [sp, #12]
 800838c:	2b00      	cmp	r3, #0
 800838e:	bfbb      	ittet	lt
 8008390:	425b      	neglt	r3, r3
 8008392:	f042 0202 	orrlt.w	r2, r2, #2
 8008396:	9307      	strge	r3, [sp, #28]
 8008398:	9307      	strlt	r3, [sp, #28]
 800839a:	bfb8      	it	lt
 800839c:	9204      	strlt	r2, [sp, #16]
 800839e:	7823      	ldrb	r3, [r4, #0]
 80083a0:	2b2e      	cmp	r3, #46	; 0x2e
 80083a2:	d10c      	bne.n	80083be <_vfiprintf_r+0x176>
 80083a4:	7863      	ldrb	r3, [r4, #1]
 80083a6:	2b2a      	cmp	r3, #42	; 0x2a
 80083a8:	d135      	bne.n	8008416 <_vfiprintf_r+0x1ce>
 80083aa:	9b03      	ldr	r3, [sp, #12]
 80083ac:	3402      	adds	r4, #2
 80083ae:	1d1a      	adds	r2, r3, #4
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	9203      	str	r2, [sp, #12]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	bfb8      	it	lt
 80083b8:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80083bc:	9305      	str	r3, [sp, #20]
 80083be:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8008498 <_vfiprintf_r+0x250>
 80083c2:	2203      	movs	r2, #3
 80083c4:	4650      	mov	r0, sl
 80083c6:	7821      	ldrb	r1, [r4, #0]
 80083c8:	f000 fce8 	bl	8008d9c <memchr>
 80083cc:	b140      	cbz	r0, 80083e0 <_vfiprintf_r+0x198>
 80083ce:	2340      	movs	r3, #64	; 0x40
 80083d0:	eba0 000a 	sub.w	r0, r0, sl
 80083d4:	fa03 f000 	lsl.w	r0, r3, r0
 80083d8:	9b04      	ldr	r3, [sp, #16]
 80083da:	3401      	adds	r4, #1
 80083dc:	4303      	orrs	r3, r0
 80083de:	9304      	str	r3, [sp, #16]
 80083e0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80083e4:	2206      	movs	r2, #6
 80083e6:	482d      	ldr	r0, [pc, #180]	; (800849c <_vfiprintf_r+0x254>)
 80083e8:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80083ec:	f000 fcd6 	bl	8008d9c <memchr>
 80083f0:	2800      	cmp	r0, #0
 80083f2:	d03f      	beq.n	8008474 <_vfiprintf_r+0x22c>
 80083f4:	4b2a      	ldr	r3, [pc, #168]	; (80084a0 <_vfiprintf_r+0x258>)
 80083f6:	bb1b      	cbnz	r3, 8008440 <_vfiprintf_r+0x1f8>
 80083f8:	9b03      	ldr	r3, [sp, #12]
 80083fa:	3307      	adds	r3, #7
 80083fc:	f023 0307 	bic.w	r3, r3, #7
 8008400:	3308      	adds	r3, #8
 8008402:	9303      	str	r3, [sp, #12]
 8008404:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008406:	443b      	add	r3, r7
 8008408:	9309      	str	r3, [sp, #36]	; 0x24
 800840a:	e767      	b.n	80082dc <_vfiprintf_r+0x94>
 800840c:	460c      	mov	r4, r1
 800840e:	2001      	movs	r0, #1
 8008410:	fb0c 3202 	mla	r2, ip, r2, r3
 8008414:	e7a5      	b.n	8008362 <_vfiprintf_r+0x11a>
 8008416:	2300      	movs	r3, #0
 8008418:	f04f 0c0a 	mov.w	ip, #10
 800841c:	4619      	mov	r1, r3
 800841e:	3401      	adds	r4, #1
 8008420:	9305      	str	r3, [sp, #20]
 8008422:	4620      	mov	r0, r4
 8008424:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008428:	3a30      	subs	r2, #48	; 0x30
 800842a:	2a09      	cmp	r2, #9
 800842c:	d903      	bls.n	8008436 <_vfiprintf_r+0x1ee>
 800842e:	2b00      	cmp	r3, #0
 8008430:	d0c5      	beq.n	80083be <_vfiprintf_r+0x176>
 8008432:	9105      	str	r1, [sp, #20]
 8008434:	e7c3      	b.n	80083be <_vfiprintf_r+0x176>
 8008436:	4604      	mov	r4, r0
 8008438:	2301      	movs	r3, #1
 800843a:	fb0c 2101 	mla	r1, ip, r1, r2
 800843e:	e7f0      	b.n	8008422 <_vfiprintf_r+0x1da>
 8008440:	ab03      	add	r3, sp, #12
 8008442:	9300      	str	r3, [sp, #0]
 8008444:	462a      	mov	r2, r5
 8008446:	4630      	mov	r0, r6
 8008448:	4b16      	ldr	r3, [pc, #88]	; (80084a4 <_vfiprintf_r+0x25c>)
 800844a:	a904      	add	r1, sp, #16
 800844c:	f3af 8000 	nop.w
 8008450:	4607      	mov	r7, r0
 8008452:	1c78      	adds	r0, r7, #1
 8008454:	d1d6      	bne.n	8008404 <_vfiprintf_r+0x1bc>
 8008456:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008458:	07d9      	lsls	r1, r3, #31
 800845a:	d405      	bmi.n	8008468 <_vfiprintf_r+0x220>
 800845c:	89ab      	ldrh	r3, [r5, #12]
 800845e:	059a      	lsls	r2, r3, #22
 8008460:	d402      	bmi.n	8008468 <_vfiprintf_r+0x220>
 8008462:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8008464:	f000 fc33 	bl	8008cce <__retarget_lock_release_recursive>
 8008468:	89ab      	ldrh	r3, [r5, #12]
 800846a:	065b      	lsls	r3, r3, #25
 800846c:	f53f af12 	bmi.w	8008294 <_vfiprintf_r+0x4c>
 8008470:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008472:	e711      	b.n	8008298 <_vfiprintf_r+0x50>
 8008474:	ab03      	add	r3, sp, #12
 8008476:	9300      	str	r3, [sp, #0]
 8008478:	462a      	mov	r2, r5
 800847a:	4630      	mov	r0, r6
 800847c:	4b09      	ldr	r3, [pc, #36]	; (80084a4 <_vfiprintf_r+0x25c>)
 800847e:	a904      	add	r1, sp, #16
 8008480:	f000 f882 	bl	8008588 <_printf_i>
 8008484:	e7e4      	b.n	8008450 <_vfiprintf_r+0x208>
 8008486:	bf00      	nop
 8008488:	080090f8 	.word	0x080090f8
 800848c:	08009118 	.word	0x08009118
 8008490:	080090d8 	.word	0x080090d8
 8008494:	080090a2 	.word	0x080090a2
 8008498:	080090a8 	.word	0x080090a8
 800849c:	080090ac 	.word	0x080090ac
 80084a0:	00000000 	.word	0x00000000
 80084a4:	08008223 	.word	0x08008223

080084a8 <_printf_common>:
 80084a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80084ac:	4616      	mov	r6, r2
 80084ae:	4699      	mov	r9, r3
 80084b0:	688a      	ldr	r2, [r1, #8]
 80084b2:	690b      	ldr	r3, [r1, #16]
 80084b4:	4607      	mov	r7, r0
 80084b6:	4293      	cmp	r3, r2
 80084b8:	bfb8      	it	lt
 80084ba:	4613      	movlt	r3, r2
 80084bc:	6033      	str	r3, [r6, #0]
 80084be:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80084c2:	460c      	mov	r4, r1
 80084c4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80084c8:	b10a      	cbz	r2, 80084ce <_printf_common+0x26>
 80084ca:	3301      	adds	r3, #1
 80084cc:	6033      	str	r3, [r6, #0]
 80084ce:	6823      	ldr	r3, [r4, #0]
 80084d0:	0699      	lsls	r1, r3, #26
 80084d2:	bf42      	ittt	mi
 80084d4:	6833      	ldrmi	r3, [r6, #0]
 80084d6:	3302      	addmi	r3, #2
 80084d8:	6033      	strmi	r3, [r6, #0]
 80084da:	6825      	ldr	r5, [r4, #0]
 80084dc:	f015 0506 	ands.w	r5, r5, #6
 80084e0:	d106      	bne.n	80084f0 <_printf_common+0x48>
 80084e2:	f104 0a19 	add.w	sl, r4, #25
 80084e6:	68e3      	ldr	r3, [r4, #12]
 80084e8:	6832      	ldr	r2, [r6, #0]
 80084ea:	1a9b      	subs	r3, r3, r2
 80084ec:	42ab      	cmp	r3, r5
 80084ee:	dc28      	bgt.n	8008542 <_printf_common+0x9a>
 80084f0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80084f4:	1e13      	subs	r3, r2, #0
 80084f6:	6822      	ldr	r2, [r4, #0]
 80084f8:	bf18      	it	ne
 80084fa:	2301      	movne	r3, #1
 80084fc:	0692      	lsls	r2, r2, #26
 80084fe:	d42d      	bmi.n	800855c <_printf_common+0xb4>
 8008500:	4649      	mov	r1, r9
 8008502:	4638      	mov	r0, r7
 8008504:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008508:	47c0      	blx	r8
 800850a:	3001      	adds	r0, #1
 800850c:	d020      	beq.n	8008550 <_printf_common+0xa8>
 800850e:	6823      	ldr	r3, [r4, #0]
 8008510:	68e5      	ldr	r5, [r4, #12]
 8008512:	f003 0306 	and.w	r3, r3, #6
 8008516:	2b04      	cmp	r3, #4
 8008518:	bf18      	it	ne
 800851a:	2500      	movne	r5, #0
 800851c:	6832      	ldr	r2, [r6, #0]
 800851e:	f04f 0600 	mov.w	r6, #0
 8008522:	68a3      	ldr	r3, [r4, #8]
 8008524:	bf08      	it	eq
 8008526:	1aad      	subeq	r5, r5, r2
 8008528:	6922      	ldr	r2, [r4, #16]
 800852a:	bf08      	it	eq
 800852c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008530:	4293      	cmp	r3, r2
 8008532:	bfc4      	itt	gt
 8008534:	1a9b      	subgt	r3, r3, r2
 8008536:	18ed      	addgt	r5, r5, r3
 8008538:	341a      	adds	r4, #26
 800853a:	42b5      	cmp	r5, r6
 800853c:	d11a      	bne.n	8008574 <_printf_common+0xcc>
 800853e:	2000      	movs	r0, #0
 8008540:	e008      	b.n	8008554 <_printf_common+0xac>
 8008542:	2301      	movs	r3, #1
 8008544:	4652      	mov	r2, sl
 8008546:	4649      	mov	r1, r9
 8008548:	4638      	mov	r0, r7
 800854a:	47c0      	blx	r8
 800854c:	3001      	adds	r0, #1
 800854e:	d103      	bne.n	8008558 <_printf_common+0xb0>
 8008550:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008554:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008558:	3501      	adds	r5, #1
 800855a:	e7c4      	b.n	80084e6 <_printf_common+0x3e>
 800855c:	2030      	movs	r0, #48	; 0x30
 800855e:	18e1      	adds	r1, r4, r3
 8008560:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008564:	1c5a      	adds	r2, r3, #1
 8008566:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800856a:	4422      	add	r2, r4
 800856c:	3302      	adds	r3, #2
 800856e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8008572:	e7c5      	b.n	8008500 <_printf_common+0x58>
 8008574:	2301      	movs	r3, #1
 8008576:	4622      	mov	r2, r4
 8008578:	4649      	mov	r1, r9
 800857a:	4638      	mov	r0, r7
 800857c:	47c0      	blx	r8
 800857e:	3001      	adds	r0, #1
 8008580:	d0e6      	beq.n	8008550 <_printf_common+0xa8>
 8008582:	3601      	adds	r6, #1
 8008584:	e7d9      	b.n	800853a <_printf_common+0x92>
	...

08008588 <_printf_i>:
 8008588:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800858c:	7e0f      	ldrb	r7, [r1, #24]
 800858e:	4691      	mov	r9, r2
 8008590:	2f78      	cmp	r7, #120	; 0x78
 8008592:	4680      	mov	r8, r0
 8008594:	460c      	mov	r4, r1
 8008596:	469a      	mov	sl, r3
 8008598:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800859a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800859e:	d807      	bhi.n	80085b0 <_printf_i+0x28>
 80085a0:	2f62      	cmp	r7, #98	; 0x62
 80085a2:	d80a      	bhi.n	80085ba <_printf_i+0x32>
 80085a4:	2f00      	cmp	r7, #0
 80085a6:	f000 80d9 	beq.w	800875c <_printf_i+0x1d4>
 80085aa:	2f58      	cmp	r7, #88	; 0x58
 80085ac:	f000 80a4 	beq.w	80086f8 <_printf_i+0x170>
 80085b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80085b4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80085b8:	e03a      	b.n	8008630 <_printf_i+0xa8>
 80085ba:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80085be:	2b15      	cmp	r3, #21
 80085c0:	d8f6      	bhi.n	80085b0 <_printf_i+0x28>
 80085c2:	a101      	add	r1, pc, #4	; (adr r1, 80085c8 <_printf_i+0x40>)
 80085c4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80085c8:	08008621 	.word	0x08008621
 80085cc:	08008635 	.word	0x08008635
 80085d0:	080085b1 	.word	0x080085b1
 80085d4:	080085b1 	.word	0x080085b1
 80085d8:	080085b1 	.word	0x080085b1
 80085dc:	080085b1 	.word	0x080085b1
 80085e0:	08008635 	.word	0x08008635
 80085e4:	080085b1 	.word	0x080085b1
 80085e8:	080085b1 	.word	0x080085b1
 80085ec:	080085b1 	.word	0x080085b1
 80085f0:	080085b1 	.word	0x080085b1
 80085f4:	08008743 	.word	0x08008743
 80085f8:	08008665 	.word	0x08008665
 80085fc:	08008725 	.word	0x08008725
 8008600:	080085b1 	.word	0x080085b1
 8008604:	080085b1 	.word	0x080085b1
 8008608:	08008765 	.word	0x08008765
 800860c:	080085b1 	.word	0x080085b1
 8008610:	08008665 	.word	0x08008665
 8008614:	080085b1 	.word	0x080085b1
 8008618:	080085b1 	.word	0x080085b1
 800861c:	0800872d 	.word	0x0800872d
 8008620:	682b      	ldr	r3, [r5, #0]
 8008622:	1d1a      	adds	r2, r3, #4
 8008624:	681b      	ldr	r3, [r3, #0]
 8008626:	602a      	str	r2, [r5, #0]
 8008628:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800862c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008630:	2301      	movs	r3, #1
 8008632:	e0a4      	b.n	800877e <_printf_i+0x1f6>
 8008634:	6820      	ldr	r0, [r4, #0]
 8008636:	6829      	ldr	r1, [r5, #0]
 8008638:	0606      	lsls	r6, r0, #24
 800863a:	f101 0304 	add.w	r3, r1, #4
 800863e:	d50a      	bpl.n	8008656 <_printf_i+0xce>
 8008640:	680e      	ldr	r6, [r1, #0]
 8008642:	602b      	str	r3, [r5, #0]
 8008644:	2e00      	cmp	r6, #0
 8008646:	da03      	bge.n	8008650 <_printf_i+0xc8>
 8008648:	232d      	movs	r3, #45	; 0x2d
 800864a:	4276      	negs	r6, r6
 800864c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008650:	230a      	movs	r3, #10
 8008652:	485e      	ldr	r0, [pc, #376]	; (80087cc <_printf_i+0x244>)
 8008654:	e019      	b.n	800868a <_printf_i+0x102>
 8008656:	680e      	ldr	r6, [r1, #0]
 8008658:	f010 0f40 	tst.w	r0, #64	; 0x40
 800865c:	602b      	str	r3, [r5, #0]
 800865e:	bf18      	it	ne
 8008660:	b236      	sxthne	r6, r6
 8008662:	e7ef      	b.n	8008644 <_printf_i+0xbc>
 8008664:	682b      	ldr	r3, [r5, #0]
 8008666:	6820      	ldr	r0, [r4, #0]
 8008668:	1d19      	adds	r1, r3, #4
 800866a:	6029      	str	r1, [r5, #0]
 800866c:	0601      	lsls	r1, r0, #24
 800866e:	d501      	bpl.n	8008674 <_printf_i+0xec>
 8008670:	681e      	ldr	r6, [r3, #0]
 8008672:	e002      	b.n	800867a <_printf_i+0xf2>
 8008674:	0646      	lsls	r6, r0, #25
 8008676:	d5fb      	bpl.n	8008670 <_printf_i+0xe8>
 8008678:	881e      	ldrh	r6, [r3, #0]
 800867a:	2f6f      	cmp	r7, #111	; 0x6f
 800867c:	bf0c      	ite	eq
 800867e:	2308      	moveq	r3, #8
 8008680:	230a      	movne	r3, #10
 8008682:	4852      	ldr	r0, [pc, #328]	; (80087cc <_printf_i+0x244>)
 8008684:	2100      	movs	r1, #0
 8008686:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800868a:	6865      	ldr	r5, [r4, #4]
 800868c:	2d00      	cmp	r5, #0
 800868e:	bfa8      	it	ge
 8008690:	6821      	ldrge	r1, [r4, #0]
 8008692:	60a5      	str	r5, [r4, #8]
 8008694:	bfa4      	itt	ge
 8008696:	f021 0104 	bicge.w	r1, r1, #4
 800869a:	6021      	strge	r1, [r4, #0]
 800869c:	b90e      	cbnz	r6, 80086a2 <_printf_i+0x11a>
 800869e:	2d00      	cmp	r5, #0
 80086a0:	d04d      	beq.n	800873e <_printf_i+0x1b6>
 80086a2:	4615      	mov	r5, r2
 80086a4:	fbb6 f1f3 	udiv	r1, r6, r3
 80086a8:	fb03 6711 	mls	r7, r3, r1, r6
 80086ac:	5dc7      	ldrb	r7, [r0, r7]
 80086ae:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80086b2:	4637      	mov	r7, r6
 80086b4:	42bb      	cmp	r3, r7
 80086b6:	460e      	mov	r6, r1
 80086b8:	d9f4      	bls.n	80086a4 <_printf_i+0x11c>
 80086ba:	2b08      	cmp	r3, #8
 80086bc:	d10b      	bne.n	80086d6 <_printf_i+0x14e>
 80086be:	6823      	ldr	r3, [r4, #0]
 80086c0:	07de      	lsls	r6, r3, #31
 80086c2:	d508      	bpl.n	80086d6 <_printf_i+0x14e>
 80086c4:	6923      	ldr	r3, [r4, #16]
 80086c6:	6861      	ldr	r1, [r4, #4]
 80086c8:	4299      	cmp	r1, r3
 80086ca:	bfde      	ittt	le
 80086cc:	2330      	movle	r3, #48	; 0x30
 80086ce:	f805 3c01 	strble.w	r3, [r5, #-1]
 80086d2:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80086d6:	1b52      	subs	r2, r2, r5
 80086d8:	6122      	str	r2, [r4, #16]
 80086da:	464b      	mov	r3, r9
 80086dc:	4621      	mov	r1, r4
 80086de:	4640      	mov	r0, r8
 80086e0:	f8cd a000 	str.w	sl, [sp]
 80086e4:	aa03      	add	r2, sp, #12
 80086e6:	f7ff fedf 	bl	80084a8 <_printf_common>
 80086ea:	3001      	adds	r0, #1
 80086ec:	d14c      	bne.n	8008788 <_printf_i+0x200>
 80086ee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80086f2:	b004      	add	sp, #16
 80086f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80086f8:	4834      	ldr	r0, [pc, #208]	; (80087cc <_printf_i+0x244>)
 80086fa:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80086fe:	6829      	ldr	r1, [r5, #0]
 8008700:	6823      	ldr	r3, [r4, #0]
 8008702:	f851 6b04 	ldr.w	r6, [r1], #4
 8008706:	6029      	str	r1, [r5, #0]
 8008708:	061d      	lsls	r5, r3, #24
 800870a:	d514      	bpl.n	8008736 <_printf_i+0x1ae>
 800870c:	07df      	lsls	r7, r3, #31
 800870e:	bf44      	itt	mi
 8008710:	f043 0320 	orrmi.w	r3, r3, #32
 8008714:	6023      	strmi	r3, [r4, #0]
 8008716:	b91e      	cbnz	r6, 8008720 <_printf_i+0x198>
 8008718:	6823      	ldr	r3, [r4, #0]
 800871a:	f023 0320 	bic.w	r3, r3, #32
 800871e:	6023      	str	r3, [r4, #0]
 8008720:	2310      	movs	r3, #16
 8008722:	e7af      	b.n	8008684 <_printf_i+0xfc>
 8008724:	6823      	ldr	r3, [r4, #0]
 8008726:	f043 0320 	orr.w	r3, r3, #32
 800872a:	6023      	str	r3, [r4, #0]
 800872c:	2378      	movs	r3, #120	; 0x78
 800872e:	4828      	ldr	r0, [pc, #160]	; (80087d0 <_printf_i+0x248>)
 8008730:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8008734:	e7e3      	b.n	80086fe <_printf_i+0x176>
 8008736:	0659      	lsls	r1, r3, #25
 8008738:	bf48      	it	mi
 800873a:	b2b6      	uxthmi	r6, r6
 800873c:	e7e6      	b.n	800870c <_printf_i+0x184>
 800873e:	4615      	mov	r5, r2
 8008740:	e7bb      	b.n	80086ba <_printf_i+0x132>
 8008742:	682b      	ldr	r3, [r5, #0]
 8008744:	6826      	ldr	r6, [r4, #0]
 8008746:	1d18      	adds	r0, r3, #4
 8008748:	6961      	ldr	r1, [r4, #20]
 800874a:	6028      	str	r0, [r5, #0]
 800874c:	0635      	lsls	r5, r6, #24
 800874e:	681b      	ldr	r3, [r3, #0]
 8008750:	d501      	bpl.n	8008756 <_printf_i+0x1ce>
 8008752:	6019      	str	r1, [r3, #0]
 8008754:	e002      	b.n	800875c <_printf_i+0x1d4>
 8008756:	0670      	lsls	r0, r6, #25
 8008758:	d5fb      	bpl.n	8008752 <_printf_i+0x1ca>
 800875a:	8019      	strh	r1, [r3, #0]
 800875c:	2300      	movs	r3, #0
 800875e:	4615      	mov	r5, r2
 8008760:	6123      	str	r3, [r4, #16]
 8008762:	e7ba      	b.n	80086da <_printf_i+0x152>
 8008764:	682b      	ldr	r3, [r5, #0]
 8008766:	2100      	movs	r1, #0
 8008768:	1d1a      	adds	r2, r3, #4
 800876a:	602a      	str	r2, [r5, #0]
 800876c:	681d      	ldr	r5, [r3, #0]
 800876e:	6862      	ldr	r2, [r4, #4]
 8008770:	4628      	mov	r0, r5
 8008772:	f000 fb13 	bl	8008d9c <memchr>
 8008776:	b108      	cbz	r0, 800877c <_printf_i+0x1f4>
 8008778:	1b40      	subs	r0, r0, r5
 800877a:	6060      	str	r0, [r4, #4]
 800877c:	6863      	ldr	r3, [r4, #4]
 800877e:	6123      	str	r3, [r4, #16]
 8008780:	2300      	movs	r3, #0
 8008782:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008786:	e7a8      	b.n	80086da <_printf_i+0x152>
 8008788:	462a      	mov	r2, r5
 800878a:	4649      	mov	r1, r9
 800878c:	4640      	mov	r0, r8
 800878e:	6923      	ldr	r3, [r4, #16]
 8008790:	47d0      	blx	sl
 8008792:	3001      	adds	r0, #1
 8008794:	d0ab      	beq.n	80086ee <_printf_i+0x166>
 8008796:	6823      	ldr	r3, [r4, #0]
 8008798:	079b      	lsls	r3, r3, #30
 800879a:	d413      	bmi.n	80087c4 <_printf_i+0x23c>
 800879c:	68e0      	ldr	r0, [r4, #12]
 800879e:	9b03      	ldr	r3, [sp, #12]
 80087a0:	4298      	cmp	r0, r3
 80087a2:	bfb8      	it	lt
 80087a4:	4618      	movlt	r0, r3
 80087a6:	e7a4      	b.n	80086f2 <_printf_i+0x16a>
 80087a8:	2301      	movs	r3, #1
 80087aa:	4632      	mov	r2, r6
 80087ac:	4649      	mov	r1, r9
 80087ae:	4640      	mov	r0, r8
 80087b0:	47d0      	blx	sl
 80087b2:	3001      	adds	r0, #1
 80087b4:	d09b      	beq.n	80086ee <_printf_i+0x166>
 80087b6:	3501      	adds	r5, #1
 80087b8:	68e3      	ldr	r3, [r4, #12]
 80087ba:	9903      	ldr	r1, [sp, #12]
 80087bc:	1a5b      	subs	r3, r3, r1
 80087be:	42ab      	cmp	r3, r5
 80087c0:	dcf2      	bgt.n	80087a8 <_printf_i+0x220>
 80087c2:	e7eb      	b.n	800879c <_printf_i+0x214>
 80087c4:	2500      	movs	r5, #0
 80087c6:	f104 0619 	add.w	r6, r4, #25
 80087ca:	e7f5      	b.n	80087b8 <_printf_i+0x230>
 80087cc:	080090b3 	.word	0x080090b3
 80087d0:	080090c4 	.word	0x080090c4

080087d4 <__swbuf_r>:
 80087d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087d6:	460e      	mov	r6, r1
 80087d8:	4614      	mov	r4, r2
 80087da:	4605      	mov	r5, r0
 80087dc:	b118      	cbz	r0, 80087e6 <__swbuf_r+0x12>
 80087de:	6983      	ldr	r3, [r0, #24]
 80087e0:	b90b      	cbnz	r3, 80087e6 <__swbuf_r+0x12>
 80087e2:	f000 f9d5 	bl	8008b90 <__sinit>
 80087e6:	4b21      	ldr	r3, [pc, #132]	; (800886c <__swbuf_r+0x98>)
 80087e8:	429c      	cmp	r4, r3
 80087ea:	d12b      	bne.n	8008844 <__swbuf_r+0x70>
 80087ec:	686c      	ldr	r4, [r5, #4]
 80087ee:	69a3      	ldr	r3, [r4, #24]
 80087f0:	60a3      	str	r3, [r4, #8]
 80087f2:	89a3      	ldrh	r3, [r4, #12]
 80087f4:	071a      	lsls	r2, r3, #28
 80087f6:	d52f      	bpl.n	8008858 <__swbuf_r+0x84>
 80087f8:	6923      	ldr	r3, [r4, #16]
 80087fa:	b36b      	cbz	r3, 8008858 <__swbuf_r+0x84>
 80087fc:	6923      	ldr	r3, [r4, #16]
 80087fe:	6820      	ldr	r0, [r4, #0]
 8008800:	b2f6      	uxtb	r6, r6
 8008802:	1ac0      	subs	r0, r0, r3
 8008804:	6963      	ldr	r3, [r4, #20]
 8008806:	4637      	mov	r7, r6
 8008808:	4283      	cmp	r3, r0
 800880a:	dc04      	bgt.n	8008816 <__swbuf_r+0x42>
 800880c:	4621      	mov	r1, r4
 800880e:	4628      	mov	r0, r5
 8008810:	f000 f92a 	bl	8008a68 <_fflush_r>
 8008814:	bb30      	cbnz	r0, 8008864 <__swbuf_r+0x90>
 8008816:	68a3      	ldr	r3, [r4, #8]
 8008818:	3001      	adds	r0, #1
 800881a:	3b01      	subs	r3, #1
 800881c:	60a3      	str	r3, [r4, #8]
 800881e:	6823      	ldr	r3, [r4, #0]
 8008820:	1c5a      	adds	r2, r3, #1
 8008822:	6022      	str	r2, [r4, #0]
 8008824:	701e      	strb	r6, [r3, #0]
 8008826:	6963      	ldr	r3, [r4, #20]
 8008828:	4283      	cmp	r3, r0
 800882a:	d004      	beq.n	8008836 <__swbuf_r+0x62>
 800882c:	89a3      	ldrh	r3, [r4, #12]
 800882e:	07db      	lsls	r3, r3, #31
 8008830:	d506      	bpl.n	8008840 <__swbuf_r+0x6c>
 8008832:	2e0a      	cmp	r6, #10
 8008834:	d104      	bne.n	8008840 <__swbuf_r+0x6c>
 8008836:	4621      	mov	r1, r4
 8008838:	4628      	mov	r0, r5
 800883a:	f000 f915 	bl	8008a68 <_fflush_r>
 800883e:	b988      	cbnz	r0, 8008864 <__swbuf_r+0x90>
 8008840:	4638      	mov	r0, r7
 8008842:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008844:	4b0a      	ldr	r3, [pc, #40]	; (8008870 <__swbuf_r+0x9c>)
 8008846:	429c      	cmp	r4, r3
 8008848:	d101      	bne.n	800884e <__swbuf_r+0x7a>
 800884a:	68ac      	ldr	r4, [r5, #8]
 800884c:	e7cf      	b.n	80087ee <__swbuf_r+0x1a>
 800884e:	4b09      	ldr	r3, [pc, #36]	; (8008874 <__swbuf_r+0xa0>)
 8008850:	429c      	cmp	r4, r3
 8008852:	bf08      	it	eq
 8008854:	68ec      	ldreq	r4, [r5, #12]
 8008856:	e7ca      	b.n	80087ee <__swbuf_r+0x1a>
 8008858:	4621      	mov	r1, r4
 800885a:	4628      	mov	r0, r5
 800885c:	f000 f80c 	bl	8008878 <__swsetup_r>
 8008860:	2800      	cmp	r0, #0
 8008862:	d0cb      	beq.n	80087fc <__swbuf_r+0x28>
 8008864:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8008868:	e7ea      	b.n	8008840 <__swbuf_r+0x6c>
 800886a:	bf00      	nop
 800886c:	080090f8 	.word	0x080090f8
 8008870:	08009118 	.word	0x08009118
 8008874:	080090d8 	.word	0x080090d8

08008878 <__swsetup_r>:
 8008878:	4b32      	ldr	r3, [pc, #200]	; (8008944 <__swsetup_r+0xcc>)
 800887a:	b570      	push	{r4, r5, r6, lr}
 800887c:	681d      	ldr	r5, [r3, #0]
 800887e:	4606      	mov	r6, r0
 8008880:	460c      	mov	r4, r1
 8008882:	b125      	cbz	r5, 800888e <__swsetup_r+0x16>
 8008884:	69ab      	ldr	r3, [r5, #24]
 8008886:	b913      	cbnz	r3, 800888e <__swsetup_r+0x16>
 8008888:	4628      	mov	r0, r5
 800888a:	f000 f981 	bl	8008b90 <__sinit>
 800888e:	4b2e      	ldr	r3, [pc, #184]	; (8008948 <__swsetup_r+0xd0>)
 8008890:	429c      	cmp	r4, r3
 8008892:	d10f      	bne.n	80088b4 <__swsetup_r+0x3c>
 8008894:	686c      	ldr	r4, [r5, #4]
 8008896:	89a3      	ldrh	r3, [r4, #12]
 8008898:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800889c:	0719      	lsls	r1, r3, #28
 800889e:	d42c      	bmi.n	80088fa <__swsetup_r+0x82>
 80088a0:	06dd      	lsls	r5, r3, #27
 80088a2:	d411      	bmi.n	80088c8 <__swsetup_r+0x50>
 80088a4:	2309      	movs	r3, #9
 80088a6:	6033      	str	r3, [r6, #0]
 80088a8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80088ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80088b0:	81a3      	strh	r3, [r4, #12]
 80088b2:	e03e      	b.n	8008932 <__swsetup_r+0xba>
 80088b4:	4b25      	ldr	r3, [pc, #148]	; (800894c <__swsetup_r+0xd4>)
 80088b6:	429c      	cmp	r4, r3
 80088b8:	d101      	bne.n	80088be <__swsetup_r+0x46>
 80088ba:	68ac      	ldr	r4, [r5, #8]
 80088bc:	e7eb      	b.n	8008896 <__swsetup_r+0x1e>
 80088be:	4b24      	ldr	r3, [pc, #144]	; (8008950 <__swsetup_r+0xd8>)
 80088c0:	429c      	cmp	r4, r3
 80088c2:	bf08      	it	eq
 80088c4:	68ec      	ldreq	r4, [r5, #12]
 80088c6:	e7e6      	b.n	8008896 <__swsetup_r+0x1e>
 80088c8:	0758      	lsls	r0, r3, #29
 80088ca:	d512      	bpl.n	80088f2 <__swsetup_r+0x7a>
 80088cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80088ce:	b141      	cbz	r1, 80088e2 <__swsetup_r+0x6a>
 80088d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80088d4:	4299      	cmp	r1, r3
 80088d6:	d002      	beq.n	80088de <__swsetup_r+0x66>
 80088d8:	4630      	mov	r0, r6
 80088da:	f7ff faf9 	bl	8007ed0 <_free_r>
 80088de:	2300      	movs	r3, #0
 80088e0:	6363      	str	r3, [r4, #52]	; 0x34
 80088e2:	89a3      	ldrh	r3, [r4, #12]
 80088e4:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80088e8:	81a3      	strh	r3, [r4, #12]
 80088ea:	2300      	movs	r3, #0
 80088ec:	6063      	str	r3, [r4, #4]
 80088ee:	6923      	ldr	r3, [r4, #16]
 80088f0:	6023      	str	r3, [r4, #0]
 80088f2:	89a3      	ldrh	r3, [r4, #12]
 80088f4:	f043 0308 	orr.w	r3, r3, #8
 80088f8:	81a3      	strh	r3, [r4, #12]
 80088fa:	6923      	ldr	r3, [r4, #16]
 80088fc:	b94b      	cbnz	r3, 8008912 <__swsetup_r+0x9a>
 80088fe:	89a3      	ldrh	r3, [r4, #12]
 8008900:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008904:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008908:	d003      	beq.n	8008912 <__swsetup_r+0x9a>
 800890a:	4621      	mov	r1, r4
 800890c:	4630      	mov	r0, r6
 800890e:	f000 fa05 	bl	8008d1c <__smakebuf_r>
 8008912:	89a0      	ldrh	r0, [r4, #12]
 8008914:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008918:	f010 0301 	ands.w	r3, r0, #1
 800891c:	d00a      	beq.n	8008934 <__swsetup_r+0xbc>
 800891e:	2300      	movs	r3, #0
 8008920:	60a3      	str	r3, [r4, #8]
 8008922:	6963      	ldr	r3, [r4, #20]
 8008924:	425b      	negs	r3, r3
 8008926:	61a3      	str	r3, [r4, #24]
 8008928:	6923      	ldr	r3, [r4, #16]
 800892a:	b943      	cbnz	r3, 800893e <__swsetup_r+0xc6>
 800892c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008930:	d1ba      	bne.n	80088a8 <__swsetup_r+0x30>
 8008932:	bd70      	pop	{r4, r5, r6, pc}
 8008934:	0781      	lsls	r1, r0, #30
 8008936:	bf58      	it	pl
 8008938:	6963      	ldrpl	r3, [r4, #20]
 800893a:	60a3      	str	r3, [r4, #8]
 800893c:	e7f4      	b.n	8008928 <__swsetup_r+0xb0>
 800893e:	2000      	movs	r0, #0
 8008940:	e7f7      	b.n	8008932 <__swsetup_r+0xba>
 8008942:	bf00      	nop
 8008944:	20000188 	.word	0x20000188
 8008948:	080090f8 	.word	0x080090f8
 800894c:	08009118 	.word	0x08009118
 8008950:	080090d8 	.word	0x080090d8

08008954 <abort>:
 8008954:	2006      	movs	r0, #6
 8008956:	b508      	push	{r3, lr}
 8008958:	f000 fa56 	bl	8008e08 <raise>
 800895c:	2001      	movs	r0, #1
 800895e:	f7fc f836 	bl	80049ce <_exit>
	...

08008964 <__sflush_r>:
 8008964:	898a      	ldrh	r2, [r1, #12]
 8008966:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008968:	4605      	mov	r5, r0
 800896a:	0710      	lsls	r0, r2, #28
 800896c:	460c      	mov	r4, r1
 800896e:	d457      	bmi.n	8008a20 <__sflush_r+0xbc>
 8008970:	684b      	ldr	r3, [r1, #4]
 8008972:	2b00      	cmp	r3, #0
 8008974:	dc04      	bgt.n	8008980 <__sflush_r+0x1c>
 8008976:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008978:	2b00      	cmp	r3, #0
 800897a:	dc01      	bgt.n	8008980 <__sflush_r+0x1c>
 800897c:	2000      	movs	r0, #0
 800897e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008980:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008982:	2e00      	cmp	r6, #0
 8008984:	d0fa      	beq.n	800897c <__sflush_r+0x18>
 8008986:	2300      	movs	r3, #0
 8008988:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800898c:	682f      	ldr	r7, [r5, #0]
 800898e:	602b      	str	r3, [r5, #0]
 8008990:	d032      	beq.n	80089f8 <__sflush_r+0x94>
 8008992:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008994:	89a3      	ldrh	r3, [r4, #12]
 8008996:	075a      	lsls	r2, r3, #29
 8008998:	d505      	bpl.n	80089a6 <__sflush_r+0x42>
 800899a:	6863      	ldr	r3, [r4, #4]
 800899c:	1ac0      	subs	r0, r0, r3
 800899e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80089a0:	b10b      	cbz	r3, 80089a6 <__sflush_r+0x42>
 80089a2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80089a4:	1ac0      	subs	r0, r0, r3
 80089a6:	2300      	movs	r3, #0
 80089a8:	4602      	mov	r2, r0
 80089aa:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80089ac:	4628      	mov	r0, r5
 80089ae:	6a21      	ldr	r1, [r4, #32]
 80089b0:	47b0      	blx	r6
 80089b2:	1c43      	adds	r3, r0, #1
 80089b4:	89a3      	ldrh	r3, [r4, #12]
 80089b6:	d106      	bne.n	80089c6 <__sflush_r+0x62>
 80089b8:	6829      	ldr	r1, [r5, #0]
 80089ba:	291d      	cmp	r1, #29
 80089bc:	d82c      	bhi.n	8008a18 <__sflush_r+0xb4>
 80089be:	4a29      	ldr	r2, [pc, #164]	; (8008a64 <__sflush_r+0x100>)
 80089c0:	40ca      	lsrs	r2, r1
 80089c2:	07d6      	lsls	r6, r2, #31
 80089c4:	d528      	bpl.n	8008a18 <__sflush_r+0xb4>
 80089c6:	2200      	movs	r2, #0
 80089c8:	6062      	str	r2, [r4, #4]
 80089ca:	6922      	ldr	r2, [r4, #16]
 80089cc:	04d9      	lsls	r1, r3, #19
 80089ce:	6022      	str	r2, [r4, #0]
 80089d0:	d504      	bpl.n	80089dc <__sflush_r+0x78>
 80089d2:	1c42      	adds	r2, r0, #1
 80089d4:	d101      	bne.n	80089da <__sflush_r+0x76>
 80089d6:	682b      	ldr	r3, [r5, #0]
 80089d8:	b903      	cbnz	r3, 80089dc <__sflush_r+0x78>
 80089da:	6560      	str	r0, [r4, #84]	; 0x54
 80089dc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80089de:	602f      	str	r7, [r5, #0]
 80089e0:	2900      	cmp	r1, #0
 80089e2:	d0cb      	beq.n	800897c <__sflush_r+0x18>
 80089e4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80089e8:	4299      	cmp	r1, r3
 80089ea:	d002      	beq.n	80089f2 <__sflush_r+0x8e>
 80089ec:	4628      	mov	r0, r5
 80089ee:	f7ff fa6f 	bl	8007ed0 <_free_r>
 80089f2:	2000      	movs	r0, #0
 80089f4:	6360      	str	r0, [r4, #52]	; 0x34
 80089f6:	e7c2      	b.n	800897e <__sflush_r+0x1a>
 80089f8:	6a21      	ldr	r1, [r4, #32]
 80089fa:	2301      	movs	r3, #1
 80089fc:	4628      	mov	r0, r5
 80089fe:	47b0      	blx	r6
 8008a00:	1c41      	adds	r1, r0, #1
 8008a02:	d1c7      	bne.n	8008994 <__sflush_r+0x30>
 8008a04:	682b      	ldr	r3, [r5, #0]
 8008a06:	2b00      	cmp	r3, #0
 8008a08:	d0c4      	beq.n	8008994 <__sflush_r+0x30>
 8008a0a:	2b1d      	cmp	r3, #29
 8008a0c:	d001      	beq.n	8008a12 <__sflush_r+0xae>
 8008a0e:	2b16      	cmp	r3, #22
 8008a10:	d101      	bne.n	8008a16 <__sflush_r+0xb2>
 8008a12:	602f      	str	r7, [r5, #0]
 8008a14:	e7b2      	b.n	800897c <__sflush_r+0x18>
 8008a16:	89a3      	ldrh	r3, [r4, #12]
 8008a18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a1c:	81a3      	strh	r3, [r4, #12]
 8008a1e:	e7ae      	b.n	800897e <__sflush_r+0x1a>
 8008a20:	690f      	ldr	r7, [r1, #16]
 8008a22:	2f00      	cmp	r7, #0
 8008a24:	d0aa      	beq.n	800897c <__sflush_r+0x18>
 8008a26:	0793      	lsls	r3, r2, #30
 8008a28:	bf18      	it	ne
 8008a2a:	2300      	movne	r3, #0
 8008a2c:	680e      	ldr	r6, [r1, #0]
 8008a2e:	bf08      	it	eq
 8008a30:	694b      	ldreq	r3, [r1, #20]
 8008a32:	1bf6      	subs	r6, r6, r7
 8008a34:	600f      	str	r7, [r1, #0]
 8008a36:	608b      	str	r3, [r1, #8]
 8008a38:	2e00      	cmp	r6, #0
 8008a3a:	dd9f      	ble.n	800897c <__sflush_r+0x18>
 8008a3c:	4633      	mov	r3, r6
 8008a3e:	463a      	mov	r2, r7
 8008a40:	4628      	mov	r0, r5
 8008a42:	6a21      	ldr	r1, [r4, #32]
 8008a44:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8008a48:	47e0      	blx	ip
 8008a4a:	2800      	cmp	r0, #0
 8008a4c:	dc06      	bgt.n	8008a5c <__sflush_r+0xf8>
 8008a4e:	89a3      	ldrh	r3, [r4, #12]
 8008a50:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008a54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008a58:	81a3      	strh	r3, [r4, #12]
 8008a5a:	e790      	b.n	800897e <__sflush_r+0x1a>
 8008a5c:	4407      	add	r7, r0
 8008a5e:	1a36      	subs	r6, r6, r0
 8008a60:	e7ea      	b.n	8008a38 <__sflush_r+0xd4>
 8008a62:	bf00      	nop
 8008a64:	20400001 	.word	0x20400001

08008a68 <_fflush_r>:
 8008a68:	b538      	push	{r3, r4, r5, lr}
 8008a6a:	690b      	ldr	r3, [r1, #16]
 8008a6c:	4605      	mov	r5, r0
 8008a6e:	460c      	mov	r4, r1
 8008a70:	b913      	cbnz	r3, 8008a78 <_fflush_r+0x10>
 8008a72:	2500      	movs	r5, #0
 8008a74:	4628      	mov	r0, r5
 8008a76:	bd38      	pop	{r3, r4, r5, pc}
 8008a78:	b118      	cbz	r0, 8008a82 <_fflush_r+0x1a>
 8008a7a:	6983      	ldr	r3, [r0, #24]
 8008a7c:	b90b      	cbnz	r3, 8008a82 <_fflush_r+0x1a>
 8008a7e:	f000 f887 	bl	8008b90 <__sinit>
 8008a82:	4b14      	ldr	r3, [pc, #80]	; (8008ad4 <_fflush_r+0x6c>)
 8008a84:	429c      	cmp	r4, r3
 8008a86:	d11b      	bne.n	8008ac0 <_fflush_r+0x58>
 8008a88:	686c      	ldr	r4, [r5, #4]
 8008a8a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008a8e:	2b00      	cmp	r3, #0
 8008a90:	d0ef      	beq.n	8008a72 <_fflush_r+0xa>
 8008a92:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008a94:	07d0      	lsls	r0, r2, #31
 8008a96:	d404      	bmi.n	8008aa2 <_fflush_r+0x3a>
 8008a98:	0599      	lsls	r1, r3, #22
 8008a9a:	d402      	bmi.n	8008aa2 <_fflush_r+0x3a>
 8008a9c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008a9e:	f000 f915 	bl	8008ccc <__retarget_lock_acquire_recursive>
 8008aa2:	4628      	mov	r0, r5
 8008aa4:	4621      	mov	r1, r4
 8008aa6:	f7ff ff5d 	bl	8008964 <__sflush_r>
 8008aaa:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008aac:	4605      	mov	r5, r0
 8008aae:	07da      	lsls	r2, r3, #31
 8008ab0:	d4e0      	bmi.n	8008a74 <_fflush_r+0xc>
 8008ab2:	89a3      	ldrh	r3, [r4, #12]
 8008ab4:	059b      	lsls	r3, r3, #22
 8008ab6:	d4dd      	bmi.n	8008a74 <_fflush_r+0xc>
 8008ab8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008aba:	f000 f908 	bl	8008cce <__retarget_lock_release_recursive>
 8008abe:	e7d9      	b.n	8008a74 <_fflush_r+0xc>
 8008ac0:	4b05      	ldr	r3, [pc, #20]	; (8008ad8 <_fflush_r+0x70>)
 8008ac2:	429c      	cmp	r4, r3
 8008ac4:	d101      	bne.n	8008aca <_fflush_r+0x62>
 8008ac6:	68ac      	ldr	r4, [r5, #8]
 8008ac8:	e7df      	b.n	8008a8a <_fflush_r+0x22>
 8008aca:	4b04      	ldr	r3, [pc, #16]	; (8008adc <_fflush_r+0x74>)
 8008acc:	429c      	cmp	r4, r3
 8008ace:	bf08      	it	eq
 8008ad0:	68ec      	ldreq	r4, [r5, #12]
 8008ad2:	e7da      	b.n	8008a8a <_fflush_r+0x22>
 8008ad4:	080090f8 	.word	0x080090f8
 8008ad8:	08009118 	.word	0x08009118
 8008adc:	080090d8 	.word	0x080090d8

08008ae0 <std>:
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	b510      	push	{r4, lr}
 8008ae4:	4604      	mov	r4, r0
 8008ae6:	e9c0 3300 	strd	r3, r3, [r0]
 8008aea:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008aee:	6083      	str	r3, [r0, #8]
 8008af0:	8181      	strh	r1, [r0, #12]
 8008af2:	6643      	str	r3, [r0, #100]	; 0x64
 8008af4:	81c2      	strh	r2, [r0, #14]
 8008af6:	6183      	str	r3, [r0, #24]
 8008af8:	4619      	mov	r1, r3
 8008afa:	2208      	movs	r2, #8
 8008afc:	305c      	adds	r0, #92	; 0x5c
 8008afe:	f7ff f9df 	bl	8007ec0 <memset>
 8008b02:	4b05      	ldr	r3, [pc, #20]	; (8008b18 <std+0x38>)
 8008b04:	6224      	str	r4, [r4, #32]
 8008b06:	6263      	str	r3, [r4, #36]	; 0x24
 8008b08:	4b04      	ldr	r3, [pc, #16]	; (8008b1c <std+0x3c>)
 8008b0a:	62a3      	str	r3, [r4, #40]	; 0x28
 8008b0c:	4b04      	ldr	r3, [pc, #16]	; (8008b20 <std+0x40>)
 8008b0e:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008b10:	4b04      	ldr	r3, [pc, #16]	; (8008b24 <std+0x44>)
 8008b12:	6323      	str	r3, [r4, #48]	; 0x30
 8008b14:	bd10      	pop	{r4, pc}
 8008b16:	bf00      	nop
 8008b18:	08008e41 	.word	0x08008e41
 8008b1c:	08008e63 	.word	0x08008e63
 8008b20:	08008e9b 	.word	0x08008e9b
 8008b24:	08008ebf 	.word	0x08008ebf

08008b28 <_cleanup_r>:
 8008b28:	4901      	ldr	r1, [pc, #4]	; (8008b30 <_cleanup_r+0x8>)
 8008b2a:	f000 b8af 	b.w	8008c8c <_fwalk_reent>
 8008b2e:	bf00      	nop
 8008b30:	08008a69 	.word	0x08008a69

08008b34 <__sfmoreglue>:
 8008b34:	2268      	movs	r2, #104	; 0x68
 8008b36:	b570      	push	{r4, r5, r6, lr}
 8008b38:	1e4d      	subs	r5, r1, #1
 8008b3a:	4355      	muls	r5, r2
 8008b3c:	460e      	mov	r6, r1
 8008b3e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008b42:	f7ff fa2d 	bl	8007fa0 <_malloc_r>
 8008b46:	4604      	mov	r4, r0
 8008b48:	b140      	cbz	r0, 8008b5c <__sfmoreglue+0x28>
 8008b4a:	2100      	movs	r1, #0
 8008b4c:	e9c0 1600 	strd	r1, r6, [r0]
 8008b50:	300c      	adds	r0, #12
 8008b52:	60a0      	str	r0, [r4, #8]
 8008b54:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008b58:	f7ff f9b2 	bl	8007ec0 <memset>
 8008b5c:	4620      	mov	r0, r4
 8008b5e:	bd70      	pop	{r4, r5, r6, pc}

08008b60 <__sfp_lock_acquire>:
 8008b60:	4801      	ldr	r0, [pc, #4]	; (8008b68 <__sfp_lock_acquire+0x8>)
 8008b62:	f000 b8b3 	b.w	8008ccc <__retarget_lock_acquire_recursive>
 8008b66:	bf00      	nop
 8008b68:	20000605 	.word	0x20000605

08008b6c <__sfp_lock_release>:
 8008b6c:	4801      	ldr	r0, [pc, #4]	; (8008b74 <__sfp_lock_release+0x8>)
 8008b6e:	f000 b8ae 	b.w	8008cce <__retarget_lock_release_recursive>
 8008b72:	bf00      	nop
 8008b74:	20000605 	.word	0x20000605

08008b78 <__sinit_lock_acquire>:
 8008b78:	4801      	ldr	r0, [pc, #4]	; (8008b80 <__sinit_lock_acquire+0x8>)
 8008b7a:	f000 b8a7 	b.w	8008ccc <__retarget_lock_acquire_recursive>
 8008b7e:	bf00      	nop
 8008b80:	20000606 	.word	0x20000606

08008b84 <__sinit_lock_release>:
 8008b84:	4801      	ldr	r0, [pc, #4]	; (8008b8c <__sinit_lock_release+0x8>)
 8008b86:	f000 b8a2 	b.w	8008cce <__retarget_lock_release_recursive>
 8008b8a:	bf00      	nop
 8008b8c:	20000606 	.word	0x20000606

08008b90 <__sinit>:
 8008b90:	b510      	push	{r4, lr}
 8008b92:	4604      	mov	r4, r0
 8008b94:	f7ff fff0 	bl	8008b78 <__sinit_lock_acquire>
 8008b98:	69a3      	ldr	r3, [r4, #24]
 8008b9a:	b11b      	cbz	r3, 8008ba4 <__sinit+0x14>
 8008b9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008ba0:	f7ff bff0 	b.w	8008b84 <__sinit_lock_release>
 8008ba4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008ba8:	6523      	str	r3, [r4, #80]	; 0x50
 8008baa:	4b13      	ldr	r3, [pc, #76]	; (8008bf8 <__sinit+0x68>)
 8008bac:	4a13      	ldr	r2, [pc, #76]	; (8008bfc <__sinit+0x6c>)
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	62a2      	str	r2, [r4, #40]	; 0x28
 8008bb2:	42a3      	cmp	r3, r4
 8008bb4:	bf08      	it	eq
 8008bb6:	2301      	moveq	r3, #1
 8008bb8:	4620      	mov	r0, r4
 8008bba:	bf08      	it	eq
 8008bbc:	61a3      	streq	r3, [r4, #24]
 8008bbe:	f000 f81f 	bl	8008c00 <__sfp>
 8008bc2:	6060      	str	r0, [r4, #4]
 8008bc4:	4620      	mov	r0, r4
 8008bc6:	f000 f81b 	bl	8008c00 <__sfp>
 8008bca:	60a0      	str	r0, [r4, #8]
 8008bcc:	4620      	mov	r0, r4
 8008bce:	f000 f817 	bl	8008c00 <__sfp>
 8008bd2:	2200      	movs	r2, #0
 8008bd4:	2104      	movs	r1, #4
 8008bd6:	60e0      	str	r0, [r4, #12]
 8008bd8:	6860      	ldr	r0, [r4, #4]
 8008bda:	f7ff ff81 	bl	8008ae0 <std>
 8008bde:	2201      	movs	r2, #1
 8008be0:	2109      	movs	r1, #9
 8008be2:	68a0      	ldr	r0, [r4, #8]
 8008be4:	f7ff ff7c 	bl	8008ae0 <std>
 8008be8:	2202      	movs	r2, #2
 8008bea:	2112      	movs	r1, #18
 8008bec:	68e0      	ldr	r0, [r4, #12]
 8008bee:	f7ff ff77 	bl	8008ae0 <std>
 8008bf2:	2301      	movs	r3, #1
 8008bf4:	61a3      	str	r3, [r4, #24]
 8008bf6:	e7d1      	b.n	8008b9c <__sinit+0xc>
 8008bf8:	08008ff0 	.word	0x08008ff0
 8008bfc:	08008b29 	.word	0x08008b29

08008c00 <__sfp>:
 8008c00:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008c02:	4607      	mov	r7, r0
 8008c04:	f7ff ffac 	bl	8008b60 <__sfp_lock_acquire>
 8008c08:	4b1e      	ldr	r3, [pc, #120]	; (8008c84 <__sfp+0x84>)
 8008c0a:	681e      	ldr	r6, [r3, #0]
 8008c0c:	69b3      	ldr	r3, [r6, #24]
 8008c0e:	b913      	cbnz	r3, 8008c16 <__sfp+0x16>
 8008c10:	4630      	mov	r0, r6
 8008c12:	f7ff ffbd 	bl	8008b90 <__sinit>
 8008c16:	3648      	adds	r6, #72	; 0x48
 8008c18:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008c1c:	3b01      	subs	r3, #1
 8008c1e:	d503      	bpl.n	8008c28 <__sfp+0x28>
 8008c20:	6833      	ldr	r3, [r6, #0]
 8008c22:	b30b      	cbz	r3, 8008c68 <__sfp+0x68>
 8008c24:	6836      	ldr	r6, [r6, #0]
 8008c26:	e7f7      	b.n	8008c18 <__sfp+0x18>
 8008c28:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008c2c:	b9d5      	cbnz	r5, 8008c64 <__sfp+0x64>
 8008c2e:	4b16      	ldr	r3, [pc, #88]	; (8008c88 <__sfp+0x88>)
 8008c30:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008c34:	60e3      	str	r3, [r4, #12]
 8008c36:	6665      	str	r5, [r4, #100]	; 0x64
 8008c38:	f000 f847 	bl	8008cca <__retarget_lock_init_recursive>
 8008c3c:	f7ff ff96 	bl	8008b6c <__sfp_lock_release>
 8008c40:	2208      	movs	r2, #8
 8008c42:	4629      	mov	r1, r5
 8008c44:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008c48:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008c4c:	6025      	str	r5, [r4, #0]
 8008c4e:	61a5      	str	r5, [r4, #24]
 8008c50:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008c54:	f7ff f934 	bl	8007ec0 <memset>
 8008c58:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008c5c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008c60:	4620      	mov	r0, r4
 8008c62:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008c64:	3468      	adds	r4, #104	; 0x68
 8008c66:	e7d9      	b.n	8008c1c <__sfp+0x1c>
 8008c68:	2104      	movs	r1, #4
 8008c6a:	4638      	mov	r0, r7
 8008c6c:	f7ff ff62 	bl	8008b34 <__sfmoreglue>
 8008c70:	4604      	mov	r4, r0
 8008c72:	6030      	str	r0, [r6, #0]
 8008c74:	2800      	cmp	r0, #0
 8008c76:	d1d5      	bne.n	8008c24 <__sfp+0x24>
 8008c78:	f7ff ff78 	bl	8008b6c <__sfp_lock_release>
 8008c7c:	230c      	movs	r3, #12
 8008c7e:	603b      	str	r3, [r7, #0]
 8008c80:	e7ee      	b.n	8008c60 <__sfp+0x60>
 8008c82:	bf00      	nop
 8008c84:	08008ff0 	.word	0x08008ff0
 8008c88:	ffff0001 	.word	0xffff0001

08008c8c <_fwalk_reent>:
 8008c8c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008c90:	4606      	mov	r6, r0
 8008c92:	4688      	mov	r8, r1
 8008c94:	2700      	movs	r7, #0
 8008c96:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008c9a:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008c9e:	f1b9 0901 	subs.w	r9, r9, #1
 8008ca2:	d505      	bpl.n	8008cb0 <_fwalk_reent+0x24>
 8008ca4:	6824      	ldr	r4, [r4, #0]
 8008ca6:	2c00      	cmp	r4, #0
 8008ca8:	d1f7      	bne.n	8008c9a <_fwalk_reent+0xe>
 8008caa:	4638      	mov	r0, r7
 8008cac:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008cb0:	89ab      	ldrh	r3, [r5, #12]
 8008cb2:	2b01      	cmp	r3, #1
 8008cb4:	d907      	bls.n	8008cc6 <_fwalk_reent+0x3a>
 8008cb6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008cba:	3301      	adds	r3, #1
 8008cbc:	d003      	beq.n	8008cc6 <_fwalk_reent+0x3a>
 8008cbe:	4629      	mov	r1, r5
 8008cc0:	4630      	mov	r0, r6
 8008cc2:	47c0      	blx	r8
 8008cc4:	4307      	orrs	r7, r0
 8008cc6:	3568      	adds	r5, #104	; 0x68
 8008cc8:	e7e9      	b.n	8008c9e <_fwalk_reent+0x12>

08008cca <__retarget_lock_init_recursive>:
 8008cca:	4770      	bx	lr

08008ccc <__retarget_lock_acquire_recursive>:
 8008ccc:	4770      	bx	lr

08008cce <__retarget_lock_release_recursive>:
 8008cce:	4770      	bx	lr

08008cd0 <__swhatbuf_r>:
 8008cd0:	b570      	push	{r4, r5, r6, lr}
 8008cd2:	460e      	mov	r6, r1
 8008cd4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008cd8:	4614      	mov	r4, r2
 8008cda:	2900      	cmp	r1, #0
 8008cdc:	461d      	mov	r5, r3
 8008cde:	b096      	sub	sp, #88	; 0x58
 8008ce0:	da08      	bge.n	8008cf4 <__swhatbuf_r+0x24>
 8008ce2:	2200      	movs	r2, #0
 8008ce4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008ce8:	602a      	str	r2, [r5, #0]
 8008cea:	061a      	lsls	r2, r3, #24
 8008cec:	d410      	bmi.n	8008d10 <__swhatbuf_r+0x40>
 8008cee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008cf2:	e00e      	b.n	8008d12 <__swhatbuf_r+0x42>
 8008cf4:	466a      	mov	r2, sp
 8008cf6:	f000 f909 	bl	8008f0c <_fstat_r>
 8008cfa:	2800      	cmp	r0, #0
 8008cfc:	dbf1      	blt.n	8008ce2 <__swhatbuf_r+0x12>
 8008cfe:	9a01      	ldr	r2, [sp, #4]
 8008d00:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008d04:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008d08:	425a      	negs	r2, r3
 8008d0a:	415a      	adcs	r2, r3
 8008d0c:	602a      	str	r2, [r5, #0]
 8008d0e:	e7ee      	b.n	8008cee <__swhatbuf_r+0x1e>
 8008d10:	2340      	movs	r3, #64	; 0x40
 8008d12:	2000      	movs	r0, #0
 8008d14:	6023      	str	r3, [r4, #0]
 8008d16:	b016      	add	sp, #88	; 0x58
 8008d18:	bd70      	pop	{r4, r5, r6, pc}
	...

08008d1c <__smakebuf_r>:
 8008d1c:	898b      	ldrh	r3, [r1, #12]
 8008d1e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008d20:	079d      	lsls	r5, r3, #30
 8008d22:	4606      	mov	r6, r0
 8008d24:	460c      	mov	r4, r1
 8008d26:	d507      	bpl.n	8008d38 <__smakebuf_r+0x1c>
 8008d28:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008d2c:	6023      	str	r3, [r4, #0]
 8008d2e:	6123      	str	r3, [r4, #16]
 8008d30:	2301      	movs	r3, #1
 8008d32:	6163      	str	r3, [r4, #20]
 8008d34:	b002      	add	sp, #8
 8008d36:	bd70      	pop	{r4, r5, r6, pc}
 8008d38:	466a      	mov	r2, sp
 8008d3a:	ab01      	add	r3, sp, #4
 8008d3c:	f7ff ffc8 	bl	8008cd0 <__swhatbuf_r>
 8008d40:	9900      	ldr	r1, [sp, #0]
 8008d42:	4605      	mov	r5, r0
 8008d44:	4630      	mov	r0, r6
 8008d46:	f7ff f92b 	bl	8007fa0 <_malloc_r>
 8008d4a:	b948      	cbnz	r0, 8008d60 <__smakebuf_r+0x44>
 8008d4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d50:	059a      	lsls	r2, r3, #22
 8008d52:	d4ef      	bmi.n	8008d34 <__smakebuf_r+0x18>
 8008d54:	f023 0303 	bic.w	r3, r3, #3
 8008d58:	f043 0302 	orr.w	r3, r3, #2
 8008d5c:	81a3      	strh	r3, [r4, #12]
 8008d5e:	e7e3      	b.n	8008d28 <__smakebuf_r+0xc>
 8008d60:	4b0d      	ldr	r3, [pc, #52]	; (8008d98 <__smakebuf_r+0x7c>)
 8008d62:	62b3      	str	r3, [r6, #40]	; 0x28
 8008d64:	89a3      	ldrh	r3, [r4, #12]
 8008d66:	6020      	str	r0, [r4, #0]
 8008d68:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d6c:	81a3      	strh	r3, [r4, #12]
 8008d6e:	9b00      	ldr	r3, [sp, #0]
 8008d70:	6120      	str	r0, [r4, #16]
 8008d72:	6163      	str	r3, [r4, #20]
 8008d74:	9b01      	ldr	r3, [sp, #4]
 8008d76:	b15b      	cbz	r3, 8008d90 <__smakebuf_r+0x74>
 8008d78:	4630      	mov	r0, r6
 8008d7a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008d7e:	f000 f8d7 	bl	8008f30 <_isatty_r>
 8008d82:	b128      	cbz	r0, 8008d90 <__smakebuf_r+0x74>
 8008d84:	89a3      	ldrh	r3, [r4, #12]
 8008d86:	f023 0303 	bic.w	r3, r3, #3
 8008d8a:	f043 0301 	orr.w	r3, r3, #1
 8008d8e:	81a3      	strh	r3, [r4, #12]
 8008d90:	89a0      	ldrh	r0, [r4, #12]
 8008d92:	4305      	orrs	r5, r0
 8008d94:	81a5      	strh	r5, [r4, #12]
 8008d96:	e7cd      	b.n	8008d34 <__smakebuf_r+0x18>
 8008d98:	08008b29 	.word	0x08008b29

08008d9c <memchr>:
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	b510      	push	{r4, lr}
 8008da0:	b2c9      	uxtb	r1, r1
 8008da2:	4402      	add	r2, r0
 8008da4:	4293      	cmp	r3, r2
 8008da6:	4618      	mov	r0, r3
 8008da8:	d101      	bne.n	8008dae <memchr+0x12>
 8008daa:	2000      	movs	r0, #0
 8008dac:	e003      	b.n	8008db6 <memchr+0x1a>
 8008dae:	7804      	ldrb	r4, [r0, #0]
 8008db0:	3301      	adds	r3, #1
 8008db2:	428c      	cmp	r4, r1
 8008db4:	d1f6      	bne.n	8008da4 <memchr+0x8>
 8008db6:	bd10      	pop	{r4, pc}

08008db8 <_raise_r>:
 8008db8:	291f      	cmp	r1, #31
 8008dba:	b538      	push	{r3, r4, r5, lr}
 8008dbc:	4604      	mov	r4, r0
 8008dbe:	460d      	mov	r5, r1
 8008dc0:	d904      	bls.n	8008dcc <_raise_r+0x14>
 8008dc2:	2316      	movs	r3, #22
 8008dc4:	6003      	str	r3, [r0, #0]
 8008dc6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8008dca:	bd38      	pop	{r3, r4, r5, pc}
 8008dcc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8008dce:	b112      	cbz	r2, 8008dd6 <_raise_r+0x1e>
 8008dd0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008dd4:	b94b      	cbnz	r3, 8008dea <_raise_r+0x32>
 8008dd6:	4620      	mov	r0, r4
 8008dd8:	f000 f830 	bl	8008e3c <_getpid_r>
 8008ddc:	462a      	mov	r2, r5
 8008dde:	4601      	mov	r1, r0
 8008de0:	4620      	mov	r0, r4
 8008de2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008de6:	f000 b817 	b.w	8008e18 <_kill_r>
 8008dea:	2b01      	cmp	r3, #1
 8008dec:	d00a      	beq.n	8008e04 <_raise_r+0x4c>
 8008dee:	1c59      	adds	r1, r3, #1
 8008df0:	d103      	bne.n	8008dfa <_raise_r+0x42>
 8008df2:	2316      	movs	r3, #22
 8008df4:	6003      	str	r3, [r0, #0]
 8008df6:	2001      	movs	r0, #1
 8008df8:	e7e7      	b.n	8008dca <_raise_r+0x12>
 8008dfa:	2400      	movs	r4, #0
 8008dfc:	4628      	mov	r0, r5
 8008dfe:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8008e02:	4798      	blx	r3
 8008e04:	2000      	movs	r0, #0
 8008e06:	e7e0      	b.n	8008dca <_raise_r+0x12>

08008e08 <raise>:
 8008e08:	4b02      	ldr	r3, [pc, #8]	; (8008e14 <raise+0xc>)
 8008e0a:	4601      	mov	r1, r0
 8008e0c:	6818      	ldr	r0, [r3, #0]
 8008e0e:	f7ff bfd3 	b.w	8008db8 <_raise_r>
 8008e12:	bf00      	nop
 8008e14:	20000188 	.word	0x20000188

08008e18 <_kill_r>:
 8008e18:	b538      	push	{r3, r4, r5, lr}
 8008e1a:	2300      	movs	r3, #0
 8008e1c:	4d06      	ldr	r5, [pc, #24]	; (8008e38 <_kill_r+0x20>)
 8008e1e:	4604      	mov	r4, r0
 8008e20:	4608      	mov	r0, r1
 8008e22:	4611      	mov	r1, r2
 8008e24:	602b      	str	r3, [r5, #0]
 8008e26:	f7fb fdc2 	bl	80049ae <_kill>
 8008e2a:	1c43      	adds	r3, r0, #1
 8008e2c:	d102      	bne.n	8008e34 <_kill_r+0x1c>
 8008e2e:	682b      	ldr	r3, [r5, #0]
 8008e30:	b103      	cbz	r3, 8008e34 <_kill_r+0x1c>
 8008e32:	6023      	str	r3, [r4, #0]
 8008e34:	bd38      	pop	{r3, r4, r5, pc}
 8008e36:	bf00      	nop
 8008e38:	20000600 	.word	0x20000600

08008e3c <_getpid_r>:
 8008e3c:	f7fb bdb0 	b.w	80049a0 <_getpid>

08008e40 <__sread>:
 8008e40:	b510      	push	{r4, lr}
 8008e42:	460c      	mov	r4, r1
 8008e44:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e48:	f000 f894 	bl	8008f74 <_read_r>
 8008e4c:	2800      	cmp	r0, #0
 8008e4e:	bfab      	itete	ge
 8008e50:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008e52:	89a3      	ldrhlt	r3, [r4, #12]
 8008e54:	181b      	addge	r3, r3, r0
 8008e56:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008e5a:	bfac      	ite	ge
 8008e5c:	6563      	strge	r3, [r4, #84]	; 0x54
 8008e5e:	81a3      	strhlt	r3, [r4, #12]
 8008e60:	bd10      	pop	{r4, pc}

08008e62 <__swrite>:
 8008e62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e66:	461f      	mov	r7, r3
 8008e68:	898b      	ldrh	r3, [r1, #12]
 8008e6a:	4605      	mov	r5, r0
 8008e6c:	05db      	lsls	r3, r3, #23
 8008e6e:	460c      	mov	r4, r1
 8008e70:	4616      	mov	r6, r2
 8008e72:	d505      	bpl.n	8008e80 <__swrite+0x1e>
 8008e74:	2302      	movs	r3, #2
 8008e76:	2200      	movs	r2, #0
 8008e78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008e7c:	f000 f868 	bl	8008f50 <_lseek_r>
 8008e80:	89a3      	ldrh	r3, [r4, #12]
 8008e82:	4632      	mov	r2, r6
 8008e84:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008e88:	81a3      	strh	r3, [r4, #12]
 8008e8a:	4628      	mov	r0, r5
 8008e8c:	463b      	mov	r3, r7
 8008e8e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e92:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008e96:	f000 b817 	b.w	8008ec8 <_write_r>

08008e9a <__sseek>:
 8008e9a:	b510      	push	{r4, lr}
 8008e9c:	460c      	mov	r4, r1
 8008e9e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ea2:	f000 f855 	bl	8008f50 <_lseek_r>
 8008ea6:	1c43      	adds	r3, r0, #1
 8008ea8:	89a3      	ldrh	r3, [r4, #12]
 8008eaa:	bf15      	itete	ne
 8008eac:	6560      	strne	r0, [r4, #84]	; 0x54
 8008eae:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008eb2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008eb6:	81a3      	strheq	r3, [r4, #12]
 8008eb8:	bf18      	it	ne
 8008eba:	81a3      	strhne	r3, [r4, #12]
 8008ebc:	bd10      	pop	{r4, pc}

08008ebe <__sclose>:
 8008ebe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ec2:	f000 b813 	b.w	8008eec <_close_r>
	...

08008ec8 <_write_r>:
 8008ec8:	b538      	push	{r3, r4, r5, lr}
 8008eca:	4604      	mov	r4, r0
 8008ecc:	4608      	mov	r0, r1
 8008ece:	4611      	mov	r1, r2
 8008ed0:	2200      	movs	r2, #0
 8008ed2:	4d05      	ldr	r5, [pc, #20]	; (8008ee8 <_write_r+0x20>)
 8008ed4:	602a      	str	r2, [r5, #0]
 8008ed6:	461a      	mov	r2, r3
 8008ed8:	f7fb fda0 	bl	8004a1c <_write>
 8008edc:	1c43      	adds	r3, r0, #1
 8008ede:	d102      	bne.n	8008ee6 <_write_r+0x1e>
 8008ee0:	682b      	ldr	r3, [r5, #0]
 8008ee2:	b103      	cbz	r3, 8008ee6 <_write_r+0x1e>
 8008ee4:	6023      	str	r3, [r4, #0]
 8008ee6:	bd38      	pop	{r3, r4, r5, pc}
 8008ee8:	20000600 	.word	0x20000600

08008eec <_close_r>:
 8008eec:	b538      	push	{r3, r4, r5, lr}
 8008eee:	2300      	movs	r3, #0
 8008ef0:	4d05      	ldr	r5, [pc, #20]	; (8008f08 <_close_r+0x1c>)
 8008ef2:	4604      	mov	r4, r0
 8008ef4:	4608      	mov	r0, r1
 8008ef6:	602b      	str	r3, [r5, #0]
 8008ef8:	f7fb fdac 	bl	8004a54 <_close>
 8008efc:	1c43      	adds	r3, r0, #1
 8008efe:	d102      	bne.n	8008f06 <_close_r+0x1a>
 8008f00:	682b      	ldr	r3, [r5, #0]
 8008f02:	b103      	cbz	r3, 8008f06 <_close_r+0x1a>
 8008f04:	6023      	str	r3, [r4, #0]
 8008f06:	bd38      	pop	{r3, r4, r5, pc}
 8008f08:	20000600 	.word	0x20000600

08008f0c <_fstat_r>:
 8008f0c:	b538      	push	{r3, r4, r5, lr}
 8008f0e:	2300      	movs	r3, #0
 8008f10:	4d06      	ldr	r5, [pc, #24]	; (8008f2c <_fstat_r+0x20>)
 8008f12:	4604      	mov	r4, r0
 8008f14:	4608      	mov	r0, r1
 8008f16:	4611      	mov	r1, r2
 8008f18:	602b      	str	r3, [r5, #0]
 8008f1a:	f7fb fda6 	bl	8004a6a <_fstat>
 8008f1e:	1c43      	adds	r3, r0, #1
 8008f20:	d102      	bne.n	8008f28 <_fstat_r+0x1c>
 8008f22:	682b      	ldr	r3, [r5, #0]
 8008f24:	b103      	cbz	r3, 8008f28 <_fstat_r+0x1c>
 8008f26:	6023      	str	r3, [r4, #0]
 8008f28:	bd38      	pop	{r3, r4, r5, pc}
 8008f2a:	bf00      	nop
 8008f2c:	20000600 	.word	0x20000600

08008f30 <_isatty_r>:
 8008f30:	b538      	push	{r3, r4, r5, lr}
 8008f32:	2300      	movs	r3, #0
 8008f34:	4d05      	ldr	r5, [pc, #20]	; (8008f4c <_isatty_r+0x1c>)
 8008f36:	4604      	mov	r4, r0
 8008f38:	4608      	mov	r0, r1
 8008f3a:	602b      	str	r3, [r5, #0]
 8008f3c:	f7fb fda4 	bl	8004a88 <_isatty>
 8008f40:	1c43      	adds	r3, r0, #1
 8008f42:	d102      	bne.n	8008f4a <_isatty_r+0x1a>
 8008f44:	682b      	ldr	r3, [r5, #0]
 8008f46:	b103      	cbz	r3, 8008f4a <_isatty_r+0x1a>
 8008f48:	6023      	str	r3, [r4, #0]
 8008f4a:	bd38      	pop	{r3, r4, r5, pc}
 8008f4c:	20000600 	.word	0x20000600

08008f50 <_lseek_r>:
 8008f50:	b538      	push	{r3, r4, r5, lr}
 8008f52:	4604      	mov	r4, r0
 8008f54:	4608      	mov	r0, r1
 8008f56:	4611      	mov	r1, r2
 8008f58:	2200      	movs	r2, #0
 8008f5a:	4d05      	ldr	r5, [pc, #20]	; (8008f70 <_lseek_r+0x20>)
 8008f5c:	602a      	str	r2, [r5, #0]
 8008f5e:	461a      	mov	r2, r3
 8008f60:	f7fb fd9c 	bl	8004a9c <_lseek>
 8008f64:	1c43      	adds	r3, r0, #1
 8008f66:	d102      	bne.n	8008f6e <_lseek_r+0x1e>
 8008f68:	682b      	ldr	r3, [r5, #0]
 8008f6a:	b103      	cbz	r3, 8008f6e <_lseek_r+0x1e>
 8008f6c:	6023      	str	r3, [r4, #0]
 8008f6e:	bd38      	pop	{r3, r4, r5, pc}
 8008f70:	20000600 	.word	0x20000600

08008f74 <_read_r>:
 8008f74:	b538      	push	{r3, r4, r5, lr}
 8008f76:	4604      	mov	r4, r0
 8008f78:	4608      	mov	r0, r1
 8008f7a:	4611      	mov	r1, r2
 8008f7c:	2200      	movs	r2, #0
 8008f7e:	4d05      	ldr	r5, [pc, #20]	; (8008f94 <_read_r+0x20>)
 8008f80:	602a      	str	r2, [r5, #0]
 8008f82:	461a      	mov	r2, r3
 8008f84:	f7fb fd2d 	bl	80049e2 <_read>
 8008f88:	1c43      	adds	r3, r0, #1
 8008f8a:	d102      	bne.n	8008f92 <_read_r+0x1e>
 8008f8c:	682b      	ldr	r3, [r5, #0]
 8008f8e:	b103      	cbz	r3, 8008f92 <_read_r+0x1e>
 8008f90:	6023      	str	r3, [r4, #0]
 8008f92:	bd38      	pop	{r3, r4, r5, pc}
 8008f94:	20000600 	.word	0x20000600

08008f98 <_init>:
 8008f98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008f9a:	bf00      	nop
 8008f9c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008f9e:	bc08      	pop	{r3}
 8008fa0:	469e      	mov	lr, r3
 8008fa2:	4770      	bx	lr

08008fa4 <_fini>:
 8008fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fa6:	bf00      	nop
 8008fa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008faa:	bc08      	pop	{r3}
 8008fac:	469e      	mov	lr, r3
 8008fae:	4770      	bx	lr
