

================================================================
== Vitis HLS Report for 'sortList'
================================================================
* Date:           Wed Jul  5 23:25:24 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.948 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |   min  | max |   Type  |
    +---------+---------+----------+----------+--------+-----+---------+
    |   430094|        ?|  4.301 ms|         ?|  430094|    ?|       no|
    +---------+---------+----------+----------+--------+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                                              |                                   |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |                   Instance                   |               Module              |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+--------+--------+---------+
        |grp_sortList_Pipeline_1_fu_108                |sortList_Pipeline_1                |   409602|   409602|   4.096 ms|   4.096 ms|  409602|  409602|       no|
        |grp_sortList_Pipeline_VITIS_LOOP_23_1_fu_113  |sortList_Pipeline_VITIS_LOOP_23_1  |     4098|     4098|  40.980 us|  40.980 us|    4098|    4098|       no|
        |grp_sortList_Pipeline_VITIS_LOOP_38_1_fu_121  |sortList_Pipeline_VITIS_LOOP_38_1  |     4101|     4101|  41.010 us|  41.010 us|    4101|    4101|       no|
        |grp_sortList_Pipeline_VITIS_LOOP_45_3_fu_129  |sortList_Pipeline_VITIS_LOOP_45_3  |        3|        ?|  30.000 ns|          ?|       3|       ?|       no|
        +----------------------------------------------+-----------------------------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_44_2  |    16384|        ?|     8 ~ ?|          -|          -|  2048|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 16
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 16 
15 --> 16 
16 --> 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1"   --->   Operation 17 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%index = alloca i32 1"   --->   Operation 18 'alloca' 'index' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%num_1_loc = alloca i64 1"   --->   Operation 19 'alloca' 'num_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%data_addr = getelementptr i64 %data, i64 0, i64 0" [../include/madCpt.hpp:39]   --->   Operation 20 'getelementptr' 'data_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (3.25ns)   --->   "%count = alloca i64 1" [../include/madCpt.hpp:33]   --->   Operation 21 'alloca' 'count' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409600> <RAM>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%num = load i11 %data_addr" [../include/madCpt.hpp:22]   --->   Operation 22 'load' 'num' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 0, i32 %index" [../include/madCpt.hpp:44]   --->   Operation 23 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln44 = store i12 0, i12 %i_2" [../include/madCpt.hpp:44]   --->   Operation 24 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 25 [1/2] (3.25ns)   --->   "%num = load i11 %data_addr" [../include/madCpt.hpp:22]   --->   Operation 25 'load' 'num' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>

State 3 <SV = 2> <Delay = 1.58>
ST_3 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @sortList_Pipeline_1, i32 %count"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 27 [2/2] (1.58ns)   --->   "%call_ln22 = call void @sortList_Pipeline_VITIS_LOOP_23_1, i64 %num, i64 %data, i64 %num_1_loc" [../include/madCpt.hpp:22]   --->   Operation 27 'call' 'call_ln22' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @sortList_Pipeline_1, i32 %count"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln22 = call void @sortList_Pipeline_VITIS_LOOP_23_1, i64 %num, i64 %data, i64 %num_1_loc" [../include/madCpt.hpp:22]   --->   Operation 29 'call' 'call_ln22' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 6.94>
ST_5 : Operation 30 [1/1] (0.00ns)   --->   "%num_1_loc_load = load i64 %num_1_loc"   --->   Operation 30 'load' 'num_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 31 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %num_1_loc_load" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:486]   --->   Operation 31 'bitcast' 'data_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 32 [1/1] (0.00ns)   --->   "%p_Result_s = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data_V, i32 63"   --->   Operation 32 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62"   --->   Operation 33 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_4 = trunc i64 %data_V"   --->   Operation 34 'trunc' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 35 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %tmp_4, i1 0"   --->   Operation 35 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:15]   --->   Operation 36 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln513 = zext i11 %tmp_3" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:513]   --->   Operation 37 'zext' 'zext_ln513' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (1.63ns)   --->   "%add_ln513 = add i12 %zext_ln513, i12 3073" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/src/hls/utils/x_hls_utils.h:513]   --->   Operation 38 'add' 'add_ln513' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%isNeg = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln513, i32 11"   --->   Operation 39 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (1.63ns)   --->   "%sub_ln1364 = sub i11 1023, i11 %tmp_3"   --->   Operation 40 'sub' 'sub_ln1364' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln1364 = sext i11 %sub_ln1364"   --->   Operation 41 'sext' 'sext_ln1364' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.69ns)   --->   "%ush = select i1 %isNeg, i12 %sext_ln1364, i12 %add_ln513"   --->   Operation 42 'select' 'ush' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln1340 = sext i12 %ush"   --->   Operation 43 'sext' 'sext_ln1340' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1340 = zext i32 %sext_ln1340"   --->   Operation 44 'zext' 'zext_ln1340' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V = lshr i137 %zext_ln15, i137 %zext_ln1340"   --->   Operation 45 'lshr' 'r_V' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%r_V_2 = shl i137 %zext_ln15, i137 %zext_ln1340"   --->   Operation 46 'shl' 'r_V_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i137.i32, i137 %r_V, i32 53"   --->   Operation 47 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%zext_ln671 = zext i1 %tmp"   --->   Operation 48 'zext' 'zext_ln671' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node val)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %r_V_2, i32 53, i32 84"   --->   Operation 49 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (4.61ns) (out node of the LUT)   --->   "%val = select i1 %isNeg, i32 %zext_ln671, i32 %tmp_7"   --->   Operation 50 'select' 'val' <Predicate = true> <Delay = 4.61> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 51 [1/1] (2.55ns)   --->   "%result_V_3 = sub i32 0, i32 %val"   --->   Operation 51 'sub' 'result_V_3' <Predicate = (p_Result_s)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 52 [1/1] (0.69ns)   --->   "%result_V = select i1 %p_Result_s, i32 %result_V_3, i32 %val" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 52 'select' 'result_V' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln58 = trunc i32 %result_V" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58]   --->   Operation 53 'trunc' 'trunc_ln58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 54 [2/2] (0.00ns)   --->   "%call_ln58 = call void @sortList_Pipeline_VITIS_LOOP_38_1, i64 %data, i19 %trunc_ln58, i32 %count" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58]   --->   Operation 54 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 55 [1/2] (0.00ns)   --->   "%call_ln58 = call void @sortList_Pipeline_VITIS_LOOP_38_1, i64 %data, i19 %trunc_ln58, i32 %count" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58]   --->   Operation 55 'call' 'call_ln58' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln44 = br void %.preheader" [../include/madCpt.hpp:44]   --->   Operation 56 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.55>
ST_8 : Operation 57 [1/1] (0.00ns)   --->   "%i = load i12 %i_2"   --->   Operation 57 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 58 [1/1] (1.99ns)   --->   "%icmp_ln44 = icmp_eq  i12 %i, i12 2048" [../include/madCpt.hpp:44]   --->   Operation 58 'icmp' 'icmp_ln44' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 59 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 60 [1/1] (1.54ns)   --->   "%add_ln44_1 = add i12 %i, i12 1" [../include/madCpt.hpp:44]   --->   Operation 60 'add' 'add_ln44_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln44 = br i1 %icmp_ln44, void %.split14, void" [../include/madCpt.hpp:44]   --->   Operation 61 'br' 'br_ln44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%empty_94 = trunc i12 %i"   --->   Operation 62 'trunc' 'empty_94' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%i_2_cast_cast = zext i11 %empty_94"   --->   Operation 63 'zext' 'i_2_cast_cast' <Predicate = (!icmp_ln44)> <Delay = 0.00>
ST_8 : Operation 64 [1/1] (2.55ns)   --->   "%empty_95 = add i32 %result_V, i32 %i_2_cast_cast" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 64 'add' 'empty_95' <Predicate = (!icmp_ln44)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%ret_ln49 = ret" [../include/madCpt.hpp:49]   --->   Operation 65 'ret' 'ret_ln49' <Predicate = (icmp_ln44)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.28>
ST_9 : Operation 66 [6/6] (6.28ns)   --->   "%conv = sitodp i32 %empty_95" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 66 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.28>
ST_10 : Operation 67 [5/6] (6.28ns)   --->   "%conv = sitodp i32 %empty_95" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 67 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.28>
ST_11 : Operation 68 [4/6] (6.28ns)   --->   "%conv = sitodp i32 %empty_95" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 68 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.28>
ST_12 : Operation 69 [3/6] (6.28ns)   --->   "%conv = sitodp i32 %empty_95" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 69 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.28>
ST_13 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln44 = zext i12 %i" [../include/madCpt.hpp:44]   --->   Operation 70 'zext' 'zext_ln44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 71 [1/1] (0.00ns)   --->   "%count_addr = getelementptr i32 %count, i64 0, i64 %zext_ln44" [../include/madCpt.hpp:44]   --->   Operation 71 'getelementptr' 'count_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 72 [2/2] (3.25ns)   --->   "%count_load = load i19 %count_addr" [../include/madCpt.hpp:44]   --->   Operation 72 'load' 'count_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409600> <RAM>
ST_13 : Operation 73 [2/6] (6.28ns)   --->   "%conv = sitodp i32 %empty_95" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 73 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.28>
ST_14 : Operation 74 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [../include/madCpt.hpp:43]   --->   Operation 74 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 75 [1/2] (3.25ns)   --->   "%count_load = load i19 %count_addr" [../include/madCpt.hpp:44]   --->   Operation 75 'load' 'count_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 409600> <RAM>
ST_14 : Operation 76 [1/1] (0.00ns)   --->   "%empty_93 = trunc i32 %count_load" [../include/madCpt.hpp:44]   --->   Operation 76 'trunc' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 77 [1/6] (6.28ns)   --->   "%conv = sitodp i32 %empty_95" [/wrk/ci/prod/2021.2/rdi_builds/continuous/2021_10_19_3367213/src/shared/hls/clib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:59]   --->   Operation 77 'sitodp' 'conv' <Predicate = true> <Delay = 6.28> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_14 : Operation 78 [1/1] (2.47ns)   --->   "%icmp_ln45 = icmp_sgt  i32 %count_load, i32 0" [../include/madCpt.hpp:45]   --->   Operation 78 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln45 = br i1 %icmp_ln45, void %._crit_edge, void %.lr.ph" [../include/madCpt.hpp:45]   --->   Operation 79 'br' 'br_ln45' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 4.14>
ST_15 : Operation 80 [1/1] (0.00ns)   --->   "%index_load = load i32 %index" [../include/madCpt.hpp:44]   --->   Operation 80 'load' 'index_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 81 [2/2] (1.58ns)   --->   "%call_ln44 = call void @sortList_Pipeline_VITIS_LOOP_45_3, i32 %index_load, i31 %empty_93, i64 %sorted_list, i64 %conv" [../include/madCpt.hpp:44]   --->   Operation 81 'call' 'call_ln44' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_15 : Operation 82 [1/1] (2.55ns)   --->   "%add_ln44 = add i32 %count_load, i32 %index_load" [../include/madCpt.hpp:44]   --->   Operation 82 'add' 'add_ln44' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln44 = store i32 %add_ln44, i32 %index" [../include/madCpt.hpp:44]   --->   Operation 83 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>

State 16 <SV = 15> <Delay = 1.58>
ST_16 : Operation 84 [1/2] (0.00ns)   --->   "%call_ln44 = call void @sortList_Pipeline_VITIS_LOOP_45_3, i32 %index_load, i31 %empty_93, i64 %sorted_list, i64 %conv" [../include/madCpt.hpp:44]   --->   Operation 84 'call' 'call_ln44' <Predicate = (icmp_ln45)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_16 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln44 = br void %._crit_edge" [../include/madCpt.hpp:44]   --->   Operation 85 'br' 'br_ln44' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_16 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln44 = store i12 %add_ln44_1, i12 %i_2" [../include/madCpt.hpp:44]   --->   Operation 86 'store' 'store_ln44' <Predicate = true> <Delay = 1.58>
ST_16 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 87 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sorted_list]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_2               (alloca           ) [ 01111111111111111]
index             (alloca           ) [ 01111111111111111]
num_1_loc         (alloca           ) [ 00111100000000000]
data_addr         (getelementptr    ) [ 00100000000000000]
count             (alloca           ) [ 00111111111111111]
store_ln44        (store            ) [ 00000000000000000]
store_ln44        (store            ) [ 00000000000000000]
num               (load             ) [ 00011000000000000]
call_ln0          (call             ) [ 00000000000000000]
call_ln22         (call             ) [ 00000000000000000]
num_1_loc_load    (load             ) [ 00000000000000000]
data_V            (bitcast          ) [ 00000000000000000]
p_Result_s        (bitselect        ) [ 00000010000000000]
tmp_3             (partselect       ) [ 00000000000000000]
tmp_4             (trunc            ) [ 00000000000000000]
mantissa          (bitconcatenate   ) [ 00000000000000000]
zext_ln15         (zext             ) [ 00000000000000000]
zext_ln513        (zext             ) [ 00000000000000000]
add_ln513         (add              ) [ 00000000000000000]
isNeg             (bitselect        ) [ 00000000000000000]
sub_ln1364        (sub              ) [ 00000000000000000]
sext_ln1364       (sext             ) [ 00000000000000000]
ush               (select           ) [ 00000000000000000]
sext_ln1340       (sext             ) [ 00000000000000000]
zext_ln1340       (zext             ) [ 00000000000000000]
r_V               (lshr             ) [ 00000000000000000]
r_V_2             (shl              ) [ 00000000000000000]
tmp               (bitselect        ) [ 00000000000000000]
zext_ln671        (zext             ) [ 00000000000000000]
tmp_7             (partselect       ) [ 00000000000000000]
val               (select           ) [ 00000010000000000]
result_V_3        (sub              ) [ 00000000000000000]
result_V          (select           ) [ 00000001111111111]
trunc_ln58        (trunc            ) [ 00000001000000000]
call_ln58         (call             ) [ 00000000000000000]
br_ln44           (br               ) [ 00000000000000000]
i                 (load             ) [ 00000000011111000]
icmp_ln44         (icmp             ) [ 00000000111111111]
empty             (speclooptripcount) [ 00000000000000000]
add_ln44_1        (add              ) [ 00000000011111111]
br_ln44           (br               ) [ 00000000000000000]
empty_94          (trunc            ) [ 00000000000000000]
i_2_cast_cast     (zext             ) [ 00000000000000000]
empty_95          (add              ) [ 00000000011111100]
ret_ln49          (ret              ) [ 00000000000000000]
zext_ln44         (zext             ) [ 00000000000000000]
count_addr        (getelementptr    ) [ 00000000000000100]
specloopname_ln43 (specloopname     ) [ 00000000000000000]
count_load        (load             ) [ 00000000000000010]
empty_93          (trunc            ) [ 00000000000000011]
conv              (sitodp           ) [ 00000000000000011]
icmp_ln45         (icmp             ) [ 00000000111111111]
br_ln45           (br               ) [ 00000000000000000]
index_load        (load             ) [ 00000000111111101]
add_ln44          (add              ) [ 00000000000000000]
store_ln44        (store            ) [ 00000000000000000]
call_ln44         (call             ) [ 00000000000000000]
br_ln44           (br               ) [ 00000000000000000]
store_ln44        (store            ) [ 00000000000000000]
br_ln0            (br               ) [ 00000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sorted_list">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_list"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sortList_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sortList_Pipeline_VITIS_LOOP_23_1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i54.i1.i52.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i137.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i137.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sortList_Pipeline_VITIS_LOOP_38_1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sortList_Pipeline_VITIS_LOOP_45_3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="i_2_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="index_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="index/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="num_1_loc_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="num_1_loc/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="count_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="count/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="data_addr_gep_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="64" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="0" index="2" bw="1" slack="0"/>
<pin id="86" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_addr/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="11" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="count_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="12" slack="0"/>
<pin id="100" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="count_addr/13 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="19" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="count_load/13 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_sortList_Pipeline_1_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/3 "/>
</bind>
</comp>

<comp id="113" class="1004" name="grp_sortList_Pipeline_VITIS_LOOP_23_1_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="0" slack="0"/>
<pin id="115" dir="0" index="1" bw="64" slack="1"/>
<pin id="116" dir="0" index="2" bw="64" slack="0"/>
<pin id="117" dir="0" index="3" bw="64" slack="2"/>
<pin id="118" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln22/3 "/>
</bind>
</comp>

<comp id="121" class="1004" name="grp_sortList_Pipeline_VITIS_LOOP_38_1_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="64" slack="0"/>
<pin id="124" dir="0" index="2" bw="19" slack="0"/>
<pin id="125" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="126" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln58/6 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_sortList_Pipeline_VITIS_LOOP_45_3_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="0" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="0"/>
<pin id="132" dir="0" index="2" bw="31" slack="1"/>
<pin id="133" dir="0" index="3" bw="64" slack="0"/>
<pin id="134" dir="0" index="4" bw="64" slack="1"/>
<pin id="135" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln44/15 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="1"/>
<pin id="140" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv/9 "/>
</bind>
</comp>

<comp id="141" class="1004" name="store_ln44_store_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="1" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="0"/>
<pin id="144" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln44_store_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="0" index="1" bw="12" slack="0"/>
<pin id="149" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="num_1_loc_load_load_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="4"/>
<pin id="153" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="num_1_loc_load/5 "/>
</bind>
</comp>

<comp id="154" class="1004" name="data_V_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data_V/5 "/>
</bind>
</comp>

<comp id="158" class="1004" name="p_Result_s_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="64" slack="0"/>
<pin id="161" dir="0" index="2" bw="7" slack="0"/>
<pin id="162" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="p_Result_s/5 "/>
</bind>
</comp>

<comp id="166" class="1004" name="tmp_3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="11" slack="0"/>
<pin id="168" dir="0" index="1" bw="64" slack="0"/>
<pin id="169" dir="0" index="2" bw="7" slack="0"/>
<pin id="170" dir="0" index="3" bw="7" slack="0"/>
<pin id="171" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/5 "/>
</bind>
</comp>

<comp id="176" class="1004" name="tmp_4_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="0"/>
<pin id="178" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_4/5 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mantissa_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="54" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="52" slack="0"/>
<pin id="184" dir="0" index="3" bw="1" slack="0"/>
<pin id="185" dir="1" index="4" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="mantissa/5 "/>
</bind>
</comp>

<comp id="190" class="1004" name="zext_ln15_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="54" slack="0"/>
<pin id="192" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/5 "/>
</bind>
</comp>

<comp id="194" class="1004" name="zext_ln513_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="11" slack="0"/>
<pin id="196" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln513/5 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln513_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="11" slack="0"/>
<pin id="200" dir="0" index="1" bw="11" slack="0"/>
<pin id="201" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln513/5 "/>
</bind>
</comp>

<comp id="204" class="1004" name="isNeg_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="0" index="1" bw="12" slack="0"/>
<pin id="207" dir="0" index="2" bw="5" slack="0"/>
<pin id="208" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sub_ln1364_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="11" slack="0"/>
<pin id="214" dir="0" index="1" bw="11" slack="0"/>
<pin id="215" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln1364/5 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sext_ln1364_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="0"/>
<pin id="220" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1364/5 "/>
</bind>
</comp>

<comp id="222" class="1004" name="ush_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="0"/>
<pin id="224" dir="0" index="1" bw="11" slack="0"/>
<pin id="225" dir="0" index="2" bw="12" slack="0"/>
<pin id="226" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="ush/5 "/>
</bind>
</comp>

<comp id="230" class="1004" name="sext_ln1340_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="12" slack="0"/>
<pin id="232" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1340/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="zext_ln1340_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="12" slack="0"/>
<pin id="236" dir="1" index="1" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1340/5 "/>
</bind>
</comp>

<comp id="238" class="1004" name="r_V_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="54" slack="0"/>
<pin id="240" dir="0" index="1" bw="32" slack="0"/>
<pin id="241" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="r_V/5 "/>
</bind>
</comp>

<comp id="244" class="1004" name="r_V_2_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="54" slack="0"/>
<pin id="246" dir="0" index="1" bw="32" slack="0"/>
<pin id="247" dir="1" index="2" bw="137" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_2/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="137" slack="0"/>
<pin id="253" dir="0" index="2" bw="7" slack="0"/>
<pin id="254" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="258" class="1004" name="zext_ln671_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln671/5 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_7_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="0" index="1" bw="137" slack="0"/>
<pin id="265" dir="0" index="2" bw="7" slack="0"/>
<pin id="266" dir="0" index="3" bw="8" slack="0"/>
<pin id="267" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="val_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="1" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="32" slack="0"/>
<pin id="276" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="val/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="result_V_3_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="32" slack="1"/>
<pin id="283" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_V_3/6 "/>
</bind>
</comp>

<comp id="285" class="1004" name="result_V_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="1" slack="1"/>
<pin id="287" dir="0" index="1" bw="32" slack="0"/>
<pin id="288" dir="0" index="2" bw="32" slack="1"/>
<pin id="289" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/6 "/>
</bind>
</comp>

<comp id="291" class="1004" name="trunc_ln58_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln58/6 "/>
</bind>
</comp>

<comp id="296" class="1004" name="i_load_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="12" slack="7"/>
<pin id="298" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="299" class="1004" name="icmp_ln44_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="12" slack="0"/>
<pin id="301" dir="0" index="1" bw="12" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln44/8 "/>
</bind>
</comp>

<comp id="305" class="1004" name="add_ln44_1_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="12" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="12" slack="8"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44_1/8 "/>
</bind>
</comp>

<comp id="311" class="1004" name="empty_94_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="12" slack="0"/>
<pin id="313" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_94/8 "/>
</bind>
</comp>

<comp id="315" class="1004" name="i_2_cast_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="11" slack="0"/>
<pin id="317" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast_cast/8 "/>
</bind>
</comp>

<comp id="319" class="1004" name="empty_95_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="32" slack="2"/>
<pin id="321" dir="0" index="1" bw="11" slack="0"/>
<pin id="322" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_95/8 "/>
</bind>
</comp>

<comp id="324" class="1004" name="zext_ln44_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="12" slack="2147483647"/>
<pin id="326" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln44/13 "/>
</bind>
</comp>

<comp id="328" class="1004" name="empty_93_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="32" slack="0"/>
<pin id="330" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_93/14 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln45_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln45/14 "/>
</bind>
</comp>

<comp id="338" class="1004" name="index_load_load_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="32" slack="14"/>
<pin id="340" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="index_load/15 "/>
</bind>
</comp>

<comp id="342" class="1004" name="add_ln44_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="32" slack="1"/>
<pin id="344" dir="0" index="1" bw="32" slack="0"/>
<pin id="345" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln44/15 "/>
</bind>
</comp>

<comp id="347" class="1004" name="store_ln44_store_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="32" slack="0"/>
<pin id="349" dir="0" index="1" bw="32" slack="14"/>
<pin id="350" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/15 "/>
</bind>
</comp>

<comp id="352" class="1004" name="store_ln44_store_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="12" slack="8"/>
<pin id="354" dir="0" index="1" bw="12" slack="15"/>
<pin id="355" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/16 "/>
</bind>
</comp>

<comp id="356" class="1005" name="i_2_reg_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="12" slack="0"/>
<pin id="358" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="363" class="1005" name="index_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="32" slack="0"/>
<pin id="365" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="index "/>
</bind>
</comp>

<comp id="370" class="1005" name="num_1_loc_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="2"/>
<pin id="372" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="num_1_loc "/>
</bind>
</comp>

<comp id="376" class="1005" name="data_addr_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="11" slack="1"/>
<pin id="378" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="data_addr "/>
</bind>
</comp>

<comp id="381" class="1005" name="num_reg_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="64" slack="1"/>
<pin id="383" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="num "/>
</bind>
</comp>

<comp id="386" class="1005" name="p_Result_s_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="1"/>
<pin id="388" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_s "/>
</bind>
</comp>

<comp id="391" class="1005" name="val_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="1"/>
<pin id="393" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="val "/>
</bind>
</comp>

<comp id="397" class="1005" name="result_V_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="32" slack="2"/>
<pin id="399" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="result_V "/>
</bind>
</comp>

<comp id="402" class="1005" name="trunc_ln58_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="19" slack="1"/>
<pin id="404" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln58 "/>
</bind>
</comp>

<comp id="413" class="1005" name="add_ln44_1_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="12" slack="8"/>
<pin id="415" dir="1" index="1" bw="12" slack="8"/>
</pin_list>
<bind>
<opset="add_ln44_1 "/>
</bind>
</comp>

<comp id="418" class="1005" name="empty_95_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="1"/>
<pin id="420" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty_95 "/>
</bind>
</comp>

<comp id="423" class="1005" name="count_addr_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="19" slack="1"/>
<pin id="425" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="count_addr "/>
</bind>
</comp>

<comp id="428" class="1005" name="count_load_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="32" slack="1"/>
<pin id="430" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="count_load "/>
</bind>
</comp>

<comp id="433" class="1005" name="empty_93_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="31" slack="1"/>
<pin id="435" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="empty_93 "/>
</bind>
</comp>

<comp id="438" class="1005" name="conv_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="64" slack="1"/>
<pin id="440" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv "/>
</bind>
</comp>

<comp id="443" class="1005" name="icmp_ln45_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="2"/>
<pin id="445" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln45 "/>
</bind>
</comp>

<comp id="447" class="1005" name="index_load_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="32" slack="1"/>
<pin id="449" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="index_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="6" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="6" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="87"><net_src comp="0" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="88"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="89"><net_src comp="8" pin="0"/><net_sink comp="82" pin=2"/></net>

<net id="95"><net_src comp="82" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="96" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="119"><net_src comp="16" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="0" pin="0"/><net_sink comp="113" pin=2"/></net>

<net id="127"><net_src comp="50" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="128"><net_src comp="0" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="136"><net_src comp="64" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="129" pin=3"/></net>

<net id="145"><net_src comp="10" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="151" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="18" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="154" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="158" pin=2"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="173"><net_src comp="154" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="175"><net_src comp="26" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="179"><net_src comp="154" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="28" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="30" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="188"><net_src comp="176" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="189"><net_src comp="32" pin="0"/><net_sink comp="180" pin=3"/></net>

<net id="193"><net_src comp="180" pin="4"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="166" pin="4"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="34" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="209"><net_src comp="36" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="198" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="38" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="216"><net_src comp="40" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="166" pin="4"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="212" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="227"><net_src comp="204" pin="3"/><net_sink comp="222" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=1"/></net>

<net id="229"><net_src comp="198" pin="2"/><net_sink comp="222" pin=2"/></net>

<net id="233"><net_src comp="222" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="230" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="190" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="234" pin="1"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="190" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="234" pin="1"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="42" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="238" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="44" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="261"><net_src comp="250" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="244" pin="2"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="44" pin="0"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="48" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="277"><net_src comp="204" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="258" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="279"><net_src comp="262" pin="4"/><net_sink comp="272" pin=2"/></net>

<net id="284"><net_src comp="10" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="290"><net_src comp="280" pin="2"/><net_sink comp="285" pin=1"/></net>

<net id="294"><net_src comp="285" pin="3"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="303"><net_src comp="296" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="52" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="296" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="58" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="296" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="318"><net_src comp="311" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="323"><net_src comp="315" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="327"><net_src comp="324" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="331"><net_src comp="102" pin="3"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="102" pin="3"/><net_sink comp="332" pin=0"/></net>

<net id="337"><net_src comp="10" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="341"><net_src comp="338" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="346"><net_src comp="338" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="342" pin="2"/><net_sink comp="347" pin=0"/></net>

<net id="359"><net_src comp="66" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="360"><net_src comp="356" pin="1"/><net_sink comp="146" pin=1"/></net>

<net id="361"><net_src comp="356" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="362"><net_src comp="356" pin="1"/><net_sink comp="352" pin=1"/></net>

<net id="366"><net_src comp="70" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="368"><net_src comp="363" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="369"><net_src comp="363" pin="1"/><net_sink comp="347" pin=1"/></net>

<net id="373"><net_src comp="74" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="113" pin=3"/></net>

<net id="375"><net_src comp="370" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="379"><net_src comp="82" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="384"><net_src comp="90" pin="3"/><net_sink comp="381" pin=0"/></net>

<net id="385"><net_src comp="381" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="389"><net_src comp="158" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="390"><net_src comp="386" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="394"><net_src comp="272" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="280" pin=1"/></net>

<net id="396"><net_src comp="391" pin="1"/><net_sink comp="285" pin=2"/></net>

<net id="400"><net_src comp="285" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="405"><net_src comp="291" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="416"><net_src comp="305" pin="2"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="352" pin=0"/></net>

<net id="421"><net_src comp="319" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="426"><net_src comp="96" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="431"><net_src comp="102" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="436"><net_src comp="328" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="441"><net_src comp="138" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="129" pin=4"/></net>

<net id="446"><net_src comp="332" pin="2"/><net_sink comp="443" pin=0"/></net>

<net id="450"><net_src comp="338" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="129" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sorted_list | {15 16 }
 - Input state : 
	Port: sortList : data | {1 2 3 4 6 7 }
  - Chain level:
	State 1
		num : 1
		store_ln44 : 1
		store_ln44 : 1
	State 2
	State 3
	State 4
	State 5
		data_V : 1
		p_Result_s : 2
		tmp_3 : 2
		tmp_4 : 2
		mantissa : 3
		zext_ln15 : 4
		zext_ln513 : 3
		add_ln513 : 4
		isNeg : 5
		sub_ln1364 : 3
		sext_ln1364 : 4
		ush : 6
		sext_ln1340 : 7
		zext_ln1340 : 8
		r_V : 9
		r_V_2 : 9
		tmp : 10
		zext_ln671 : 11
		tmp_7 : 10
		val : 12
	State 6
		result_V : 1
		trunc_ln58 : 2
		call_ln58 : 3
	State 7
	State 8
		icmp_ln44 : 1
		add_ln44_1 : 1
		br_ln44 : 2
		empty_94 : 1
		i_2_cast_cast : 2
		empty_95 : 3
	State 9
	State 10
	State 11
	State 12
	State 13
		count_addr : 1
		count_load : 2
	State 14
		empty_93 : 1
		icmp_ln45 : 1
		br_ln45 : 2
	State 15
		call_ln44 : 1
		add_ln44 : 1
		store_ln44 : 2
	State 16


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------|---------|---------|---------|
| Operation|                Functional Unit               |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------|---------|---------|---------|
|          |        grp_sortList_Pipeline_1_fu_108        |    0    |    19   |    39   |
|   call   | grp_sortList_Pipeline_VITIS_LOOP_23_1_fu_113 |  3.176  |   217   |   184   |
|          | grp_sortList_Pipeline_VITIS_LOOP_38_1_fu_121 |  3.176  |   358   |   590   |
|          | grp_sortList_Pipeline_VITIS_LOOP_45_3_fu_129 |    0    |   159   |    95   |
|----------|----------------------------------------------|---------|---------|---------|
|   lshr   |                  r_V_fu_238                  |    0    |    0    |   161   |
|----------|----------------------------------------------|---------|---------|---------|
|    shl   |                 r_V_2_fu_244                 |    0    |    0    |   161   |
|----------|----------------------------------------------|---------|---------|---------|
|          |               add_ln513_fu_198               |    0    |    0    |    12   |
|    add   |               add_ln44_1_fu_305              |    0    |    0    |    12   |
|          |                empty_95_fu_319               |    0    |    0    |    39   |
|          |                add_ln44_fu_342               |    0    |    0    |    39   |
|----------|----------------------------------------------|---------|---------|---------|
|          |                  ush_fu_222                  |    0    |    0    |    12   |
|  select  |                  val_fu_272                  |    0    |    0    |    32   |
|          |                result_V_fu_285               |    0    |    0    |    32   |
|----------|----------------------------------------------|---------|---------|---------|
|    sub   |               sub_ln1364_fu_212              |    0    |    0    |    12   |
|          |               result_V_3_fu_280              |    0    |    0    |    39   |
|----------|----------------------------------------------|---------|---------|---------|
|   icmp   |               icmp_ln44_fu_299               |    0    |    0    |    12   |
|          |               icmp_ln45_fu_332               |    0    |    0    |    18   |
|----------|----------------------------------------------|---------|---------|---------|
|  sitodp  |                  grp_fu_138                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               p_Result_s_fu_158              |    0    |    0    |    0    |
| bitselect|                 isNeg_fu_204                 |    0    |    0    |    0    |
|          |                  tmp_fu_250                  |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|partselect|                 tmp_3_fu_166                 |    0    |    0    |    0    |
|          |                 tmp_7_fu_262                 |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |                 tmp_4_fu_176                 |    0    |    0    |    0    |
|   trunc  |               trunc_ln58_fu_291              |    0    |    0    |    0    |
|          |                empty_94_fu_311               |    0    |    0    |    0    |
|          |                empty_93_fu_328               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|bitconcatenate|                mantissa_fu_180               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|          |               zext_ln15_fu_190               |    0    |    0    |    0    |
|          |               zext_ln513_fu_194              |    0    |    0    |    0    |
|   zext   |              zext_ln1340_fu_234              |    0    |    0    |    0    |
|          |               zext_ln671_fu_258              |    0    |    0    |    0    |
|          |             i_2_cast_cast_fu_315             |    0    |    0    |    0    |
|          |               zext_ln44_fu_324               |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   sext   |              sext_ln1364_fu_218              |    0    |    0    |    0    |
|          |              sext_ln1340_fu_230              |    0    |    0    |    0    |
|----------|----------------------------------------------|---------|---------|---------|
|   Total  |                                              |  6.352  |   753   |   1489  |
|----------|----------------------------------------------|---------|---------|---------|

Memories:
+-----+--------+--------+--------+--------+
|     |  BRAM  |   FF   |   LUT  |  URAM  |
+-----+--------+--------+--------+--------+
|count|  1024  |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+
|Total|  1024  |    0   |    0   |    0   |
+-----+--------+--------+--------+--------+

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|add_ln44_1_reg_413|   12   |
|   conv_reg_438   |   64   |
|count_addr_reg_423|   19   |
|count_load_reg_428|   32   |
| data_addr_reg_376|   11   |
| empty_93_reg_433 |   31   |
| empty_95_reg_418 |   32   |
|    i_2_reg_356   |   12   |
| icmp_ln45_reg_443|    1   |
|index_load_reg_447|   32   |
|   index_reg_363  |   32   |
| num_1_loc_reg_370|   64   |
|    num_reg_381   |   64   |
|p_Result_s_reg_386|    1   |
| result_V_reg_397 |   32   |
|trunc_ln58_reg_402|   19   |
|    val_reg_391   |   32   |
+------------------+--------+
|       Total      |   490  |
+------------------+--------+

* Multiplexer (MUX) list: 
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Comp                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------------------------------|------|------|------|--------||---------||---------|
|               grp_access_fu_90               |  p0  |   2  |  11  |   22   ||    9    |
|               grp_access_fu_102              |  p0  |   2  |  19  |   38   ||    9    |
| grp_sortList_Pipeline_VITIS_LOOP_38_1_fu_121 |  p2  |   2  |  19  |   38   ||    9    |
| grp_sortList_Pipeline_VITIS_LOOP_45_3_fu_129 |  p1  |   2  |  32  |   64   ||    9    |
|----------------------------------------------|------|------|------|--------||---------||---------|
|                     Total                    |      |      |      |   162  ||  6.352  ||    36   |
|----------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    6   |   753  |  1489  |    -   |
|   Memory  |  1024  |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |    6   |    -   |   36   |    -   |
|  Register |    -   |    -   |   490  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |  1024  |   12   |  1243  |  1525  |    0   |
+-----------+--------+--------+--------+--------+--------+
