$date
  Wed Nov 23 15:14:56 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_clockdivider $end
$var reg 1 ! ent_clk $end
$var reg 1 " ent_clk_enable $end
$var reg 1 # sai_clk_2hz $end
$scope module dut $end
$var reg 1 $ clk_50mhz $end
$var reg 1 % clk_2hz $end
$var reg 1 & clk_aux $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
1"
0#
0$
0%
0&
#5000000
1!
1$
#10000000
0!
0$
#15000000
1!
1$
#20000000
0!
0$
#25000000
1!
1$
#30000000
0!
0$
#35000000
1!
1$
#40000000
0!
0$
#45000000
1!
1$
#50000000
0!
0$
#55000000
1!
1$
#60000000
0!
0$
#65000000
1!
1$
#70000000
0!
0$
#75000000
1!
1$
#80000000
0!
0$
#85000000
1!
1$
#90000000
0!
0$
#95000000
1!
1#
1$
1%
1&
#100000000
0!
0$
#105000000
1!
1$
#110000000
0!
0$
#115000000
1!
1$
#120000000
0!
0$
#125000000
1!
1$
#130000000
0!
0$
#135000000
1!
1$
#140000000
0!
0$
#145000000
1!
1$
#150000000
0!
0$
#155000000
1!
1$
#160000000
0!
0$
#165000000
1!
1$
#170000000
0!
0$
#175000000
1!
1$
#180000000
0!
0$
#185000000
1!
1$
#190000000
0!
0$
#195000000
1!
0#
1$
0%
0&
#200000000
0!
0$
#205000000
1!
1$
#210000000
0!
0$
#215000000
1!
1$
#220000000
0!
0$
#225000000
1!
1$
#230000000
0!
0$
#235000000
1!
1$
#240000000
0!
0$
#245000000
1!
1$
#250000000
0!
0$
#255000000
1!
1$
#260000000
0!
0$
#265000000
1!
1$
#270000000
0!
0$
#275000000
1!
1$
#280000000
0!
0$
#285000000
1!
1$
#290000000
0!
0$
#295000000
1!
1#
1$
1%
1&
#300000000
0!
0$
#305000000
1!
1$
#310000000
0!
0$
#315000000
1!
1$
#320000000
0!
0$
#325000000
1!
1$
#330000000
0!
0$
#335000000
1!
1$
#340000000
0!
0$
#345000000
1!
1$
#350000000
0!
0$
#355000000
1!
1$
#360000000
0!
0$
#365000000
1!
1$
#370000000
0!
0$
#375000000
1!
1$
#380000000
0!
0$
#385000000
1!
1$
#390000000
0!
0$
#395000000
1!
0#
1$
0%
0&
#400000000
0!
0"
0$
#405000000
