{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 01 20:00:42 2018 " "Info: Processing started: Thu Nov 01 20:00:42 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off mxdisplay -c mxdisplay " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off mxdisplay -c mxdisplay" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk3 " "Info: Assuming node \"clk3\" is an undefined clock" {  } { { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 18 -1 0 } } { "f:/quartus/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "f:/quartus/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk3" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk3 register \\p1:temp1\[1\] register col2\[6\]~reg0 77.75 MHz 12.861 ns Internal " "Info: Clock \"clk3\" has Internal fmax of 77.75 MHz between source register \"\\p1:temp1\[1\]\" and destination register \"col2\[6\]~reg0\" (period= 12.861 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.152 ns + Longest register register " "Info: + Longest register to register delay is 12.152 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns \\p1:temp1\[1\] 1 REG LC_X10_Y7_N4 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y7_N4; Fanout = 3; REG Node = '\\p1:temp1\[1\]'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { \p1:temp1[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.946 ns) + CELL(0.914 ns) 1.860 ns row1\[2\]~4 2 COMB LC_X10_Y7_N2 1 " "Info: 2: + IC(0.946 ns) + CELL(0.914 ns) = 1.860 ns; Loc. = LC_X10_Y7_N2; Fanout = 1; COMB Node = 'row1\[2\]~4'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { \p1:temp1[1] row1[2]~4 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.201 ns) + CELL(0.511 ns) 3.572 ns row1\[2\]~6 3 COMB LC_X9_Y7_N9 3 " "Info: 3: + IC(1.201 ns) + CELL(0.511 ns) = 3.572 ns; Loc. = LC_X9_Y7_N9; Fanout = 3; COMB Node = 'row1\[2\]~6'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.712 ns" { row1[2]~4 row1[2]~6 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.893 ns) + CELL(0.511 ns) 5.976 ns col2~26 4 COMB LC_X8_Y6_N3 4 " "Info: 4: + IC(1.893 ns) + CELL(0.511 ns) = 5.976 ns; Loc. = LC_X8_Y6_N3; Fanout = 4; COMB Node = 'col2~26'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.404 ns" { row1[2]~6 col2~26 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.200 ns) 6.896 ns col2~27 5 COMB LC_X8_Y6_N0 6 " "Info: 5: + IC(0.720 ns) + CELL(0.200 ns) = 6.896 ns; Loc. = LC_X8_Y6_N0; Fanout = 6; COMB Node = 'col2~27'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { col2~26 col2~27 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.740 ns) 9.421 ns col2~47 6 COMB LC_X9_Y6_N4 2 " "Info: 6: + IC(1.785 ns) + CELL(0.740 ns) = 9.421 ns; Loc. = LC_X9_Y6_N4; Fanout = 2; COMB Node = 'col2~47'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { col2~27 col2~47 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.200 ns) 10.836 ns col2~48 7 COMB LC_X8_Y6_N2 1 " "Info: 7: + IC(1.215 ns) + CELL(0.200 ns) = 10.836 ns; Loc. = LC_X8_Y6_N2; Fanout = 1; COMB Node = 'col2~48'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.415 ns" { col2~47 col2~48 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.591 ns) 12.152 ns col2\[6\]~reg0 8 REG LC_X8_Y6_N5 2 " "Info: 8: + IC(0.725 ns) + CELL(0.591 ns) = 12.152 ns; Loc. = LC_X8_Y6_N5; Fanout = 2; REG Node = 'col2\[6\]~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { col2~48 col2[6]~reg0 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 40 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.667 ns ( 30.18 % ) " "Info: Total cell delay = 3.667 ns ( 30.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.485 ns ( 69.82 % ) " "Info: Total interconnect delay = 8.485 ns ( 69.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.152 ns" { \p1:temp1[1] row1[2]~4 row1[2]~6 col2~26 col2~27 col2~47 col2~48 col2[6]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "12.152 ns" { \p1:temp1[1] {} row1[2]~4 {} row1[2]~6 {} col2~26 {} col2~27 {} col2~47 {} col2~48 {} col2[6]~reg0 {} } { 0.000ns 0.946ns 1.201ns 1.893ns 0.720ns 1.785ns 1.215ns 0.725ns } { 0.000ns 0.914ns 0.511ns 0.511ns 0.200ns 0.740ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk3 destination 3.819 ns + Shortest register " "Info: + Shortest clock path from clock \"clk3\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk3 1 CLK PIN_18 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 33; CLK Node = 'clk3'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk3 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns col2\[6\]~reg0 2 REG LC_X8_Y6_N5 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y6_N5; Fanout = 2; REG Node = 'col2\[6\]~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk3 col2[6]~reg0 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 40 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 col2[6]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} col2[6]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk3 source 3.819 ns - Longest register " "Info: - Longest clock path from clock \"clk3\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk3 1 CLK PIN_18 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 33; CLK Node = 'clk3'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk3 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns \\p1:temp1\[1\] 2 REG LC_X10_Y7_N4 3 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X10_Y7_N4; Fanout = 3; REG Node = '\\p1:temp1\[1\]'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk3 \p1:temp1[1] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 \p1:temp1[1] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} \p1:temp1[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 col2[6]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} col2[6]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 \p1:temp1[1] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} \p1:temp1[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } {  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 40 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "12.152 ns" { \p1:temp1[1] row1[2]~4 row1[2]~6 col2~26 col2~27 col2~47 col2~48 col2[6]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "12.152 ns" { \p1:temp1[1] {} row1[2]~4 {} row1[2]~6 {} col2~26 {} col2~27 {} col2~47 {} col2~48 {} col2[6]~reg0 {} } { 0.000ns 0.946ns 1.201ns 1.893ns 0.720ns 1.785ns 1.215ns 0.725ns } { 0.000ns 0.914ns 0.511ns 0.511ns 0.200ns 0.740ns 0.200ns 0.591ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 col2[6]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} col2[6]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 \p1:temp1[1] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} \p1:temp1[1] {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "col2\[6\]~reg0 check clk3 10.421 ns register " "Info: tsu for register \"col2\[6\]~reg0\" (data pin = \"check\", clock pin = \"clk3\") is 10.421 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.907 ns + Longest pin register " "Info: + Longest pin to register delay is 13.907 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns check 1 PIN PIN_117 28 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_117; Fanout = 28; PIN Node = 'check'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { check } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.886 ns) + CELL(0.740 ns) 4.758 ns row1\[2\]~2 2 COMB LC_X8_Y8_N7 19 " "Info: 2: + IC(2.886 ns) + CELL(0.740 ns) = 4.758 ns; Loc. = LC_X8_Y8_N7; Fanout = 19; COMB Node = 'row1\[2\]~2'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.626 ns" { check row1[2]~2 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.059 ns) + CELL(0.914 ns) 7.731 ns col2~26 3 COMB LC_X8_Y6_N3 4 " "Info: 3: + IC(2.059 ns) + CELL(0.914 ns) = 7.731 ns; Loc. = LC_X8_Y6_N3; Fanout = 4; COMB Node = 'col2~26'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.973 ns" { row1[2]~2 col2~26 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.720 ns) + CELL(0.200 ns) 8.651 ns col2~27 4 COMB LC_X8_Y6_N0 6 " "Info: 4: + IC(0.720 ns) + CELL(0.200 ns) = 8.651 ns; Loc. = LC_X8_Y6_N0; Fanout = 6; COMB Node = 'col2~27'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "0.920 ns" { col2~26 col2~27 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.785 ns) + CELL(0.740 ns) 11.176 ns col2~47 5 COMB LC_X9_Y6_N4 2 " "Info: 5: + IC(1.785 ns) + CELL(0.740 ns) = 11.176 ns; Loc. = LC_X9_Y6_N4; Fanout = 2; COMB Node = 'col2~47'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.525 ns" { col2~27 col2~47 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.215 ns) + CELL(0.200 ns) 12.591 ns col2~48 6 COMB LC_X8_Y6_N2 1 " "Info: 6: + IC(1.215 ns) + CELL(0.200 ns) = 12.591 ns; Loc. = LC_X8_Y6_N2; Fanout = 1; COMB Node = 'col2~48'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.415 ns" { col2~47 col2~48 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.725 ns) + CELL(0.591 ns) 13.907 ns col2\[6\]~reg0 7 REG LC_X8_Y6_N5 2 " "Info: 7: + IC(0.725 ns) + CELL(0.591 ns) = 13.907 ns; Loc. = LC_X8_Y6_N5; Fanout = 2; REG Node = 'col2\[6\]~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "1.316 ns" { col2~48 col2[6]~reg0 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 40 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.517 ns ( 32.48 % ) " "Info: Total cell delay = 4.517 ns ( 32.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.390 ns ( 67.52 % ) " "Info: Total interconnect delay = 9.390 ns ( 67.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.907 ns" { check row1[2]~2 col2~26 col2~27 col2~47 col2~48 col2[6]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "13.907 ns" { check {} check~combout {} row1[2]~2 {} col2~26 {} col2~27 {} col2~47 {} col2~48 {} col2[6]~reg0 {} } { 0.000ns 0.000ns 2.886ns 2.059ns 0.720ns 1.785ns 1.215ns 0.725ns } { 0.000ns 1.132ns 0.740ns 0.914ns 0.200ns 0.740ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 40 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk3 destination 3.819 ns - Shortest register " "Info: - Shortest clock path from clock \"clk3\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk3 1 CLK PIN_18 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 33; CLK Node = 'clk3'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk3 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns col2\[6\]~reg0 2 REG LC_X8_Y6_N5 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X8_Y6_N5; Fanout = 2; REG Node = 'col2\[6\]~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk3 col2[6]~reg0 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 40 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 col2[6]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} col2[6]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "13.907 ns" { check row1[2]~2 col2~26 col2~27 col2~47 col2~48 col2[6]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "13.907 ns" { check {} check~combout {} row1[2]~2 {} col2~26 {} col2~27 {} col2~47 {} col2~48 {} col2[6]~reg0 {} } { 0.000ns 0.000ns 2.886ns 2.059ns 0.720ns 1.785ns 1.215ns 0.725ns } { 0.000ns 1.132ns 0.740ns 0.914ns 0.200ns 0.740ns 0.200ns 0.591ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 col2[6]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} col2[6]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk3 row1\[0\] row1\[0\]~reg0 9.538 ns register " "Info: tco from clock \"clk3\" to destination pin \"row1\[0\]\" through register \"row1\[0\]~reg0\" is 9.538 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk3 source 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk3\" to source register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk3 1 CLK PIN_18 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 33; CLK Node = 'clk3'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk3 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns row1\[0\]~reg0 2 REG LC_X9_Y9_N7 1 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y9_N7; Fanout = 1; REG Node = 'row1\[0\]~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk3 row1[0]~reg0 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 40 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 row1[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} row1[0]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 40 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.343 ns + Longest register pin " "Info: + Longest register to pin delay is 5.343 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns row1\[0\]~reg0 1 REG LC_X9_Y9_N7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y9_N7; Fanout = 1; REG Node = 'row1\[0\]~reg0'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { row1[0]~reg0 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 40 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.021 ns) + CELL(2.322 ns) 5.343 ns row1\[0\] 2 PIN PIN_6 0 " "Info: 2: + IC(3.021 ns) + CELL(2.322 ns) = 5.343 ns; Loc. = PIN_6; Fanout = 0; PIN Node = 'row1\[0\]'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { row1[0]~reg0 row1[0] } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 43.46 % ) " "Info: Total cell delay = 2.322 ns ( 43.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.021 ns ( 56.54 % ) " "Info: Total interconnect delay = 3.021 ns ( 56.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { row1[0]~reg0 row1[0] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "5.343 ns" { row1[0]~reg0 {} row1[0] {} } { 0.000ns 3.021ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 row1[0]~reg0 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} row1[0]~reg0 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.343 ns" { row1[0]~reg0 row1[0] } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "5.343 ns" { row1[0]~reg0 {} row1[0] {} } { 0.000ns 3.021ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "\\p1:temp3 breathstate\[0\] clk3 -1.492 ns register " "Info: th for register \"\\p1:temp3\" (data pin = \"breathstate\[0\]\", clock pin = \"clk3\") is -1.492 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk3 destination 3.819 ns + Longest register " "Info: + Longest clock path from clock \"clk3\" to destination register is 3.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk3 1 CLK PIN_18 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 33; CLK Node = 'clk3'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk3 } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(0.918 ns) 3.819 ns \\p1:temp3 2 REG LC_X9_Y7_N4 2 " "Info: 2: + IC(1.738 ns) + CELL(0.918 ns) = 3.819 ns; Loc. = LC_X9_Y7_N4; Fanout = 2; REG Node = '\\p1:temp3'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "2.656 ns" { clk3 \p1:temp3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 54.49 % ) " "Info: Total cell delay = 2.081 ns ( 54.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.738 ns ( 45.51 % ) " "Info: Total interconnect delay = 1.738 ns ( 45.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 \p1:temp3 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} \p1:temp3 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } {  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.532 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.532 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns breathstate\[0\] 1 PIN PIN_120 5 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_120; Fanout = 5; PIN Node = 'breathstate\[0\]'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { breathstate[0] } "NODE_NAME" } } { "mxdisplay.vhd" "" { Text "C:/Users/1/Desktop/shoot分开/mxdisplay/mxdisplay.vhd" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.596 ns) + CELL(0.804 ns) 5.532 ns \\p1:temp3 2 REG LC_X9_Y7_N4 2 " "Info: 2: + IC(3.596 ns) + CELL(0.804 ns) = 5.532 ns; Loc. = LC_X9_Y7_N4; Fanout = 2; REG Node = '\\p1:temp3'" {  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { breathstate[0] \p1:temp3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 35.00 % ) " "Info: Total cell delay = 1.936 ns ( 35.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.596 ns ( 65.00 % ) " "Info: Total interconnect delay = 3.596 ns ( 65.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.532 ns" { breathstate[0] \p1:temp3 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "5.532 ns" { breathstate[0] {} breathstate[0]~combout {} \p1:temp3 {} } { 0.000ns 0.000ns 3.596ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { clk3 \p1:temp3 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "3.819 ns" { clk3 {} clk3~combout {} \p1:temp3 {} } { 0.000ns 0.000ns 1.738ns } { 0.000ns 1.163ns 0.918ns } "" } } { "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "f:/quartus/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.532 ns" { breathstate[0] \p1:temp3 } "NODE_NAME" } } { "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "f:/quartus/quartus/quartus/bin/Technology_Viewer.qrui" "5.532 ns" { breathstate[0] {} breathstate[0]~combout {} \p1:temp3 {} } { 0.000ns 0.000ns 3.596ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 01 20:00:43 2018 " "Info: Processing ended: Thu Nov 01 20:00:43 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
