

================================================================
== Vitis HLS Report for 'kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5'
================================================================
* Date:           Fri Jul 14 14:26:33 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        fpga
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu28dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      789|      789|  7.890 us|  7.890 us|  789|  789|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_88_4_VITIS_LOOP_90_5  |      787|      787|         8|          4|          1|   196|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 4, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%w_2 = alloca i32 1"   --->   Operation 11 'alloca' 'w_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%iy = alloca i32 1"   --->   Operation 12 'alloca' 'iy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%ix_1 = alloca i32 1"   --->   Operation 13 'alloca' 'ix_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten59 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %gmem0, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 256, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%v_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %v"   --->   Operation 16 'read' 'v_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten59"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %ix_1"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 1, i4 %iy"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 0, i64 %w_2"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc71"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten59_load = load i8 %indvar_flatten59" [fpga/kernel.cpp:88]   --->   Operation 22 'load' 'indvar_flatten59_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %gmem0"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.76ns)   --->   "%icmp_ln88 = icmp_eq  i8 %indvar_flatten59_load, i8 196" [fpga/kernel.cpp:88]   --->   Operation 25 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.76ns)   --->   "%add_ln88 = add i8 %indvar_flatten59_load, i8 1" [fpga/kernel.cpp:88]   --->   Operation 26 'add' 'add_ln88' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %for.inc74, void %for.inc102.preheader.exitStub" [fpga/kernel.cpp:88]   --->   Operation 27 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%iy_load = load i4 %iy" [fpga/kernel.cpp:90]   --->   Operation 28 'load' 'iy_load' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%ix_1_load = load i4 %ix_1" [fpga/kernel.cpp:88]   --->   Operation 29 'load' 'ix_1_load' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.79ns)   --->   "%icmp_ln90 = icmp_eq  i4 %iy_load, i4 15" [fpga/kernel.cpp:90]   --->   Operation 30 'icmp' 'icmp_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.39ns)   --->   "%select_ln86 = select i1 %icmp_ln90, i4 1, i4 %iy_load" [fpga/kernel.cpp:86]   --->   Operation 31 'select' 'select_ln86' <Predicate = (!icmp_ln88)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.79ns)   --->   "%add_ln88_1 = add i4 %ix_1_load, i4 1" [fpga/kernel.cpp:88]   --->   Operation 32 'add' 'add_ln88_1' <Predicate = (!icmp_ln88)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.39ns)   --->   "%select_ln88 = select i1 %icmp_ln90, i4 %add_ln88_1, i4 %ix_1_load" [fpga/kernel.cpp:88]   --->   Operation 33 'select' 'select_ln88' <Predicate = (!icmp_ln88)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%add_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %select_ln86, i4 %select_ln88" [fpga/kernel.cpp:92]   --->   Operation 34 'bitconcatenate' 'add_ln' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i8 %add_ln" [fpga/kernel.cpp:92]   --->   Operation 35 'zext' 'zext_ln92' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%vp_addr = getelementptr i64 %vp, i64 0, i64 %zext_ln92" [fpga/kernel.cpp:92]   --->   Operation 36 'getelementptr' 'vp_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (1.23ns)   --->   "%dc = load i8 %vp_addr" [fpga/kernel.cpp:92]   --->   Operation 37 'load' 'dc' <Predicate = (!icmp_ln88)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%shl_ln2 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i4.i3, i4 %select_ln86, i4 %select_ln88, i3 0" [fpga/kernel.cpp:92]   --->   Operation 38 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln92_1 = zext i11 %shl_ln2" [fpga/kernel.cpp:92]   --->   Operation 39 'zext' 'zext_ln92_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.08ns)   --->   "%add_ln92 = add i64 %zext_ln92_1, i64 %v_read" [fpga/kernel.cpp:92]   --->   Operation 40 'add' 'add_ln92' <Predicate = (!icmp_ln88)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i61 @_ssdm_op_PartSelect.i61.i64.i32.i32, i64 %add_ln92, i32 3, i32 63" [fpga/kernel.cpp:92]   --->   Operation 41 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.79ns)   --->   "%add_ln90 = add i4 %select_ln86, i4 1" [fpga/kernel.cpp:90]   --->   Operation 42 'add' 'add_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln90 = store i8 %add_ln88, i8 %indvar_flatten59" [fpga/kernel.cpp:90]   --->   Operation 43 'store' 'store_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln90 = store i4 %select_ln88, i4 %ix_1" [fpga/kernel.cpp:90]   --->   Operation 44 'store' 'store_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln90 = store i4 %add_ln90, i4 %iy" [fpga/kernel.cpp:90]   --->   Operation 45 'store' 'store_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%w_2_load_1 = load i64 %w_2" [fpga/kernel.cpp:93]   --->   Operation 46 'load' 'w_2_load_1' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 47 [1/2] (1.23ns)   --->   "%dc = load i8 %vp_addr" [fpga/kernel.cpp:92]   --->   Operation 47 'load' 'dc' <Predicate = (!icmp_ln88)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 256> <RAM>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%data = bitcast i64 %dc" [fpga/kernel.cpp:92]   --->   Operation 48 'bitcast' 'data' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln92 = sext i61 %trunc_ln8" [fpga/kernel.cpp:92]   --->   Operation 49 'sext' 'sext_ln92' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%gmem0_addr = getelementptr i64 %gmem0, i64 %sext_ln92" [fpga/kernel.cpp:92]   --->   Operation 50 'getelementptr' 'gmem0_addr' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (7.30ns)   --->   "%gmem0_addr_8_req = writereq i1 @_ssdm_op_WriteReq.m_axi.i64P1A, i64 %gmem0_addr, i32 1" [fpga/kernel.cpp:92]   --->   Operation 51 'writereq' 'gmem0_addr_8_req' <Predicate = (!icmp_ln88)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln508 = trunc i64 %data" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:508->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:525->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:93]   --->   Operation 52 'trunc' 'trunc_ln508' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%t = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln508" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:508->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:525->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:93]   --->   Operation 53 'bitconcatenate' 't' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%bitcast_ln526 = bitcast i64 %t" [C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:526->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:539->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_copysign.h:14->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_fabs.h:13->C:\scratch\2023.1\hls_product\1026\2023.1\src\shared\hls\clib\hlsmath\src\c\fabsdouble.cpp:8->fpga/kernel.cpp:93]   --->   Operation 54 'bitcast' 'bitcast_ln526' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_2 : [1/1] (0.72ns)   --->   Input mux for Operation 55 '%w = dadd i64 %w_2_load_1, i64 %bitcast_ln526'
ST_2 : Operation 55 [5/5] (4.34ns)   --->   "%w = dadd i64 %w_2_load_1, i64 %bitcast_ln526" [fpga/kernel.cpp:93]   --->   Operation 55 'dadd' 'w' <Predicate = (!icmp_ln88)> <Delay = 4.34> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 56 [1/1] (7.30ns)   --->   "%write_ln92 = write void @_ssdm_op_Write.m_axi.i64P1A, i64 %gmem0_addr, i64 %data, i8 255" [fpga/kernel.cpp:92]   --->   Operation 56 'write' 'write_ln92' <Predicate = (!icmp_ln88)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 57 [4/5] (5.06ns)   --->   "%w = dadd i64 %w_2_load_1, i64 %bitcast_ln526" [fpga/kernel.cpp:93]   --->   Operation 57 'dadd' 'w' <Predicate = (!icmp_ln88)> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 58 [5/5] (7.30ns)   --->   "%gmem0_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr" [fpga/kernel.cpp:92]   --->   Operation 58 'writeresp' 'gmem0_addr_8_resp' <Predicate = (!icmp_ln88)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 59 [3/5] (5.06ns)   --->   "%w = dadd i64 %w_2_load_1, i64 %bitcast_ln526" [fpga/kernel.cpp:93]   --->   Operation 59 'dadd' 'w' <Predicate = (!icmp_ln88)> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%w_2_load = load i64 %w_2"   --->   Operation 72 'load' 'w_2_load' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.doubleP0A, i64 %w_3_out, i64 %w_2_load"   --->   Operation 73 'write' 'write_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 60 [4/5] (7.30ns)   --->   "%gmem0_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr" [fpga/kernel.cpp:92]   --->   Operation 60 'writeresp' 'gmem0_addr_8_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 61 [2/5] (5.06ns)   --->   "%w = dadd i64 %w_2_load_1, i64 %bitcast_ln526" [fpga/kernel.cpp:93]   --->   Operation 61 'dadd' 'w' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 62 [3/5] (7.30ns)   --->   "%gmem0_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr" [fpga/kernel.cpp:92]   --->   Operation 62 'writeresp' 'gmem0_addr_8_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 63 [1/5] (5.06ns)   --->   "%w = dadd i64 %w_2_load_1, i64 %bitcast_ln526" [fpga/kernel.cpp:93]   --->   Operation 63 'dadd' 'w' <Predicate = true> <Delay = 5.06> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 5.06> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.42ns)   --->   "%store_ln90 = store i64 %w, i64 %w_2" [fpga/kernel.cpp:90]   --->   Operation 64 'store' 'store_ln90' <Predicate = true> <Delay = 0.42>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 65 [2/5] (7.30ns)   --->   "%gmem0_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr" [fpga/kernel.cpp:92]   --->   Operation 65 'writeresp' 'gmem0_addr_8_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 66 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_88_4_VITIS_LOOP_90_5_str"   --->   Operation 66 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 67 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 67 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 68 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [1/1] (0.00ns)   --->   "%specloopname_ln90 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [fpga/kernel.cpp:90]   --->   Operation 69 'specloopname' 'specloopname_ln90' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 70 [1/5] (7.30ns)   --->   "%gmem0_addr_8_resp = writeresp i1 @_ssdm_op_WriteResp.m_axi.i64P1A, i64 %gmem0_addr" [fpga/kernel.cpp:92]   --->   Operation 70 'writeresp' 'gmem0_addr_8_resp' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln90 = br void %for.inc71" [fpga/kernel.cpp:90]   --->   Operation 71 'br' 'br_ln90' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ vp]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ w_3_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
w_2                   (alloca           ) [ 011111100]
iy                    (alloca           ) [ 010000000]
ix_1                  (alloca           ) [ 010000000]
indvar_flatten59      (alloca           ) [ 010000000]
specinterface_ln0     (specinterface    ) [ 000000000]
v_read                (read             ) [ 000000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
br_ln0                (br               ) [ 000000000]
indvar_flatten59_load (load             ) [ 000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000]
icmp_ln88             (icmp             ) [ 011110000]
add_ln88              (add              ) [ 000000000]
br_ln88               (br               ) [ 000000000]
iy_load               (load             ) [ 000000000]
ix_1_load             (load             ) [ 000000000]
icmp_ln90             (icmp             ) [ 000000000]
select_ln86           (select           ) [ 000000000]
add_ln88_1            (add              ) [ 000000000]
select_ln88           (select           ) [ 000000000]
add_ln                (bitconcatenate   ) [ 000000000]
zext_ln92             (zext             ) [ 000000000]
vp_addr               (getelementptr    ) [ 001000000]
shl_ln2               (bitconcatenate   ) [ 000000000]
zext_ln92_1           (zext             ) [ 000000000]
add_ln92              (add              ) [ 000000000]
trunc_ln8             (partselect       ) [ 001000000]
add_ln90              (add              ) [ 000000000]
store_ln90            (store            ) [ 000000000]
store_ln90            (store            ) [ 000000000]
store_ln90            (store            ) [ 000000000]
w_2_load_1            (load             ) [ 011111100]
dc                    (load             ) [ 000000000]
data                  (bitcast          ) [ 000100000]
sext_ln92             (sext             ) [ 000000000]
gmem0_addr            (getelementptr    ) [ 011111111]
gmem0_addr_8_req      (writereq         ) [ 000000000]
trunc_ln508           (trunc            ) [ 000000000]
t                     (bitconcatenate   ) [ 000000000]
bitcast_ln526         (bitcast          ) [ 011111100]
write_ln92            (write            ) [ 000000000]
w                     (dadd             ) [ 000000000]
store_ln90            (store            ) [ 000000000]
specloopname_ln0      (specloopname     ) [ 000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
specpipeline_ln0      (specpipeline     ) [ 000000000]
specloopname_ln90     (specloopname     ) [ 000000000]
gmem0_addr_8_resp     (writeresp        ) [ 000000000]
br_ln90               (br               ) [ 000000000]
w_2_load              (load             ) [ 000000000]
write_ln0             (write            ) [ 000000000]
ret_ln0               (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vp">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="w_3_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w_3_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i4.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i61.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteReq.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_WriteResp.m_axi.i64P1A"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_88_4_VITIS_LOOP_90_5_str"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.doubleP0A"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="w_2_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="w_2/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="iy_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iy/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="ix_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ix_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten59_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten59/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="v_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="0" index="1" bw="64" slack="0"/>
<pin id="105" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="v_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_writeresp_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="64" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="writereq(1155) writeresp(1158) " fcode="writeresp"/>
<opset="gmem0_addr_8_req/2 gmem0_addr_8_resp/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="write_ln92_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="1"/>
<pin id="118" dir="0" index="2" bw="64" slack="1"/>
<pin id="119" dir="0" index="3" bw="1" slack="0"/>
<pin id="120" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln92/3 "/>
</bind>
</comp>

<comp id="124" class="1004" name="write_ln0_write_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="0" slack="0"/>
<pin id="126" dir="0" index="1" bw="64" slack="0"/>
<pin id="127" dir="0" index="2" bw="64" slack="0"/>
<pin id="128" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/4 "/>
</bind>
</comp>

<comp id="131" class="1004" name="vp_addr_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="64" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="8" slack="0"/>
<pin id="135" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vp_addr/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dc/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="w/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="store_ln0_store_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="store_ln0_store_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="1" slack="0"/>
<pin id="155" dir="0" index="1" bw="4" slack="0"/>
<pin id="156" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="store_ln0_store_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="4" slack="0"/>
<pin id="161" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="store_ln0_store_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="0"/>
<pin id="165" dir="0" index="1" bw="64" slack="0"/>
<pin id="166" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="indvar_flatten59_load_load_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="8" slack="0"/>
<pin id="170" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten59_load/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="icmp_ln88_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="7" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="add_ln88_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="iy_load_load_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="4" slack="0"/>
<pin id="185" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iy_load/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="ix_1_load_load_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="4" slack="0"/>
<pin id="188" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ix_1_load/1 "/>
</bind>
</comp>

<comp id="189" class="1004" name="icmp_ln90_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="4" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln90/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="select_ln86_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="1" slack="0"/>
<pin id="197" dir="0" index="1" bw="1" slack="0"/>
<pin id="198" dir="0" index="2" bw="4" slack="0"/>
<pin id="199" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln86/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="add_ln88_1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88_1/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="select_ln88_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="4" slack="0"/>
<pin id="212" dir="0" index="2" bw="4" slack="0"/>
<pin id="213" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln88/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="add_ln_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="0"/>
<pin id="219" dir="0" index="1" bw="4" slack="0"/>
<pin id="220" dir="0" index="2" bw="4" slack="0"/>
<pin id="221" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln92_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="8" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="shl_ln2_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="0" index="1" bw="4" slack="0"/>
<pin id="233" dir="0" index="2" bw="4" slack="0"/>
<pin id="234" dir="0" index="3" bw="1" slack="0"/>
<pin id="235" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln2/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln92_1_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="11" slack="0"/>
<pin id="242" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92_1/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="add_ln92_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="trunc_ln8_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="61" slack="0"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="0" index="2" bw="3" slack="0"/>
<pin id="254" dir="0" index="3" bw="7" slack="0"/>
<pin id="255" dir="1" index="4" bw="61" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln8/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="add_ln90_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="4" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln90/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln90_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="8" slack="0"/>
<pin id="268" dir="0" index="1" bw="8" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln90_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="4" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="store_ln90_store_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="4" slack="0"/>
<pin id="278" dir="0" index="1" bw="4" slack="0"/>
<pin id="279" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="w_2_load_1_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="64" slack="1"/>
<pin id="283" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_2_load_1/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="data_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="data/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sext_ln92_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="61" slack="1"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln92/2 "/>
</bind>
</comp>

<comp id="292" class="1004" name="gmem0_addr_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="64" slack="0"/>
<pin id="294" dir="0" index="1" bw="61" slack="0"/>
<pin id="295" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem0_addr/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="trunc_ln508_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="64" slack="0"/>
<pin id="301" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln508/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="t_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="64" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="63" slack="0"/>
<pin id="307" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="t/2 "/>
</bind>
</comp>

<comp id="311" class="1004" name="bitcast_ln526_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="64" slack="0"/>
<pin id="313" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln526/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln90_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="64" slack="0"/>
<pin id="318" dir="0" index="1" bw="64" slack="5"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln90/6 "/>
</bind>
</comp>

<comp id="321" class="1004" name="w_2_load_load_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="64" slack="3"/>
<pin id="323" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_2_load/4 "/>
</bind>
</comp>

<comp id="325" class="1005" name="w_2_reg_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="64" slack="0"/>
<pin id="327" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="w_2 "/>
</bind>
</comp>

<comp id="333" class="1005" name="iy_reg_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="4" slack="0"/>
<pin id="335" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="iy "/>
</bind>
</comp>

<comp id="340" class="1005" name="ix_1_reg_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="4" slack="0"/>
<pin id="342" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="ix_1 "/>
</bind>
</comp>

<comp id="347" class="1005" name="indvar_flatten59_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="8" slack="0"/>
<pin id="349" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten59 "/>
</bind>
</comp>

<comp id="354" class="1005" name="icmp_ln88_reg_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="1"/>
<pin id="356" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln88 "/>
</bind>
</comp>

<comp id="358" class="1005" name="vp_addr_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="1"/>
<pin id="360" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="vp_addr "/>
</bind>
</comp>

<comp id="363" class="1005" name="trunc_ln8_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="61" slack="1"/>
<pin id="365" dir="1" index="1" bw="61" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln8 "/>
</bind>
</comp>

<comp id="368" class="1005" name="w_2_load_1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="1"/>
<pin id="370" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="w_2_load_1 "/>
</bind>
</comp>

<comp id="373" class="1005" name="data_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="64" slack="1"/>
<pin id="375" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="data "/>
</bind>
</comp>

<comp id="378" class="1005" name="gmem0_addr_reg_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="1"/>
<pin id="380" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="gmem0_addr "/>
</bind>
</comp>

<comp id="384" class="1005" name="bitcast_ln526_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="64" slack="1"/>
<pin id="386" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln526 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="8" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="8" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="106"><net_src comp="28" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="62" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="8" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="121"><net_src comp="68" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="122"><net_src comp="70" pin="0"/><net_sink comp="115" pin=3"/></net>

<net id="123"><net_src comp="72" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="129"><net_src comp="84" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="50" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="143"><net_src comp="131" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="152"><net_src comp="30" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="157"><net_src comp="32" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="32" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="167"><net_src comp="34" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="175"><net_src comp="168" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="42" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="181"><net_src comp="168" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="182"><net_src comp="44" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="46" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="200"><net_src comp="189" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="195" pin=1"/></net>

<net id="202"><net_src comp="183" pin="1"/><net_sink comp="195" pin=2"/></net>

<net id="207"><net_src comp="186" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="32" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="214"><net_src comp="189" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="203" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="186" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="222"><net_src comp="48" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="195" pin="3"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="209" pin="3"/><net_sink comp="217" pin=2"/></net>

<net id="228"><net_src comp="217" pin="3"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="131" pin=2"/></net>

<net id="236"><net_src comp="52" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="195" pin="3"/><net_sink comp="230" pin=1"/></net>

<net id="238"><net_src comp="209" pin="3"/><net_sink comp="230" pin=2"/></net>

<net id="239"><net_src comp="54" pin="0"/><net_sink comp="230" pin=3"/></net>

<net id="243"><net_src comp="230" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="102" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="56" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="244" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="258"><net_src comp="58" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="259"><net_src comp="60" pin="0"/><net_sink comp="250" pin=3"/></net>

<net id="264"><net_src comp="195" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="177" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="209" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="260" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="288"><net_src comp="138" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="296"><net_src comp="0" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="297"><net_src comp="289" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="298"><net_src comp="292" pin="2"/><net_sink comp="108" pin=1"/></net>

<net id="302"><net_src comp="285" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="308"><net_src comp="64" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="66" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="299" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="315"><net_src comp="311" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="320"><net_src comp="144" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="324"><net_src comp="321" pin="1"/><net_sink comp="124" pin=2"/></net>

<net id="328"><net_src comp="86" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="329"><net_src comp="325" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="330"><net_src comp="325" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="331"><net_src comp="325" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="332"><net_src comp="325" pin="1"/><net_sink comp="321" pin=0"/></net>

<net id="336"><net_src comp="90" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="338"><net_src comp="333" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="339"><net_src comp="333" pin="1"/><net_sink comp="276" pin=1"/></net>

<net id="343"><net_src comp="94" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="344"><net_src comp="340" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="345"><net_src comp="340" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="346"><net_src comp="340" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="350"><net_src comp="98" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="148" pin=1"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="357"><net_src comp="171" pin="2"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="131" pin="3"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="366"><net_src comp="250" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="371"><net_src comp="281" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="144" pin=0"/></net>

<net id="376"><net_src comp="285" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="381"><net_src comp="292" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="387"><net_src comp="311" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="144" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem0 | {2 3 4 5 6 7 8 }
	Port: w_3_out | {4 }
 - Input state : 
	Port: kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 : vp | {1 2 }
	Port: kernel_Pipeline_VITIS_LOOP_88_4_VITIS_LOOP_90_5 : v | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten59_load : 1
		icmp_ln88 : 2
		add_ln88 : 2
		br_ln88 : 3
		iy_load : 1
		ix_1_load : 1
		icmp_ln90 : 2
		select_ln86 : 3
		add_ln88_1 : 2
		select_ln88 : 3
		add_ln : 4
		zext_ln92 : 5
		vp_addr : 6
		dc : 7
		shl_ln2 : 4
		zext_ln92_1 : 5
		add_ln92 : 6
		trunc_ln8 : 7
		add_ln90 : 4
		store_ln90 : 3
		store_ln90 : 4
		store_ln90 : 5
	State 2
		data : 1
		gmem0_addr : 1
		gmem0_addr_8_req : 2
		trunc_ln508 : 2
		t : 3
		bitcast_ln526 : 4
		w : 5
	State 3
	State 4
		write_ln0 : 1
	State 5
	State 6
		store_ln90 : 1
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|   dadd   |        grp_fu_144       |    3    |   445   |   782   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln88_fu_177     |    0    |    0    |    15   |
|    add   |    add_ln88_1_fu_203    |    0    |    0    |    12   |
|          |     add_ln92_fu_244     |    0    |    0    |    71   |
|          |     add_ln90_fu_260     |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln88_fu_171    |    0    |    0    |    15   |
|          |     icmp_ln90_fu_189    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|  select  |    select_ln86_fu_195   |    0    |    0    |    4    |
|          |    select_ln88_fu_209   |    0    |    0    |    4    |
|----------|-------------------------|---------|---------|---------|
|   read   |    v_read_read_fu_102   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
| writeresp|   grp_writeresp_fu_108  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln92_write_fu_115 |    0    |    0    |    0    |
|          |  write_ln0_write_fu_124 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      add_ln_fu_217      |    0    |    0    |    0    |
|bitconcatenate|      shl_ln2_fu_230     |    0    |    0    |    0    |
|          |         t_fu_303        |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   zext   |     zext_ln92_fu_225    |    0    |    0    |    0    |
|          |    zext_ln92_1_fu_240   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|     trunc_ln8_fu_250    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   sext   |     sext_ln92_fu_289    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   trunc  |    trunc_ln508_fu_299   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    3    |   445   |   927   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|  bitcast_ln526_reg_384 |   64   |
|      data_reg_373      |   64   |
|   gmem0_addr_reg_378   |   64   |
|    icmp_ln88_reg_354   |    1   |
|indvar_flatten59_reg_347|    8   |
|      ix_1_reg_340      |    4   |
|       iy_reg_333       |    4   |
|    trunc_ln8_reg_363   |   61   |
|     vp_addr_reg_358    |    8   |
|   w_2_load_1_reg_368   |   64   |
|       w_2_reg_325      |   64   |
+------------------------+--------+
|          Total         |   406  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
| grp_writeresp_fu_108 |  p0  |   2  |   1  |    2   |
| grp_writeresp_fu_108 |  p1  |   2  |  64  |   128  ||    9    |
|   grp_access_fu_138  |  p0  |   2  |   8  |   16   ||    9    |
|      grp_fu_144      |  p0  |   2  |  64  |   128  ||    9    |
|      grp_fu_144      |  p1  |   2  |  64  |   128  ||    9    |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   402  ||  2.135  ||    36   |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   445  |   927  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   36   |
|  Register |    -   |    -   |   406  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   851  |   963  |
+-----------+--------+--------+--------+--------+
