Analysis & Synthesis Status : Successful - Wed Oct 16 18:34:21 2019
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : projetoVerilog
Top-level Entity Name : CPU
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 1,878
    Dedicated logic registers : 1,287
Total registers : 1287
Total pins : 184
Total virtual pins : 0
Total block memory bits : 8,192
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
