#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Jun 11 23:20:23 2025
# Process ID: 39584
# Current directory: D:/Zynq/vitis/emio_led
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8700 D:\Zynq\vitis\emio_led\emio_led.xpr
# Log file: D:/Zynq/vitis/emio_led/vivado.log
# Journal file: D:/Zynq/vitis/emio_led\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Zynq/vitis/emio_led/emio_led.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1126.254 ; gain = 0.000
open_bd_design {D:/Zynq/vitis/emio_led/emio_led.srcs/sources_1/bd/system/system.bd}
Reading block design file <D:/Zynq/vitis/emio_led/emio_led.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Successfully read diagram <system> from block design file <D:/Zynq/vitis/emio_led/emio_led.srcs/sources_1/bd/system/system.bd>
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/Zynq/vitis/emio_led/emio_led.srcs/sources_1/bd/system/system.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-2
Top: system_wrapper
INFO: [Device 21-403] Loading part xc7z020clg400-2
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1684.441 ; gain = 256.438
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [D:/Zynq/vitis/emio_led/emio_led.gen/sources_1/bd/system/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (1#1) [C:/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-6157] synthesizing module 'system' [d:/Zynq/vitis/emio_led/emio_led.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [D:/Zynq/vitis/emio_led/.Xil/Vivado-39584-LAPTOP-O0JNV20E/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (2#1) [D:/Zynq/vitis/emio_led/.Xil/Vivado-39584-LAPTOP-O0JNV20E/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system' (3#1) [d:/Zynq/vitis/emio_led/emio_led.gen/sources_1/bd/system/synth/system.v:13]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (4#1) [D:/Zynq/vitis/emio_led/emio_led.gen/sources_1/bd/system/hdl/system_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1738.125 ; gain = 310.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1756.055 ; gain = 328.051
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1756.055 ; gain = 328.051
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'd:/Zynq/vitis/emio_led/emio_led.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1768.094 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/Zynq/vitis/emio_led/emio_led.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [d:/Zynq/vitis/emio_led/emio_led.gen/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1807.438 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instance 

RTL Elaboration Complete:  : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1927.980 ; gain = 499.977
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1927.980 ; gain = 801.727
set_property IOSTANDARD LVCMOS33 [get_ports [list {GPIO_emio_led_tri_io[0]}]]
set_property package_pin "" [get_ports [list  {GPIO_emio_led_tri_io[0]}]]
place_ports {GPIO_emio_led_tri_io[0]} L14
file mkdir D:/Zynq/vitis/emio_led/emio_led.srcs/constrs_1/new
close [ open D:/Zynq/vitis/emio_led/emio_led.srcs/constrs_1/new/pin.xdc w ]
add_files -fileset constrs_1 D:/Zynq/vitis/emio_led/emio_led.srcs/constrs_1/new/pin.xdc
set_property target_constrs_file D:/Zynq/vitis/emio_led/emio_led.srcs/constrs_1/new/pin.xdc [current_fileset -constrset]
save_constraints -force
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Wed Jun 11 23:22:35 2025] Launched synth_1...
Run output will be captured here: D:/Zynq/vitis/emio_led/emio_led.runs/synth_1/runme.log
[Wed Jun 11 23:22:35 2025] Launched impl_1...
Run output will be captured here: D:/Zynq/vitis/emio_led/emio_led.runs/impl_1/runme.log
write_hw_platform -fixed -include_bit -force -file D:/Zynq/vitis/emio_led/vitis/system_wrapper.xsa
ERROR: [Common 17-69] Command failed: write_hw_platform is only supported for synthesized, implemented, or checkpoint designs
write_hw_platform -fixed -include_bit -force -file D:/Zynq/vitis/emio_led/vitis/system_wrapper.xsa
ERROR: [Common 17-69] Command failed: write_hw_platform is only supported for synthesized, implemented, or checkpoint designs
file mkdir D:/Zynq/vitis/emio_led/vitis
write_hw_platform -fixed -include_bit -force -file D:/Zynq/vitis/emio_led/vitis/system_wrapper.xsa
ERROR: [Common 17-69] Command failed: write_hw_platform is only supported for synthesized, implemented, or checkpoint designs
close_design
write_hw_platform -fixed -include_bit -force -file D:/Zynq/vitis/emio_led/vitis/system_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: D:/Zynq/vitis/emio_led/vitis/system_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2020.2/data\embeddedsw) loading 2 seconds
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: D:/Zynq/vitis/emio_led/vitis/system_wrapper.xsa
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jun 11 23:41:25 2025...
