# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc --exe --build -j 0 -o ../simulation --top-module svsimTestbench --Mdir verilated-sources --assert +incdir+/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/Basic-test/primary-sources -CFLAGS -std=c++14 -I/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/Basic-test/workdir-verilator -DSVSIM_ENABLE_VERILATOR_SUPPORT +define+RANDOMIZE_REG_INIT +define+RANDOMIZE_MEM_INIT +define+RANDOMIZE_DELAY=1 +define+RANDOM=$urandom ../primary-sources/NandGate.sv ../primary-sources/verification/assert/layers-NandGate-Verification-Assert.sv ../primary-sources/verification/cover/layers-NandGate-Verification-Cover.sv ../primary-sources/verification/assume/layers-NandGate-Verification-Assume.sv ../primary-sources/verification/layers-NandGate-Verification.sv ../generated-sources/testbench.sv ../generated-sources/simulation-driver.cpp ../generated-sources/c-dpi-bridge.cpp"
S      3588  2135096  1748006626   731684580  1748006626   731684580 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/Basic-test/primary-sources/../generated-sources/testbench.sv"
S       331  2134917  1748006626   712684579  1748006626   700684579 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/Basic-test/primary-sources/../primary-sources/NandGate.sv"
S       260  2134978  1748006626   714684579  1748006626   700684579 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/Basic-test/primary-sources/../primary-sources/verification/assert/layers-NandGate-Verification-Assert.sv"
S       260  2134979  1748006626   714684579  1748006626   700684579 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/Basic-test/primary-sources/../primary-sources/verification/assume/layers-NandGate-Verification-Assume.sv"
S       257  2134933  1748006626   714684579  1748006626   700684579 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/Basic-test/primary-sources/../primary-sources/verification/cover/layers-NandGate-Verification-Cover.sv"
S       181  2134920  1748006626   714684579  1748006626   700684579 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/Basic-test/primary-sources/../primary-sources/verification/layers-NandGate-Verification.sv"
S       181  2134920  1748006626   714684579  1748006626   700684579 "/home/venser/bak-dip/chisel/testings/example/build/chiselsim/NandTest/NAND-Gate/Basic-test/primary-sources/verification/layers-NandGate-Verification.sv"
S  10993608 11669010  1747082239   820493216  1705136080           0 "/usr/bin/verilator_bin"
S      4942 12193111  1747082239   835493393  1705136080           0 "/usr/share/verilator/include/verilated_std.sv"
T      3622  2135112  1748006626   930684585  1748006626   930684585 "verilated-sources/VsvsimTestbench.cpp"
T      3882  2135111  1748006626   930684585  1748006626   930684585 "verilated-sources/VsvsimTestbench.h"
T      2242  2135125  1748006626   931684585  1748006626   931684585 "verilated-sources/VsvsimTestbench.mk"
T      4634  2135110  1748006626   929684585  1748006626   929684585 "verilated-sources/VsvsimTestbench__Dpi.cpp"
T      3877  2135109  1748006626   929684585  1748006626   929684585 "verilated-sources/VsvsimTestbench__Dpi.h"
T      8347  2135113  1748006626   930684585  1748006626   930684585 "verilated-sources/VsvsimTestbench__Dpi_Export__0.cpp"
T      4603  2135107  1748006626   929684585  1748006626   929684585 "verilated-sources/VsvsimTestbench__Syms.cpp"
T      2526  2135108  1748006626   929684585  1748006626   929684585 "verilated-sources/VsvsimTestbench__Syms.h"
T      1203  2135115  1748006626   930684585  1748006626   930684585 "verilated-sources/VsvsimTestbench___024root.h"
T      4927  2135121  1748006626   931684585  1748006626   931684585 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0.cpp"
T      4893  2135122  1748006626   931684585  1748006626   931684585 "verilated-sources/VsvsimTestbench___024root__DepSet_h80ae70f8__0__Slow.cpp"
T      8161  2135117  1748006626   931684585  1748006626   931684585 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0.cpp"
T      2208  2135118  1748006626   931684585  1748006626   931684585 "verilated-sources/VsvsimTestbench___024root__DepSet_hb8c279e6__0__Slow.cpp"
T       756  2135116  1748006626   930684585  1748006626   930684585 "verilated-sources/VsvsimTestbench___024root__Slow.cpp"
T       766  2135114  1748006626   930684585  1748006626   930684585 "verilated-sources/VsvsimTestbench__pch.h"
T      2100  2135127  1748006626   931684585  1748006626   931684585 "verilated-sources/VsvsimTestbench__ver.d"
T         0        0  1748006626   931684585  1748006626   931684585 "verilated-sources/VsvsimTestbench__verFiles.dat"
T      1784  2135123  1748006626   931684585  1748006626   931684585 "verilated-sources/VsvsimTestbench_classes.mk"
