

================================================================
== Vivado HLS Report for 'img_filter'
================================================================
* Date:           Sat Nov 28 11:24:34 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        VentanaDeslizanteHLS
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     5.105|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  8603522|  8603522|  8603522|  8603522|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1             |   308160|   308160|       642|          -|          -|   480|    no    |
        | + Loop 1.1          |      640|      640|         1|          -|          -|   640|    no    |
        |- Loop 2             |  8295360|  8295360|     17282|          -|          -|   480|    no    |
        | + Loop 2.1          |    17280|    17280|        27|          -|          -|   640|    no    |
        |  ++ Loop 2.1.1      |       24|       24|         8|          -|          -|     3|    no    |
        |   +++ Loop 2.1.1.1  |        6|        6|         2|          -|          -|     3|    no    |
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
	4  / (tmp)
3 --> 
	3  / (!tmp_2)
	2  / (tmp_2)
4 --> 
	5  / (!exitcond1)
5 --> 
	6  / (!exitcond2)
	4  / (exitcond2)
6 --> 
	9  / (exitcond3)
	7  / (!exitcond3)
7 --> 
	8  / (!exitcond)
	6  / (exitcond)
8 --> 
	7  / true
9 --> 
	5  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.75>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %in_V_data_V), !map !126"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_V_keep_V), !map !130"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %in_V_strb_V), !map !134"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_user_V), !map !138"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_last_V), !map !142"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_id_V), !map !146"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %in_V_dest_V), !map !150"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i24* %out_V_data_V), !map !154"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_V_keep_V), !map !158"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i3* %out_V_strb_V), !map !162"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_user_V), !map !166"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_last_V), !map !170"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_id_V), !map !174"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %out_V_dest_V), !map !178"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @img_filter_str) nounwind"   --->   Operation 24 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%img_V = alloca [307200 x i8], align 1" [filtro_imagen/top.cpp:13]   --->   Operation 25 'alloca' 'img_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %in_V_data_V, i3* %in_V_keep_V, i3* %in_V_strb_V, i1* %in_V_user_V, i1* %in_V_last_V, i1* %in_V_id_V, i1* %in_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [filtro_imagen/top.cpp:10]   --->   Operation 26 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %out_V_data_V, i3* %out_V_keep_V, i3* %out_V_strb_V, i1* %out_V_user_V, i1* %out_V_last_V, i1* %out_V_id_V, i1* %out_V_dest_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [filtro_imagen/top.cpp:11]   --->   Operation 27 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.75ns)   --->   "br label %.preheader495" [filtro_imagen/top.cpp:17]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.75>

State 2 <SV = 1> <Delay = 1.03>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%row = phi i9 [ 0, %.preheader495.preheader ], [ %row_2, %.preheader495.loopexit ]"   --->   Operation 29 'phi' 'row' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.85ns)   --->   "%tmp = icmp eq i9 %row, -32" [filtro_imagen/top.cpp:17]   --->   Operation 30 'icmp' 'tmp' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.92ns)   --->   "%row_2 = add i9 %row, 1" [filtro_imagen/top.cpp:17]   --->   Operation 32 'add' 'row_2' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader493.preheader, label %.preheader494.preheader" [filtro_imagen/top.cpp:17]   --->   Operation 33 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_1 = call i18 @_ssdm_op_BitConcatenate.i18.i9.i9(i9 %row, i9 0)" [filtro_imagen/top.cpp:17]   --->   Operation 34 'bitconcatenate' 'tmp_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i18 %tmp_1 to i19" [filtro_imagen/top.cpp:17]   --->   Operation 35 'zext' 'p_shl_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_6 = call i16 @_ssdm_op_BitConcatenate.i16.i9.i7(i9 %row, i7 0)" [filtro_imagen/top.cpp:17]   --->   Operation 36 'bitconcatenate' 'tmp_6' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i16 %tmp_6 to i19" [filtro_imagen/top.cpp:29]   --->   Operation 37 'zext' 'p_shl1_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.03ns)   --->   "%tmp_s = add i19 %p_shl1_cast, %p_shl_cast" [filtro_imagen/top.cpp:29]   --->   Operation 38 'add' 'tmp_s' <Predicate = (!tmp)> <Delay = 1.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.75ns)   --->   "br label %.preheader494" [filtro_imagen/top.cpp:18]   --->   Operation 39 'br' <Predicate = (!tmp)> <Delay = 0.75>
ST_2 : Operation 40 [1/1] (0.75ns)   --->   "br label %.preheader493" [filtro_imagen/top.cpp:34]   --->   Operation 40 'br' <Predicate = (tmp)> <Delay = 0.75>

State 3 <SV = 2> <Delay = 5.10>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%col = phi i10 [ %col_2, %0 ], [ 0, %.preheader494.preheader ]"   --->   Operation 41 'phi' 'col' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.85ns)   --->   "%tmp_2 = icmp eq i10 %col, -384" [filtro_imagen/top.cpp:18]   --->   Operation 42 'icmp' 'tmp_2' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)"   --->   Operation 43 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.93ns)   --->   "%col_2 = add i10 %col, 1" [filtro_imagen/top.cpp:18]   --->   Operation 44 'add' 'col_2' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %.preheader495.loopexit, label %0" [filtro_imagen/top.cpp:18]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%empty_8 = call { i24, i3, i3, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %in_V_data_V, i3* %in_V_keep_V, i3* %in_V_strb_V, i1* %in_V_user_V, i1* %in_V_last_V, i1* %in_V_id_V, i1* %in_V_dest_V)" [filtro_imagen/top.cpp:23]   --->   Operation 46 'read' 'empty_8' <Predicate = (!tmp_2)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i24, i3, i3, i1, i1, i1, i1 } %empty_8, 0" [filtro_imagen/top.cpp:23]   --->   Operation 47 'extractvalue' 'tmp_data_V_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_data_V_1, i32 16, i32 23)" [filtro_imagen/top.cpp:27]   --->   Operation 48 'partselect' 'p_Result_s' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%p_Result_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %tmp_data_V_1, i32 8, i32 15)" [filtro_imagen/top.cpp:27]   --->   Operation 49 'partselect' 'p_Result_1' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%lhs_V_cast = zext i8 %p_Result_s to i9" [filtro_imagen/top.cpp:27]   --->   Operation 50 'zext' 'lhs_V_cast' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%rhs_V_cast = zext i8 %p_Result_1 to i9" [filtro_imagen/top.cpp:27]   --->   Operation 51 'zext' 'rhs_V_cast' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.90ns)   --->   "%ret_V = add i9 %lhs_V_cast, %rhs_V_cast" [filtro_imagen/top.cpp:27]   --->   Operation 52 'add' 'ret_V' <Predicate = (!tmp_2)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_11 = trunc i24 %tmp_data_V_1 to i8" [filtro_imagen/top.cpp:27]   --->   Operation 53 'trunc' 'tmp_11' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%lhs_V_1_cast = zext i9 %ret_V to i10" [filtro_imagen/top.cpp:27]   --->   Operation 54 'zext' 'lhs_V_1_cast' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%rhs_V_1_cast = zext i8 %tmp_11 to i10" [filtro_imagen/top.cpp:27]   --->   Operation 55 'zext' 'rhs_V_1_cast' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into DSP with root node mul)   --->   "%ret_V_1 = add i10 %rhs_V_1_cast, %lhs_V_1_cast" [filtro_imagen/top.cpp:27]   --->   Operation 56 'add' 'ret_V_1' <Predicate = (!tmp_2)> <Delay = 0.00> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 57 [1/1] (0.00ns) (grouped into DSP with root node mul)   --->   "%zext_cast = zext i10 %ret_V_1 to i22" [filtro_imagen/top.cpp:27]   --->   Operation 57 'zext' 'zext_cast' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (2.84ns) (root node of the DSP)   --->   "%mul = mul i22 1366, %zext_cast" [filtro_imagen/top.cpp:27]   --->   Operation 58 'mul' 'mul' <Predicate = (!tmp_2)> <Delay = 2.84> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%pixel_gray_V = call i8 @_ssdm_op_PartSelect.i8.i22.i32.i32(i22 %mul, i32 12, i32 19)" [filtro_imagen/top.cpp:27]   --->   Operation 59 'partselect' 'pixel_gray_V' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_cast = zext i10 %col to i19" [filtro_imagen/top.cpp:29]   --->   Operation 60 'zext' 'tmp_cast' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (1.05ns)   --->   "%tmp_13 = add i19 %tmp_s, %tmp_cast" [filtro_imagen/top.cpp:29]   --->   Operation 61 'add' 'tmp_13' <Predicate = (!tmp_2)> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_19_cast = zext i19 %tmp_13 to i64" [filtro_imagen/top.cpp:29]   --->   Operation 62 'zext' 'tmp_19_cast' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%img_V_addr = getelementptr [307200 x i8]* %img_V, i64 0, i64 %tmp_19_cast" [filtro_imagen/top.cpp:29]   --->   Operation 63 'getelementptr' 'img_V_addr' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.35ns)   --->   "store i8 %pixel_gray_V, i8* %img_V_addr, align 1" [filtro_imagen/top.cpp:29]   --->   Operation 64 'store' <Predicate = (!tmp_2)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "br label %.preheader494" [filtro_imagen/top.cpp:18]   --->   Operation 65 'br' <Predicate = (!tmp_2)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "br label %.preheader495"   --->   Operation 66 'br' <Predicate = (tmp_2)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.92>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%row_1 = phi i9 [ %row_3, %.preheader493.loopexit ], [ 0, %.preheader493.preheader ]"   --->   Operation 67 'phi' 'row_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.85ns)   --->   "%exitcond1 = icmp eq i9 %row_1, -32" [filtro_imagen/top.cpp:34]   --->   Operation 68 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 480, i64 480, i64 480)"   --->   Operation 69 'speclooptripcount' 'empty_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.92ns)   --->   "%row_3 = add i9 %row_1, 1" [filtro_imagen/top.cpp:34]   --->   Operation 70 'add' 'row_3' <Predicate = true> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %3, label %.preheader492.preheader" [filtro_imagen/top.cpp:34]   --->   Operation 71 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [1/1] (0.85ns)   --->   "%tmp_4 = icmp eq i9 %row_1, -33" [filtro_imagen/top.cpp:59]   --->   Operation 72 'icmp' 'tmp_4' <Predicate = (!exitcond1)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i9 %row_1 to i10" [filtro_imagen/top.cpp:35]   --->   Operation 73 'zext' 'tmp_5_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.75ns)   --->   "br label %.preheader492" [filtro_imagen/top.cpp:35]   --->   Operation 74 'br' <Predicate = (!exitcond1)> <Delay = 0.75>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "ret void" [filtro_imagen/top.cpp:63]   --->   Operation 75 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 0.93>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%col_1 = phi i10 [ %col_3, %.loopexit_ifconv ], [ 0, %.preheader492.preheader ]"   --->   Operation 76 'phi' 'col_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.85ns)   --->   "%exitcond2 = icmp eq i10 %col_1, -384" [filtro_imagen/top.cpp:35]   --->   Operation 77 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 640, i64 640, i64 640)"   --->   Operation 78 'speclooptripcount' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.93ns)   --->   "%col_3 = add i10 %col_1, 1" [filtro_imagen/top.cpp:35]   --->   Operation 79 'add' 'col_3' <Predicate = true> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader493.loopexit, label %.preheader491.preheader" [filtro_imagen/top.cpp:35]   --->   Operation 80 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_7_cast = zext i10 %col_1 to i11" [filtro_imagen/top.cpp:41]   --->   Operation 81 'zext' 'tmp_7_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.75ns)   --->   "br label %.preheader491" [filtro_imagen/top.cpp:41]   --->   Operation 82 'br' <Predicate = (!exitcond2)> <Delay = 0.75>
ST_5 : Operation 83 [1/1] (0.00ns)   --->   "br label %.preheader493"   --->   Operation 83 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 2.20>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%p_1 = phi i8 [ %p_0230_1, %2 ], [ 0, %.preheader491.preheader ]" [filtro_imagen/top.cpp:43]   --->   Operation 84 'phi' 'p_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%p_2 = phi i8 [ %p_0218_1, %2 ], [ 0, %.preheader491.preheader ]" [filtro_imagen/top.cpp:44]   --->   Operation 85 'phi' 'p_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%i = phi i3 [ %i_1, %2 ], [ -1, %.preheader491.preheader ]"   --->   Operation 86 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.69ns)   --->   "%exitcond3 = icmp eq i3 %i, 2" [filtro_imagen/top.cpp:41]   --->   Operation 87 'icmp' 'exitcond3' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns)   --->   "%empty_11 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 88 'speclooptripcount' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.loopexit_ifconv, label %.preheader.preheader" [filtro_imagen/top.cpp:41]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_15 = trunc i3 %i to i2" [filtro_imagen/top.cpp:43]   --->   Operation 90 'trunc' 'tmp_15' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_8_cast = sext i3 %i to i10" [filtro_imagen/top.cpp:43]   --->   Operation 91 'sext' 'tmp_8_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.92ns)   --->   "%tmp_9 = add i10 %tmp_5_cast, %tmp_8_cast" [filtro_imagen/top.cpp:43]   --->   Operation 92 'add' 'tmp_9' <Predicate = (!exitcond3)> <Delay = 0.92> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_18 = call i19 @_ssdm_op_BitConcatenate.i19.i10.i9(i10 %tmp_9, i9 0)" [filtro_imagen/top.cpp:43]   --->   Operation 93 'bitconcatenate' 'tmp_18' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl3_cast = sext i19 %tmp_18 to i20" [filtro_imagen/top.cpp:43]   --->   Operation 94 'sext' 'p_shl3_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_19 = call i17 @_ssdm_op_BitConcatenate.i17.i10.i7(i10 %tmp_9, i7 0)" [filtro_imagen/top.cpp:43]   --->   Operation 95 'bitconcatenate' 'tmp_19' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%p_shl4_cast = sext i17 %tmp_19 to i20" [filtro_imagen/top.cpp:43]   --->   Operation 96 'sext' 'p_shl4_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (1.05ns)   --->   "%tmp_20 = add i20 %p_shl3_cast, %p_shl4_cast" [filtro_imagen/top.cpp:43]   --->   Operation 97 'add' 'tmp_20' <Predicate = (!exitcond3)> <Delay = 1.05> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.62ns)   --->   "%tmp_10 = add i2 1, %tmp_15" [filtro_imagen/top.cpp:43]   --->   Operation 98 'add' 'tmp_10' <Predicate = (!exitcond3)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i2 %tmp_10 to i5" [filtro_imagen/top.cpp:43]   --->   Operation 99 'zext' 'tmp_11_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_21 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %tmp_10, i2 0)" [filtro_imagen/top.cpp:43]   --->   Operation 100 'bitconcatenate' 'tmp_21' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.00ns)   --->   "%p_shl2_cast = zext i4 %tmp_21 to i5" [filtro_imagen/top.cpp:43]   --->   Operation 101 'zext' 'p_shl2_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 102 [1/1] (0.86ns)   --->   "%tmp_22 = sub i5 %p_shl2_cast, %tmp_11_cast" [filtro_imagen/top.cpp:43]   --->   Operation 102 'sub' 'tmp_22' <Predicate = (!exitcond3)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.75ns)   --->   "br label %.preheader" [filtro_imagen/top.cpp:42]   --->   Operation 103 'br' <Predicate = (!exitcond3)> <Delay = 0.75>
ST_6 : Operation 104 [1/1] (0.90ns)   --->   "%edge_w_V = add i8 %p_1, %p_2" [filtro_imagen/top.cpp:52]   --->   Operation 104 'add' 'edge_w_V' <Predicate = (exitcond3)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.85ns)   --->   "%tmp_3 = icmp ugt i8 %edge_w_V, -56" [filtro_imagen/top.cpp:54]   --->   Operation 105 'icmp' 'tmp_3' <Predicate = (exitcond3)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.85ns)   --->   "%tmp_5 = icmp ult i8 %edge_w_V, 100" [filtro_imagen/top.cpp:55]   --->   Operation 106 'icmp' 'tmp_5' <Predicate = (exitcond3)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node v2_V)   --->   "%p_s = select i1 %tmp_3, i8 -1, i8 0" [filtro_imagen/top.cpp:55]   --->   Operation 107 'select' 'p_s' <Predicate = (exitcond3)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node v2_V)   --->   "%tmp_7 = or i1 %tmp_3, %tmp_5" [filtro_imagen/top.cpp:55]   --->   Operation 108 'or' 'tmp_7' <Predicate = (exitcond3)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (0.44ns) (out node of the LUT)   --->   "%v2_V = select i1 %tmp_7, i8 %p_s, i8 %edge_w_V" [filtro_imagen/top.cpp:55]   --->   Operation 109 'select' 'v2_V' <Predicate = (exitcond3)> <Delay = 0.44> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_3 = call i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8(i8 %v2_V, i8 %v2_V, i8 %v2_V)" [filtro_imagen/top.cpp:57]   --->   Operation 110 'bitconcatenate' 'p_Result_3' <Predicate = (exitcond3)> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.85ns)   --->   "%tmp_8 = icmp eq i10 %col_1, -385" [filtro_imagen/top.cpp:59]   --->   Operation 111 'icmp' 'tmp_8' <Predicate = (exitcond3)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.33ns)   --->   "%tmp_last_V = and i1 %tmp_4, %tmp_8" [filtro_imagen/top.cpp:59]   --->   Operation 112 'and' 'tmp_last_V' <Predicate = (exitcond3)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 113 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %out_V_data_V, i3* %out_V_keep_V, i3* %out_V_strb_V, i1* %out_V_user_V, i1* %out_V_last_V, i1* %out_V_id_V, i1* %out_V_dest_V, i24 %p_Result_3, i3 -1, i3 -1, i1 true, i1 %tmp_last_V, i1 true, i1 true)"   --->   Operation 113 'write' <Predicate = (exitcond3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 7 <SV = 5> <Delay = 3.34>
ST_7 : Operation 114 [1/1] (0.00ns)   --->   "%p_0230_1 = phi i8 [ %tmpX_V, %1 ], [ %p_1, %.preheader.preheader ]"   --->   Operation 114 'phi' 'p_0230_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "%p_0218_1 = phi i8 [ %tmpY_V, %1 ], [ %p_2, %.preheader.preheader ]"   --->   Operation 115 'phi' 'p_0218_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 116 [1/1] (0.00ns)   --->   "%j = phi i3 [ %j_1, %1 ], [ -1, %.preheader.preheader ]"   --->   Operation 116 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 117 [1/1] (0.69ns)   --->   "%exitcond = icmp eq i3 %j, 2" [filtro_imagen/top.cpp:42]   --->   Operation 117 'icmp' 'exitcond' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 118 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 118 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 119 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %2, label %1" [filtro_imagen/top.cpp:42]   --->   Operation 119 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_23 = trunc i3 %j to i2" [filtro_imagen/top.cpp:43]   --->   Operation 120 'trunc' 'tmp_23' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_14_cast = sext i3 %j to i11" [filtro_imagen/top.cpp:43]   --->   Operation 121 'sext' 'tmp_14_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (0.93ns)   --->   "%tmp_12 = add i11 %tmp_14_cast, %tmp_7_cast" [filtro_imagen/top.cpp:43]   --->   Operation 122 'add' 'tmp_12' <Predicate = (!exitcond)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_13_cast = sext i11 %tmp_12 to i20" [filtro_imagen/top.cpp:43]   --->   Operation 123 'sext' 'tmp_13_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (1.06ns)   --->   "%tmp_24 = add i20 %tmp_20, %tmp_13_cast" [filtro_imagen/top.cpp:43]   --->   Operation 124 'add' 'tmp_24' <Predicate = (!exitcond)> <Delay = 1.06> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_25_cast = sext i20 %tmp_24 to i64" [filtro_imagen/top.cpp:43]   --->   Operation 125 'sext' 'tmp_25_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%img_V_addr_1 = getelementptr [307200 x i8]* %img_V, i64 0, i64 %tmp_25_cast" [filtro_imagen/top.cpp:43]   --->   Operation 126 'getelementptr' 'img_V_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (0.62ns)   --->   "%tmp_14 = add i2 1, %tmp_23" [filtro_imagen/top.cpp:43]   --->   Operation 127 'add' 'tmp_14' <Predicate = (!exitcond)> <Delay = 0.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_15_cast = zext i2 %tmp_14 to i5" [filtro_imagen/top.cpp:43]   --->   Operation 128 'zext' 'tmp_15_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.87ns)   --->   "%tmp_25 = add i5 %tmp_22, %tmp_15_cast" [filtro_imagen/top.cpp:43]   --->   Operation 129 'add' 'tmp_25' <Predicate = (!exitcond)> <Delay = 0.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_26_cast = sext i5 %tmp_25 to i64" [filtro_imagen/top.cpp:43]   --->   Operation 130 'sext' 'tmp_26_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (0.00ns)   --->   "%kernelX_addr = getelementptr [9 x i3]* @kernelX, i64 0, i64 %tmp_26_cast" [filtro_imagen/top.cpp:43]   --->   Operation 131 'getelementptr' 'kernelX_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%kernelY_addr = getelementptr [9 x i3]* @kernelY, i64 0, i64 %tmp_26_cast" [filtro_imagen/top.cpp:44]   --->   Operation 132 'getelementptr' 'kernelY_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 133 [2/2] (1.35ns)   --->   "%kernelX_load = load i3* %kernelX_addr, align 1" [filtro_imagen/top.cpp:43]   --->   Operation 133 'load' 'kernelX_load' <Predicate = (!exitcond)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_7 : Operation 134 [2/2] (1.35ns)   --->   "%img_V_load = load i8* %img_V_addr_1, align 1" [filtro_imagen/top.cpp:43]   --->   Operation 134 'load' 'img_V_load' <Predicate = (!exitcond)> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_7 : Operation 135 [2/2] (1.35ns)   --->   "%kernelY_load = load i3* %kernelY_addr, align 1" [filtro_imagen/top.cpp:44]   --->   Operation 135 'load' 'kernelY_load' <Predicate = (!exitcond)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_7 : Operation 136 [1/1] (0.74ns)   --->   "%j_1 = add i3 1, %j" [filtro_imagen/top.cpp:42]   --->   Operation 136 'add' 'j_1' <Predicate = (!exitcond)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.74ns)   --->   "%i_1 = add i3 %i, 1" [filtro_imagen/top.cpp:41]   --->   Operation 137 'add' 'i_1' <Predicate = (exitcond)> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 138 [1/1] (0.00ns)   --->   "br label %.preheader491" [filtro_imagen/top.cpp:41]   --->   Operation 138 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 4.19>
ST_8 : Operation 139 [1/2] (1.35ns)   --->   "%kernelX_load = load i3* %kernelX_addr, align 1" [filtro_imagen/top.cpp:43]   --->   Operation 139 'load' 'kernelX_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_8 : Operation 140 [1/1] (0.00ns)   --->   "%kernelX_load_cast = sext i3 %kernelX_load to i8" [filtro_imagen/top.cpp:43]   --->   Operation 140 'sext' 'kernelX_load_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 141 [1/2] (1.35ns)   --->   "%img_V_load = load i8* %img_V_addr_1, align 1" [filtro_imagen/top.cpp:43]   --->   Operation 141 'load' 'img_V_load' <Predicate = true> <Delay = 1.35> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 307200> <RAM>
ST_8 : Operation 142 [1/1] (0.63ns) (grouped into DSP with root node tmpX_V)   --->   "%tmp_16 = mul i8 %img_V_load, %kernelX_load_cast" [filtro_imagen/top.cpp:43]   --->   Operation 142 'mul' 'tmp_16' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 143 [1/1] (2.20ns) (root node of the DSP)   --->   "%tmpX_V = add i8 %p_0230_1, %tmp_16" [filtro_imagen/top.cpp:43]   --->   Operation 143 'add' 'tmpX_V' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 144 [1/2] (1.35ns)   --->   "%kernelY_load = load i3* %kernelY_addr, align 1" [filtro_imagen/top.cpp:44]   --->   Operation 144 'load' 'kernelY_load' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 3> <Depth = 9> <ROM>
ST_8 : Operation 145 [1/1] (0.00ns)   --->   "%kernelY_load_cast = sext i3 %kernelY_load to i8" [filtro_imagen/top.cpp:44]   --->   Operation 145 'sext' 'kernelY_load_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 146 [1/1] (0.63ns) (grouped into DSP with root node tmpY_V)   --->   "%tmp_17 = mul i8 %kernelY_load_cast, %img_V_load" [filtro_imagen/top.cpp:44]   --->   Operation 146 'mul' 'tmp_17' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 147 [1/1] (2.20ns) (root node of the DSP)   --->   "%tmpY_V = add i8 %p_0218_1, %tmp_17" [filtro_imagen/top.cpp:44]   --->   Operation 147 'add' 'tmpY_V' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 65 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 148 [1/1] (0.00ns)   --->   "br label %.preheader" [filtro_imagen/top.cpp:42]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>

State 9 <SV = 5> <Delay = 0.00>
ST_9 : Operation 149 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i24P.i3P.i3P.i1P.i1P.i1P.i1P(i24* %out_V_data_V, i3* %out_V_keep_V, i3* %out_V_strb_V, i1* %out_V_user_V, i1* %out_V_last_V, i1* %out_V_id_V, i1* %out_V_dest_V, i24 %p_Result_3, i3 -1, i3 -1, i1 true, i1 %tmp_last_V, i1 true, i1 true)"   --->   Operation 149 'write' <Predicate = true> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_9 : Operation 150 [1/1] (0.00ns)   --->   "br label %.preheader492" [filtro_imagen/top.cpp:35]   --->   Operation 150 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 0.755ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('row') with incoming values : ('row', filtro_imagen/top.cpp:17) [37]  (0.755 ns)

 <State 2>: 1.04ns
The critical path consists of the following:
	'phi' operation ('row') with incoming values : ('row', filtro_imagen/top.cpp:17) [37]  (0 ns)
	'add' operation ('tmp_s', filtro_imagen/top.cpp:29) [47]  (1.04 ns)

 <State 3>: 5.11ns
The critical path consists of the following:
	axis read on port 'in_V_data_V' (filtro_imagen/top.cpp:23) [56]  (0 ns)
	'add' operation ('ret.V', filtro_imagen/top.cpp:27) [62]  (0.907 ns)
	'add' operation of DSP[68] ('ret.V', filtro_imagen/top.cpp:27) [66]  (0 ns)
	'mul' operation of DSP[68] ('mul', filtro_imagen/top.cpp:27) [68]  (2.85 ns)
	'store' operation (filtro_imagen/top.cpp:29) of variable 'pixel_gray.V', filtro_imagen/top.cpp:27 on array 'img.V', filtro_imagen/top.cpp:13 [74]  (1.35 ns)

 <State 4>: 0.921ns
The critical path consists of the following:
	'phi' operation ('row') with incoming values : ('row', filtro_imagen/top.cpp:34) [81]  (0 ns)
	'add' operation ('row', filtro_imagen/top.cpp:34) [84]  (0.921 ns)

 <State 5>: 0.934ns
The critical path consists of the following:
	'phi' operation ('col') with incoming values : ('col', filtro_imagen/top.cpp:35) [91]  (0 ns)
	'add' operation ('col', filtro_imagen/top.cpp:35) [94]  (0.934 ns)

 <State 6>: 2.21ns
The critical path consists of the following:
	'phi' operation ('p_1', filtro_imagen/top.cpp:43) with incoming values : ('tmpX.V', filtro_imagen/top.cpp:43) [100]  (0 ns)
	'add' operation ('edge_w.V', filtro_imagen/top.cpp:52) [157]  (0.907 ns)
	'icmp' operation ('tmp_3', filtro_imagen/top.cpp:54) [158]  (0.856 ns)
	'select' operation ('p_s', filtro_imagen/top.cpp:55) [160]  (0 ns)
	'select' operation ('v2.V', filtro_imagen/top.cpp:55) [162]  (0.445 ns)

 <State 7>: 3.35ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', filtro_imagen/top.cpp:42) [124]  (0 ns)
	'add' operation ('tmp_12', filtro_imagen/top.cpp:43) [131]  (0.934 ns)
	'add' operation ('tmp_24', filtro_imagen/top.cpp:43) [133]  (1.06 ns)
	'getelementptr' operation ('img_V_addr_1', filtro_imagen/top.cpp:43) [135]  (0 ns)
	'load' operation ('img_V_load', filtro_imagen/top.cpp:43) on array 'img.V', filtro_imagen/top.cpp:13 [144]  (1.35 ns)

 <State 8>: 4.2ns
The critical path consists of the following:
	'load' operation ('i_op', filtro_imagen/top.cpp:43) on array 'kernelX' [142]  (1.35 ns)
	'mul' operation of DSP[146] ('tmp_16', filtro_imagen/top.cpp:43) [145]  (0.638 ns)
	'add' operation of DSP[146] ('tmpX.V', filtro_imagen/top.cpp:43) [146]  (2.21 ns)

 <State 9>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
