#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 10;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_01209370 .scope module, "CPU_tb" "CPU_tb" 2 4;
 .timescale -9 -10;
v0120C928_0 .var "BUSYWAIT", 0 0;
v0120C980_0 .var "CLK", 0 0;
v0120C9D8_0 .var "INSTRUCTION", 31 0;
v0120C400_0 .net "MEM_ADDRESS", 31 0, v01248C50_0; 1 drivers
v0120C458_0 .net "MEM_READ", 0 0, v012405D0_0; 1 drivers
v0120CA30_0 .net "MEM_WRITE", 0 0, v0123FDE8_0; 1 drivers
v0120C7C8_0 .net "MEM_WRITE_DATA", 31 0, v0120D750_0; 1 drivers
v0120C8D0_0 .var "PC", 31 0;
v0120C248_0 .var "READ_DATA", 31 0;
v0120C2A0_0 .var "RESET", 0 0;
S_01208D10 .scope module, "cpu" "CPU" 2 12, 3 16, S_01209370;
 .timescale -9 -10;
v01248620_0 .net "ALUOP", 4 0, v01246BC0_0; 1 drivers
v01248308_0 .net "ALUOP_OUT", 4 0, v01247330_0; 1 drivers
v01247E38_0 .net "ALU_RESULT", 31 0, v01241160_0; 1 drivers
v01248888_0 .net "ALU_ZERO", 0 0, v012473E0_0; 1 drivers
v012488E0_0 .net "BRANCH", 0 0, v012469B0_0; 1 drivers
v01248360_0 .net "BRANCH_OUT", 0 0, v01247228_0; 1 drivers
v012483B8_0 .net "BUSYWAIT", 0 0, v0120C928_0; 1 drivers
v01248150_0 .net "CLK", 0 0, v0120C980_0; 1 drivers
v01247E90_0 .net "DATA1", 31 0, v01246380_0; 1 drivers
v012484C0_0 .net "DATA1_OUT", 31 0, v01246D58_0; 1 drivers
v012481A8_0 .net "DATA2", 31 0, v01246010_0; 1 drivers
v01247EE8_0 .net "DATA2_OUT", 31 0, v01247490_0; 1 drivers
v01247FF0_0 .net "FUNC3_OUT", 2 0, v012474E8_0; 1 drivers
v012482B0_0 .net "FUNC3_OUT2", 2 0, v0120D908_0; 1 drivers
v01248200_0 .net "IMMEDIATE", 2 0, v01246A08_0; 1 drivers
v01248938_0 .net "INSTRUCTION", 31 0, v0120C9D8_0; 1 drivers
v01248AF0_0 .net "INSTRUCTION_OUT", 31 0, v01248728_0; 1 drivers
v01248D58_0 .net "JAL", 0 0, v01246B68_0; 1 drivers
v01248A98_0 .net "JAL_OUT", 0 0, v01246FC0_0; 1 drivers
v01248CA8_0 .net "JAL_RESULT", 31 0, v01240578_0; 1 drivers
v01248B48_0 .net "JAL_RESULT2", 31 0, v0120D6A0_0; 1 drivers
v01248BA0_0 .net "JAL_RESULT3", 31 0, v0120DAC0_0; 1 drivers
v01248D00_0 .net "JUMP", 0 0, v012467A0_0; 1 drivers
v01248DB0_0 .net "JUMP_OUT", 0 0, v01247648_0; 1 drivers
v01248990_0 .net "MEMREAD", 0 0, v01246C18_0; 1 drivers
v012489E8_0 .net "MEMREAD_OUT", 0 0, v01247B70_0; 1 drivers
v01248BF8_0 .net "MEMWRITE", 0 0, v01246A60_0; 1 drivers
v01248A40_0 .net "MEMWRITE_OUT", 0 0, v01247858_0; 1 drivers
v01248C50_0 .var "MEM_ADDRESS", 31 0;
v0120BAE8_0 .alias "MEM_READ", 0 0, v0120C458_0;
v0120BA90_0 .alias "MEM_WRITE", 0 0, v0120CA30_0;
v0120BCA0_0 .alias "MEM_WRITE_DATA", 31 0, v0120C7C8_0;
v0120BB40_0 .net "MUX1_SELECT", 0 0, v01246AB8_0; 1 drivers
v0120BB98_0 .net "MUX1_SELECT_OUT", 0 0, v012477A8_0; 1 drivers
v0120BF08_0 .net "MUX2_SELECT", 0 0, v01248258_0; 1 drivers
v0120B988_0 .net "MUX2_SELECT_OUT", 0 0, v012479B8_0; 1 drivers
v0120BCF8_0 .net "MUX3_SELECT", 0 0, v01248678_0; 1 drivers
v0120BDA8_0 .net "MUX3_SELECT_OUT", 0 0, v01247A10_0; 1 drivers
v0120BD50_0 .net "MUX3_SELECT_OUT2", 0 0, v01240158_0; 1 drivers
v0120BE58_0 .net "MUX3_SELECT_OUT3", 0 0, v0120DA10_0; 1 drivers
v0120BF60_0 .net "OUT1", 31 0, v01247438_0; 1 drivers
v0120B930_0 .net "OUT2", 31 0, v012471D0_0; 1 drivers
v0120BE00_0 .net "OUT2_TWOSCOMP", 31 0, v012476F8_0; 1 drivers
v0120BEB0_0 .net "PC", 31 0, v0120C8D0_0; 1 drivers
v0120B9E0_0 .net "PC_OUT", 31 0, v01248570_0; 1 drivers
v0120BC48_0 .net "PC_OUT2", 31 0, v01247AC0_0; 1 drivers
v0120BFB8_0 .net "PC_PLUS_FOUR", 31 0, L_0120C610; 1 drivers
v0120C010_0 .net "PC_PLUS_FOUR_OUT", 31 0, v012485C8_0; 1 drivers
v0120BBF0_0 .net "PC_PLUS_FOUR_OUT2", 31 0, v01247800_0; 1 drivers
v0120B8D8_0 .net "RD_OUT", 4 0, v01245F60_0; 1 drivers
v0120BA38_0 .net "RD_OUT2", 4 0, v0123FFA0_0; 1 drivers
v0120C878_0 .net "RD_OUT3", 4 0, v0120DB18_0; 1 drivers
v0120C820_0 .net "READ_DATA", 31 0, v0120C248_0; 1 drivers
v0120C718_0 .net "READ_DATA_OUT", 31 0, v0120D5F0_0; 1 drivers
v0120C198_0 .net "REGWRITE_ENABLE", 0 0, v01248780_0; 1 drivers
v0120C140_0 .net "REGWRITE_ENABLE_OUT", 0 0, v01246590_0; 1 drivers
v0120CAE0_0 .net "REGWRITE_ENABLE_OUT2", 0 0, v012401B0_0; 1 drivers
v0120CA88_0 .net "RESET", 0 0, v0120C2A0_0; 1 drivers
v0120CB38_0 .net "TWOSCOMP", 0 0, v012486D0_0; 1 drivers
v0120C1F0_0 .net "TWOSCOMP_OUT", 0 0, v01245FB8_0; 1 drivers
v0120C6C0_0 .net "WB_ADDRESS", 4 0, C4<zzzzz>; 0 drivers
v0120C668_0 .net "WRITE_DATA", 31 0, v0117AE60_0; 1 drivers
v0120C5B8_0 .net "WRITE_ENABLE", 0 0, v0120D648_0; 1 drivers
v0120CB90_0 .net "extended_imm_value", 31 0, v012460C0_0; 1 drivers
v0120C0E8_0 .net "extended_imm_value_out", 31 0, v01246F68_0; 1 drivers
E_011FDDD8 .event edge, v0120D9B8_0;
L_0120C770 .part v01248728_0, 15, 5;
L_0120CEA8 .part v01248728_0, 20, 5;
L_0120D060 .part v01248728_0, 12, 3;
L_0124AF48 .part v01248728_0, 7, 5;
S_0120A140 .scope module, "adder" "adder_32bit" 3 27, 4 3, S_01208D10;
 .timescale -9 -10;
v01247F40_0 .alias "IN1", 31 0, v0120BEB0_0;
v01248830_0 .alias "OUT", 31 0, v0120BFB8_0;
v01247F98_0 .net *"_s0", 31 0, C4<00000000000000000000000000000100>; 1 drivers
L_0120C610 .delay (10,10,10) L_0120C610/d;
L_0120C610/d .arith/sum 32, v0120C8D0_0, C4<00000000000000000000000000000100>;
S_0120A0B8 .scope module, "IF_IDREG" "IF_ID" 3 32, 5 3, S_01208D10;
 .timescale -9 -10;
v01248468_0 .alias "BUSYWAIT", 0 0, v012483B8_0;
v01248518_0 .alias "CLK", 0 0, v01248150_0;
v01248048_0 .alias "INSTRUCTION_IN", 31 0, v01248938_0;
v01248728_0 .var "INSTRUCTION_OUT", 31 0;
v012480A0_0 .alias "PC_IN", 31 0, v0120BEB0_0;
v01248570_0 .var "PC_OUT", 31 0;
v012480F8_0 .alias "PC_PLUS_FOUR_IN", 31 0, v0120BFB8_0;
v012485C8_0 .var "PC_PLUS_FOUR_OUT", 31 0;
v012487D8_0 .alias "RESET", 0 0, v0120CA88_0;
S_01209E98 .scope module, "cu" "controlUnit" 3 37, 6 143, S_01208D10;
 .timescale -9 -10;
v01246BC0_0 .var "ALUOP", 4 0;
v012469B0_0 .var "BRANCH", 0 0;
v012468A8_0 .var "FUNCT3", 2 0;
v012467F8_0 .var "FUNCT7", 6 0;
v01246A08_0 .var "IMMEDIATE", 2 0;
v01246B10_0 .alias "INSTRUCTION", 31 0, v01248AF0_0;
v01246B68_0 .var "JAL", 0 0;
v012467A0_0 .var "JUMP", 0 0;
v01246C18_0 .var "MEMORYREAD", 0 0;
v01246A60_0 .var "MEMORYWRITE", 0 0;
v01246AB8_0 .var "MUX1", 0 0;
v01248258_0 .var "MUX2", 0 0;
v01248678_0 .var "MUX3", 0 0;
v01248410_0 .var "OPCODE", 7 0;
v01248780_0 .var "REGISTERWRITE", 0 0;
v012486D0_0 .var "TWOSCOMP", 0 0;
E_01200018 .event edge, v01245E00_0;
S_01209D88 .scope module, "regfile" "Register_file" 3 43, 7 1, S_01208D10;
 .timescale -9 -10;
v01245E58_0 .net "ADRS1", 4 0, L_0120C770; 1 drivers
v01246328_0 .net "ADRS2", 4 0, L_0120CEA8; 1 drivers
v01246220_0 .alias "CLK", 0 0, v01248150_0;
v01246380_0 .var "DATA1", 31 0;
v01246010_0 .var "DATA2", 31 0;
v01246538_0 .alias "DATA_OUT1", 31 0, v01247E90_0;
v01246430_0 .alias "DATA_OUT2", 31 0, v012481A8_0;
v01245EB0 .array "REGISTER_FILE", 0 31, 31 0;
v01245F08_0 .alias "RESET", 0 0, v0120CA88_0;
v01246068_0 .alias "WB_ADDRESS", 4 0, v0120C6C0_0;
v01246900_0 .alias "WRITE_DATA", 31 0, v0120C668_0;
v01246958_0 .alias "WRITE_ENABLE", 0 0, v0120C5B8_0;
v01246850_0 .var/i "i", 31 0;
v01245EB0_0 .array/port v01245EB0, 0;
v01245EB0_1 .array/port v01245EB0, 1;
v01245EB0_2 .array/port v01245EB0, 2;
E_011FF038/0 .event edge, v01245E58_0, v01245EB0_0, v01245EB0_1, v01245EB0_2;
v01245EB0_3 .array/port v01245EB0, 3;
v01245EB0_4 .array/port v01245EB0, 4;
v01245EB0_5 .array/port v01245EB0, 5;
v01245EB0_6 .array/port v01245EB0, 6;
E_011FF038/1 .event edge, v01245EB0_3, v01245EB0_4, v01245EB0_5, v01245EB0_6;
v01245EB0_7 .array/port v01245EB0, 7;
v01245EB0_8 .array/port v01245EB0, 8;
v01245EB0_9 .array/port v01245EB0, 9;
v01245EB0_10 .array/port v01245EB0, 10;
E_011FF038/2 .event edge, v01245EB0_7, v01245EB0_8, v01245EB0_9, v01245EB0_10;
v01245EB0_11 .array/port v01245EB0, 11;
v01245EB0_12 .array/port v01245EB0, 12;
v01245EB0_13 .array/port v01245EB0, 13;
v01245EB0_14 .array/port v01245EB0, 14;
E_011FF038/3 .event edge, v01245EB0_11, v01245EB0_12, v01245EB0_13, v01245EB0_14;
v01245EB0_15 .array/port v01245EB0, 15;
v01245EB0_16 .array/port v01245EB0, 16;
v01245EB0_17 .array/port v01245EB0, 17;
v01245EB0_18 .array/port v01245EB0, 18;
E_011FF038/4 .event edge, v01245EB0_15, v01245EB0_16, v01245EB0_17, v01245EB0_18;
v01245EB0_19 .array/port v01245EB0, 19;
v01245EB0_20 .array/port v01245EB0, 20;
v01245EB0_21 .array/port v01245EB0, 21;
v01245EB0_22 .array/port v01245EB0, 22;
E_011FF038/5 .event edge, v01245EB0_19, v01245EB0_20, v01245EB0_21, v01245EB0_22;
v01245EB0_23 .array/port v01245EB0, 23;
v01245EB0_24 .array/port v01245EB0, 24;
v01245EB0_25 .array/port v01245EB0, 25;
v01245EB0_26 .array/port v01245EB0, 26;
E_011FF038/6 .event edge, v01245EB0_23, v01245EB0_24, v01245EB0_25, v01245EB0_26;
v01245EB0_27 .array/port v01245EB0, 27;
v01245EB0_28 .array/port v01245EB0, 28;
v01245EB0_29 .array/port v01245EB0, 29;
v01245EB0_30 .array/port v01245EB0, 30;
E_011FF038/7 .event edge, v01245EB0_27, v01245EB0_28, v01245EB0_29, v01245EB0_30;
v01245EB0_31 .array/port v01245EB0, 31;
E_011FF038/8 .event edge, v01245EB0_31, v01246328_0;
E_011FF038 .event/or E_011FF038/0, E_011FF038/1, E_011FF038/2, E_011FF038/3, E_011FF038/4, E_011FF038/5, E_011FF038/6, E_011FF038/7, E_011FF038/8;
S_0120A360 .scope module, "immex" "immediate_extend" 3 46, 8 42, S_01208D10;
 .timescale -9 -10;
v012465E8_0 .net "B_imm_1", 0 0, L_0120CDA0; 1 drivers
v01245CF8_0 .net "B_imm_2", 0 0, L_0120CE50; 1 drivers
v012461C8_0 .net "B_imm_3", 5 0, L_0120CBE8; 1 drivers
v012462D0_0 .net "B_imm_4", 3 0, L_0120CDF8; 1 drivers
v01246278_0 .net "I_imm", 11 0, L_0120CFB0; 1 drivers
v01246640_0 .net "J_imm_1", 0 0, L_0120CF58; 1 drivers
v01246698_0 .net "J_imm_2", 7 0, L_0120CC98; 1 drivers
v01246488_0 .net "J_imm_3", 0 0, L_0120D008; 1 drivers
v012466F0_0 .net "J_imm_4", 9 0, L_0120CCF0; 1 drivers
v01246170_0 .net "S_imm_1", 6 0, L_0120CC40; 1 drivers
v01245DA8_0 .net "S_imm_2", 4 0, L_0120CF00; 1 drivers
v01246118_0 .net "U_imm", 19 0, L_0120CD48; 1 drivers
v012460C0_0 .var "extended_imm_value", 31 0;
v01245CA0_0 .alias "imm_select", 2 0, v01248200_0;
v01245E00_0 .alias "imm_value", 31 0, v01248AF0_0;
E_011FE598/0 .event edge, v01245CA0_0, v01246118_0, v01246278_0, v01246170_0;
E_011FE598/1 .event edge, v01245DA8_0, v012465E8_0, v01245CF8_0, v012461C8_0;
E_011FE598/2 .event edge, v012462D0_0, v01246640_0, v01246698_0, v01246488_0;
E_011FE598/3 .event edge, v012466F0_0;
E_011FE598 .event/or E_011FE598/0, E_011FE598/1, E_011FE598/2, E_011FE598/3;
L_0120CD48 .part v01248728_0, 12, 20;
L_0120CFB0 .part v01248728_0, 20, 12;
L_0120CC40 .part v01248728_0, 25, 7;
L_0120CF00 .part v01248728_0, 7, 5;
L_0120CDA0 .part v01248728_0, 31, 1;
L_0120CE50 .part v01248728_0, 7, 1;
L_0120CBE8 .part v01248728_0, 25, 6;
L_0120CDF8 .part v01248728_0, 8, 4;
L_0120CF58 .part v01248728_0, 31, 1;
L_0120CC98 .part v01248728_0, 12, 8;
L_0120D008 .part v01248728_0, 20, 1;
L_0120CCF0 .part v01248728_0, 21, 10;
S_01209E10 .scope module, "ID_EXREG" "ID_EX" 3 54, 9 2, S_01208D10;
 .timescale -9 -10;
v01246DB0_0 .alias "ALU_IN", 4 0, v01248620_0;
v01247330_0 .var "ALU_OUT", 4 0;
v01246D00_0 .alias "BRANCH_IN", 0 0, v012488E0_0;
v01247228_0 .var "BRANCH_OUT", 0 0;
v012470C8_0 .alias "BUSYWAIT", 0 0, v012483B8_0;
v01246E60_0 .alias "CLK", 0 0, v01248150_0;
v01247388_0 .alias "DATA1_IN", 31 0, v01247E90_0;
v01246D58_0 .var "DATA1_OUT", 31 0;
v01246EB8_0 .alias "DATA2_IN", 31 0, v012481A8_0;
v01247490_0 .var "DATA2_OUT", 31 0;
v01247280_0 .net "FUNC3_IN", 2 0, L_0120D060; 1 drivers
v012474E8_0 .var "FUNC3_OUT", 2 0;
v01246F10_0 .alias "IMM_IN", 31 0, v0120CB90_0;
v01246F68_0 .var "IMM_OUT", 31 0;
v01247540_0 .alias "JAL_IN", 0 0, v01248D58_0;
v01246FC0_0 .var "JAL_OUT", 0 0;
v01247598_0 .alias "JUMP_IN", 0 0, v01248D00_0;
v01247648_0 .var "JUMP_OUT", 0 0;
v012478B0_0 .alias "MEMREAD_IN", 0 0, v01248990_0;
v01247B70_0 .var "MEMREAD_OUT", 0 0;
v01247BC8_0 .alias "MEMWRITE_IN", 0 0, v01248BF8_0;
v01247858_0 .var "MEMWRITE_OUT", 0 0;
v01247908_0 .alias "MUX1_IN", 0 0, v0120BB40_0;
v012477A8_0 .var "MUX1_OUT", 0 0;
v01247C20_0 .alias "MUX2_IN", 0 0, v0120BF08_0;
v012479B8_0 .var "MUX2_OUT", 0 0;
v01247960_0 .alias "MUX3_IN", 0 0, v0120BCF8_0;
v01247A10_0 .var "MUX3_OUT", 0 0;
v01247A68_0 .alias "PC_IN", 31 0, v0120B9E0_0;
v01247AC0_0 .var "PC_OUT", 31 0;
v01247B18_0 .alias "PC_PLUS_FOUR_IN", 31 0, v0120C010_0;
v01247800_0 .var "PC_PLUS_FOUR_OUT", 31 0;
v01245D50_0 .net "RD_IN", 4 0, L_0124AF48; 1 drivers
v01245F60_0 .var "RD_OUT", 4 0;
v01246748_0 .alias "REGWRITE_IN", 0 0, v0120C198_0;
v01246590_0 .var "REGWRITE_OUT", 0 0;
v012463D8_0 .alias "RESET", 0 0, v0120CA88_0;
v012464E0_0 .alias "TWOSCOMP_IN", 0 0, v0120CB38_0;
v01245FB8_0 .var "TWOSCOMP_OUT", 0 0;
S_0120A2D8 .scope module, "mux1" "mux_2x1_32bit" 3 59, 10 2, S_01208D10;
 .timescale -9 -10;
v012475F0_0 .alias "IN0", 31 0, v0120BC48_0;
v01246E08_0 .alias "IN1", 31 0, v012484C0_0;
v01247438_0 .var "OUT", 31 0;
v012472D8_0 .alias "SELECT", 0 0, v0120BB98_0;
E_011FED58 .event edge, v012472D8_0, v01246E08_0, v012475F0_0;
S_0120A030 .scope module, "mux2" "mux_2x1_32bit" 3 62, 10 2, S_01208D10;
 .timescale -9 -10;
v01247070_0 .alias "IN0", 31 0, v0120CB90_0;
v01246CA8_0 .alias "IN1", 31 0, v01247EE8_0;
v012471D0_0 .var "OUT", 31 0;
v01247018_0 .alias "SELECT", 0 0, v0120B988_0;
E_011FEE58 .event edge, v01247018_0, v0120D6F8_0, v01247070_0;
S_01209F20 .scope module, "twos_complement" "twos_complement_selector" 3 65, 11 7, S_01208D10;
 .timescale -9 -10;
v01247750_0 .alias "DATA2", 31 0, v0120B930_0;
v012476F8_0 .var "DATA2_OUT", 31 0;
v01247178_0 .alias "select", 0 0, v0120C1F0_0;
E_011FEE38 .event edge, v01247178_0, v01247750_0;
S_01209618 .scope module, "alu" "ALU" 3 69, 12 145, S_01208D10;
 .timescale -9 -10;
v01241268_0 .alias "DATA1", 31 0, v0120BF60_0;
v012412C0_0 .alias "DATA2", 31 0, v0120BE00_0;
v01241160_0 .var "RESULT", 31 0;
v012413C8_0 .net "Result_add", 31 0, L_0124AE98; 1 drivers
v01241528_0 .net "Result_and", 31 0, L_01249118; 1 drivers
v01240D40_0 .net "Result_div", 31 0, L_0124A130; 1 drivers
v012414D0_0 .net "Result_mul", 31 0, L_0124AE40; 1 drivers
v01240C90_0 .net "Result_mulh", 31 0, L_0124ACE0; 1 drivers
v01241580_0 .net "Result_mulhsu", 31 0, L_0124A3F0; 1 drivers
v01240EF8_0 .net "Result_mulhu", 31 0, L_0124A5A8; 1 drivers
v01241478_0 .net "Result_or", 31 0, L_01248E40; 1 drivers
v012415D8_0 .net "Result_rem", 31 0, L_0124A600; 1 drivers
v01240DF0_0 .net "Result_remu", 31 0, L_0124A4F8; 1 drivers
v01240FA8_0 .net "Result_sll", 31 0, L_0124AD90; 1 drivers
v01241108_0 .net "Result_slt", 31 0, L_0124AC30; 1 drivers
v01241630_0 .net "Result_sltu", 31 0, L_0124AEF0; 1 drivers
v012416E0_0 .net "Result_srl", 31 0, L_0124ADE8; 1 drivers
v01241738_0 .net "Result_xor", 31 0, L_01249310; 1 drivers
v012476A0_0 .alias "SELECT", 4 0, v01248308_0;
v012473E0_0 .var "ZERO", 0 0;
E_011FE538/0 .event edge, v012476A0_0, v012411B8_0, v01240CE8_0, v01240EA0_0;
E_011FE538/1 .event edge, v01240D98_0, v012419F8_0, v01241A50_0, v012419A0_0;
E_011FE538/2 .event edge, v01241C08_0, v01240998_0, v01240890_0, v01240A48_0;
E_011FE538/3 .event edge, v012406D8_0, v0123FC88_0, v0123FEF0_0, v01240368_0;
E_011FE538 .event/or E_011FE538/0, E_011FE538/1, E_011FE538/2, E_011FE538/3;
S_01209FA8 .scope module, "add0" "ADD_module" 12 162, 12 4, S_01209618;
 .timescale -9 -10;
v01241000_0 .alias "operand_A", 31 0, v0120BF60_0;
v01240F50_0 .alias "operand_B", 31 0, v0120BE00_0;
v012411B8_0 .alias "result", 31 0, v012413C8_0;
L_0124AE98 .delay (20,20,20) L_0124AE98/d;
L_0124AE98/d .arith/sum 32, v01247438_0, v012476F8_0;
S_012097B0 .scope module, "sll0" "SLL_module" 12 164, 12 12, S_01209618;
 .timescale -9 -10;
v01241688_0 .alias "operand_A", 31 0, v0120BF60_0;
v01241420_0 .alias "operand_B", 31 0, v0120BE00_0;
v01240CE8_0 .alias "result", 31 0, v01240FA8_0;
L_0124AD90 .delay (20,20,20) L_0124AD90/d;
L_0124AD90/d .shift/l 32, v01247438_0, v012476F8_0;
S_01209728 .scope module, "slt0" "SLT_module" 12 165, 12 20, S_01209618;
 .timescale -9 -10;
v01241210_0 .net *"_s0", 0 0, L_0124AC88; 1 drivers
v012410B0_0 .net/s *"_s2", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v01240E48_0 .net/s *"_s4", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v01241370_0 .alias/s "operand_A", 31 0, v0120BF60_0;
v01241058_0 .alias/s "operand_B", 31 0, v0120BE00_0;
v01240EA0_0 .alias "result", 31 0, v01241108_0;
L_0124AC88 .cmp/gt.s 32, v012476F8_0, v01247438_0;
L_0124AC30 .functor MUXZ 32, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000001>, L_0124AC88, C4<>;
S_01209C78 .scope module, "sltu0" "SLTU_module" 12 166, 12 28, S_01209618;
 .timescale -9 -10;
v01241948_0 .net *"_s0", 0 0, L_0124AB80; 1 drivers
v01241BB0_0 .net/s *"_s2", 31 0, C4<00000000000000000000000000000001>; 1 drivers
v012417E8_0 .net/s *"_s4", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v01241840_0 .alias "operand_A", 31 0, v0120BF60_0;
v01241318_0 .alias "operand_B", 31 0, v0120BE00_0;
v01240D98_0 .alias "result", 31 0, v01241630_0;
L_0124AB80 .cmp/gt 32, v012476F8_0, v01247438_0;
L_0124AEF0 .functor MUXZ 32, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000001>, L_0124AB80, C4<>;
S_012096A0 .scope module, "xor0" "XOR_module" 12 167, 12 37, S_01209618;
 .timescale -9 -10;
L_01249310/d .functor XOR 32, v01247438_0, v012476F8_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_01249310 .delay (20,20,20) L_01249310/d;
v01241B00_0 .alias "operand_A", 31 0, v0120BF60_0;
v012418F0_0 .alias "operand_B", 31 0, v0120BE00_0;
v012419F8_0 .alias "result", 31 0, v01241738_0;
S_01209AE0 .scope module, "srl0" "SRL_module" 12 168, 12 46, S_01209618;
 .timescale -9 -10;
v01241790_0 .alias "operand_A", 31 0, v0120BF60_0;
v01241AA8_0 .alias "operand_B", 31 0, v0120BE00_0;
v01241A50_0 .alias "result", 31 0, v012416E0_0;
L_0124ADE8 .delay (20,20,20) L_0124ADE8/d;
L_0124ADE8/d .shift/r 32, v01247438_0, v012476F8_0;
S_01209B68 .scope module, "or0" "OR_module" 12 170, 12 55, S_01209618;
 .timescale -9 -10;
L_01248E40/d .functor OR 32, v01247438_0, v012476F8_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_01248E40 .delay (20,20,20) L_01248E40/d;
v01241B58_0 .alias "operand_A", 31 0, v0120BF60_0;
v01241898_0 .alias "operand_B", 31 0, v0120BE00_0;
v012419A0_0 .alias "result", 31 0, v01241478_0;
S_01209BF0 .scope module, "and0" "AND_module" 12 171, 12 64, S_01209618;
 .timescale -9 -10;
L_01249118/d .functor AND 32, v01247438_0, v012476F8_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_01249118 .delay (20,20,20) L_01249118/d;
v01240B50_0 .alias "operand_A", 31 0, v0120BF60_0;
v01240BA8_0 .alias "operand_B", 31 0, v0120BE00_0;
v01241C08_0 .alias "result", 31 0, v01241528_0;
S_01209A58 .scope module, "mul0" "MUL_module" 12 172, 12 73, S_01209618;
 .timescale -9 -10;
v01240940_0 .alias "operand_A", 31 0, v0120BF60_0;
v01240AF8_0 .alias "operand_B", 31 0, v0120BE00_0;
v01240C00_0 .net "product", 63 0, L_0124ABD8; 1 drivers
v01240998_0 .alias "result", 31 0, v012414D0_0;
L_0124ABD8 .delay (20,20,20) L_0124ABD8/d;
L_0124ABD8/d .arith/mult 64, v01247438_0, v012476F8_0;
L_0124AE40 .part L_0124ABD8, 0, 32;
S_012099D0 .scope module, "mulh0" "MULH_module" 12 173, 12 84, S_01209618;
 .timescale -9 -10;
v012407E0_0 .net/s *"_s0", 63 0, L_0124AAD0; 1 drivers
v01240838_0 .net/s *"_s2", 63 0, L_0124AD38; 1 drivers
v01240788_0 .alias/s "operand_A", 31 0, v0120BF60_0;
v01240AA0_0 .alias/s "operand_B", 31 0, v0120BE00_0;
v012409F0_0 .net "product", 63 0, L_0124AB28; 1 drivers
v01240890_0 .alias "result", 31 0, v01240C90_0;
L_0124AAD0 .extend/s 64, v01247438_0;
L_0124AD38 .extend/s 64, v012476F8_0;
L_0124AB28 .delay (20,20,20) L_0124AB28/d;
L_0124AB28/d .arith/mult 64, L_0124AAD0, L_0124AD38;
L_0124ACE0 .part L_0124AB28, 32, 32;
S_01209948 .scope module, "mulhsu0" "MULHSU_module" 12 174, 12 95, S_01209618;
 .timescale -9 -10;
v0123FCE0_0 .net *"_s0", 63 0, L_0124AA78; 1 drivers
v0123FD38_0 .net *"_s3", 31 0, C4<00000000000000000000000000000000>; 1 drivers
v0123FFF8_0 .alias/s "operand_A", 31 0, v0120BF60_0;
v01240050_0 .alias "operand_B", 31 0, v0120BE00_0;
v012408E8_0 .net "product", 63 0, L_0124A290; 1 drivers
v01240A48_0 .alias "result", 31 0, v01241580_0;
L_0124AA78 .concat [ 32 32 0 0], v01247438_0, C4<00000000000000000000000000000000>;
L_0124A290 .delay (20,20,20) L_0124A290/d;
L_0124A290/d .arith/mult 64, L_0124AA78, v012476F8_0;
L_0124A3F0 .part L_0124A290, 32, 32;
S_01209D00 .scope module, "mulhu0" "MULHU_module" 12 175, 12 106, S_01209618;
 .timescale -9 -10;
v012404C8_0 .alias "operand_A", 31 0, v0120BF60_0;
v01240520_0 .alias "operand_B", 31 0, v0120BE00_0;
v01240730_0 .net "product", 63 0, L_0124A8C0; 1 drivers
v012406D8_0 .alias "result", 31 0, v01240EF8_0;
L_0124A8C0 .delay (20,20,20) L_0124A8C0/d;
L_0124A8C0/d .arith/mult 64, v01247438_0, v012476F8_0;
L_0124A5A8 .part L_0124A8C0, 32, 32;
S_012098C0 .scope module, "div0" "DIV_module" 12 176, 12 117, S_01209618;
 .timescale -9 -10;
v0123FF48_0 .alias "operand_A", 31 0, v0120BF60_0;
v01240680_0 .alias "operand_B", 31 0, v0120BE00_0;
v0123FC88_0 .alias "result", 31 0, v01240D40_0;
L_0124A130 .delay (20,20,20) L_0124A130/d;
L_0124A130/d .arith/div 32, v01247438_0, v012476F8_0;
S_01208738 .scope module, "rem0" "REM_module" 12 177, 12 126, S_01209618;
 .timescale -9 -10;
v01240418_0 .alias/s "operand_A", 31 0, v0120BF60_0;
v01240470_0 .alias/s "operand_B", 31 0, v0120BE00_0;
v0123FEF0_0 .alias/s "result", 31 0, v012415D8_0;
L_0124A600 .delay (20,20,20) L_0124A600/d;
L_0124A600/d .arith/mod.s 32, v01247438_0, v012476F8_0;
S_01208628 .scope module, "remu0" "REMU_module" 12 178, 12 135, S_01209618;
 .timescale -9 -10;
v01240628_0 .alias "operand_A", 31 0, v0120BF60_0;
v0123FD90_0 .alias "operand_B", 31 0, v0120BE00_0;
v01240368_0 .alias "result", 31 0, v01240DF0_0;
L_0124A4F8 .delay (20,20,20) L_0124A4F8/d;
L_0124A4F8/d .arith/mod 32, v01247438_0, v012476F8_0;
S_012093F8 .scope module, "JAL_MUX" "mux_2x1_32bit" 3 72, 10 2, S_01208D10;
 .timescale -9 -10;
v012403C0_0 .alias "IN0", 31 0, v01247E38_0;
v0123FE98_0 .alias "IN1", 31 0, v0120BBF0_0;
v01240578_0 .var "OUT", 31 0;
v01240310_0 .alias "SELECT", 0 0, v01248A98_0;
E_011FE4D8 .event edge, v01240310_0, v0123FE98_0, v012403C0_0;
S_01209480 .scope module, "EX_MEMREG" "EX_MEM" 3 79, 13 3, S_01208D10;
 .timescale -9 -10;
v0120D598_0 .alias "ALUUD_IN", 31 0, v01248CA8_0;
v0120D6A0_0 .var "ALUUD_OUT", 31 0;
v0120D7A8_0 .alias "BUSYWAIT", 0 0, v012483B8_0;
v0120D858_0 .alias "CLK", 0 0, v01248150_0;
v0120D6F8_0 .alias "DATA2_IN", 31 0, v01247EE8_0;
v0120D750_0 .var "DATA2_OUT", 31 0;
v0120D8B0_0 .alias "FUNC3_IN", 2 0, v01247FF0_0;
v0120D908_0 .var "FUNC3_OUT", 2 0;
v0120D960_0 .alias "MEM_READ_IN", 0 0, v012489E8_0;
v012405D0_0 .var "MEM_READ_OUT", 0 0;
v01240100_0 .alias "MEM_WRITE_IN", 0 0, v01248A40_0;
v0123FDE8_0 .var "MEM_WRITE_OUT", 0 0;
v0123FE40_0 .alias "MUX3_SELECT_IN", 0 0, v0120BDA8_0;
v01240158_0 .var "MUX3_SELECT_OUT", 0 0;
v01240208_0 .alias "RD_IN", 4 0, v0120B8D8_0;
v0123FFA0_0 .var "RD_OUT", 4 0;
v01240260_0 .alias "REGWRITE_ENABLE_IN", 0 0, v0120C140_0;
v012401B0_0 .var "REGWRITE_ENABLE_OUT", 0 0;
v012402B8_0 .alias "RESET", 0 0, v0120CA88_0;
S_01208EA8 .scope module, "MEM_WBREG" "MEM_WB" 3 92, 14 3, S_01208D10;
 .timescale -9 -10;
v0120D9B8_0 .alias "ALUOUT_IN", 31 0, v01248B48_0;
v0120DAC0_0 .var "ALUOUT_OUT", 31 0;
v0120DC20_0 .alias "BUSYWAIT", 0 0, v012483B8_0;
v0120DB70_0 .alias "CLK", 0 0, v01248150_0;
v0120D800_0 .alias "MEM_IN", 31 0, v0120C820_0;
v0120D5F0_0 .var "MEM_OUT", 31 0;
v0120D540_0 .alias "MUX3_SELECT_IN", 0 0, v0120BD50_0;
v0120DA10_0 .var "MUX3_SELECT_OUT", 0 0;
v0120DBC8_0 .alias "RD_IN", 4 0, v0120BA38_0;
v0120DB18_0 .var "RD_OUT", 4 0;
v0120DA68_0 .alias "REGWRITE_ENABLE_IN", 0 0, v0120CAE0_0;
v0120D648_0 .var "REGWRITE_ENABLE_OUT", 0 0;
v0120D4E8_0 .alias "RESET", 0 0, v0120CA88_0;
E_011FDD78 .event posedge, v0120DB70_0;
S_01208C00 .scope module, "MUX3" "mux_2x1_32bit" 3 96, 10 2, S_01208D10;
 .timescale -9 -10;
v011D6998_0 .alias "IN0", 31 0, v01248BA0_0;
v0120AF90_0 .alias "IN1", 31 0, v0120C718_0;
v0117AE60_0 .var "OUT", 31 0;
v0117BBD8_0 .alias "SELECT", 0 0, v0120BE58_0;
E_011FE038 .event edge, v0117BBD8_0, v0120AF90_0, v011D6998_0;
S_01208AF0 .scope module, "mux_4x1_32bit" "mux_4x1_32bit" 15 3;
 .timescale -9 -10;
v0120C560_0 .net "IN0", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0120C2F8_0 .net "IN1", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0120C350_0 .net "IN2", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0120C3A8_0 .net "IN3", 31 0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; 0 drivers
v0120C4B0_0 .var "OUT", 31 0;
v0120C508_0 .net "SELECT", 1 0, C4<zz>; 0 drivers
E_011FE818/0 .event edge, v0120C508_0, v0120C3A8_0, v0120C350_0, v0120C2F8_0;
E_011FE818/1 .event edge, v0120C560_0;
E_011FE818 .event/or E_011FE818/0, E_011FE818/1;
    .scope S_0120A0B8;
T_0 ;
    %wait E_011FDD78;
    %load/v 8, v012487D8_0, 1;
    %jmp/0xz  T_0.0, 8;
    %set/v v01248570_0, 0, 32;
    %set/v v012485C8_0, 0, 32;
    %set/v v01248728_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v01248468_0, 1;
    %cmpi/u 8, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %delay 20, 0;
    %load/v 8, v01248048_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01248728_0, 0, 8;
    %load/v 8, v012480F8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v012485C8_0, 0, 8;
    %load/v 8, v012480A0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01248570_0, 0, 8;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_01209E98;
T_1 ;
    %wait E_01200018;
    %load/v 8, v01246B10_0, 7; Select 7 out of 32 bits
    %mov 15, 0, 1;
    %set/v v01248410_0, 8, 8;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.0, 4;
    %load/x1p 8, v01246B10_0, 3;
    %jmp T_1.1;
T_1.0 ;
    %mov 8, 2, 3;
T_1.1 ;
; Save base=8 wid=3 in lookaside.
    %set/v v012468A8_0, 8, 3;
    %ix/load 1, 25, 0;
    %mov 4, 0, 1;
    %jmp/1 T_1.2, 4;
    %load/x1p 8, v01246B10_0, 7;
    %jmp T_1.3;
T_1.2 ;
    %mov 8, 2, 7;
T_1.3 ;
; Save base=8 wid=7 in lookaside.
    %set/v v012467F8_0, 8, 7;
    %load/v 8, v01248410_0, 8;
    %cmpi/u 8, 51, 8;
    %jmp/1 T_1.4, 6;
    %cmpi/u 8, 3, 8;
    %jmp/1 T_1.5, 6;
    %cmpi/u 8, 19, 8;
    %jmp/1 T_1.6, 6;
    %cmpi/u 8, 103, 8;
    %jmp/1 T_1.7, 6;
    %cmpi/u 8, 35, 8;
    %jmp/1 T_1.8, 6;
    %cmpi/u 8, 23, 8;
    %jmp/1 T_1.9, 6;
    %cmpi/u 8, 55, 8;
    %jmp/1 T_1.10, 6;
    %cmpi/u 8, 99, 8;
    %jmp/1 T_1.11, 6;
    %cmpi/u 8, 111, 8;
    %jmp/1 T_1.12, 6;
    %jmp T_1.13;
T_1.4 ;
    %load/v 8, v012467F8_0, 7;
    %cmpi/u 8, 0, 7;
    %jmp/1 T_1.14, 6;
    %cmpi/u 8, 32, 7;
    %jmp/1 T_1.15, 6;
    %cmpi/u 8, 59, 7;
    %jmp/1 T_1.16, 6;
    %jmp T_1.17;
T_1.14 ;
    %load/v 8, v012468A8_0, 3;
    %cmpi/u 8, 0, 3;
    %jmp/1 T_1.18, 6;
    %cmpi/u 8, 1, 3;
    %jmp/1 T_1.19, 6;
    %cmpi/u 8, 2, 3;
    %jmp/1 T_1.20, 6;
    %cmpi/u 8, 3, 3;
    %jmp/1 T_1.21, 6;
    %cmpi/u 8, 4, 3;
    %jmp/1 T_1.22, 6;
    %cmpi/u 8, 5, 3;
    %jmp/1 T_1.23, 6;
    %cmpi/u 8, 6, 3;
    %jmp/1 T_1.24, 6;
    %cmpi/u 8, 7, 3;
    %jmp/1 T_1.25, 6;
    %jmp T_1.26;
T_1.18 ;
    %cassign/v v01246BC0_0, 0, 5;
    %jmp T_1.26;
T_1.19 ;
    %movi 8, 1, 5;
    %cassign/v v01246BC0_0, 8, 5;
    %jmp T_1.26;
T_1.20 ;
    %movi 13, 2, 5;
    %cassign/v v01246BC0_0, 13, 5;
    %jmp T_1.26;
T_1.21 ;
    %movi 18, 3, 5;
    %cassign/v v01246BC0_0, 18, 5;
    %jmp T_1.26;
T_1.22 ;
    %movi 23, 4, 5;
    %cassign/v v01246BC0_0, 23, 5;
    %jmp T_1.26;
T_1.23 ;
    %movi 28, 5, 5;
    %cassign/v v01246BC0_0, 28, 5;
    %jmp T_1.26;
T_1.24 ;
    %movi 33, 6, 5;
    %cassign/v v01246BC0_0, 33, 5;
    %jmp T_1.26;
T_1.25 ;
    %movi 38, 7, 5;
    %cassign/v v01246BC0_0, 38, 5;
    %jmp T_1.26;
T_1.26 ;
    %cassign/v v01246AB8_0, 1, 1;
    %cassign/v v01248258_0, 1, 1;
    %cassign/v v01248678_0, 0, 1;
    %cassign/v v01248780_0, 1, 1;
    %cassign/v v01246A60_0, 0, 1;
    %cassign/v v01246C18_0, 0, 1;
    %cassign/v v012469B0_0, 0, 1;
    %cassign/v v012467A0_0, 0, 1;
    %cassign/v v01246B68_0, 0, 1;
    %cassign/v v01246A08_0, 0, 3;
    %cassign/v v012486D0_0, 0, 1;
    %jmp T_1.17;
T_1.15 ;
    %load/v 43, v012468A8_0, 3;
    %cmpi/u 43, 0, 3;
    %jmp/1 T_1.27, 6;
    %cmpi/u 43, 5, 3;
    %jmp/1 T_1.28, 6;
    %jmp T_1.29;
T_1.27 ;
    %cassign/v v01246BC0_0, 0, 5;
    %jmp T_1.29;
T_1.28 ;
    %movi 43, 5, 5;
    %cassign/v v01246BC0_0, 43, 5;
    %jmp T_1.29;
T_1.29 ;
    %cassign/v v01246AB8_0, 1, 1;
    %cassign/v v01248258_0, 1, 1;
    %cassign/v v01248678_0, 0, 1;
    %cassign/v v01248780_0, 1, 1;
    %cassign/v v01246A60_0, 0, 1;
    %cassign/v v01246C18_0, 0, 1;
    %cassign/v v012469B0_0, 0, 1;
    %cassign/v v012467A0_0, 0, 1;
    %cassign/v v01246B68_0, 0, 1;
    %cassign/v v01246A08_0, 0, 3;
    %cassign/v v012486D0_0, 1, 1;
    %jmp T_1.17;
T_1.16 ;
    %load/v 48, v012468A8_0, 3;
    %cmpi/u 48, 0, 3;
    %jmp/1 T_1.30, 6;
    %cmpi/u 48, 1, 3;
    %jmp/1 T_1.31, 6;
    %cmpi/u 48, 2, 3;
    %jmp/1 T_1.32, 6;
    %cmpi/u 48, 3, 3;
    %jmp/1 T_1.33, 6;
    %cmpi/u 48, 4, 3;
    %jmp/1 T_1.34, 6;
    %cmpi/u 48, 6, 3;
    %jmp/1 T_1.35, 6;
    %cmpi/u 48, 7, 3;
    %jmp/1 T_1.36, 6;
    %jmp T_1.37;
T_1.30 ;
    %movi 48, 8, 5;
    %cassign/v v01246BC0_0, 48, 5;
    %jmp T_1.37;
T_1.31 ;
    %movi 53, 9, 5;
    %cassign/v v01246BC0_0, 53, 5;
    %jmp T_1.37;
T_1.32 ;
    %movi 58, 10, 5;
    %cassign/v v01246BC0_0, 58, 5;
    %jmp T_1.37;
T_1.33 ;
    %movi 63, 11, 5;
    %cassign/v v01246BC0_0, 63, 5;
    %jmp T_1.37;
T_1.34 ;
    %movi 68, 12, 5;
    %cassign/v v01246BC0_0, 68, 5;
    %jmp T_1.37;
T_1.35 ;
    %movi 73, 13, 5;
    %cassign/v v01246BC0_0, 73, 5;
    %jmp T_1.37;
T_1.36 ;
    %movi 78, 15, 5;
    %cassign/v v01246BC0_0, 78, 5;
    %jmp T_1.37;
T_1.37 ;
    %cassign/v v01246AB8_0, 1, 1;
    %cassign/v v01248258_0, 1, 1;
    %cassign/v v01248678_0, 0, 1;
    %cassign/v v01248780_0, 1, 1;
    %cassign/v v01246A60_0, 0, 1;
    %cassign/v v01246C18_0, 0, 1;
    %cassign/v v012469B0_0, 0, 1;
    %cassign/v v012467A0_0, 0, 1;
    %cassign/v v01246B68_0, 0, 1;
    %cassign/v v01246A08_0, 0, 3;
    %cassign/v v012486D0_0, 0, 1;
    %jmp T_1.17;
T_1.17 ;
    %jmp T_1.13;
T_1.5 ;
    %movi 83, 16, 5;
    %cassign/v v01246BC0_0, 83, 5;
    %cassign/v v01246AB8_0, 1, 1;
    %cassign/v v01248258_0, 1, 1;
    %cassign/v v01248678_0, 1, 1;
    %cassign/v v01248780_0, 1, 1;
    %cassign/v v01246A60_0, 1, 1;
    %cassign/v v01246C18_0, 0, 1;
    %cassign/v v012469B0_0, 0, 1;
    %cassign/v v012467A0_0, 0, 1;
    %cassign/v v01246B68_0, 0, 1;
    %movi 88, 1, 3;
    %cassign/v v01246A08_0, 88, 3;
    %cassign/v v012486D0_0, 0, 1;
    %jmp T_1.13;
T_1.6 ;
    %load/v 91, v012468A8_0, 3;
    %cmpi/u 91, 0, 3;
    %jmp/1 T_1.38, 6;
    %cmpi/u 91, 1, 3;
    %jmp/1 T_1.39, 6;
    %cmpi/u 91, 2, 3;
    %jmp/1 T_1.40, 6;
    %cmpi/u 91, 3, 3;
    %jmp/1 T_1.41, 6;
    %cmpi/u 91, 4, 3;
    %jmp/1 T_1.42, 6;
    %cmpi/u 91, 5, 3;
    %jmp/1 T_1.43, 6;
    %cmpi/u 91, 6, 3;
    %jmp/1 T_1.44, 6;
    %cmpi/u 91, 7, 3;
    %jmp/1 T_1.45, 6;
    %jmp T_1.46;
T_1.38 ;
    %cassign/v v01246BC0_0, 0, 5;
    %jmp T_1.46;
T_1.39 ;
    %movi 91, 1, 5;
    %cassign/v v01246BC0_0, 91, 5;
    %jmp T_1.46;
T_1.40 ;
    %movi 96, 2, 5;
    %cassign/v v01246BC0_0, 96, 5;
    %jmp T_1.46;
T_1.41 ;
    %movi 101, 3, 5;
    %cassign/v v01246BC0_0, 101, 5;
    %jmp T_1.46;
T_1.42 ;
    %movi 106, 4, 5;
    %cassign/v v01246BC0_0, 106, 5;
    %jmp T_1.46;
T_1.43 ;
    %movi 111, 5, 5;
    %cassign/v v01246BC0_0, 111, 5;
    %jmp T_1.46;
T_1.44 ;
    %movi 116, 6, 5;
    %cassign/v v01246BC0_0, 116, 5;
    %jmp T_1.46;
T_1.45 ;
    %movi 121, 7, 5;
    %cassign/v v01246BC0_0, 121, 5;
    %jmp T_1.46;
T_1.46 ;
    %cassign/v v01246AB8_0, 1, 1;
    %cassign/v v01248258_0, 0, 1;
    %cassign/v v01248678_0, 0, 1;
    %cassign/v v01248780_0, 1, 1;
    %cassign/v v01246A60_0, 0, 1;
    %cassign/v v01246C18_0, 0, 1;
    %cassign/v v012469B0_0, 0, 1;
    %cassign/v v012467A0_0, 0, 1;
    %cassign/v v01246B68_0, 0, 1;
    %load/v 126, v012468A8_0, 3;
    %cmpi/u 126, 0, 3;
    %jmp/1 T_1.47, 6;
    %cmpi/u 126, 1, 3;
    %jmp/1 T_1.48, 6;
    %cmpi/u 126, 2, 3;
    %jmp/1 T_1.49, 6;
    %cmpi/u 126, 3, 3;
    %jmp/1 T_1.50, 6;
    %cmpi/u 126, 4, 3;
    %jmp/1 T_1.51, 6;
    %cmpi/u 126, 5, 3;
    %jmp/1 T_1.52, 6;
    %cmpi/u 126, 6, 3;
    %jmp/1 T_1.53, 6;
    %cmpi/u 126, 7, 3;
    %jmp/1 T_1.54, 6;
    %jmp T_1.55;
T_1.47 ;
    %movi 126, 1, 3;
    %cassign/v v01246A08_0, 126, 3;
    %jmp T_1.55;
T_1.48 ;
    %movi 129, 1, 3;
    %cassign/v v01246A08_0, 129, 3;
    %jmp T_1.55;
T_1.49 ;
    %movi 132, 1, 3;
    %cassign/v v01246A08_0, 132, 3;
    %jmp T_1.55;
T_1.50 ;
    %movi 135, 1, 3;
    %cassign/v v01246A08_0, 135, 3;
    %jmp T_1.55;
T_1.51 ;
    %movi 138, 1, 3;
    %cassign/v v01246A08_0, 138, 3;
    %jmp T_1.55;
T_1.52 ;
    %movi 141, 2, 3;
    %cassign/v v01246A08_0, 141, 3;
    %jmp T_1.55;
T_1.53 ;
    %movi 144, 1, 3;
    %cassign/v v01246A08_0, 144, 3;
    %jmp T_1.55;
T_1.54 ;
    %movi 147, 1, 3;
    %cassign/v v01246A08_0, 147, 3;
    %jmp T_1.55;
T_1.55 ;
    %load/v 150, v012468A8_0, 3;
    %cmpi/u 150, 0, 3;
    %jmp/1 T_1.56, 6;
    %cmpi/u 150, 1, 3;
    %jmp/1 T_1.57, 6;
    %cmpi/u 150, 2, 3;
    %jmp/1 T_1.58, 6;
    %cmpi/u 150, 3, 3;
    %jmp/1 T_1.59, 6;
    %cmpi/u 150, 4, 3;
    %jmp/1 T_1.60, 6;
    %cmpi/u 150, 5, 3;
    %jmp/1 T_1.61, 6;
    %cmpi/u 150, 6, 3;
    %jmp/1 T_1.62, 6;
    %cmpi/u 150, 7, 3;
    %jmp/1 T_1.63, 6;
    %jmp T_1.64;
T_1.56 ;
    %cassign/v v012486D0_0, 0, 1;
    %jmp T_1.64;
T_1.57 ;
    %cassign/v v012486D0_0, 0, 1;
    %jmp T_1.64;
T_1.58 ;
    %cassign/v v012486D0_0, 0, 1;
    %jmp T_1.64;
T_1.59 ;
    %cassign/v v012486D0_0, 0, 1;
    %jmp T_1.64;
T_1.60 ;
    %cassign/v v012486D0_0, 0, 1;
    %jmp T_1.64;
T_1.61 ;
    %load/v 150, v012467F8_0, 7;
    %cmpi/u 150, 0, 7;
    %jmp/1 T_1.65, 6;
    %cmpi/u 150, 32, 7;
    %jmp/1 T_1.66, 6;
    %jmp T_1.67;
T_1.65 ;
    %cassign/v v012486D0_0, 0, 1;
    %jmp T_1.67;
T_1.66 ;
    %cassign/v v012486D0_0, 1, 1;
    %jmp T_1.67;
T_1.67 ;
    %jmp T_1.64;
T_1.62 ;
    %cassign/v v012486D0_0, 0, 1;
    %jmp T_1.64;
T_1.63 ;
    %cassign/v v012486D0_0, 0, 1;
    %jmp T_1.64;
T_1.64 ;
    %jmp T_1.13;
T_1.7 ;
    %cassign/v v01246BC0_0, 0, 5;
    %cassign/v v01246AB8_0, 1, 1;
    %cassign/v v01248258_0, 0, 1;
    %cassign/v v01248678_0, 0, 1;
    %cassign/v v01248780_0, 1, 1;
    %cassign/v v01246A60_0, 0, 1;
    %cassign/v v01246C18_0, 0, 1;
    %cassign/v v012469B0_0, 0, 1;
    %cassign/v v012467A0_0, 1, 1;
    %cassign/v v01246B68_0, 0, 1;
    %movi 150, 1, 3;
    %cassign/v v01246A08_0, 150, 3;
    %cassign/v v012486D0_0, 0, 1;
    %jmp T_1.13;
T_1.8 ;
    %cassign/v v01246BC0_0, 0, 5;
    %cassign/v v01246AB8_0, 1, 1;
    %cassign/v v01248258_0, 1, 1;
    %cassign/v v01248678_0, 0, 1;
    %cassign/v v01248780_0, 0, 1;
    %cassign/v v01246A60_0, 1, 1;
    %cassign/v v01246C18_0, 0, 1;
    %cassign/v v012469B0_0, 0, 1;
    %cassign/v v012467A0_0, 0, 1;
    %cassign/v v01246B68_0, 0, 1;
    %movi 153, 3, 3;
    %cassign/v v01246A08_0, 153, 3;
    %cassign/v v012486D0_0, 0, 1;
    %jmp T_1.13;
T_1.9 ;
    %cassign/v v01246BC0_0, 0, 5;
    %cassign/v v01246AB8_0, 0, 1;
    %cassign/v v01248258_0, 0, 1;
    %cassign/v v01248678_0, 0, 1;
    %cassign/v v01248780_0, 1, 1;
    %cassign/v v01246A60_0, 0, 1;
    %cassign/v v01246C18_0, 0, 1;
    %cassign/v v012469B0_0, 0, 1;
    %cassign/v v012467A0_0, 0, 1;
    %cassign/v v01246B68_0, 0, 1;
    %cassign/v v01246A08_0, 0, 3;
    %cassign/v v012486D0_0, 0, 1;
    %jmp T_1.13;
T_1.10 ;
    %movi 156, 16, 5;
    %cassign/v v01246BC0_0, 156, 5;
    %cassign/v v01246AB8_0, 0, 1;
    %cassign/v v01248258_0, 0, 1;
    %cassign/v v01248678_0, 0, 1;
    %cassign/v v01248780_0, 1, 1;
    %cassign/v v01246A60_0, 0, 1;
    %cassign/v v01246C18_0, 0, 1;
    %cassign/v v012469B0_0, 0, 1;
    %cassign/v v012467A0_0, 0, 1;
    %cassign/v v01246B68_0, 0, 1;
    %cassign/v v01246A08_0, 0, 3;
    %cassign/v v012486D0_0, 0, 1;
    %jmp T_1.13;
T_1.11 ;
    %load/v 161, v012468A8_0, 3;
    %cmpi/u 161, 0, 3;
    %jmp/1 T_1.68, 6;
    %cmpi/u 161, 1, 3;
    %jmp/1 T_1.69, 6;
    %cmpi/u 161, 4, 3;
    %jmp/1 T_1.70, 6;
    %cmpi/u 161, 5, 3;
    %jmp/1 T_1.71, 6;
    %cmpi/u 161, 6, 3;
    %jmp/1 T_1.72, 6;
    %cmpi/u 161, 7, 3;
    %jmp/1 T_1.73, 6;
    %jmp T_1.74;
T_1.68 ;
    %cassign/v v01246BC0_0, 0, 5;
    %jmp T_1.74;
T_1.69 ;
    %cassign/v v01246BC0_0, 0, 5;
    %jmp T_1.74;
T_1.70 ;
    %movi 161, 2, 5;
    %cassign/v v01246BC0_0, 161, 5;
    %jmp T_1.74;
T_1.71 ;
    %movi 166, 2, 5;
    %cassign/v v01246BC0_0, 166, 5;
    %jmp T_1.74;
T_1.72 ;
    %movi 171, 3, 5;
    %cassign/v v01246BC0_0, 171, 5;
    %jmp T_1.74;
T_1.73 ;
    %movi 176, 3, 5;
    %cassign/v v01246BC0_0, 176, 5;
    %jmp T_1.74;
T_1.74 ;
    %cassign/v v01246AB8_0, 1, 1;
    %cassign/v v01248258_0, 0, 1;
    %cassign/v v01248678_0, 0, 1;
    %cassign/v v01248780_0, 0, 1;
    %cassign/v v01246A60_0, 0, 1;
    %cassign/v v01246C18_0, 0, 1;
    %cassign/v v012469B0_0, 1, 1;
    %cassign/v v012467A0_0, 0, 1;
    %cassign/v v01246B68_0, 1, 1;
    %movi 181, 4, 3;
    %cassign/v v01246A08_0, 181, 3;
    %load/v 184, v012468A8_0, 3;
    %cmpi/u 184, 0, 3;
    %jmp/1 T_1.75, 6;
    %cmpi/u 184, 1, 3;
    %jmp/1 T_1.76, 6;
    %cmpi/u 184, 4, 3;
    %jmp/1 T_1.77, 6;
    %cmpi/u 184, 5, 3;
    %jmp/1 T_1.78, 6;
    %cmpi/u 184, 6, 3;
    %jmp/1 T_1.79, 6;
    %cmpi/u 184, 7, 3;
    %jmp/1 T_1.80, 6;
    %jmp T_1.81;
T_1.75 ;
    %cassign/v v012486D0_0, 1, 1;
    %jmp T_1.81;
T_1.76 ;
    %cassign/v v012486D0_0, 1, 1;
    %jmp T_1.81;
T_1.77 ;
    %cassign/v v012486D0_0, 0, 1;
    %jmp T_1.81;
T_1.78 ;
    %cassign/v v012486D0_0, 0, 1;
    %jmp T_1.81;
T_1.79 ;
    %cassign/v v012486D0_0, 0, 1;
    %jmp T_1.81;
T_1.80 ;
    %cassign/v v012486D0_0, 0, 1;
    %jmp T_1.81;
T_1.81 ;
    %jmp T_1.13;
T_1.12 ;
    %cassign/v v01246BC0_0, 0, 5;
    %cassign/v v01246AB8_0, 0, 1;
    %cassign/v v01248258_0, 0, 1;
    %cassign/v v01248678_0, 0, 1;
    %cassign/v v01248780_0, 1, 1;
    %cassign/v v01246A60_0, 0, 1;
    %cassign/v v01246C18_0, 0, 1;
    %cassign/v v012469B0_0, 0, 1;
    %cassign/v v012467A0_0, 1, 1;
    %cassign/v v01246B68_0, 1, 1;
    %movi 184, 5, 3;
    %cassign/v v01246A08_0, 184, 3;
    %cassign/v v012486D0_0, 0, 1;
    %jmp T_1.13;
T_1.13 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_01209D88;
T_2 ;
    %wait E_011FDD78;
    %load/v 187, v01245F08_0, 1;
    %jmp/0xz  T_2.0, 187;
    %set/v v01246850_0, 0, 32;
T_2.2 ;
    %load/v 187, v01246850_0, 32;
   %cmpi/s 187, 32, 32;
    %jmp/0xz T_2.3, 5;
    %load/v 187, v01246850_0, 32;
    %ix/getv/s 3, v01246850_0;
    %jmp/1 t_0, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01245EB0, 0, 187;
t_0 ;
    %ix/load 0, 1, 0;
    %load/vp0/s 187, v01246850_0, 32;
    %set/v v01246850_0, 187, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/v 187, v01246958_0, 1;
    %jmp/0xz  T_2.4, 187;
    %load/v 187, v01246900_0, 32;
    %ix/getv 3, v01246068_0;
    %jmp/1 t_1, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v01245EB0, 0, 187;
t_1 ;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_01209D88;
T_3 ;
    %wait E_011FF038;
    %ix/getv 3, v01245E58_0;
    %load/av 187, v01245EB0, 32;
    %set/v v01246380_0, 187, 32;
    %ix/getv 3, v01246328_0;
    %load/av 187, v01245EB0, 32;
    %set/v v01246010_0, 187, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0120A360;
T_4 ;
    %wait E_011FE598;
    %load/v 187, v01245CA0_0, 3;
    %cmpi/u 187, 0, 3;
    %jmp/1 T_4.0, 6;
    %cmpi/u 187, 1, 3;
    %jmp/1 T_4.1, 6;
    %cmpi/u 187, 2, 3;
    %jmp/1 T_4.2, 6;
    %cmpi/u 187, 3, 3;
    %jmp/1 T_4.3, 6;
    %cmpi/u 187, 4, 3;
    %jmp/1 T_4.4, 6;
    %cmpi/u 187, 5, 3;
    %jmp/1 T_4.5, 6;
    %set/v v012460C0_0, 0, 32;
    %jmp T_4.7;
T_4.0 ;
    %mov 187, 0, 12;
    %load/v 199, v01246118_0, 20;
    %set/v v012460C0_0, 187, 32;
    %jmp T_4.7;
T_4.1 ;
    %load/v 187, v01246278_0, 12;
    %ix/load 1, 11, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.8, 4;
    %load/x1p 239, v01246278_0, 1;
    %jmp T_4.9;
T_4.8 ;
    %mov 239, 2, 1;
T_4.9 ;
    %mov 219, 239, 1; Move signal select into place
    %mov 238, 219, 1; Repetition 20
    %mov 237, 219, 1; Repetition 19
    %mov 236, 219, 1; Repetition 18
    %mov 235, 219, 1; Repetition 17
    %mov 234, 219, 1; Repetition 16
    %mov 233, 219, 1; Repetition 15
    %mov 232, 219, 1; Repetition 14
    %mov 231, 219, 1; Repetition 13
    %mov 230, 219, 1; Repetition 12
    %mov 229, 219, 1; Repetition 11
    %mov 228, 219, 1; Repetition 10
    %mov 227, 219, 1; Repetition 9
    %mov 226, 219, 1; Repetition 8
    %mov 225, 219, 1; Repetition 7
    %mov 224, 219, 1; Repetition 6
    %mov 223, 219, 1; Repetition 5
    %mov 222, 219, 1; Repetition 4
    %mov 221, 219, 1; Repetition 3
    %mov 220, 219, 1; Repetition 2
    %mov 199, 219, 20;
    %set/v v012460C0_0, 187, 32;
    %jmp T_4.7;
T_4.2 ;
    %load/v 219, v01246278_0, 5; Select 5 out of 12 bits
    %ix/load 1, 10, 0;
    %mov 4, 0, 1;
    %jmp/1 T_4.10, 4;
    %load/x1p 225, v01246278_0, 1;
    %jmp T_4.11;
T_4.10 ;
    %mov 225, 2, 1;
T_4.11 ;
    %mov 224, 225, 1; Move signal select into place
    %mov 187, 219, 6;
    %mov 193, 0, 26;
    %set/v v012460C0_0, 187, 32;
    %jmp T_4.7;
T_4.3 ;
    %load/v 219, v01245DA8_0, 5;
    %load/v 224, v01246170_0, 7;
    %mov 187, 219, 12;
    %mov 199, 0, 20;
    %set/v v012460C0_0, 187, 32;
    %jmp T_4.7;
T_4.4 ;
    %mov 187, 0, 1;
    %load/v 188, v012462D0_0, 4;
    %load/v 192, v012461C8_0, 6;
    %load/v 198, v01245CF8_0, 1;
    %load/v 219, v012465E8_0, 1;
    %mov 238, 219, 1; Repetition 20
    %mov 237, 219, 1; Repetition 19
    %mov 236, 219, 1; Repetition 18
    %mov 235, 219, 1; Repetition 17
    %mov 234, 219, 1; Repetition 16
    %mov 233, 219, 1; Repetition 15
    %mov 232, 219, 1; Repetition 14
    %mov 231, 219, 1; Repetition 13
    %mov 230, 219, 1; Repetition 12
    %mov 229, 219, 1; Repetition 11
    %mov 228, 219, 1; Repetition 10
    %mov 227, 219, 1; Repetition 9
    %mov 226, 219, 1; Repetition 8
    %mov 225, 219, 1; Repetition 7
    %mov 224, 219, 1; Repetition 6
    %mov 223, 219, 1; Repetition 5
    %mov 222, 219, 1; Repetition 4
    %mov 221, 219, 1; Repetition 3
    %mov 220, 219, 1; Repetition 2
    %mov 199, 219, 20;
    %set/v v012460C0_0, 187, 32;
    %jmp T_4.7;
T_4.5 ;
    %mov 187, 0, 1;
    %load/v 188, v012466F0_0, 10;
    %load/v 198, v01246488_0, 1;
    %load/v 199, v01246698_0, 8;
    %load/v 219, v01246640_0, 1;
    %mov 230, 219, 1; Repetition 12
    %mov 229, 219, 1; Repetition 11
    %mov 228, 219, 1; Repetition 10
    %mov 227, 219, 1; Repetition 9
    %mov 226, 219, 1; Repetition 8
    %mov 225, 219, 1; Repetition 7
    %mov 224, 219, 1; Repetition 6
    %mov 223, 219, 1; Repetition 5
    %mov 222, 219, 1; Repetition 4
    %mov 221, 219, 1; Repetition 3
    %mov 220, 219, 1; Repetition 2
    %mov 207, 219, 12;
    %set/v v012460C0_0, 187, 32;
    %jmp T_4.7;
T_4.7 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_01209E10;
T_5 ;
    %set/v v01247800_0, 0, 32;
    %end;
    .thread T_5;
    .scope S_01209E10;
T_6 ;
    %set/v v01247AC0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_01209E10;
T_7 ;
    %set/v v01246F68_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_01209E10;
T_8 ;
    %set/v v01246D58_0, 0, 32;
    %end;
    .thread T_8;
    .scope S_01209E10;
T_9 ;
    %set/v v01247490_0, 0, 32;
    %end;
    .thread T_9;
    .scope S_01209E10;
T_10 ;
    %set/v v012474E8_0, 0, 3;
    %end;
    .thread T_10;
    .scope S_01209E10;
T_11 ;
    %set/v v01245F60_0, 0, 5;
    %end;
    .thread T_11;
    .scope S_01209E10;
T_12 ;
    %set/v v01247330_0, 0, 5;
    %end;
    .thread T_12;
    .scope S_01209E10;
T_13 ;
    %set/v v012477A8_0, 0, 1;
    %end;
    .thread T_13;
    .scope S_01209E10;
T_14 ;
    %set/v v012479B8_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_01209E10;
T_15 ;
    %set/v v01247A10_0, 0, 1;
    %end;
    .thread T_15;
    .scope S_01209E10;
T_16 ;
    %set/v v01246590_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_01209E10;
T_17 ;
    %set/v v01247858_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_01209E10;
T_18 ;
    %set/v v01247B70_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_01209E10;
T_19 ;
    %set/v v01247228_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_01209E10;
T_20 ;
    %set/v v01247648_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_01209E10;
T_21 ;
    %set/v v01246FC0_0, 0, 1;
    %end;
    .thread T_21;
    .scope S_01209E10;
T_22 ;
    %set/v v01245FB8_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_01209E10;
T_23 ;
    %wait E_011FDD78;
    %load/v 187, v012463D8_0, 1;
    %jmp/0xz  T_23.0, 187;
    %ix/load 0, 32, 0;
    %assign/v0 v01247AC0_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01247800_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01246F68_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01246D58_0, 0, 0;
    %ix/load 0, 32, 0;
    %assign/v0 v01247490_0, 0, 0;
    %ix/load 0, 3, 0;
    %assign/v0 v012474E8_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v01245F60_0, 0, 0;
    %ix/load 0, 5, 0;
    %assign/v0 v01247330_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012477A8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v012479B8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01247A10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01246590_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01247858_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01247B70_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01247228_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01247648_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01246FC0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v01245FB8_0, 0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/v 187, v012470C8_0, 1;
    %inv 187, 1;
    %jmp/0xz  T_23.2, 187;
    %delay 20, 0;
    %load/v 187, v01246F10_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01246F68_0, 0, 187;
    %load/v 187, v01247B18_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01247800_0, 0, 187;
    %load/v 187, v01247A68_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01247AC0_0, 0, 187;
    %load/v 187, v01247388_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01246D58_0, 0, 187;
    %load/v 187, v01246EB8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v01247490_0, 0, 187;
    %load/v 187, v01247280_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v012474E8_0, 0, 187;
    %load/v 187, v01245D50_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v01245F60_0, 0, 187;
    %load/v 187, v01246DB0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v01247330_0, 0, 187;
    %load/v 187, v01247908_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012477A8_0, 0, 187;
    %load/v 187, v01247C20_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012479B8_0, 0, 187;
    %load/v 187, v01247960_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01247A10_0, 0, 187;
    %load/v 187, v01246748_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01246590_0, 0, 187;
    %load/v 187, v01247BC8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01247858_0, 0, 187;
    %load/v 187, v012478B0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01247B70_0, 0, 187;
    %load/v 187, v01246D00_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01247228_0, 0, 187;
    %load/v 187, v01247598_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01247648_0, 0, 187;
    %load/v 187, v01247540_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01246FC0_0, 0, 187;
    %load/v 187, v012464E0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01245FB8_0, 0, 187;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0120A2D8;
T_24 ;
    %wait E_011FED58;
    %load/v 187, v012472D8_0, 1;
    %cmpi/u 187, 1, 1;
    %jmp/1 T_24.0, 6;
    %load/v 187, v012475F0_0, 32;
    %set/v v01247438_0, 187, 32;
    %jmp T_24.2;
T_24.0 ;
    %load/v 187, v01246E08_0, 32;
    %set/v v01247438_0, 187, 32;
    %jmp T_24.2;
T_24.2 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0120A030;
T_25 ;
    %wait E_011FEE58;
    %load/v 187, v01247018_0, 1;
    %cmpi/u 187, 1, 1;
    %jmp/1 T_25.0, 6;
    %load/v 187, v01247070_0, 32;
    %set/v v012471D0_0, 187, 32;
    %jmp T_25.2;
T_25.0 ;
    %load/v 187, v01246CA8_0, 32;
    %set/v v012471D0_0, 187, 32;
    %jmp T_25.2;
T_25.2 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_01209F20;
T_26 ;
    %wait E_011FEE38;
    %load/v 187, v01247178_0, 1;
    %mov 188, 0, 2;
    %cmpi/u 187, 1, 3;
    %jmp/0xz  T_26.0, 4;
    %load/v 187, v01247750_0, 32;
    %mov 219, 0, 1;
    %inv 187, 33;
    %addi 187, 1, 33;
    %set/v v012476F8_0, 187, 32;
    %jmp T_26.1;
T_26.0 ;
    %load/v 187, v01247750_0, 32;
    %set/v v012476F8_0, 187, 32;
T_26.1 ;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_01209618;
T_27 ;
    %wait E_011FE538;
    %load/v 187, v012476A0_0, 5;
    %cmpi/u 187, 0, 5;
    %jmp/1 T_27.0, 6;
    %cmpi/u 187, 1, 5;
    %jmp/1 T_27.1, 6;
    %cmpi/u 187, 2, 5;
    %jmp/1 T_27.2, 6;
    %cmpi/u 187, 3, 5;
    %jmp/1 T_27.3, 6;
    %cmpi/u 187, 4, 5;
    %jmp/1 T_27.4, 6;
    %cmpi/u 187, 5, 5;
    %jmp/1 T_27.5, 6;
    %cmpi/u 187, 6, 5;
    %jmp/1 T_27.6, 6;
    %cmpi/u 187, 7, 5;
    %jmp/1 T_27.7, 6;
    %cmpi/u 187, 8, 5;
    %jmp/1 T_27.8, 6;
    %cmpi/u 187, 9, 5;
    %jmp/1 T_27.9, 6;
    %cmpi/u 187, 10, 5;
    %jmp/1 T_27.10, 6;
    %cmpi/u 187, 11, 5;
    %jmp/1 T_27.11, 6;
    %cmpi/u 187, 12, 5;
    %jmp/1 T_27.12, 6;
    %cmpi/u 187, 13, 5;
    %jmp/1 T_27.13, 6;
    %cmpi/u 187, 15, 5;
    %jmp/1 T_27.14, 6;
    %set/v v01241160_0, 0, 32;
    %jmp T_27.16;
T_27.0 ;
    %load/v 187, v012413C8_0, 32;
    %set/v v01241160_0, 187, 32;
    %jmp T_27.16;
T_27.1 ;
    %load/v 187, v01240FA8_0, 32;
    %set/v v01241160_0, 187, 32;
    %jmp T_27.16;
T_27.2 ;
    %load/v 187, v01241108_0, 32;
    %set/v v01241160_0, 187, 32;
    %jmp T_27.16;
T_27.3 ;
    %load/v 187, v01241630_0, 32;
    %set/v v01241160_0, 187, 32;
    %jmp T_27.16;
T_27.4 ;
    %load/v 187, v01241738_0, 32;
    %set/v v01241160_0, 187, 32;
    %jmp T_27.16;
T_27.5 ;
    %load/v 187, v012416E0_0, 32;
    %set/v v01241160_0, 187, 32;
    %jmp T_27.16;
T_27.6 ;
    %load/v 187, v01241478_0, 32;
    %set/v v01241160_0, 187, 32;
    %jmp T_27.16;
T_27.7 ;
    %load/v 187, v01241528_0, 32;
    %set/v v01241160_0, 187, 32;
    %jmp T_27.16;
T_27.8 ;
    %load/v 187, v012414D0_0, 32;
    %set/v v01241160_0, 187, 32;
    %jmp T_27.16;
T_27.9 ;
    %load/v 187, v01240C90_0, 32;
    %set/v v01241160_0, 187, 32;
    %jmp T_27.16;
T_27.10 ;
    %load/v 187, v01241580_0, 32;
    %set/v v01241160_0, 187, 32;
    %jmp T_27.16;
T_27.11 ;
    %load/v 187, v01240EF8_0, 32;
    %set/v v01241160_0, 187, 32;
    %jmp T_27.16;
T_27.12 ;
    %load/v 187, v01240D40_0, 32;
    %set/v v01241160_0, 187, 32;
    %jmp T_27.16;
T_27.13 ;
    %load/v 187, v012415D8_0, 32;
    %set/v v01241160_0, 187, 32;
    %jmp T_27.16;
T_27.14 ;
    %load/v 187, v01240DF0_0, 32;
    %set/v v01241160_0, 187, 32;
    %jmp T_27.16;
T_27.16 ;
    %load/v 187, v012413C8_0, 32;
    %cmpi/u 187, 0, 32;
    %jmp/0xz  T_27.17, 4;
    %set/v v012473E0_0, 1, 1;
T_27.17 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_012093F8;
T_28 ;
    %wait E_011FE4D8;
    %load/v 187, v01240310_0, 1;
    %cmpi/u 187, 1, 1;
    %jmp/1 T_28.0, 6;
    %load/v 187, v012403C0_0, 32;
    %set/v v01240578_0, 187, 32;
    %jmp T_28.2;
T_28.0 ;
    %load/v 187, v0123FE98_0, 32;
    %set/v v01240578_0, 187, 32;
    %jmp T_28.2;
T_28.2 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_01209480;
T_29 ;
    %wait E_011FDD78;
    %load/v 187, v012402B8_0, 1;
    %jmp/0xz  T_29.0, 187;
    %set/v v012405D0_0, 0, 1;
    %set/v v012405D0_0, 0, 1;
    %set/v v01240158_0, 0, 1;
    %set/v v012401B0_0, 0, 1;
    %set/v v0120D6A0_0, 0, 32;
    %set/v v0120D750_0, 0, 32;
    %set/v v0120D908_0, 0, 3;
    %set/v v0123FFA0_0, 0, 5;
    %jmp T_29.1;
T_29.0 ;
    %load/v 187, v0120D7A8_0, 1;
    %cmpi/u 187, 0, 1;
    %jmp/0xz  T_29.2, 4;
    %delay 20, 0;
    %load/v 187, v0120D960_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012405D0_0, 0, 187;
    %load/v 187, v01240100_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0123FDE8_0, 0, 187;
    %load/v 187, v0123FE40_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v01240158_0, 0, 187;
    %load/v 187, v01240260_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v012401B0_0, 0, 187;
    %load/v 187, v0120D598_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0120D6A0_0, 0, 187;
    %load/v 187, v0120D6F8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0120D750_0, 0, 187;
    %load/v 187, v0120D8B0_0, 3;
    %ix/load 0, 3, 0;
    %assign/v0 v0120D908_0, 0, 187;
    %load/v 187, v01240208_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0123FFA0_0, 0, 187;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_01208EA8;
T_30 ;
    %wait E_011FDD78;
    %load/v 187, v0120D4E8_0, 1;
    %jmp/0xz  T_30.0, 187;
    %set/v v0120DA10_0, 0, 1;
    %set/v v0120D648_0, 0, 1;
    %set/v v0120DAC0_0, 0, 32;
    %set/v v0120D5F0_0, 0, 32;
    %set/v v0120DB18_0, 0, 5;
    %jmp T_30.1;
T_30.0 ;
    %load/v 187, v0120DC20_0, 1;
    %cmpi/u 187, 0, 1;
    %jmp/0xz  T_30.2, 4;
    %delay 20, 0;
    %load/v 187, v0120D540_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0120DA10_0, 0, 187;
    %load/v 187, v0120DA68_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0120D648_0, 0, 187;
    %load/v 187, v0120D9B8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0120DAC0_0, 0, 187;
    %load/v 187, v0120D800_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v0120D5F0_0, 0, 187;
    %load/v 187, v0120DBC8_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v0120DB18_0, 0, 187;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_01208C00;
T_31 ;
    %wait E_011FE038;
    %load/v 187, v0117BBD8_0, 1;
    %cmpi/u 187, 1, 1;
    %jmp/1 T_31.0, 6;
    %load/v 187, v011D6998_0, 32;
    %set/v v0117AE60_0, 187, 32;
    %jmp T_31.2;
T_31.0 ;
    %load/v 187, v0120AF90_0, 32;
    %set/v v0117AE60_0, 187, 32;
    %jmp T_31.2;
T_31.2 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_01208D10;
T_32 ;
    %wait E_011FDDD8;
    %load/v 187, v01248B48_0, 32;
    %set/v v01248C50_0, 187, 32;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_01209370;
T_33 ;
    %set/v v0120C980_0, 0, 1;
T_33.0 ;
    %delay 50, 0;
    %load/v 187, v0120C980_0, 1;
    %inv 187, 1;
    %set/v v0120C980_0, 187, 1;
    %jmp T_33.0;
    %end;
    .thread T_33;
    .scope S_01209370;
T_34 ;
    %set/v v0120C2A0_0, 1, 1;
    %set/v v0120C8D0_0, 0, 32;
    %set/v v0120C9D8_0, 0, 32;
    %set/v v0120C248_0, 0, 32;
    %set/v v0120C928_0, 0, 1;
    %delay 100, 0;
    %set/v v0120C2A0_0, 0, 1;
    %delay 100, 0;
    %movi 187, 4, 32;
    %set/v v0120C8D0_0, 187, 32;
    %movi 187, 3211443, 32;
    %set/v v0120C9D8_0, 187, 32;
    %delay 200, 0;
    %movi 187, 10, 32;
    %set/v v0120C248_0, 187, 32;
    %delay 100, 0;
    %movi 187, 8, 32;
    %set/v v0120C8D0_0, 187, 32;
    %movi 187, 6480435, 32;
    %set/v v0120C9D8_0, 187, 32;
    %delay 100, 0;
    %movi 187, 12, 32;
    %set/v v0120C8D0_0, 187, 32;
    %movi 187, 9728947, 32;
    %set/v v0120C9D8_0, 187, 32;
    %delay 100, 0;
    %movi 187, 16, 32;
    %set/v v0120C8D0_0, 187, 32;
    %movi 187, 12961075, 32;
    %set/v v0120C9D8_0, 187, 32;
    %delay 1000, 0;
    %vpi_call 2 46 "$finish";
    %end;
    .thread T_34;
    .scope S_01209370;
T_35 ;
    %vpi_call 2 51 "$monitor", "Time: %0dns | PC: %h | INSTRUCTION: %h | MEM_READ: %b | MEM_WRITE: %b | MEM_ADDRESS: %h | MEM_WRITE_DATA: %h | WRITE_DATA: %h | DATA1: %h | DATA2: %h |data1: %h|data2: %h", $time, v0120C8D0_0, v0120C9D8_0, v0120C458_0, v0120CA30_0, v0120C400_0, v0120C7C8_0, v0120C668_0, &PV<v01248AF0_0, 15, 5>, &PV<v01248AF0_0, 20, 5>, v01247E90_0, v012481A8_0;
    %end;
    .thread T_35;
    .scope S_01208AF0;
T_36 ;
    %wait E_011FE818;
    %load/v 187, v0120C508_0, 2;
    %cmpi/u 187, 3, 2;
    %jmp/1 T_36.0, 6;
    %cmpi/u 187, 2, 2;
    %jmp/1 T_36.1, 6;
    %cmpi/u 187, 1, 2;
    %jmp/1 T_36.2, 6;
    %load/v 187, v0120C560_0, 32;
    %set/v v0120C4B0_0, 187, 32;
    %jmp T_36.4;
T_36.0 ;
    %load/v 187, v0120C3A8_0, 32;
    %set/v v0120C4B0_0, 187, 32;
    %jmp T_36.4;
T_36.1 ;
    %load/v 187, v0120C350_0, 32;
    %set/v v0120C4B0_0, 187, 32;
    %jmp T_36.4;
T_36.2 ;
    %load/v 187, v0120C2F8_0, 32;
    %set/v v0120C4B0_0, 187, 32;
    %jmp T_36.4;
T_36.4 ;
    %jmp T_36;
    .thread T_36, $push;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "cpu_tb2.v";
    "./CPU.v";
    "./adder_32bit.v";
    "./IF_ID.v";
    "./controlUnit.v";
    "./Register_file.v";
    "./immediate_extend.v";
    "./ID_EX.v";
    "./mux_2x1_32bit.v";
    "./Twos_complement.v";
    "./ALU.v";
    "./EX_MEM.v";
    "./MEM_WB.v";
    "./mux_4x1_32bit.v";
