--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml system.twx system.ncd -o system.twr system.pcf

Design file:              system.ncd
Physical constraint file: system.pcf
Device,package,speed:     xc5vlx110t,ff1136,-1 (PRODUCTION 1.73 2013-06-08, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM 
   TIMEGRP "rx_fifo_rd_to_wr_0" TO TIMEGRP        "clk_125_eth" 8 ns 
   DATAPATHONLY; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 131865 paths analyzed, 5202 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.761ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_59 (SLICE_X58Y94.D3), 85 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.139ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_12 (FF)
  Destination:          E2M/EC/tx_packet_payload_59 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.584ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (1.163 - 1.258)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_12 to E2M/EC/tx_packet_payload_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y72.AQ      Tcko                  0.450   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_12
    SLICE_X49Y74.C2      net (fanout=3)        1.326   E2M/EC/tx_read_len<12>
    SLICE_X49Y74.C       Tilo                  0.094   N636
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X49Y73.A1      net (fanout=1)        0.827   N636
    SLICE_X49Y73.A       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X53Y80.B3      net (fanout=36)       1.115   E2M/EC/tx_state_and0001
    SLICE_X53Y80.B       Tilo                  0.094   N619
                                                       E2M/EC/N305
    SLICE_X72Y94.C3      net (fanout=89)       2.411   E2M/EC/N305
    SLICE_X72Y94.C       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0025
                                                       E2M/EC/tx_packet_payload_59_mux000034
    SLICE_X58Y94.D3      net (fanout=1)        1.051   E2M/EC/tx_packet_payload_59_mux000034
    SLICE_X58Y94.CLK     Tas                   0.028   E2M/EC/tx_packet_payload<59>
                                                       E2M/EC/tx_packet_payload_59_mux0000101
                                                       E2M/EC/tx_packet_payload_59
    -------------------------------------------------  ---------------------------
    Total                                      7.584ns (0.854ns logic, 6.730ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_11 (FF)
  Destination:          E2M/EC/tx_packet_payload_59 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.299ns (Levels of Logic = 5)
  Clock Path Skew:      -0.135ns (1.163 - 1.298)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_11 to E2M/EC/tx_packet_payload_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.CQ      Tcko                  0.450   E2M/EC/tx_read_len<11>
                                                       E2M/EC/tx_read_len_11
    SLICE_X49Y74.C3      net (fanout=3)        1.041   E2M/EC/tx_read_len<11>
    SLICE_X49Y74.C       Tilo                  0.094   N636
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X49Y73.A1      net (fanout=1)        0.827   N636
    SLICE_X49Y73.A       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X53Y80.B3      net (fanout=36)       1.115   E2M/EC/tx_state_and0001
    SLICE_X53Y80.B       Tilo                  0.094   N619
                                                       E2M/EC/N305
    SLICE_X72Y94.C3      net (fanout=89)       2.411   E2M/EC/N305
    SLICE_X72Y94.C       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0025
                                                       E2M/EC/tx_packet_payload_59_mux000034
    SLICE_X58Y94.D3      net (fanout=1)        1.051   E2M/EC/tx_packet_payload_59_mux000034
    SLICE_X58Y94.CLK     Tas                   0.028   E2M/EC/tx_packet_payload<59>
                                                       E2M/EC/tx_packet_payload_59_mux0000101
                                                       E2M/EC/tx_packet_payload_59
    -------------------------------------------------  ---------------------------
    Total                                      7.299ns (0.854ns logic, 6.445ns route)
                                                       (11.7% logic, 88.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_13 (FF)
  Destination:          E2M/EC/tx_packet_payload_59 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.135ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (1.163 - 1.258)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_13 to E2M/EC/tx_packet_payload_59
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y72.CQ      Tcko                  0.450   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_13
    SLICE_X49Y74.C6      net (fanout=3)        0.877   E2M/EC/tx_read_len<13>
    SLICE_X49Y74.C       Tilo                  0.094   N636
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X49Y73.A1      net (fanout=1)        0.827   N636
    SLICE_X49Y73.A       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X53Y80.B3      net (fanout=36)       1.115   E2M/EC/tx_state_and0001
    SLICE_X53Y80.B       Tilo                  0.094   N619
                                                       E2M/EC/N305
    SLICE_X72Y94.C3      net (fanout=89)       2.411   E2M/EC/N305
    SLICE_X72Y94.C       Tilo                  0.094   E2M/EC/rx_state_cmp_eq0025
                                                       E2M/EC/tx_packet_payload_59_mux000034
    SLICE_X58Y94.D3      net (fanout=1)        1.051   E2M/EC/tx_packet_payload_59_mux000034
    SLICE_X58Y94.CLK     Tas                   0.028   E2M/EC/tx_packet_payload<59>
                                                       E2M/EC/tx_packet_payload_59_mux0000101
                                                       E2M/EC/tx_packet_payload_59
    -------------------------------------------------  ---------------------------
    Total                                      7.135ns (0.854ns logic, 6.281ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_40 (SLICE_X49Y93.D1), 147 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/rx_state_1 (FF)
  Destination:          E2M/EC/tx_packet_payload_40 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.584ns (Levels of Logic = 5)
  Clock Path Skew:      -0.073ns (0.419 - 0.492)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/rx_state_1 to E2M/EC/tx_packet_payload_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X61Y96.DQ      Tcko                  0.450   E2M/EC/rx_state<1>
                                                       E2M/EC/rx_state_1
    SLICE_X56Y77.B3      net (fanout=138)      2.295   E2M/EC/rx_state<1>
    SLICE_X56Y77.B       Tilo                  0.094   N1183
                                                       E2M/EC/rx_state_cmp_eq00281
    SLICE_X58Y88.A1      net (fanout=26)       1.516   E2M/EC/rx_state_cmp_eq0028
    SLICE_X58Y88.A       Tilo                  0.094   N971
                                                       E2M/EC/tx_ll_src_rdy_out_mux000011111
    SLICE_X61Y92.C3      net (fanout=5)        0.923   E2M/EC/N160
    SLICE_X61Y92.C       Tilo                  0.094   E2M/EC/tx_packet_payload_56_mux00002136
                                                       E2M/EC/tx_packet_payload_56_mux00002136
    SLICE_X60Y94.A1      net (fanout=2)        0.904   E2M/EC/tx_packet_payload_56_mux00002136
    SLICE_X60Y94.A       Tilo                  0.094   E2M/EC/tx_packet_payload<54>
                                                       E2M/EC/tx_packet_payload_40_mux000031
    SLICE_X49Y93.D1      net (fanout=16)       1.092   E2M/EC/N43
    SLICE_X49Y93.CLK     Tas                   0.028   E2M/EC/tx_packet_payload<40>
                                                       E2M/EC/tx_packet_payload_40_mux000065
                                                       E2M/EC/tx_packet_payload_40
    -------------------------------------------------  ---------------------------
    Total                                      7.584ns (0.854ns logic, 6.730ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_15 (FF)
  Destination:          E2M/EC/tx_packet_payload_40 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.260ns (Levels of Logic = 6)
  Clock Path Skew:      -0.177ns (1.108 - 1.285)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_15 to E2M/EC/tx_packet_payload_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y81.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<16>
                                                       E2M/EC/tx_curr_bytes_left_15
    SLICE_X45Y81.C1      net (fanout=6)        1.040   E2M/EC/tx_curr_bytes_left<15>
    SLICE_X45Y81.C       Tilo                  0.094   N713
                                                       E2M/EC/tx_state_cmp_eq0027163
    SLICE_X52Y80.A1      net (fanout=2)        1.474   E2M/EC/tx_state_cmp_eq0027163
    SLICE_X52Y80.A       Tilo                  0.094   E2M/EC/tx_state_cmp_eq002734
                                                       E2M/EC/tx_state_cmp_eq0027260_1
    SLICE_X59Y87.D2      net (fanout=3)        1.178   E2M/EC/tx_state_cmp_eq0027260
    SLICE_X59Y87.D       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X59Y94.B3      net (fanout=7)        1.065   E2M/EC/N97
    SLICE_X59Y94.B       Tilo                  0.094   E2M/EC/N143
                                                       E2M/EC/tx_packet_payload_56_mux00002165_SW0
    SLICE_X60Y94.A6      net (fanout=2)        0.463   N737
    SLICE_X60Y94.A       Tilo                  0.094   E2M/EC/tx_packet_payload<54>
                                                       E2M/EC/tx_packet_payload_40_mux000031
    SLICE_X49Y93.D1      net (fanout=16)       1.092   E2M/EC/N43
    SLICE_X49Y93.CLK     Tas                   0.028   E2M/EC/tx_packet_payload<40>
                                                       E2M/EC/tx_packet_payload_40_mux000065
                                                       E2M/EC/tx_packet_payload_40
    -------------------------------------------------  ---------------------------
    Total                                      7.260ns (0.948ns logic, 6.312ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_30 (FF)
  Destination:          E2M/EC/tx_packet_payload_40 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.215ns (Levels of Logic = 6)
  Clock Path Skew:      -0.168ns (1.108 - 1.276)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_30 to E2M/EC/tx_packet_payload_40
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y85.CQ      Tcko                  0.471   E2M/EC/tx_curr_bytes_left<30>
                                                       E2M/EC/tx_curr_bytes_left_30
    SLICE_X49Y84.B1      net (fanout=4)        1.292   E2M/EC/tx_curr_bytes_left<30>
    SLICE_X49Y84.B       Tilo                  0.094   N658
                                                       E2M/EC/tx_state_cmp_eq0027247_SW1
    SLICE_X52Y80.A2      net (fanout=2)        1.156   N658
    SLICE_X52Y80.A       Tilo                  0.094   E2M/EC/tx_state_cmp_eq002734
                                                       E2M/EC/tx_state_cmp_eq0027260_1
    SLICE_X59Y87.D2      net (fanout=3)        1.178   E2M/EC/tx_state_cmp_eq0027260
    SLICE_X59Y87.D       Tilo                  0.094   E2M/EC/N97
                                                       E2M/EC/tx_packet_payload_68_mux000021
    SLICE_X59Y94.B3      net (fanout=7)        1.065   E2M/EC/N97
    SLICE_X59Y94.B       Tilo                  0.094   E2M/EC/N143
                                                       E2M/EC/tx_packet_payload_56_mux00002165_SW0
    SLICE_X60Y94.A6      net (fanout=2)        0.463   N737
    SLICE_X60Y94.A       Tilo                  0.094   E2M/EC/tx_packet_payload<54>
                                                       E2M/EC/tx_packet_payload_40_mux000031
    SLICE_X49Y93.D1      net (fanout=16)       1.092   E2M/EC/N43
    SLICE_X49Y93.CLK     Tas                   0.028   E2M/EC/tx_packet_payload<40>
                                                       E2M/EC/tx_packet_payload_40_mux000065
                                                       E2M/EC/tx_packet_payload_40
    -------------------------------------------------  ---------------------------
    Total                                      7.215ns (0.969ns logic, 6.246ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_packet_payload_58 (SLICE_X58Y94.C1), 85 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_12 (FF)
  Destination:          E2M/EC/tx_packet_payload_58 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.550ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (1.163 - 1.258)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_12 to E2M/EC/tx_packet_payload_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y72.AQ      Tcko                  0.450   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_12
    SLICE_X49Y74.C2      net (fanout=3)        1.326   E2M/EC/tx_read_len<12>
    SLICE_X49Y74.C       Tilo                  0.094   N636
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X49Y73.A1      net (fanout=1)        0.827   N636
    SLICE_X49Y73.A       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X53Y80.B3      net (fanout=36)       1.115   E2M/EC/tx_state_and0001
    SLICE_X53Y80.B       Tilo                  0.094   N619
                                                       E2M/EC/N305
    SLICE_X70Y94.A2      net (fanout=89)       2.347   E2M/EC/N305
    SLICE_X70Y94.A       Tilo                  0.094   N791
                                                       E2M/EC/tx_packet_payload_58_mux000034
    SLICE_X58Y94.C1      net (fanout=1)        1.080   E2M/EC/tx_packet_payload_58_mux000034
    SLICE_X58Y94.CLK     Tas                   0.029   E2M/EC/tx_packet_payload<59>
                                                       E2M/EC/tx_packet_payload_58_mux0000101
                                                       E2M/EC/tx_packet_payload_58
    -------------------------------------------------  ---------------------------
    Total                                      7.550ns (0.855ns logic, 6.695ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_11 (FF)
  Destination:          E2M/EC/tx_packet_payload_58 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.265ns (Levels of Logic = 5)
  Clock Path Skew:      -0.135ns (1.163 - 1.298)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_11 to E2M/EC/tx_packet_payload_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y74.CQ      Tcko                  0.450   E2M/EC/tx_read_len<11>
                                                       E2M/EC/tx_read_len_11
    SLICE_X49Y74.C3      net (fanout=3)        1.041   E2M/EC/tx_read_len<11>
    SLICE_X49Y74.C       Tilo                  0.094   N636
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X49Y73.A1      net (fanout=1)        0.827   N636
    SLICE_X49Y73.A       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X53Y80.B3      net (fanout=36)       1.115   E2M/EC/tx_state_and0001
    SLICE_X53Y80.B       Tilo                  0.094   N619
                                                       E2M/EC/N305
    SLICE_X70Y94.A2      net (fanout=89)       2.347   E2M/EC/N305
    SLICE_X70Y94.A       Tilo                  0.094   N791
                                                       E2M/EC/tx_packet_payload_58_mux000034
    SLICE_X58Y94.C1      net (fanout=1)        1.080   E2M/EC/tx_packet_payload_58_mux000034
    SLICE_X58Y94.CLK     Tas                   0.029   E2M/EC/tx_packet_payload<59>
                                                       E2M/EC/tx_packet_payload_58_mux0000101
                                                       E2M/EC/tx_packet_payload_58
    -------------------------------------------------  ---------------------------
    Total                                      7.265ns (0.855ns logic, 6.410ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.622ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_13 (FF)
  Destination:          E2M/EC/tx_packet_payload_58 (FF)
  Requirement:          7.900ns
  Data Path Delay:      7.101ns (Levels of Logic = 5)
  Clock Path Skew:      -0.095ns (1.163 - 1.258)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_13 to E2M/EC/tx_packet_payload_58
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y72.CQ      Tcko                  0.450   E2M/EC/tx_read_len<13>
                                                       E2M/EC/tx_read_len_13
    SLICE_X49Y74.C6      net (fanout=3)        0.877   E2M/EC/tx_read_len<13>
    SLICE_X49Y74.C       Tilo                  0.094   N636
                                                       E2M/EC/tx_read_len_cmp_eq0000195_SW0
    SLICE_X49Y73.A1      net (fanout=1)        0.827   N636
    SLICE_X49Y73.A       Tilo                  0.094   E2M/EC/tx_read_len_cmp_eq0000177
                                                       E2M/EC/tx_read_len_cmp_eq0000195
    SLICE_X53Y80.B3      net (fanout=36)       1.115   E2M/EC/tx_state_and0001
    SLICE_X53Y80.B       Tilo                  0.094   N619
                                                       E2M/EC/N305
    SLICE_X70Y94.A2      net (fanout=89)       2.347   E2M/EC/N305
    SLICE_X70Y94.A       Tilo                  0.094   N791
                                                       E2M/EC/tx_packet_payload_58_mux000034
    SLICE_X58Y94.C1      net (fanout=1)        1.080   E2M/EC/tx_packet_payload_58_mux000034
    SLICE_X58Y94.CLK     Tas                   0.029   E2M/EC/tx_packet_payload<59>
                                                       E2M/EC/tx_packet_payload_58_mux0000101
                                                       E2M/EC/tx_packet_payload_58
    -------------------------------------------------  ---------------------------
    Total                                      7.101ns (0.855ns logic, 6.246ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y24.ADDRBL13), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.255ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.445ns (Levels of Logic = 0)
  Clock Path Skew:      0.190ns (0.774 - 0.584)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_9 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y122.BQ        Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr<11>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_9
    RAMB36_X3Y24.ADDRBL13   net (fanout=6)        0.325   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr<9>
    RAMB36_X3Y24.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.445ns (0.120ns logic, 0.325ns route)
                                                          (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAMB36_X3Y24.ADDRBL11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.259ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.447ns (Levels of Logic = 0)
  Clock Path Skew:      0.188ns (0.774 - 0.586)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_7 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X91Y121.DQ        Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr<7>
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_7
    RAMB36_X3Y24.ADDRBL11   net (fanout=6)        0.327   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr<7>
    RAMB36_X3Y24.CLKBWRCLKL Trckc_ADDRB (-Th)     0.294   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
                                                          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u
    ----------------------------------------------------  ---------------------------
    Total                                         0.447ns (0.120ns logic, 0.327ns route)
                                                          (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAMB36_X1Y21.DIADIU6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.301ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/rx_reg_value_13 (FF)
  Destination:          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.517ns (Levels of Logic = 0)
  Clock Path Skew:      0.216ns (0.765 - 0.549)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/rx_reg_value_13 to E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X29Y108.CQ        Tcko                  0.414   E2M/EC/rx_reg_value<14>
                                                          E2M/EC/rx_reg_value_13
    RAMB36_X1Y21.DIADIU6    net (fanout=3)        0.389   E2M/EC/rx_reg_value<13>
    RAMB36_X1Y21.CLKARDCLKU Trckd_DIA   (-Th)     0.286   E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
                                                          E2M/EC/register32File/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/TRUE_DP.SINGLE_PRIM36.TDP
    ----------------------------------------------------  ---------------------------
    Total                                         0.517ns (0.128ns logic, 0.389ns route)
                                                          (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "clk_125_eth" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X1Y24.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAU
  Location pin: RAMB36_X1Y24.CLKARDCLKU
  Clock network: clk_125_eth
--------------------------------------------------------------------------------
Slack: 5.400ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKAL
  Location pin: RAMB36_X1Y22.CLKARDCLKL
  Clock network: clk_125_eth
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.054ns.
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X54Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          4.900ns
  Data Path Delay:      0.772ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 0.000ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.076ns

  Clock Uncertainty:          0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.135ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y68.AQ      Tcko                  0.450   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X54Y68.BX      net (fanout=1)        0.333   E2M/delayCtrl0Reset<0>
    SLICE_X54Y68.CLK     Tdick                -0.011   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.772ns (0.439ns logic, 0.333ns route)
                                                       (56.9% logic, 43.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/delayCtrl0Reset_1 (SLICE_X54Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.489ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/delayCtrl0Reset_0 (FF)
  Destination:          E2M/delayCtrl0Reset_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.489ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_200 rising at 4.900ns
  Destination Clock:    clk_200 rising at 4.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/delayCtrl0Reset_0 to E2M/delayCtrl0Reset_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y68.AQ      Tcko                  0.414   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_0
    SLICE_X54Y68.BX      net (fanout=1)        0.306   E2M/delayCtrl0Reset<0>
    SLICE_X54Y68.CLK     Tckdi       (-Th)     0.231   E2M/delayCtrl0Reset<3>
                                                       E2M/delayCtrl0Reset_1
    -------------------------------------------------  ---------------------------
    Total                                      0.489ns (0.183ns logic, 0.306ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_200 = PERIOD TIMEGRP "clk_200" 4.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_0/SR
  Location pin: SLICE_X54Y68.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min high pulse limit / (high pulse / period)))
  Period: 4.900ns
  High pulse: 2.450ns
  High pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_0/SR
  Location pin: SLICE_X54Y68.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------
Slack: 3.846ns (period - (min low pulse limit / (low pulse / period)))
  Period: 4.900ns
  Low pulse: 2.450ns
  Low pulse limit: 0.527ns (Trpw)
  Physical resource: E2M/delayCtrl0Reset<3>/SR
  Logical resource: E2M/delayCtrl0Reset_1/SR
  Location pin: SLICE_X54Y68.SR
  Clock network: E2M/hardResetClockLockLow_inv
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 
5.888 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6398 paths analyzed, 2027 endpoints analyzed, 41 failing endpoints
 41 timing errors detected. (41 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.992ns.
--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_7 (SLICE_X71Y31.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.104ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          sh/outputMemoryWriteData_7 (FF)
  Requirement:          5.888ns
  Data Path Delay:      2.791ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.937ns (1.644 - 6.581)
  Source Clock:         sh/mem_clk rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP to sh/outputMemoryWriteData_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y6.DOADOU1  Trcko_DOWA            2.180   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                       sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    SLICE_X71Y31.D5      net (fanout=1)        0.583   sh/douta<7>
    SLICE_X71Y31.CLK     Tas                   0.028   sh/outputMemoryWriteData<7>
                                                       sh/outputMemoryWriteData_mux0000<7>1
                                                       sh/outputMemoryWriteData_7
    -------------------------------------------------  ---------------------------
    Total                                      2.791ns (2.208ns logic, 0.583ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_3 (SLICE_X26Y31.D5), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          sh/outputMemoryWriteData_3 (FF)
  Requirement:          5.888ns
  Data Path Delay:      2.806ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.908ns (1.789 - 6.697)
  Source Clock:         sh/mem_clk rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP to sh/outputMemoryWriteData_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X1Y6.DOADOU1  Trcko_DOWA            2.180   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                       sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    SLICE_X26Y31.D5      net (fanout=1)        0.598   sh/douta<3>
    SLICE_X26Y31.CLK     Tas                   0.028   sh/outputMemoryWriteData<3>
                                                       sh/outputMemoryWriteData_mux0000<3>1
                                                       sh/outputMemoryWriteData_3
    -------------------------------------------------  ---------------------------
    Total                                      2.806ns (2.208ns logic, 0.598ns route)
                                                       (78.7% logic, 21.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/outputMemoryWriteData_5 (SLICE_X71Y31.B6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Destination:          sh/outputMemoryWriteData_5 (FF)
  Requirement:          5.888ns
  Data Path Delay:      2.773ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -4.937ns (1.644 - 6.581)
  Source Clock:         sh/mem_clk rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP to sh/outputMemoryWriteData_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X2Y6.DOADOU0  Trcko_DOWA            2.180   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                       sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    SLICE_X71Y31.B6      net (fanout=1)        0.566   sh/douta<5>
    SLICE_X71Y31.CLK     Tas                   0.027   sh/outputMemoryWriteData<7>
                                                       sh/outputMemoryWriteData_mux0000<5>1
                                                       sh/outputMemoryWriteData_5
    -------------------------------------------------  ---------------------------
    Total                                      2.773ns (2.207ns logic, 0.566ns route)
                                                       (79.6% logic, 20.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/inputMemoryReadDataValidPipeline_1 (SLICE_X43Y68.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/inputMemoryReadDataValidPipeline_0 (FF)
  Destination:          E2M/EC/inputMemoryReadDataValidPipeline_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.468ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/inputMemoryReadDataValidPipeline_0 to E2M/EC/inputMemoryReadDataValidPipeline_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y68.AQ      Tcko                  0.414   E2M/EC/inputMemoryReadDataValidPipeline<1>
                                                       E2M/EC/inputMemoryReadDataValidPipeline_0
    SLICE_X43Y68.BX      net (fanout=1)        0.285   E2M/EC/inputMemoryReadDataValidPipeline<0>
    SLICE_X43Y68.CLK     Tckdi       (-Th)     0.231   E2M/EC/inputMemoryReadDataValidPipeline<1>
                                                       E2M/EC/inputMemoryReadDataValidPipeline_1
    -------------------------------------------------  ---------------------------
    Total                                      0.468ns (0.183ns logic, 0.285ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point sh/register32Address_4 (SLICE_X31Y92.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.470ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/register32Address_4 (FF)
  Destination:          sh/register32Address_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.470ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/register32Address_4 to sh/register32Address_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y92.CQ      Tcko                  0.414   sh/register32Address<4>
                                                       sh/register32Address_4
    SLICE_X31Y92.CX      net (fanout=6)        0.162   sh/register32Address<4>
    SLICE_X31Y92.CLK     Tckdi       (-Th)     0.106   sh/register32Address<4>
                                                       sh/register32Address_mux0000<3>_f7
                                                       sh/register32Address_4
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.308ns logic, 0.162ns route)
                                                       (65.5% logic, 34.5% route)

--------------------------------------------------------------------------------

Paths for end point sh/register32Address_3 (SLICE_X31Y93.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/register32Address_3 (FF)
  Destination:          sh/register32Address_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.475ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/register32Address_3 to sh/register32Address_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y93.AQ      Tcko                  0.414   sh/register32Address<3>
                                                       sh/register32Address_3
    SLICE_X31Y93.AX      net (fanout=8)        0.179   sh/register32Address<3>
    SLICE_X31Y93.CLK     Tckdi       (-Th)     0.118   sh/register32Address<3>
                                                       sh/register32Address_mux0000<4>_f7
                                                       sh/register32Address_3
    -------------------------------------------------  ---------------------------
    Total                                      0.475ns (0.296ns logic, 0.179ns route)
                                                       (62.3% logic, 37.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USER_INTERFACE = PERIOD TIMEGRP "clk_user_interface" 5.888 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.888ns (period - (min low pulse limit / (low pulse / period)))
  Period: 5.888ns
  Low pulse: 2.944ns
  Low pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Logical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 2.888ns (period - (min high pulse limit / (high pulse / period)))
  Period: 5.888ns
  High pulse: 2.944ns
  High pulse limit: 1.500ns (Tdcmpw_CLKIN_150_200)
  Physical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Logical resource: sh/CLOCK_TRNG1/PLL_ADV_INST/CLKIN1
  Location pin: PLL_ADV_X0Y5.CLKIN1
  Clock network: clk_user_interface
--------------------------------------------------------------------------------
Slack: 3.388ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKB)
  Physical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Logical resource: E2M/EC/memInputData/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/v5_noinit.ram/SDP.CASCADED_PRIM36.TDP_B/CLKBL
  Location pin: RAMB36_X1Y24.CLKBWRCLKL
  Clock network: clk_user_interface
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 9 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.222ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.ENBWRENL), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACEToFifoWrite (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.819ns (Levels of Logic = 0)
  Clock Path Skew:      0.063ns (0.708 - 0.645)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACEToFifoWrite to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X97Y91.AQ         Tcko                  0.450   E2M/EC/sysACEToFifoWrite
                                                          E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y17.ENBWRENL   net (fanout=2)        0.891   E2M/EC/sysACEToFifoWrite
    RAMB36_X3Y17.CLKBWRCLKL Trcck_WREN            0.478   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.819ns (0.928ns logic, 0.891ns route)
                                                          (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIBDIL2), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_2 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.741ns (Levels of Logic = 0)
  Clock Path Skew:      0.062ns (0.708 - 0.646)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_2 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y92.CQ         Tcko                  0.471   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_2
    RAMB36_X3Y17.DIBDIL2    net (fanout=3)        0.928   E2M/EC/sysACE_MPADD<2>
    RAMB36_X3Y17.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.741ns (0.813ns logic, 0.928ns route)
                                                          (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIBDIL4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     28.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/sysACE_MPADD_4 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          30.200ns
  Data Path Delay:      1.608ns (Levels of Logic = 0)
  Clock Path Skew:      0.061ns (0.708 - 0.647)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.146ns

  Clock Uncertainty:          0.146ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.282ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPADD_4 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X95Y92.AQ         Tcko                  0.450   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_4
    RAMB36_X3Y17.DIBDIL4    net (fanout=3)        0.816   E2M/EC/sysACE_MPADD<4>
    RAMB36_X3Y17.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.608ns (0.792ns logic, 0.816ns route)
                                                          (49.3% logic, 50.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/EthToSysACEFifo/FIFO18_inst (RAMB36_X3Y18.ENARDENL), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.358ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 0)
  Clock Path Skew:      0.151ns (0.752 - 0.601)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X93Y92.AQ         Tcko                  0.414   E2M/EC/fifoToSysACERead
                                                          E2M/EC/fifoToSysACERead
    RAMB36_X3Y18.ENARDENL   net (fanout=2)        0.490   E2M/EC/fifoToSysACERead
    RAMB36_X3Y18.CLKARDCLKL Trckc_RDEN  (-Th)     0.395   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                          E2M/EC/EthToSysACEFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.509ns (0.019ns logic, 0.490ns route)
                                                          (3.7% logic, 96.3% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/fifoToSysACERead (FF)
  Destination:          E2M/EC/EthToSysACEFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.509ns (Levels of Logic = 0)
  Clock Path Skew:      0.128ns (0.729 - 0.601)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/fifoToSysACERead to E2M/EC/EthToSysACEFifo/FIFO18_inst
    Location                    Delay type         Delay(ns)  Physical Resource
                                                              Logical Resource(s)
    --------------------------------------------------------  -------------------
    SLICE_X93Y92.AQ             Tcko                  0.414   E2M/EC/fifoToSysACERead
                                                              E2M/EC/fifoToSysACERead
    RAMB36_X3Y18.ENARDENL       net (fanout=2)        0.490   E2M/EC/fifoToSysACERead
    RAMB36_X3Y18.REGCLKARDRCLKL Trckc_RDEN  (-Th)     0.395   E2M/EC/EthToSysACEFifo/FIFO18_inst
                                                              E2M/EC/EthToSysACEFifo/FIFO18_inst
    --------------------------------------------------------  ---------------------------
    Total                                             0.509ns (0.019ns logic, 0.490ns route)
                                                              (3.7% logic, 96.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIBDIL0), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.561ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_0 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.721ns (Levels of Logic = 0)
  Clock Path Skew:      0.160ns (0.761 - 0.601)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_0 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X92Y92.AQ         Tcko                  0.433   E2M/EC/sysACE_MPADD<3>
                                                          E2M/EC/sysACE_MPADD_0
    RAMB36_X3Y17.DIBDIL0    net (fanout=3)        0.574   E2M/EC/sysACE_MPADD<0>
    RAMB36_X3Y17.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.721ns (0.147ns logic, 0.574ns route)
                                                          (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIBDIL6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.658ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/sysACE_MPADD_6 (FF)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.817ns (Levels of Logic = 0)
  Clock Path Skew:      0.159ns (0.761 - 0.602)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPADD_6 to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X95Y92.CQ         Tcko                  0.414   E2M/EC/sysACE_MPADD<6>
                                                          E2M/EC/sysACE_MPADD_6
    RAMB36_X3Y17.DIBDIL6    net (fanout=3)        0.689   E2M/EC/sysACE_MPADD<6>
    RAMB36_X3Y17.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         0.817ns (0.128ns logic, 0.689ns route)
                                                          (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sysACE_clk_o = PERIOD TIMEGRP "sysACE_clk_o" 30.2 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_WRCLK)
  Physical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Logical resource: E2M/EC/SysACEToEthFifo/FIFO18_inst/WRCLK
  Location pin: RAMB36_X3Y17.CLKBWRCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 27.978ns (period - min period limit)
  Period: 30.200ns
  Min period limit: 2.222ns (450.045MHz) (Trper_RDCLK)
  Physical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Logical resource: E2M/EC/EthToSysACEFifo/FIFO18_inst/RDCLK
  Location pin: RAMB36_X3Y18.CLKARDCLKL
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------
Slack: 29.382ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.200ns
  Low pulse: 15.100ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: E2M/EC/sysACECounter<2>/CLK
  Logical resource: E2M/EC/sysACECounter_2/CK
  Location pin: SLICE_X88Y87.CLK
  Clock network: E2M/EC/sysACE_clk_o
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.682ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.758ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      3.682ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y87.AQ      Tcko                  0.450   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.298   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.934   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.682ns (2.384ns logic, 1.298ns route)
                                                       (64.7% logic, 35.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_WE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPWE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPWE (R9.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.385ns (data path)
  Source:               E2M/EC/sysACE_MPWE (FF)
  Destination:          sysACE_MPWE (PAD)
  Data Path Delay:      3.385ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPWE to sysACE_MPWE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y87.AQ      Tcko                  0.414   E2M/EC/sysACE_MPWE
                                                       E2M/EC/sysACE_MPWE
    R9.O                 net (fanout=2)        1.194   E2M/EC/sysACE_MPWE
    R9.PAD               Tioop                 1.777   sysACE_MPWE
                                                       sysACE_MPWE_OBUF
                                                       sysACE_MPWE
    -------------------------------------------------  ---------------------------
    Total                                      3.385ns (2.191ns logic, 1.194ns route)
                                                       (64.7% logic, 35.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO 
TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.052ns.
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  19.388ns (requirement - data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Requirement:          23.440ns
  Data Path Delay:      4.052ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y92.AQ      Tcko                  0.450   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.649   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.953   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      4.052ns (2.403ns logic, 1.649ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_OE = MAXDELAY FROM TIMEGRP "sysACE_clk_o" TO TIMEGRP "sysACE_MPOE"         23.44 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point sysACE_MPOE (N8.PAD), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   3.724ns (data path)
  Source:               E2M/EC/sysACE_MPOE (FF)
  Destination:          sysACE_MPOE (PAD)
  Data Path Delay:      3.724ns (Levels of Logic = 1)
  Source Clock:         E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: E2M/EC/sysACE_MPOE to sysACE_MPOE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y92.AQ      Tcko                  0.414   E2M/EC/sysACE_MPOE
                                                       E2M/EC/sysACE_MPOE
    N8.O                 net (fanout=2)        1.517   E2M/EC/sysACE_MPOE
    N8.PAD               Tioop                 1.793   sysACE_MPOE
                                                       sysACE_MPOE_OBUF
                                                       sysACE_MPOE
    -------------------------------------------------  ---------------------------
    Total                                      3.724ns (2.207ns logic, 1.517ns route)
                                                       (59.3% logic, 40.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" 
TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.703ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIADIL10), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.457ns (requirement - data path)
  Source:               sysACE_MPDATA<10> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.703ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<10> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L4.I                    Tiopi                 0.912   sysACE_MPDATA<10>
                                                          sysACE_MPDATA<10>
                                                          E2M/EC/sysACEIO/IOBUF_B10/IBUF
    RAMB36_X3Y17.DIADIL10   net (fanout=1)        1.449   E2M/EC/sysACE_MPDATA_Out<10>
    RAMB36_X3Y17.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.703ns (1.254ns logic, 1.449ns route)
                                                          (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIADIL9), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.492ns (requirement - data path)
  Source:               sysACE_MPDATA<9> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.668ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<9> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    L5.I                    Tiopi                 0.905   sysACE_MPDATA<9>
                                                          sysACE_MPDATA<9>
                                                          E2M/EC/sysACEIO/IOBUF_B9/IBUF
    RAMB36_X3Y17.DIADIL9    net (fanout=1)        1.421   E2M/EC/sysACE_MPDATA_Out<9>
    RAMB36_X3Y17.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.668ns (1.247ns logic, 1.421ns route)
                                                          (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIADIL11), 1 path
--------------------------------------------------------------------------------
Slack (slowest paths):  0.527ns (requirement - data path)
  Source:               sysACE_MPDATA<11> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Requirement:          3.160ns
  Data Path Delay:      2.633ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Maximum Data Path: sysACE_MPDATA<11> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    K6.I                    Tiopi                 0.901   sysACE_MPDATA<11>
                                                          sysACE_MPDATA<11>
                                                          E2M/EC/sysACEIO/IOBUF_B11/IBUF
    RAMB36_X3Y17.DIADIL11   net (fanout=1)        1.390   E2M/EC/sysACE_MPDATA_Out<11>
    RAMB36_X3Y17.CLKBWRCLKL Trdck_DI              0.342   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         2.633ns (1.243ns logic, 1.390ns route)
                                                          (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_sysACE_MPDATAIN = MAXDELAY FROM TIMEGRP "sysACE_MPDATA" TO TIMEGRP         "sysACE_clk_o" 3.16 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACE_state_FSM_FFd1 (SLICE_X98Y91.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.492ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACE_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.492ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACE_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y17.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X98Y91.A6      net (fanout=2)        0.741   E2M/EC/fromSysACEFifoFull
    SLICE_X98Y91.CLK     Tah         (-Th)     0.197   E2M/EC/sysACE_state_FSM_FFd1
                                                       E2M/EC/sysACE_state_FSM_FFd1-In1
                                                       E2M/EC/sysACE_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.492ns (0.751ns logic, 0.741ns route)
                                                       (50.3% logic, 49.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/sysACEToFifoWrite (SLICE_X97Y91.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Destination:          E2M/EC/sysACEToFifoWrite (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.493ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/EC/sysACE_clk_o rising at 30.200ns
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 30.200ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/SysACEToEthFifo/FIFO18_inst to E2M/EC/sysACEToFifoWrite
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X3Y17.FULL    Trcko_FULL            0.948   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                       E2M/EC/SysACEToEthFifo/FIFO18_inst
    SLICE_X97Y91.A6      net (fanout=2)        0.742   E2M/EC/fromSysACEFifoFull
    SLICE_X97Y91.CLK     Tah         (-Th)     0.197   E2M/EC/sysACEToFifoWrite
                                                       E2M/EC/sysACEToFifoWrite_mux00001
                                                       E2M/EC/sysACEToFifoWrite
    -------------------------------------------------  ---------------------------
    Total                                      1.493ns (0.751ns logic, 0.742ns route)
                                                       (50.3% logic, 49.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/SysACEToEthFifo/FIFO18_inst (RAMB36_X3Y17.DIADIL0), 1 path
--------------------------------------------------------------------------------
Delay (fastest path):   1.543ns (data path)
  Source:               sysACE_MPDATA<0> (PAD)
  Destination:          E2M/EC/SysACEToEthFifo/FIFO18_inst (RAM)
  Data Path Delay:      1.543ns (Levels of Logic = 1)
  Destination Clock:    E2M/EC/sysACE_clk_o rising at 0.000ns

  Minimum Data Path: sysACE_MPDATA<0> to E2M/EC/SysACEToEthFifo/FIFO18_inst
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    P9.I                    Tiopi                 0.835   sysACE_MPDATA<0>
                                                          sysACE_MPDATA<0>
                                                          E2M/EC/sysACEIO/IOBUF_B0/IBUF
    RAMB36_X3Y17.DIADIL0    net (fanout=1)        0.994   E2M/EC/sysACE_MPDATA_Out<0>
    RAMB36_X3Y17.CLKBWRCLKL Trckd_DI    (-Th)     0.286   E2M/EC/SysACEToEthFifo/FIFO18_inst
                                                          E2M/EC/SysACEToEthFifo/FIFO18_inst
    ----------------------------------------------------  ---------------------------
    Total                                         1.543ns (0.549ns logic, 0.994ns route)
                                                          (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 
7.9 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1872 paths analyzed, 437 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.235ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.287ns (Levels of Logic = 0)
  Clock Path Skew:      0.087ns (1.598 - 1.511)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y192.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<6>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_6
    TEMAC_X0Y0.PHYEMAC0RXD6  net (fanout=1)        6.520   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<6>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.287ns (0.767ns logic, 6.520ns route)
                                                           (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXER), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.932ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      7.026ns (Levels of Logic = 0)
  Clock Path Skew:      0.093ns (1.598 - 1.505)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y186.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXER  net (fanout=1)        6.259   E2M/emac_ll/v5_emac_block_inst/gmii0/RX_ER_TO_MAC
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_ERROR         0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          7.026ns (0.767ns logic, 6.259ns route)
                                                           (10.9% logic, 89.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (TEMAC_X0Y0.PHYEMAC0RXD3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.251ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3 (FF)
  Destination:          E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac (CPU)
  Requirement:          7.900ns
  Data Path Delay:      6.699ns (Levels of Logic = 0)
  Clock Path Skew:      0.085ns (1.598 - 1.513)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3 to E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    ILOGIC_X0Y195.Q1         Tickq                 0.517   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<3>
                                                           E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC_3
    TEMAC_X0Y0.PHYEMAC0RXD3  net (fanout=1)        5.932   E2M/emac_ll/v5_emac_block_inst/gmii0/RXD_TO_MAC<3>
    TEMAC_X0Y0.PHYEMAC0RXCLK Tmacdck_RXD           0.250   E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
                                                           E2M/emac_ll/v5_emac_block_inst/v5_emac_wrapper_inst/v5_emac
    -----------------------------------------------------  ---------------------------
    Total                                          6.699ns (0.767ns logic, 5.932ns route)
                                                           (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd3 (SLICE_X71Y70.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.452ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd2 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 1)
  Clock Path Skew:      0.039ns (0.491 - 0.452)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd2 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X69Y70.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd2
    SLICE_X71Y70.A6      net (fanout=21)       0.274   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd2
    SLICE_X71Y70.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd3
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd3-In1
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.217ns logic, 0.274ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_1 (SLICE_X101Y119.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.494ns (Levels of Logic = 0)
  Clock Path Skew:      0.031ns (1.555 - 1.524)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_1 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y120.BQ    Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_1
    SLICE_X101Y119.BX    net (fanout=5)        0.292   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<1>
    SLICE_X101Y119.CLK   Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.494ns (0.202ns logic, 0.292ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_9 (SLICE_X101Y121.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.488ns (Levels of Logic = 0)
  Clock Path Skew:      0.013ns (0.157 - 0.144)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_9 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X100Y122.BQ    Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr_9
    SLICE_X101Y121.BX    net (fanout=5)        0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_addr<9>
    SLICE_X101Y121.CLK   Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_start_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      0.488ns (0.202ns logic, 0.286ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_Emac0_clk_phy_rx0 = PERIOD TIMEGRP "Emac0_clk_phy_rx0" 7.9 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/CLKAL
  Location pin: RAMB36_X3Y23.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_l/REGCLKAL
  Location pin: RAMB36_X3Y23.REGCLKARDRCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------
Slack: 5.678ns (period - min period limit)
  Period: 7.900ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Logical resource: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/ramgen_u/CLKAL
  Location pin: RAMB36_X3Y24.CLKARDCLKL
  Clock network: E2M/gmii_rx_clk_delay
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 7 paths analyzed, 7 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.214ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (SLICE_X80Y50.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.214ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X92Y50.DQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X80Y50.DX      net (fanout=1)        0.748   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_col_window_pipe_1
    SLICE_X80Y50.CLK     Tdick                -0.005   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_col_window_pipe_0
    -------------------------------------------------  ---------------------------
    Total                                      1.214ns (0.466ns logic, 0.748ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (SLICE_X92Y52.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.111ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y55.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X92Y52.AX      net (fanout=2)        0.673   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_tran_frame_tog
    SLICE_X92Y52.CLK     Tdick                -0.012   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_tran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.111ns (0.438ns logic, 0.673ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (SLICE_X86Y45.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    7.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      0.965ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y45.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X86Y45.AX      net (fanout=2)        0.523   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X86Y45.CLK     Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.965ns (0.442ns logic, 0.523ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP "tx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (SLICE_X92Y40.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.517ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.517ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y40.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X92Y40.CX      net (fanout=2)        0.333   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X92Y40.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.517ns (0.184ns logic, 0.333ns route)
                                                       (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (SLICE_X89Y45.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.554ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y45.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X89Y45.C4      net (fanout=2)        0.335   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    SLICE_X89Y45.CLK     Tah         (-Th)     0.195   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_retran_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.554ns (0.219ns logic, 0.335ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (SLICE_X93Y40.C4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.554ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.554ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y40.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X93Y40.C4      net (fanout=2)        0.335   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    SLICE_X93Y40.CLK     Tah         (-Th)     0.195   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog_not00011_INV_0
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_txfer_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.554ns (0.219ns logic, 0.335ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.688ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X56Y65.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    4.312ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y50.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X63Y62.C3      net (fanout=3)        1.645   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X63Y62.CMUX    Tilo                  0.392   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X56Y65.SR      net (fanout=1)        0.654   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X56Y65.CLK     Tsrck                 0.547   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      3.688ns (1.389ns logic, 2.299ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X62Y62.A3), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    5.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.628ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y50.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X62Y62.B5      net (fanout=3)        1.448   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X62Y62.B       Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X62Y62.A3      net (fanout=1)        0.610   N17
    SLICE_X62Y62.CLK     Tas                   0.026   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.628ns (0.570ns logic, 2.058ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X90Y50.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.834ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.166ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y50.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X90Y50.DX      net (fanout=3)        0.714   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X90Y50.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      1.166ns (0.452ns logic, 0.714ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "tx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (SLICE_X90Y50.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.852ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.852ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y50.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X90Y50.DX      net (fanout=3)        0.657   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X90Y50.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo_sync
    -------------------------------------------------  ---------------------------
    Total                                      0.852ns (0.195ns logic, 0.657ns route)
                                                       (22.9% logic, 77.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (SLICE_X62Y62.A3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      2.197ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.197ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y50.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X62Y62.B5      net (fanout=3)        1.332   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X62Y62.B       Tilo                  0.087   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In_SW0
    SLICE_X62Y62.A3      net (fanout=1)        0.561   N17
    SLICE_X62Y62.CLK     Tah         (-Th)     0.197   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1-In
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      2.197ns (0.304ns logic, 1.893ns route)
                                                       (13.8% logic, 86.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (SLICE_X56Y65.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      3.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.096ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X82Y50.AQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X63Y62.C3      net (fanout=3)        1.513   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_frame_in_fifo
    SLICE_X63Y62.CMUX    Tilo                  0.361   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or00001
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000_f7
    SLICE_X56Y65.SR      net (fanout=1)        0.602   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy_or0000
    SLICE_X56Y65.CLK     Tcksr       (-Th)    -0.206   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    -------------------------------------------------  ---------------------------
    Total                                      3.096ns (0.981ns logic, 2.115ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"tx_metastable_0" 5 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 170 paths analyzed, 82 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.210ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (SLICE_X104Y38.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.210ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y50.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X100Y49.D5     net (fanout=2)        0.821   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X100Y49.D      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X104Y38.A2     net (fanout=2)        1.318   N4
    SLICE_X104Y38.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X102Y43.A6     net (fanout=13)       0.522   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X102Y43.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X104Y38.CE     net (fanout=4)        0.591   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X104Y38.CLK    Tceck                 0.226   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_0
    -------------------------------------------------  ---------------------------
    Total                                      4.210ns (0.958ns logic, 3.252ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (SLICE_X104Y38.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.210ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y50.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X100Y49.D5     net (fanout=2)        0.821   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X100Y49.D      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X104Y38.A2     net (fanout=2)        1.318   N4
    SLICE_X104Y38.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X102Y43.A6     net (fanout=13)       0.522   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X102Y43.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X104Y38.CE     net (fanout=4)        0.591   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X104Y38.CLK    Tceck                 0.226   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_1
    -------------------------------------------------  ---------------------------
    Total                                      4.210ns (0.958ns logic, 3.252ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (SLICE_X104Y38.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    0.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      4.210ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y50.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X100Y49.D5     net (fanout=2)        0.821   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/frame_in_fifo
    SLICE_X100Y49.D      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_state_FSM_FFd9-In_SW0
    SLICE_X104Y38.A2     net (fanout=2)        1.318   N4
    SLICE_X104Y38.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload_or0000
    SLICE_X102Y43.A6     net (fanout=13)       0.522   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_reload
    SLICE_X102Y43.A      Tilo                  0.094   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000141
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not000177
    SLICE_X104Y38.CE     net (fanout=4)        0.591   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_not0001
    SLICE_X104Y38.CLK    Tceck                 0.226   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr<2>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_2
    -------------------------------------------------  ---------------------------
    Total                                      4.210ns (0.958ns logic, 3.252ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Hold Paths: ts_tx_meta_protect_0 = MAXDELAY FROM TIMEGRP "tx_metastable_0" 5 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_5 (SLICE_X92Y36.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.604ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.604ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y37.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    SLICE_X92Y36.B6      net (fanout=2)        0.283   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<5>
    SLICE_X92Y36.CLK     Tah         (-Th)     0.093   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<5>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_5
    -------------------------------------------------  ---------------------------
    Total                                      0.604ns (0.321ns logic, 0.283ns route)
                                                       (53.1% logic, 46.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_9 (SLICE_X92Y37.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.609ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.609ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y38.BQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    SLICE_X92Y37.B6      net (fanout=2)        0.288   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<9>
    SLICE_X92Y37.CLK     Tah         (-Th)     0.093   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_lut<9>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_xor<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_9
    -------------------------------------------------  ---------------------------
    Total                                      0.609ns (0.321ns logic, 0.288ns route)
                                                       (52.7% logic, 47.3% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_7 (SLICE_X92Y36.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.641ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.641ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X94Y37.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_6
    SLICE_X92Y36.CX      net (fanout=2)        0.281   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<6>
    SLICE_X92Y36.CLK     Tckdi       (-Th)     0.054   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/Msub_wr_addr_diff_sub0000_cy<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_addr_diff_7
    -------------------------------------------------  ---------------------------
    Total                                      0.641ns (0.360ns logic, 0.281ns route)
                                                       (56.2% logic, 43.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO 
TIMEGRP         "tx_addr_wr_0" 10 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 12 paths analyzed, 12 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.392ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (SLICE_X94Y38.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.608ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.273ns (Levels of Logic = 0)
  Clock Path Skew:      -0.037ns (0.643 - 0.680)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y38.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_9
    SLICE_X94Y38.BX      net (fanout=1)        0.834   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<9>
    SLICE_X94Y38.CLK     Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_9
    -------------------------------------------------  ---------------------------
    Total                                      1.273ns (0.439ns logic, 0.834ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (SLICE_X94Y37.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.775ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.078ns (Levels of Logic = 0)
  Clock Path Skew:      -0.065ns (0.642 - 0.707)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y38.BQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_5
    SLICE_X94Y37.BX      net (fanout=1)        0.639   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<5>
    SLICE_X94Y37.CLK     Tdick                -0.011   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_5
    -------------------------------------------------  ---------------------------
    Total                                      1.078ns (0.439ns logic, 0.639ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7 (SLICE_X94Y37.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    8.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      1.060ns (Levels of Logic = 0)
  Clock Path Skew:      -0.065ns (0.642 - 0.707)
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.082ns

  Clock Uncertainty:          0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.147ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y38.DQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_7
    SLICE_X94Y37.DX      net (fanout=1)        0.608   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<7>
    SLICE_X94Y37.CLK     Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_7
    -------------------------------------------------  ---------------------------
    Total                                      1.060ns (0.452ns logic, 0.608ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_fifo_addr_0 = MAXDELAY FROM TIMEGRP "tx_addr_rd_0" TO TIMEGRP         "tx_addr_wr_0" 10 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (SLICE_X94Y38.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.431ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.491ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.060ns (0.692 - 0.632)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y38.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_10
    SLICE_X94Y38.CX      net (fanout=1)        0.295   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<10>
    SLICE_X94Y38.CLK     Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_10
    -------------------------------------------------  ---------------------------
    Total                                      0.491ns (0.196ns logic, 0.295ns route)
                                                       (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (SLICE_X93Y37.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.459ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.502ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.043ns (0.664 - 0.621)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y37.DQ      Tcko                  0.433   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_3
    SLICE_X93Y37.DX      net (fanout=1)        0.288   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<3>
    SLICE_X93Y37.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<3>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_3
    -------------------------------------------------  ---------------------------
    Total                                      0.502ns (0.214ns logic, 0.288ns route)
                                                       (42.6% logic, 57.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (SLICE_X94Y38.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.565ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.625ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.060ns (0.692 - 0.632)
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11 to E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y38.DQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer_11
    SLICE_X94Y38.DX      net (fanout=1)        0.430   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/rd_addr_txfer<11>
    SLICE_X94Y38.CLK     Tckdi       (-Th)     0.219   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_rd_addr_11
    -------------------------------------------------  ---------------------------
    Total                                      0.625ns (0.195ns logic, 0.430ns route)
                                                       (31.2% logic, 68.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.145ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X76Y97.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.145ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y88.CQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X76Y97.CX      net (fanout=2)        0.700   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X76Y97.CLK     Tdick                -0.005   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      1.145ns (0.445ns logic, 0.700ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_rx_fifo_wr_to_rd_0 = MAXDELAY FROM TIMEGRP "rx_fifo_wr_to_rd_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (SLICE_X76Y97.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.828ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.828ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         E2M/gmii_rx_clk_delay rising
  Destination Clock:    clk_125_eth rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X75Y88.CQ      Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X76Y97.CX      net (fanout=2)        0.644   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_store_frame_tog
    SLICE_X76Y97.CLK     Tckdi       (-Th)     0.230   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_store_frame_tog
    -------------------------------------------------  ---------------------------
    Total                                      0.828ns (0.184ns logic, 0.644ns route)
                                                       (22.2% logic, 77.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_rx_fifo_rd_to_wr_0 = MAXDELAY FROM TIMEGRP 
"rx_fifo_rd_to_wr_0" TO TIMEGRP         "clk_125_eth" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP 
"rx_metastable_0" 5 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 13 paths analyzed, 13 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.546ns.
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (SLICE_X101Y131.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.504ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.648 - 0.655)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y126.AQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_8
    SLICE_X101Y131.AX    net (fanout=1)        1.041   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<8>
    SLICE_X101Y131.CLK   Tdick                -0.008   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_8
    -------------------------------------------------  ---------------------------
    Total                                      1.504ns (0.463ns logic, 1.041ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (SLICE_X101Y131.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.545ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.413ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.648 - 0.655)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y126.CQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_10
    SLICE_X101Y131.CX    net (fanout=1)        0.938   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<10>
    SLICE_X101Y131.CLK   Tdick                 0.004   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_10
    -------------------------------------------------  ---------------------------
    Total                                      1.413ns (0.475ns logic, 0.938ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (SLICE_X101Y131.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    3.565ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      1.393ns (Levels of Logic = 0)
  Clock Path Skew:      -0.007ns (0.648 - 0.655)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 0.000ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X96Y126.DQ     Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_11
    SLICE_X101Y131.DX    net (fanout=1)        0.920   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<11>
    SLICE_X101Y131.CLK   Tdick                 0.002   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<11>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_11
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.473ns logic, 0.920ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Hold Paths: ts_rx_meta_protect_0 = MAXDELAY FROM TIMEGRP "rx_metastable_0" 5 ns;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (SLICE_X95Y126.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.457ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.006ns (0.139 - 0.133)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y125.AQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4
    SLICE_X95Y126.AX     net (fanout=1)        0.272   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<4>
    SLICE_X95Y126.CLK    Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_4
    -------------------------------------------------  ---------------------------
    Total                                      0.457ns (0.185ns logic, 0.272ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (SLICE_X95Y126.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.006ns (0.139 - 0.133)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y125.BQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_5
    SLICE_X95Y126.BX     net (fanout=1)        0.286   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<5>
    SLICE_X95Y126.CLK    Tckdi       (-Th)     0.231   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_5
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.183ns logic, 0.286ns route)
                                                       (39.0% logic, 61.0% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (SLICE_X95Y126.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.006ns (0.139 - 0.133)
  Source Clock:         E2M/gmii_rx_clk_delay rising at 7.900ns
  Destination Clock:    E2M/gmii_rx_clk_delay rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X95Y125.CQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_6
    SLICE_X95Y126.CX     net (fanout=1)        0.275   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<6>
    SLICE_X95Y126.CLK    Tckdi       (-Th)     0.218   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_6
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.196ns logic, 0.275ns route)
                                                       (41.6% logic, 58.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" 
TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 47649 paths analyzed, 622 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.727ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_7 (SLICE_X54Y80.D2), 991 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.727ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_6 to E2M/EC/tx_header_buffer_len_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y78.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_6
    SLICE_X38Y74.C2      net (fanout=6)        1.746   E2M/EC/tx_curr_bytes_left<6>
    SLICE_X38Y74.COUT    Topcyc                0.423   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<6>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y75.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y76.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y76.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y77.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y77.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y78.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y79.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y79.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y80.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y80.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X37Y77.B1      net (fanout=2)        1.188   E2M/EC/_sub0001<28>
    SLICE_X37Y77.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X54Y81.A3      net (fanout=16)       1.496   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X54Y81.A       Tilo                  0.094   E2M/EC/tx_header_buffer_len<2>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X54Y80.D2      net (fanout=7)        0.813   E2M/EC/N55
    SLICE_X54Y80.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<7>
                                                       E2M/EC/tx_header_buffer_len_mux0000<7>
                                                       E2M/EC/tx_header_buffer_len_7
    -------------------------------------------------  ---------------------------
    Total                                      7.727ns (2.484ns logic, 5.243ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_8 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.571ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_8 to E2M/EC/tx_header_buffer_len_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y78.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_8
    SLICE_X38Y75.A5      net (fanout=6)        1.608   E2M/EC/tx_curr_bytes_left<8>
    SLICE_X38Y75.COUT    Topcya                0.509   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_lut<8>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y76.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y76.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y77.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y77.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y78.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y79.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y79.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y80.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y80.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X37Y77.B1      net (fanout=2)        1.188   E2M/EC/_sub0001<28>
    SLICE_X37Y77.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X54Y81.A3      net (fanout=16)       1.496   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X54Y81.A       Tilo                  0.094   E2M/EC/tx_header_buffer_len<2>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X54Y80.D2      net (fanout=7)        0.813   E2M/EC/N55
    SLICE_X54Y80.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<7>
                                                       E2M/EC/tx_header_buffer_len_mux0000<7>
                                                       E2M/EC/tx_header_buffer_len_7
    -------------------------------------------------  ---------------------------
    Total                                      7.571ns (2.466ns logic, 5.105ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.489ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_7 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.511ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_6 to E2M/EC/tx_header_buffer_len_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y78.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_6
    SLICE_X38Y74.C2      net (fanout=6)        1.746   E2M/EC/tx_curr_bytes_left<6>
    SLICE_X38Y74.COUT    Topcyc                0.423   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<6>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y75.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y76.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y76.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y77.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y77.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y78.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y79.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y79.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y80.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y80.CMUX    Tcinc                 0.334   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X37Y77.B2      net (fanout=2)        0.909   E2M/EC/_sub0001<30>
    SLICE_X37Y77.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X54Y81.A3      net (fanout=16)       1.496   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X54Y81.A       Tilo                  0.094   E2M/EC/tx_header_buffer_len<2>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X54Y80.D2      net (fanout=7)        0.813   E2M/EC/N55
    SLICE_X54Y80.CLK     Tas                   0.028   E2M/EC/tx_header_buffer_len<7>
                                                       E2M/EC/tx_header_buffer_len_mux0000<7>
                                                       E2M/EC/tx_header_buffer_len_7
    -------------------------------------------------  ---------------------------
    Total                                      7.511ns (2.547ns logic, 4.964ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_19 (SLICE_X63Y93.A1), 75 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.721ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_0 to E2M/EC/tx_header_buffer_src_add_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y74.AQ      Tcko                  0.450   E2M/EC/tx_read_len<1>
                                                       E2M/EC/tx_read_len_0
    SLICE_X57Y72.C2      net (fanout=39)       1.705   E2M/EC/tx_read_len<0>
    SLICE_X57Y72.C       Tilo                  0.094   N318
                                                       E2M/EC/N305_SW0
    SLICE_X60Y87.C2      net (fanout=2)        2.095   N318
    SLICE_X60Y87.C       Tilo                  0.094   N634
                                                       E2M/EC/N305_1
    SLICE_X63Y89.D2      net (fanout=3)        0.920   E2M/EC/N3052
    SLICE_X63Y89.CMUX    Topdc                 0.389   E2M/EC/N2821
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_F
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X62Y89.A6      net (fanout=1)        0.294   N633
    SLICE_X62Y89.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X63Y93.A1      net (fanout=24)       1.560   E2M/EC/N1631
    SLICE_X63Y93.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<22>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<19>1
                                                       E2M/EC/tx_header_buffer_src_add_19
    -------------------------------------------------  ---------------------------
    Total                                      7.721ns (1.147ns logic, 6.574ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.280ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_0 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.720ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_0 to E2M/EC/tx_header_buffer_src_add_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y74.AQ      Tcko                  0.450   E2M/EC/tx_read_len<1>
                                                       E2M/EC/tx_read_len_0
    SLICE_X57Y72.C2      net (fanout=39)       1.705   E2M/EC/tx_read_len<0>
    SLICE_X57Y72.C       Tilo                  0.094   N318
                                                       E2M/EC/N305_SW0
    SLICE_X60Y87.C2      net (fanout=2)        2.095   N318
    SLICE_X60Y87.C       Tilo                  0.094   N634
                                                       E2M/EC/N305_1
    SLICE_X63Y89.C2      net (fanout=3)        0.916   E2M/EC/N3052
    SLICE_X63Y89.CMUX    Tilo                  0.392   E2M/EC/N2821
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_G
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X62Y89.A6      net (fanout=1)        0.294   N633
    SLICE_X62Y89.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X63Y93.A1      net (fanout=24)       1.560   E2M/EC/N1631
    SLICE_X63Y93.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<22>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<19>1
                                                       E2M/EC/tx_header_buffer_src_add_19
    -------------------------------------------------  ---------------------------
    Total                                      7.720ns (1.150ns logic, 6.570ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_read_len_1 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.629ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_read_len_1 to E2M/EC/tx_header_buffer_src_add_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y74.CQ      Tcko                  0.450   E2M/EC/tx_read_len<1>
                                                       E2M/EC/tx_read_len_1
    SLICE_X57Y72.C4      net (fanout=37)       1.613   E2M/EC/tx_read_len<1>
    SLICE_X57Y72.C       Tilo                  0.094   N318
                                                       E2M/EC/N305_SW0
    SLICE_X60Y87.C2      net (fanout=2)        2.095   N318
    SLICE_X60Y87.C       Tilo                  0.094   N634
                                                       E2M/EC/N305_1
    SLICE_X63Y89.D2      net (fanout=3)        0.920   E2M/EC/N3052
    SLICE_X63Y89.CMUX    Topdc                 0.389   E2M/EC/N2821
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_F
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X62Y89.A6      net (fanout=1)        0.294   N633
    SLICE_X62Y89.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X63Y93.A1      net (fanout=24)       1.560   E2M/EC/N1631
    SLICE_X63Y93.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<22>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<19>1
                                                       E2M/EC/tx_header_buffer_src_add_19
    -------------------------------------------------  ---------------------------
    Total                                      7.629ns (1.147ns logic, 6.482ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_6 (SLICE_X54Y80.C2), 991 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.283ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.717ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_6 to E2M/EC/tx_header_buffer_len_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y78.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_6
    SLICE_X38Y74.C2      net (fanout=6)        1.746   E2M/EC/tx_curr_bytes_left<6>
    SLICE_X38Y74.COUT    Topcyc                0.423   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<6>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y75.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y76.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y76.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y77.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y77.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y78.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y79.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y79.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y80.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y80.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X37Y77.B1      net (fanout=2)        1.188   E2M/EC/_sub0001<28>
    SLICE_X37Y77.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X54Y81.A3      net (fanout=16)       1.496   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X54Y81.A       Tilo                  0.094   E2M/EC/tx_header_buffer_len<2>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X54Y80.C2      net (fanout=7)        0.802   E2M/EC/N55
    SLICE_X54Y80.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_len<7>
                                                       E2M/EC/tx_header_buffer_len_mux0000<6>
                                                       E2M/EC/tx_header_buffer_len_6
    -------------------------------------------------  ---------------------------
    Total                                      7.717ns (2.485ns logic, 5.232ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.439ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_8 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.561ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_8 to E2M/EC/tx_header_buffer_len_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y78.CQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_8
    SLICE_X38Y75.A5      net (fanout=6)        1.608   E2M/EC/tx_curr_bytes_left<8>
    SLICE_X38Y75.COUT    Topcya                0.509   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_lut<8>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y76.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y76.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y77.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y77.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y78.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y79.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y79.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y80.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y80.AMUX    Tcina                 0.271   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X37Y77.B1      net (fanout=2)        1.188   E2M/EC/_sub0001<28>
    SLICE_X37Y77.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X54Y81.A3      net (fanout=16)       1.496   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X54Y81.A       Tilo                  0.094   E2M/EC/tx_header_buffer_len<2>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X54Y80.C2      net (fanout=7)        0.802   E2M/EC/N55
    SLICE_X54Y80.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_len<7>
                                                       E2M/EC/tx_header_buffer_len_mux0000<6>
                                                       E2M/EC/tx_header_buffer_len_6
    -------------------------------------------------  ---------------------------
    Total                                      7.561ns (2.467ns logic, 5.094ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/tx_curr_bytes_left_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.501ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/tx_curr_bytes_left_6 to E2M/EC/tx_header_buffer_len_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y78.AQ      Tcko                  0.450   E2M/EC/tx_curr_bytes_left<8>
                                                       E2M/EC/tx_curr_bytes_left_6
    SLICE_X38Y74.C2      net (fanout=6)        1.746   E2M/EC/tx_curr_bytes_left<6>
    SLICE_X38Y74.COUT    Topcyc                0.423   E2M/EC/Msub__sub0001_cy<7>
                                                       E2M/EC/Msub__sub0001_lut<6>_INV_0
                                                       E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y75.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<7>
    SLICE_X38Y75.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<11>
                                                       E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y76.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<11>
    SLICE_X38Y76.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<15>
                                                       E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y77.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<15>
    SLICE_X38Y77.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<19>
                                                       E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y78.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<19>
    SLICE_X38Y78.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<23>
                                                       E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y79.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<23>
    SLICE_X38Y79.COUT    Tbyp                  0.104   E2M/EC/Msub__sub0001_cy<27>
                                                       E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y80.CIN     net (fanout=1)        0.000   E2M/EC/Msub__sub0001_cy<27>
    SLICE_X38Y80.CMUX    Tcinc                 0.334   E2M/EC/Msub__sub0001_cy<31>
                                                       E2M/EC/Msub__sub0001_cy<31>
    SLICE_X37Y77.B2      net (fanout=2)        0.909   E2M/EC/_sub0001<30>
    SLICE_X37Y77.CMUX    Topbc                 0.698   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_lut<5>1
                                                       E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>_0
    SLICE_X54Y81.A3      net (fanout=16)       1.496   E2M/EC/Mcompar_tx_header_buffer_len_cmp_gt0000_cy<6>1
    SLICE_X54Y81.A       Tilo                  0.094   E2M/EC/tx_header_buffer_len<2>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21
    SLICE_X54Y80.C2      net (fanout=7)        0.802   E2M/EC/N55
    SLICE_X54Y80.CLK     Tas                   0.029   E2M/EC/tx_header_buffer_len<7>
                                                       E2M/EC/tx_header_buffer_len_mux0000<6>
                                                       E2M/EC/tx_header_buffer_len_6
    -------------------------------------------------  ---------------------------
    Total                                      7.501ns (2.548ns logic, 4.953ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_tx_max_output_1 = MAXDELAY FROM TIMEGRP "tx_max_output" TO TIMEGRP         "tx_max_output_target" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_11 (SLICE_X55Y80.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_3 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.479ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_3 to E2M/EC/tx_header_buffer_len_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y81.BQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<2>
                                                       E2M/EC/tx_header_buffer_len_3
    SLICE_X55Y80.A6      net (fanout=2)        0.262   E2M/EC/tx_header_buffer_len<3>
    SLICE_X55Y80.CLK     Tah         (-Th)     0.197   E2M/EC/tx_header_buffer_len<14>
                                                       E2M/EC/tx_header_buffer_len_mux0000<11>1
                                                       E2M/EC/tx_header_buffer_len_11
    -------------------------------------------------  ---------------------------
    Total                                      0.479ns (0.217ns logic, 0.262ns route)
                                                       (45.3% logic, 54.7% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_13 (SLICE_X55Y80.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_5 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_5 to E2M/EC/tx_header_buffer_len_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y80.BQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<7>
                                                       E2M/EC/tx_header_buffer_len_5
    SLICE_X55Y80.C6      net (fanout=2)        0.278   E2M/EC/tx_header_buffer_len<5>
    SLICE_X55Y80.CLK     Tah         (-Th)     0.195   E2M/EC/tx_header_buffer_len<14>
                                                       E2M/EC/tx_header_buffer_len_mux0000<13>1
                                                       E2M/EC/tx_header_buffer_len_13
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.219ns logic, 0.278ns route)
                                                       (44.1% logic, 55.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_len_14 (SLICE_X55Y80.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.497ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/tx_header_buffer_len_6 (FF)
  Destination:          E2M/EC/tx_header_buffer_len_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.497ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/tx_header_buffer_len_6 to E2M/EC/tx_header_buffer_len_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y80.CQ      Tcko                  0.414   E2M/EC/tx_header_buffer_len<7>
                                                       E2M/EC/tx_header_buffer_len_6
    SLICE_X55Y80.D6      net (fanout=2)        0.278   E2M/EC/tx_header_buffer_len<6>
    SLICE_X55Y80.CLK     Tah         (-Th)     0.195   E2M/EC/tx_header_buffer_len<14>
                                                       E2M/EC/tx_header_buffer_len_mux0000<14>1
                                                       E2M/EC/tx_header_buffer_len_14
    -------------------------------------------------  ---------------------------
    Total                                      0.497ns (0.219ns logic, 0.278ns route)
                                                       (44.1% logic, 55.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP 
"userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.931ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X46Y83.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.069ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.931ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y84.AQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X41Y83.B4      net (fanout=3)        0.513   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X41Y83.B       Tilo                  0.094   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X46Y83.CE      net (fanout=1)        0.645   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X46Y83.CLK     Tceck                 0.229   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.931ns (0.773ns logic, 1.158ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X43Y79.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    6.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          8.000ns
  Data Path Delay:      1.873ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y84.AQ      Tcko                  0.450   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X41Y82.D4      net (fanout=3)        0.525   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X41Y82.D       Tilo                  0.094   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X43Y79.CE      net (fanout=1)        0.575   E2M/EC/userLogicReset_not0001
    SLICE_X43Y79.CLK     Tceck                 0.229   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.873ns (0.773ns logic, 1.100ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_userRunClearToggle = MAXDELAY FROM TIMEGRP "userRunSetTogCS" TO TIMEGRP         "userRunSetTogUS" 8 ns DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userLogicReset (SLICE_X43Y79.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.559ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userLogicReset (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.559ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userLogicReset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y84.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X41Y82.D4      net (fanout=3)        0.483   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X41Y82.D       Tilo                  0.087   E2M/EC/userLogicReset_not0001
                                                       E2M/EC/userLogicReset_not000111
    SLICE_X43Y79.CE      net (fanout=1)        0.529   E2M/EC/userLogicReset_not0001
    SLICE_X43Y79.CLK     Tckce       (-Th)    -0.046   E2M/EC/userLogicReset
                                                       E2M/EC/userLogicReset
    -------------------------------------------------  ---------------------------
    Total                                      1.559ns (0.547ns logic, 1.012ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

Paths for end point E2M/EC/userRunRegisterUserSide (SLICE_X46Y83.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.612ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/EC/userRunRegisterSetToggleUserSide_0 (FF)
  Destination:          E2M/EC/userRunRegisterUserSide (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.612ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    clk_user_interface rising at 5.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/EC/userRunRegisterSetToggleUserSide_0 to E2M/EC/userRunRegisterUserSide
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y84.AQ      Tcko                  0.414   E2M/EC/userRunRegisterSetToggleUserSide<1>
                                                       E2M/EC/userRunRegisterSetToggleUserSide_0
    SLICE_X41Y83.B4      net (fanout=3)        0.472   E2M/EC/userRunRegisterSetToggleUserSide<0>
    SLICE_X41Y83.B       Tilo                  0.087   E2M/EC/userRunRegisterUserSide_xor0000
                                                       E2M/EC/userRunRegisterUserSide_xor00001
    SLICE_X46Y83.CE      net (fanout=1)        0.593   E2M/EC/userRunRegisterUserSide_xor0000
    SLICE_X46Y83.CLK     Tckce       (-Th)    -0.046   E2M/EC/userRunRegisterUserSide
                                                       E2M/EC/userRunRegisterUserSide
    -------------------------------------------------  ---------------------------
    Total                                      1.612ns (0.547ns logic, 1.065ns route)
                                                       (33.9% logic, 66.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO 
TIMEGRP "FFS" 8 ns         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 11799 paths analyzed, 3275 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.883ns.
--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_read_len_2 (SLICE_X46Y75.C1), 6 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.117ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_read_len_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.883ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_read_len_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y51.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X60Y85.B3      net (fanout=23)       2.046   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X60Y85.B       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X46Y76.B1      net (fanout=146)      2.499   E2M/tx_ll_dst_rdy_in
    SLICE_X46Y76.B       Tilo                  0.094   N213
                                                       E2M/EC/tx_read_len_mux0000<5>11
    SLICE_X48Y75.C3      net (fanout=48)       1.416   E2M/EC/N4
    SLICE_X48Y75.C       Tilo                  0.094   N1159
                                                       E2M/EC/tx_read_len_mux0000<13>50
    SLICE_X46Y75.C1      net (fanout=1)        1.140   E2M/EC/tx_read_len_mux0000<13>50
    SLICE_X46Y75.CLK     Tas                   0.029   E2M/EC/tx_read_len<2>
                                                       E2M/EC/tx_read_len_mux0000<13>86
                                                       E2M/EC/tx_read_len_2
    -------------------------------------------------  ---------------------------
    Total                                      7.883ns (0.782ns logic, 7.101ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.266ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_read_len_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.734ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_read_len_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y65.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X60Y85.B1      net (fanout=21)       1.897   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X60Y85.B       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X46Y76.B1      net (fanout=146)      2.499   E2M/tx_ll_dst_rdy_in
    SLICE_X46Y76.B       Tilo                  0.094   N213
                                                       E2M/EC/tx_read_len_mux0000<5>11
    SLICE_X48Y75.C3      net (fanout=48)       1.416   E2M/EC/N4
    SLICE_X48Y75.C       Tilo                  0.094   N1159
                                                       E2M/EC/tx_read_len_mux0000<13>50
    SLICE_X46Y75.C1      net (fanout=1)        1.140   E2M/EC/tx_read_len_mux0000<13>50
    SLICE_X46Y75.CLK     Tas                   0.029   E2M/EC/tx_read_len<2>
                                                       E2M/EC/tx_read_len_mux0000<13>86
                                                       E2M/EC/tx_read_len_2
    -------------------------------------------------  ---------------------------
    Total                                      7.734ns (0.782ns logic, 6.952ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.808ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_read_len_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.192ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/tx_read_len_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y62.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X60Y85.B5      net (fanout=45)       1.376   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X60Y85.B       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X46Y76.B1      net (fanout=146)      2.499   E2M/tx_ll_dst_rdy_in
    SLICE_X46Y76.B       Tilo                  0.094   N213
                                                       E2M/EC/tx_read_len_mux0000<5>11
    SLICE_X48Y75.C3      net (fanout=48)       1.416   E2M/EC/N4
    SLICE_X48Y75.C       Tilo                  0.094   N1159
                                                       E2M/EC/tx_read_len_mux0000<13>50
    SLICE_X46Y75.C1      net (fanout=1)        1.140   E2M/EC/tx_read_len_mux0000<13>50
    SLICE_X46Y75.CLK     Tas                   0.029   E2M/EC/tx_read_len<2>
                                                       E2M/EC/tx_read_len_mux0000<13>86
                                                       E2M/EC/tx_read_len_2
    -------------------------------------------------  ---------------------------
    Total                                      7.192ns (0.761ns logic, 6.431ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_header_buffer_src_add_19 (SLICE_X63Y93.A1), 22 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.872ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/tx_header_buffer_src_add_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y62.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X57Y72.C3      net (fanout=45)       1.856   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X57Y72.C       Tilo                  0.094   N318
                                                       E2M/EC/N305_SW0
    SLICE_X60Y87.C2      net (fanout=2)        2.095   N318
    SLICE_X60Y87.C       Tilo                  0.094   N634
                                                       E2M/EC/N305_1
    SLICE_X63Y89.D2      net (fanout=3)        0.920   E2M/EC/N3052
    SLICE_X63Y89.CMUX    Topdc                 0.389   E2M/EC/N2821
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_F
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X62Y89.A6      net (fanout=1)        0.294   N633
    SLICE_X62Y89.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X63Y93.A1      net (fanout=24)       1.560   E2M/EC/N1631
    SLICE_X63Y93.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<22>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<19>1
                                                       E2M/EC/tx_header_buffer_src_add_19
    -------------------------------------------------  ---------------------------
    Total                                      7.872ns (1.147ns logic, 6.725ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.871ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/tx_header_buffer_src_add_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y62.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X57Y72.C3      net (fanout=45)       1.856   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X57Y72.C       Tilo                  0.094   N318
                                                       E2M/EC/N305_SW0
    SLICE_X60Y87.C2      net (fanout=2)        2.095   N318
    SLICE_X60Y87.C       Tilo                  0.094   N634
                                                       E2M/EC/N305_1
    SLICE_X63Y89.C2      net (fanout=3)        0.916   E2M/EC/N3052
    SLICE_X63Y89.CMUX    Tilo                  0.392   E2M/EC/N2821
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0_G
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW0
    SLICE_X62Y89.A6      net (fanout=1)        0.294   N633
    SLICE_X62Y89.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X63Y93.A1      net (fanout=24)       1.560   E2M/EC/N1631
    SLICE_X63Y93.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<22>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<19>1
                                                       E2M/EC/tx_header_buffer_src_add_19
    -------------------------------------------------  ---------------------------
    Total                                      7.871ns (1.150ns logic, 6.721ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_header_buffer_src_add_19 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.398ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/tx_header_buffer_src_add_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y62.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X57Y72.C3      net (fanout=45)       1.856   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X57Y72.C       Tilo                  0.094   N318
                                                       E2M/EC/N305_SW0
    SLICE_X60Y87.C2      net (fanout=2)        2.095   N318
    SLICE_X60Y87.C       Tilo                  0.094   N634
                                                       E2M/EC/N305_1
    SLICE_X60Y87.D5      net (fanout=3)        0.263   E2M/EC/N3052
    SLICE_X60Y87.D       Tilo                  0.094   N634
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6_SW0_SW1
    SLICE_X62Y89.A3      net (fanout=1)        0.772   N634
    SLICE_X62Y89.A       Tilo                  0.094   E2M/EC/tx_header_buffer_src_add<10>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<11>6
    SLICE_X63Y93.A1      net (fanout=24)       1.560   E2M/EC/N1631
    SLICE_X63Y93.CLK     Tas                   0.026   E2M/EC/tx_header_buffer_src_add<22>
                                                       E2M/EC/tx_header_buffer_src_add_mux0000<19>1
                                                       E2M/EC/tx_header_buffer_src_add_19
    -------------------------------------------------  ---------------------------
    Total                                      7.398ns (0.852ns logic, 6.546ns route)
                                                       (11.5% logic, 88.5% route)

--------------------------------------------------------------------------------

Paths for end point E2M/EC/tx_read_len_8 (SLICE_X47Y73.B6), 11 paths
--------------------------------------------------------------------------------
Slack (setup paths):    0.161ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full (FF)
  Destination:          E2M/EC/tx_read_len_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.839ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full to E2M/EC/tx_read_len_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X60Y51.AQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X60Y85.B3      net (fanout=23)       2.046   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_fifo_full
    SLICE_X60Y85.B       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X46Y76.B1      net (fanout=146)      2.499   E2M/tx_ll_dst_rdy_in
    SLICE_X46Y76.B       Tilo                  0.094   N213
                                                       E2M/EC/tx_read_len_mux0000<5>11
    SLICE_X48Y76.A4      net (fanout=48)       1.495   E2M/EC/N4
    SLICE_X48Y76.A       Tilo                  0.094   N1041
                                                       E2M/EC/tx_read_len_mux0000<7>4
    SLICE_X47Y73.A5      net (fanout=1)        0.790   E2M/EC/tx_read_len_mux0000<7>4
    SLICE_X47Y73.A       Tilo                  0.094   E2M/EC/tx_read_len<9>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21_SW1
    SLICE_X47Y73.B6      net (fanout=1)        0.135   N1017
    SLICE_X47Y73.CLK     Tas                   0.027   E2M/EC/tx_read_len<9>
                                                       E2M/EC/tx_read_len_mux0000<7>52
                                                       E2M/EC/tx_read_len_8
    -------------------------------------------------  ---------------------------
    Total                                      7.839ns (0.874ns logic, 6.965ns route)
                                                       (11.1% logic, 88.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.310ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy (FF)
  Destination:          E2M/EC/tx_read_len_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.690ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy to E2M/EC/tx_read_len_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y65.CQ      Tcko                  0.471   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X60Y85.B1      net (fanout=21)       1.897   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_ovflow_dst_rdy
    SLICE_X60Y85.B       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X46Y76.B1      net (fanout=146)      2.499   E2M/tx_ll_dst_rdy_in
    SLICE_X46Y76.B       Tilo                  0.094   N213
                                                       E2M/EC/tx_read_len_mux0000<5>11
    SLICE_X48Y76.A4      net (fanout=48)       1.495   E2M/EC/N4
    SLICE_X48Y76.A       Tilo                  0.094   N1041
                                                       E2M/EC/tx_read_len_mux0000<7>4
    SLICE_X47Y73.A5      net (fanout=1)        0.790   E2M/EC/tx_read_len_mux0000<7>4
    SLICE_X47Y73.A       Tilo                  0.094   E2M/EC/tx_read_len<9>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21_SW1
    SLICE_X47Y73.B6      net (fanout=1)        0.135   N1017
    SLICE_X47Y73.CLK     Tas                   0.027   E2M/EC/tx_read_len<9>
                                                       E2M/EC/tx_read_len_mux0000<7>52
                                                       E2M/EC/tx_read_len_8
    -------------------------------------------------  ---------------------------
    Total                                      7.690ns (0.874ns logic, 6.816ns route)
                                                       (11.4% logic, 88.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    0.852ns (requirement - (data path - clock path skew + uncertainty))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 (FF)
  Destination:          E2M/EC/tx_read_len_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      7.148ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_125_eth rising at 0.000ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1 to E2M/EC/tx_read_len_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X62Y62.AQ      Tcko                  0.450   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd2
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X60Y85.B5      net (fanout=45)       1.376   E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_state_FSM_FFd1
    SLICE_X60Y85.B       Tilo                  0.094   E2M/tx_ll_dst_rdy_in
                                                       E2M/emac_ll/client_side_FIFO_emac0/tx_fifo_i/wr_dst_rdy_int_n1
    SLICE_X46Y76.B1      net (fanout=146)      2.499   E2M/tx_ll_dst_rdy_in
    SLICE_X46Y76.B       Tilo                  0.094   N213
                                                       E2M/EC/tx_read_len_mux0000<5>11
    SLICE_X48Y76.A4      net (fanout=48)       1.495   E2M/EC/N4
    SLICE_X48Y76.A       Tilo                  0.094   N1041
                                                       E2M/EC/tx_read_len_mux0000<7>4
    SLICE_X47Y73.A5      net (fanout=1)        0.790   E2M/EC/tx_read_len_mux0000<7>4
    SLICE_X47Y73.A       Tilo                  0.094   E2M/EC/tx_read_len<9>
                                                       E2M/EC/tx_header_buffer_len_mux0000<2>21_SW1
    SLICE_X47Y73.B6      net (fanout=1)        0.135   N1017
    SLICE_X47Y73.CLK     Tas                   0.027   E2M/EC/tx_read_len<9>
                                                       E2M/EC/tx_read_len_mux0000<7>52
                                                       E2M/EC/tx_read_len_8
    -------------------------------------------------  ---------------------------
    Total                                      7.148ns (0.853ns logic, 6.295ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_hard_reset_IG = MAXDELAY FROM TIMEGRP "hard_reset" TO TIMEGRP "FFS" 8 ns         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/tx_reset_0_i (SLICE_X99Y44.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/tx_pre_reset_0_i_5 (FF)
  Destination:          E2M/emac_ll/tx_reset_0_i (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.333ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/tx_pre_reset_0_i_5 to E2M/emac_ll/tx_reset_0_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X98Y44.BQ      Tcko                  0.414   E2M/emac_ll/tx_pre_reset_0_i<5>
                                                       E2M/emac_ll/tx_pre_reset_0_i_5
    SLICE_X99Y44.AX      net (fanout=1)        0.148   E2M/emac_ll/tx_pre_reset_0_i<5>
    SLICE_X99Y44.CLK     Tckdi       (-Th)     0.229   E2M/emac_ll/tx_reset_0_i
                                                       E2M/emac_ll/tx_reset_0_i
    -------------------------------------------------  ---------------------------
    Total                                      0.333ns (0.185ns logic, 0.148ns route)
                                                       (55.6% logic, 44.4% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 (SLICE_X95Y125.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_4 (FF)
  Destination:          E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising
  Destination Clock:    E2M/gmii_rx_clk_delay rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_4 to E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X93Y124.AQ     Tcko                  0.414   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray_4
    SLICE_X95Y125.AX     net (fanout=1)        0.280   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/rd_addr_gray<4>
    SLICE_X95Y125.CLK    Tckdi       (-Th)     0.229   E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync<7>
                                                       E2M/emac_ll/client_side_FIFO_emac0/rx_fifo_i/wr_rd_addr_gray_sync_4
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.185ns logic, 0.280ns route)
                                                       (39.8% logic, 60.2% route)
--------------------------------------------------------------------------------

Paths for end point E2M/emac_ll/tx_pre_reset_0_i_1 (SLICE_X99Y45.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.465ns (requirement - (clock path skew + uncertainty - data path))
  Source:               E2M/emac_ll/tx_pre_reset_0_i_0 (FF)
  Destination:          E2M/emac_ll/tx_pre_reset_0_i_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.465ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clk_125_eth rising at 7.900ns
  Destination Clock:    clk_125_eth rising at 7.900ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: E2M/emac_ll/tx_pre_reset_0_i_0 to E2M/emac_ll/tx_pre_reset_0_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X99Y45.AQ      Tcko                  0.414   E2M/emac_ll/tx_pre_reset_0_i<3>
                                                       E2M/emac_ll/tx_pre_reset_0_i_0
    SLICE_X99Y45.BX      net (fanout=1)        0.282   E2M/emac_ll/tx_pre_reset_0_i<0>
    SLICE_X99Y45.CLK     Tckdi       (-Th)     0.231   E2M/emac_ll/tx_pre_reset_0_i<3>
                                                       E2M/emac_ll/tx_pre_reset_0_i_1
    -------------------------------------------------  ---------------------------
    Total                                      0.465ns (0.183ns logic, 0.282ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT0_BUF"         TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1085 paths analyzed, 606 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.885ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/mem_waddr_12 (SLICE_X46Y43.B3), 13 paths
--------------------------------------------------------------------------------
Slack (setup path):     57.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_waddr_4 (FF)
  Destination:          sh/testPUF/mem_waddr_12 (FF)
  Requirement:          62.805ns
  Data Path Delay:      4.798ns (Levels of Logic = 4)
  Clock Path Skew:      0.021ns (0.166 - 0.145)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/mem_waddr_4 to sh/testPUF/mem_waddr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y45.AQ      Tcko                  0.450   sh/testPUF/mem_waddr<7>
                                                       sh/testPUF/mem_waddr_4
    SLICE_X56Y46.A3      net (fanout=3)        1.774   sh/testPUF/mem_waddr<4>
    SLICE_X56Y46.COUT    Topcya                0.499   sh/testPUF/Madd_mem_waddr_addsub0000_cy<7>
                                                       sh/testPUF/mem_waddr<4>_rt
                                                       sh/testPUF/Madd_mem_waddr_addsub0000_cy<7>
    SLICE_X56Y47.CIN     net (fanout=1)        0.000   sh/testPUF/Madd_mem_waddr_addsub0000_cy<7>
    SLICE_X56Y47.COUT    Tbyp                  0.104   sh/testPUF/Madd_mem_waddr_addsub0000_cy<11>
                                                       sh/testPUF/Madd_mem_waddr_addsub0000_cy<11>
    SLICE_X56Y48.CIN     net (fanout=1)        0.000   sh/testPUF/Madd_mem_waddr_addsub0000_cy<11>
    SLICE_X56Y48.AMUX    Tcina                 0.274   sh/testPUF/mem_waddr_addsub0000<12>
                                                       sh/testPUF/Madd_mem_waddr_addsub0000_xor<12>
    SLICE_X46Y43.B3      net (fanout=1)        1.670   sh/testPUF/mem_waddr_addsub0000<12>
    SLICE_X46Y43.CLK     Tas                   0.027   sh/testPUF/mem_waddr<12>
                                                       sh/testPUF/mem_waddr_mux0000<0>1
                                                       sh/testPUF/mem_waddr_12
    -------------------------------------------------  ---------------------------
    Total                                      4.798ns (1.354ns logic, 3.444ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     57.943ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_waddr_1 (FF)
  Destination:          sh/testPUF/mem_waddr_12 (FF)
  Requirement:          62.805ns
  Data Path Delay:      4.748ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.166 - 0.172)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/mem_waddr_1 to sh/testPUF/mem_waddr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.BQ      Tcko                  0.450   sh/testPUF/mem_waddr<3>
                                                       sh/testPUF/mem_waddr_1
    SLICE_X56Y45.B1      net (fanout=3)        1.636   sh/testPUF/mem_waddr<1>
    SLICE_X56Y45.COUT    Topcyb                0.483   sh/testPUF/Madd_mem_waddr_addsub0000_cy<3>
                                                       sh/testPUF/mem_waddr<1>_rt
                                                       sh/testPUF/Madd_mem_waddr_addsub0000_cy<3>
    SLICE_X56Y46.CIN     net (fanout=1)        0.000   sh/testPUF/Madd_mem_waddr_addsub0000_cy<3>
    SLICE_X56Y46.COUT    Tbyp                  0.104   sh/testPUF/Madd_mem_waddr_addsub0000_cy<7>
                                                       sh/testPUF/Madd_mem_waddr_addsub0000_cy<7>
    SLICE_X56Y47.CIN     net (fanout=1)        0.000   sh/testPUF/Madd_mem_waddr_addsub0000_cy<7>
    SLICE_X56Y47.COUT    Tbyp                  0.104   sh/testPUF/Madd_mem_waddr_addsub0000_cy<11>
                                                       sh/testPUF/Madd_mem_waddr_addsub0000_cy<11>
    SLICE_X56Y48.CIN     net (fanout=1)        0.000   sh/testPUF/Madd_mem_waddr_addsub0000_cy<11>
    SLICE_X56Y48.AMUX    Tcina                 0.274   sh/testPUF/mem_waddr_addsub0000<12>
                                                       sh/testPUF/Madd_mem_waddr_addsub0000_xor<12>
    SLICE_X46Y43.B3      net (fanout=1)        1.670   sh/testPUF/mem_waddr_addsub0000<12>
    SLICE_X46Y43.CLK     Tas                   0.027   sh/testPUF/mem_waddr<12>
                                                       sh/testPUF/mem_waddr_mux0000<0>1
                                                       sh/testPUF/mem_waddr_12
    -------------------------------------------------  ---------------------------
    Total                                      4.748ns (1.442ns logic, 3.306ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     57.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_waddr_2 (FF)
  Destination:          sh/testPUF/mem_waddr_12 (FF)
  Requirement:          62.805ns
  Data Path Delay:      4.745ns (Levels of Logic = 5)
  Clock Path Skew:      -0.006ns (0.166 - 0.172)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/mem_waddr_2 to sh/testPUF/mem_waddr_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.CQ      Tcko                  0.450   sh/testPUF/mem_waddr<3>
                                                       sh/testPUF/mem_waddr_2
    SLICE_X56Y45.C4      net (fanout=3)        1.707   sh/testPUF/mem_waddr<2>
    SLICE_X56Y45.COUT    Topcyc                0.409   sh/testPUF/Madd_mem_waddr_addsub0000_cy<3>
                                                       sh/testPUF/mem_waddr<2>_rt
                                                       sh/testPUF/Madd_mem_waddr_addsub0000_cy<3>
    SLICE_X56Y46.CIN     net (fanout=1)        0.000   sh/testPUF/Madd_mem_waddr_addsub0000_cy<3>
    SLICE_X56Y46.COUT    Tbyp                  0.104   sh/testPUF/Madd_mem_waddr_addsub0000_cy<7>
                                                       sh/testPUF/Madd_mem_waddr_addsub0000_cy<7>
    SLICE_X56Y47.CIN     net (fanout=1)        0.000   sh/testPUF/Madd_mem_waddr_addsub0000_cy<7>
    SLICE_X56Y47.COUT    Tbyp                  0.104   sh/testPUF/Madd_mem_waddr_addsub0000_cy<11>
                                                       sh/testPUF/Madd_mem_waddr_addsub0000_cy<11>
    SLICE_X56Y48.CIN     net (fanout=1)        0.000   sh/testPUF/Madd_mem_waddr_addsub0000_cy<11>
    SLICE_X56Y48.AMUX    Tcina                 0.274   sh/testPUF/mem_waddr_addsub0000<12>
                                                       sh/testPUF/Madd_mem_waddr_addsub0000_xor<12>
    SLICE_X46Y43.B3      net (fanout=1)        1.670   sh/testPUF/mem_waddr_addsub0000<12>
    SLICE_X46Y43.CLK     Tas                   0.027   sh/testPUF/mem_waddr<12>
                                                       sh/testPUF/mem_waddr_mux0000<0>1
                                                       sh/testPUF/mem_waddr_12
    -------------------------------------------------  ---------------------------
    Total                                      4.745ns (1.368ns logic, 3.377ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/mem_waddr_9 (SLICE_X47Y42.B3), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     57.949ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_waddr_4 (FF)
  Destination:          sh/testPUF/mem_waddr_9 (FF)
  Requirement:          62.805ns
  Data Path Delay:      4.746ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.143 - 0.145)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/mem_waddr_4 to sh/testPUF/mem_waddr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y45.AQ      Tcko                  0.450   sh/testPUF/mem_waddr<7>
                                                       sh/testPUF/mem_waddr_4
    SLICE_X56Y46.A3      net (fanout=3)        1.774   sh/testPUF/mem_waddr<4>
    SLICE_X56Y46.COUT    Topcya                0.499   sh/testPUF/Madd_mem_waddr_addsub0000_cy<7>
                                                       sh/testPUF/mem_waddr<4>_rt
                                                       sh/testPUF/Madd_mem_waddr_addsub0000_cy<7>
    SLICE_X56Y47.CIN     net (fanout=1)        0.000   sh/testPUF/Madd_mem_waddr_addsub0000_cy<7>
    SLICE_X56Y47.BMUX    Tcinb                 0.342   sh/testPUF/Madd_mem_waddr_addsub0000_cy<11>
                                                       sh/testPUF/Madd_mem_waddr_addsub0000_cy<11>
    SLICE_X47Y42.B3      net (fanout=1)        1.654   sh/testPUF/mem_waddr_addsub0000<9>
    SLICE_X47Y42.CLK     Tas                   0.027   sh/testPUF/mem_waddr<11>
                                                       sh/testPUF/mem_waddr_mux0000<3>1
                                                       sh/testPUF/mem_waddr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.746ns (1.318ns logic, 3.428ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     57.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_waddr_1 (FF)
  Destination:          sh/testPUF/mem_waddr_9 (FF)
  Requirement:          62.805ns
  Data Path Delay:      4.696ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.143 - 0.172)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/mem_waddr_1 to sh/testPUF/mem_waddr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.BQ      Tcko                  0.450   sh/testPUF/mem_waddr<3>
                                                       sh/testPUF/mem_waddr_1
    SLICE_X56Y45.B1      net (fanout=3)        1.636   sh/testPUF/mem_waddr<1>
    SLICE_X56Y45.COUT    Topcyb                0.483   sh/testPUF/Madd_mem_waddr_addsub0000_cy<3>
                                                       sh/testPUF/mem_waddr<1>_rt
                                                       sh/testPUF/Madd_mem_waddr_addsub0000_cy<3>
    SLICE_X56Y46.CIN     net (fanout=1)        0.000   sh/testPUF/Madd_mem_waddr_addsub0000_cy<3>
    SLICE_X56Y46.COUT    Tbyp                  0.104   sh/testPUF/Madd_mem_waddr_addsub0000_cy<7>
                                                       sh/testPUF/Madd_mem_waddr_addsub0000_cy<7>
    SLICE_X56Y47.CIN     net (fanout=1)        0.000   sh/testPUF/Madd_mem_waddr_addsub0000_cy<7>
    SLICE_X56Y47.BMUX    Tcinb                 0.342   sh/testPUF/Madd_mem_waddr_addsub0000_cy<11>
                                                       sh/testPUF/Madd_mem_waddr_addsub0000_cy<11>
    SLICE_X47Y42.B3      net (fanout=1)        1.654   sh/testPUF/mem_waddr_addsub0000<9>
    SLICE_X47Y42.CLK     Tas                   0.027   sh/testPUF/mem_waddr<11>
                                                       sh/testPUF/mem_waddr_mux0000<3>1
                                                       sh/testPUF/mem_waddr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.696ns (1.406ns logic, 3.290ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     57.975ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_waddr_2 (FF)
  Destination:          sh/testPUF/mem_waddr_9 (FF)
  Requirement:          62.805ns
  Data Path Delay:      4.693ns (Levels of Logic = 4)
  Clock Path Skew:      -0.029ns (0.143 - 0.172)
  Source Clock:         sh/clk_1 rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/mem_waddr_2 to sh/testPUF/mem_waddr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y45.CQ      Tcko                  0.450   sh/testPUF/mem_waddr<3>
                                                       sh/testPUF/mem_waddr_2
    SLICE_X56Y45.C4      net (fanout=3)        1.707   sh/testPUF/mem_waddr<2>
    SLICE_X56Y45.COUT    Topcyc                0.409   sh/testPUF/Madd_mem_waddr_addsub0000_cy<3>
                                                       sh/testPUF/mem_waddr<2>_rt
                                                       sh/testPUF/Madd_mem_waddr_addsub0000_cy<3>
    SLICE_X56Y46.CIN     net (fanout=1)        0.000   sh/testPUF/Madd_mem_waddr_addsub0000_cy<3>
    SLICE_X56Y46.COUT    Tbyp                  0.104   sh/testPUF/Madd_mem_waddr_addsub0000_cy<7>
                                                       sh/testPUF/Madd_mem_waddr_addsub0000_cy<7>
    SLICE_X56Y47.CIN     net (fanout=1)        0.000   sh/testPUF/Madd_mem_waddr_addsub0000_cy<7>
    SLICE_X56Y47.BMUX    Tcinb                 0.342   sh/testPUF/Madd_mem_waddr_addsub0000_cy<11>
                                                       sh/testPUF/Madd_mem_waddr_addsub0000_cy<11>
    SLICE_X47Y42.B3      net (fanout=1)        1.654   sh/testPUF/mem_waddr_addsub0000<9>
    SLICE_X47Y42.CLK     Tas                   0.027   sh/testPUF/mem_waddr<11>
                                                       sh/testPUF/mem_waddr_mux0000<3>1
                                                       sh/testPUF/mem_waddr_9
    -------------------------------------------------  ---------------------------
    Total                                      4.693ns (1.332ns logic, 3.361ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/test7_2 (SLICE_X67Y27.C1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     58.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test13/pass (FF)
  Destination:          sh/testPUF/test7_2 (FF)
  Requirement:          62.805ns
  Data Path Delay:      3.240ns (Levels of Logic = 1)
  Clock Path Skew:      -1.408ns (1.640 - 3.048)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.123ns

  Clock Uncertainty:          0.123ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/NIST/test13/pass to sh/testPUF/test7_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X86Y6.AQ       Tcko                  0.450   sh/testPUF/NIST/test13/pass
                                                       sh/testPUF/NIST/test13/pass
    SLICE_X67Y27.C1      net (fanout=9)        2.761   sh/testPUF/NIST/test13/pass
    SLICE_X67Y27.CLK     Tas                   0.029   sh/testPUF/test7<2>
                                                       sh/testPUF/test7_mux0000<5>1
                                                       sh/testPUF/test7_2
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (0.479ns logic, 2.761ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT0_BUF"
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/test2_3 (SLICE_X49Y27.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test2_3 (FF)
  Destination:          sh/testPUF/test2_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/test2_3 to sh/testPUF/test2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y27.AQ      Tcko                  0.414   sh/testPUF/test2<3>
                                                       sh/testPUF/test2_3
    SLICE_X49Y27.AX      net (fanout=4)        0.154   sh/testPUF/test2<3>
    SLICE_X49Y27.CLK     Tckdi       (-Th)     0.118   sh/testPUF/test2<3>
                                                       sh/testPUF/test2_mux0000<4>
                                                       sh/testPUF/test2_3
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.296ns logic, 0.154ns route)
                                                       (65.8% logic, 34.2% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/test7_3 (SLICE_X67Y30.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.458ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test7_3 (FF)
  Destination:          sh/testPUF/test7_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/test7_3 to sh/testPUF/test7_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y30.AQ      Tcko                  0.414   sh/testPUF/test7<3>
                                                       sh/testPUF/test7_3
    SLICE_X67Y30.AX      net (fanout=4)        0.162   sh/testPUF/test7<3>
    SLICE_X67Y30.CLK     Tckdi       (-Th)     0.118   sh/testPUF/test7<3>
                                                       sh/testPUF/test7_mux0000<4>
                                                       sh/testPUF/test7_3
    -------------------------------------------------  ---------------------------
    Total                                      0.458ns (0.296ns logic, 0.162ns route)
                                                       (64.6% logic, 35.4% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/test_count_4 (SLICE_X56Y42.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/test_count_4 (FF)
  Destination:          sh/testPUF/test_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/clk_1 rising at 62.805ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/test_count_4 to sh/testPUF/test_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y42.AQ      Tcko                  0.433   sh/testPUF/test_count<4>
                                                       sh/testPUF/test_count_4
    SLICE_X56Y42.AX      net (fanout=3)        0.158   sh/testPUF/test_count<4>
    SLICE_X56Y42.CLK     Tckdi       (-Th)     0.120   sh/testPUF/test_count<4>
                                                       sh/testPUF/test_count_mux0000<3>
                                                       sh/testPUF/test_count_4
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.313ns logic, 0.158ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT0_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT0_BUF"
        TS_CLK_USER_INTERFACE / 0.09375 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Logical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Location pin: DSP48_X0Y1.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Logical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Location pin: DSP48_X0Y12.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 60.583ns (period - min period limit)
  Period: 62.805ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X2Y6.CLKARDCLKL
  Clock network: sh/mem_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT1_BUF"         TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 20833 paths analyzed, 1670 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.230ns.
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000 (DSP48_X0Y37.A10), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     117.380ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test8/count_blocks_4 (FF)
  Destination:          sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000 (DSP)
  Requirement:          125.610ns
  Data Path Delay:      7.792ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (1.290 - 1.485)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test8/count_blocks_4 to sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y63.AQ       Tcko                  0.450   sh/testPUF/NIST/test8/count_blocks<7>
                                                       sh/testPUF/NIST/test8/count_blocks_4
    SLICE_X8Y64.B1       net (fanout=3)        1.436   sh/testPUF/NIST/test8/count_blocks<4>
    SLICE_X8Y64.B        Tilo                  0.094   N279
                                                       sh/testPUF/NIST/test8/en_cmp_eq0001_SW0
    SLICE_X8Y64.A5       net (fanout=1)        0.244   N279
    SLICE_X8Y64.A        Tilo                  0.094   N279
                                                       sh/testPUF/NIST/test8/en_cmp_eq0001
    SLICE_X31Y65.A1      net (fanout=76)       2.347   sh/testPUF/NIST/test8/en_cmp_eq0001
    SLICE_X31Y65.A       Tilo                  0.094   sh/testPUF/NIST/test8/V_5_9
                                                       sh/testPUF/NIST/test8/V_1_mux0000<10>11
    SLICE_X30Y90.C2      net (fanout=5)        2.051   sh/testPUF/NIST/test8/N307
    SLICE_X30Y90.C       Tilo                  0.094   sh/testPUF/NIST/test8/V_1_10
                                                       sh/testPUF/NIST/test8/V_1_mux0000<10>2
    DSP48_X0Y37.A10      net (fanout=2)        0.632   sh/testPUF/NIST/test8/V_1_mux0000<10>
    DSP48_X0Y37.CLK      Tdspdck_AA            0.256   sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
                                                       sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
    -------------------------------------------------  ---------------------------
    Total                                      7.792ns (1.082ns logic, 6.710ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     117.787ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test8/count_blocks_0 (FF)
  Destination:          sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000 (DSP)
  Requirement:          125.610ns
  Data Path Delay:      7.382ns (Levels of Logic = 4)
  Clock Path Skew:      -0.198ns (1.290 - 1.488)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test8/count_blocks_0 to sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y62.AQ       Tcko                  0.450   sh/testPUF/NIST/test8/count_blocks<3>
                                                       sh/testPUF/NIST/test8/count_blocks_0
    SLICE_X8Y64.B3       net (fanout=3)        1.026   sh/testPUF/NIST/test8/count_blocks<0>
    SLICE_X8Y64.B        Tilo                  0.094   N279
                                                       sh/testPUF/NIST/test8/en_cmp_eq0001_SW0
    SLICE_X8Y64.A5       net (fanout=1)        0.244   N279
    SLICE_X8Y64.A        Tilo                  0.094   N279
                                                       sh/testPUF/NIST/test8/en_cmp_eq0001
    SLICE_X31Y65.A1      net (fanout=76)       2.347   sh/testPUF/NIST/test8/en_cmp_eq0001
    SLICE_X31Y65.A       Tilo                  0.094   sh/testPUF/NIST/test8/V_5_9
                                                       sh/testPUF/NIST/test8/V_1_mux0000<10>11
    SLICE_X30Y90.C2      net (fanout=5)        2.051   sh/testPUF/NIST/test8/N307
    SLICE_X30Y90.C       Tilo                  0.094   sh/testPUF/NIST/test8/V_1_10
                                                       sh/testPUF/NIST/test8/V_1_mux0000<10>2
    DSP48_X0Y37.A10      net (fanout=2)        0.632   sh/testPUF/NIST/test8/V_1_mux0000<10>
    DSP48_X0Y37.CLK      Tdspdck_AA            0.256   sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
                                                       sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
    -------------------------------------------------  ---------------------------
    Total                                      7.382ns (1.082ns logic, 6.300ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     117.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test8/count_blocks_9 (FF)
  Destination:          sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000 (DSP)
  Requirement:          125.610ns
  Data Path Delay:      7.248ns (Levels of Logic = 4)
  Clock Path Skew:      -0.193ns (1.290 - 1.483)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test8/count_blocks_9 to sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y64.BQ       Tcko                  0.450   sh/testPUF/NIST/test8/count_blocks<9>
                                                       sh/testPUF/NIST/test8/count_blocks_9
    SLICE_X8Y64.B4       net (fanout=3)        0.892   sh/testPUF/NIST/test8/count_blocks<9>
    SLICE_X8Y64.B        Tilo                  0.094   N279
                                                       sh/testPUF/NIST/test8/en_cmp_eq0001_SW0
    SLICE_X8Y64.A5       net (fanout=1)        0.244   N279
    SLICE_X8Y64.A        Tilo                  0.094   N279
                                                       sh/testPUF/NIST/test8/en_cmp_eq0001
    SLICE_X31Y65.A1      net (fanout=76)       2.347   sh/testPUF/NIST/test8/en_cmp_eq0001
    SLICE_X31Y65.A       Tilo                  0.094   sh/testPUF/NIST/test8/V_5_9
                                                       sh/testPUF/NIST/test8/V_1_mux0000<10>11
    SLICE_X30Y90.C2      net (fanout=5)        2.051   sh/testPUF/NIST/test8/N307
    SLICE_X30Y90.C       Tilo                  0.094   sh/testPUF/NIST/test8/V_1_10
                                                       sh/testPUF/NIST/test8/V_1_mux0000<10>2
    DSP48_X0Y37.A10      net (fanout=2)        0.632   sh/testPUF/NIST/test8/V_1_mux0000<10>
    DSP48_X0Y37.CLK      Tdspdck_AA            0.256   sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
                                                       sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
    -------------------------------------------------  ---------------------------
    Total                                      7.248ns (1.082ns logic, 6.166ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000 (DSP48_X0Y37.B10), 43 paths
--------------------------------------------------------------------------------
Slack (setup path):     117.524ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test8/count_blocks_4 (FF)
  Destination:          sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000 (DSP)
  Requirement:          125.610ns
  Data Path Delay:      7.648ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (1.290 - 1.485)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test8/count_blocks_4 to sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y63.AQ       Tcko                  0.450   sh/testPUF/NIST/test8/count_blocks<7>
                                                       sh/testPUF/NIST/test8/count_blocks_4
    SLICE_X8Y64.B1       net (fanout=3)        1.436   sh/testPUF/NIST/test8/count_blocks<4>
    SLICE_X8Y64.B        Tilo                  0.094   N279
                                                       sh/testPUF/NIST/test8/en_cmp_eq0001_SW0
    SLICE_X8Y64.A5       net (fanout=1)        0.244   N279
    SLICE_X8Y64.A        Tilo                  0.094   N279
                                                       sh/testPUF/NIST/test8/en_cmp_eq0001
    SLICE_X31Y65.A1      net (fanout=76)       2.347   sh/testPUF/NIST/test8/en_cmp_eq0001
    SLICE_X31Y65.A       Tilo                  0.094   sh/testPUF/NIST/test8/V_5_9
                                                       sh/testPUF/NIST/test8/V_1_mux0000<10>11
    SLICE_X30Y90.C2      net (fanout=5)        2.051   sh/testPUF/NIST/test8/N307
    SLICE_X30Y90.C       Tilo                  0.094   sh/testPUF/NIST/test8/V_1_10
                                                       sh/testPUF/NIST/test8/V_1_mux0000<10>2
    DSP48_X0Y37.B10      net (fanout=2)        0.488   sh/testPUF/NIST/test8/V_1_mux0000<10>
    DSP48_X0Y37.CLK      Tdspdck_BB            0.256   sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
                                                       sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
    -------------------------------------------------  ---------------------------
    Total                                      7.648ns (1.082ns logic, 6.566ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     117.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test8/count_blocks_0 (FF)
  Destination:          sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000 (DSP)
  Requirement:          125.610ns
  Data Path Delay:      7.238ns (Levels of Logic = 4)
  Clock Path Skew:      -0.198ns (1.290 - 1.488)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test8/count_blocks_0 to sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y62.AQ       Tcko                  0.450   sh/testPUF/NIST/test8/count_blocks<3>
                                                       sh/testPUF/NIST/test8/count_blocks_0
    SLICE_X8Y64.B3       net (fanout=3)        1.026   sh/testPUF/NIST/test8/count_blocks<0>
    SLICE_X8Y64.B        Tilo                  0.094   N279
                                                       sh/testPUF/NIST/test8/en_cmp_eq0001_SW0
    SLICE_X8Y64.A5       net (fanout=1)        0.244   N279
    SLICE_X8Y64.A        Tilo                  0.094   N279
                                                       sh/testPUF/NIST/test8/en_cmp_eq0001
    SLICE_X31Y65.A1      net (fanout=76)       2.347   sh/testPUF/NIST/test8/en_cmp_eq0001
    SLICE_X31Y65.A       Tilo                  0.094   sh/testPUF/NIST/test8/V_5_9
                                                       sh/testPUF/NIST/test8/V_1_mux0000<10>11
    SLICE_X30Y90.C2      net (fanout=5)        2.051   sh/testPUF/NIST/test8/N307
    SLICE_X30Y90.C       Tilo                  0.094   sh/testPUF/NIST/test8/V_1_10
                                                       sh/testPUF/NIST/test8/V_1_mux0000<10>2
    DSP48_X0Y37.B10      net (fanout=2)        0.488   sh/testPUF/NIST/test8/V_1_mux0000<10>
    DSP48_X0Y37.CLK      Tdspdck_BB            0.256   sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
                                                       sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
    -------------------------------------------------  ---------------------------
    Total                                      7.238ns (1.082ns logic, 6.156ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     118.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test8/count_blocks_9 (FF)
  Destination:          sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000 (DSP)
  Requirement:          125.610ns
  Data Path Delay:      7.104ns (Levels of Logic = 4)
  Clock Path Skew:      -0.193ns (1.290 - 1.483)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test8/count_blocks_9 to sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y64.BQ       Tcko                  0.450   sh/testPUF/NIST/test8/count_blocks<9>
                                                       sh/testPUF/NIST/test8/count_blocks_9
    SLICE_X8Y64.B4       net (fanout=3)        0.892   sh/testPUF/NIST/test8/count_blocks<9>
    SLICE_X8Y64.B        Tilo                  0.094   N279
                                                       sh/testPUF/NIST/test8/en_cmp_eq0001_SW0
    SLICE_X8Y64.A5       net (fanout=1)        0.244   N279
    SLICE_X8Y64.A        Tilo                  0.094   N279
                                                       sh/testPUF/NIST/test8/en_cmp_eq0001
    SLICE_X31Y65.A1      net (fanout=76)       2.347   sh/testPUF/NIST/test8/en_cmp_eq0001
    SLICE_X31Y65.A       Tilo                  0.094   sh/testPUF/NIST/test8/V_5_9
                                                       sh/testPUF/NIST/test8/V_1_mux0000<10>11
    SLICE_X30Y90.C2      net (fanout=5)        2.051   sh/testPUF/NIST/test8/N307
    SLICE_X30Y90.C       Tilo                  0.094   sh/testPUF/NIST/test8/V_1_10
                                                       sh/testPUF/NIST/test8/V_1_mux0000<10>2
    DSP48_X0Y37.B10      net (fanout=2)        0.488   sh/testPUF/NIST/test8/V_1_mux0000<10>
    DSP48_X0Y37.CLK      Tdspdck_BB            0.256   sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
                                                       sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
    -------------------------------------------------  ---------------------------
    Total                                      7.104ns (1.082ns logic, 6.022ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000 (DSP48_X0Y37.B2), 35 paths
--------------------------------------------------------------------------------
Slack (setup path):     118.022ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test8/count_blocks_4 (FF)
  Destination:          sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000 (DSP)
  Requirement:          125.610ns
  Data Path Delay:      7.150ns (Levels of Logic = 4)
  Clock Path Skew:      -0.195ns (1.290 - 1.485)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test8/count_blocks_4 to sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y63.AQ       Tcko                  0.450   sh/testPUF/NIST/test8/count_blocks<7>
                                                       sh/testPUF/NIST/test8/count_blocks_4
    SLICE_X8Y64.B1       net (fanout=3)        1.436   sh/testPUF/NIST/test8/count_blocks<4>
    SLICE_X8Y64.B        Tilo                  0.094   N279
                                                       sh/testPUF/NIST/test8/en_cmp_eq0001_SW0
    SLICE_X8Y64.A5       net (fanout=1)        0.244   N279
    SLICE_X8Y64.A        Tilo                  0.094   N279
                                                       sh/testPUF/NIST/test8/en_cmp_eq0001
    SLICE_X31Y71.A4      net (fanout=76)       1.787   sh/testPUF/NIST/test8/en_cmp_eq0001
    SLICE_X31Y71.A       Tilo                  0.094   sh/testPUF/NIST/test8/V_5_7
                                                       sh/testPUF/NIST/test8/V_1_mux0000<0>11
    SLICE_X31Y89.C1      net (fanout=55)       2.103   sh/testPUF/NIST/test8/N14
    SLICE_X31Y89.C       Tilo                  0.094   sh/testPUF/NIST/test8/V_1_3
                                                       sh/testPUF/NIST/test8/V_1_mux0000<2>1
    DSP48_X0Y37.B2       net (fanout=2)        0.498   sh/testPUF/NIST/test8/V_1_mux0000<2>
    DSP48_X0Y37.CLK      Tdspdck_BB            0.256   sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
                                                       sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
    -------------------------------------------------  ---------------------------
    Total                                      7.150ns (1.082ns logic, 6.068ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     118.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test8/count_blocks_0 (FF)
  Destination:          sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000 (DSP)
  Requirement:          125.610ns
  Data Path Delay:      6.740ns (Levels of Logic = 4)
  Clock Path Skew:      -0.198ns (1.290 - 1.488)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test8/count_blocks_0 to sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y62.AQ       Tcko                  0.450   sh/testPUF/NIST/test8/count_blocks<3>
                                                       sh/testPUF/NIST/test8/count_blocks_0
    SLICE_X8Y64.B3       net (fanout=3)        1.026   sh/testPUF/NIST/test8/count_blocks<0>
    SLICE_X8Y64.B        Tilo                  0.094   N279
                                                       sh/testPUF/NIST/test8/en_cmp_eq0001_SW0
    SLICE_X8Y64.A5       net (fanout=1)        0.244   N279
    SLICE_X8Y64.A        Tilo                  0.094   N279
                                                       sh/testPUF/NIST/test8/en_cmp_eq0001
    SLICE_X31Y71.A4      net (fanout=76)       1.787   sh/testPUF/NIST/test8/en_cmp_eq0001
    SLICE_X31Y71.A       Tilo                  0.094   sh/testPUF/NIST/test8/V_5_7
                                                       sh/testPUF/NIST/test8/V_1_mux0000<0>11
    SLICE_X31Y89.C1      net (fanout=55)       2.103   sh/testPUF/NIST/test8/N14
    SLICE_X31Y89.C       Tilo                  0.094   sh/testPUF/NIST/test8/V_1_3
                                                       sh/testPUF/NIST/test8/V_1_mux0000<2>1
    DSP48_X0Y37.B2       net (fanout=2)        0.498   sh/testPUF/NIST/test8/V_1_mux0000<2>
    DSP48_X0Y37.CLK      Tdspdck_BB            0.256   sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
                                                       sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
    -------------------------------------------------  ---------------------------
    Total                                      6.740ns (1.082ns logic, 5.658ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     118.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/NIST/test8/count_blocks_9 (FF)
  Destination:          sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000 (DSP)
  Requirement:          125.610ns
  Data Path Delay:      6.606ns (Levels of Logic = 4)
  Clock Path Skew:      -0.193ns (1.290 - 1.483)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 125.610ns
  Clock Uncertainty:    0.243ns

  Clock Uncertainty:          0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/NIST/test8/count_blocks_9 to sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y64.BQ       Tcko                  0.450   sh/testPUF/NIST/test8/count_blocks<9>
                                                       sh/testPUF/NIST/test8/count_blocks_9
    SLICE_X8Y64.B4       net (fanout=3)        0.892   sh/testPUF/NIST/test8/count_blocks<9>
    SLICE_X8Y64.B        Tilo                  0.094   N279
                                                       sh/testPUF/NIST/test8/en_cmp_eq0001_SW0
    SLICE_X8Y64.A5       net (fanout=1)        0.244   N279
    SLICE_X8Y64.A        Tilo                  0.094   N279
                                                       sh/testPUF/NIST/test8/en_cmp_eq0001
    SLICE_X31Y71.A4      net (fanout=76)       1.787   sh/testPUF/NIST/test8/en_cmp_eq0001
    SLICE_X31Y71.A       Tilo                  0.094   sh/testPUF/NIST/test8/V_5_7
                                                       sh/testPUF/NIST/test8/V_1_mux0000<0>11
    SLICE_X31Y89.C1      net (fanout=55)       2.103   sh/testPUF/NIST/test8/N14
    SLICE_X31Y89.C       Tilo                  0.094   sh/testPUF/NIST/test8/V_1_3
                                                       sh/testPUF/NIST/test8/V_1_mux0000<2>1
    DSP48_X0Y37.B2       net (fanout=2)        0.498   sh/testPUF/NIST/test8/V_1_mux0000<2>
    DSP48_X0Y37.CLK      Tdspdck_BB            0.256   sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
                                                       sh/testPUF/NIST/test8/calculate_chi_sqr_88/Mmult_V_sqr_1_mult0000
    -------------------------------------------------  ---------------------------
    Total                                      6.606ns (1.082ns logic, 5.524ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT1_BUF"
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test4/count_bits2_6 (SLICE_X70Y25.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/NIST/test4/count_bits1_6 (FF)
  Destination:          sh/testPUF/NIST/test4/count_bits2_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.478ns (Levels of Logic = 0)
  Clock Path Skew:      0.041ns (0.170 - 0.129)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/NIST/test4/count_bits1_6 to sh/testPUF/NIST/test4/count_bits2_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y26.CQ      Tcko                  0.414   sh/testPUF/NIST/test4/count_bits1<7>
                                                       sh/testPUF/NIST/test4/count_bits1_6
    SLICE_X70Y25.CX      net (fanout=1)        0.282   sh/testPUF/NIST/test4/count_bits1<6>
    SLICE_X70Y25.CLK     Tckdi       (-Th)     0.218   sh/testPUF/NIST/test4/count_bits2<7>
                                                       sh/testPUF/NIST/test4/count_bits2_6
    -------------------------------------------------  ---------------------------
    Total                                      0.478ns (0.196ns logic, 0.282ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test1/count_bits1_9 (SLICE_X101Y14.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.439ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/NIST/test1/count_bits0_9 (FF)
  Destination:          sh/testPUF/NIST/test1/count_bits1_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.483ns (Levels of Logic = 0)
  Clock Path Skew:      0.044ns (0.706 - 0.662)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/NIST/test1/count_bits0_9 to sh/testPUF/NIST/test1/count_bits1_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y13.BQ     Tcko                  0.414   sh/testPUF/NIST/test1/count_bits0<11>
                                                       sh/testPUF/NIST/test1/count_bits0_9
    SLICE_X101Y14.BX     net (fanout=3)        0.300   sh/testPUF/NIST/test1/count_bits0<9>
    SLICE_X101Y14.CLK    Tckdi       (-Th)     0.231   sh/testPUF/NIST/test1/count_bits1<11>
                                                       sh/testPUF/NIST/test1/count_bits1_9
    -------------------------------------------------  ---------------------------
    Total                                      0.483ns (0.183ns logic, 0.300ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------

Paths for end point sh/testPUF/NIST/test13/count_bits2_9 (SLICE_X95Y6.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.441ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/NIST/test13/count_bits1_9 (FF)
  Destination:          sh/testPUF/NIST/test13/count_bits2_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.484ns (Levels of Logic = 1)
  Clock Path Skew:      0.043ns (0.654 - 0.611)
  Source Clock:         sh/testPUF/clk_test rising at 0.000ns
  Destination Clock:    sh/testPUF/clk_test rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sh/testPUF/NIST/test13/count_bits1_9 to sh/testPUF/NIST/test13/count_bits2_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y6.BQ       Tcko                  0.414   sh/testPUF/NIST/test13/count_bits1<11>
                                                       sh/testPUF/NIST/test13/count_bits1_9
    SLICE_X95Y6.B6       net (fanout=2)        0.266   sh/testPUF/NIST/test13/count_bits1<9>
    SLICE_X95Y6.CLK      Tah         (-Th)     0.196   sh/testPUF/NIST/test13/count_bits2<11>
                                                       sh/testPUF/NIST/test13/count_bits1<9>1
                                                       sh/testPUF/NIST/test13/count_bits2_9
    -------------------------------------------------  ---------------------------
    Total                                      0.484ns (0.218ns logic, 0.266ns route)
                                                       (45.0% logic, 55.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT1_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT1_BUF"
        TS_CLK_USER_INTERFACE / 0.046875 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 123.388ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Logical resource: sh/testPUF/NIST/test2/Mmac_chi_sqr_mult0000/CLK
  Location pin: DSP48_X0Y1.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 123.388ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 2.222ns (450.045MHz) (Tdspper_P)
  Physical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Logical resource: sh/testPUF/NIST/test7/Mmac_chi_sqr_mult0001/CLK
  Location pin: DSP48_X0Y12.CLK
  Clock network: sh/testPUF/clk_test
--------------------------------------------------------------------------------
Slack: 123.944ns (period - min period limit)
  Period: 125.610ns
  Min period limit: 1.666ns (600.240MHz) (Tbcper_I)
  Physical resource: sh/testPUF/mux_clk_test/I0
  Logical resource: sh/testPUF/mux_clk_test/I0
  Location pin: BUFGCTRL_X0Y26.I0
  Clock network: sh/clk_1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT2_BUF"         TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.666ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT2_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT2_BUF"
        TS_CLK_USER_INTERFACE / 0.75 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.184ns (period - min period limit)
  Period: 7.850ns
  Min period limit: 1.666ns (600.240MHz) (Tbgper_I)
  Physical resource: sh/CLOCK_TRNG1/CLKOUT2_BUFG_INST/I0
  Logical resource: sh/CLOCK_TRNG1/CLKOUT2_BUFG_INST/I0
  Location pin: BUFGCTRL_X0Y27.I0
  Clock network: sh/CLOCK_TRNG1/CLKOUT2_BUF
--------------------------------------------------------------------------------
Slack: 7.032ns (period - (min low pulse limit / (low pulse / period)))
  Period: 7.850ns
  Low pulse: 3.925ns
  Low pulse limit: 0.409ns (Tcl)
  Physical resource: sh/testPUF/challenge_gen/TRNG[0].TRNG/R<7>/CLK
  Logical resource: sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[4].Ring/Sample/CK
  Location pin: SLICE_X30Y79.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------
Slack: 7.032ns (period - (min high pulse limit / (high pulse / period)))
  Period: 7.850ns
  High pulse: 3.925ns
  High pulse limit: 0.409ns (Tch)
  Physical resource: sh/testPUF/challenge_gen/TRNG[0].TRNG/R<7>/CLK
  Logical resource: sh/testPUF/challenge_gen/TRNG[0].TRNG/Ring[4].Ring/Sample/CK
  Location pin: SLICE_X30Y79.CLK
  Clock network: sh/clk_RNG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sh_CLOCK_TRNG1_CLKOUT3_BUF = PERIOD TIMEGRP 
"sh_CLOCK_TRNG1_CLKOUT3_BUF"         TS_CLK_USER_INTERFACE HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 182 paths analyzed, 78 endpoints analyzed, 58 failing endpoints
 58 timing errors detected. (58 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  22.766ns.
--------------------------------------------------------------------------------

Paths for end point sh/MEMCLK (BUFGCTRL_X0Y24.S0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_we (FF)
  Destination:          sh/MEMCLK (OTHER)
  Requirement:          0.982ns
  Data Path Delay:      2.494ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -1.075ns (2.549 - 3.624)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/clk_sh falling at 126.592ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/mem_we to sh/MEMCLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y44.AQ      Tcko                  0.450   sh/testPUF/mem_we
                                                       sh/testPUF/mem_we
    BUFGCTRL_X0Y24.S0    net (fanout=32)       1.739   sh/testPUF/mem_we
    BUFGCTRL_X0Y24.I0    Tbccck_S              0.305   sh/MEMCLK
                                                       sh/MEMCLK
    -------------------------------------------------  ---------------------------
    Total                                      2.494ns (0.755ns logic, 1.739ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point sh/MEMCLK (BUFGCTRL_X0Y24.S1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     -2.562ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_we (FF)
  Destination:          sh/MEMCLK (OTHER)
  Requirement:          0.982ns
  Data Path Delay:      2.494ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Skew:      -0.942ns (0.777 - 1.719)
  Source Clock:         sh/clk_1 rising at 125.610ns
  Destination Clock:    sh/clk_1 falling at 126.592ns
  Clock Uncertainty:    0.108ns

  Clock Uncertainty:          0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: sh/testPUF/mem_we to sh/MEMCLK
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y44.AQ      Tcko                  0.450   sh/testPUF/mem_we
                                                       sh/testPUF/mem_we
    BUFGCTRL_X0Y24.S1    net (fanout=32)       1.739   sh/testPUF/mem_we
    BUFGCTRL_X0Y24.I1    Tbccck_S              0.305   sh/MEMCLK
                                                       sh/MEMCLK
    -------------------------------------------------  ---------------------------
    Total                                      2.494ns (0.755ns logic, 1.739ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X1Y6.ADDRAU5), 3 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_waddr_3 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          1.963ns
  Data Path Delay:      3.728ns (Levels of Logic = 1)
  Clock Path Skew:      1.163ns (2.905 - 1.742)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/mem_clk rising at 64.768ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/mem_waddr_3 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X46Y45.DQ        Tcko                  0.450   sh/testPUF/mem_waddr<3>
                                                         sh/testPUF/mem_waddr_3
    SLICE_X46Y44.C4        net (fanout=3)        0.872   sh/testPUF/mem_waddr<3>
    SLICE_X46Y44.C         Tilo                  0.094   sh/addra<2>
                                                         sh/addra<3>1
    RAMB36_X1Y6.ADDRAU5    net (fanout=4)        1.965   sh/addra<3>
    RAMB36_X1Y6.CLKARDCLKU Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        3.728ns (0.891ns logic, 2.837ns route)
                                                         (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.287ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/testPUF/mem_we (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          1.963ns
  Data Path Delay:      3.208ns (Levels of Logic = 1)
  Clock Path Skew:      1.186ns (2.905 - 1.719)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/mem_clk rising at 64.768ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Maximum Data Path: sh/testPUF/mem_we to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X47Y44.AQ        Tcko                  0.450   sh/testPUF/mem_we
                                                         sh/testPUF/mem_we
    SLICE_X46Y44.C6        net (fanout=32)       0.352   sh/testPUF/mem_we
    SLICE_X46Y44.C         Tilo                  0.094   sh/addra<2>
                                                         sh/addra<3>1
    RAMB36_X1Y6.ADDRAU5    net (fanout=4)        1.965   sh/addra<3>
    RAMB36_X1Y6.CLKARDCLKU Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        3.208ns (0.891ns logic, 2.317ns route)
                                                         (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.792ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sh/raddr_3 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          5.888ns
  Data Path Delay:      8.329ns (Levels of Logic = 1)
  Clock Path Skew:      4.497ns (6.228 - 1.731)
  Source Clock:         clk_user_interface rising at 0.000ns
  Destination Clock:    sh/mem_clk rising at 5.888ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Maximum Data Path: sh/raddr_3 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X46Y47.DQ        Tcko                  0.450   sh/raddr<3>
                                                         sh/raddr_3
    SLICE_X46Y44.C5        net (fanout=2)        5.473   sh/raddr<3>
    SLICE_X46Y44.C         Tilo                  0.094   sh/addra<2>
                                                         sh/addra<3>1
    RAMB36_X1Y6.ADDRAU5    net (fanout=4)        1.965   sh/addra<3>
    RAMB36_X1Y6.CLKARDCLKU Trcck_ADDRA           0.347   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        8.329ns (0.891ns logic, 7.438ns route)
                                                         (10.7% logic, 89.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sh_CLOCK_TRNG1_CLKOUT3_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT3_BUF"
        TS_CLK_USER_INTERFACE HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X2Y6.ADDRAL12), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.788ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/raddr_10 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      6.024ns (Levels of Logic = 1)
  Clock Path Skew:      4.972ns (6.572 - 1.600)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    sh/mem_clk rising at 5.888ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/raddr_10 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X46Y49.CQ        Tcko                  0.414   sh/raddr<11>
                                                         sh/raddr_10
    SLICE_X46Y42.D5        net (fanout=2)        4.353   sh/raddr<10>
    SLICE_X46Y42.D         Tilo                  0.087   sh/addra<10>
                                                         sh/addra<10>1
    RAMB36_X2Y6.ADDRAL12   net (fanout=4)        1.464   sh/addra<10>
    RAMB36_X2Y6.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        6.024ns (0.207ns logic, 5.817ns route)
                                                         (3.4% logic, 96.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      4.333ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/mem_waddr_10 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          3.925ns
  Data Path Delay:      2.033ns (Levels of Logic = 1)
  Clock Path Skew:      1.397ns (3.000 - 1.603)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/mem_clk rising at 58.880ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/mem_waddr_10 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X47Y42.CQ        Tcko                  0.414   sh/testPUF/mem_waddr<11>
                                                         sh/testPUF/mem_waddr_10
    SLICE_X46Y42.D4        net (fanout=3)        0.362   sh/testPUF/mem_waddr<10>
    SLICE_X46Y42.D         Tilo                  0.087   sh/addra<10>
                                                         sh/addra<10>1
    RAMB36_X2Y6.ADDRAL12   net (fanout=4)        1.464   sh/addra<10>
    RAMB36_X2Y6.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        2.033ns (0.207ns logic, 1.826ns route)
                                                         (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (hold path):      4.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/mem_we (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          3.925ns
  Data Path Delay:      2.117ns (Levels of Logic = 1)
  Clock Path Skew:      1.402ns (3.000 - 1.598)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/mem_clk rising at 58.880ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/mem_we to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X47Y44.AQ        Tcko                  0.414   sh/testPUF/mem_we
                                                         sh/testPUF/mem_we
    SLICE_X46Y42.D6        net (fanout=32)       0.446   sh/testPUF/mem_we
    SLICE_X46Y42.D         Tilo                  0.087   sh/addra<10>
                                                         sh/addra<10>1
    RAMB36_X2Y6.ADDRAL12   net (fanout=4)        1.464   sh/addra<10>
    RAMB36_X2Y6.CLKARDCLKL Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        2.117ns (0.207ns logic, 1.910ns route)
                                                         (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------

Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X2Y6.ADDRAU12), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.796ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/raddr_10 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      6.041ns (Levels of Logic = 1)
  Clock Path Skew:      4.981ns (6.581 - 1.600)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    sh/mem_clk rising at 5.888ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/raddr_10 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X46Y49.CQ        Tcko                  0.414   sh/raddr<11>
                                                         sh/raddr_10
    SLICE_X46Y42.D5        net (fanout=2)        4.353   sh/raddr<10>
    SLICE_X46Y42.D         Tilo                  0.087   sh/addra<10>
                                                         sh/addra<10>1
    RAMB36_X2Y6.ADDRAU12   net (fanout=4)        1.481   sh/addra<10>
    RAMB36_X2Y6.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        6.041ns (0.207ns logic, 5.834ns route)
                                                         (3.4% logic, 96.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      4.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/mem_waddr_10 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          3.925ns
  Data Path Delay:      2.050ns (Levels of Logic = 1)
  Clock Path Skew:      1.406ns (3.009 - 1.603)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/mem_clk rising at 58.880ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/mem_waddr_10 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X47Y42.CQ        Tcko                  0.414   sh/testPUF/mem_waddr<11>
                                                         sh/testPUF/mem_waddr_10
    SLICE_X46Y42.D4        net (fanout=3)        0.362   sh/testPUF/mem_waddr<10>
    SLICE_X46Y42.D         Tilo                  0.087   sh/addra<10>
                                                         sh/addra<10>1
    RAMB36_X2Y6.ADDRAU12   net (fanout=4)        1.481   sh/addra<10>
    RAMB36_X2Y6.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        2.050ns (0.207ns logic, 1.843ns route)
                                                         (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------
Slack (hold path):      4.420ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/mem_we (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          3.925ns
  Data Path Delay:      2.134ns (Levels of Logic = 1)
  Clock Path Skew:      1.411ns (3.009 - 1.598)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/mem_clk rising at 58.880ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/mem_we to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X47Y44.AQ        Tcko                  0.414   sh/testPUF/mem_we
                                                         sh/testPUF/mem_we
    SLICE_X46Y42.D6        net (fanout=32)       0.446   sh/testPUF/mem_we
    SLICE_X46Y42.D         Tilo                  0.087   sh/addra<10>
                                                         sh/addra<10>1
    RAMB36_X2Y6.ADDRAU12   net (fanout=4)        1.481   sh/addra<10>
    RAMB36_X2Y6.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        2.134ns (0.207ns logic, 1.927ns route)
                                                         (9.7% logic, 90.3% route)

--------------------------------------------------------------------------------

Paths for end point sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAMB36_X1Y6.ADDRAU3), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.865ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/raddr_1 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      6.216ns (Levels of Logic = 1)
  Clock Path Skew:      5.087ns (6.697 - 1.610)
  Source Clock:         clk_user_interface rising at 5.888ns
  Destination Clock:    sh/mem_clk rising at 5.888ns
  Clock Uncertainty:    0.264ns

  Clock Uncertainty:          0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.156ns

  Minimum Data Path: sh/raddr_1 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X46Y47.BQ        Tcko                  0.414   sh/raddr<3>
                                                         sh/raddr_1
    SLICE_X46Y44.B5        net (fanout=2)        4.647   sh/raddr<1>
    SLICE_X46Y44.B         Tilo                  0.087   sh/addra<2>
                                                         sh/addra<1>1
    RAMB36_X1Y6.ADDRAU3    net (fanout=4)        1.362   sh/addra<1>
    RAMB36_X1Y6.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        6.216ns (0.207ns logic, 6.009ns route)
                                                         (3.3% logic, 96.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      4.059ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/mem_we (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          3.925ns
  Data Path Delay:      1.889ns (Levels of Logic = 1)
  Clock Path Skew:      1.527ns (3.125 - 1.598)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/mem_clk rising at 58.880ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/mem_we to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X47Y44.AQ        Tcko                  0.414   sh/testPUF/mem_we
                                                         sh/testPUF/mem_we
    SLICE_X46Y44.B6        net (fanout=32)       0.320   sh/testPUF/mem_we
    SLICE_X46Y44.B         Tilo                  0.087   sh/addra<2>
                                                         sh/addra<1>1
    RAMB36_X1Y6.ADDRAU3    net (fanout=4)        1.362   sh/addra<1>
    RAMB36_X1Y6.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        1.889ns (0.207ns logic, 1.682ns route)
                                                         (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      4.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sh/testPUF/mem_waddr_1 (FF)
  Destination:          sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          3.925ns
  Data Path Delay:      2.057ns (Levels of Logic = 1)
  Clock Path Skew:      1.505ns (3.125 - 1.620)
  Source Clock:         sh/clk_1 rising at 62.805ns
  Destination Clock:    sh/mem_clk rising at 58.880ns
  Clock Uncertainty:    0.228ns

  Clock Uncertainty:          0.228ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.203ns
    Phase Error (PE):           0.120ns

  Minimum Data Path: sh/testPUF/mem_waddr_1 to sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X46Y45.BQ        Tcko                  0.414   sh/testPUF/mem_waddr<3>
                                                         sh/testPUF/mem_waddr_1
    SLICE_X46Y44.B4        net (fanout=3)        0.488   sh/testPUF/mem_waddr<1>
    SLICE_X46Y44.B         Tilo                  0.087   sh/addra<2>
                                                         sh/addra<1>1
    RAMB36_X1Y6.ADDRAU3    net (fanout=4)        1.362   sh/addra<1>
    RAMB36_X1Y6.CLKARDCLKU Trckc_ADDRA (-Th)     0.294   sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
                                                         sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                        2.057ns (0.207ns logic, 1.850ns route)
                                                         (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sh_CLOCK_TRNG1_CLKOUT3_BUF = PERIOD TIMEGRP "sh_CLOCK_TRNG1_CLKOUT3_BUF"
        TS_CLK_USER_INTERFACE HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.666ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X2Y6.CLKARDCLKL
  Clock network: sh/mem_clk
--------------------------------------------------------------------------------
Slack: 3.666ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAU
  Logical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAU
  Location pin: RAMB36_X2Y6.CLKARDCLKU
  Clock network: sh/mem_clk
--------------------------------------------------------------------------------
Slack: 3.666ns (period - min period limit)
  Period: 5.888ns
  Min period limit: 2.222ns (450.045MHz) (Trper_CLKA)
  Physical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Logical resource: sh/rmem1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v5_noinit.ram/SP.SINGLE_PRIM36.SP/CLKAL
  Location pin: RAMB36_X1Y6.CLKARDCLKL
  Clock network: sh/mem_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_USER_INTERFACE
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_USER_INTERFACE          |      5.888ns|      7.992ns|     22.766ns|           41|           58|         6398|        22100|
| TS_sh_CLOCK_TRNG1_CLKOUT0_BUF |     62.805ns|      4.885ns|          N/A|            0|            0|         1085|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT1_BUF |    125.611ns|      8.230ns|          N/A|            0|            0|        20833|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT2_BUF |      7.851ns|      1.666ns|          N/A|            0|            0|            0|            0|
| TS_sh_CLOCK_TRNG1_CLKOUT3_BUF |      5.888ns|     22.766ns|          N/A|           58|            0|          182|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock sysACE_CLK
-----------------+------------+------------+-------------------+--------+
                 |Max Setup to|Max Hold to |                   | Clock  |
Source           | clk (edge) | clk (edge) |Internal Clock(s)  | Phase  |
-----------------+------------+------------+-------------------+--------+
sysACE_MPDATA<0> |   -1.193(R)|    3.939(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<1> |   -1.161(R)|    3.911(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<2> |   -1.053(R)|    3.815(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<3> |   -1.099(R)|    3.857(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<4> |   -0.977(R)|    3.741(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<5> |   -0.901(R)|    3.673(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<6> |   -0.960(R)|    3.725(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<7> |   -0.882(R)|    3.654(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<8> |   -1.113(R)|    3.866(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<9> |   -0.813(R)|    3.593(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<10>|   -0.778(R)|    3.561(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<11>|   -0.848(R)|    3.625(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<12>|   -1.050(R)|    3.813(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<13>|   -1.078(R)|    3.836(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<14>|   -0.896(R)|    3.669(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPDATA<15>|   -1.055(R)|    3.817(R)|E2M/EC/sysACE_clk_o|   0.000|
-----------------+------------+------------+-------------------+--------+

Clock sysACE_CLK to Pad
------------+------------+-------------------+--------+
            | clk (edge) |                   | Clock  |
Destination |   to PAD   |Internal Clock(s)  | Phase  |
------------+------------+-------------------+--------+
sysACE_MPOE |    9.447(R)|E2M/EC/sysACE_clk_o|   0.000|
sysACE_MPWE |    9.086(R)|E2M/EC/sysACE_clk_o|   0.000|
------------+------------+-------------------+--------+

Clock to Setup on destination clock CLK_100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    8.230|         |    4.558|         |
GMII_RX_CLK_0  |    1.145|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GMII_RX_CLK_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    1.101|         |         |         |
GMII_RX_CLK_0  |    7.235|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock sysACE_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100        |    5.043|         |         |         |
sysACE_CLK     |    4.092|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 99  Score: 48946  (Setup/Max: 48946, Hold: 0)

Constraints cover 221922 paths, 0 nets, and 19028 connections

Design statistics:
   Minimum period:  22.766ns{1}   (Maximum frequency:  43.925MHz)
   Maximum path delay from/to any node:   7.883ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Jul 16 08:20:57 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 537 MB



