[2025-09-17 08:50:27] START suite=qualcomm_srv trace=srv616_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv616_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 3331129 heartbeat IPC: 3.002 cumulative IPC: 3.002 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 6125920 heartbeat IPC: 3.578 cumulative IPC: 3.265 (Simulation time: 00 hr 01 min 22 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 6125920 cumulative IPC: 3.265 (Simulation time: 00 hr 01 min 22 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 6125920 cumulative IPC: 3.265 (Simulation time: 00 hr 01 min 22 sec)
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 30000002 cycles: 11977749 heartbeat IPC: 1.709 cumulative IPC: 1.709 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000003 cycles: 17881043 heartbeat IPC: 1.694 cumulative IPC: 1.701 (Simulation time: 00 hr 03 min 17 sec)
Heartbeat CPU 0 instructions: 50000005 cycles: 23430399 heartbeat IPC: 1.802 cumulative IPC: 1.734 (Simulation time: 00 hr 04 min 14 sec)
Heartbeat CPU 0 instructions: 60000005 cycles: 28985656 heartbeat IPC: 1.8 cumulative IPC: 1.75 (Simulation time: 00 hr 05 min 12 sec)
Heartbeat CPU 0 instructions: 70000007 cycles: 34666143 heartbeat IPC: 1.76 cumulative IPC: 1.752 (Simulation time: 00 hr 06 min 08 sec)
Heartbeat CPU 0 instructions: 80000009 cycles: 40143666 heartbeat IPC: 1.826 cumulative IPC: 1.764 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 90000011 cycles: 45757731 heartbeat IPC: 1.781 cumulative IPC: 1.766 (Simulation time: 00 hr 08 min 01 sec)
Heartbeat CPU 0 instructions: 100000011 cycles: 51296027 heartbeat IPC: 1.806 cumulative IPC: 1.771 (Simulation time: 00 hr 08 min 56 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv616_ap.champsimtrace.xz")
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 110000015 cycles: 56935696 heartbeat IPC: 1.773 cumulative IPC: 1.771 (Simulation time: 00 hr 09 min 54 sec)
Simulation finished CPU 0 instructions: 100000001 cycles: 56135385 cumulative IPC: 1.781 (Simulation time: 00 hr 10 min 46 sec)
Simulation complete CPU 0 instructions: 100000001 cycles: 56135385 cumulative IPC: 1.781 (Simulation time: 00 hr 10 min 46 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv616_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.781 instructions: 100000001 cycles: 56135385
CPU 0 Branch Prediction Accuracy: 97.07% MPKI: 5.36 Average ROB Occupancy at Mispredict: 84.76
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00142
BRANCH_INDIRECT: 0.00688
BRANCH_CONDITIONAL: 5.345
BRANCH_DIRECT_CALL: 0.00257
BRANCH_INDIRECT_CALL: 0.00154
BRANCH_RETURN: 0.00179


====Backend Stall Breakdown====
ROB_STALL: 756673
LQ_STALL: 0
SQ_STALL: 1329024


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 125.09311
REPLAY_LOAD: 90.90137
NON_REPLAY_LOAD: 15.870432

== Total ==
ADDR_TRANS: 139729
REPLAY_LOAD: 126262
NON_REPLAY_LOAD: 490682

== Counts ==
ADDR_TRANS: 1117
REPLAY_LOAD: 1389
NON_REPLAY_LOAD: 30918

cpu0->cpu0_STLB TOTAL        ACCESS:     950299 HIT:     907032 MISS:      43267 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:     950299 HIT:     907032 MISS:      43267 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 181.4 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:     706084 HIT:     389443 MISS:     316641 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     461454 HIT:     281060 MISS:     180394 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:      62021 HIT:       6390 MISS:      55631 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:      85196 HIT:      84657 MISS:        539 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      97413 HIT:      17336 MISS:      80077 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 90.54 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15011971 HIT:   14612069 MISS:     399902 MSHR_MERGE:     124385
cpu0->cpu0_L1I LOAD         ACCESS:   15011971 HIT:   14612069 MISS:     399902 MSHR_MERGE:     124385
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.54 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26984653 HIT:   26183268 MISS:     801385 MSHR_MERGE:     456013
cpu0->cpu0_L1D LOAD         ACCESS:   14869726 HIT:   14488485 MISS:     381241 MSHR_MERGE:     195303
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   12010909 HIT:   11688450 MISS:     322459 MSHR_MERGE:     260438
cpu0->cpu0_L1D TRANSLATION  ACCESS:     104018 HIT:       6333 MISS:      97685 MSHR_MERGE:        272
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 88.87 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12818749 HIT:   12717162 MISS:     101587 MSHR_MERGE:      58431
cpu0->cpu0_ITLB LOAD         ACCESS:   12818749 HIT:   12717162 MISS:     101587 MSHR_MERGE:      58431
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 12.33 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   24762580 HIT:   23438630 MISS:    1323950 MSHR_MERGE:     416806
cpu0->cpu0_DTLB LOAD         ACCESS:   24762580 HIT:   23438630 MISS:    1323950 MSHR_MERGE:     416806
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 13.16 cycles
cpu0->LLC TOTAL        ACCESS:     391517 HIT:     171867 MISS:     219650 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     180393 HIT:      49296 MISS:     131097 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      55631 HIT:      17834 MISS:      37797 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:      75416 HIT:      75211 MISS:        205 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      80077 HIT:      29526 MISS:      50551 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 99.61 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5238
  ROW_BUFFER_MISS:     214160
  AVG DBUS CONGESTED CYCLE: 6.498
Channel 0 WQ ROW_BUFFER_HIT:       9923
  ROW_BUFFER_MISS:      41818
  FULL:          0
Channel 0 REFRESHES ISSUED:       4678

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0      1037795        10650         7720        25559
---------------------------------------------------------------
  STLB miss resolved @ L1D                0          263          417         2894         7754
  STLB miss resolved @ L2C                0          508         2490         5408        22296
  STLB miss resolved @ LLC                0          827         4290         5593        25043
  STLB miss resolved @ MEM                0         1179         7977        17304        46508

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level              27666         2100        49640         3026         1025
---------------------------------------------------------------
  STLB miss resolved @ L1D               26            5           63          644          297
  STLB miss resolved @ L2C               10           32           47          160           62
  STLB miss resolved @ LLC               33           25          174         1846          490
  STLB miss resolved @ MEM               20            5          106         1018          738
[2025-09-17 09:01:14] END   suite=qualcomm_srv trace=srv616_ap (rc=0)
