[2025-09-17 19:25:14] START suite=cs trace=streaming_phase4_core0
CMD: ./bin/champsim -c -w 20000000 -i 100000000 /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core0.trace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2726388 heartbeat IPC: 3.668 cumulative IPC: 3.668 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 5239887 heartbeat IPC: 3.979 cumulative IPC: 3.817 (Simulation time: 00 hr 01 min 13 sec)
Warmup finished CPU 0 instructions: 20000003 cycles: 5239887 cumulative IPC: 3.817 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000003 cycles: 5239887 cumulative IPC: 3.817 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 19041225 heartbeat IPC: 0.7246 cumulative IPC: 0.7246 (Simulation time: 00 hr 02 min 38 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 37241164 heartbeat IPC: 0.5495 cumulative IPC: 0.625 (Simulation time: 00 hr 04 min 10 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 52114223 heartbeat IPC: 0.6724 cumulative IPC: 0.64 (Simulation time: 00 hr 05 min 30 sec)
Heartbeat CPU 0 instructions: 60000007 cycles: 67214164 heartbeat IPC: 0.6623 cumulative IPC: 0.6454 (Simulation time: 00 hr 07 min 02 sec)
Heartbeat CPU 0 instructions: 70000008 cycles: 83697975 heartbeat IPC: 0.6067 cumulative IPC: 0.6373 (Simulation time: 00 hr 08 min 44 sec)
Heartbeat CPU 0 instructions: 80000008 cycles: 100676967 heartbeat IPC: 0.589 cumulative IPC: 0.6287 (Simulation time: 00 hr 10 min 17 sec)
Heartbeat CPU 0 instructions: 90000012 cycles: 118123105 heartbeat IPC: 0.5732 cumulative IPC: 0.6201 (Simulation time: 00 hr 11 min 44 sec)
*** Reached end of trace: (0, "/home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core0.trace.xz")
Heartbeat CPU 0 instructions: 100000015 cycles: 136170543 heartbeat IPC: 0.5541 cumulative IPC: 0.611 (Simulation time: 00 hr 13 min 30 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 154091197 heartbeat IPC: 0.558 cumulative IPC: 0.6046 (Simulation time: 00 hr 15 min 18 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 166528260 cumulative IPC: 0.6005 (Simulation time: 00 hr 16 min 53 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 166528260 cumulative IPC: 0.6005 (Simulation time: 00 hr 16 min 53 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/prefetch_aware_insertion_ptr/traces/cs/streaming_phase4_core0.trace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.6005 instructions: 100000003 cycles: 166528260
CPU 0 Branch Prediction Accuracy: 99.58% MPKI: 0.08117 Average ROB Occupancy at Mispredict: 7425
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00675
BRANCH_INDIRECT: 0.06001
BRANCH_CONDITIONAL: 0.01441
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0


====Backend Stall Breakdown====
ROB_STALL: 323193
LQ_STALL: 0
SQ_STALL: 171853


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 235.00253
REPLAY_LOAD: 128.98273
NON_REPLAY_LOAD: 76.60533

== Total ==
ADDR_TRANS: 92826
REPLAY_LOAD: 89643
NON_REPLAY_LOAD: 140724

== Counts ==
ADDR_TRANS: 395
REPLAY_LOAD: 695
NON_REPLAY_LOAD: 1837

cpu0->cpu0_STLB TOTAL        ACCESS:    1692365 HIT:    1668855 MISS:      23510 MSHR_MERGE:          6
cpu0->cpu0_STLB LOAD         ACCESS:    1692365 HIT:    1668855 MISS:      23510 MSHR_MERGE:          6
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 397.9 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    6196622 HIT:    5219880 MISS:     976742 MSHR_MERGE:     390618
cpu0->cpu0_L2C LOAD         ACCESS:    4768033 HIT:    4546629 MISS:     221404 MSHR_MERGE:      50757
cpu0->cpu0_L2C RFO          ACCESS:     289885 HIT:      98782 MISS:     191103 MSHR_MERGE:          2
cpu0->cpu0_L2C PREFETCH     ACCESS:     663578 HIT:     148562 MISS:     515016 MSHR_MERGE:     339859
cpu0->cpu0_L2C WRITE        ACCESS:     423694 HIT:     421961 MISS:       1733 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      51432 HIT:       3946 MISS:      47486 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     473854 ISSUED:     473851 USEFUL:      75362 USELESS:      48366
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 92.62 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   13043743 HIT:    8047820 MISS:    4995923 MSHR_MERGE:     882846
cpu0->cpu0_L1I LOAD         ACCESS:   13043743 HIT:    8047820 MISS:    4995923 MSHR_MERGE:     882846
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 11.7 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   26818456 HIT:   23768819 MISS:    3049637 MSHR_MERGE:    1863577
cpu0->cpu0_L1D LOAD         ACCESS:   14614134 HIT:   13652941 MISS:     961193 MSHR_MERGE:     306233
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:    3133763 HIT:    2544288 MISS:     589475 MSHR_MERGE:     399704
cpu0->cpu0_L1D WRITE        ACCESS:    9013705 HIT:    7566537 MISS:    1447168 MSHR_MERGE:    1157271
cpu0->cpu0_L1D TRANSLATION  ACCESS:      56854 HIT:       5053 MISS:      51801 MSHR_MERGE:        369
cpu0->cpu0_L1D PREFETCH REQUESTED:    3226261 ISSUED:    3133755 USEFUL:      97850 USELESS:      30540
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 52.8 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   10677131 HIT:    9798001 MISS:     879130 MSHR_MERGE:     330806
cpu0->cpu0_ITLB LOAD         ACCESS:   10677131 HIT:    9798001 MISS:     879130 MSHR_MERGE:     330806
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.561 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   22875091 HIT:   21422579 MISS:    1452512 MSHR_MERGE:     308471
cpu0->cpu0_DTLB LOAD         ACCESS:   22875091 HIT:   21422579 MISS:    1452512 MSHR_MERGE:     308471
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 12.88 cycles
cpu0->LLC TOTAL        ACCESS:     817372 HIT:     432026 MISS:     385346 MSHR_MERGE:      12662
cpu0->LLC LOAD         ACCESS:     170647 HIT:      77386 MISS:      93261 MSHR_MERGE:        312
cpu0->LLC RFO          ACCESS:     191101 HIT:      85824 MISS:     105277 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:     175155 HIT:      27314 MISS:     147841 MSHR_MERGE:      12350
cpu0->LLC WRITE        ACCESS:     232983 HIT:     231794 MISS:       1189 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      47486 HIT:       9708 MISS:      37778 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 110.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       5591
  ROW_BUFFER_MISS:     365902
  AVG DBUS CONGESTED CYCLE: 4.153
Channel 0 WQ ROW_BUFFER_HIT:      19196
  ROW_BUFFER_MISS:     106556
  FULL:          0
Channel 0 REFRESHES ISSUED:      13878

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       971506       193563        24811        20546
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           32          187          749         6734
  STLB miss resolved @ L2C                0           44          383         1403         4113
  STLB miss resolved @ LLC                0           70          718         4068         6695
  STLB miss resolved @ MEM                0           38         1957         7622        27260

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             152108        31822       577150         4610         1563
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            5           35          123          287
  STLB miss resolved @ L2C                0            3           39           90          105
  STLB miss resolved @ LLC                2            6           90          336          239
  STLB miss resolved @ MEM                5            4          174          615         1392
[2025-09-17 19:42:07] END   suite=cs trace=streaming_phase4_core0 (rc=0)
