INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/s/a/safarhat/Documents/EC605/lab_5/single_cycle_datapath/single_cycle_datapath.srcs/sources_1/new/PC_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/ad/eng/users/s/a/safarhat/Instruction_Memory/Instruction_Memory.srcs/sim_1/new/pc_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_testbench
WARNING: [VRFC 10-2096] empty statement in sequential block [/ad/eng/users/s/a/safarhat/Instruction_Memory/Instruction_Memory.srcs/sim_1/new/pc_testbench.v:34]
