
---------- Begin Simulation Statistics ----------
simSeconds                                   0.221639                       # Number of seconds simulated (Second)
simTicks                                 221639135000                       # Number of ticks simulated (Tick)
finalTick                                221639135000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     71.09                       # Real time elapsed on the host (Second)
hostTickRate                               3117669162                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     648636                       # Number of bytes of host memory used (Byte)
simInsts                                     40323581                       # Number of instructions simulated (Count)
simOps                                       70313962                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   567208                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     989064                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                        221639135                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::cpu.data       29624588                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          29624588                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      29624588                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         29624588                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       520769                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          520769                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       520769                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         520769                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  56955222000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  56955222000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  56955222000                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  56955222000                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     30145357                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      30145357                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     30145357                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     30145357                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.017275                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.017275                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.017275                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.017275                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 109367.535318                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total 109367.535318                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 109367.535318                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total 109367.535318                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       512715                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            512715                       # number of writebacks (Count)
system.cpu.dcache.demandMshrMisses::cpu.data       520769                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       520769                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data       520769                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       520769                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data  55913684000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total  55913684000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data  55913684000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total  55913684000                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.017275                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.017275                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.017275                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.017275                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 107367.535318                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 107367.535318                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 107367.535318                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 107367.535318                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 520259                       # number of replacements (Count)
system.cpu.dcache.LockedRMWReadReq.hits::cpu.data           20                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.hits::total           20                       # number of LockedRMWReadReq hits (Count)
system.cpu.dcache.LockedRMWReadReq.misses::cpu.data            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.misses::total            2                       # number of LockedRMWReadReq misses (Count)
system.cpu.dcache.LockedRMWReadReq.missLatency::cpu.data       214000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.missLatency::total       214000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.accesses::cpu.data           22                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.accesses::total           22                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWReadReq.missRate::cpu.data     0.090909                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.missRate::total     0.090909                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::cpu.data       107000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMissLatency::total       107000                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.mshrMisses::cpu.data            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMisses::total            2                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::cpu.data       464000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissLatency::total       464000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::cpu.data     0.090909                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.mshrMissRate::total     0.090909                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu.data       232000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWReadReq.avgMshrMissLatency::total       232000                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.LockedRMWWriteReq.hits::cpu.data           22                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.hits::total           22                       # number of LockedRMWWriteReq hits (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::cpu.data           22                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.LockedRMWWriteReq.accesses::total           22                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     22811387                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        22811387                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data         8062                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total          8062                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data    936993000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total    936993000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     22819449                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     22819449                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.000353                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.000353                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 116223.393699                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 116223.393699                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrMisses::cpu.data         8062                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total         8062                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data    920869000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    920869000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.000353                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.000353                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 114223.393699                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 114223.393699                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data      6813201                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total        6813201                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data       512707                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total       512707                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data  56018229000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total  56018229000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data      7325908                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total      7325908                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.069985                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.069985                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 109259.731191                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 109259.731191                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrMisses::cpu.data       512707                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total       512707                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data  54992815000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total  54992815000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.069985                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.069985                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 107259.731191                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 107259.731191                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 221639135000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           510.050685                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             30145401                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             520771                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs              57.886098                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              238000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   510.050685                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.996193                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.996193                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           18                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1           51                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2          172                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          270                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           60811573                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          60811573                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 221639135000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts     40323581                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps      70313962                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses     70313264                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses         1459                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns          411                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts      5125924                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts     70313264                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts         1459                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads     83892406                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites     52734480                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads         1591                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites          850                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numCCRegReads     26633646                       # Number of times the CC registers were read (Count)
system.cpu.exec_context.thread_0.numCCRegWrites     26906048                       # Number of times the CC registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads     40399281                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs     30145649                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts     22819471                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts      7326178                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles     0.001000                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles 221639134.999000                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction     1.000000                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction     0.000000                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.numBranches      5126708                       # Number of branches fetched (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass          242      0.00%      0.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu     40166535     57.12%     57.12% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult         1177      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv           28      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd          185      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            8      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu           98      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt           54      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc          254      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0      0.00%     57.13% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead     22819343     32.45%     89.58% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite      7325617     10.42%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead          128      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite          561      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0      0.00%    100.00% # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total     70314230                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::cpu.inst       52695729                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          52695729                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst      52695729                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         52695729                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst          403                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total             403                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst          403                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total            403                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst     41827000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total     41827000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst     41827000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total     41827000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst     52696132                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      52696132                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst     52696132                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     52696132                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000008                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000008                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000008                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000008                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 103789.081886                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 103789.081886                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 103789.081886                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 103789.081886                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::cpu.inst          403                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total          403                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst          403                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total          403                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst     41021000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total     41021000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst     41021000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total     41021000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000008                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000008                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000008                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000008                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 101789.081886                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 101789.081886                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 101789.081886                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 101789.081886                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                    275                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst     52695729                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        52695729                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst          403                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total           403                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst     41827000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total     41827000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst     52696132                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     52696132                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000008                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000008                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 103789.081886                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 103789.081886                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::cpu.inst          403                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total          403                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst     41021000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total     41021000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000008                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000008                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 101789.081886                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 101789.081886                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 221639135000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           125.987399                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs             52696132                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs                403                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs           130759.632754                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              112000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   125.987399                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.984277                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.984277                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          128                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           43                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1           39                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           46                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses          105392667                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses         105392667                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 221639135000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.mmu.dtb.rdAccesses                22819472                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 7326178                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                       430                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                     29121                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 221639135000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                52696132                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                        69                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 221639135000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON 221639135000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    19                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                 8465                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty         999096                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict              14153                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq              512709                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp             512709                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            8465                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         1081                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port      1561801                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                  1562882                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port        51584                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2cache.cpu_side_port    132286208                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                 132337792                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            492715                       # Total snoops (Count)
system.l2bus.snoopTraffic                    62256768                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples             1013889                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.000125                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.011191                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                   1013762     99.99%     99.99% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                       127      0.01%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 1                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total               1013889                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 221639135000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy           3092568000                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             2015000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy          2603855000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests         1041708                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests       520534                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops               127                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops          127                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.inst                29                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::cpu.data             26382                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                26411                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.inst               29                       # number of overall hits (Count)
system.l2cache.overallHits::cpu.data            26382                       # number of overall hits (Count)
system.l2cache.overallHits::total               26411                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst             374                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data          494389                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total             494763                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst            374                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data         494389                       # number of overall misses (Count)
system.l2cache.overallMisses::total            494763                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst     39203000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data  53797559000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total   53836762000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst     39203000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data  53797559000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total  53836762000                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst           403                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data        520771                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total           521174                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst          403                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data       520771                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total          521174                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst      0.928040                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.949340                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.949324                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst     0.928040                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.949340                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.949324                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 104820.855615                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::cpu.data 108816.254002                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.demandAvgMissLatency::total 108813.233811                       # average overall miss latency in ticks ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 104820.855615                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::cpu.data 108816.254002                       # average overall miss latency ((Tick/Count))
system.l2cache.overallAvgMissLatency::total 108813.233811                       # average overall miss latency ((Tick/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          486381                       # number of writebacks (Count)
system.l2cache.writebacks::total               486381                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst          374                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data       494389                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total         494763                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst          374                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data       494389                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total        494763                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst     31723000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data  43909779000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total  43941502000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst     31723000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data  43909779000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total  43941502000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst     0.928040                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.949340                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.949324                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst     0.928040                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.949340                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.949324                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 84820.855615                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 88816.254002                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.demandAvgMshrMissLatency::total 88813.233811                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 84820.855615                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 88816.254002                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.overallAvgMshrMissLatency::total 88813.233811                       # average overall mshr miss latency ((Tick/Count))
system.l2cache.replacements                    492715                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks           80                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total           80                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadExReq.hits::cpu.data         26333                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total            26333                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data       486376                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total         486376                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data  52901905000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total  52901905000                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data       512709                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total       512709                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.948639                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.948639                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 108767.507032                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 108767.507032                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data       486376                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total       486376                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data  43174385000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total  43174385000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.948639                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.948639                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 88767.507032                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 88767.507032                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.hits::cpu.inst           29                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::cpu.data           49                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.hits::total           78                       # number of ReadSharedReq hits (Count)
system.l2cache.ReadSharedReq.misses::cpu.inst          374                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::cpu.data         8013                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         8387                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst     39203000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::cpu.data    895654000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    934857000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst          403                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::cpu.data         8062                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         8465                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst     0.928040                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::cpu.data     0.993922                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total     0.990786                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 104820.855615                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::cpu.data 111775.115437                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 111465.005365                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst          374                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::cpu.data         8013                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         8387                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst     31723000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.data    735394000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    767117000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst     0.928040                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.data     0.993922                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total     0.990786                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 84820.855615                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.data 91775.115437                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 91465.005365                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackDirty.hits::writebacks       512715                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total       512715                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks       512715                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total       512715                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 221639135000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             2016.793526                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                 1041628                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                494763                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  2.105307                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick                  91000                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::cpu.inst    10.119924                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.occupancies::cpu.data  2006.673601                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::cpu.inst        0.004941                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::cpu.data        0.979821                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.984762                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         2048                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              64                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             109                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2             179                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::3            1675                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::4              21                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               8828427                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              8828427                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 221639135000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples    972762.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples       748.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples    988702.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.003173841500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds         55031                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds         55031                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              1996072                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState              919161                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                       494763                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                      486381                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                     989526                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                    972762                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                      76                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.85                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 989526                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::7                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                972762                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::7                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   494727                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   494723                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                   36125                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                   45956                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                   52581                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                   55049                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                   55040                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                   55050                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                   55048                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                   55127                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                   55154                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                   55065                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                   55033                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                   55032                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                   55032                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                   55032                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                   55031                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                   55031                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                   55031                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                   55031                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                   12299                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples        55031                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       17.764878                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::gmean      17.664864                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      18.295221                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255          55029    100.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::256-511            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4096-4351            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total          55031                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples        55031                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.676092                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.659119                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.767613                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              5201      9.45%      9.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17             12065     21.92%     31.38% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18             33397     60.69%     92.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19              4164      7.57%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20               134      0.24%     99.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::21                70      0.13%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total          55031                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                     4864                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 63329664                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys              62256768                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               285733221.25625515                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               280892487.69176078                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                   221639015000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      225898.56                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst        47872                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data     63276928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks     62254912                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 215990.736473502300                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 285495284.936931371689                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 280884113.719357371330                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst          748                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data       988778                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks       972762                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     23168500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  34557141000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 4324720185500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     30973.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     34949.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks   4445815.30                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst        47872                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data     63281792                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        63329664                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst        47872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total        47872                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks     62256768                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total     62256768                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst           374                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data        494389                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total           494763                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks       486381                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total          486381                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst          215991                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       285517231                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total          285733221                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst       215991                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total         215991                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks    280892488                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         280892488                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks    280892488                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst         215991                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      285517231                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total         566625709                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                989450                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts               972733                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0         65419                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         65940                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2         66396                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         58087                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         57540                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         57716                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         57930                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         58044                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         58431                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         61026                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10        62460                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        63064                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        63553                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        64134                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        64878                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        64832                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0         64273                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1         64806                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2         65282                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3         57156                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4         56630                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5         56772                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6         56988                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7         57078                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8         57516                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9         59784                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10        61340                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11        62006                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12        62482                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13        63096                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14        63802                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15        63722                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              16028122000                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat             4947250000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         34580309500                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 16199.02                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            34949.02                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits               884322                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits              841227                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             89.38                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            86.48                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       236629                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   530.697015                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   373.128500                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   382.891641                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127         7614      3.22%      3.22% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        69688     29.45%     32.67% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        29753     12.57%     45.24% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        17622      7.45%     52.69% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        13273      5.61%     58.30% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         9880      4.18%     62.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         8463      3.58%     66.05% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         8533      3.61%     69.66% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151        71803     30.34%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       236629                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead               63324800                       # Total bytes read (Byte)
system.mem_ctrl.dram.bytesWritten            62254912                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW               285.711276                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW               280.884114                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     4.43                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 2.23                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                2.19                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                87.94                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED 221639135000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        831945660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        442178220                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy      3477694080                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy     2500301700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 17495727600.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  53953197240                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  39675156480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy   118376200980                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    534.094310                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE 102304710750                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   7400900000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT 111933524250                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        857621100                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        455828835                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      3586978920                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy     2577364560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 17495727600.000004                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  56143744290                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  37830485280                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy   118947750585                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    536.673050                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  97473012500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   7400900000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT 116765222500                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED 221639135000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                8387                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        486381                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              6286                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq             486376                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp            486376                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq           8387                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port      1482193                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total      1482193                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 1482193                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port    125586432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total    125586432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                125586432                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             494763                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   494763    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               494763                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 221639135000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          4878478000                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         4600726250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         987430                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       492667                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
