5 e 101 * 0
8 /Users/trevorw/projects/covered/diags/verilog -t main -vcd delay1.vcd -o delay1.3.cdd -T max -v delay1.3.v -D DUMP
3 0 $root "$root" NA 0 0 1
3 0 main "main" delay1.3.v 1 28 1
2 1 6 110011 2 1 100c 0 0 1 1 b
2 2 6 90011 4 27 100a 1 0 1 18 0 1 0 0 0 0
2 3 6 160016 1 0 1008 0 0 32 48 f 0
2 4 6 14001d 2 2c 900a 3 0 32 18 0 ffffffff 0 0 0 0
2 5 6 2d002d 1 0 1004 0 0 32 48 0 0
2 6 6 2b002e 1 23 1004 0 5 1 18 0 1 0 0 0 0 c
2 7 6 260026 1 0 1008 0 0 32 48 1 0
2 8 6 240027 1 23 1008 0 7 1 18 0 1 0 0 0 0 c
2 9 6 24002e 1 8 1104 6 8 2 18 0 3 2 3 0 0
2 10 6 1f001f 0 1 1410 0 0 2 1 a
2 11 6 1f002e 1 38 16 9 10
2 12 20 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 $u1
1 b 3 7000a 1 0 0 0 1 17 0 1 1 0 0
1 a 4 7000a 1 0 1 0 2 17 0 3 0 0 0
1 c 4 87000d 1 0 1 0 2 17 0 3 3 1 0
4 11 6 2 2
4 4 0 11 0
4 2 1 4 0
4 12 1 0 0
3 1 main.$u0 "main.$u0" delay1.3.v 0 18 1
3 1 main.$u1 "main.$u1" delay1.3.v 0 26 1
2 13 21 50009 1 0 21004 0 0 2 16 0 0
2 14 21 10001 0 1 1410 0 0 2 1 c
2 15 21 10009 1 37 16 13 14
2 16 22 20003 1 0 1008 0 0 32 48 c 0
2 17 22 10003 2 2c 900a 16 0 32 18 0 ffffffff 0 0 0 0
2 18 23 c0010 1 0 21008 0 0 2 16 1 0
2 19 23 80008 0 1 1410 0 0 2 1 c
2 20 23 80010 1 37 1a 18 19
2 21 24 90009 1 0 1008 0 0 32 48 5 0
2 22 24 80009 2 2c 900a 21 0 32 18 0 ffffffff 0 0 0 0
2 23 25 50009 1 0 21008 0 0 2 16 2 0
2 24 25 10001 0 1 1410 0 0 2 1 c
2 25 25 10009 1 37 1a 23 24
4 25 0 0 0
4 22 0 25 0
4 20 0 22 22
4 17 0 20 0
4 15 11 17 17
