
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 0.62

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: data_out[4]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[4]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ data_out[4]$_SDFFE_PN0P_/CK (DFF_X1)
     2    3.79    0.01    0.09    0.09 ^ data_out[4]$_SDFFE_PN0P_/Q (DFF_X1)
                                         net22 (net)
                  0.01    0.00    0.09 ^ _66_/A (XOR2_X1)
     1    1.67    0.01    0.01    0.10 v _66_/Z (XOR2_X1)
                                         _26_ (net)
                  0.01    0.00    0.10 v _67_/B1 (AOI21_X1)
     1    1.23    0.01    0.02    0.13 ^ _67_/ZN (AOI21_X1)
                                         _04_ (net)
                  0.01    0.00    0.13 ^ data_out[4]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.13   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ data_out[4]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.13   data arrival time
-----------------------------------------------------------------------------
                                  0.12   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: load_en (input port clocked by core_clock)
Endpoint: data_out[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.04    0.00    0.00    0.20 v load_en (in)
                                         load_en (net)
                  0.00    0.00    0.20 v input9/A (BUF_X1)
     1    3.11    0.01    0.03    0.23 v input9/Z (BUF_X1)
                                         net9 (net)
                  0.01    0.00    0.23 v _45_/A (INV_X2)
     7   15.93    0.02    0.03    0.25 ^ _45_/ZN (INV_X2)
                                         _09_ (net)
                  0.02    0.00    0.25 ^ _46_/A (BUF_X4)
    10   21.91    0.02    0.03    0.29 ^ _46_/Z (BUF_X4)
                                         _10_ (net)
                  0.02    0.00    0.29 ^ _47_/B2 (OAI21_X1)
     1    1.61    0.01    0.02    0.30 v _47_/ZN (OAI21_X1)
                                         _11_ (net)
                  0.01    0.00    0.30 v _51_/A (AOI21_X1)
     1    1.39    0.02    0.04    0.34 ^ _51_/ZN (AOI21_X1)
                                         _00_ (net)
                  0.02    0.00    0.34 ^ data_out[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.34   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ data_out[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.62   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: load_en (input port clocked by core_clock)
Endpoint: data_out[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    1.04    0.00    0.00    0.20 v load_en (in)
                                         load_en (net)
                  0.00    0.00    0.20 v input9/A (BUF_X1)
     1    3.11    0.01    0.03    0.23 v input9/Z (BUF_X1)
                                         net9 (net)
                  0.01    0.00    0.23 v _45_/A (INV_X2)
     7   15.93    0.02    0.03    0.25 ^ _45_/ZN (INV_X2)
                                         _09_ (net)
                  0.02    0.00    0.25 ^ _46_/A (BUF_X4)
    10   21.91    0.02    0.03    0.29 ^ _46_/Z (BUF_X4)
                                         _10_ (net)
                  0.02    0.00    0.29 ^ _47_/B2 (OAI21_X1)
     1    1.61    0.01    0.02    0.30 v _47_/ZN (OAI21_X1)
                                         _11_ (net)
                  0.01    0.00    0.30 v _51_/A (AOI21_X1)
     1    1.39    0.02    0.04    0.34 ^ _51_/ZN (AOI21_X1)
                                         _00_ (net)
                  0.02    0.00    0.34 ^ data_out[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.34   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                                  1.00 ^ data_out[0]$_SDFFE_PN0P_/CK (DFF_X1)
                         -0.03    0.97   library setup time
                                  0.97   data required time
-----------------------------------------------------------------------------
                                  0.97   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.62   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.17494909465312958

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8812

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
23.166584014892578

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9146

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: data_out[5]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[5]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ data_out[5]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 ^ data_out[5]$_SDFFE_PN0P_/Q (DFF_X1)
   0.05    0.14 ^ _70_/Z (XOR2_X1)
   0.02    0.16 v _71_/ZN (AOI21_X1)
   0.00    0.16 v data_out[5]$_SDFFE_PN0P_/D (DFF_X1)
           0.16   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ data_out[5]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.04    0.96   library setup time
           0.96   data required time
---------------------------------------------------------
           0.96   data required time
          -0.16   data arrival time
---------------------------------------------------------
           0.80   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: data_out[4]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[4]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ data_out[4]$_SDFFE_PN0P_/CK (DFF_X1)
   0.09    0.09 ^ data_out[4]$_SDFFE_PN0P_/Q (DFF_X1)
   0.01    0.10 v _66_/Z (XOR2_X1)
   0.02    0.13 ^ _67_/ZN (AOI21_X1)
   0.00    0.13 ^ data_out[4]$_SDFFE_PN0P_/D (DFF_X1)
           0.13   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ data_out[4]$_SDFFE_PN0P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.13   data arrival time
---------------------------------------------------------
           0.12   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.3424

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.6230

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
181.950935

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.73e-05   2.97e-06   6.31e-07   5.09e-05  57.8%
Combinational          2.20e-05   1.34e-05   1.74e-06   3.72e-05  42.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  6.93e-05   1.64e-05   2.37e-06   8.80e-05 100.0%
                          78.7%      18.6%       2.7%
