         Lattice Mapping Report File for Design Module 'Pong_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 1.1.0.165.1
Mapped on: Sun Nov 10 17:24:23 2019

Design Information
------------------

Command line:   map Pong_impl_1_syn.udb C:/Users/Acer/Desktop/GitHub/ElectroIII/
     tpf-grupo-3/Radiant/Pong/mapping.pdc -o Pong_impl_1.udb -gui

Design Summary
--------------

   Number of slice registers:  72 out of  5280 (1%)
   Number of I/O registers:      0 out of   117 (0%)
   Number of LUT4s:           317 out of  5280 (6%)
      Number of logic LUT4s:             167
      Number of replicated LUT4s:          2
      Number of ripple logic:             74 (148 LUT4s)
   Number of IO sites used:   6 out of 39 (15%)
      Number of IO sites used for general PIOs: 6
      Number of IO sites used for I3Cs: 0 out of 2 (0%)
      Number of IO sites used for PIOs+I3Cs: 6 out of 36 (17%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  3
      Net game_clk: 25 loads, 25 rising, 0 falling (Driver: Pin
     game_tick_gen.game_clk_c/Q)
      Net vga_clk: 23 loads, 23 rising, 0 falling (Driver: Pin
     pll_module.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net ref_clk_c: 1 loads, 1 rising, 0 falling (Driver: Port ref_clk)
   Number of Clock Enables:  2
      Net reset_generator/n1040: 4 loads, 4 SLICEs
      Net vga_controller/n1038: 6 loads, 6 SLICEs
   Number of LSRs:  5
      Net reset_generator/n1071: 4 loads, 4 SLICEs
      Net reset_generator/n21[0]: 1 loads, 1 SLICEs
      Net vga_controller/VGAVerticalCounter/n1077: 6 loads, 6 SLICEs
      Net vga_controller/VGAHorizontalCounter/n1067: 6 loads, 6 SLICEs
      Net game_tick_gen/n1072: 10 loads, 10 SLICEs
   Top 10 highest fanout non-clock nets:
      Net VCC_net: 30 loads
      Net xpix[5]: 16 loads
      Net xpix[6]: 16 loads
      Net xpix[7]: 15 loads

                                    Page 1





Design Summary (cont)
---------------------
      Net ypix[3]: 15 loads
      Net xpix[8]: 14 loads
      Net xpix[4]: 13 loads
      Net xpix[9]: 13 loads
      Net ypix[4]: 12 loads
      Net ypix[2]: 11 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| hsync               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| vsync               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| red                 | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| green               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| blue                | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| ref_clk             | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Signal GND_net undriven or does not drive anything - clipped.
Block i1 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll_module.lscc_pll_inst.u_PLL_B
  PLL Type:                                     PLL_B
  Input Reference Clock:               PIN      ref_clk_c
  Output Clock(CoreA):                          NONE
  Output Clock(GlobalA):               NODE     vga_clk
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE
       pll_module/lscc_pll_inst/feedback_w

                                    Page 2





PLL/DLL Summary (cont)
----------------------
  Internal Feedback output:            NODE
       pll_module/lscc_pll_inst/feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                         NODE     NULL/sig_000/FeedThruLUT
  Input Clock Frequency (MHz):                  12.0000
  Reference Divider:                            0
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

ASIC Components
---------------

Instance Name: pll_module.lscc_pll_inst.u_PLL_B
         Type: PLL

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 68 MB























                                    Page 3


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor
     Corporation,  All rights reserved.
