

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_11'
================================================================
* Date:           Mon Feb 10 03:29:27 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.339 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        2|        2|  10.000 ns|  10.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.33>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%idx_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %idx"   --->   Operation 4 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_191_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_191_val"   --->   Operation 5 'read' 'weights_191_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_190_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_190_val"   --->   Operation 6 'read' 'weights_190_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_189_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_189_val"   --->   Operation 7 'read' 'weights_189_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_188_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_188_val"   --->   Operation 8 'read' 'weights_188_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_187_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_187_val"   --->   Operation 9 'read' 'weights_187_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_186_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_186_val"   --->   Operation 10 'read' 'weights_186_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_185_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_185_val"   --->   Operation 11 'read' 'weights_185_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_184_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_184_val"   --->   Operation 12 'read' 'weights_184_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_183_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_183_val"   --->   Operation 13 'read' 'weights_183_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_182_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_182_val"   --->   Operation 14 'read' 'weights_182_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_181_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_181_val"   --->   Operation 15 'read' 'weights_181_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_180_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_180_val"   --->   Operation 16 'read' 'weights_180_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_179_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_179_val"   --->   Operation 17 'read' 'weights_179_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_178_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_178_val"   --->   Operation 18 'read' 'weights_178_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_177_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_177_val"   --->   Operation 19 'read' 'weights_177_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_176_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %weights_176_val"   --->   Operation 20 'read' 'weights_176_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%data_191_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_191_val"   --->   Operation 21 'read' 'data_191_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_190_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_190_val"   --->   Operation 22 'read' 'data_190_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_189_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_189_val"   --->   Operation 23 'read' 'data_189_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_188_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_188_val"   --->   Operation 24 'read' 'data_188_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_187_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_187_val"   --->   Operation 25 'read' 'data_187_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_186_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_186_val"   --->   Operation 26 'read' 'data_186_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_185_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_185_val"   --->   Operation 27 'read' 'data_185_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_184_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_184_val"   --->   Operation 28 'read' 'data_184_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_183_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_183_val"   --->   Operation 29 'read' 'data_183_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_182_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_182_val"   --->   Operation 30 'read' 'data_182_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%data_181_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_181_val"   --->   Operation 31 'read' 'data_181_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%data_180_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_180_val"   --->   Operation 32 'read' 'data_180_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%data_179_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_179_val"   --->   Operation 33 'read' 'data_179_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%data_178_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_178_val"   --->   Operation 34 'read' 'data_178_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%data_177_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_177_val"   --->   Operation 35 'read' 'data_177_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%data_176_val_read = read i13 @_ssdm_op_Read.ap_auto.i13, i13 %data_176_val"   --->   Operation 36 'read' 'data_176_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.58ns)   --->   "%a = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i8, i8 176, i13 %data_176_val_read, i8 177, i13 %data_177_val_read, i8 178, i13 %data_178_val_read, i8 179, i13 %data_179_val_read, i8 180, i13 %data_180_val_read, i8 181, i13 %data_181_val_read, i8 182, i13 %data_182_val_read, i8 183, i13 %data_183_val_read, i8 184, i13 %data_184_val_read, i8 185, i13 %data_185_val_read, i8 186, i13 %data_186_val_read, i8 187, i13 %data_187_val_read, i8 188, i13 %data_188_val_read, i13 0, i8 %idx_read"   --->   Operation 37 'sparsemux' 'a' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i13 %a" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln73_153 = sext i13 %weights_176_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'sext' 'sext_ln73_153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (1.89ns)   --->   "%mul_ln73 = mul i26 %sext_ln73, i26 %sext_ln73_153" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_14247 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'bitselect' 'tmp_14247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_14248 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'bitselect' 'tmp_14248' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i26 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.70ns)   --->   "%icmp_ln42 = icmp_ne  i8 %trunc_ln42, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_889)   --->   "%tmp_14249 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'bitselect' 'tmp_14249' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_14247, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_14248" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42 = add i13 %trunc_ln, i13 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'add' 'add_ln42' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_14250 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'bitselect' 'tmp_14250' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_889)   --->   "%xor_ln42 = xor i1 %tmp_14250, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_889 = and i1 %tmp_14249, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'and' 'and_ln42_889' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.57ns)   --->   "%icmp_ln42_505 = icmp_eq  i3 %tmp_8, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'icmp' 'icmp_ln42_505' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_s = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.70ns)   --->   "%icmp_ln42_506 = icmp_eq  i4 %tmp_s, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'icmp' 'icmp_ln42_506' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.70ns)   --->   "%icmp_ln42_507 = icmp_eq  i4 %tmp_s, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'icmp' 'icmp_ln42_507' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_892)   --->   "%select_ln42 = select i1 %and_ln42_889, i1 %icmp_ln42_506, i1 %icmp_ln42_507" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_893)   --->   "%tmp_14251 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'bitselect' 'tmp_14251' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_893)   --->   "%xor_ln42_568 = xor i1 %tmp_14251, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'xor' 'xor_ln42_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_893)   --->   "%and_ln42_890 = and i1 %icmp_ln42_505, i1 %xor_ln42_568" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'and' 'and_ln42_890' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_893)   --->   "%select_ln42_505 = select i1 %and_ln42_889, i1 %and_ln42_890, i1 %icmp_ln42_506" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'select' 'select_ln42_505' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_892)   --->   "%xor_ln42_505 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'xor' 'xor_ln42_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_892)   --->   "%or_ln42_377 = or i1 %tmp_14250, i1 %xor_ln42_505" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'or' 'or_ln42_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_892)   --->   "%xor_ln42_506 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'xor' 'xor_ln42_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_892 = and i1 %or_ln42_377, i1 %xor_ln42_506" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'and' 'and_ln42_892' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_893 = and i1 %tmp_14250, i1 %select_ln42_505" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'and' 'and_ln42_893' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln73_154 = sext i13 %weights_177_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'sext' 'sext_ln73_154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (1.89ns)   --->   "%mul_ln73_121 = mul i26 %sext_ln73, i26 %sext_ln73_154" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'mul' 'mul_ln73_121' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_14252 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_121, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'bitselect' 'tmp_14252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%trunc_ln42_s = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_121, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%tmp_14253 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_121, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'bitselect' 'tmp_14253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%tmp_14254 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_121, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'bitselect' 'tmp_14254' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%trunc_ln42_136 = trunc i26 %mul_ln73_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'trunc' 'trunc_ln42_136' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.70ns)   --->   "%icmp_ln42_508 = icmp_ne  i8 %trunc_ln42_136, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'icmp' 'icmp_ln42_508' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_896)   --->   "%tmp_14255 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_121, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'bitselect' 'tmp_14255' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%or_ln42_379 = or i1 %tmp_14253, i1 %icmp_ln42_508" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'or' 'or_ln42_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%and_ln42_895 = and i1 %or_ln42_379, i1 %tmp_14254" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'and' 'and_ln42_895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_121)   --->   "%zext_ln42_121 = zext i1 %and_ln42_895" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'zext' 'zext_ln42_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_121 = add i13 %trunc_ln42_s, i13 %zext_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'add' 'add_ln42_121' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_14256 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_121, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitselect' 'tmp_14256' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_896)   --->   "%xor_ln42_508 = xor i1 %tmp_14256, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'xor' 'xor_ln42_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_896 = and i1 %tmp_14255, i1 %xor_ln42_508" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'and' 'and_ln42_896' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_5313 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_121, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'partselect' 'tmp_5313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.57ns)   --->   "%icmp_ln42_509 = icmp_eq  i3 %tmp_5313, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'icmp' 'icmp_ln42_509' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_5314 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_121, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'partselect' 'tmp_5314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.70ns)   --->   "%icmp_ln42_510 = icmp_eq  i4 %tmp_5314, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'icmp' 'icmp_ln42_510' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.70ns)   --->   "%icmp_ln42_511 = icmp_eq  i4 %tmp_5314, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'icmp' 'icmp_ln42_511' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_899)   --->   "%select_ln42_508 = select i1 %and_ln42_896, i1 %icmp_ln42_510, i1 %icmp_ln42_511" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'select' 'select_ln42_508' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_900)   --->   "%tmp_14257 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_121, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'bitselect' 'tmp_14257' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_900)   --->   "%xor_ln42_569 = xor i1 %tmp_14257, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'xor' 'xor_ln42_569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_900)   --->   "%and_ln42_897 = and i1 %icmp_ln42_509, i1 %xor_ln42_569" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'and' 'and_ln42_897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_900)   --->   "%select_ln42_509 = select i1 %and_ln42_896, i1 %and_ln42_897, i1 %icmp_ln42_510" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'select' 'select_ln42_509' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_899)   --->   "%xor_ln42_509 = xor i1 %select_ln42_508, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'xor' 'xor_ln42_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_899)   --->   "%or_ln42_380 = or i1 %tmp_14256, i1 %xor_ln42_509" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'or' 'or_ln42_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_899)   --->   "%xor_ln42_510 = xor i1 %tmp_14252, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'xor' 'xor_ln42_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 99 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_899 = and i1 %or_ln42_380, i1 %xor_ln42_510" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'and' 'and_ln42_899' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 100 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_900 = and i1 %tmp_14256, i1 %select_ln42_509" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'and' 'and_ln42_900' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln73_155 = sext i13 %weights_178_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'sext' 'sext_ln73_155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (1.89ns)   --->   "%mul_ln73_122 = mul i26 %sext_ln73, i26 %sext_ln73_155" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'mul' 'mul_ln73_122' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_14258 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_122, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'bitselect' 'tmp_14258' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%trunc_ln42_113 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_122, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'partselect' 'trunc_ln42_113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%tmp_14259 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_122, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'bitselect' 'tmp_14259' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%tmp_14260 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_122, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'bitselect' 'tmp_14260' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln42_137 = trunc i26 %mul_ln73_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'trunc' 'trunc_ln42_137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.70ns)   --->   "%icmp_ln42_512 = icmp_ne  i8 %trunc_ln42_137, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'icmp' 'icmp_ln42_512' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_903)   --->   "%tmp_14261 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_122, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'bitselect' 'tmp_14261' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%or_ln42_382 = or i1 %tmp_14259, i1 %icmp_ln42_512" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'or' 'or_ln42_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%and_ln42_902 = and i1 %or_ln42_382, i1 %tmp_14260" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'and' 'and_ln42_902' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_122)   --->   "%zext_ln42_122 = zext i1 %and_ln42_902" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'zext' 'zext_ln42_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_122 = add i13 %trunc_ln42_113, i13 %zext_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'add' 'add_ln42_122' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_14262 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_122, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'bitselect' 'tmp_14262' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_903)   --->   "%xor_ln42_512 = xor i1 %tmp_14262, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'xor' 'xor_ln42_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_903 = and i1 %tmp_14261, i1 %xor_ln42_512" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'and' 'and_ln42_903' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_5315 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_122, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'partselect' 'tmp_5315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.57ns)   --->   "%icmp_ln42_513 = icmp_eq  i3 %tmp_5315, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'icmp' 'icmp_ln42_513' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_5316 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_122, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'partselect' 'tmp_5316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.70ns)   --->   "%icmp_ln42_514 = icmp_eq  i4 %tmp_5316, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'icmp' 'icmp_ln42_514' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.70ns)   --->   "%icmp_ln42_515 = icmp_eq  i4 %tmp_5316, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'icmp' 'icmp_ln42_515' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_906)   --->   "%select_ln42_512 = select i1 %and_ln42_903, i1 %icmp_ln42_514, i1 %icmp_ln42_515" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'select' 'select_ln42_512' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_907)   --->   "%tmp_14263 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_122, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'bitselect' 'tmp_14263' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_907)   --->   "%xor_ln42_570 = xor i1 %tmp_14263, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'xor' 'xor_ln42_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_907)   --->   "%and_ln42_904 = and i1 %icmp_ln42_513, i1 %xor_ln42_570" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'and' 'and_ln42_904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_907)   --->   "%select_ln42_513 = select i1 %and_ln42_903, i1 %and_ln42_904, i1 %icmp_ln42_514" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'select' 'select_ln42_513' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_906)   --->   "%xor_ln42_513 = xor i1 %select_ln42_512, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'xor' 'xor_ln42_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_906)   --->   "%or_ln42_383 = or i1 %tmp_14262, i1 %xor_ln42_513" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'or' 'or_ln42_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_906)   --->   "%xor_ln42_514 = xor i1 %tmp_14258, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'xor' 'xor_ln42_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_906 = and i1 %or_ln42_383, i1 %xor_ln42_514" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'and' 'and_ln42_906' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_907 = and i1 %tmp_14262, i1 %select_ln42_513" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'and' 'and_ln42_907' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%sext_ln73_156 = sext i13 %weights_179_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'sext' 'sext_ln73_156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (1.89ns)   --->   "%mul_ln73_123 = mul i26 %sext_ln73, i26 %sext_ln73_156" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'mul' 'mul_ln73_123' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_14264 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_123, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'bitselect' 'tmp_14264' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%trunc_ln42_114 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_123, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'partselect' 'trunc_ln42_114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%tmp_14265 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_123, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'bitselect' 'tmp_14265' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%tmp_14266 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_123, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'bitselect' 'tmp_14266' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln42_138 = trunc i26 %mul_ln73_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'trunc' 'trunc_ln42_138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.70ns)   --->   "%icmp_ln42_516 = icmp_ne  i8 %trunc_ln42_138, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'icmp' 'icmp_ln42_516' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_910)   --->   "%tmp_14267 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_123, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'bitselect' 'tmp_14267' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%or_ln42_385 = or i1 %tmp_14265, i1 %icmp_ln42_516" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'or' 'or_ln42_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%and_ln42_909 = and i1 %or_ln42_385, i1 %tmp_14266" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'and' 'and_ln42_909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_123)   --->   "%zext_ln42_123 = zext i1 %and_ln42_909" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'zext' 'zext_ln42_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_123 = add i13 %trunc_ln42_114, i13 %zext_ln42_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'add' 'add_ln42_123' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_14268 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_123, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'bitselect' 'tmp_14268' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_910)   --->   "%xor_ln42_516 = xor i1 %tmp_14268, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'xor' 'xor_ln42_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_910 = and i1 %tmp_14267, i1 %xor_ln42_516" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'and' 'and_ln42_910' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_5317 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_123, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'partselect' 'tmp_5317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 149 [1/1] (0.57ns)   --->   "%icmp_ln42_517 = icmp_eq  i3 %tmp_5317, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'icmp' 'icmp_ln42_517' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_5318 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_123, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'partselect' 'tmp_5318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.70ns)   --->   "%icmp_ln42_518 = icmp_eq  i4 %tmp_5318, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'icmp' 'icmp_ln42_518' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.70ns)   --->   "%icmp_ln42_519 = icmp_eq  i4 %tmp_5318, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'icmp' 'icmp_ln42_519' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_913)   --->   "%select_ln42_516 = select i1 %and_ln42_910, i1 %icmp_ln42_518, i1 %icmp_ln42_519" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'select' 'select_ln42_516' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_914)   --->   "%tmp_14269 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_123, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'bitselect' 'tmp_14269' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_914)   --->   "%xor_ln42_571 = xor i1 %tmp_14269, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'xor' 'xor_ln42_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_914)   --->   "%and_ln42_911 = and i1 %icmp_ln42_517, i1 %xor_ln42_571" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'and' 'and_ln42_911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_914)   --->   "%select_ln42_517 = select i1 %and_ln42_910, i1 %and_ln42_911, i1 %icmp_ln42_518" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'select' 'select_ln42_517' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_913)   --->   "%xor_ln42_517 = xor i1 %select_ln42_516, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'xor' 'xor_ln42_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_913)   --->   "%or_ln42_386 = or i1 %tmp_14268, i1 %xor_ln42_517" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 159 'or' 'or_ln42_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_913)   --->   "%xor_ln42_518 = xor i1 %tmp_14264, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 160 'xor' 'xor_ln42_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_913 = and i1 %or_ln42_386, i1 %xor_ln42_518" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'and' 'and_ln42_913' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_914 = and i1 %tmp_14268, i1 %select_ln42_517" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'and' 'and_ln42_914' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.58ns)   --->   "%a_25 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i8, i8 176, i13 %data_177_val_read, i8 177, i13 %data_178_val_read, i8 178, i13 %data_179_val_read, i8 179, i13 %data_180_val_read, i8 180, i13 %data_181_val_read, i8 181, i13 %data_182_val_read, i8 182, i13 %data_183_val_read, i8 183, i13 %data_184_val_read, i8 184, i13 %data_185_val_read, i8 185, i13 %data_186_val_read, i8 186, i13 %data_187_val_read, i8 187, i13 %data_188_val_read, i8 188, i13 %data_189_val_read, i13 0, i8 %idx_read"   --->   Operation 163 'sparsemux' 'a_25' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln73_157 = sext i13 %a_25" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'sext' 'sext_ln73_157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln73_158 = sext i13 %weights_180_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'sext' 'sext_ln73_158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (1.89ns)   --->   "%mul_ln73_124 = mul i26 %sext_ln73_157, i26 %sext_ln73_158" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'mul' 'mul_ln73_124' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%tmp_14270 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_124, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'bitselect' 'tmp_14270' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%trunc_ln42_115 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_124, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'partselect' 'trunc_ln42_115' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%tmp_14271 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_124, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'bitselect' 'tmp_14271' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%tmp_14272 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_124, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'bitselect' 'tmp_14272' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 171 [1/1] (0.00ns)   --->   "%trunc_ln42_139 = trunc i26 %mul_ln73_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'trunc' 'trunc_ln42_139' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 172 [1/1] (0.70ns)   --->   "%icmp_ln42_520 = icmp_ne  i8 %trunc_ln42_139, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'icmp' 'icmp_ln42_520' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_917)   --->   "%tmp_14273 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_124, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'bitselect' 'tmp_14273' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%or_ln42_388 = or i1 %tmp_14271, i1 %icmp_ln42_520" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'or' 'or_ln42_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%and_ln42_916 = and i1 %or_ln42_388, i1 %tmp_14272" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'and' 'and_ln42_916' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_124)   --->   "%zext_ln42_124 = zext i1 %and_ln42_916" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'zext' 'zext_ln42_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 177 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_124 = add i13 %trunc_ln42_115, i13 %zext_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'add' 'add_ln42_124' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 178 [1/1] (0.00ns)   --->   "%tmp_14274 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_124, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'bitselect' 'tmp_14274' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_917)   --->   "%xor_ln42_520 = xor i1 %tmp_14274, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'xor' 'xor_ln42_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 180 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_917 = and i1 %tmp_14273, i1 %xor_ln42_520" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'and' 'and_ln42_917' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_5319 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_124, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'partselect' 'tmp_5319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 182 [1/1] (0.57ns)   --->   "%icmp_ln42_521 = icmp_eq  i3 %tmp_5319, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'icmp' 'icmp_ln42_521' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_5320 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_124, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'partselect' 'tmp_5320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 184 [1/1] (0.70ns)   --->   "%icmp_ln42_522 = icmp_eq  i4 %tmp_5320, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'icmp' 'icmp_ln42_522' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 185 [1/1] (0.70ns)   --->   "%icmp_ln42_523 = icmp_eq  i4 %tmp_5320, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'icmp' 'icmp_ln42_523' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_920)   --->   "%select_ln42_520 = select i1 %and_ln42_917, i1 %icmp_ln42_522, i1 %icmp_ln42_523" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'select' 'select_ln42_520' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_921)   --->   "%tmp_14275 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_124, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'bitselect' 'tmp_14275' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_921)   --->   "%xor_ln42_572 = xor i1 %tmp_14275, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'xor' 'xor_ln42_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_921)   --->   "%and_ln42_918 = and i1 %icmp_ln42_521, i1 %xor_ln42_572" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'and' 'and_ln42_918' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_921)   --->   "%select_ln42_521 = select i1 %and_ln42_917, i1 %and_ln42_918, i1 %icmp_ln42_522" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'select' 'select_ln42_521' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_920)   --->   "%xor_ln42_521 = xor i1 %select_ln42_520, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'xor' 'xor_ln42_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_920)   --->   "%or_ln42_389 = or i1 %tmp_14274, i1 %xor_ln42_521" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'or' 'or_ln42_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_920)   --->   "%xor_ln42_522 = xor i1 %tmp_14270, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'xor' 'xor_ln42_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 194 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_920 = and i1 %or_ln42_389, i1 %xor_ln42_522" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'and' 'and_ln42_920' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_921 = and i1 %tmp_14274, i1 %select_ln42_521" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'and' 'and_ln42_921' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln73_159 = sext i13 %weights_181_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'sext' 'sext_ln73_159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (1.89ns)   --->   "%mul_ln73_125 = mul i26 %sext_ln73_157, i26 %sext_ln73_159" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'mul' 'mul_ln73_125' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_14276 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_125, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'bitselect' 'tmp_14276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%trunc_ln42_116 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_125, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'partselect' 'trunc_ln42_116' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%tmp_14277 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_125, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'bitselect' 'tmp_14277' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%tmp_14278 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_125, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'bitselect' 'tmp_14278' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln42_140 = trunc i26 %mul_ln73_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'trunc' 'trunc_ln42_140' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 203 [1/1] (0.70ns)   --->   "%icmp_ln42_524 = icmp_ne  i8 %trunc_ln42_140, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'icmp' 'icmp_ln42_524' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_924)   --->   "%tmp_14279 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_125, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'bitselect' 'tmp_14279' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%or_ln42_391 = or i1 %tmp_14277, i1 %icmp_ln42_524" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'or' 'or_ln42_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%and_ln42_923 = and i1 %or_ln42_391, i1 %tmp_14278" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'and' 'and_ln42_923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_125)   --->   "%zext_ln42_125 = zext i1 %and_ln42_923" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'zext' 'zext_ln42_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_125 = add i13 %trunc_ln42_116, i13 %zext_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'add' 'add_ln42_125' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_14280 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_125, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'bitselect' 'tmp_14280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_924)   --->   "%xor_ln42_524 = xor i1 %tmp_14280, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'xor' 'xor_ln42_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_924 = and i1 %tmp_14279, i1 %xor_ln42_524" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'and' 'and_ln42_924' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 212 [1/1] (0.00ns)   --->   "%tmp_5321 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_125, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'partselect' 'tmp_5321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 213 [1/1] (0.57ns)   --->   "%icmp_ln42_525 = icmp_eq  i3 %tmp_5321, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'icmp' 'icmp_ln42_525' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_5322 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_125, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'partselect' 'tmp_5322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.70ns)   --->   "%icmp_ln42_526 = icmp_eq  i4 %tmp_5322, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'icmp' 'icmp_ln42_526' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.70ns)   --->   "%icmp_ln42_527 = icmp_eq  i4 %tmp_5322, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'icmp' 'icmp_ln42_527' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_927)   --->   "%select_ln42_524 = select i1 %and_ln42_924, i1 %icmp_ln42_526, i1 %icmp_ln42_527" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'select' 'select_ln42_524' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_928)   --->   "%tmp_14281 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_125, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'bitselect' 'tmp_14281' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_928)   --->   "%xor_ln42_573 = xor i1 %tmp_14281, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'xor' 'xor_ln42_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_928)   --->   "%and_ln42_925 = and i1 %icmp_ln42_525, i1 %xor_ln42_573" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'and' 'and_ln42_925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_928)   --->   "%select_ln42_525 = select i1 %and_ln42_924, i1 %and_ln42_925, i1 %icmp_ln42_526" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'select' 'select_ln42_525' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_927)   --->   "%xor_ln42_525 = xor i1 %select_ln42_524, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'xor' 'xor_ln42_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_927)   --->   "%or_ln42_392 = or i1 %tmp_14280, i1 %xor_ln42_525" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'or' 'or_ln42_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_927)   --->   "%xor_ln42_526 = xor i1 %tmp_14276, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'xor' 'xor_ln42_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 225 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_927 = and i1 %or_ln42_392, i1 %xor_ln42_526" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'and' 'and_ln42_927' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_928 = and i1 %tmp_14280, i1 %select_ln42_525" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'and' 'and_ln42_928' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 227 [1/1] (0.00ns)   --->   "%sext_ln73_160 = sext i13 %weights_182_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'sext' 'sext_ln73_160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (1.89ns)   --->   "%mul_ln73_126 = mul i26 %sext_ln73_157, i26 %sext_ln73_160" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'mul' 'mul_ln73_126' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 229 [1/1] (0.00ns)   --->   "%tmp_14282 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_126, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'bitselect' 'tmp_14282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%trunc_ln42_117 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_126, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'partselect' 'trunc_ln42_117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%tmp_14283 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_126, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'bitselect' 'tmp_14283' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%tmp_14284 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_126, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'bitselect' 'tmp_14284' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln42_141 = trunc i26 %mul_ln73_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'trunc' 'trunc_ln42_141' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 234 [1/1] (0.70ns)   --->   "%icmp_ln42_528 = icmp_ne  i8 %trunc_ln42_141, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'icmp' 'icmp_ln42_528' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_931)   --->   "%tmp_14285 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_126, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'bitselect' 'tmp_14285' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%or_ln42_394 = or i1 %tmp_14283, i1 %icmp_ln42_528" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'or' 'or_ln42_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%and_ln42_930 = and i1 %or_ln42_394, i1 %tmp_14284" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'and' 'and_ln42_930' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_126)   --->   "%zext_ln42_126 = zext i1 %and_ln42_930" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'zext' 'zext_ln42_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 239 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_126 = add i13 %trunc_ln42_117, i13 %zext_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'add' 'add_ln42_126' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_14286 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_126, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'bitselect' 'tmp_14286' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_931)   --->   "%xor_ln42_528 = xor i1 %tmp_14286, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'xor' 'xor_ln42_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_931 = and i1 %tmp_14285, i1 %xor_ln42_528" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'and' 'and_ln42_931' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%tmp_5323 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_126, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'partselect' 'tmp_5323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 244 [1/1] (0.57ns)   --->   "%icmp_ln42_529 = icmp_eq  i3 %tmp_5323, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'icmp' 'icmp_ln42_529' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_5324 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_126, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'partselect' 'tmp_5324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.70ns)   --->   "%icmp_ln42_530 = icmp_eq  i4 %tmp_5324, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'icmp' 'icmp_ln42_530' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.70ns)   --->   "%icmp_ln42_531 = icmp_eq  i4 %tmp_5324, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'icmp' 'icmp_ln42_531' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_934)   --->   "%select_ln42_528 = select i1 %and_ln42_931, i1 %icmp_ln42_530, i1 %icmp_ln42_531" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'select' 'select_ln42_528' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_935)   --->   "%tmp_14287 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_126, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'bitselect' 'tmp_14287' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_935)   --->   "%xor_ln42_574 = xor i1 %tmp_14287, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'xor' 'xor_ln42_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_935)   --->   "%and_ln42_932 = and i1 %icmp_ln42_529, i1 %xor_ln42_574" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'and' 'and_ln42_932' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_935)   --->   "%select_ln42_529 = select i1 %and_ln42_931, i1 %and_ln42_932, i1 %icmp_ln42_530" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'select' 'select_ln42_529' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_934)   --->   "%xor_ln42_529 = xor i1 %select_ln42_528, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'xor' 'xor_ln42_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_934)   --->   "%or_ln42_395 = or i1 %tmp_14286, i1 %xor_ln42_529" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'or' 'or_ln42_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_934)   --->   "%xor_ln42_530 = xor i1 %tmp_14282, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'xor' 'xor_ln42_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_934 = and i1 %or_ln42_395, i1 %xor_ln42_530" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'and' 'and_ln42_934' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 257 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_935 = and i1 %tmp_14286, i1 %select_ln42_529" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'and' 'and_ln42_935' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%sext_ln73_161 = sext i13 %weights_183_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'sext' 'sext_ln73_161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (1.89ns)   --->   "%mul_ln73_127 = mul i26 %sext_ln73_157, i26 %sext_ln73_161" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'mul' 'mul_ln73_127' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_14288 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_127, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'bitselect' 'tmp_14288' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%trunc_ln42_118 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_127, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'partselect' 'trunc_ln42_118' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%tmp_14289 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_127, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'bitselect' 'tmp_14289' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%tmp_14290 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_127, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'bitselect' 'tmp_14290' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.00ns)   --->   "%trunc_ln42_142 = trunc i26 %mul_ln73_127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'trunc' 'trunc_ln42_142' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 265 [1/1] (0.70ns)   --->   "%icmp_ln42_532 = icmp_ne  i8 %trunc_ln42_142, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'icmp' 'icmp_ln42_532' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_938)   --->   "%tmp_14291 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_127, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'bitselect' 'tmp_14291' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%or_ln42_397 = or i1 %tmp_14289, i1 %icmp_ln42_532" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'or' 'or_ln42_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%and_ln42_937 = and i1 %or_ln42_397, i1 %tmp_14290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'and' 'and_ln42_937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_127)   --->   "%zext_ln42_127 = zext i1 %and_ln42_937" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'zext' 'zext_ln42_127' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_127 = add i13 %trunc_ln42_118, i13 %zext_ln42_127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'add' 'add_ln42_127' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%tmp_14292 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_127, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'bitselect' 'tmp_14292' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_938)   --->   "%xor_ln42_532 = xor i1 %tmp_14292, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'xor' 'xor_ln42_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_938 = and i1 %tmp_14291, i1 %xor_ln42_532" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'and' 'and_ln42_938' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%tmp_5325 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_127, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'partselect' 'tmp_5325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.57ns)   --->   "%icmp_ln42_533 = icmp_eq  i3 %tmp_5325, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'icmp' 'icmp_ln42_533' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_5326 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_127, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'partselect' 'tmp_5326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 277 [1/1] (0.70ns)   --->   "%icmp_ln42_534 = icmp_eq  i4 %tmp_5326, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'icmp' 'icmp_ln42_534' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.70ns)   --->   "%icmp_ln42_535 = icmp_eq  i4 %tmp_5326, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'icmp' 'icmp_ln42_535' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_941)   --->   "%select_ln42_532 = select i1 %and_ln42_938, i1 %icmp_ln42_534, i1 %icmp_ln42_535" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'select' 'select_ln42_532' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_942)   --->   "%tmp_14293 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_127, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'bitselect' 'tmp_14293' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 281 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_942)   --->   "%xor_ln42_575 = xor i1 %tmp_14293, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'xor' 'xor_ln42_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_942)   --->   "%and_ln42_939 = and i1 %icmp_ln42_533, i1 %xor_ln42_575" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'and' 'and_ln42_939' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_942)   --->   "%select_ln42_533 = select i1 %and_ln42_938, i1 %and_ln42_939, i1 %icmp_ln42_534" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'select' 'select_ln42_533' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_941)   --->   "%xor_ln42_533 = xor i1 %select_ln42_532, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'xor' 'xor_ln42_533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_941)   --->   "%or_ln42_398 = or i1 %tmp_14292, i1 %xor_ln42_533" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'or' 'or_ln42_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_941)   --->   "%xor_ln42_534 = xor i1 %tmp_14288, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'xor' 'xor_ln42_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_941 = and i1 %or_ln42_398, i1 %xor_ln42_534" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 287 'and' 'and_ln42_941' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_942 = and i1 %tmp_14292, i1 %select_ln42_533" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 288 'and' 'and_ln42_942' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 289 [1/1] (0.58ns)   --->   "%a_26 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i8, i8 176, i13 %data_178_val_read, i8 177, i13 %data_179_val_read, i8 178, i13 %data_180_val_read, i8 179, i13 %data_181_val_read, i8 180, i13 %data_182_val_read, i8 181, i13 %data_183_val_read, i8 182, i13 %data_184_val_read, i8 183, i13 %data_185_val_read, i8 184, i13 %data_186_val_read, i8 185, i13 %data_187_val_read, i8 186, i13 %data_188_val_read, i8 187, i13 %data_189_val_read, i8 188, i13 %data_190_val_read, i13 0, i8 %idx_read"   --->   Operation 289 'sparsemux' 'a_26' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 290 [1/1] (0.00ns)   --->   "%sext_ln73_162 = sext i13 %a_26" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'sext' 'sext_ln73_162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%sext_ln73_163 = sext i13 %weights_184_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'sext' 'sext_ln73_163' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (1.89ns)   --->   "%mul_ln73_128 = mul i26 %sext_ln73_162, i26 %sext_ln73_163" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'mul' 'mul_ln73_128' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_14294 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_128, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'bitselect' 'tmp_14294' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%trunc_ln42_119 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_128, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'partselect' 'trunc_ln42_119' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%tmp_14295 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_128, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'bitselect' 'tmp_14295' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%tmp_14296 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_128, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'bitselect' 'tmp_14296' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln42_143 = trunc i26 %mul_ln73_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'trunc' 'trunc_ln42_143' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.70ns)   --->   "%icmp_ln42_536 = icmp_ne  i8 %trunc_ln42_143, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'icmp' 'icmp_ln42_536' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_945)   --->   "%tmp_14297 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_128, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'bitselect' 'tmp_14297' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%or_ln42_400 = or i1 %tmp_14295, i1 %icmp_ln42_536" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'or' 'or_ln42_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%and_ln42_944 = and i1 %or_ln42_400, i1 %tmp_14296" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'and' 'and_ln42_944' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_128)   --->   "%zext_ln42_128 = zext i1 %and_ln42_944" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'zext' 'zext_ln42_128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_128 = add i13 %trunc_ln42_119, i13 %zext_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'add' 'add_ln42_128' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_14298 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_128, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'bitselect' 'tmp_14298' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_945)   --->   "%xor_ln42_536 = xor i1 %tmp_14298, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'xor' 'xor_ln42_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 306 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_945 = and i1 %tmp_14297, i1 %xor_ln42_536" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'and' 'and_ln42_945' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_5327 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_128, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'partselect' 'tmp_5327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.57ns)   --->   "%icmp_ln42_537 = icmp_eq  i3 %tmp_5327, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'icmp' 'icmp_ln42_537' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_5328 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_128, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'partselect' 'tmp_5328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.70ns)   --->   "%icmp_ln42_538 = icmp_eq  i4 %tmp_5328, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'icmp' 'icmp_ln42_538' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 311 [1/1] (0.70ns)   --->   "%icmp_ln42_539 = icmp_eq  i4 %tmp_5328, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'icmp' 'icmp_ln42_539' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_948)   --->   "%select_ln42_536 = select i1 %and_ln42_945, i1 %icmp_ln42_538, i1 %icmp_ln42_539" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'select' 'select_ln42_536' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_949)   --->   "%tmp_14299 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_128, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'bitselect' 'tmp_14299' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_949)   --->   "%xor_ln42_576 = xor i1 %tmp_14299, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'xor' 'xor_ln42_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_949)   --->   "%and_ln42_946 = and i1 %icmp_ln42_537, i1 %xor_ln42_576" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'and' 'and_ln42_946' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_949)   --->   "%select_ln42_537 = select i1 %and_ln42_945, i1 %and_ln42_946, i1 %icmp_ln42_538" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'select' 'select_ln42_537' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_948)   --->   "%xor_ln42_537 = xor i1 %select_ln42_536, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'xor' 'xor_ln42_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_948)   --->   "%or_ln42_401 = or i1 %tmp_14298, i1 %xor_ln42_537" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'or' 'or_ln42_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_948)   --->   "%xor_ln42_538 = xor i1 %tmp_14294, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'xor' 'xor_ln42_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_948 = and i1 %or_ln42_401, i1 %xor_ln42_538" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'and' 'and_ln42_948' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_949 = and i1 %tmp_14298, i1 %select_ln42_537" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'and' 'and_ln42_949' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%sext_ln73_164 = sext i13 %weights_185_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'sext' 'sext_ln73_164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (1.89ns)   --->   "%mul_ln73_129 = mul i26 %sext_ln73_162, i26 %sext_ln73_164" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'mul' 'mul_ln73_129' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 324 [1/1] (0.00ns)   --->   "%tmp_14300 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_129, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'bitselect' 'tmp_14300' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%trunc_ln42_120 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_129, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'partselect' 'trunc_ln42_120' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%tmp_14301 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_129, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'bitselect' 'tmp_14301' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%tmp_14302 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_129, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'bitselect' 'tmp_14302' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln42_144 = trunc i26 %mul_ln73_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'trunc' 'trunc_ln42_144' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.70ns)   --->   "%icmp_ln42_540 = icmp_ne  i8 %trunc_ln42_144, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'icmp' 'icmp_ln42_540' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_952)   --->   "%tmp_14303 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_129, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'bitselect' 'tmp_14303' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%or_ln42_403 = or i1 %tmp_14301, i1 %icmp_ln42_540" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'or' 'or_ln42_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%and_ln42_951 = and i1 %or_ln42_403, i1 %tmp_14302" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'and' 'and_ln42_951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_129)   --->   "%zext_ln42_129 = zext i1 %and_ln42_951" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'zext' 'zext_ln42_129' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_129 = add i13 %trunc_ln42_120, i13 %zext_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'add' 'add_ln42_129' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 335 [1/1] (0.00ns)   --->   "%tmp_14304 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_129, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'bitselect' 'tmp_14304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_952)   --->   "%xor_ln42_540 = xor i1 %tmp_14304, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'xor' 'xor_ln42_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 337 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_952 = and i1 %tmp_14303, i1 %xor_ln42_540" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'and' 'and_ln42_952' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 338 [1/1] (0.00ns)   --->   "%tmp_5329 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_129, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'partselect' 'tmp_5329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 339 [1/1] (0.57ns)   --->   "%icmp_ln42_541 = icmp_eq  i3 %tmp_5329, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'icmp' 'icmp_ln42_541' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 340 [1/1] (0.00ns)   --->   "%tmp_5330 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_129, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'partselect' 'tmp_5330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 341 [1/1] (0.70ns)   --->   "%icmp_ln42_542 = icmp_eq  i4 %tmp_5330, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'icmp' 'icmp_ln42_542' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.70ns)   --->   "%icmp_ln42_543 = icmp_eq  i4 %tmp_5330, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'icmp' 'icmp_ln42_543' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_955)   --->   "%select_ln42_540 = select i1 %and_ln42_952, i1 %icmp_ln42_542, i1 %icmp_ln42_543" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'select' 'select_ln42_540' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_956)   --->   "%tmp_14305 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_129, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'bitselect' 'tmp_14305' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_956)   --->   "%xor_ln42_577 = xor i1 %tmp_14305, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'xor' 'xor_ln42_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_956)   --->   "%and_ln42_953 = and i1 %icmp_ln42_541, i1 %xor_ln42_577" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'and' 'and_ln42_953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_956)   --->   "%select_ln42_541 = select i1 %and_ln42_952, i1 %and_ln42_953, i1 %icmp_ln42_542" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'select' 'select_ln42_541' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_955)   --->   "%xor_ln42_541 = xor i1 %select_ln42_540, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'xor' 'xor_ln42_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_955)   --->   "%or_ln42_404 = or i1 %tmp_14304, i1 %xor_ln42_541" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'or' 'or_ln42_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_955)   --->   "%xor_ln42_542 = xor i1 %tmp_14300, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'xor' 'xor_ln42_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_955 = and i1 %or_ln42_404, i1 %xor_ln42_542" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'and' 'and_ln42_955' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_956 = and i1 %tmp_14304, i1 %select_ln42_541" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'and' 'and_ln42_956' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 353 [1/1] (0.00ns)   --->   "%sext_ln73_165 = sext i13 %weights_186_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'sext' 'sext_ln73_165' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 354 [1/1] (1.89ns)   --->   "%mul_ln73_130 = mul i26 %sext_ln73_162, i26 %sext_ln73_165" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'mul' 'mul_ln73_130' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 355 [1/1] (0.00ns)   --->   "%tmp_14306 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_130, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'bitselect' 'tmp_14306' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%trunc_ln42_121 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_130, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'partselect' 'trunc_ln42_121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%tmp_14307 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_130, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'bitselect' 'tmp_14307' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%tmp_14308 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_130, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'bitselect' 'tmp_14308' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.00ns)   --->   "%trunc_ln42_145 = trunc i26 %mul_ln73_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'trunc' 'trunc_ln42_145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 360 [1/1] (0.70ns)   --->   "%icmp_ln42_544 = icmp_ne  i8 %trunc_ln42_145, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'icmp' 'icmp_ln42_544' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_959)   --->   "%tmp_14309 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_130, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'bitselect' 'tmp_14309' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%or_ln42_406 = or i1 %tmp_14307, i1 %icmp_ln42_544" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'or' 'or_ln42_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%and_ln42_958 = and i1 %or_ln42_406, i1 %tmp_14308" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'and' 'and_ln42_958' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 364 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_130)   --->   "%zext_ln42_130 = zext i1 %and_ln42_958" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'zext' 'zext_ln42_130' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 365 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_130 = add i13 %trunc_ln42_121, i13 %zext_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'add' 'add_ln42_130' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 366 [1/1] (0.00ns)   --->   "%tmp_14310 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_130, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'bitselect' 'tmp_14310' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_959)   --->   "%xor_ln42_544 = xor i1 %tmp_14310, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'xor' 'xor_ln42_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_959 = and i1 %tmp_14309, i1 %xor_ln42_544" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'and' 'and_ln42_959' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 369 [1/1] (0.00ns)   --->   "%tmp_5331 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_130, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'partselect' 'tmp_5331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 370 [1/1] (0.57ns)   --->   "%icmp_ln42_545 = icmp_eq  i3 %tmp_5331, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'icmp' 'icmp_ln42_545' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_5332 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_130, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'partselect' 'tmp_5332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 372 [1/1] (0.70ns)   --->   "%icmp_ln42_546 = icmp_eq  i4 %tmp_5332, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'icmp' 'icmp_ln42_546' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.70ns)   --->   "%icmp_ln42_547 = icmp_eq  i4 %tmp_5332, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'icmp' 'icmp_ln42_547' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_962)   --->   "%select_ln42_544 = select i1 %and_ln42_959, i1 %icmp_ln42_546, i1 %icmp_ln42_547" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'select' 'select_ln42_544' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_963)   --->   "%tmp_14311 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_130, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'bitselect' 'tmp_14311' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_963)   --->   "%xor_ln42_578 = xor i1 %tmp_14311, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'xor' 'xor_ln42_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_963)   --->   "%and_ln42_960 = and i1 %icmp_ln42_545, i1 %xor_ln42_578" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'and' 'and_ln42_960' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_963)   --->   "%select_ln42_545 = select i1 %and_ln42_959, i1 %and_ln42_960, i1 %icmp_ln42_546" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'select' 'select_ln42_545' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_962)   --->   "%xor_ln42_545 = xor i1 %select_ln42_544, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'xor' 'xor_ln42_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_962)   --->   "%or_ln42_407 = or i1 %tmp_14310, i1 %xor_ln42_545" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'or' 'or_ln42_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_962)   --->   "%xor_ln42_546 = xor i1 %tmp_14306, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'xor' 'xor_ln42_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 382 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_962 = and i1 %or_ln42_407, i1 %xor_ln42_546" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'and' 'and_ln42_962' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_963 = and i1 %tmp_14310, i1 %select_ln42_545" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_963' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns)   --->   "%sext_ln73_166 = sext i13 %weights_187_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'sext' 'sext_ln73_166' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (1.89ns)   --->   "%mul_ln73_131 = mul i26 %sext_ln73_162, i26 %sext_ln73_166" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'mul' 'mul_ln73_131' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_14312 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_131, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'bitselect' 'tmp_14312' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_131)   --->   "%trunc_ln42_122 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_131, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'partselect' 'trunc_ln42_122' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_131)   --->   "%tmp_14313 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_131, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'bitselect' 'tmp_14313' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_131)   --->   "%tmp_14314 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_131, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'bitselect' 'tmp_14314' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.00ns)   --->   "%trunc_ln42_146 = trunc i26 %mul_ln73_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'trunc' 'trunc_ln42_146' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 391 [1/1] (0.70ns)   --->   "%icmp_ln42_548 = icmp_ne  i8 %trunc_ln42_146, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'icmp' 'icmp_ln42_548' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_966)   --->   "%tmp_14315 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_131, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'bitselect' 'tmp_14315' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_131)   --->   "%or_ln42_409 = or i1 %tmp_14313, i1 %icmp_ln42_548" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'or' 'or_ln42_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_131)   --->   "%and_ln42_965 = and i1 %or_ln42_409, i1 %tmp_14314" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'and' 'and_ln42_965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_131)   --->   "%zext_ln42_131 = zext i1 %and_ln42_965" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'zext' 'zext_ln42_131' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 396 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_131 = add i13 %trunc_ln42_122, i13 %zext_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'add' 'add_ln42_131' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_14316 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_131, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'bitselect' 'tmp_14316' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_966)   --->   "%xor_ln42_548 = xor i1 %tmp_14316, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'xor' 'xor_ln42_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 399 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_966 = and i1 %tmp_14315, i1 %xor_ln42_548" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'and' 'and_ln42_966' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%tmp_5333 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_131, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'partselect' 'tmp_5333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.57ns)   --->   "%icmp_ln42_549 = icmp_eq  i3 %tmp_5333, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'icmp' 'icmp_ln42_549' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns)   --->   "%tmp_5334 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_131, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'partselect' 'tmp_5334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.70ns)   --->   "%icmp_ln42_550 = icmp_eq  i4 %tmp_5334, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'icmp' 'icmp_ln42_550' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.70ns)   --->   "%icmp_ln42_551 = icmp_eq  i4 %tmp_5334, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'icmp' 'icmp_ln42_551' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_969)   --->   "%select_ln42_548 = select i1 %and_ln42_966, i1 %icmp_ln42_550, i1 %icmp_ln42_551" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'select' 'select_ln42_548' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_970)   --->   "%tmp_14317 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_131, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'bitselect' 'tmp_14317' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 407 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_970)   --->   "%xor_ln42_579 = xor i1 %tmp_14317, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'xor' 'xor_ln42_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_970)   --->   "%and_ln42_967 = and i1 %icmp_ln42_549, i1 %xor_ln42_579" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'and' 'and_ln42_967' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_970)   --->   "%select_ln42_549 = select i1 %and_ln42_966, i1 %and_ln42_967, i1 %icmp_ln42_550" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'select' 'select_ln42_549' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_969)   --->   "%xor_ln42_549 = xor i1 %select_ln42_548, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'xor' 'xor_ln42_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_969)   --->   "%or_ln42_410 = or i1 %tmp_14316, i1 %xor_ln42_549" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'or' 'or_ln42_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_969)   --->   "%xor_ln42_550 = xor i1 %tmp_14312, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'xor' 'xor_ln42_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 413 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_969 = and i1 %or_ln42_410, i1 %xor_ln42_550" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'and' 'and_ln42_969' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_970 = and i1 %tmp_14316, i1 %select_ln42_549" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'and' 'and_ln42_970' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 415 [1/1] (0.58ns)   --->   "%a_27 = sparsemux i13 @_ssdm_op_SparseMux.ap_auto.13i13.i13.i8, i8 176, i13 %data_179_val_read, i8 177, i13 %data_180_val_read, i8 178, i13 %data_181_val_read, i8 179, i13 %data_182_val_read, i8 180, i13 %data_183_val_read, i8 181, i13 %data_184_val_read, i8 182, i13 %data_185_val_read, i8 183, i13 %data_186_val_read, i8 184, i13 %data_187_val_read, i8 185, i13 %data_188_val_read, i8 186, i13 %data_189_val_read, i8 187, i13 %data_190_val_read, i8 188, i13 %data_191_val_read, i13 0, i8 %idx_read"   --->   Operation 415 'sparsemux' 'a_27' <Predicate = true> <Delay = 0.58> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 416 [1/1] (0.00ns)   --->   "%sext_ln73_167 = sext i13 %a_27" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 416 'sext' 'sext_ln73_167' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 417 [1/1] (0.00ns)   --->   "%sext_ln73_168 = sext i13 %weights_188_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'sext' 'sext_ln73_168' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 418 [1/1] (1.89ns)   --->   "%mul_ln73_132 = mul i26 %sext_ln73_167, i26 %sext_ln73_168" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'mul' 'mul_ln73_132' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_14318 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_132, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'bitselect' 'tmp_14318' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_132)   --->   "%trunc_ln42_123 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_132, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'partselect' 'trunc_ln42_123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_132)   --->   "%tmp_14319 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_132, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'bitselect' 'tmp_14319' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_132)   --->   "%tmp_14320 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_132, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'bitselect' 'tmp_14320' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 423 [1/1] (0.00ns)   --->   "%trunc_ln42_147 = trunc i26 %mul_ln73_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'trunc' 'trunc_ln42_147' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 424 [1/1] (0.70ns)   --->   "%icmp_ln42_552 = icmp_ne  i8 %trunc_ln42_147, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'icmp' 'icmp_ln42_552' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_973)   --->   "%tmp_14321 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_132, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'bitselect' 'tmp_14321' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_132)   --->   "%or_ln42_412 = or i1 %tmp_14319, i1 %icmp_ln42_552" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'or' 'or_ln42_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_132)   --->   "%and_ln42_972 = and i1 %or_ln42_412, i1 %tmp_14320" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'and' 'and_ln42_972' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_132)   --->   "%zext_ln42_132 = zext i1 %and_ln42_972" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'zext' 'zext_ln42_132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 429 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_132 = add i13 %trunc_ln42_123, i13 %zext_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'add' 'add_ln42_132' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_14322 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_132, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'bitselect' 'tmp_14322' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_973)   --->   "%xor_ln42_552 = xor i1 %tmp_14322, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'xor' 'xor_ln42_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 432 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_973 = and i1 %tmp_14321, i1 %xor_ln42_552" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'and' 'and_ln42_973' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_5335 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_132, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'partselect' 'tmp_5335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 434 [1/1] (0.57ns)   --->   "%icmp_ln42_553 = icmp_eq  i3 %tmp_5335, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'icmp' 'icmp_ln42_553' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 435 [1/1] (0.00ns)   --->   "%tmp_5336 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_132, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'partselect' 'tmp_5336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 436 [1/1] (0.70ns)   --->   "%icmp_ln42_554 = icmp_eq  i4 %tmp_5336, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'icmp' 'icmp_ln42_554' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 437 [1/1] (0.70ns)   --->   "%icmp_ln42_555 = icmp_eq  i4 %tmp_5336, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'icmp' 'icmp_ln42_555' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_976)   --->   "%select_ln42_552 = select i1 %and_ln42_973, i1 %icmp_ln42_554, i1 %icmp_ln42_555" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'select' 'select_ln42_552' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_977)   --->   "%tmp_14323 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_132, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'bitselect' 'tmp_14323' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_977)   --->   "%xor_ln42_580 = xor i1 %tmp_14323, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'xor' 'xor_ln42_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_977)   --->   "%and_ln42_974 = and i1 %icmp_ln42_553, i1 %xor_ln42_580" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'and' 'and_ln42_974' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_977)   --->   "%select_ln42_553 = select i1 %and_ln42_973, i1 %and_ln42_974, i1 %icmp_ln42_554" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'select' 'select_ln42_553' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_976)   --->   "%xor_ln42_553 = xor i1 %select_ln42_552, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'xor' 'xor_ln42_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_976)   --->   "%or_ln42_413 = or i1 %tmp_14322, i1 %xor_ln42_553" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'or' 'or_ln42_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_976)   --->   "%xor_ln42_554 = xor i1 %tmp_14318, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'xor' 'xor_ln42_554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 446 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_976 = and i1 %or_ln42_413, i1 %xor_ln42_554" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'and' 'and_ln42_976' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 447 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_977 = and i1 %tmp_14322, i1 %select_ln42_553" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'and' 'and_ln42_977' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 448 [1/1] (0.00ns)   --->   "%sext_ln73_169 = sext i13 %weights_189_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'sext' 'sext_ln73_169' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 449 [1/1] (1.89ns)   --->   "%mul_ln73_133 = mul i26 %sext_ln73_167, i26 %sext_ln73_169" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'mul' 'mul_ln73_133' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_14324 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_133, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'bitselect' 'tmp_14324' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_133)   --->   "%trunc_ln42_124 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_133, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'partselect' 'trunc_ln42_124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_133)   --->   "%tmp_14325 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_133, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'bitselect' 'tmp_14325' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_133)   --->   "%tmp_14326 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_133, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'bitselect' 'tmp_14326' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 454 [1/1] (0.00ns)   --->   "%trunc_ln42_148 = trunc i26 %mul_ln73_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'trunc' 'trunc_ln42_148' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 455 [1/1] (0.70ns)   --->   "%icmp_ln42_556 = icmp_ne  i8 %trunc_ln42_148, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'icmp' 'icmp_ln42_556' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_980)   --->   "%tmp_14327 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_133, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'bitselect' 'tmp_14327' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_133)   --->   "%or_ln42_415 = or i1 %tmp_14325, i1 %icmp_ln42_556" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'or' 'or_ln42_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_133)   --->   "%and_ln42_979 = and i1 %or_ln42_415, i1 %tmp_14326" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'and' 'and_ln42_979' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_133)   --->   "%zext_ln42_133 = zext i1 %and_ln42_979" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'zext' 'zext_ln42_133' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 460 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_133 = add i13 %trunc_ln42_124, i13 %zext_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'add' 'add_ln42_133' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_14328 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_133, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'bitselect' 'tmp_14328' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_980)   --->   "%xor_ln42_556 = xor i1 %tmp_14328, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'xor' 'xor_ln42_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 463 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_980 = and i1 %tmp_14327, i1 %xor_ln42_556" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'and' 'and_ln42_980' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_5337 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_133, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'partselect' 'tmp_5337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 465 [1/1] (0.57ns)   --->   "%icmp_ln42_557 = icmp_eq  i3 %tmp_5337, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'icmp' 'icmp_ln42_557' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 466 [1/1] (0.00ns)   --->   "%tmp_5338 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_133, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'partselect' 'tmp_5338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 467 [1/1] (0.70ns)   --->   "%icmp_ln42_558 = icmp_eq  i4 %tmp_5338, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'icmp' 'icmp_ln42_558' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 468 [1/1] (0.70ns)   --->   "%icmp_ln42_559 = icmp_eq  i4 %tmp_5338, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'icmp' 'icmp_ln42_559' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_983)   --->   "%select_ln42_556 = select i1 %and_ln42_980, i1 %icmp_ln42_558, i1 %icmp_ln42_559" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'select' 'select_ln42_556' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_984)   --->   "%tmp_14329 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_133, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'bitselect' 'tmp_14329' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_984)   --->   "%xor_ln42_581 = xor i1 %tmp_14329, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'xor' 'xor_ln42_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_984)   --->   "%and_ln42_981 = and i1 %icmp_ln42_557, i1 %xor_ln42_581" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'and' 'and_ln42_981' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_984)   --->   "%select_ln42_557 = select i1 %and_ln42_980, i1 %and_ln42_981, i1 %icmp_ln42_558" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'select' 'select_ln42_557' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_983)   --->   "%xor_ln42_557 = xor i1 %select_ln42_556, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'xor' 'xor_ln42_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_983)   --->   "%or_ln42_416 = or i1 %tmp_14328, i1 %xor_ln42_557" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'or' 'or_ln42_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_983)   --->   "%xor_ln42_558 = xor i1 %tmp_14324, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'xor' 'xor_ln42_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 477 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_983 = and i1 %or_ln42_416, i1 %xor_ln42_558" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'and' 'and_ln42_983' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 478 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_984 = and i1 %tmp_14328, i1 %select_ln42_557" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'and' 'and_ln42_984' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln73_170 = sext i13 %weights_190_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'sext' 'sext_ln73_170' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 480 [1/1] (1.89ns)   --->   "%mul_ln73_134 = mul i26 %sext_ln73_167, i26 %sext_ln73_170" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'mul' 'mul_ln73_134' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 481 [1/1] (0.00ns)   --->   "%tmp_14330 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_134, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'bitselect' 'tmp_14330' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_134)   --->   "%trunc_ln42_125 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_134, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'partselect' 'trunc_ln42_125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_134)   --->   "%tmp_14331 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_134, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'bitselect' 'tmp_14331' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_134)   --->   "%tmp_14332 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_134, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'bitselect' 'tmp_14332' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln42_149 = trunc i26 %mul_ln73_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'trunc' 'trunc_ln42_149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 486 [1/1] (0.70ns)   --->   "%icmp_ln42_560 = icmp_ne  i8 %trunc_ln42_149, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'icmp' 'icmp_ln42_560' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_987)   --->   "%tmp_14333 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_134, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'bitselect' 'tmp_14333' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_134)   --->   "%or_ln42_418 = or i1 %tmp_14331, i1 %icmp_ln42_560" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'or' 'or_ln42_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_134)   --->   "%and_ln42_986 = and i1 %or_ln42_418, i1 %tmp_14332" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'and' 'and_ln42_986' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_134)   --->   "%zext_ln42_134 = zext i1 %and_ln42_986" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'zext' 'zext_ln42_134' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 491 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_134 = add i13 %trunc_ln42_125, i13 %zext_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'add' 'add_ln42_134' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 492 [1/1] (0.00ns)   --->   "%tmp_14334 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_134, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'bitselect' 'tmp_14334' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_987)   --->   "%xor_ln42_560 = xor i1 %tmp_14334, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'xor' 'xor_ln42_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 494 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_987 = and i1 %tmp_14333, i1 %xor_ln42_560" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'and' 'and_ln42_987' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 495 [1/1] (0.00ns)   --->   "%tmp_5339 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_134, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'partselect' 'tmp_5339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 496 [1/1] (0.57ns)   --->   "%icmp_ln42_561 = icmp_eq  i3 %tmp_5339, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'icmp' 'icmp_ln42_561' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 497 [1/1] (0.00ns)   --->   "%tmp_5340 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_134, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'partselect' 'tmp_5340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 498 [1/1] (0.70ns)   --->   "%icmp_ln42_562 = icmp_eq  i4 %tmp_5340, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'icmp' 'icmp_ln42_562' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 499 [1/1] (0.70ns)   --->   "%icmp_ln42_563 = icmp_eq  i4 %tmp_5340, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'icmp' 'icmp_ln42_563' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_990)   --->   "%select_ln42_560 = select i1 %and_ln42_987, i1 %icmp_ln42_562, i1 %icmp_ln42_563" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'select' 'select_ln42_560' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_991)   --->   "%tmp_14335 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_134, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'bitselect' 'tmp_14335' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_991)   --->   "%xor_ln42_582 = xor i1 %tmp_14335, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'xor' 'xor_ln42_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_991)   --->   "%and_ln42_988 = and i1 %icmp_ln42_561, i1 %xor_ln42_582" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'and' 'and_ln42_988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_991)   --->   "%select_ln42_561 = select i1 %and_ln42_987, i1 %and_ln42_988, i1 %icmp_ln42_562" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'select' 'select_ln42_561' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_990)   --->   "%xor_ln42_561 = xor i1 %select_ln42_560, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'xor' 'xor_ln42_561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_990)   --->   "%or_ln42_419 = or i1 %tmp_14334, i1 %xor_ln42_561" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'or' 'or_ln42_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_990)   --->   "%xor_ln42_562 = xor i1 %tmp_14330, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'xor' 'xor_ln42_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 508 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_990 = and i1 %or_ln42_419, i1 %xor_ln42_562" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'and' 'and_ln42_990' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 509 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_991 = and i1 %tmp_14334, i1 %select_ln42_561" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'and' 'and_ln42_991' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 510 [1/1] (0.00ns)   --->   "%sext_ln73_171 = sext i13 %weights_191_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'sext' 'sext_ln73_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 511 [1/1] (1.89ns)   --->   "%mul_ln73_135 = mul i26 %sext_ln73_167, i26 %sext_ln73_171" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'mul' 'mul_ln73_135' <Predicate = true> <Delay = 1.89> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_14336 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_135, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'bitselect' 'tmp_14336' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_135)   --->   "%trunc_ln42_126 = partselect i13 @_ssdm_op_PartSelect.i13.i26.i32.i32, i26 %mul_ln73_135, i32 9, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'partselect' 'trunc_ln42_126' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_135)   --->   "%tmp_14337 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_135, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'bitselect' 'tmp_14337' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_135)   --->   "%tmp_14338 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_135, i32 8" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'bitselect' 'tmp_14338' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 516 [1/1] (0.00ns)   --->   "%trunc_ln42_150 = trunc i26 %mul_ln73_135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'trunc' 'trunc_ln42_150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 517 [1/1] (0.70ns)   --->   "%icmp_ln42_564 = icmp_ne  i8 %trunc_ln42_150, i8 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'icmp' 'icmp_ln42_564' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_994)   --->   "%tmp_14339 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_135, i32 21" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'bitselect' 'tmp_14339' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_135)   --->   "%or_ln42_421 = or i1 %tmp_14337, i1 %icmp_ln42_564" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'or' 'or_ln42_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_135)   --->   "%and_ln42_993 = and i1 %or_ln42_421, i1 %tmp_14338" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'and' 'and_ln42_993' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_135)   --->   "%zext_ln42_135 = zext i1 %and_ln42_993" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'zext' 'zext_ln42_135' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 522 [1/1] (0.75ns) (out node of the LUT)   --->   "%add_ln42_135 = add i13 %trunc_ln42_126, i13 %zext_ln42_135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'add' 'add_ln42_135' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_14340 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln42_135, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'bitselect' 'tmp_14340' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_994)   --->   "%xor_ln42_564 = xor i1 %tmp_14340, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'xor' 'xor_ln42_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 525 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_994 = and i1 %tmp_14339, i1 %xor_ln42_564" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'and' 'and_ln42_994' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 526 [1/1] (0.00ns)   --->   "%tmp_5341 = partselect i3 @_ssdm_op_PartSelect.i3.i26.i32.i32, i26 %mul_ln73_135, i32 23, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'partselect' 'tmp_5341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 527 [1/1] (0.57ns)   --->   "%icmp_ln42_565 = icmp_eq  i3 %tmp_5341, i3 7" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'icmp' 'icmp_ln42_565' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_5342 = partselect i4 @_ssdm_op_PartSelect.i4.i26.i32.i32, i26 %mul_ln73_135, i32 22, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'partselect' 'tmp_5342' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 529 [1/1] (0.70ns)   --->   "%icmp_ln42_566 = icmp_eq  i4 %tmp_5342, i4 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'icmp' 'icmp_ln42_566' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 530 [1/1] (0.70ns)   --->   "%icmp_ln42_567 = icmp_eq  i4 %tmp_5342, i4 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'icmp' 'icmp_ln42_567' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_997)   --->   "%select_ln42_564 = select i1 %and_ln42_994, i1 %icmp_ln42_566, i1 %icmp_ln42_567" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'select' 'select_ln42_564' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_998)   --->   "%tmp_14341 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %mul_ln73_135, i32 22" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'bitselect' 'tmp_14341' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_998)   --->   "%xor_ln42_583 = xor i1 %tmp_14341, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'xor' 'xor_ln42_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 534 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_998)   --->   "%and_ln42_995 = and i1 %icmp_ln42_565, i1 %xor_ln42_583" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'and' 'and_ln42_995' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_998)   --->   "%select_ln42_565 = select i1 %and_ln42_994, i1 %and_ln42_995, i1 %icmp_ln42_566" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'select' 'select_ln42_565' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_997)   --->   "%xor_ln42_565 = xor i1 %select_ln42_564, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'xor' 'xor_ln42_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_997)   --->   "%or_ln42_422 = or i1 %tmp_14340, i1 %xor_ln42_565" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'or' 'or_ln42_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_997)   --->   "%xor_ln42_566 = xor i1 %tmp_14336, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'xor' 'xor_ln42_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 539 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_997 = and i1 %or_ln42_422, i1 %xor_ln42_566" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'and' 'and_ln42_997' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 540 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_998 = and i1 %tmp_14340, i1 %select_ln42_565" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'and' 'and_ln42_998' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.98>
ST_2 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_378)   --->   "%and_ln42_891 = and i1 %and_ln42_889, i1 %icmp_ln42_506" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'and' 'and_ln42_891' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_378)   --->   "%or_ln42_424 = or i1 %and_ln42_891, i1 %and_ln42_893" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'or' 'or_ln42_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_378)   --->   "%xor_ln42_507 = xor i1 %or_ln42_424, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'xor' 'xor_ln42_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_378)   --->   "%and_ln42_894 = and i1 %tmp, i1 %xor_ln42_507" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'and' 'and_ln42_894' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_507)   --->   "%select_ln42_506 = select i1 %and_ln42_892, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'select' 'select_ln42_506' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_378 = or i1 %and_ln42_892, i1 %and_ln42_894" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'or' 'or_ln42_378' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_507 = select i1 %or_ln42_378, i13 %select_ln42_506, i13 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'select' 'select_ln42_507' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_381)   --->   "%and_ln42_898 = and i1 %and_ln42_896, i1 %icmp_ln42_510" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'and' 'and_ln42_898' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_381)   --->   "%or_ln42_425 = or i1 %and_ln42_898, i1 %and_ln42_900" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'or' 'or_ln42_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_381)   --->   "%xor_ln42_511 = xor i1 %or_ln42_425, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'xor' 'xor_ln42_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_381)   --->   "%and_ln42_901 = and i1 %tmp_14252, i1 %xor_ln42_511" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'and' 'and_ln42_901' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_511)   --->   "%select_ln42_510 = select i1 %and_ln42_899, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'select' 'select_ln42_510' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_381 = or i1 %and_ln42_899, i1 %and_ln42_901" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'or' 'or_ln42_381' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_511 = select i1 %or_ln42_381, i13 %select_ln42_510, i13 %add_ln42_121" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'select' 'select_ln42_511' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_384)   --->   "%and_ln42_905 = and i1 %and_ln42_903, i1 %icmp_ln42_514" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'and' 'and_ln42_905' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_384)   --->   "%or_ln42_426 = or i1 %and_ln42_905, i1 %and_ln42_907" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'or' 'or_ln42_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_384)   --->   "%xor_ln42_515 = xor i1 %or_ln42_426, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'xor' 'xor_ln42_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_384)   --->   "%and_ln42_908 = and i1 %tmp_14258, i1 %xor_ln42_515" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'and' 'and_ln42_908' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_515)   --->   "%select_ln42_514 = select i1 %and_ln42_906, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'select' 'select_ln42_514' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_384 = or i1 %and_ln42_906, i1 %and_ln42_908" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'or' 'or_ln42_384' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_515 = select i1 %or_ln42_384, i13 %select_ln42_514, i13 %add_ln42_122" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'select' 'select_ln42_515' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_387)   --->   "%and_ln42_912 = and i1 %and_ln42_910, i1 %icmp_ln42_518" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'and' 'and_ln42_912' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_387)   --->   "%or_ln42_427 = or i1 %and_ln42_912, i1 %and_ln42_914" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'or' 'or_ln42_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_387)   --->   "%xor_ln42_519 = xor i1 %or_ln42_427, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'xor' 'xor_ln42_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_387)   --->   "%and_ln42_915 = and i1 %tmp_14264, i1 %xor_ln42_519" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'and' 'and_ln42_915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_519)   --->   "%select_ln42_518 = select i1 %and_ln42_913, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'select' 'select_ln42_518' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_387 = or i1 %and_ln42_913, i1 %and_ln42_915" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'or' 'or_ln42_387' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_519 = select i1 %or_ln42_387, i13 %select_ln42_518, i13 %add_ln42_123" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'select' 'select_ln42_519' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_390)   --->   "%and_ln42_919 = and i1 %and_ln42_917, i1 %icmp_ln42_522" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'and' 'and_ln42_919' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_390)   --->   "%or_ln42_428 = or i1 %and_ln42_919, i1 %and_ln42_921" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'or' 'or_ln42_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_390)   --->   "%xor_ln42_523 = xor i1 %or_ln42_428, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'xor' 'xor_ln42_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_390)   --->   "%and_ln42_922 = and i1 %tmp_14270, i1 %xor_ln42_523" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'and' 'and_ln42_922' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_523)   --->   "%select_ln42_522 = select i1 %and_ln42_920, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'select' 'select_ln42_522' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_390 = or i1 %and_ln42_920, i1 %and_ln42_922" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'or' 'or_ln42_390' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_523 = select i1 %or_ln42_390, i13 %select_ln42_522, i13 %add_ln42_124" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'select' 'select_ln42_523' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_393)   --->   "%and_ln42_926 = and i1 %and_ln42_924, i1 %icmp_ln42_526" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'and' 'and_ln42_926' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_393)   --->   "%or_ln42_429 = or i1 %and_ln42_926, i1 %and_ln42_928" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'or' 'or_ln42_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_393)   --->   "%xor_ln42_527 = xor i1 %or_ln42_429, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'xor' 'xor_ln42_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_393)   --->   "%and_ln42_929 = and i1 %tmp_14276, i1 %xor_ln42_527" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 579 'and' 'and_ln42_929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_527)   --->   "%select_ln42_526 = select i1 %and_ln42_927, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 580 'select' 'select_ln42_526' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_393 = or i1 %and_ln42_927, i1 %and_ln42_929" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 581 'or' 'or_ln42_393' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_527 = select i1 %or_ln42_393, i13 %select_ln42_526, i13 %add_ln42_125" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 582 'select' 'select_ln42_527' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_396)   --->   "%and_ln42_933 = and i1 %and_ln42_931, i1 %icmp_ln42_530" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 583 'and' 'and_ln42_933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_396)   --->   "%or_ln42_430 = or i1 %and_ln42_933, i1 %and_ln42_935" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 584 'or' 'or_ln42_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_396)   --->   "%xor_ln42_531 = xor i1 %or_ln42_430, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 585 'xor' 'xor_ln42_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_396)   --->   "%and_ln42_936 = and i1 %tmp_14282, i1 %xor_ln42_531" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 586 'and' 'and_ln42_936' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_531)   --->   "%select_ln42_530 = select i1 %and_ln42_934, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 587 'select' 'select_ln42_530' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_396 = or i1 %and_ln42_934, i1 %and_ln42_936" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 588 'or' 'or_ln42_396' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 589 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_531 = select i1 %or_ln42_396, i13 %select_ln42_530, i13 %add_ln42_126" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 589 'select' 'select_ln42_531' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_399)   --->   "%and_ln42_940 = and i1 %and_ln42_938, i1 %icmp_ln42_534" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 590 'and' 'and_ln42_940' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_399)   --->   "%or_ln42_431 = or i1 %and_ln42_940, i1 %and_ln42_942" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'or' 'or_ln42_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_399)   --->   "%xor_ln42_535 = xor i1 %or_ln42_431, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 592 'xor' 'xor_ln42_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_399)   --->   "%and_ln42_943 = and i1 %tmp_14288, i1 %xor_ln42_535" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 593 'and' 'and_ln42_943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_535)   --->   "%select_ln42_534 = select i1 %and_ln42_941, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 594 'select' 'select_ln42_534' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_399 = or i1 %and_ln42_941, i1 %and_ln42_943" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'or' 'or_ln42_399' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_535 = select i1 %or_ln42_399, i13 %select_ln42_534, i13 %add_ln42_127" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'select' 'select_ln42_535' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_402)   --->   "%and_ln42_947 = and i1 %and_ln42_945, i1 %icmp_ln42_538" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 597 'and' 'and_ln42_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_402)   --->   "%or_ln42_432 = or i1 %and_ln42_947, i1 %and_ln42_949" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 598 'or' 'or_ln42_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_402)   --->   "%xor_ln42_539 = xor i1 %or_ln42_432, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'xor' 'xor_ln42_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_402)   --->   "%and_ln42_950 = and i1 %tmp_14294, i1 %xor_ln42_539" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 600 'and' 'and_ln42_950' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_539)   --->   "%select_ln42_538 = select i1 %and_ln42_948, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'select' 'select_ln42_538' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_402 = or i1 %and_ln42_948, i1 %and_ln42_950" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 602 'or' 'or_ln42_402' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_539 = select i1 %or_ln42_402, i13 %select_ln42_538, i13 %add_ln42_128" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'select' 'select_ln42_539' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_405)   --->   "%and_ln42_954 = and i1 %and_ln42_952, i1 %icmp_ln42_542" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'and' 'and_ln42_954' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_405)   --->   "%or_ln42_433 = or i1 %and_ln42_954, i1 %and_ln42_956" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'or' 'or_ln42_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_405)   --->   "%xor_ln42_543 = xor i1 %or_ln42_433, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'xor' 'xor_ln42_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_405)   --->   "%and_ln42_957 = and i1 %tmp_14300, i1 %xor_ln42_543" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'and' 'and_ln42_957' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_543)   --->   "%select_ln42_542 = select i1 %and_ln42_955, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'select' 'select_ln42_542' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_405 = or i1 %and_ln42_955, i1 %and_ln42_957" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 609 'or' 'or_ln42_405' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_543 = select i1 %or_ln42_405, i13 %select_ln42_542, i13 %add_ln42_129" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'select' 'select_ln42_543' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_408)   --->   "%and_ln42_961 = and i1 %and_ln42_959, i1 %icmp_ln42_546" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 611 'and' 'and_ln42_961' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_408)   --->   "%or_ln42_434 = or i1 %and_ln42_961, i1 %and_ln42_963" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 612 'or' 'or_ln42_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_408)   --->   "%xor_ln42_547 = xor i1 %or_ln42_434, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 613 'xor' 'xor_ln42_547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_408)   --->   "%and_ln42_964 = and i1 %tmp_14306, i1 %xor_ln42_547" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 614 'and' 'and_ln42_964' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_547)   --->   "%select_ln42_546 = select i1 %and_ln42_962, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 615 'select' 'select_ln42_546' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_408 = or i1 %and_ln42_962, i1 %and_ln42_964" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 616 'or' 'or_ln42_408' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 617 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_547 = select i1 %or_ln42_408, i13 %select_ln42_546, i13 %add_ln42_130" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'select' 'select_ln42_547' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_411)   --->   "%and_ln42_968 = and i1 %and_ln42_966, i1 %icmp_ln42_550" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 618 'and' 'and_ln42_968' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_411)   --->   "%or_ln42_435 = or i1 %and_ln42_968, i1 %and_ln42_970" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'or' 'or_ln42_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_411)   --->   "%xor_ln42_551 = xor i1 %or_ln42_435, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 620 'xor' 'xor_ln42_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_411)   --->   "%and_ln42_971 = and i1 %tmp_14312, i1 %xor_ln42_551" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'and' 'and_ln42_971' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_551)   --->   "%select_ln42_550 = select i1 %and_ln42_969, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'select' 'select_ln42_550' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 623 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_411 = or i1 %and_ln42_969, i1 %and_ln42_971" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'or' 'or_ln42_411' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_551 = select i1 %or_ln42_411, i13 %select_ln42_550, i13 %add_ln42_131" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'select' 'select_ln42_551' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_414)   --->   "%and_ln42_975 = and i1 %and_ln42_973, i1 %icmp_ln42_554" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'and' 'and_ln42_975' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_414)   --->   "%or_ln42_436 = or i1 %and_ln42_975, i1 %and_ln42_977" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'or' 'or_ln42_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_414)   --->   "%xor_ln42_555 = xor i1 %or_ln42_436, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'xor' 'xor_ln42_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_414)   --->   "%and_ln42_978 = and i1 %tmp_14318, i1 %xor_ln42_555" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'and' 'and_ln42_978' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_555)   --->   "%select_ln42_554 = select i1 %and_ln42_976, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'select' 'select_ln42_554' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_414 = or i1 %and_ln42_976, i1 %and_ln42_978" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'or' 'or_ln42_414' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_555 = select i1 %or_ln42_414, i13 %select_ln42_554, i13 %add_ln42_132" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'select' 'select_ln42_555' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_417)   --->   "%and_ln42_982 = and i1 %and_ln42_980, i1 %icmp_ln42_558" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'and' 'and_ln42_982' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_417)   --->   "%or_ln42_437 = or i1 %and_ln42_982, i1 %and_ln42_984" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'or' 'or_ln42_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_417)   --->   "%xor_ln42_559 = xor i1 %or_ln42_437, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'xor' 'xor_ln42_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_417)   --->   "%and_ln42_985 = and i1 %tmp_14324, i1 %xor_ln42_559" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'and' 'and_ln42_985' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_559)   --->   "%select_ln42_558 = select i1 %and_ln42_983, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'select' 'select_ln42_558' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_417 = or i1 %and_ln42_983, i1 %and_ln42_985" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 637 'or' 'or_ln42_417' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_559 = select i1 %or_ln42_417, i13 %select_ln42_558, i13 %add_ln42_133" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'select' 'select_ln42_559' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_420)   --->   "%and_ln42_989 = and i1 %and_ln42_987, i1 %icmp_ln42_562" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'and' 'and_ln42_989' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_420)   --->   "%or_ln42_438 = or i1 %and_ln42_989, i1 %and_ln42_991" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'or' 'or_ln42_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_420)   --->   "%xor_ln42_563 = xor i1 %or_ln42_438, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'xor' 'xor_ln42_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_420)   --->   "%and_ln42_992 = and i1 %tmp_14330, i1 %xor_ln42_563" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'and' 'and_ln42_992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_563)   --->   "%select_ln42_562 = select i1 %and_ln42_990, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'select' 'select_ln42_562' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_420 = or i1 %and_ln42_990, i1 %and_ln42_992" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'or' 'or_ln42_420' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_563 = select i1 %or_ln42_420, i13 %select_ln42_562, i13 %add_ln42_134" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'select' 'select_ln42_563' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_423)   --->   "%and_ln42_996 = and i1 %and_ln42_994, i1 %icmp_ln42_566" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'and' 'and_ln42_996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_423)   --->   "%or_ln42_439 = or i1 %and_ln42_996, i1 %and_ln42_998" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'or' 'or_ln42_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_423)   --->   "%xor_ln42_567 = xor i1 %or_ln42_439, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'xor' 'xor_ln42_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_423)   --->   "%and_ln42_999 = and i1 %tmp_14336, i1 %xor_ln42_567" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'and' 'and_ln42_999' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_567)   --->   "%select_ln42_566 = select i1 %and_ln42_997, i13 4095, i13 4096" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'select' 'select_ln42_566' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_423 = or i1 %and_ln42_997, i1 %and_ln42_999" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'or' 'or_ln42_423' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln42_567 = select i1 %or_ln42_423, i13 %select_ln42_566, i13 %add_ln42_135" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'select' 'select_ln42_567' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i13 %select_ln42_507" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 653 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 654 [1/1] (0.00ns)   --->   "%sext_ln58_185 = sext i13 %select_ln42_523" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 654 'sext' 'sext_ln58_185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 655 [1/1] (0.75ns)   --->   "%add_ln58_108 = add i13 %select_ln42_523, i13 %select_ln42_507" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 655 'add' 'add_ln58_108' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.75ns)   --->   "%add_ln58 = add i14 %sext_ln58_185, i14 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 656 'add' 'add_ln58' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 657 [1/1] (0.00ns)   --->   "%tmp_14342 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 657 'bitselect' 'tmp_14342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 658 [1/1] (0.00ns)   --->   "%tmp_14343 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_108, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 658 'bitselect' 'tmp_14343' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_282)   --->   "%xor_ln58 = xor i1 %tmp_14342, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 659 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_282)   --->   "%and_ln58 = and i1 %tmp_14343, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 660 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_281)   --->   "%xor_ln58_377 = xor i1 %tmp_14343, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 661 'xor' 'xor_ln58_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_281)   --->   "%and_ln58_185 = and i1 %tmp_14342, i1 %xor_ln58_377" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 662 'and' 'and_ln58_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.12ns)   --->   "%xor_ln58_378 = xor i1 %tmp_14342, i1 %tmp_14343" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 663 'xor' 'xor_ln58_378' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_282)   --->   "%xor_ln58_379 = xor i1 %xor_ln58_378, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 664 'xor' 'xor_ln58_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_282)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_379" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 665 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_282)   --->   "%select_ln58 = select i1 %xor_ln58_378, i13 4095, i13 %add_ln58_108" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 666 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_281 = select i1 %and_ln58_185, i13 4096, i13 %add_ln58_108" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 667 'select' 'select_ln58_281' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_282 = select i1 %or_ln58, i13 %select_ln58, i13 %select_ln58_281" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 668 'select' 'select_ln58_282' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.00ns)   --->   "%sext_ln58_186 = sext i13 %select_ln42_511" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 669 'sext' 'sext_ln58_186' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 670 [1/1] (0.00ns)   --->   "%sext_ln58_187 = sext i13 %select_ln42_527" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 670 'sext' 'sext_ln58_187' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 671 [1/1] (0.75ns)   --->   "%add_ln58_109 = add i13 %select_ln42_527, i13 %select_ln42_511" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 671 'add' 'add_ln58_109' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.75ns)   --->   "%add_ln58_89 = add i14 %sext_ln58_187, i14 %sext_ln58_186" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 672 'add' 'add_ln58_89' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns)   --->   "%tmp_14344 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_89, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 673 'bitselect' 'tmp_14344' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_14345 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_109, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 674 'bitselect' 'tmp_14345' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_285)   --->   "%xor_ln58_380 = xor i1 %tmp_14344, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 675 'xor' 'xor_ln58_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_285)   --->   "%and_ln58_186 = and i1 %tmp_14345, i1 %xor_ln58_380" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 676 'and' 'and_ln58_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_284)   --->   "%xor_ln58_381 = xor i1 %tmp_14345, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 677 'xor' 'xor_ln58_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_284)   --->   "%and_ln58_187 = and i1 %tmp_14344, i1 %xor_ln58_381" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 678 'and' 'and_ln58_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.12ns)   --->   "%xor_ln58_382 = xor i1 %tmp_14344, i1 %tmp_14345" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 679 'xor' 'xor_ln58_382' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_285)   --->   "%xor_ln58_383 = xor i1 %xor_ln58_382, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 680 'xor' 'xor_ln58_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_285)   --->   "%or_ln58_89 = or i1 %and_ln58_186, i1 %xor_ln58_383" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 681 'or' 'or_ln58_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_285)   --->   "%select_ln58_283 = select i1 %xor_ln58_382, i13 4095, i13 %add_ln58_109" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 682 'select' 'select_ln58_283' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_284 = select i1 %and_ln58_187, i13 4096, i13 %add_ln58_109" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 683 'select' 'select_ln58_284' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 684 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_285 = select i1 %or_ln58_89, i13 %select_ln58_283, i13 %select_ln58_284" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 684 'select' 'select_ln58_285' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns)   --->   "%sext_ln58_188 = sext i13 %select_ln42_515" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 685 'sext' 'sext_ln58_188' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 686 [1/1] (0.00ns)   --->   "%sext_ln58_189 = sext i13 %select_ln42_531" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 686 'sext' 'sext_ln58_189' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 687 [1/1] (0.75ns)   --->   "%add_ln58_110 = add i13 %select_ln42_531, i13 %select_ln42_515" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 687 'add' 'add_ln58_110' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.75ns)   --->   "%add_ln58_90 = add i14 %sext_ln58_189, i14 %sext_ln58_188" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 688 'add' 'add_ln58_90' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.00ns)   --->   "%tmp_14346 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_90, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 689 'bitselect' 'tmp_14346' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 690 [1/1] (0.00ns)   --->   "%tmp_14347 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_110, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 690 'bitselect' 'tmp_14347' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_288)   --->   "%xor_ln58_384 = xor i1 %tmp_14346, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 691 'xor' 'xor_ln58_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_288)   --->   "%and_ln58_188 = and i1 %tmp_14347, i1 %xor_ln58_384" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 692 'and' 'and_ln58_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_287)   --->   "%xor_ln58_385 = xor i1 %tmp_14347, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 693 'xor' 'xor_ln58_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_287)   --->   "%and_ln58_189 = and i1 %tmp_14346, i1 %xor_ln58_385" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 694 'and' 'and_ln58_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.12ns)   --->   "%xor_ln58_386 = xor i1 %tmp_14346, i1 %tmp_14347" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 695 'xor' 'xor_ln58_386' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_288)   --->   "%xor_ln58_387 = xor i1 %xor_ln58_386, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 696 'xor' 'xor_ln58_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_288)   --->   "%or_ln58_90 = or i1 %and_ln58_188, i1 %xor_ln58_387" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 697 'or' 'or_ln58_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_288)   --->   "%select_ln58_286 = select i1 %xor_ln58_386, i13 4095, i13 %add_ln58_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 698 'select' 'select_ln58_286' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_287 = select i1 %and_ln58_189, i13 4096, i13 %add_ln58_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 699 'select' 'select_ln58_287' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 700 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_288 = select i1 %or_ln58_90, i13 %select_ln58_286, i13 %select_ln58_287" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 700 'select' 'select_ln58_288' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.00ns)   --->   "%sext_ln58_190 = sext i13 %select_ln42_519" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 701 'sext' 'sext_ln58_190' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 702 [1/1] (0.00ns)   --->   "%sext_ln58_191 = sext i13 %select_ln42_535" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 702 'sext' 'sext_ln58_191' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 703 [1/1] (0.75ns)   --->   "%add_ln58_111 = add i13 %select_ln42_535, i13 %select_ln42_519" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 703 'add' 'add_ln58_111' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.75ns)   --->   "%add_ln58_91 = add i14 %sext_ln58_191, i14 %sext_ln58_190" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 704 'add' 'add_ln58_91' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.00ns)   --->   "%tmp_14348 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_91, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 705 'bitselect' 'tmp_14348' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 706 [1/1] (0.00ns)   --->   "%tmp_14349 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_111, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 706 'bitselect' 'tmp_14349' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_291)   --->   "%xor_ln58_388 = xor i1 %tmp_14348, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 707 'xor' 'xor_ln58_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_291)   --->   "%and_ln58_190 = and i1 %tmp_14349, i1 %xor_ln58_388" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 708 'and' 'and_ln58_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_290)   --->   "%xor_ln58_389 = xor i1 %tmp_14349, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 709 'xor' 'xor_ln58_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_290)   --->   "%and_ln58_191 = and i1 %tmp_14348, i1 %xor_ln58_389" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 710 'and' 'and_ln58_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.12ns)   --->   "%xor_ln58_390 = xor i1 %tmp_14348, i1 %tmp_14349" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 711 'xor' 'xor_ln58_390' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_291)   --->   "%xor_ln58_391 = xor i1 %xor_ln58_390, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 712 'xor' 'xor_ln58_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_291)   --->   "%or_ln58_91 = or i1 %and_ln58_190, i1 %xor_ln58_391" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 713 'or' 'or_ln58_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_291)   --->   "%select_ln58_289 = select i1 %xor_ln58_390, i13 4095, i13 %add_ln58_111" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 714 'select' 'select_ln58_289' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_290 = select i1 %and_ln58_191, i13 4096, i13 %add_ln58_111" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 715 'select' 'select_ln58_290' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_291 = select i1 %or_ln58_91, i13 %select_ln58_289, i13 %select_ln58_290" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 716 'select' 'select_ln58_291' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns)   --->   "%sext_ln58_192 = sext i13 %select_ln58_282" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 717 'sext' 'sext_ln58_192' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 718 [1/1] (0.00ns)   --->   "%sext_ln58_193 = sext i13 %select_ln42_539" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 718 'sext' 'sext_ln58_193' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 719 [1/1] (0.75ns)   --->   "%add_ln58_112 = add i13 %select_ln42_539, i13 %select_ln58_282" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 719 'add' 'add_ln58_112' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.75ns)   --->   "%add_ln58_92 = add i14 %sext_ln58_193, i14 %sext_ln58_192" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 720 'add' 'add_ln58_92' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 721 [1/1] (0.00ns)   --->   "%tmp_14350 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_92, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 721 'bitselect' 'tmp_14350' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 722 [1/1] (0.00ns)   --->   "%tmp_14351 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_112, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 722 'bitselect' 'tmp_14351' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 723 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_294)   --->   "%xor_ln58_392 = xor i1 %tmp_14350, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 723 'xor' 'xor_ln58_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 724 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_294)   --->   "%and_ln58_192 = and i1 %tmp_14351, i1 %xor_ln58_392" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 724 'and' 'and_ln58_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_293)   --->   "%xor_ln58_393 = xor i1 %tmp_14351, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 725 'xor' 'xor_ln58_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_293)   --->   "%and_ln58_193 = and i1 %tmp_14350, i1 %xor_ln58_393" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 726 'and' 'and_ln58_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 727 [1/1] (0.12ns)   --->   "%xor_ln58_394 = xor i1 %tmp_14350, i1 %tmp_14351" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 727 'xor' 'xor_ln58_394' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 728 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_294)   --->   "%xor_ln58_395 = xor i1 %xor_ln58_394, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 728 'xor' 'xor_ln58_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_294)   --->   "%or_ln58_92 = or i1 %and_ln58_192, i1 %xor_ln58_395" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 729 'or' 'or_ln58_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_294)   --->   "%select_ln58_292 = select i1 %xor_ln58_394, i13 4095, i13 %add_ln58_112" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 730 'select' 'select_ln58_292' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_293 = select i1 %and_ln58_193, i13 4096, i13 %add_ln58_112" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 731 'select' 'select_ln58_293' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 732 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_294 = select i1 %or_ln58_92, i13 %select_ln58_292, i13 %select_ln58_293" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 732 'select' 'select_ln58_294' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.00ns)   --->   "%sext_ln58_194 = sext i13 %select_ln58_285" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 733 'sext' 'sext_ln58_194' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 734 [1/1] (0.00ns)   --->   "%sext_ln58_195 = sext i13 %select_ln42_543" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 734 'sext' 'sext_ln58_195' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 735 [1/1] (0.75ns)   --->   "%add_ln58_113 = add i13 %select_ln42_543, i13 %select_ln58_285" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 735 'add' 'add_ln58_113' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.75ns)   --->   "%add_ln58_93 = add i14 %sext_ln58_195, i14 %sext_ln58_194" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 736 'add' 'add_ln58_93' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_14352 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_93, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 737 'bitselect' 'tmp_14352' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 738 [1/1] (0.00ns)   --->   "%tmp_14353 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_113, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 738 'bitselect' 'tmp_14353' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_297)   --->   "%xor_ln58_396 = xor i1 %tmp_14352, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 739 'xor' 'xor_ln58_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 740 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_297)   --->   "%and_ln58_194 = and i1 %tmp_14353, i1 %xor_ln58_396" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 740 'and' 'and_ln58_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_296)   --->   "%xor_ln58_397 = xor i1 %tmp_14353, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 741 'xor' 'xor_ln58_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_296)   --->   "%and_ln58_195 = and i1 %tmp_14352, i1 %xor_ln58_397" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 742 'and' 'and_ln58_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.12ns)   --->   "%xor_ln58_398 = xor i1 %tmp_14352, i1 %tmp_14353" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 743 'xor' 'xor_ln58_398' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_297)   --->   "%xor_ln58_399 = xor i1 %xor_ln58_398, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 744 'xor' 'xor_ln58_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_297)   --->   "%or_ln58_93 = or i1 %and_ln58_194, i1 %xor_ln58_399" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 745 'or' 'or_ln58_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_297)   --->   "%select_ln58_295 = select i1 %xor_ln58_398, i13 4095, i13 %add_ln58_113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 746 'select' 'select_ln58_295' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_296 = select i1 %and_ln58_195, i13 4096, i13 %add_ln58_113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 747 'select' 'select_ln58_296' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 748 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_297 = select i1 %or_ln58_93, i13 %select_ln58_295, i13 %select_ln58_296" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 748 'select' 'select_ln58_297' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.00ns)   --->   "%sext_ln58_196 = sext i13 %select_ln58_288" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 749 'sext' 'sext_ln58_196' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln58_197 = sext i13 %select_ln42_547" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 750 'sext' 'sext_ln58_197' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 751 [1/1] (0.75ns)   --->   "%add_ln58_114 = add i13 %select_ln42_547, i13 %select_ln58_288" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 751 'add' 'add_ln58_114' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 752 [1/1] (0.75ns)   --->   "%add_ln58_94 = add i14 %sext_ln58_197, i14 %sext_ln58_196" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 752 'add' 'add_ln58_94' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.00ns)   --->   "%tmp_14354 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_94, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 753 'bitselect' 'tmp_14354' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 754 [1/1] (0.00ns)   --->   "%tmp_14355 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_114, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 754 'bitselect' 'tmp_14355' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 755 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_300)   --->   "%xor_ln58_400 = xor i1 %tmp_14354, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 755 'xor' 'xor_ln58_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_300)   --->   "%and_ln58_196 = and i1 %tmp_14355, i1 %xor_ln58_400" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 756 'and' 'and_ln58_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_299)   --->   "%xor_ln58_401 = xor i1 %tmp_14355, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 757 'xor' 'xor_ln58_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_299)   --->   "%and_ln58_197 = and i1 %tmp_14354, i1 %xor_ln58_401" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 758 'and' 'and_ln58_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 759 [1/1] (0.12ns)   --->   "%xor_ln58_402 = xor i1 %tmp_14354, i1 %tmp_14355" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 759 'xor' 'xor_ln58_402' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_300)   --->   "%xor_ln58_403 = xor i1 %xor_ln58_402, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 760 'xor' 'xor_ln58_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_300)   --->   "%or_ln58_94 = or i1 %and_ln58_196, i1 %xor_ln58_403" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 761 'or' 'or_ln58_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_300)   --->   "%select_ln58_298 = select i1 %xor_ln58_402, i13 4095, i13 %add_ln58_114" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 762 'select' 'select_ln58_298' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_299 = select i1 %and_ln58_197, i13 4096, i13 %add_ln58_114" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 763 'select' 'select_ln58_299' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 764 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_300 = select i1 %or_ln58_94, i13 %select_ln58_298, i13 %select_ln58_299" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 764 'select' 'select_ln58_300' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.00ns)   --->   "%sext_ln58_198 = sext i13 %select_ln58_291" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 765 'sext' 'sext_ln58_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 766 [1/1] (0.00ns)   --->   "%sext_ln58_199 = sext i13 %select_ln42_551" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 766 'sext' 'sext_ln58_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 767 [1/1] (0.75ns)   --->   "%add_ln58_115 = add i13 %select_ln42_551, i13 %select_ln58_291" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 767 'add' 'add_ln58_115' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.75ns)   --->   "%add_ln58_95 = add i14 %sext_ln58_199, i14 %sext_ln58_198" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 768 'add' 'add_ln58_95' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.00ns)   --->   "%tmp_14356 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_95, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 769 'bitselect' 'tmp_14356' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 770 [1/1] (0.00ns)   --->   "%tmp_14357 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_115, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 770 'bitselect' 'tmp_14357' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_303)   --->   "%xor_ln58_404 = xor i1 %tmp_14356, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 771 'xor' 'xor_ln58_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_303)   --->   "%and_ln58_198 = and i1 %tmp_14357, i1 %xor_ln58_404" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 772 'and' 'and_ln58_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 773 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_302)   --->   "%xor_ln58_405 = xor i1 %tmp_14357, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 773 'xor' 'xor_ln58_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_302)   --->   "%and_ln58_199 = and i1 %tmp_14356, i1 %xor_ln58_405" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 774 'and' 'and_ln58_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.12ns)   --->   "%xor_ln58_406 = xor i1 %tmp_14356, i1 %tmp_14357" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 775 'xor' 'xor_ln58_406' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_303)   --->   "%xor_ln58_407 = xor i1 %xor_ln58_406, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 776 'xor' 'xor_ln58_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_303)   --->   "%or_ln58_95 = or i1 %and_ln58_198, i1 %xor_ln58_407" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 777 'or' 'or_ln58_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_303)   --->   "%select_ln58_301 = select i1 %xor_ln58_406, i13 4095, i13 %add_ln58_115" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 778 'select' 'select_ln58_301' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 779 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_302 = select i1 %and_ln58_199, i13 4096, i13 %add_ln58_115" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 779 'select' 'select_ln58_302' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_303 = select i1 %or_ln58_95, i13 %select_ln58_301, i13 %select_ln58_302" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 780 'select' 'select_ln58_303' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.00ns)   --->   "%sext_ln58_200 = sext i13 %select_ln58_294" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 781 'sext' 'sext_ln58_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 782 [1/1] (0.00ns)   --->   "%sext_ln58_201 = sext i13 %select_ln42_555" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 782 'sext' 'sext_ln58_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 783 [1/1] (0.75ns)   --->   "%add_ln58_116 = add i13 %select_ln42_555, i13 %select_ln58_294" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 783 'add' 'add_ln58_116' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.75ns)   --->   "%add_ln58_96 = add i14 %sext_ln58_201, i14 %sext_ln58_200" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 784 'add' 'add_ln58_96' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.00ns)   --->   "%tmp_14358 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_96, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 785 'bitselect' 'tmp_14358' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 786 [1/1] (0.00ns)   --->   "%tmp_14359 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_116, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 786 'bitselect' 'tmp_14359' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln58_202 = sext i13 %select_ln58_297" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 787 'sext' 'sext_ln58_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln58_203 = sext i13 %select_ln42_559" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 788 'sext' 'sext_ln58_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.75ns)   --->   "%add_ln58_117 = add i13 %select_ln42_559, i13 %select_ln58_297" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 789 'add' 'add_ln58_117' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (0.75ns)   --->   "%add_ln58_97 = add i14 %sext_ln58_203, i14 %sext_ln58_202" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 790 'add' 'add_ln58_97' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_14360 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_97, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 791 'bitselect' 'tmp_14360' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_14361 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_117, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 792 'bitselect' 'tmp_14361' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns)   --->   "%sext_ln58_204 = sext i13 %select_ln58_300" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 793 'sext' 'sext_ln58_204' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 794 [1/1] (0.00ns)   --->   "%sext_ln58_205 = sext i13 %select_ln42_563" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 794 'sext' 'sext_ln58_205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 795 [1/1] (0.75ns)   --->   "%add_ln58_118 = add i13 %select_ln42_563, i13 %select_ln58_300" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 795 'add' 'add_ln58_118' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.75ns)   --->   "%add_ln58_98 = add i14 %sext_ln58_205, i14 %sext_ln58_204" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 796 'add' 'add_ln58_98' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [1/1] (0.00ns)   --->   "%tmp_14362 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_98, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 797 'bitselect' 'tmp_14362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 798 [1/1] (0.00ns)   --->   "%tmp_14363 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_118, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 798 'bitselect' 'tmp_14363' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 799 [1/1] (0.00ns)   --->   "%sext_ln58_206 = sext i13 %select_ln58_303" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 799 'sext' 'sext_ln58_206' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 800 [1/1] (0.00ns)   --->   "%sext_ln58_207 = sext i13 %select_ln42_567" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 800 'sext' 'sext_ln58_207' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 801 [1/1] (0.75ns)   --->   "%add_ln58_119 = add i13 %select_ln42_567, i13 %select_ln58_303" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 801 'add' 'add_ln58_119' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.75ns)   --->   "%add_ln58_99 = add i14 %sext_ln58_207, i14 %sext_ln58_206" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 802 'add' 'add_ln58_99' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%tmp_14364 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %add_ln58_99, i32 13" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 803 'bitselect' 'tmp_14364' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%tmp_14365 = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %add_ln58_119, i32 12" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 804 'bitselect' 'tmp_14365' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.64>
ST_3 : Operation 805 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 805 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 806 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 16, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 806 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_306)   --->   "%xor_ln58_408 = xor i1 %tmp_14358, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 807 'xor' 'xor_ln58_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_306)   --->   "%and_ln58_200 = and i1 %tmp_14359, i1 %xor_ln58_408" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 808 'and' 'and_ln58_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_305)   --->   "%xor_ln58_409 = xor i1 %tmp_14359, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 809 'xor' 'xor_ln58_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_305)   --->   "%and_ln58_201 = and i1 %tmp_14358, i1 %xor_ln58_409" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 810 'and' 'and_ln58_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 811 [1/1] (0.12ns)   --->   "%xor_ln58_410 = xor i1 %tmp_14358, i1 %tmp_14359" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 811 'xor' 'xor_ln58_410' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_306)   --->   "%xor_ln58_411 = xor i1 %xor_ln58_410, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 812 'xor' 'xor_ln58_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_306)   --->   "%or_ln58_96 = or i1 %and_ln58_200, i1 %xor_ln58_411" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 813 'or' 'or_ln58_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_306)   --->   "%select_ln58_304 = select i1 %xor_ln58_410, i13 4095, i13 %add_ln58_116" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 814 'select' 'select_ln58_304' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 815 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_305 = select i1 %and_ln58_201, i13 4096, i13 %add_ln58_116" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 815 'select' 'select_ln58_305' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 816 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_306 = select i1 %or_ln58_96, i13 %select_ln58_304, i13 %select_ln58_305" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 816 'select' 'select_ln58_306' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_309)   --->   "%xor_ln58_412 = xor i1 %tmp_14360, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 817 'xor' 'xor_ln58_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_309)   --->   "%and_ln58_202 = and i1 %tmp_14361, i1 %xor_ln58_412" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 818 'and' 'and_ln58_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_308)   --->   "%xor_ln58_413 = xor i1 %tmp_14361, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 819 'xor' 'xor_ln58_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_308)   --->   "%and_ln58_203 = and i1 %tmp_14360, i1 %xor_ln58_413" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 820 'and' 'and_ln58_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 821 [1/1] (0.12ns)   --->   "%xor_ln58_414 = xor i1 %tmp_14360, i1 %tmp_14361" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 821 'xor' 'xor_ln58_414' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_309)   --->   "%xor_ln58_415 = xor i1 %xor_ln58_414, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 822 'xor' 'xor_ln58_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_309)   --->   "%or_ln58_97 = or i1 %and_ln58_202, i1 %xor_ln58_415" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 823 'or' 'or_ln58_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_309)   --->   "%select_ln58_307 = select i1 %xor_ln58_414, i13 4095, i13 %add_ln58_117" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 824 'select' 'select_ln58_307' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 825 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_308 = select i1 %and_ln58_203, i13 4096, i13 %add_ln58_117" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 825 'select' 'select_ln58_308' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 826 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_309 = select i1 %or_ln58_97, i13 %select_ln58_307, i13 %select_ln58_308" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 826 'select' 'select_ln58_309' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_312)   --->   "%xor_ln58_416 = xor i1 %tmp_14362, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 827 'xor' 'xor_ln58_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_312)   --->   "%and_ln58_204 = and i1 %tmp_14363, i1 %xor_ln58_416" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 828 'and' 'and_ln58_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_311)   --->   "%xor_ln58_417 = xor i1 %tmp_14363, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 829 'xor' 'xor_ln58_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_311)   --->   "%and_ln58_205 = and i1 %tmp_14362, i1 %xor_ln58_417" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 830 'and' 'and_ln58_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 831 [1/1] (0.12ns)   --->   "%xor_ln58_418 = xor i1 %tmp_14362, i1 %tmp_14363" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 831 'xor' 'xor_ln58_418' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_312)   --->   "%xor_ln58_419 = xor i1 %xor_ln58_418, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 832 'xor' 'xor_ln58_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_312)   --->   "%or_ln58_98 = or i1 %and_ln58_204, i1 %xor_ln58_419" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 833 'or' 'or_ln58_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_312)   --->   "%select_ln58_310 = select i1 %xor_ln58_418, i13 4095, i13 %add_ln58_118" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 834 'select' 'select_ln58_310' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 835 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_311 = select i1 %and_ln58_205, i13 4096, i13 %add_ln58_118" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 835 'select' 'select_ln58_311' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 836 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_312 = select i1 %or_ln58_98, i13 %select_ln58_310, i13 %select_ln58_311" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 836 'select' 'select_ln58_312' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_315)   --->   "%xor_ln58_420 = xor i1 %tmp_14364, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 837 'xor' 'xor_ln58_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_315)   --->   "%and_ln58_206 = and i1 %tmp_14365, i1 %xor_ln58_420" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 838 'and' 'and_ln58_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_314)   --->   "%xor_ln58_421 = xor i1 %tmp_14365, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 839 'xor' 'xor_ln58_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 840 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_314)   --->   "%and_ln58_207 = and i1 %tmp_14364, i1 %xor_ln58_421" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 840 'and' 'and_ln58_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 841 [1/1] (0.12ns)   --->   "%xor_ln58_422 = xor i1 %tmp_14364, i1 %tmp_14365" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 841 'xor' 'xor_ln58_422' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_315)   --->   "%xor_ln58_423 = xor i1 %xor_ln58_422, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 842 'xor' 'xor_ln58_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_315)   --->   "%or_ln58_99 = or i1 %and_ln58_206, i1 %xor_ln58_423" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 843 'or' 'or_ln58_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_315)   --->   "%select_ln58_313 = select i1 %xor_ln58_422, i13 4095, i13 %add_ln58_119" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 844 'select' 'select_ln58_313' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 845 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_314 = select i1 %and_ln58_207, i13 4096, i13 %add_ln58_119" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 845 'select' 'select_ln58_314' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 846 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln58_315 = select i1 %or_ln58_99, i13 %select_ln58_313, i13 %select_ln58_314" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 846 'select' 'select_ln58_315' <Predicate = true> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 847 [1/1] (0.00ns)   --->   "%mrv = insertvalue i52 <undef>, i13 %select_ln58_306" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 847 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 848 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i52 %mrv, i13 %select_ln58_309" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 848 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 849 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i52 %mrv_1, i13 %select_ln58_312" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 849 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 850 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i52 %mrv_2, i13 %select_ln58_315" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 850 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 851 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i52 %mrv_3" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 851 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.339ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [36]  (0.000 ns)
	'sparsemux' operation 13 bit ('a') [69]  (0.587 ns)
	'mul' operation 26 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [72]  (1.892 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [78]  (0.705 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [80]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [81]  (0.000 ns)
	'add' operation 13 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [83]  (0.755 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [85]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_889', firmware/nnet_utils/nnet_dense_latency.h:42) [86]  (0.122 ns)
	'select' operation 1 bit ('select_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [92]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_505', firmware/nnet_utils/nnet_dense_latency.h:42) [98]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_377', firmware/nnet_utils/nnet_dense_latency.h:42) [99]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_892', firmware/nnet_utils/nnet_dense_latency.h:42) [101]  (0.278 ns)

 <State 2>: 3.990ns
The critical path consists of the following:
	'and' operation 1 bit ('and_ln42_891', firmware/nnet_utils/nnet_dense_latency.h:42) [97]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_424', firmware/nnet_utils/nnet_dense_latency.h:42) [103]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_507', firmware/nnet_utils/nnet_dense_latency.h:42) [104]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_894', firmware/nnet_utils/nnet_dense_latency.h:42) [105]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_378', firmware/nnet_utils/nnet_dense_latency.h:42) [107]  (0.122 ns)
	'select' operation 13 bit ('select_ln42_507', firmware/nnet_utils/nnet_dense_latency.h:42) [108]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_108', firmware/nnet_utils/nnet_dense_latency.h:58) [687]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_281', firmware/nnet_utils/nnet_dense_latency.h:58) [699]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_282', firmware/nnet_utils/nnet_dense_latency.h:58) [700]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_112', firmware/nnet_utils/nnet_dense_latency.h:58) [751]  (0.755 ns)
	'select' operation 13 bit ('select_ln58_293', firmware/nnet_utils/nnet_dense_latency.h:58) [763]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_294', firmware/nnet_utils/nnet_dense_latency.h:58) [764]  (0.321 ns)
	'add' operation 13 bit ('add_ln58_116', firmware/nnet_utils/nnet_dense_latency.h:58) [815]  (0.755 ns)

 <State 3>: 0.641ns
The critical path consists of the following:
	'xor' operation 1 bit ('xor_ln58_409', firmware/nnet_utils/nnet_dense_latency.h:58) [821]  (0.000 ns)
	'and' operation 1 bit ('and_ln58_201', firmware/nnet_utils/nnet_dense_latency.h:58) [822]  (0.000 ns)
	'select' operation 13 bit ('select_ln58_305', firmware/nnet_utils/nnet_dense_latency.h:58) [827]  (0.321 ns)
	'select' operation 13 bit ('select_ln58_306', firmware/nnet_utils/nnet_dense_latency.h:58) [828]  (0.321 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
