Routing Usage Summary report for top
Thu Feb 11 15:09:30 2021
Quartus Prime Version 19.4.0 Build 64 12/04/2019 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Routing Usage Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------+
; Routing Usage Summary                                    ;
+------------------------------+---------------------------+
; Routing Resource Type        ; Usage                     ;
+------------------------------+---------------------------+
; Block interconnects          ; 9,307 / 664,374 ( 1 % )   ;
; C27 interconnects            ; 11 / 12,769 ( < 1 % )     ;
; C4 interconnects             ; 5,767 / 514,392 ( 1 % )   ;
; Direct links                 ; 1,487 / 664,374 ( < 1 % ) ;
; Global clocks                ; 1 / 32 ( 3 % )            ;
; Periphery clocks             ; 0 / 410 ( 0 % )           ;
; R3 interconnects             ; 3,005 / 246,936 ( 1 % )   ;
; R32 interconnects            ; 47 / 28,257 ( < 1 % )     ;
; R32/C27 interconnect drivers ; 37 / 74,920 ( < 1 % )     ;
; R6 interconnects             ; 5,377 / 527,108 ( 1 % )   ;
; Regional clock lefts         ; 0 / 8 ( 0 % )             ;
; Regional clock out bottoms   ; 0 / 8 ( 0 % )             ;
; Regional clock out tops      ; 0 / 8 ( 0 % )             ;
; Regional clock rights        ; 0 / 8 ( 0 % )             ;
; Regional clocks              ; 0 / 8 ( 0 % )             ;
; Spine buffers                ; 2 / 220 ( < 1 % )         ;
; Spine clocks                 ; 2 / 330 ( < 1 % )         ;
; Spine feedthroughs           ; 0 / 224 ( 0 % )           ;
+------------------------------+---------------------------+


