/**
 * Copyright (c) 2025 Huawei Technologies Co., Ltd.
 * This program is free software, you can redistribute it and/or modify it under the terms and conditions of
 * CANN Open Software License Agreement Version 2.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 */
/*!
 * \file top_k_radix_block_sort_b64.h
 * \brief topk sort b64 impl
 */
#ifndef TOP_K_RADIX_BLOCK_SORT_B64_H
#define TOP_K_RADIX_BLOCK_SORT_B64_H
#include "kernel_operator.h"
#include "top_k_util_type_simd.h"
#include "top_k_constant_var_simd.h"
using namespace AscendC;
using namespace topkV2;
template <typename T, typename UNSINGED_TYPE, int32_t NUM_PASS, bool IS_DESCEND, typename T_INDEX>
struct RadixBlockSortSimdB64 {
public:
    __aicore__ inline RadixBlockSortSimdB64() {}
    __aicore__ inline void GetGlobalExcusiveSum(LocalTensor<uint64_t> inputX, LocalTensor<T_INDEX> blockExcusive,
                                                uint32_t numTileData);
    __aicore__ inline void GetBlockExcusiveSum(LocalTensor<uint64_t> inputX, LocalTensor<uint8_t> inputXBitValue,
                                               LocalTensor<uint8_t> inputXBitValueCopy,
                                               LocalTensor<uint16_t> blockExcusive, LocalTensor<uint16_t> blockHist,
                                               int32_t round, uint32_t numTileData);
    __aicore__ inline void TwiddleInB64(LocalTensor<T> inputX, LocalTensor<UNSINGED_TYPE> uintInputX,
                                        uint32_t numTileData);
    __aicore__ inline void ReverseInputData(LocalTensor<UNSINGED_TYPE> inputX, LocalTensor<UNSINGED_TYPE> reverseInputX,
                                            uint32_t numTileData);
};

template <typename T, typename UNSINGED_TYPE, int32_t NUM_PASS, bool IS_DESCEND, typename T_INDEX>
__aicore__ inline void RadixBlockSortSimdB64<T, UNSINGED_TYPE, NUM_PASS, IS_DESCEND, T_INDEX>::GetGlobalExcusiveSum(
    LocalTensor<uint64_t> inputX, LocalTensor<T_INDEX> blockExcusive, uint32_t numTileData)
{
    __local_mem__ uint64_t* inputXValuePtr = (__ubuf__ uint64_t*)inputX.GetPhyAddr();
    __local_mem__ T_INDEX* blockExcusivePtr = (__ubuf__ T_INDEX*)blockExcusive.GetPhyAddr();
    __local_mem__ T_INDEX* blockExcusivePtrRead = blockExcusivePtr;
    __local_mem__ T_INDEX* blockExcusivePtrWrite = blockExcusivePtr;
    uint16_t loopTime = NUM_PASS;
    uint16_t repeatTime = (numTileData + ONE_TIMES_B64_NUM - 1) / ONE_TIMES_B64_NUM;
    __VEC_SCOPE__
    {
        Reg::RegTensor<uint64_t> inputVectorOne;
        Reg::RegTensor<uint16_t> histVectorZero, histVectorOne;
        Reg::RegTensor<uint16_t> chistVectorZero, chistVectorOne;
        Reg::RegTensor<uint64_t> zeroVectorU64;
        Reg::RegTensor<uint32_t> zeroVectorU32;
        Reg::RegTensor<uint16_t> zeroVector;
        Reg::MaskReg predicateDefault = Reg::CreateMask<uint64_t>();
        Reg::MaskReg predicateDefaultB32 = Reg::CreateMask<uint32_t>();
        Reg::MaskReg predicateDefaultB16 = Reg::CreateMask<uint16_t>();
        Reg::Duplicate(zeroVectorU64, 0, predicateDefault);
        Reg::Duplicate(zeroVectorU32, 0, predicateDefaultB32);
        Reg::Duplicate(zeroVector, 0, predicateDefaultB16);
        for (uint16_t round = 0; round < loopTime; round++) {
            Reg::Duplicate(histVectorZero, 0, predicateDefaultB16);
            Reg::Duplicate(histVectorOne, 0, predicateDefaultB16);
            Reg::Duplicate(chistVectorZero, 0, predicateDefaultB16);
            Reg::Duplicate(chistVectorOne, 0, predicateDefaultB16);
            uint32_t inputElementNum = numTileData;
            int16_t bitOffset = round * SHIFT_BIT_NUM;
            __local_mem__ uint64_t* inputXValuePtrCopy = inputXValuePtr;
            // calc hist/excusive
            for (uint16_t i = 0; i < repeatTime; i++) {
                Reg::MaskReg histMask = Reg::UpdateMask<uint64_t>(inputElementNum);
                // load input
                Reg::DataCopy<uint64_t, Reg::PostLiteral::POST_MODE_UPDATE>(inputVectorOne, inputXValuePtrCopy,
                                                                            ONE_TIMES_B64_NUM);
                // vshr
                Reg::RegTensor<uint64_t> shiftVecOne;
                Reg::ShiftRights<uint64_t, int16_t>(shiftVecOne, inputVectorOne, bitOffset, predicateDefault);
                // get u64 low bit
                Reg::RegTensor<uint32_t> shiftVecU32LowBitOne, shiftVecU32HighBitOne;
                Reg::DeInterleave(shiftVecU32LowBitOne, shiftVecU32HighBitOne, (Reg::RegTensor<uint32_t>&)shiftVecOne,
                                  (Reg::RegTensor<uint32_t>&)zeroVectorU64);
                // get u32 low bit
                Reg::RegTensor<uint16_t> shiftVecU16LowBitOne, shiftVecU16HighBitOne;
                Reg::DeInterleave(shiftVecU16LowBitOne, shiftVecU16HighBitOne,
                                  (Reg::RegTensor<uint16_t>&)shiftVecU32LowBitOne,
                                  (Reg::RegTensor<uint16_t>&)zeroVectorU32);
                // get u16 low bit
                Reg::RegTensor<uint8_t> shiftVecU8LowBit, shiftVecU8HighBit;
                Reg::DeInterleave(shiftVecU8LowBit, shiftVecU8HighBit, (Reg::RegTensor<uint8_t>&)shiftVecU16LowBitOne,
                                  (Reg::RegTensor<uint8_t>&)zeroVector);
                // copy u32 mask
                Reg::MaskReg maskU8, maskU16, maskU32;
                Reg::MaskPack(maskU32, histMask);
                Reg::MaskPack(maskU16, maskU32);
                Reg::MaskPack(maskU8, maskU16);
                // get hist
                Reg::Histograms<uint8_t, uint16_t, Reg::HistogramsBinType::BIN0, Reg::HistogramsType::FREQUENCY>(
                    histVectorZero, shiftVecU8LowBit, maskU8);
                Reg::Histograms<uint8_t, uint16_t, Reg::HistogramsBinType::BIN1, Reg::HistogramsType::FREQUENCY>(
                    histVectorOne, shiftVecU8LowBit, maskU8);
                // get cusum
                Reg::Histograms<uint8_t, uint16_t, Reg::HistogramsBinType::BIN0, Reg::HistogramsType::ACCUMULATE>(
                    chistVectorZero, shiftVecU8LowBit, maskU8);
                Reg::Histograms<uint8_t, uint16_t, Reg::HistogramsBinType::BIN1, Reg::HistogramsType::ACCUMULATE>(
                    chistVectorOne, shiftVecU8LowBit, maskU8);
            }
            // get excusive sum
            Reg::RegTensor<uint16_t> excusiveSumZero, excusiveSumOne;
            Reg::Sub(excusiveSumZero, chistVectorZero, histVectorZero, predicateDefaultB16);
            Reg::Sub(excusiveSumOne, chistVectorOne, histVectorOne, predicateDefaultB16);
            // case B16 to B32
            Reg::RegTensor<int32_t> excusiveSumZeroB32, excusiveSumOneB32, excusiveSumTwoB32, excusiveSumThreeB32;
            Reg::Interleave((Reg::RegTensor<uint16_t>&)excusiveSumZeroB32, (Reg::RegTensor<uint16_t>&)excusiveSumOneB32,
                            excusiveSumZero, zeroVector);
            Reg::Interleave((Reg::RegTensor<uint16_t>&)excusiveSumTwoB32,
                            (Reg::RegTensor<uint16_t>&)excusiveSumThreeB32, excusiveSumOne, zeroVector);
            if constexpr (IsSameType<T_INDEX, int32_t>::value) {
                // load global excusive
                Reg::RegTensor<int32_t> excusiveSumGlobalZero, excusiveSumGlobalOne, excusiveSumGlobalTwo,
                    excusiveSumGlobalThree;
                Reg::DataCopy<int32_t, Reg::PostLiteral::POST_MODE_UPDATE>(excusiveSumGlobalZero, blockExcusivePtrRead,
                                                                           ONE_TIMES_B32_NUM);
                Reg::DataCopy<int32_t, Reg::PostLiteral::POST_MODE_UPDATE>(excusiveSumGlobalOne, blockExcusivePtrRead,
                                                                           ONE_TIMES_B32_NUM);
                Reg::DataCopy<int32_t, Reg::PostLiteral::POST_MODE_UPDATE>(excusiveSumGlobalTwo, blockExcusivePtrRead,
                                                                           ONE_TIMES_B32_NUM);
                Reg::DataCopy<int32_t, Reg::PostLiteral::POST_MODE_UPDATE>(excusiveSumGlobalThree, blockExcusivePtrRead,
                                                                           ONE_TIMES_B32_NUM);
                // add block ans to global excusive
                Reg::Add(excusiveSumGlobalZero, excusiveSumGlobalZero, excusiveSumZeroB32, predicateDefaultB32);
                Reg::Add(excusiveSumGlobalOne, excusiveSumGlobalOne, excusiveSumOneB32, predicateDefaultB32);
                Reg::Add(excusiveSumGlobalTwo, excusiveSumGlobalTwo, excusiveSumTwoB32, predicateDefaultB32);
                Reg::Add(excusiveSumGlobalThree, excusiveSumGlobalThree, excusiveSumThreeB32, predicateDefaultB32);
                // vsts to global
                Reg::DataCopy<int32_t, Reg::PostLiteral::POST_MODE_UPDATE>(blockExcusivePtrWrite, excusiveSumGlobalZero,
                                                                           ONE_TIMES_B32_NUM, predicateDefaultB32);
                Reg::DataCopy<int32_t, Reg::PostLiteral::POST_MODE_UPDATE>(blockExcusivePtrWrite, excusiveSumGlobalOne,
                                                                           ONE_TIMES_B32_NUM, predicateDefaultB32);
                Reg::DataCopy<int32_t, Reg::PostLiteral::POST_MODE_UPDATE>(blockExcusivePtrWrite, excusiveSumGlobalTwo,
                                                                           ONE_TIMES_B32_NUM, predicateDefaultB32);
                Reg::DataCopy<int32_t, Reg::PostLiteral::POST_MODE_UPDATE>(
                    blockExcusivePtrWrite, excusiveSumGlobalThree, ONE_TIMES_B32_NUM, predicateDefaultB32);
            } else {
                // cast B32 to B64
                Reg::RegTensor<int64_t> excusiveSumZeroB64A, excusiveSumZeroB64B, excusiveSumOneB64A,
                    excusiveSumOneB64B;
                Reg::RegTensor<int64_t> excusiveSumTwoB64A, excusiveSumTwoB64B, excusiveSumThreeB64A,
                    excusiveSumThreeB64B;
                Reg::Interleave((Reg::RegTensor<uint16_t>&)excusiveSumZeroB64A,
                                (Reg::RegTensor<uint16_t>&)excusiveSumZeroB64B,
                                (Reg::RegTensor<uint16_t>&)excusiveSumZeroB32, zeroVector);
                Reg::Interleave((Reg::RegTensor<uint16_t>&)excusiveSumOneB64A,
                                (Reg::RegTensor<uint16_t>&)excusiveSumOneB64B,
                                (Reg::RegTensor<uint16_t>&)excusiveSumOneB32, zeroVector);
                Reg::Interleave((Reg::RegTensor<uint16_t>&)excusiveSumTwoB64A,
                                (Reg::RegTensor<uint16_t>&)excusiveSumTwoB64B,
                                (Reg::RegTensor<uint16_t>&)excusiveSumTwoB32, zeroVector);
                Reg::Interleave((Reg::RegTensor<uint16_t>&)excusiveSumThreeB64A,
                                (Reg::RegTensor<uint16_t>&)excusiveSumThreeB64B,
                                (Reg::RegTensor<uint16_t>&)excusiveSumThreeB32, zeroVector);
                // load global excusive
                Reg::RegTensor<int64_t> excusiveSumGlobalZeroA, excusiveSumGlobalZeroB, excusiveSumGlobalOneA,
                    excusiveSumGlobalOneB;
                Reg::RegTensor<int64_t> excusiveSumGlobalTwoA, excusiveSumGlobalTwoB, excusiveSumGlobalThreeA,
                    excusiveSumGlobalThreeB;
                Reg::DataCopy<int64_t, Reg::PostLiteral::POST_MODE_UPDATE>(excusiveSumGlobalZeroA, blockExcusivePtrRead,
                                                                           ONE_TIMES_B64_NUM);
                Reg::DataCopy<int64_t, Reg::PostLiteral::POST_MODE_UPDATE>(excusiveSumGlobalZeroB, blockExcusivePtrRead,
                                                                           ONE_TIMES_B64_NUM);
                Reg::DataCopy<int64_t, Reg::PostLiteral::POST_MODE_UPDATE>(excusiveSumGlobalOneA, blockExcusivePtrRead,
                                                                           ONE_TIMES_B64_NUM);
                Reg::DataCopy<int64_t, Reg::PostLiteral::POST_MODE_UPDATE>(excusiveSumGlobalOneB, blockExcusivePtrRead,
                                                                           ONE_TIMES_B64_NUM);
                Reg::DataCopy<int64_t, Reg::PostLiteral::POST_MODE_UPDATE>(excusiveSumGlobalTwoA, blockExcusivePtrRead,
                                                                           ONE_TIMES_B64_NUM);
                Reg::DataCopy<int64_t, Reg::PostLiteral::POST_MODE_UPDATE>(excusiveSumGlobalTwoB, blockExcusivePtrRead,
                                                                           ONE_TIMES_B64_NUM);
                Reg::DataCopy<int64_t, Reg::PostLiteral::POST_MODE_UPDATE>(excusiveSumGlobalThreeA,
                                                                           blockExcusivePtrRead, ONE_TIMES_B64_NUM);
                Reg::DataCopy<int64_t, Reg::PostLiteral::POST_MODE_UPDATE>(excusiveSumGlobalThreeB,
                                                                           blockExcusivePtrRead, ONE_TIMES_B64_NUM);
                // add block ans to global excusive
                Reg::Add(excusiveSumGlobalZeroA, excusiveSumGlobalZeroA, excusiveSumZeroB64A, predicateDefault);
                Reg::Add(excusiveSumGlobalZeroB, excusiveSumGlobalZeroB, excusiveSumZeroB64B, predicateDefault);
                Reg::Add(excusiveSumGlobalOneA, excusiveSumGlobalOneA, excusiveSumOneB64A, predicateDefault);
                Reg::Add(excusiveSumGlobalOneB, excusiveSumGlobalOneB, excusiveSumOneB64B, predicateDefault);
                Reg::Add(excusiveSumGlobalTwoA, excusiveSumGlobalTwoA, excusiveSumTwoB64A, predicateDefault);
                Reg::Add(excusiveSumGlobalTwoB, excusiveSumGlobalTwoB, excusiveSumTwoB64B, predicateDefault);
                Reg::Add(excusiveSumGlobalThreeA, excusiveSumGlobalThreeA, excusiveSumThreeB64A, predicateDefault);
                Reg::Add(excusiveSumGlobalThreeB, excusiveSumGlobalThreeB, excusiveSumThreeB64B, predicateDefault);
                // vsts to global
                Reg::DataCopy<int64_t, Reg::PostLiteral::POST_MODE_UPDATE>(
                    blockExcusivePtrWrite, excusiveSumGlobalZeroA, ONE_TIMES_B64_NUM, predicateDefault);
                Reg::DataCopy<int64_t, Reg::PostLiteral::POST_MODE_UPDATE>(
                    blockExcusivePtrWrite, excusiveSumGlobalZeroB, ONE_TIMES_B64_NUM, predicateDefault);
                Reg::DataCopy<int64_t, Reg::PostLiteral::POST_MODE_UPDATE>(blockExcusivePtrWrite, excusiveSumGlobalOneA,
                                                                           ONE_TIMES_B64_NUM, predicateDefault);
                Reg::DataCopy<int64_t, Reg::PostLiteral::POST_MODE_UPDATE>(blockExcusivePtrWrite, excusiveSumGlobalOneB,
                                                                           ONE_TIMES_B64_NUM, predicateDefault);
                Reg::DataCopy<int64_t, Reg::PostLiteral::POST_MODE_UPDATE>(blockExcusivePtrWrite, excusiveSumGlobalTwoA,
                                                                           ONE_TIMES_B64_NUM, predicateDefault);
                Reg::DataCopy<int64_t, Reg::PostLiteral::POST_MODE_UPDATE>(blockExcusivePtrWrite, excusiveSumGlobalTwoB,
                                                                           ONE_TIMES_B64_NUM, predicateDefault);
                Reg::DataCopy<int64_t, Reg::PostLiteral::POST_MODE_UPDATE>(
                    blockExcusivePtrWrite, excusiveSumGlobalThreeA, ONE_TIMES_B64_NUM, predicateDefault);
                Reg::DataCopy<int64_t, Reg::PostLiteral::POST_MODE_UPDATE>(
                    blockExcusivePtrWrite, excusiveSumGlobalThreeB, ONE_TIMES_B64_NUM, predicateDefault);
            }
        }
    }
}

template <typename T, typename UNSINGED_TYPE, int32_t NUM_PASS, bool IS_DESCEND, typename T_INDEX>
__aicore__ inline void RadixBlockSortSimdB64<T, UNSINGED_TYPE, NUM_PASS, IS_DESCEND, T_INDEX>::GetBlockExcusiveSum(
    LocalTensor<uint64_t> inputX, LocalTensor<uint8_t> inputXBitValue, LocalTensor<uint8_t> inputXBitValueCopy,
    LocalTensor<uint16_t> blockExcusive, LocalTensor<uint16_t> blockHist, int32_t round, uint32_t numTileData)
{
    int16_t bitOffset = round * SHIFT_BIT_NUM;
    uint16_t repeatTime = (numTileData + ONE_TIMES_B64_NUM - 1) / ONE_TIMES_B64_NUM;
    __local_mem__ uint64_t* inputXValuePtr = (__ubuf__ uint64_t*)inputX.GetPhyAddr();
    __local_mem__ uint8_t* inputX8BitValuePtr = (__ubuf__ uint8_t*)inputXBitValue.GetPhyAddr();
    __local_mem__ uint8_t* inputX8BitValueCopyPtr = (__ubuf__ uint8_t*)inputXBitValueCopy.GetPhyAddr();
    __local_mem__ uint16_t* blockExcusiveLocalPtr = (__ubuf__ uint16_t*)blockExcusive.GetPhyAddr();
    __local_mem__ uint16_t* blockHistPtr = (__ubuf__ uint16_t*)blockHist.GetPhyAddr();
    __VEC_SCOPE__
    {
        Reg::RegTensor<uint64_t> inputVectorOne;
        Reg::RegTensor<uint16_t> histVectorZero, histVectorOne;
        Reg::RegTensor<uint16_t> chistVectorZero, chistVectorOne;
        Reg::RegTensor<uint64_t> zeroVectorU64;
        Reg::RegTensor<uint32_t> zeroVectorU32;
        Reg::RegTensor<uint16_t> zeroVector;
        Reg::MaskReg predicateDefault = Reg::CreateMask<uint64_t>();
        Reg::MaskReg predicateDefaultB32 = Reg::CreateMask<uint32_t>();
        Reg::MaskReg predicateDefaultB16 = Reg::CreateMask<uint16_t>();
        Reg::Duplicate(zeroVectorU64, 0, predicateDefault);
        Reg::Duplicate(zeroVectorU32, 0, predicateDefaultB32);
        Reg::Duplicate(zeroVector, 0, predicateDefaultB16);
        Reg::Duplicate(histVectorZero, 0, predicateDefaultB16);
        Reg::Duplicate(histVectorOne, 0, predicateDefaultB16);
        Reg::Duplicate(chistVectorZero, 0, predicateDefaultB16);
        Reg::Duplicate(chistVectorOne, 0, predicateDefaultB16);
        uint32_t inputElementNum = numTileData;
        for (uint16_t i = 0; i < repeatTime; i++) {
            Reg::MaskReg histMask = Reg::UpdateMask<uint64_t>(inputElementNum);
            // load input
            Reg::DataCopy<uint64_t, Reg::PostLiteral::POST_MODE_UPDATE>(inputVectorOne, inputXValuePtr,
                                                                        ONE_TIMES_B64_NUM);
            // vshr
            Reg::RegTensor<uint64_t> shiftVecOne;
            Reg::ShiftRights<uint64_t, int16_t>(shiftVecOne, inputVectorOne, bitOffset, predicateDefault);
            // get u64 low bit
            Reg::RegTensor<uint32_t> shiftVecU32LowBitOne, shiftVecU32HighBitOne;
            Reg::DeInterleave(shiftVecU32LowBitOne, shiftVecU32HighBitOne, (Reg::RegTensor<uint32_t>&)shiftVecOne,
                              (Reg::RegTensor<uint32_t>&)zeroVectorU64);
            // get u32 low bit
            Reg::RegTensor<uint16_t> shiftVecU16LowBitOne, shiftVecU16HighBitOne;
            Reg::DeInterleave(shiftVecU16LowBitOne, shiftVecU16HighBitOne,
                              (Reg::RegTensor<uint16_t>&)shiftVecU32LowBitOne,
                              (Reg::RegTensor<uint16_t>&)zeroVectorU32);
            // get u16 low bit
            Reg::RegTensor<uint8_t> shiftVecU8LowBit, shiftVecU8HighBit;
            Reg::DeInterleave(shiftVecU8LowBit, shiftVecU8HighBit, (Reg::RegTensor<uint8_t>&)shiftVecU16LowBitOne,
                              (Reg::RegTensor<uint8_t>&)zeroVector);
            // copy u32 mask
            Reg::MaskReg maskU8, maskU16, maskU32;
            Reg::MaskPack(maskU32, histMask);
            Reg::MaskPack(maskU16, maskU32);
            Reg::MaskPack(maskU8, maskU16);
            Reg::DataCopy<uint8_t, Reg::PostLiteral::POST_MODE_UPDATE>(inputX8BitValuePtr, shiftVecU8LowBit,
                                                                       ONE_TIMES_B64_NUM, maskU8);
            Reg::DataCopy<uint8_t, Reg::PostLiteral::POST_MODE_UPDATE>(inputX8BitValueCopyPtr, shiftVecU8LowBit,
                                                                       ONE_TIMES_B64_NUM, maskU8);
            // get hist
            Reg::Histograms<uint8_t, uint16_t, Reg::HistogramsBinType::BIN0, Reg::HistogramsType::FREQUENCY>(
                histVectorZero, shiftVecU8LowBit, maskU8);
            Reg::Histograms<uint8_t, uint16_t, Reg::HistogramsBinType::BIN1, Reg::HistogramsType::FREQUENCY>(
                histVectorOne, shiftVecU8LowBit, maskU8);
            // get cusum
            Reg::Histograms<uint8_t, uint16_t, Reg::HistogramsBinType::BIN0, Reg::HistogramsType::ACCUMULATE>(
                chistVectorZero, shiftVecU8LowBit, maskU8);
            Reg::Histograms<uint8_t, uint16_t, Reg::HistogramsBinType::BIN1, Reg::HistogramsType::ACCUMULATE>(
                chistVectorOne, shiftVecU8LowBit, maskU8);
        }
        // get excusive sum
        Reg::RegTensor<uint16_t> excusiveSumZero, excusiveSumOne;
        Reg::Sub(excusiveSumZero, chistVectorZero, histVectorZero, predicateDefaultB16);
        Reg::Sub(excusiveSumOne, chistVectorOne, histVectorOne, predicateDefaultB16);
        // store excusive sum to ub
        Reg::DataCopy<uint16_t, Reg::PostLiteral::POST_MODE_UPDATE>(blockExcusiveLocalPtr, excusiveSumZero,
                                                                    ONE_TIMES_B16_NUM, predicateDefaultB16);
        Reg::DataCopy<uint16_t, Reg::PostLiteral::POST_MODE_UPDATE>(blockExcusiveLocalPtr, excusiveSumOne,
                                                                    ONE_TIMES_B16_NUM, predicateDefaultB16);
        // store hist to ub
        Reg::DataCopy<uint16_t, Reg::PostLiteral::POST_MODE_UPDATE>(blockHistPtr, histVectorZero, ONE_TIMES_B16_NUM,
                                                                    predicateDefaultB16);
        Reg::DataCopy<uint16_t, Reg::PostLiteral::POST_MODE_UPDATE>(blockHistPtr, histVectorOne, ONE_TIMES_B16_NUM,
                                                                    predicateDefaultB16);
    }
}

template <typename T, typename UNSINGED_TYPE, int32_t NUM_PASS, bool IS_DESCEND, typename T_INDEX>
__aicore__ inline void RadixBlockSortSimdB64<T, UNSINGED_TYPE, NUM_PASS, IS_DESCEND, T_INDEX>::TwiddleInB64(
    LocalTensor<T> inputX, LocalTensor<UNSINGED_TYPE> uintInputX, uint32_t numTileData)
{
    __local_mem__ UNSINGED_TYPE* inputXValuePtr = (__ubuf__ UNSINGED_TYPE*)inputX.GetPhyAddr();
    __local_mem__ UNSINGED_TYPE* uinputXValuePtr = (__ubuf__ UNSINGED_TYPE*)uintInputX.GetPhyAddr();
    uint16_t repeatTime = (numTileData + ONE_TIMES_B64_NUM - 1) / ONE_TIMES_B64_NUM;
    __VEC_SCOPE__
    {
        Reg::RegTensor<uint64_t> inputVectorZero;
        Reg::RegTensor<uint64_t> xorValueVectorZero;
        Reg::MaskReg predicateDefaultB64 = Reg::CreateMask<uint64_t>();
        Reg::Duplicate(xorValueVectorZero, XOR_OP_VALUE_B64, predicateDefaultB64);
        uint32_t inputElementNum = numTileData;
        for (uint16_t i = 0; i < repeatTime; i++) {
            Reg::MaskReg xorMask = Reg::UpdateMask<uint64_t>(inputElementNum);
            // load input
            Reg::DataCopy<uint64_t, Reg::PostLiteral::POST_MODE_UPDATE>(inputVectorZero, inputXValuePtr,
                                                                        ONE_TIMES_B64_NUM);
            // vxor
            Reg::RegTensor<uint64_t> vstVectorZero;
            Reg::Xor(vstVectorZero, inputVectorZero, xorValueVectorZero, predicateDefaultB64);
            // sts
            Reg::DataCopy<uint64_t, Reg::PostLiteral::POST_MODE_UPDATE>(uinputXValuePtr, vstVectorZero,
                                                                        ONE_TIMES_B64_NUM, xorMask);
        }
    }
    if (IS_DESCEND) {
        ReverseInputData(uintInputX, uintInputX, numTileData);
    }
}

template <typename T, typename UNSINGED_TYPE, int32_t NUM_PASS, bool IS_DESCEND, typename T_INDEX>
__aicore__ inline void RadixBlockSortSimdB64<T, UNSINGED_TYPE, NUM_PASS, IS_DESCEND, T_INDEX>::ReverseInputData(
    LocalTensor<UNSINGED_TYPE> inputX, LocalTensor<UNSINGED_TYPE> reverseInputX, uint32_t numTileData)
{
    __local_mem__ UNSINGED_TYPE* inputXValuePtr = (__ubuf__ UNSINGED_TYPE*)inputX.GetPhyAddr();
    __local_mem__ UNSINGED_TYPE* inputXValuePtrCopy = inputXValuePtr;
    __local_mem__ UNSINGED_TYPE* reverseInputXPtr = (__ubuf__ UNSINGED_TYPE*)reverseInputX.GetPhyAddr();
    uint16_t repeatTime = (numTileData + ONE_TIMES_B64_NUM - 1) / ONE_TIMES_B64_NUM;
    __VEC_SCOPE__
    {
        uint32_t inputElementNum = numTileData;
        Reg::RegTensor<uint64_t> inputVectorOne;
        Reg::RegTensor<uint64_t> vnotVectorZero;
        Reg::MaskReg predicateDefaultB64 = Reg::CreateMask<uint64_t>();
        for (uint16_t i = 0; i < repeatTime; i++) {
            Reg::MaskReg vnotMask = Reg::UpdateMask<uint64_t>(inputElementNum);
            // load input
            Reg::DataCopy<uint64_t, Reg::PostLiteral::POST_MODE_UPDATE>(inputVectorOne, inputXValuePtrCopy,
                                                                        ONE_TIMES_B64_NUM);
            // ~
            Reg::Not(vnotVectorZero, inputVectorOne, predicateDefaultB64);
            // sts
            Reg::DataCopy<uint64_t, Reg::PostLiteral::POST_MODE_UPDATE>(reverseInputXPtr, vnotVectorZero,
                                                                        ONE_TIMES_B64_NUM, vnotMask);
        }
    }
}
#endif
