<stg><name>cnnclassify</name>


<trans_list>

<trans id="135" from="1" to="2">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="2" to="2">
<condition id="59">
<or_exp><and_exp><literal name="tmp_272_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="2" to="3">
<condition id="61">
<or_exp><and_exp><literal name="tmp_272_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="3" to="3">
<condition id="63">
<or_exp><and_exp><literal name="tmp_282_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="3" to="4">
<condition id="65">
<or_exp><and_exp><literal name="tmp_282_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="140" from="4" to="8">
<condition id="66">
<or_exp><and_exp><literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="4" to="5">
<condition id="68">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="5" to="7">
<condition id="99">
<or_exp><and_exp><literal name="tmp_117_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="169" from="5" to="6">
<condition id="101">
<or_exp><and_exp><literal name="tmp_117_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="6" to="5">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="7" to="4">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="8" to="9">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="9" to="10">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="10" to="11">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="11" to="12">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="12" to="13">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="13" to="14">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="14" to="15">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="15" to="16">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="16" to="17">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="17" to="18">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="18" to="19">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="19" to="21">
<condition id="102">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="19" to="20">
<condition id="104">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="20" to="19">
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="21" to="22">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="22" to="23">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="23" to="24">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="24" op_0_bw="64">
<![CDATA[
entry:0  %inputlayer_output_0 = alloca [784 x i24], align 4

]]></Node>
<StgValue><ssdm name="inputlayer_output_0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:1  %convlayer1_output_va = alloca [3456 x i32], align 4

]]></Node>
<StgValue><ssdm name="convlayer1_output_va"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:2  %poollayer1_output_va = alloca [864 x i32], align 4

]]></Node>
<StgValue><ssdm name="poollayer1_output_va"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:3  %convlayer2_output_va = alloca [768 x i32], align 4

]]></Node>
<StgValue><ssdm name="convlayer2_output_va"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:4  %poollayer2_output_va = alloca [192 x i32], align 4

]]></Node>
<StgValue><ssdm name="poollayer2_output_va"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:5  %cconlayer_output_V = alloca [10 x i32], align 4

]]></Node>
<StgValue><ssdm name="cconlayer_output_V"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:6  call void (...)* @_ssdm_op_SpecInterface(i6* %input_cols, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7  call void (...)* @_ssdm_op_SpecInterface(i6* %input_rows, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:8  %input_rows_read = call i6 @_ssdm_op_Read.ap_fifo.i6P(i6* %input_rows)

]]></Node>
<StgValue><ssdm name="input_rows_read"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
entry:9  %input_cols_read = call i6 @_ssdm_op_Read.ap_fifo.i6P(i6* %input_cols)

]]></Node>
<StgValue><ssdm name="input_cols_read"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
entry:10  br label %arrayctor.loop2.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
arrayctor.loop2.i.i.i:0  %tmp_269_i = phi i3 [ %tmp_270_i, %arrayctor.loop2.i.i.i ], [ 0, %entry ]

]]></Node>
<StgValue><ssdm name="tmp_269_i"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop2.i.i.i:1  %tmp_270_i = add i3 %tmp_269_i, 1

]]></Node>
<StgValue><ssdm name="tmp_270_i"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
arrayctor.loop2.i.i.i:2  %tmp_272_i = icmp eq i3 %tmp_269_i, -3

]]></Node>
<StgValue><ssdm name="tmp_272_i"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop2.i.i.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop2.i.i.i:4  br i1 %tmp_272_i, label %arrayctor.loop2.i.i4.i.preheader, label %arrayctor.loop2.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="tmp_272_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop2.i.i4.i.preheader:0  br label %arrayctor.loop2.i.i4.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
arrayctor.loop2.i.i4.i:0  %tmp_279_i = phi i4 [ %tmp_280_i, %arrayctor.loop2.i.i4.i ], [ 0, %arrayctor.loop2.i.i4.i.preheader ]

]]></Node>
<StgValue><ssdm name="tmp_279_i"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop2.i.i4.i:1  %tmp_280_i = add i4 %tmp_279_i, 1

]]></Node>
<StgValue><ssdm name="tmp_280_i"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayctor.loop2.i.i4.i:2  %tmp_282_i = icmp eq i4 %tmp_279_i, -5

]]></Node>
<StgValue><ssdm name="tmp_282_i"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
arrayctor.loop2.i.i4.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
arrayctor.loop2.i.i4.i:4  br i1 %tmp_282_i, label %_poollayer.exit.i.preheader, label %arrayctor.loop2.i.i4.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="tmp_282_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
_poollayer.exit.i.preheader:0  br label %_poollayer.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
_poollayer.exit.i:0  %i_0_i_i_i = phi i5 [ %i, %_poollayer.exit.i.loopexit ], [ 0, %_poollayer.exit.i.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i_i_i"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="5">
<![CDATA[
_poollayer.exit.i:1  %i_0_i_i_cast_cast_i = zext i5 %i_0_i_i_i to i6

]]></Node>
<StgValue><ssdm name="i_0_i_i_cast_cast_i"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
_poollayer.exit.i:2  %tmp_i_i = icmp slt i6 %i_0_i_i_cast_cast_i, %input_rows_read

]]></Node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
_poollayer.exit.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 28, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
_poollayer.exit.i:4  %i = add i5 %i_0_i_i_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_poollayer.exit.i:5  br i1 %tmp_i_i, label %.preheader.preheader.i.i.i, label %"InputLayer<28, 28, ap_fixed<32, 16, 5, 3, 0> >.exit.i"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader.i.i.i:0  %tmp = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_0_i_i_i, i5 0)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader.i.i.i:1  %p_shl_cast = zext i10 %tmp to i11

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader.preheader.i.i.i:2  %tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_0_i_i_i, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="7">
<![CDATA[
.preheader.preheader.i.i.i:3  %p_shl1_cast = zext i7 %tmp_1 to i11

]]></Node>
<StgValue><ssdm name="p_shl1_cast"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader.i.i.i:4  %tmp_2 = sub i11 %p_shl_cast, %p_shl1_cast

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.i.i.i:5  br label %.preheader.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="60" st_id="4" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="tmp_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="32" op_3_bw="6" op_4_bw="6">
<![CDATA[
InputLayer<28, 28, ap_fixed<32, 16, 5, 3, 0> >.exit.i:0  call fastcc void @ConvLayer.1([784 x i24]* %inputlayer_output_0, [3456 x i32]* %convlayer1_output_va, [6 x i6]* @convlayer1_output_ro, [6 x i6]* @convlayer1_output_co)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader.i.i.i:0  %j_0_i_i_i = phi i5 [ %j, %0 ], [ 0, %.preheader.preheader.i.i.i ]

]]></Node>
<StgValue><ssdm name="j_0_i_i_i"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="6" op_0_bw="5">
<![CDATA[
.preheader.i.i.i:1  %j_0_i_i_cast_cast_i = zext i5 %j_0_i_i_i to i6

]]></Node>
<StgValue><ssdm name="j_0_i_i_cast_cast_i"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader.i.i.i:2  %tmp_117_i_i = icmp slt i6 %j_0_i_i_cast_cast_i, %input_cols_read

]]></Node>
<StgValue><ssdm name="tmp_117_i_i"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i.i.i:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 28, i64 0)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.i.i.i:4  %j = add i5 %j_0_i_i_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i.i.i:5  br i1 %tmp_117_i_i, label %0, label %_poollayer.exit.i.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_117_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="11" op_0_bw="5">
<![CDATA[
:2  %tmp_118_i_i_cast = zext i5 %j_0_i_i_i to i11

]]></Node>
<StgValue><ssdm name="tmp_118_i_i_cast"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_117_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %tmp_3 = add i11 %tmp_2, %tmp_118_i_i_cast

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_117_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="11">
<![CDATA[
:4  %tmp_3_cast = sext i11 %tmp_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_3_cast"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_117_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %input_val_V_addr = getelementptr [784 x i24]* %input_val_V, i64 0, i64 %tmp_3_cast

]]></Node>
<StgValue><ssdm name="input_val_V_addr"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_117_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="10">
<![CDATA[
:7  %input_val_V_load = load i24* %input_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_val_V_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_117_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_i_i_31 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str68)

]]></Node>
<StgValue><ssdm name="tmp_i_i_31"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_117_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_117_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="10" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %inputlayer_output_0_1 = getelementptr [784 x i24]* %inputlayer_output_0, i64 0, i64 %tmp_3_cast

]]></Node>
<StgValue><ssdm name="inputlayer_output_0_1"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_117_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="24" op_0_bw="10">
<![CDATA[
:7  %input_val_V_load = load i24* %input_val_V_addr, align 4

]]></Node>
<StgValue><ssdm name="input_val_V_load"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_117_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="24" op_1_bw="10">
<![CDATA[
:8  store i24 %input_val_V_load, i24* %inputlayer_output_0_1, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_117_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:9  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str68, i32 %tmp_i_i_31)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="tmp_117_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %.preheader.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
_poollayer.exit.i.loopexit:0  br label %_poollayer.exit.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="80" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="32" op_3_bw="6" op_4_bw="6">
<![CDATA[
InputLayer<28, 28, ap_fixed<32, 16, 5, 3, 0> >.exit.i:0  call fastcc void @ConvLayer.1([784 x i24]* %inputlayer_output_0, [3456 x i32]* %convlayer1_output_va, [6 x i6]* @convlayer1_output_ro, [6 x i6]* @convlayer1_output_co)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="81" st_id="9" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
InputLayer<28, 28, ap_fixed<32, 16, 5, 3, 0> >.exit.i:1  call fastcc void @PoolLayer([3456 x i32]* %convlayer1_output_va, [864 x i32]* %poollayer1_output_va)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="82" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
InputLayer<28, 28, ap_fixed<32, 16, 5, 3, 0> >.exit.i:1  call fastcc void @PoolLayer([3456 x i32]* %convlayer1_output_va, [864 x i32]* %poollayer1_output_va)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="83" st_id="11" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="5" op_4_bw="5">
<![CDATA[
InputLayer<28, 28, ap_fixed<32, 16, 5, 3, 0> >.exit.i:2  call fastcc void @ConvLayer([864 x i32]* %poollayer1_output_va, [768 x i32]* %convlayer2_output_va, [12 x i5]* @convlayer2_output_ro, [12 x i5]* @convlayer2_output_co)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="84" st_id="12" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="5" op_4_bw="5">
<![CDATA[
InputLayer<28, 28, ap_fixed<32, 16, 5, 3, 0> >.exit.i:2  call fastcc void @ConvLayer([864 x i32]* %poollayer1_output_va, [768 x i32]* %convlayer2_output_va, [12 x i5]* @convlayer2_output_ro, [12 x i5]* @convlayer2_output_co)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="85" st_id="13" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
InputLayer<28, 28, ap_fixed<32, 16, 5, 3, 0> >.exit.i:3  call fastcc void @PoolLayer.1([768 x i32]* %convlayer2_output_va, [192 x i32]* %poollayer2_output_va)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="86" st_id="14" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
InputLayer<28, 28, ap_fixed<32, 16, 5, 3, 0> >.exit.i:3  call fastcc void @PoolLayer.1([768 x i32]* %convlayer2_output_va, [192 x i32]* %poollayer2_output_va)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="87" st_id="15" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
InputLayer<28, 28, ap_fixed<32, 16, 5, 3, 0> >.exit.i:4  call fastcc void @CconLayer([192 x i32]* %poollayer2_output_va, [10 x i32]* %cconlayer_output_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="88" st_id="16" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
InputLayer<28, 28, ap_fixed<32, 16, 5, 3, 0> >.exit.i:4  call fastcc void @CconLayer([192 x i32]* %poollayer2_output_va, [10 x i32]* %cconlayer_output_V)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="89" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
InputLayer<28, 28, ap_fixed<32, 16, 5, 3, 0> >.exit.i:5  %cconlayer_output_V_a = getelementptr [10 x i32]* %cconlayer_output_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="cconlayer_output_V_a"/></StgValue>
</operation>

<operation id="90" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="4">
<![CDATA[
InputLayer<28, 28, ap_fixed<32, 16, 5, 3, 0> >.exit.i:6  %cconlayer_output_V_l = load i32* %cconlayer_output_V_a, align 4

]]></Node>
<StgValue><ssdm name="cconlayer_output_V_l"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="91" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="4">
<![CDATA[
InputLayer<28, 28, ap_fixed<32, 16, 5, 3, 0> >.exit.i:6  %cconlayer_output_V_l = load i32* %cconlayer_output_V_a, align 4

]]></Node>
<StgValue><ssdm name="cconlayer_output_V_l"/></StgValue>
</operation>

<operation id="92" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
InputLayer<28, 28, ap_fixed<32, 16, 5, 3, 0> >.exit.i:7  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="93" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %outputlayer_label = phi i32 [ 0, %"InputLayer<28, 28, ap_fixed<32, 16, 5, 3, 0> >.exit.i" ], [ %sel_SEBB, %._crit_edge.i.i.i ]

]]></Node>
<StgValue><ssdm name="outputlayer_label"/></StgValue>
</operation>

<operation id="94" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %outputlayer_score_V = phi i32 [ %cconlayer_output_V_l, %"InputLayer<28, 28, ap_fixed<32, 16, 5, 3, 0> >.exit.i" ], [ %input_V_load_1_i_i_o, %._crit_edge.i.i.i ]

]]></Node>
<StgValue><ssdm name="outputlayer_score_V"/></StgValue>
</operation>

<operation id="95" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2  %i_0_i_i3925_i = phi i4 [ 1, %"InputLayer<28, 28, ap_fixed<32, 16, 5, 3, 0> >.exit.i" ], [ %i_1, %._crit_edge.i.i.i ]

]]></Node>
<StgValue><ssdm name="i_0_i_i3925_i"/></StgValue>
</operation>

<operation id="96" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %exitcond_i_i_i = icmp eq i4 %i_0_i_i3925_i, -6

]]></Node>
<StgValue><ssdm name="exitcond_i_i_i"/></StgValue>
</operation>

<operation id="97" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_i_i_i, label %"OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv", label %._crit_edge.i.i.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="4">
<![CDATA[
._crit_edge.i.i.i:3  %tmp_i3926_i = zext i4 %i_0_i_i3925_i to i64

]]></Node>
<StgValue><ssdm name="tmp_i3926_i"/></StgValue>
</operation>

<operation id="100" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge.i.i.i:4  %cconlayer_output_V_a_1 = getelementptr [10 x i32]* %cconlayer_output_V, i64 0, i64 %tmp_i3926_i

]]></Node>
<StgValue><ssdm name="cconlayer_output_V_a_1"/></StgValue>
</operation>

<operation id="101" st_id="19" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.i.i.i:5  %cconlayer_output_V_l_1 = load i32* %cconlayer_output_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="cconlayer_output_V_l_1"/></StgValue>
</operation>

<operation id="102" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
._crit_edge.i.i.i:10  %i_1 = add i4 %i_0_i_i3925_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="103" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.i.i.i:0  %i_0_i_i3925_cast = zext i4 %i_0_i_i3925_i to i32

]]></Node>
<StgValue><ssdm name="i_0_i_i3925_cast"/></StgValue>
</operation>

<operation id="104" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
._crit_edge.i.i.i:1  %tmp_108_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)

]]></Node>
<StgValue><ssdm name="tmp_108_i_i"/></StgValue>
</operation>

<operation id="105" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge.i.i.i:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="20" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="4">
<![CDATA[
._crit_edge.i.i.i:5  %cconlayer_output_V_l_1 = load i32* %cconlayer_output_V_a_1, align 4

]]></Node>
<StgValue><ssdm name="cconlayer_output_V_l_1"/></StgValue>
</operation>

<operation id="107" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.i.i:6  %tmp_i3927_i = icmp sgt i32 %cconlayer_output_V_l_1, %outputlayer_score_V

]]></Node>
<StgValue><ssdm name="tmp_i3927_i"/></StgValue>
</operation>

<operation id="108" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i:7  %sel_SEBB = select i1 %tmp_i3927_i, i32 %i_0_i_i3925_cast, i32 %outputlayer_label

]]></Node>
<StgValue><ssdm name="sel_SEBB"/></StgValue>
</operation>

<operation id="109" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i:8  %input_V_load_1_i_i_o = select i1 %tmp_i3927_i, i32 %cconlayer_output_V_l_1, i32 %outputlayer_score_V

]]></Node>
<StgValue><ssdm name="input_V_load_1_i_i_o"/></StgValue>
</operation>

<operation id="110" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge.i.i.i:9  %empty_32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_108_i_i)

]]></Node>
<StgValue><ssdm name="empty_32"/></StgValue>
</operation>

<operation id="111" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond_i_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i.i.i:11  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="112" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:0  call void @_ssdm_op_Write.ap_auto.i32P(i32* %label_r, i32 %outputlayer_label)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:1  %tmp_286_i = icmp eq i32 %outputlayer_score_V, 0

]]></Node>
<StgValue><ssdm name="tmp_286_i"/></StgValue>
</operation>

<operation id="114" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:2  %is_neg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %outputlayer_score_V, i32 31)

]]></Node>
<StgValue><ssdm name="is_neg"/></StgValue>
</operation>

<operation id="115" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:3  %tmp_287_i = sub nsw i32 0, %outputlayer_score_V

]]></Node>
<StgValue><ssdm name="tmp_287_i"/></StgValue>
</operation>

<operation id="116" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:4  %outputlayer_score_V_1 = select i1 %is_neg, i32 %tmp_287_i, i32 %outputlayer_score_V

]]></Node>
<StgValue><ssdm name="outputlayer_score_V_1"/></StgValue>
</operation>

<operation id="117" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:5  %p_Result_s = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %outputlayer_score_V_1, i32 31, i32 0)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="118" st_id="21" stage="1" lat="1">
<core>CTTZ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="1">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:6  %num_zeros = call i32 @llvm.cttz.i32(i32 %p_Result_s, i1 true) nounwind

]]></Node>
<StgValue><ssdm name="num_zeros"/></StgValue>
</operation>

<operation id="119" st_id="21" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:7  %tmp32_V_1 = shl i32 %outputlayer_score_V_1, %num_zeros

]]></Node>
<StgValue><ssdm name="tmp32_V_1"/></StgValue>
</operation>

<operation id="120" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="8" op_0_bw="32">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:12  %tmp_5 = trunc i32 %num_zeros to i8

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="121" st_id="22" stage="2" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="tmp_286_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:8  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="122" st_id="23" stage="1" lat="2">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="tmp_286_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:8  %f_1 = uitofp i32 %tmp32_V_1 to float

]]></Node>
<StgValue><ssdm name="f_1"/></StgValue>
</operation>

<operation id="123" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_286_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:9  %tmp32_V = bitcast float %f_1 to i32

]]></Node>
<StgValue><ssdm name="tmp32_V"/></StgValue>
</operation>

<operation id="124" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_286_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:10  %p_Result_i = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %tmp32_V, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="p_Result_i"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="125" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_286_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:11  %tmp_288_i = icmp ne i8 %p_Result_i, -98

]]></Node>
<StgValue><ssdm name="tmp_288_i"/></StgValue>
</operation>

<operation id="126" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_286_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:13  %tmp_186_i = sub i8 -114, %tmp_5

]]></Node>
<StgValue><ssdm name="tmp_186_i"/></StgValue>
</operation>

<operation id="127" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp_286_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="8" op_0_bw="1">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:14  %tmp_187_i = zext i1 %tmp_288_i to i8

]]></Node>
<StgValue><ssdm name="tmp_187_i"/></StgValue>
</operation>

<operation id="128" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp><literal name="tmp_286_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:15  %p_Repl2_7_trunc_i = add i8 %tmp_186_i, %tmp_187_i

]]></Node>
<StgValue><ssdm name="p_Repl2_7_trunc_i"/></StgValue>
</operation>

<operation id="129" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp_286_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="1" op_2_bw="8">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:16  %tmp_188_i = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %is_neg, i8 %p_Repl2_7_trunc_i)

]]></Node>
<StgValue><ssdm name="tmp_188_i"/></StgValue>
</operation>

<operation id="130" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_286_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="9" op_3_bw="32" op_4_bw="32">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:17  %p_Result_1 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %tmp32_V, i9 %tmp_188_i, i32 23, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_1"/></StgValue>
</operation>

<operation id="131" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="tmp_286_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:18  %f = bitcast i32 %p_Result_1 to float

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="132" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:19  %p_03_i_i = select i1 %tmp_286_i, float 0.000000e+00, float %f

]]></Node>
<StgValue><ssdm name="p_03_i_i"/></StgValue>
</operation>

<operation id="133" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:20  call void @_ssdm_op_Write.ap_auto.floatP(float* %score, float %p_03_i_i)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="0">
<![CDATA[
OutputLayer<10, ap_fixed<32, 16, 5, 3, 0> >.exit.i_ifconv:21  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
