// Seed: 3506165724
module module_0 (
    output tri0 id_0,
    input uwire id_1,
    input tri id_2,
    output wor id_3,
    input supply1 id_4
);
  assign id_0 = id_1;
  assign module_1.type_36 = 0;
  assign id_0 = 1;
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    output supply0 id_2,
    input uwire id_3,
    output uwire id_4,
    input uwire id_5,
    input wor id_6,
    output wire id_7,
    output wire id_8,
    output tri1 id_9,
    input supply1 id_10,
    input supply1 id_11,
    output tri1 id_12,
    input tri id_13,
    output wand id_14,
    output supply0 id_15,
    input wand id_16,
    output wor id_17,
    output uwire id_18,
    input uwire id_19
    , id_31,
    output tri id_20,
    input wand id_21,
    output wire id_22,
    inout wor id_23,
    output supply0 id_24,
    input supply1 id_25,
    input wand id_26,
    output supply1 id_27,
    input supply0 id_28,
    output supply1 id_29
);
  id_32 :
  assert property (@(1) id_13) id_7 = 1;
  assign id_24 = id_6;
  module_0 modCall_1 (
      id_4,
      id_23,
      id_28,
      id_29,
      id_19
  );
endmodule
