
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_exceptions/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_exceptions
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_exceptions.v
# synth_design -part xc7z020clg484-3 -top fpu_exceptions -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top fpu_exceptions -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 173610 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1500.531 ; gain = 26.895 ; free physical = 252415 ; free virtual = 313253
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'fpu_exceptions' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_exceptions.v:2]
WARNING: [Synth 8-6014] Unused sequential element input_et_zero_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_exceptions.v:100]
WARNING: [Synth 8-6014] Unused sequential element round_nearest_reg was removed.  [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_exceptions.v:132]
INFO: [Synth 8-6155] done synthesizing module 'fpu_exceptions' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_exceptions.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 252420 ; free virtual = 313260
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.297 ; gain = 72.660 ; free physical = 252418 ; free virtual = 313257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.297 ; gain = 80.660 ; free physical = 252416 ; free virtual = 313256
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1562.297 ; gain = 88.660 ; free physical = 252332 ; free virtual = 313172
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               63 Bit    Registers := 4     
	                1 Bit    Registers := 54    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     63 Bit        Muxes := 8     
	   3 Input     63 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fpu_exceptions 
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 4     
	               63 Bit    Registers := 4     
	                1 Bit    Registers := 54    
+---Muxes : 
	   2 Input     64 Bit        Muxes := 4     
	   2 Input     63 Bit        Muxes := 8     
	   3 Input     63 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   3 Input     52 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[0]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[1]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[2]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[3]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[4]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[5]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[6]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[7]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[8]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[9]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[10]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[11]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[12]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[13]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[14]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[15]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[16]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[17]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[18]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[19]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[20]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[21]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[22]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[23]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[24]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[25]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[26]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[27]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[28]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[29]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[30]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[31]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[32]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[33]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[34]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[35]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[36]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[37]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[38]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[39]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[40]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[41]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[42]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[43]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[44]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[45]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[46]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[47]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[48]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[49]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[50]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[51]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inf_round_down_reg[52] )
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[53]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[54]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[55]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[56]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[57]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[58]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[59]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[60]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'inf_round_down_reg[61]' (FDRE) to 'inf_round_down_reg[62]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[0]' (FDRE) to 'out_inf_reg[1]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[1]' (FDRE) to 'out_inf_reg[2]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[2]' (FDRE) to 'out_inf_reg[3]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[3]' (FDRE) to 'out_inf_reg[4]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[4]' (FDRE) to 'out_inf_reg[5]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[5]' (FDRE) to 'out_inf_reg[6]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[6]' (FDRE) to 'out_inf_reg[7]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[7]' (FDRE) to 'out_inf_reg[8]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[8]' (FDRE) to 'out_inf_reg[9]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[9]' (FDRE) to 'out_inf_reg[10]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[10]' (FDRE) to 'out_inf_reg[11]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[11]' (FDRE) to 'out_inf_reg[12]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[12]' (FDRE) to 'out_inf_reg[13]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[13]' (FDRE) to 'out_inf_reg[14]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[14]' (FDRE) to 'out_inf_reg[15]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[15]' (FDRE) to 'out_inf_reg[16]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[16]' (FDRE) to 'out_inf_reg[17]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[17]' (FDRE) to 'out_inf_reg[18]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[18]' (FDRE) to 'out_inf_reg[19]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[19]' (FDRE) to 'out_inf_reg[20]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[20]' (FDRE) to 'out_inf_reg[21]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[21]' (FDRE) to 'out_inf_reg[22]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[22]' (FDRE) to 'out_inf_reg[23]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[23]' (FDRE) to 'out_inf_reg[24]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[24]' (FDRE) to 'out_inf_reg[25]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[25]' (FDRE) to 'out_inf_reg[26]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[26]' (FDRE) to 'out_inf_reg[27]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[27]' (FDRE) to 'out_inf_reg[28]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[28]' (FDRE) to 'out_inf_reg[29]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[29]' (FDRE) to 'out_inf_reg[30]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[30]' (FDRE) to 'out_inf_reg[31]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[31]' (FDRE) to 'out_inf_reg[32]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[32]' (FDRE) to 'out_inf_reg[33]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[33]' (FDRE) to 'out_inf_reg[34]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[34]' (FDRE) to 'out_inf_reg[35]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[35]' (FDRE) to 'out_inf_reg[36]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[36]' (FDRE) to 'out_inf_reg[37]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[37]' (FDRE) to 'out_inf_reg[38]'
INFO: [Synth 8-3886] merging instance 'out_inf_reg[38]' (FDRE) to 'out_inf_reg[39]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1711.285 ; gain = 237.648 ; free physical = 253161 ; free virtual = 313950
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1711.289 ; gain = 237.652 ; free physical = 253180 ; free virtual = 313969
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1719.293 ; gain = 245.656 ; free physical = 253084 ; free virtual = 313873
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1719.297 ; gain = 245.660 ; free physical = 253120 ; free virtual = 313910
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1719.297 ; gain = 245.660 ; free physical = 253068 ; free virtual = 313858
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1719.297 ; gain = 245.660 ; free physical = 253057 ; free virtual = 313847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1719.297 ; gain = 245.660 ; free physical = 253056 ; free virtual = 313847
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1719.297 ; gain = 245.660 ; free physical = 253056 ; free virtual = 313846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1719.297 ; gain = 245.660 ; free physical = 253056 ; free virtual = 313846
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |    74|
|3     |LUT3 |   150|
|4     |LUT4 |   132|
|5     |LUT5 |    15|
|6     |LUT6 |    35|
|7     |FDRE |   419|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   826|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1719.297 ; gain = 245.660 ; free physical = 253056 ; free virtual = 313847
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1719.297 ; gain = 245.660 ; free physical = 253052 ; free virtual = 313843
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1719.301 ; gain = 245.660 ; free physical = 253063 ; free virtual = 313853
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1851.465 ; gain = 0.000 ; free physical = 254075 ; free virtual = 314864
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
111 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1851.465 ; gain = 377.926 ; free physical = 254139 ; free virtual = 314927
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2414.121 ; gain = 562.656 ; free physical = 253720 ; free virtual = 314507
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2414.121 ; gain = 0.000 ; free physical = 253799 ; free virtual = 314586
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2438.133 ; gain = 0.000 ; free physical = 253857 ; free virtual = 314644
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_exceptions/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_exceptions/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2507.195 ; gain = 0.000 ; free physical = 253338 ; free virtual = 314125

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: a6a31481

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.195 ; gain = 0.000 ; free physical = 253337 ; free virtual = 314125

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a6a31481

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2507.195 ; gain = 0.000 ; free physical = 253423 ; free virtual = 314211
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: a6a31481

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2507.195 ; gain = 0.000 ; free physical = 253421 ; free virtual = 314209
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a6a31481

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2507.195 ; gain = 0.000 ; free physical = 253419 ; free virtual = 314207
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: a6a31481

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2507.195 ; gain = 0.000 ; free physical = 253418 ; free virtual = 314206
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: a6a31481

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2507.195 ; gain = 0.000 ; free physical = 253412 ; free virtual = 314200
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a6a31481

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2507.195 ; gain = 0.000 ; free physical = 253412 ; free virtual = 314200
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.195 ; gain = 0.000 ; free physical = 253411 ; free virtual = 314199
Ending Logic Optimization Task | Checksum: a6a31481

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2507.195 ; gain = 0.000 ; free physical = 253411 ; free virtual = 314199

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: a6a31481

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2507.195 ; gain = 0.000 ; free physical = 253405 ; free virtual = 314193

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: a6a31481

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.195 ; gain = 0.000 ; free physical = 253405 ; free virtual = 314193

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.195 ; gain = 0.000 ; free physical = 253405 ; free virtual = 314193
Ending Netlist Obfuscation Task | Checksum: a6a31481

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2507.195 ; gain = 0.000 ; free physical = 253405 ; free virtual = 314193
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2507.195 ; gain = 0.000 ; free physical = 253405 ; free virtual = 314193
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: a6a31481
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module fpu_exceptions ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Pre-processing: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2523.176 ; gain = 0.000 ; free physical = 253362 ; free virtual = 314149
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2523.176 ; gain = 0.000 ; free physical = 253348 ; free virtual = 314136
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.907 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2523.176 ; gain = 0.000 ; free physical = 253327 ; free virtual = 314115
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 0 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 0 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.29 . Memory (MB): peak = 2706.344 ; gain = 183.168 ; free physical = 253217 ; free virtual = 314005
Power optimization passes: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2706.344 ; gain = 183.168 ; free physical = 253216 ; free virtual = 314004

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253208 ; free virtual = 313996


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design fpu_exceptions ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 0 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 419
Number of SRLs augmented: 0  newly gated: 0 Total: 0
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 0
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: a6a31481

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253206 ; free virtual = 313994
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: a6a31481
Power optimization: Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.44 . Memory (MB): peak = 2706.344 ; gain = 199.148 ; free physical = 253208 ; free virtual = 313995
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 27790096 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: a6a31481

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253256 ; free virtual = 314044
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: a6a31481

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253255 ; free virtual = 314043
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: a6a31481

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253249 ; free virtual = 314037
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: a6a31481

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253247 ; free virtual = 314035
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: a6a31481

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253245 ; free virtual = 314033

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253244 ; free virtual = 314032
Ending Netlist Obfuscation Task | Checksum: a6a31481

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253244 ; free virtual = 314032
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252934 ; free virtual = 313725
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8e3aca22

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252934 ; free virtual = 313725
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252941 ; free virtual = 313732

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: bc3196d3

Time (s): cpu = 00:00:00.67 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252865 ; free virtual = 313656

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a6675bc6

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.53 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252888 ; free virtual = 313679

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a6675bc6

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252900 ; free virtual = 313691
Phase 1 Placer Initialization | Checksum: 1a6675bc6

Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:00.54 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252902 ; free virtual = 313693

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14dae2181

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252904 ; free virtual = 313695

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252754 ; free virtual = 313545

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: db622089

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252768 ; free virtual = 313559
Phase 2 Global Placement | Checksum: c8fca183

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252760 ; free virtual = 313551

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c8fca183

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252760 ; free virtual = 313552

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 15f1e8741

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252754 ; free virtual = 313545

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 182882730

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252755 ; free virtual = 313546

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 170fc34f3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252755 ; free virtual = 313546

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 14fd95867

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252726 ; free virtual = 313517

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 170035f91

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252725 ; free virtual = 313517

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 11e8f560e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252724 ; free virtual = 313515
Phase 3 Detail Placement | Checksum: 11e8f560e

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252724 ; free virtual = 313515

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: d452843d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: d452843d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252723 ; free virtual = 313514
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.877. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: ded6e919

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252723 ; free virtual = 313514
Phase 4.1 Post Commit Optimization | Checksum: ded6e919

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252722 ; free virtual = 313513

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: ded6e919

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252720 ; free virtual = 313511

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: ded6e919

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252719 ; free virtual = 313510

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252718 ; free virtual = 313509
Phase 4.4 Final Placement Cleanup | Checksum: 168d6321b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252717 ; free virtual = 313508
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 168d6321b

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252717 ; free virtual = 313508
Ending Placer Task | Checksum: d46d6b67

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252733 ; free virtual = 313524
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252733 ; free virtual = 313524
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252705 ; free virtual = 313496
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252632 ; free virtual = 313423
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 252608 ; free virtual = 313401
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_exceptions/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 44a84bbc ConstDB: 0 ShapeSum: 8fc51fab RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "opa[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "enable" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "enable". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rmode[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rmode[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "rmode[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rmode[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "mantissa_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "mantissa_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opa[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opa[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "opb[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "opb[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "in_except[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "in_except[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 17bf2a1b6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253277 ; free virtual = 314140
Post Restoration Checksum: NetGraph: d439670d NumContArr: a7b93aa9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17bf2a1b6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253409 ; free virtual = 314272

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17bf2a1b6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253363 ; free virtual = 314226

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17bf2a1b6

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253363 ; free virtual = 314225
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1788bca88

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253299 ; free virtual = 314163
INFO: [Route 35-416] Intermediate Timing Summary | WNS=8.055  | TNS=0.000  | WHS=0.103  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1a1fbf83b

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253288 ; free virtual = 314152

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1749894d0

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253320 ; free virtual = 314183

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.499  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d6be9955

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253319 ; free virtual = 314183
Phase 4 Rip-up And Reroute | Checksum: 1d6be9955

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253319 ; free virtual = 314182

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d6be9955

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253319 ; free virtual = 314182

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d6be9955

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253318 ; free virtual = 314182
Phase 5 Delay and Skew Optimization | Checksum: 1d6be9955

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253318 ; free virtual = 314182

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b6737cba

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253316 ; free virtual = 314180
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.499  | TNS=0.000  | WHS=0.113  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b6737cba

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253316 ; free virtual = 314180
Phase 6 Post Hold Fix | Checksum: 1b6737cba

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253316 ; free virtual = 314180

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0214352 %
  Global Horizontal Routing Utilization  = 0.0296653 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24bb7b228

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253289 ; free virtual = 314152

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24bb7b228

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253286 ; free virtual = 314149

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 25ab959d7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253271 ; free virtual = 314134

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.499  | TNS=0.000  | WHS=0.113  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 25ab959d7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253270 ; free virtual = 314133
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253302 ; free virtual = 314165

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
13 Infos, 101 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253301 ; free virtual = 314164
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253300 ; free virtual = 314163
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253327 ; free virtual = 314191
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2706.344 ; gain = 0.000 ; free physical = 253326 ; free virtual = 314191
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_exceptions/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_exceptions/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_exceptions/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/double_fpu_submodules/fpu_exceptions/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2721.777 ; gain = 0.000 ; free physical = 252668 ; free virtual = 313514
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:21:11 2022...
