Parsing PAO project file successfully ...
Analyzing HDL source files ...
Analyzing HDL source files successfully ...
HDL language for the peripheral (top level) design unit hwrtos is vhdl ...
INFO:MDT - Create temparary xst project file:
   C:\Baseline_9_Working_Folder\K-new-base\pcores/hwrtos.prj
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_common_
pkg.vhd" in Library proc_common_v1_00_b.
Package <proc_common_pkg> compiled.
WARNING:HDLParsers:3534 -
   "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_comm
   on_pkg.vhd" Line 364. In the function Get_RLOC_Name, not all control paths
   contain a return statement.
WARNING:HDLParsers:3534 -
   "C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/proc_comm
   on_pkg.vhd" Line 379. In the function Get_Reg_File_Area, not all control
   paths contain a return statement.
Package body <proc_common_pkg> compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_muxcy.vhd
" in Library proc_common_v1_00_b.
Entity <or_muxcy> compiled.
Entity <or_muxcy> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/family.vhd"
in Library proc_common_v1_00_b.
Package <family> compiled.
Package body <family> compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/or_gate.vhd"
in Library proc_common_v1_00_b.
Entity <or_gate> compiled.
Entity <or_gate> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/pselect.vhd"
in Library proc_common_v1_00_b.
Entity <pselect> compiled.
Entity <pselect> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/valid_be.vhd
" in Library proc_common_v1_00_b.
Entity <valid_be> compiled.
Entity <valid_be> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg
.vhd" in Library proc_common_v1_00_b.
Entity <ld_arith_reg> compiled.
Entity <ld_arith_reg> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/ld_arith_reg
2.vhd" in Library proc_common_v1_00_b.
Entity <ld_arith_reg2> compiled.
Entity <ld_arith_reg2> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/down_counter
.vhd" in Library proc_common_v1_00_b.
Entity <down_counter> compiled.
Entity <down_counter> (Architecture <simulation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo.vhd
" in Library proc_common_v1_00_b.
Entity <SRL_FIFO> compiled.
Entity <SRL_FIFO> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/srl_fifo2.vh
d" in Library proc_common_v1_00_b.
Entity <srl_fifo2> compiled.
Entity <srl_fifo2> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v1_00_b/hdl/vhdl/inferred_lut
4.vhd" in Library proc_common_v1_00_b.
Entity <inferred_lut4> compiled.
Entity <inferred_lut4> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_bit.
vhd" in Library plb_ipif_v2_01_a.
Entity <pf_counter_bit> compiled.
Entity <pf_counter_bit> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ipif_pkg.vhd
" in Library ipif_common_v1_00_e.
Package <ipif_pkg> compiled.
Package body <ipif_pkg> compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_adder_bit.vh
d" in Library plb_ipif_v2_01_a.
Entity <pf_adder_bit> compiled.
Entity <pf_adder_bit> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter.vhd"
in Library plb_ipif_v2_01_a.
Entity <pf_counter> compiled.
Entity <pf_counter> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_occ_counter.
vhd" in Library plb_ipif_v2_01_a.
Entity <pf_occ_counter> compiled.
Entity <pf_occ_counter> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/dre_v1_00_a/hdl/vhdl/dre_support.vhd" in
Library dre_v1_00_a.
Entity <gen_shift_case> compiled.
Entity <gen_shift_case> (Architecture <implementation>) compiled.
Entity <mux8_1_x_n> compiled.
Entity <mux8_1_x_n> (Architecture <implementation>) compiled.
Entity <mux4_1_x_n> compiled.
Entity <mux4_1_x_n> (Architecture <implementation>) compiled.
Entity <mux2_1_x_n> compiled.
Entity <mux2_1_x_n> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg.vhd"
in Library ipif_common_v1_00_e.
Entity <dma_sg> compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ctrl_reg.vhd
" in Library ipif_common_v1_00_e.
Entity <ctrl_reg> compiled.
Entity <ctrl_reg> (Architecture <sim>) compiled.
Entity <ctrl_reg_0_to_6> compiled.
Entity <ctrl_reg_0_to_6> (Architecture <sim>) compiled.
Entity <ctrl_reg_0_to_7> compiled.
Entity <ctrl_reg_0_to_7> (Architecture <sim>) compiled.
Entity <ctrl_reg_0_to_0> compiled.
Entity <ctrl_reg_0_to_0> (Architecture <sim>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/burst_size_c
alc.vhd" in Library ipif_common_v1_00_e.
Entity <burst_size_calc> compiled.
Entity <burst_size_calc> (Architecture <imp>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg_cmp.v
hd" in Library ipif_common_v1_00_e.
Package <dma_sg_cmp> compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg_pkg.v
hd" in Library ipif_common_v1_00_e.
Package <dma_sg_pkg> compiled.
Package body <dma_sg_pkg> compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_occ_counter_
top.vhd" in Library plb_ipif_v2_01_a.
Entity <pf_occ_counter_top> compiled.
Entity <pf_occ_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_counter_top.
vhd" in Library plb_ipif_v2_01_a.
Entity <pf_counter_top> compiled.
Entity <pf_counter_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_adder.vhd"
in Library plb_ipif_v2_01_a.
Entity <pf_adder> compiled.
Entity <pf_adder> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_dly1_mux.vhd
" in Library plb_ipif_v2_01_a.
Entity <pf_dly1_mux> compiled.
Entity <pf_dly1_mux> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/dre_v1_00_a/hdl/vhdl/dre_64_top.vhd" in
Library dre_v1_00_a.
Entity <dre_64_top> compiled.
Entity <dre_64_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/ipif_steer.v
hd" in Library ipif_common_v1_00_e.
Entity <IPIF_Steer> compiled.
Entity <IPIF_Steer> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/interrupt_co
ntrol.vhd" in Library ipif_common_v1_00_e.
Entity <interrupt_control> compiled.
Entity <interrupt_control> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/ipif_common_v1_00_e/hdl/vhdl/dma_sg_sim.v
hd" in Library ipif_common_v1_00_e.
Entity <dma_sg> (Architecture <sim>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_control_wr
_dre.vhd" in Library plb_ipif_v2_01_a.
Entity <ipif_control_wr_dre> compiled.
Entity <ipif_control_wr_dre> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/wrpfifo_dp_cntl
.vhd" in Library plb_ipif_v2_01_a.
Entity <wrpfifo_dp_cntl> compiled.
Entity <wrpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/pf_dpram_select
.vhd" in Library plb_ipif_v2_01_a.
Entity <pf_dpram_select> compiled.
Entity <pf_dpram_select> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/srl16_fifo.vhd"
in Library plb_ipif_v2_01_a.
Entity <srl16_fifo> compiled.
Entity <srl16_fifo> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_control_rd
.vhd" in Library plb_ipif_v2_01_a.
Entity <ipif_control_rd> compiled.
Entity <ipif_control_rd> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/rdpfifo_dp_cntl
.vhd" in Library plb_ipif_v2_01_a.
Entity <rdpfifo_dp_cntl> compiled.
Entity <rdpfifo_dp_cntl> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/address_decoder
.vhd" in Library plb_ipif_v2_01_a.
Entity <address_decoder> compiled.
Entity <address_decoder> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/determinate_tim
er.vhd" in Library plb_ipif_v2_01_a.
Entity <determinate_timer> compiled.
Entity <determinate_timer> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/addr_reg_cntr_b
rst.vhd" in Library plb_ipif_v2_01_a.
Entity <addr_reg_cntr_brst> compiled.
Entity <addr_reg_cntr_brst> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_slave_attac
h_dtime_dma.vhd" in Library plb_ipif_v2_01_a.
Entity <plb_slave_attach_dtime_dma> compiled.
Entity <plb_slave_attach_dtime_dma> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/ipif_reset.vhd"
in Library plb_ipif_v2_01_a.
Entity <ipif_reset> compiled.
Entity <ipif_reset> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_sesr_sear.v
hd" in Library plb_ipif_v2_01_a.
Entity <plb_sesr_sear> compiled.
Entity <plb_sesr_sear> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/rdpfifo_top.vhd
" in Library plb_ipif_v2_01_a.
Entity <rdpfifo_top> compiled.
Entity <rdpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/wrpfifo_top.vhd
" in Library plb_ipif_v2_01_a.
Entity <wrpfifo_top> compiled.
Entity <wrpfifo_top> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_dma_sg.vhd"
in Library plb_ipif_v2_01_a.
Entity <plb_dma_sg> compiled.
Entity <plb_dma_sg> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/master_attachme
nt.vhd" in Library plb_ipif_v2_01_a.
Entity <master_attachment> compiled.
Entity <master_attachment> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/EDK/hw/XilinxProcessorIPLib/pcores/plb_ipif_v2_01_a/hdl/vhdl/plb_ipif.vhd"
in Library plb_ipif_v2_01_a.
Entity <plb_ipif> compiled.
Entity <plb_ipif> (Architecture <implementation>) compiled.
Compiling vhdl file
"C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/user_log
ic.vhd" in Library hwrtos_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <IMP>) compiled.
Compiling vhdl file
"C:/Baseline_9_Working_Folder/K-new-base/pcores/hwrtos_v1_00_a/hdl/vhdl/hwrtos.v
hd" in Library hwrtos_v1_00_a.
Entity <hwrtos> compiled.
Entity <hwrtos> (Architecture <IMP>) compiled.


Analyzing HDL attributes ...
INFO:MDT - IPTYPE set to value : PERIPHERAL
INFO:MDT - IMP_NETLIST set to value : TRUE
INFO:MDT - HDL set to value : VHDL
WARNING:MDT - Unable to delete temparary project file
   C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos.prj : 13
INFO:MDT - Infer bus clock [PLB_Clk] for bus interface MSPLB ...

Thank you for using Create and Import Peripheral Wizard! Please find your
imported peripheral under C:\Baseline_9_Working_Folder\K-new-base\pcores\hwrtos.

Summary:

  Logical library     : hwrtos
  Version             : None
  Bus interface(s)    : MSPLB 

The following sub-directories will be created:

  - hwrtos\data
  - hwrtos\hdl
  - hwrtos\hdl\vhdl



The following files will be created under the hwrtos\data directory:

  - hwrtos_v2_1_0.mpd
  - hwrtos_v2_1_0.pao


