# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../SCS_TT16.srcs/sources_1/new/TT_CDELAY.vhd" \
"../../../../../SCS_TT16.srcs/sim_1/new/CDELAY_TB.vhd" \

# Do not sort compile order
nosort
