<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN""http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd"><html><head><title>Patent US6556488 - Delay locked loop for use in semiconductor memory device - Google Patents</title><script>(function(){(function(){function e(a){this.t={};this.tick=function(a,c,b){var d=void 0!=b?b:(new Date).getTime();this.t[a]=[d,c];if(void 0==b)try{window.console.timeStamp("CSI/"+a)}catch(e){}};this.tick("start",null,a)}var a;window.performance&&(a=window.performance.timing);var f=a?new e(a.responseStart):new e;window.jstiming={Timer:e,load:f};if(a){var c=a.navigationStart,d=a.responseStart;0<c&&d>=c&&(window.jstiming.srt=d-c)}if(a){var b=window.jstiming.load;0<c&&d>=c&&(b.tick("_wtsrt",void 0,c),b.tick("wtsrt_",
"_wtsrt",d),b.tick("tbsd_","wtsrt_"))}try{a=null,window.chrome&&window.chrome.csi&&(a=Math.floor(window.chrome.csi().pageT),b&&0<c&&(b.tick("_tbnd",void 0,window.chrome.csi().startE),b.tick("tbnd_","_tbnd",c))),null==a&&window.gtbExternal&&(a=window.gtbExternal.pageT()),null==a&&window.external&&(a=window.external.pageT,b&&0<c&&(b.tick("_tbnd",void 0,window.external.startE),b.tick("tbnd_","_tbnd",c))),a&&(window.jstiming.pt=a)}catch(g){}})();})();
</script><link rel="stylesheet" href="/patents/css/_8a2b04e7bf975d5171d8e4c0b6365c7a/kl_intl_patents_bundle.css" type="text/css" /><script src="/books/javascript/atb_8a2b04e7bf975d5171d8e4c0b6365c7a__en.js"></script><script>function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: "en",gaTrack: true,gaId: "UA-27188110-1",multilanguagePage: true});}</script><script src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><meta name="DC.type" content="Patent"><meta name="DC.title" content="Delay locked loop for use in semiconductor memory device"><meta name="DC.contributor" content="Jong-Hee Han" scheme="inventor"><meta name="DC.contributor" content="Hynix Semiconductor" scheme="assignee"><meta name="DC.date" content="2000-12-19" scheme="dateSubmitted"><meta name="DC.description" content="A delay locked loop is used in a semiconductor memory device. The delay locked loop includes a controllable delay chain block for controlling a delay time of a clock signal coupled thereto, a comparison block for detecting the increase and decrease in the delay time by comparing a reference clock signal with a delayed clock signal generated from the controllable delay chain block, and an instant locking delay control block for controlling the increase and decrease in the delay time of the delay chain block in response to an output signal of the comparison block, the delayed clock signal and the reference clock signal."><meta name="DC.date" content="2003-4-29" scheme="issued"><meta name="DC.relation" content="US:5087829" scheme="references"><meta name="DC.relation" content="US:5745533" scheme="references"><meta name="DC.relation" content="US:6081142" scheme="references"><meta name="citation_patent_number" content="US:6556488"><meta name="citation_patent_application_number" content="US:09/742,816"><link rel="canonical" href="http://www.google.com/patents/US6556488"/><meta property="og:url" content="http://www.google.com/patents/US6556488"/><meta name="title" content="Patent US6556488 - Delay locked loop for use in semiconductor memory device"/><meta name="description" content="A delay locked loop is used in a semiconductor memory device. The delay locked loop includes a controllable delay chain block for controlling a delay time of a clock signal coupled thereto, a comparison block for detecting the increase and decrease in the delay time by comparing a reference clock signal with a delayed clock signal generated from the controllable delay chain block, and an instant locking delay control block for controlling the increase and decrease in the delay time of the delay chain block in response to an output signal of the comparison block, the delayed clock signal and the reference clock signal."/><meta property="og:title" content="Patent US6556488 - Delay locked loop for use in semiconductor memory device"/><meta property="og:type" content="book"/><meta property="og:site_name" content="Google Books"/><meta property="og:image" content="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><link rel="image_src" href="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"/><script>(function(){try{var aa=function(a,b,c,d){d=d||{};d._sn=["cfg",b,c].join(".");window.gbar.logger.ml(a,d)};var g=window.gbar=window.gbar||{},l=window.gbar.i=window.gbar.i||{},m={},n;function _tvn(a,b){var c=parseInt(a,10);return isNaN(c)?b:c}function _tvf(a,b){var c=parseFloat(a);return isNaN(c)?b:c}function _tvv(a){return!!a}function p(a,b,c){(c||g)[a]=b}g.bv={n:_tvn("2",0),r:"",f:".67.",e:"0",m:_tvn("0",1)};
function q(a,b,c){var d="on"+b;if(a.addEventListener)a.addEventListener(b,c,!1);else if(a.attachEvent)a.attachEvent(d,c);else{var f=a[d];a[d]=function(){var a=f.apply(this,arguments),b=c.apply(this,arguments);return void 0==a?b:void 0==b?a:b&&a}}}var s=function(a){return function(){return g.bv.m==a}},ba=s(1),ca=s(2);p("sb",ba);p("kn",ca);l.a=_tvv;l.b=_tvf;l.c=_tvn;l.i=aa;var da=window.gbar.i.i;var t,u,v,w;function ea(a){v=a}function fa(a){var b;if(b=v&&window.encodeURIComponent)b=a.href,b=!b.match(/^http[s]?:\/\/accounts\.google\.[^/]*\/ClearSID/i)&&!b.match(/^http[s]?:\/\/[^/]*\/accounts\/ClearSID/i);if(b=b&&encodeURIComponent(v()))a.href=a.href.replace(/([?&]continue=)[^&]*/,"$1"+b)}function ga(a){window.gApplication&&(a.href=window.gApplication.getTabUrl(a.href))}
function ha(a){var b=document.forms[0].q,c=window.encodeURIComponent&&b&&b.value,b=b&&b.placeholder;c&&c!=b&&(a.href=a.href.replace(/([?&])q=[^&]*|$/,function(a,b){return(b||"&")+"q="+encodeURIComponent(c)}))}n=l.a("")?ga:ha;
function x(a,b,c,d,f,e){var h=document.getElementById(a);if(h){var k=h.style;k.left=d?"auto":b+"px";k.right=d?b+"px":"auto";k.top=c+"px";k.visibility=u?"hidden":"visible";f&&e?(k.width=f+"px",k.height=e+"px"):(x(t,b,c,d,h.offsetWidth,h.offsetHeight),u=u?"":a)}}
var y=[],ia=function(a,b){y.push(b)},ja=function(a){a=a||window.event;var b=a.target||a.srcElement;a.cancelBubble=!0;null==t&&(a=document.createElement(Array.every||window.createPopup?"iframe":"div"),a.frameBorder="0",t=a.id="gbs",a.src="javascript:''",b.parentNode.appendChild(a),q(document,"click",z));var c=b,b=0;"gb3"!=c.className&&(c=c.parentNode);a=c.getAttribute("aria-owns")||"gbi";var d=c.offsetWidth,f=20<c.offsetTop?46:24;document.getElementById("tphdr")&&(f-=3);var e=!1;do b+=c.offsetLeft||
0;while(c=c.offsetParent);var c=(document.documentElement.clientWidth||document.body.clientWidth)-b-d,h,d=document.body,k=document.defaultView;k&&k.getComputedStyle?(d=k.getComputedStyle(d,""))&&(h=d.direction):h=d.currentStyle?d.currentStyle.direction:d.style.direction;h="rtl"==h;if("gbi"==a){for(d=0;k=y[d++];)k();A(null,window.navExtra);h&&(b=c,e=!0)}else h||(b=c,e=!0);u!=a&&z();x(a,b,f,e)},z=function(){u&&x(u,0,0)},A=function(a,b){var c,d=document.getElementById("gbi"),f=a;f||(f=d.firstChild);
for(;b&&(c=b.pop());){var e=d,h=c,k=f;w||(w="gb2");e.insertBefore(h,k).className=w}},ka=function(a,b,c){if((b=document.getElementById(b))&&a){a.className="gb4";var d=document.createElement("span");d.appendChild(a);d.appendChild(document.createTextNode(" | "));d.id=c;b.appendChild(d)}},la=function(){return document.getElementById("gb_70")},ma=function(){return!!u};p("qs",n);p("setContinueCb",ea);p("pc",fa);p("tg",ja);p("close",z);p("addLink",ka);p("almm",A);p("si",la);p("adh",ia);p("op",ma);var B=function(){},C=function(){},F=function(a){var b=new Image,c=D;b.onerror=b.onload=b.onabort=function(){try{delete E[c]}catch(a){}};E[c]=b;b.src=a;D=c+1},E=[],D=0;p("logger",{il:C,ml:B,log:F});var G=window.gbar.logger;var H={},na={},I=[],oa=l.b("0.1",.1),pa=l.a("1",!0),qa=function(a,b){I.push([a,b])},ra=function(a,b){H[a]=b},sa=function(a){return a in H},J={},K=function(a,b){J[a]||(J[a]=[]);J[a].push(b)},ta=function(a){K("m",a)},L=function(a,b){var c=document.createElement("script");c.src=a;c.async=pa;Math.random()<oa&&(c.onerror=function(){c.onerror=null;B(Error("Bundle load failed: name="+(b||"UNK")+" url="+a))});(document.getElementById("xjsc")||document.getElementsByTagName("body")[0]||
document.getElementsByTagName("head")[0]).appendChild(c)},N=function(a){for(var b=0,c;(c=I[b])&&c[0]!=a;++b);!c||c[1].l||c[1].s||(c[1].s=!0,M(2,a),c[1].url&&L(c[1].url,a),c[1].libs&&m.d&&m.d(c[1].libs))},O=function(a){K("gc",a)},P=null,ua=function(a){P=a},M=function(a,b,c){if(P){a={t:a,b:b};if(c)for(var d in c)a[d]=c[d];try{P(a)}catch(f){}}};p("mdc",H);p("mdi",na);p("bnc",I);p("qGC",O);p("qm",ta);p("qd",J);p("lb",N);p("mcf",ra);p("bcf",qa);p("aq",K);p("mdd","");p("has",sa);
p("trh",ua);p("tev",M);var Q=l.b("0.1",.001),R=0;
function _mlToken(a,b){try{if(1>R){R++;var c,d=a,f=b||{},e=encodeURIComponent,h=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&jexpid=",e("17483"),"&srcpg=",e("prop=22"),"&jsr=",Math.round(1/Q),"&ogev=",e("LVPsU8mGL7LFsQTT8oHwBA"),"&ogf=",g.bv.f,"&ogrp=",e("1"),"&ogv=",e("1407723702.0"),"&oggv="+e("es_plusone_gc_20140723.0_p0"),"&ogd=",e("com"),"&ogc=",e("CZE"),"&ogl=",e("en")];f._sn&&(f._sn="og."+
f._sn);for(var k in f)h.push("&"),h.push(e(k)),h.push("="),h.push(e(f[k]));h.push("&emsg=");h.push(e(d.name+":"+d.message));var r=h.join("");S(r)&&(r=r.substr(0,2E3));c=r;var Aa=window.gbar.logger._aem(a,c);F(Aa)}}catch(Na){}}var S=function(a){return 2E3<=a.length},va=function(a,b){return b};function T(a){B=a;p("_itl",S,G);p("_aem",va,G);p("ml",B,G);a={};H.er=a}l.a("")?T(function(a){throw a;}):l.a("1")&&Math.random()<Q&&T(_mlToken);I.push(["m",{url:"//ssl.gstatic.com/gb/js/scm_7385cc5883250b43a39405734c1bea59.js"}]);g.mcf("c",{});g.sg={c:""};if(l.a("1")){var wa=l.a("");I.push(["gc",{auto:wa,url:"//ssl.gstatic.com/gb/js/abc/gci_91f30755d6a6b787dcc2a4062e6e9824.js",libs:"googleapis.client:plusone:gapi.iframes"}]);var xa={version:"gci_91f30755d6a6b787dcc2a4062e6e9824.js",index:"",lang:"en"};H.gc=xa;var U=function(a){window.googleapis&&window.iframes?a&&a():(a&&O(a),N("gc"))};p("lGC",U);l.a("1")&&p("lPWF",U)};window.__PVT="";if(l.a("1")&&l.a("1")){var V=function(a){U(function(){K("pw",a);N("pw")})};p("lPW",V);I.push(["pw",{url:"//ssl.gstatic.com/gb/js/abc/pwm_45f73e4df07a0e388b0fa1f3d30e7280.js"}]);var W=[],ya=function(a){W[0]=a},za=function(a,b){var c=b||{};c._sn="pw";B(a,c)},Ba={signed:W,elog:za,base:"https://plusone.google.com/u/0",loadTime:(new Date).getTime()};H.pw=Ba;var X=function(a,b){for(var c=b.split("."),d=function(){var b=arguments;a(function(){for(var a=g,d=0,e=c.length-1;d<e;++d)a=a[c[d]];a[c[d]].apply(a,b)})},f=g,e=0,h=c.length-1;e<h;++e)f=
f[c[e]]=f[c[e]]||{};return f[c[e]]=d};X(V,"pw.clk");X(V,"pw.hvr");p("su",ya,g.pw)};function Ca(){function a(){for(var b;(b=e[h++])&&"m"!=b[0]&&!b[1].auto;);b&&(M(2,b[0]),b[1].url&&L(b[1].url,b[0]),b[1].libs&&m.d&&m.d(b[1].libs));h<e.length&&setTimeout(a,0)}function b(){0<f--?setTimeout(b,0):a()}var c=l.a("1"),d=l.a(""),f=3,e=I,h=0,k=window.gbarOnReady;if(k)try{k()}catch(r){da(r,"ml","or")}d?p("ldb",a):c?q(window,"load",b):b()}p("rdl",Ca);var Da={D:1,H:2,da:3,p:4,W:5,M:6,F:7,g:8,ha:9,U:10,L:11,T:12,S:13,N:14,Q:15,P:16,fa:17,w:18,O:19,ga:20,ea:21,u:22,G:23,ja:24,ka:25,ia:26,A:27,j:28,o:29,k:30,ca:31,Z:32,$:33,J:34,K:35,ba:36,aa:37,Y:38,B:39,R:40,v:41,X:42,V:43,h:48,C:49,I:500},Y=[1,2,3,4,5,6,9,10,11,13,14,28,29,30,34,35,37,38,39,40,41,42,43,48,49,500];var Z=l.b("0.001",1E-4),Ea=l.b("1",1),Fa=!1,Ga=!1;if(l.a("1")){var Ha=Math.random();Ha<=Z&&(Fa=!0);Ha<=Ea&&(Ga=!0)}var Ia=Da,$=null;function Ja(){var a=0,b=function(b,d){l.a(d)&&(a|=b)};b(1,"");b(2,"");b(4,"");b(8,"");return a}
function Ka(a,b){var c=Z,d=Fa,f;f=a;if(!$){$={};for(var e=0;e<Y.length;e++){var h=Y[e];$[h]=!0}}if(f=!!$[f])c=Ea,d=Ga;if(d){d=encodeURIComponent;g.rp?(f=g.rp(),f="-1"!=f?f:"1"):f="1";c=["//www.google.com/gen_204?atyp=i&zx=",(new Date).getTime(),"&oge=",a,"&ogex=",d("17483"),"&ogev=",d("LVPsU8mGL7LFsQTT8oHwBA"),"&ogf=",g.bv.f,"&ogp=",d("22"),"&ogrp=",d(f),"&ogsr=",Math.round(1/c),"&ogv=",d("1407723702.0"),"&oggv="+
d("es_plusone_gc_20140723.0_p0"),"&ogd=",d("com"),"&ogl=",d("en"),"&ogc=",d("CZE"),"&ogus=",Ja()];if(b){"ogw"in b&&(c.push("&ogw="+b.ogw),delete b.ogw);var k;f=b;e=[];for(k in f)0!=e.length&&e.push(","),e.push(La(k)),e.push("."),e.push(La(f[k]));k=e.join("");""!=k&&(c.push("&ogad="),c.push(d(k)))}F(c.join(""))}}function La(a){"number"==typeof a&&(a+="");return"string"==typeof a?a.replace(".","%2E").replace(",","%2C"):a}C=Ka;p("il",C,G);var Ma={};H.il=Ma;setTimeout(function(){C(Ia.g)},0);}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var b=window.gbar.i.i;var c=window.gbar;var f=function(d){try{var a=document.getElementById("gbom");a&&d.appendChild(a.cloneNode(!0))}catch(e){b(e,"omas","aomc")}};c.aomc=f;}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{var a=window.gbar;a.mcf("pm",{p:""});}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
(function(){try{window.gbar.rdl();}catch(e){window.gbar&&gbar.logger&&gbar.logger.ml(e,{"_sn":"cfg.init"});}})();
if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{float:left;height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}#gbs,.gbm{background:#fff;left:0;position:absolute;text-align:left;visibility:hidden;z-index:1000}.gbm{border:1px solid;border-color:#c9d7f1 #36c #36c #a2bae7;z-index:1001}.gb1{margin-right:.5em}.gb1,.gb3{zoom:1}.gb2{display:block;padding:.2em .5em}.gb2,.gb3{text-decoration:none !important;border-bottom:none}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb2,a.gb3,a.gb4{color:#00c !important}.gbi .gb3,.gbi .gb2,.gbi .gb4{color:#dd8e27 !important}.gbf .gb3,.gbf .gb2,.gbf .gb4{color:#900 !important}a.gb2:hover{background:#36c;color:#fff !important}#gbar .gbz0l{color:#000 !important;cursor:default;font-weight:bold;text-decoration:none !important}
#gbar { padding:.3em .6em !important;}</style></head><body  topmargin="3" marginheight="3"><div id=gbar><nobr><a onclick=gbar.qs(this);gbar.logger.il(1,{t:1}); class=gb1 id=gb_1 href="https://www.google.com/search?sa=N&tab=tw">Search</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:2}); class=gb1 id=gb_2 href="http://www.google.com/search?hl=en&tbm=isch&source=og&sa=N&tab=ti">Images</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:8}); class=gb1 id=gb_8 href="http://maps.google.com/maps?hl=en&sa=N&tab=tl">Maps</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:78}); class=gb1 id=gb_78 href="https://play.google.com/?hl=en&sa=N&tab=t8">Play</a> <a onclick=gbar.qs(this);gbar.logger.il(1,{t:36}); class=gb1 id=gb_36 href="http://www.youtube.com/results?sa=N&tab=t1">YouTube</a> <a onclick=gbar.logger.il(1,{t:5}); class=gb1 id=gb_5 href="http://news.google.com/nwshp?hl=en&tab=tn">News</a> <a onclick=gbar.logger.il(1,{t:23}); class=gb1 id=gb_23 href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a onclick=gbar.logger.il(1,{t:25}); class=gb1 id=gb_25 href="https://drive.google.com/?tab=to">Drive</a> <a class=gb3 href="http://www.google.com/intl/en/options/" onclick="this.blur();gbar.tg(event);return !1" aria-haspopup=true><u>More</u> <small>&#9660;</small></a><div class=gbm id=gbi><a onclick=gbar.logger.il(1,{t:24}); class=gb2 id=gb_24 href="https://www.google.com/calendar?tab=tc">Calendar</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:51}); class=gb2 id=gb_51 href="http://translate.google.com/?hl=en&sa=N&tab=tT">Translate</a><a onclick=gbar.logger.il(1,{t:17}); class=gb2 id=gb_17 href="http://www.google.com/mobile/?hl=en&tab=tD">Mobile</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:10}); class=gb2 id=gb_10 href="http://www.google.com/search?hl=en&tbo=u&tbm=bks&source=og&sa=N&tab=tp">Books</a><a onclick=gbar.logger.il(1,{t:212}); class=gb2 id=gb_212 href="https://wallet.google.com/manage/?tab=ta">Wallet</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:6}); class=gb2 id=gb_6 href="http://www.google.com/search?hl=en&tbo=u&tbm=shop&source=og&sa=N&tab=tf">Shopping</a><a onclick=gbar.logger.il(1,{t:30}); class=gb2 id=gb_30 href="http://www.blogger.com/?tab=tj">Blogger</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:27}); class=gb2 id=gb_27 href="http://www.google.com/finance?sa=N&tab=te">Finance</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:31}); class=gb2 id=gb_31 href="https://plus.google.com/photos?sa=N&tab=tq">Photos</a><a onclick=gbar.qs(this);gbar.logger.il(1,{t:12}); class=gb2 id=gb_12 href="http://www.google.com/search?hl=en&tbo=u&tbm=vid&source=og&sa=N&tab=tv">Videos</a><div class=gb2><div class=gbd></div></div><a onclick=gbar.logger.il(1,{t:66}); href="http://www.google.com/intl/en/options/" class=gb2>Even more &raquo;</a></div></nobr></div><div id=guser width=100%><nobr><span id=gbn class=gbi></span><span id=gbf class=gbf></span><span id=gbe></span><a target=_top id=gb_70 href="https://www.google.com/accounts/Login?service=&continue=http://www.google.com/patents%3Fhl%3Den&hl=en" class=gb4>Sign in</a><div style="display: none"><div class=gbm id=gbd5 aria-owner=gbg5><div class=gbmc><ol id=gbom class=gbmcc></ol></div></div></div></nobr></div><div class=gbh style=left:0></div><div class=gbh style=right:0></div><div role="alert" style="position: absolute; left: 0; right: 0;"><a href="http://www.google.com/patents/us6556488?hl=en&amp;output=html_text" title="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."><img border="0" src="http://www.google.com/images/cleardot.gif"alt="Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader."></a></div><div id="guser"><nobr></nobr></div><div style="clear:both;"></div><div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr><td class="logo"><a href="http://www.google.com/patents" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"/></a></td><td><form action="http://www.google.com/search" name="f" id="vheadf" method="get"><span id="hf"></span><input type="hidden" name="tbm" value="pts"/><input type="hidden" name="tbo" value="1"/><input type="hidden" name="hl" value="en"/><table><tr><td><div class="inputs"><table><tr><td><div class="text-input"><input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"/><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script></div></td><td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""/></div></td></tr></table></div></td><td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search">&lt;nobr&gt;Advanced Patent Search&lt;/nobr&gt;</a></div></td></tr></table></form></td></tr></table></div><div class="kd-appbar"><h2 class="kd-appname"><a href="/patents">Patents</a></h2><div class="kd-buttonbar left" id="left-toolbar-buttons"><a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US6556488"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=VpdfBAABERAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS6556488&amp;usg=AFQjCNHc3NM3XHEZkH64H-HCMjA3z6NvUg" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/viewer?url=patentimages.storage.googleapis.com/pdfs/US6556488.pdf"></a><a id="appbar-download-pdf-link" href="//patentimages.storage.googleapis.com/pdfs/US6556488.pdf"></a><a class="appbar-application-grant-link" data-label="Application" href="/patents/US20010021130"></a><a class="appbar-application-grant-link" data-selected="true" data-label="Grant" href="/patents/US6556488"></a></div><div class="kd-buttonbar right" id="right-toolbar-buttons"></div></div><div id="books-microdata" itemscope=""itemtype="http://schema.org/Book"itemid="http://www.google.com/patents/US6556488" style="display:none"><span itemprop="description">A delay locked loop is used in a semiconductor memory device. The delay locked loop includes a controllable delay chain block for controlling a delay time of a clock signal coupled thereto, a comparison block for detecting the increase and decrease in the delay time by comparing a reference clock signal...</span><span itemprop="url">http://www.google.com/patents/US6556488?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US6556488 - Delay locked loop for use in semiconductor memory device</span><img itemprop="image" src="http://www.google.com/patents?id=&amp;printsec=frontcover&amp;img=1&amp;zoom=1"alt="Patent US6556488 - Delay locked loop for use in semiconductor memory device" title="Patent US6556488 - Delay locked loop for use in semiconductor memory device"></div><div style="display: none"><ol id="ofe-gear-menu-contents" class="gbmcc"><li class="gbe gbmtc"><a class="gbmt goog-menuitem-content" id="" href="http://www.google.com/advanced_patent_search">Advanced Patent Search</a></li></ol></div><table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr><td id="viewport_td"><div class=vertical_module_list_row><div id=intl_patents class=about_content><div id=intl_patents_v><table class="patent-bibdata"><tr><td class="patent-bibdata-heading">Publication number</td><td class="single-patent-bibdata">US6556488 B2</td></tr><tr><td class="patent-bibdata-heading">Publication type</td><td class="single-patent-bibdata">Grant</td></tr><tr><td class="patent-bibdata-heading">Application number</td><td class="single-patent-bibdata">US 09/742,816</td></tr><tr><td class="patent-bibdata-heading">Publication date</td><td class="single-patent-bibdata">Apr 29, 2003</td></tr><tr><td class="patent-bibdata-heading">Filing date</td><td class="single-patent-bibdata">Dec 19, 2000</td></tr><tr><td class="patent-bibdata-heading">Priority date<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed."></span></td><td class="single-patent-bibdata">Dec 30, 1999</td></tr><tr><td class="patent-bibdata-heading">Fee status<span class="patent-tooltip-anchor patent-question-icon"data-tooltip-text="The fee status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status or dates listed."></span></td><td class="single-patent-bibdata">Paid</td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Also published as</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US20010021130">US20010021130</a></span></span></td></tr><tr class="patent-bibdata-list-row alternate-patent-number"><td class="patent-bibdata-heading">Publication number</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value">09742816, </span><span class="patent-bibdata-value">742816, </span><span class="patent-bibdata-value">US 6556488 B2, </span><span class="patent-bibdata-value">US 6556488B2, </span><span class="patent-bibdata-value">US-B2-6556488, </span><span class="patent-bibdata-value">US6556488 B2, </span><span class="patent-bibdata-value">US6556488B2</span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Inventors</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=ininventor:%22Jong-Hee+Han%22">Jong-Hee Han</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Original Assignee</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="http://www.google.com/search?tbo=p&tbm=pts&hl=en&q=inassignee:%22Hynix+Semiconductor%22">Hynix Semiconductor</a></span></span></td></tr><tr class="patent-bibdata-list-row "><td class="patent-bibdata-heading">Export Citation</td><td><span class="patent-bibdata-value-list"><span class="patent-bibdata-value"><a href="/patents/US6556488.bibtex">BiBTeX</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6556488.enw">EndNote</a>, </span><span class="patent-bibdata-value"><a href="/patents/US6556488.ris">RefMan</a></span></span></td></tr><tr class="patent-internal-links"><td colspan=2><span class="patent-bibdata-value"><a href="#backward-citations">Patent Citations</a> (3),</span> <span class="patent-bibdata-value"><a href="#forward-citations">Referenced by</a> (9),</span> <span class="patent-bibdata-value"><a href="#classifications">Classifications</a> (22),</span> <span class="patent-bibdata-value"><a href="#legal-events">Legal Events</a> (9)</span> </td></tr><tr><td colspan=2 class="patent-bibdata-external-link-spacer-top"></td></tr><tr class="patent-bibdata-external-link-spacer-bottom"></tr><tr><td colspan=2><span class="patent-bibdata-heading">External Links:&nbsp;</span><span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=VpdfBAABERAJ&q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/6556488&usg=AFQjCNG3Y5AMrTYPNDV-bfnP8aNUEm_-YQ">USPTO</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=VpdfBAABERAJ&q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D6556488&usg=AFQjCNEjImus4dr7Y96YpfAeN2S8LeLt3g">USPTO Assignment</a>, </span><span class="patent-bibdata-value"><a href="http://www.google.com/url?id=VpdfBAABERAJ&q=http://worldwide.espacenet.com/publicationDetails/biblio%3FCC%3DUS%26NR%3D6556488B2%26KC%3DB2%26FT%3DD&usg=AFQjCNFJFGt8fjgGH_wUjjM94qX1EDBt3Q">Espacenet</a></span></span></td></tr><tr class="patent-bibdata-group-spacer"></tr></table><div class="number-and-title"><span class="patent-title"><invention-title mxw-id="PT55077822" lang="EN" load-source="patent-office">Delay locked loop for use in semiconductor memory device</invention-title></span><br><span class="patent-number">US 6556488 B2</span></div><div class="patent-section patent-abstract-section"><div class="patent-section-header"><span class="patent-section-title">Abstract</span></div><div class="patent-text"><abstract mxw-id="PA50484633" lang="EN" load-source="patent-office"> <div class="abstract">A delay locked loop is used in a semiconductor memory device. The delay locked loop includes a controllable delay chain block for controlling a delay time of a clock signal coupled thereto, a comparison block for detecting the increase and decrease in the delay time by comparing a reference clock signal with a delayed clock signal generated from the controllable delay chain block, and an instant locking delay control block for controlling the increase and decrease in the delay time of the delay chain block in response to an output signal of the comparison block, the delayed clock signal and the reference clock signal.</div>
  </abstract></div></div><div class="patent-section patent-drawings-section"><div class="patent-section-header"><span class="patent-section-title">Images<span class="patent-section-count">(11)</span></span></div><div class="patent-drawings-body"><div class="patent-drawings-carousel"><div class="drawings"><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6556488B2/US06556488-20030429-D00000.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6556488B2/US06556488-20030429-D00000.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6556488B2/US06556488-20030429-D00001.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6556488B2/US06556488-20030429-D00001.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6556488B2/US06556488-20030429-D00002.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6556488B2/US06556488-20030429-D00002.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6556488B2/US06556488-20030429-D00003.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6556488B2/US06556488-20030429-D00003.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6556488B2/US06556488-20030429-D00004.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6556488B2/US06556488-20030429-D00004.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6556488B2/US06556488-20030429-D00005.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6556488B2/US06556488-20030429-D00005.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6556488B2/US06556488-20030429-D00006.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6556488B2/US06556488-20030429-D00006.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6556488B2/US06556488-20030429-D00007.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6556488B2/US06556488-20030429-D00007.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6556488B2/US06556488-20030429-D00008.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6556488B2/US06556488-20030429-D00008.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6556488B2/US06556488-20030429-D00009.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6556488B2/US06556488-20030429-D00009.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div><div class="patent-image"><div class="patent-thumbnail"><a href="//patentimages.storage.googleapis.com/US6556488B2/US06556488-20030429-D00010.png"><img class="patent-thumbnail-image" alt="Patent Drawing"src="//patentimages.storage.googleapis.com/thumbnails/US6556488B2/US06556488-20030429-D00010.png" /></a></div><div class="patent-thumbnail-caption">&nbsp;</div></div></div></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img" alt="Previous page"src="/googlebooks/images/kennedy/page_left.png"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img" alt="Next page"src="/googlebooks/images/kennedy/page_right.png"width="21" height="21" /></div></div></div><div class="patent-post-drawings"></div><div class="patent-section patent-claims-section"><div class="patent-section-header"><span class="patent-section-title">Claims<span class="patent-section-count">(18)</span></span></div><div class="patent-text"><div mxw-id="PCLM8474362" lang="EN" load-source="patent-office" class="claims">
    <claim-statement>What is claimed is: </claim-statement> <div class="claim"> <div num="1" id="US-6556488-B2-CLM-00001" class="claim">
      <div class="claim-text">1. A delay locked loop for use in a semiconductor memory device, comprising:</div>
      <div class="claim-text">a controllable delay chain means for controlling a delay time of a clock signal coupled thereto; </div>
      <div class="claim-text">a comparison means for comparing a reference clock signal with a delayed clock signal generated from the controllable delay chain means and detecting a need for an increase or decrease of the delay time; and </div>
      <div class="claim-text">an instant locking delay control means for detecting whether a locking between the reference clock signal and the delayed clock signal is accomplished, </div>
      <div class="claim-text">wherein, when the locking is accomplished, the instant locking delay control means is operated to compensate for noise detected by the comparison means and to control the controllable delay chain means, and </div>
      <div class="claim-text">wherein, when the locking is not accomplished, the instant locking delay control means is not operated to compensate for noise and the output signals generated by the comparison means are used to directly control the controllable delay chain means. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="2" id="US-6556488-B2-CLM-00002" class="claim">
      <div class="claim-text">2. The delay locked loop of <claim-ref idref="US-6556488-B2-CLM-00001">claim 1</claim-ref>, wherein the instant locking delay control means includes:</div>
      <div class="claim-text">a delay controller for counting a number of times the output signal of the comparison means is activated and generating a signal requesting an increase or decrease of the delay time if the counted number is larger than a predetermined value; </div>
      <div class="claim-text">a locking detector for detecting, in response to the reference clock signal and the delayed clock signal, whether the locking is accomplished and generating a selection signal representing whether the locking is accomplished; and </div>
      <div class="claim-text">a shift multiplexer for selectively outputting one of the output signal of the comparison means and the output signal of the delay controller in response to the selection signal, thereby controlling the controllable delay chain means. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="3" id="US-6556488-B2-CLM-00003" class="claim">
      <div class="claim-text">3. The delay locked loop of <claim-ref idref="US-6556488-B2-CLM-00002">claim 2</claim-ref>, wherein the locking detector comprises:</div>
      <div class="claim-text">a first delay unit for delaying the delayed clock signal by a predetermined time to thereby generate a delayed output signal; </div>
      <div class="claim-text">a second delay unit for delaying the reference clock signal by a preset time to thereby produce a delayed reference clock signal; </div>
      <div class="claim-text">a first determination unit for determining, in response to the reference clock signal and the delayed output signal, whether the delayed output signal is slower than the reference clock signal; </div>
      <div class="claim-text">a second determination unit for deciding, in response to the delayed clock signal and the delayed reference clock signal, whether the delayed reference clock signal is slower than the delayed clock signal; and </div>
      <div class="claim-text">a logic unit for generating the selection signal based on output signals of the first and the second determination units. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="4" id="US-6556488-B2-CLM-00004" class="claim">
      <div class="claim-text">4. The delay locked loop of <claim-ref idref="US-6556488-B2-CLM-00003">claim 3</claim-ref>, wherein the locking detector further comprises an output unit for delaying, in response to the reference clock signal, an output signal of the logic unit when the locking is accomplished, to thereby control the shift multiplexer.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="5" id="US-6556488-B2-CLM-00005" class="claim">
      <div class="claim-text">5. The delay locked loop of <claim-ref idref="US-6556488-B2-CLM-00004">claim 4</claim-ref>, wherein the output unit comprises:</div>
      <div class="claim-text">a plurality of shift registers configured to shift the output signal of the logic unit and to be reset; </div>
      <div class="claim-text">a NAND gate for performing a negative AND operation for shifted values of the plurality of shift registers; </div>
      <div class="claim-text">and an inverter for producing the selection signal by inverting an output of the NAND gate. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="6" id="US-6556488-B2-CLM-00006" class="claim">
      <div class="claim-text">6. The delay locked loop of <claim-ref idref="US-6556488-B2-CLM-00004">claim 4</claim-ref>, wherein the output unit comprises:</div>
      <div class="claim-text">a plurality of shift registers configured to receive the output signal of the logic unit as their reset signal and to shift a high data value input to a first of the registers; and </div>
      <div class="claim-text">an output means for generating a data value output from the last one of the shift registers as the selection signal. </div>
    </div>
    </div> <div class="claim"> <div num="7" id="US-6556488-B2-CLM-00007" class="claim">
      <div class="claim-text">7. In a delay locked loop, a delay control circuit for generating a control signal for causing an increase or decrease in a delay time of a delayed clock signal, comprising:</div>
      <div class="claim-text">a time-offset detector coupled to the delayed clock signal and a reference clock signal and configured to generate a first adjustment signal indicating a need for an increase or decrease of the delay time; </div>
      <div class="claim-text">a delay controller coupled to the first adjustment signal and configured to generate a second adjustment signal by applying noise compensation to the first adjustment signal; </div>
      <div class="claim-text">a locking detector coupled to the delayed clock signal and the reference signal and configured to assert a lock signal when a locking condition is satisfied; and </div>
      <div class="claim-text">a selector configured to provide one of the first and second adjustment signals as the control signal in response to the lock signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="8" id="US-6556488-B2-CLM-00008" class="claim">
      <div class="claim-text">8. The delay control circuit of <claim-ref idref="US-6556488-B2-CLM-00007">claim 7</claim-ref>, wherein the selector comprises a shift multiplexer having first and second input terminals coupled to receive the first and second adjustment signals respectively, and a control terminal coupled to receive the lock signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="9" id="US-6556488-B2-CLM-00009" class="claim">
      <div class="claim-text">9. The delay control circuit of <claim-ref idref="US-6556488-B2-CLM-00007">claim 7</claim-ref>, wherein the locking detector comprises:</div>
      <div class="claim-text">a first delay unit configured to further delay the delayed clock signal; </div>
      <div class="claim-text">a second delay unit configured to delay the reference clock signal; </div>
      <div class="claim-text">a first time-offset detector coupled to receive the reference clock signal and an output signal of the first delay unit and configured to assert a first flag signal when the output of the first delay unit arrives after the reference clock signal; </div>
      <div class="claim-text">a second time-offset detector coupled to receive the delayed clock signal and an output signal of the second delay unit and configured to assert a second flag signal when the output of the second delay unit arrives after the delayed clock signal; and </div>
      <div class="claim-text">a delay logic block coupled to receive the first and second flag signals and to assert a third flag signal when both the first and second flag signals are asserted, the third flag signal indicating whether the locking condition is achieved. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="10" id="US-6556488-B2-CLM-00010" class="claim">
      <div class="claim-text">10. The delay control circuit of <claim-ref idref="US-6556488-B2-CLM-00009">claim 9</claim-ref>, wherein the first time-offset detector comprises:</div>
      <div class="claim-text">a first latch configured to detect falling edges of the reference clock signal and the output signal of the first delay unit; </div>
      <div class="claim-text">a second latch having input terminals coupled to respective output terminals of the first latch and an enable terminal; </div>
      <div class="claim-text">a pulse generator, responsive to the reference clock signal, having an output terminal coupled to the enable terminal of the second latch; and </div>
      <div class="claim-text">a third latch having input terminals coupled to respective output terminals of the second latch and an output terminal that provides the first flag signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="11" id="US-6556488-B2-CLM-00011" class="claim">
      <div class="claim-text">11. The delay control circuit of <claim-ref idref="US-6556488-B2-CLM-00009">claim 9</claim-ref>, wherein the delay logic block comprises:</div>
      <div class="claim-text">a first inverter configured to invert the first flag signal; </div>
      <div class="claim-text">a NAND gate having a first input terminal coupled to receive the inverted first flag signal, a second input terminal coupled to receive the second flag signal, and an output terminal; and </div>
      <div class="claim-text">a second inverter having an input terminal coupled to the output terminal of the NAND gate and an output terminal that provides the third flag signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="12" id="US-6556488-B2-CLM-00012" class="claim">
      <div class="claim-text">12. The delay control circuit of <claim-ref idref="US-6556488-B2-CLM-00009">claim 9</claim-ref>, wherein the locking detector further comprises an output generator coupled to receive the third flag signal and to delay transmission of a locked state of the third flag signal while not delaying transmission of an unlocked state of the third flag signal.</div>
    </div>
    </div> <div class="claim-dependent"> <div num="13" id="US-6556488-B2-CLM-00013" class="claim">
      <div class="claim-text">13. The delay control circuit of <claim-ref idref="US-6556488-B2-CLM-00012">claim 12</claim-ref>, wherein the output block comprises:</div>
      <div class="claim-text">a plurality of serially coupled shift registers, each having a control terminal coupled to receive the reference clock signal, a reset terminal, a data input terminal, and an output terminal, the data input terminal of a first shift register in the plurality of shift registers being coupled to receive the third flag signal; and </div>
      <div class="claim-text">a NAND gate having a respective input terminal coupled to the output terminal of each of the plurality of shift registers, the NAND gate causing the locked state of the third flag signal to be transmitted only when the locked state is shifted through all of the plurality of shift registers. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="14" id="US-6556488-B2-CLM-00014" class="claim">
      <div class="claim-text">14. The delay control circuit of <claim-ref idref="US-6556488-B2-CLM-00012">claim 12</claim-ref>, wherein the output block comprises:</div>
      <div class="claim-text">a plurality of serially coupled shift registers, each having a control terminal coupled to receive the reference clock signal, a reset terminal coupled to receive the third flag signal, a data input terminal, and a data output terminal, the data input terminal of a first shift register in the plurality of shift registers having its data terminal coupled to receive a logic high signal, </div>
      <div class="claim-text">wherein the unlocked state of the third flag signal causes each of the plurality of shift registers to be reset. </div>
    </div>
    </div> <div class="claim"> <div num="15" id="US-6556488-B2-CLM-00015" class="claim">
      <div class="claim-text">15. In a delay locked loop circuit having a delay chain, a method of providing a delay adjustment signal for controlling a delay time, comprising:</div>
      <div class="claim-text">comparing a delayed clock signal generated by the delayed chain to a reference signal, thereby generating a first adjustment signal; </div>
      <div class="claim-text">applying a noise-compensating condition to the first adjustment signal, thereby generating a second adjustment signal; </div>
      <div class="claim-text">comparing the delayed clock signal and the reference signal, thereby generating a locking signal; </div>
      <div class="claim-text">when the locking signal is in a locked state, selecting the second adjustment signal as the delay adjustment signal; and </div>
      <div class="claim-text">when the locking signal is in an unlocked state selecting the first adjustment signal as the delay adjustment signal. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="16" id="US-6556488-B2-CLM-00016" class="claim">
      <div class="claim-text">16. The method of <claim-ref idref="US-6556488-B2-CLM-00015">claim 15</claim-ref>, wherein applying a noise-compensating condition to the first adjustment signal comprises:</div>
      <div class="claim-text">counting a number of occurrences of the first adjustment signal; and </div>
      <div class="claim-text">generating the second adjustment signal when the number of occurrences exceeds a predetermined threshold. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="17" id="US-6556488-B2-CLM-00017" class="claim">
      <div class="claim-text">17. The method of <claim-ref idref="US-6556488-B2-CLM-00015">claim 15</claim-ref>, wherein comparing the delayed clock signal and the reference signal comprises:</div>
      <div class="claim-text">delaying the reference signal by a predetermined time; </div>
      <div class="claim-text">comparing the delayed clock signal to the delayed reference signal; </div>
      <div class="claim-text">generating a first flag signal when the delayed clock signal arrives later than the reference clock signal; </div>
      <div class="claim-text">delaying the delayed clock signal by a predetermined time, thereby producing a second delayed clock signal; </div>
      <div class="claim-text">comparing the reference signal to the second delayed clock signal; </div>
      <div class="claim-text">generating a second flag signal when the reference signal arrives later than the delayed clock signal; and </div>
      <div class="claim-text">generating the locking signal based on the first and second flag signals. </div>
    </div>
    </div> <div class="claim-dependent"> <div num="18" id="US-6556488-B2-CLM-00018" class="claim">
      <div class="claim-text">18. The method of <claim-ref idref="US-6556488-B2-CLM-00015">claim 15</claim-ref>, further comprising:</div>
      <div class="claim-text">delaying for a predetermined time a transition of the locking signal to a locked state, while not delaying a transition of the locking signal to an unlocked state.</div>
    </div>
  </div> </div></div></div><div class="patent-section patent-description-section"><div class="patent-section-header"><span class="patent-section-title">Description</span></div><div class="patent-text"><div mxw-id="PDES53915151" lang="EN" load-source="patent-office" class="description">
    <heading>FIELD OF THE INVENTION</heading> <p>The present invention relates to a semiconductor memory device; particularly to a time delay locked loop having a short locking time.</p>
    <heading>BACKGROUND OF THE INVENTION</heading> <p>In general, a delay locked loop represents a circuit that is used to synchronize an internal clock of a synchronous memory device with an external clock without errors. That is, since a timing delay occurs when the external clock is inputted into the inside of the memory device, the delay locked loop is used to control the timing delay to thereby synchronize the internal clock with the external clock.</p>
    <p>Referring to FIG. 1, there is illustrated a block diagram of a conventional delay locked loop.</p>
    <p>If a clock signal Clock_<b>1</b> is coupled thereto, a controllable delay chain block <b>100</b> delays the clock signal Clock_<b>1</b> by a predetermined delay time to thereby produce a delayed clock signal Delayed_clock.</p>
    <p>The delayed clock signal Delayed_clock is fed to a pre-delay/post-delay comparison block <b>110</b> that compares the delayed clock signal Delayed_clock with a reference clock signal Reference_clock to thereby determine whether increasing or decreasing the predetermined delay time is required. Through the comparison process, the pre-delay/post-delay/comparison block <b>110</b> generates output signals Add_delay and Subtract_delay that are, in turn, fed back to the controllable delay chain block <b>100</b> so as to adjust the delay time.</p>
    <p>The above delay and comparison processes are repeated until a delayed time of the delayed clock signal Delayed_clock is identical to that of the reference clock signal Reference_clock.</p>
    <p>Referring to FIG. 2, there is shown a block diagram of a conventional time delay locked loop employing a careful delay controller.</p>
    <p>Once a clock signal Clock_<b>1</b> is coupled thereto, a controllable delay chain block <b>200</b> generates a delayed clock signal Delayed_clock by delaying the clock signal Clock_<b>1</b> and the delayed clock signal Delayed_clock is provided to a predelay/post-delay comparison block <b>210</b>.</p>
    <p>The pre-delay/post-delay comparison block <b>210</b> compares the delayed clock signal Delayed_clock with a reference clock signal Reference_clock so as to determine whether increasing or decreasing the delay time of the delayed clock signal Delayed_clock is necessary. As a result of the comparison process, the pre-delay/post-delay comparison block <b>210</b> produces output signals Add_delay_i and Sub_delay_i to a careful delay controller <b>220</b>.</p>
    <p>The careful delay controller <b>220</b> is employed to preclude an incorrect determination for the delay time, wherein the incorrect determination may occur by a noise introduced by the power supply or an irregular noise at a system. That is, the delay controller <b>220</b> controls the controllable delay chain block <b>200</b> to change the delay time only when the delay time determination satisfies a predetermined standard by collecting the results of more than two continuous determination processes instead of directly applying the result of the pre-delay/post-delay comparison block <b>210</b> to change the delay time. The output signals Add_delay and Subtract_delay of the delay controller <b>220</b> are fed back to the controllable delay chain block <b>20</b> to thereby adjust the delay time.</p>
    <p>As described above, the conventional delay locked loop of FIG. 2 is insensitive to noise at the state when the delayed locked loop normally operates and the locking is done. However, there is a disadvantage that it takes a very long time from an initial condition in which the locking is not caused to the locking: That is, since, in order to adjust the time delay, there must be at least two determination processes for the increase or decrease in the delay time generated by the pre-delay/post-delay comparison block <b>210</b>, the time required for the locking may be much longer compared with that of using only one time of determination, as in the delay locked loop of FIG. <b>1</b>.</p>
    <heading>SUMMARY OF THE INVENTION</heading> <p>It is, therefore, a primary object of the present invention to provide a time delay locked loop which classifies a locking state of the delay locked loop into a locked state and a unlocked state, and either uses a conventional time delay adjusting method in the unlocked state or reduces or eliminates a incorrect determination of the locking introduced by a noise in the locked state.</p>
    <p>In accordance with the present invention, there is provided a delay locked loop for use in a semiconductor memory device, comprising: a controllable delay chain block for controlling a delay time of a clock signal coupled thereto; a comparison block for detecting the increase and decrease in the delay time by comparing a reference clock signal with a delayed clock signal generated from the controllable delay chain block; and an instant locking delay control block for controlling the increase and decrease in the delay time of the delay chain block in response to an output signal of the comparison block, the delayed clock signal and the reference clock signal.</p>
    <heading>BRIEF DESCRIPTION OF THE DRAWINGS</heading> <p>The above and other objects and features of the present invention will become apparent from the following description of preferred embodiments given in conjunction with the accompanying drawings, in which:</p>
    <p>FIG. 1 illustrates a block diagram of a conventional delay locked loop;</p>
    <p>FIG. 2 shows a conventional delay locked loop employing a careful delay controller;</p>
    <p>FIG. 3 is a block diagram of a delay locked loop in accordance with the present invention;</p>
    <p>FIG. 4 provides a block diagram of an instant locking delay controller in accordance with the present invention;</p>
    <p>FIG. 5 depicts a block diagram of a locking detector in accordance with the present invention;</p>
    <p>FIG. 6 represents a block diagram of a pre-delay/post-delay determination block in FIG. 5;</p>
    <p>FIG. 7 describes a block diagram of a pre-delay/post-delay logic block in FIG. 5;</p>
    <p>FIG. 8 is a block diagram of a locking detector further including an output block in accordance with the present invention;</p>
    <p>FIG. 9 shows a block diagram of the output block in accordance with one embodiment of the present invention; and</p>
    <p>FIG. 10 is illustrated a block diagram of the output block in accordance with another embodiment of the present invention.</p>
    <heading>DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS</heading> <p>Hereinafter, with reference to the drawings, some of the preferred embodiments of the present invention will be explained in detail.</p>
    <p>Referring to FIG. 3, there is illustrated a block diagram of a delay locked loop in accordance with the present invention.</p>
    <p>The delay locked loop comprises a controllable delay chain block <b>300</b> for adjusting a delay time of a clock in response to output signals Add_delay and Subtract_delay of an instant locking delay controller <b>320</b>, a pre-delay/post-delay comparison block <b>310</b> for determining the need for increase or decrease of the delay time by comparing a delayed clock signal Delayed_clock output from the controllable delay chain block <b>300</b> with a reference clock signal Reference_clock, and the instant locking delay controller <b>320</b> for generating the output signals Add_delay and Subtract_delay by using output signals Add_delay_i and Sub_delay_i of the pre-delay/post-delay comparison block <b>310</b>, the delayed clock signal Delayed_clock and the reference clock signal Reference_clock, wherein the output signals Add_delay and Subtract_delay are used to control the increase and decrease of the delay time at the controllable delay chain block <b>300</b>.</p>
    <p>Unlike the conventional delay locked loop described in FIG. 2, in the inventive delay locked loop shown in FIG. 3, the delayed clock signal Delayed_clock and the reference clock, signal Reference_clock are coupled to both the pre-delay/post-delay comparison block <b>310</b> and the instant locking delay controller <b>320</b> in parallel. Therefore, the instant locking delay controller <b>320</b> can check whether the locking is accomplished or not by comparing the delayed clock signal Delayed_clock and the reference clock signal Reference_clock. the instant locking delay controller <b>320</b> in accordance with the present invention.</p>
    <p>The instant locking delay controller <b>320</b> comprises a conventional careful delay controller <b>410</b>, a shift multiplexer <b>420</b> and a locking detector <b>430</b>.</p>
    <p>The locking detector <b>430</b> compares the reference clock signal Reference_clock with the time delayed clock signal Delayed_clock to thereby check whether a time difference between the reference clock signal Reference_clock and the time delayed clock signal Delayed_clock is locked in a predetermined range. The output signals Add_delay_i and Sub_delay_i of the pre-delay/post-delay comparison block are inputted to the careful delay controller <b>410</b> that generates output signals Add_delay_int and Sub_delay_int compensating the locking due to a noise. The signals Add_delay_i and Sub_delay_i are also coupled to the shift multiplexer <b>420</b>.</p>
    <p>Then, the shift multiplexer <b>420</b> selects one of the inputted signals Add_delay_i and Sub_delay_i and chooses one of the inputted signals Add_delay_int and Sub_delay_int. At this time, if the locking detector <b>430</b> determines that the reference clock signal Reference_clock and the time delayed clock signal Delayed_clock are sufficiently locked, the shift multiplexer <b>420</b> determines an instruction provided from the careful delay controller <b>410</b> as a final time delay instruction, and, if otherwise, the shift multiplexer <b>420</b> decides an instruction coupled from the pre-delay/post-delay comparison block <b>310</b> as the final time delay instruction.</p>
    <p>The locking detector <b>430</b> generates a signal Rough_lock_flag controlling the shift multiplexer <b>420</b> based on the reference clock signal Reference_clock and the time delayed clock signal Delayed_clock.</p>
    <p>Referring to FIG. 5, there is shown an exemplary block diagram of the locking detector <b>430</b> in FIG. <b>4</b>.</p>
    <p>The locking detector <b>430</b> comprises a first predelay/post-delay determination block <b>530</b> which receives the reference clock signal Reference_clock and a signal provided from a first delay block <b>510</b> which delays the time delayed clock signal Delayed_clock by a predetermined delay time; a second pre-delay/post-delay determination block <b>540</b> which receives the time delayed clock signal Delayed_clock and a signal supplied from a second delay block <b>520</b> which delays the reference clock signal Reference_clock by a preset delay time; and a pre-delay/post-delay logic block <b>550</b> generates the control signal Rough_lock_flag by using output signals Lead_lag_flag_<b>1</b> and Lead_lag_flag_<b>2</b> of the first and the second pre-delay/post-delay determination blocks <b>530</b> and <b>540</b>.</p>
    <p>The first pre-delay/post-delay determination block <b>530</b> is provided with the reference clock signal Reference_clock and the signal S<b>1</b> outputted from the first delay block <b>510</b> delaying the time delayed clock signal Delayed_clock by the predetermined delay time, and compares the reference clock signal Reference_clock and the signal S<b>1</b>. If the reference clock signal Reference_clock is slower than the signal S<b>1</b>, it means that the time delayed clock signal Delayed_clock goes ahead a predetermined time compared with the reference clock signal Reference_clock. Therefore, in order to determine that the time delayed signal Delayed_clock and the reference clock signal Reference_clock are locked, it should be determined that the signal S<b>1</b> is slower than the reference clock signal Reference_clock.</p>
    <p>The second pre-delay/post-delay determination block <b>540</b> is provided with the time delayed clock signal Delayed_clock and the signal R<b>1</b> outputted from the second delay block <b>520</b> delaying the reference clock signal Reference_clock by the preset delay time and compares the time delayed clock signal Delayed_clock and the signal R<b>1</b>. If the signal R<b>1</b> is faster than the time delayed clock signal Delayed_clock, it means that the time delayed clock signal Delayed_clock is behind the predetermined time compared with the reference clock signal Reference_clock. Accordingly, in order to determine that the time delayed signal Delayed_clock and the reference clock signal Reference_clock are locked, it should be determined that the signal R<b>1</b> is slower than the time delayed clock signal Delayed_clock.</p>
    <p>The pre-delay/post-delay logic block <b>550</b> checks whether or not the second pre-delay/post-delay determination block <b>540</b> determines that the signal R<b>1</b> is slower than the time delayed clock signal Delayed_clock and whether or not the first pre-delay/post-delay determination block <b>530</b> determines that the signal S<b>1</b> is slower than the reference clock signal Reference_clock. If all of the above requirements are satisfied, the pre-delay/post-delay logic block <b>550</b> determines that the locking is achieved and, if otherwise, decides that the locking is not achieved. As a result, the selection signal Rough_lock_flag representing whether the locking is achieved or not is outputted to the shift multiplexer <b>420</b>.</p>
    <p>Referring to FIG. 6, there is described an exemplary circuit diagram of the pre-delay/post-delay determination block <b>530</b> or <b>540</b> in FIG. 5 which is capable of detecting the first and last of falling edges of the reference clock signal Reference_clock and the time delayed clock signal Delayed_clock.</p>
    <p>A reference signal REFERENCE is inverted at a first inverter INV<b>1</b> and the inverted signal is inputted into a first input node of a first NAND gate N<b>1</b>. An output signal of the first NAND gate N<b>1</b> is fed to a first input node of a second NAND gate N<b>2</b>.</p>
    <p>Meanwhile, a clock signal IN_CLOCK is inverted at a second inverter INV<b>2</b> and then the inverted signal is coupled to a second input node of the second NAND gate N<b>2</b>. An output signal of the second NAND gate N<b>2</b> is fed to a second input node of the first NAND gate N<b>1</b>.</p>
    <p>The inverted signal generated from the first inverter INV<b>1</b> is provided into a third inverter INV<b>3</b> and an output signal of the third inverter INV<b>3</b> is fed to a pulse generator B<b>1</b>. Then, an output signal of the pulse generator B<b>1</b> is coupled to a first input node of a third NAND gate N<b>3</b> and a second input node of a fourth NAND gate N<b>4</b> in parallel.</p>
    <p>The output signal of the first NAND gate N<b>1</b> is provided into a second input node of the third NAND gate N<b>3</b> and the output signal of the second NAND gate N<b>2</b> is supplied into a first input node of the fourth NAND gate N<b>4</b>. Output signals of the third and the fourth NAND gates N<b>3</b> and N<b>4</b> are provided to a fifth and a sixth NAND gates N<b>5</b> and N<b>6</b>, respectively. An output signal of the fifth NAND gate N<b>5</b> is inputted to the sixth NAND gate N<b>6</b>, and an output signal of the sixth NAND gate N<b>6</b> is fed to the fifth NAND gate N<b>5</b> to be latched and also generated as a determination signal Lead<b>0</b>_lag<b>1</b>_flag.</p>
    <p>The first latch consisting of the first NAND gate N<b>1</b> and the second NAND gate N<b>2</b> is a circuit for detecting the first and last of falling edges of the reference signal REFERENCE and the clock signal IN_CLOCK.</p>
    <p>The third latch made of the fifth NAND gate N<b>5</b> and the sixth NAND gate N<b>6</b> has a function of storing the data of the first latch.</p>
    <p>The second latch composed of the third NAND gate N<b>3</b> and the fourth NAND gate N<b>4</b> is a gate for delivering the data of the first latch to the third latch.</p>
    <p>The pulse generator B<b>1</b> produces a signal that is enabled to transfer the data of the first latch when the first latch finishes its comparison process.</p>
    <p>In FIG. 7, there is depicted a detailed circuit diagram of the pre-delay/post-delay logic block <b>550</b> illustrated in FIG. <b>5</b>.</p>
    <p>The determination signal Lead_lag_flag_<b>1</b> outputted from the first pre-delay/post-delay determination block <b>530</b> is inverted by an inverter INV<b>4</b> and then coupled to one input node of a NAND gate N<b>7</b>. The signal Lead_lag_flag_<b>2</b> generated from the second pre-delay/post-delay determination block <b>540</b> is fed to the other input node of the NAND gate N<b>7</b>. An output signal of the NAND gate N<b>7</b> is inverted by an inverter INV<b>5</b> and then outputted as the selection signal Rough_lock_flag controlling the shift multiplexer <b>420</b>.</p>
    <p>For instance, in the first and the second determination blocks <b>530</b> and <b>540</b>, it is assumed that, if a signal that is compared with a reference signal is faster than the reference signal, an output thereof has a logic low state and, if otherwise, the output has a logic high state. According to the assumption, when the second pre-delay/post-delay determination block <b>540</b> determines that the signal R<b>1</b> is slower than the time delayed clock signal Delayed_clock and the first pre-delay/post-delay determination block <b>530</b> decides that the signal S<b>1</b> is slower than the reference clock signal Reference_clock, the first and the second determination blocks <b>530</b> and <b>540</b> generate output signals having the logic high state. If otherwise, the first and the second determination blocks <b>530</b> and <b>540</b> generate output signals having the logic low state.</p>
    <p>In FIG. 8, there is shown a block diagram further including an output block <b>800</b> in addition to the locking detector <b>430</b>.</p>
    <p>The locking detector <b>430</b> is a circuit for checking whether the locking is accomplished or not and the locking range car be relatively wide. In this case, although the locking detector <b>430</b> determines that the locking is achieved, it takes much longer time to accomplish a maximum locking which can be induced by the delay locking loop.</p>
    <p>If the careful delay controller <b>410</b> is used as soon as the locking detector <b>430</b> determines that the locking is accomplished, the entire locking time may become longer. Therefore, information representing that the locking is achieved should be outputted after a given time. On the other hand, information representing that the locking is not accomplished should be outputted without any delay.</p>
    <p>In order to provide a signal representing an unlocked state without delay while providing a signal representing a locked state only after a given time, output block <b>800</b> may be used. Output block <b>800</b> receives the time delayed clock signal Delayed-clock and delays the output signal of the pre-delay/post-delay logic block <b>550</b> by one or more than one clock cycles. Further, if information showing that the locking is not accomplished at the pre-delay/post-delay logic block <b>550</b> is coupled thereto, the output block <b>800</b> immediately deactivates the selection signal Rough_lock_flag that controls the shift multiplexer to thereby make the careful delay controller <b>410</b> not be used.</p>
    <p>Referring to FIG. 9, there is described one embodiment of the output block <b>800</b>. In accordance with this embodiment, several shift registers are connected to each other in series. The output block <b>800</b> comprises a first shift register <b>900</b> receiving as inputs a reference clock signal CLOCK of synchronizing the registers, the output signal DATA of the pre-delay/post-delay logic block <b>550</b> and a reset signal RESET; a plurality of shift registers <b>910</b> serially connected to the first shift register <b>900</b> and receiving the reference clock signal CLOCK and the reset signal RESET; a NAND gate <b>920</b> performing a negative AND operation for the output signal DATA of the pre-delay/post-delay logic block <b>550</b> and shifted signals generated from the plurality of shift registers <b>910</b>; and an inverter <b>930</b> outputting the selection signal Rough_lock_flag by inverting an output of the NAND gate <b>920</b>.</p>
    <p>The first shift register <b>900</b> receives as its input the signal DATA generated from the pre-delay/post-delay logic block <b>810</b> and the inputted signal DATA is shifted to a next shift register in response to the clock signal CLOCK. The shift registers are initialized by the reset signal RESET. The NAND gate <b>920</b> generates information representing that the locking is accomplished when the inputted signal DATA passes a predetermined number of shift registers. Information describing that the locking is not accomplished is outputted without passing the shift registers.</p>
    <p>In FIG. 10, there is illustrated a block diagram of the output block <b>800</b> in accordance with another embodiment of the present invention.</p>
    <p>The output block <b>800</b> comprises a multiplicity of shift registers <b>950</b> connected to each other in series which receive a clock signal CLOCK of synchronizing registers and the output signal DATA of the pre-delay/post-delay logic block <b>550</b> as a reset signal. An input of the first shift register is fixed as a logic high state, and a shifted signal produced from the final shift register is delayed by a delay unit <b>960</b> and outputted as the selection signal Rough_Lock_flag.</p>
    <p>As described above, in a delay locked loop of a semiconductor memory device in accordance with the present invention, by using different circuits depending on whether the locking is completed or not, i.e., using the careful delay controller when the locking is accomplished and not using the careful delay controller when the locking is not completed, it is possible to obtain a short locking time when the locking is not accomplished and to reduce an incorrect locking determination due to noise by using the careful delay controller when the locking is done.</p>
    <p>While the present invention has been described with respect to the particular embodiments, it will be apparent to those skilled in the art that various changes and modifications may be made without departing from the spirit and scope of the invention as defined in the following claims.</p>
    </div></div></div><div class="patent-section patent-tabular-section"><a id="backward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Patent Citations</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Cited Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5087829">US5087829</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Dec 1, 1989</td><td class="patent-data-table-td patent-date-value">Feb 11, 1992</td><td class="patent-data-table-td ">Hitachi, Ltd.</td><td class="patent-data-table-td ">High speed clock distribution system</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US5745533">US5745533</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">May 30, 1995</td><td class="patent-data-table-td patent-date-value">Apr 28, 1998</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Apparatus and method for adjusting the skew of a timing signal using propagation delay time of signals generated by a ring oscillator forming a digital circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6081142">US6081142</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Mar 19, 1998</td><td class="patent-data-table-td patent-date-value">Jun 27, 2000</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Hold time margin increased semiconductor device and access time adjusting method for same</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="forward-citations"></a><div class="patent-section-header"><span class="patent-section-title">Referenced by</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Citing Patent</th><th class="patent-data-table-th">Filing date</th><th class="patent-data-table-th">Publication date</th><th class="patent-data-table-th">Applicant</th><th class="patent-data-table-th">Title</th></tr></thead><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US6765423">US6765423</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Sep 30, 2002</td><td class="patent-data-table-td patent-date-value">Jul 20, 2004</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Semiconductor circuit having clock synchronous receiver circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7073098">US7073098</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 14, 2003</td><td class="patent-data-table-td patent-date-value">Jul 4, 2006</td><td class="patent-data-table-td ">Seiko Epson Corporation</td><td class="patent-data-table-td ">Multi-phase clock generation circuit and clock multiplication circuit</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7096376">US7096376</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 7, 2002</td><td class="patent-data-table-td patent-date-value">Aug 22, 2006</td><td class="patent-data-table-td ">Fujitsu Limited</td><td class="patent-data-table-td ">Device and method for ensuring that a signal always reaches its destination after a fixed number of clock cycles</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7099232">US7099232</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Jun 25, 2004</td><td class="patent-data-table-td patent-date-value">Aug 29, 2006</td><td class="patent-data-table-td ">Hynix Semiconductor Inc.</td><td class="patent-data-table-td ">Delay locked loop device</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7130226">US7130226</a><span class='patent-tooltip-anchor' data-tooltip-text="Cited by examiner"> *</span></td><td class="patent-data-table-td patent-date-value">Feb 9, 2005</td><td class="patent-data-table-td patent-date-value">Oct 31, 2006</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Clock generating circuit with multiple modes of operation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7336548">US7336548</a></td><td class="patent-data-table-td patent-date-value">Oct 3, 2006</td><td class="patent-data-table-td patent-date-value">Feb 26, 2008</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Clock generating circuit with multiple modes of operation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7643359">US7643359</a></td><td class="patent-data-table-td patent-date-value">Dec 14, 2007</td><td class="patent-data-table-td patent-date-value">Jan 5, 2010</td><td class="patent-data-table-td ">Micron Technology, Inc.</td><td class="patent-data-table-td ">Clock generating circuit with multiple modes of operation</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/US7944258">US7944258</a></td><td class="patent-data-table-td patent-date-value">Dec 29, 2006</td><td class="patent-data-table-td patent-date-value">May 17, 2011</td><td class="patent-data-table-td ">Hynix Semiconductor Inc.</td><td class="patent-data-table-td ">Semiconductor integrated circuit including delay line of delay locked loop and method of controlling delay time using the same</td></tr><tr><td class="patent-data-table-td citation-patent"><a href="/patents/CN1694181B?cl=en">CN1694181B</a></td><td class="patent-data-table-td patent-date-value">Nov 15, 2004</td><td class="patent-data-table-td patent-date-value">May 26, 2010</td><td class="patent-data-table-td "></td><td class="patent-data-table-td ">Delay locked loop device</td></tr></table><div class="patent-section-footer">* Cited by examiner</div></div><div class="patent-section patent-tabular-section"><a id="classifications"></a><div class="patent-section-header"><span class="patent-section-title">Classifications</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th"> </th><th class="patent-data-table-th"> </th></tr></thead><tr><td class="patent-data-table-td ">U.S. Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=VpdfBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S194000">365/194</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=VpdfBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S189120">365/189.12</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=VpdfBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc327/defs327.htm&usg=AFQjCNFoZx7H6EhU2a-QMFPGAY1I73oBzw#C327S158000">327/158</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=VpdfBAABERAJ&q=http://www.uspto.gov/web/patents/classification/uspc365/defs365.htm&usg=AFQjCNEzHaQGuetTtzY59oDtginiG6P-0A#C365S233100">365/233.1</a></span></td></tr><tr><td class="patent-data-table-td ">International Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=VpdfBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=G11C0007220000">G11C7/22</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=VpdfBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H03L0007089000">H03L7/089</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=VpdfBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H03L0007107000">H03L7/107</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=VpdfBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H03L0007081000">H03L7/081</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=VpdfBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H03L0007095000">H03L7/095</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=VpdfBAABERAJ&q=http://web2.wipo.int/ipcpub/&usg=AFQjCNER44F5jlVoswCkvW3YEcB5lW4moA#refresh=page&notion=scheme&version=20130101&symbol=H03L0007080000">H03L7/08</a></span></td></tr><tr><td class="patent-data-table-td ">Cooperative Classification</td><td class="patent-data-table-td "><span class="nested-value"><a href="http://www.google.com/url?id=VpdfBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C7/222">G11C7/222</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=VpdfBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03L7/095">H03L7/095</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=VpdfBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03L7/089">H03L7/089</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=VpdfBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=G11C7/22">G11C7/22</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=VpdfBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03L7/107">H03L7/107</a></span>, <span class="nested-value"><a href="http://www.google.com/url?id=VpdfBAABERAJ&q=http://worldwide.espacenet.com/classification&usg=AFQjCNGs5WqSrPE3A4ZP63zGuM6PRNfEFA#!/CPC=H03L7/0814">H03L7/0814</a></span></td></tr><tr><td class="patent-data-table-td ">European Classification</td><td class="patent-data-table-td "><span class="nested-value">G11C7/22A</span>, <span class="nested-value">H03L7/107</span>, <span class="nested-value">H03L7/095</span>, <span class="nested-value">G11C7/22</span>, <span class="nested-value">H03L7/081A1</span>, <span class="nested-value">H03L7/089</span></td></tr></table><div class="patent-section-footer"></div></div><div class="patent-section patent-tabular-section"><a id="legal-events"></a><div class="patent-section-header"><span class="patent-section-title">Legal Events</span></div><table class="patent-data-table"><thead class="patent-data-table-thead"><tr class="patent-data-table"><th class="patent-data-table-th">Date</th><th class="patent-data-table-th">Code</th><th class="patent-data-table-th">Event</th><th class="patent-data-table-th">Description</th></tr></thead><tr><td class="patent-data-table-td patent-date-value">Mar 13, 2014</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">CONVERSANT IP N.B. 868 INC., CANADA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CHANGE OF NAME;ASSIGNOR:658868 N.B. INC.;REEL/FRAME:032439/0547</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20140101</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 10, 2012</td><td class="patent-data-table-td ">B1</td><td class="patent-data-table-td ">Reexamination certificate first reexamination</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">THE PATENTABILITY OF CLAIMS 7 AND 15 IS CONFIRMED. CLAIMS 1-6, 8-14 AND 16-18 WERE NOT REEXAMINED.</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Feb 14, 2012</td><td class="patent-data-table-td ">RR</td><td class="patent-data-table-td ">Request for reexamination filed</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20111130</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Jan 10, 2012</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">ROYAL BANK OF CANADA, CANADA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">U.S. INTELLECTUAL PROPERTY SECURITY AGREEMENT (FOR NON-U.S. GRANTORS) - SHORT FORM;ASSIGNORS:658276N.B. LTD.;658868 N.B. INC.;MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:027512/0196</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20111223</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Nov 15, 2011</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">658868 N.B. INC., CANADA</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20110822</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HYNIX SEMICONDUCTOR INC.;REEL/FRAME:027231/0292</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Aug 30, 2011</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">CHANGE OF NAME;ASSIGNOR:HYUNDAI ELECTRONICS INDUSTRIES CO., LTD.;REEL/FRAME:026828/0688</span></div><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">HYNIX SEMICONDUCTOR INC., KOREA, REPUBLIC OF</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20010329</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Sep 15, 2010</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">8</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Oct 6, 2006</td><td class="patent-data-table-td ">FPAY</td><td class="patent-data-table-td ">Fee payment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Year of fee payment: </span><span class="nested-value">4</span></div></td></tr><tr><td class="patent-data-table-td patent-date-value">Apr 30, 2001</td><td class="patent-data-table-td ">AS</td><td class="patent-data-table-td ">Assignment</td><td class="patent-data-table-td "><div class="nested-key-value"><span class="nested-key">Owner name: </span><span class="nested-value">HYUNDAI ELECTRONICS INDUSTRTIES CO., LTD A CORPORA</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HAN, JONG-HEE;REEL/FRAME:011788/0531</span></div><div class="nested-key-value"><span class="nested-key">Effective date: </span><span class="nested-value">20010420</span></div><div class="nested-key-value"><span class="nested-key">Free format text: </span><span class="nested-value">ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:HAN, JONG-HEE /AR;REEL/FRAME:011788/0531</span></div></td></tr></table><div class="patent-section-footer"></div></div><div class="modal-dialog" id="patent-images-lightbox"><div class="patent-lightbox-controls"><div class="patent-lightbox-rotate-controls"><div class="patent-lightbox-rotation-text">Rotate</div><div class="rotate-icon rotate-ccw-icon"></div><div class="rotate-icon rotate-cw-icon"></div></div><div class="patent-lightbox-index-counter"></div><a class="patent-lightbox-fullsize-link" target="_blank">Original Image</a><div class="patent-drawings-control patent-drawings-next"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_right.png" alt="Next page"width="21" height="21" /></div><div class="patent-drawings-control patent-drawings-prev"><img class="patent-drawings-button-img"src="/googlebooks/images/kennedy/page_left.png" alt="Previous page"width="21" height="21" /></div></div><div class="modal-dialog-content"><div class="patent-lightbox-image-holder"><div class="patent-lightbox-placeholder"></div></div></div></div><script>_OC_initPatentsAtb({image_not_available_html: " Image not available"});</script></div></div></div></td></tr></table><script>(function() {var href = window.location.href;if (href.indexOf('?') !== -1) {var parameters = href.split('?')[1].split('&');for (var i = 0; i < parameters.length; i++) {var param = parameters[i].split('=');if (param[0] == 'focus') {var elem = document.getElementById(param[1]);if (elem) {elem.focus();}}}}})();</script><script>_OC_addFlags({LockSrc:"/books/javascript/lock_8a2b04e7bf975d5171d8e4c0b6365c7a.js", Host:"http://www.google.com/", IsBooksRentalEnabled:1, IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsWebReaderSvgEnabled:0, IsGeoLayerEnabled:1, IsImageModeNotesEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsWebReaderUniversalPaginatorEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsOfflineRestrictedCopyEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsRestrictedCopyEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:1, IsRatingsOnBookcardsEnabled:1, IsAdsDisabled:0, IsIframePageDisplayEnabled:0, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsImagePageProviderEnabled:0, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026sig=ACfU3U1W1g1_Hxd1WamLcgWsVR9JsZsMCQ\u0026id=VpdfBAABERAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026sig=ACfU3U03mdc8lD3srA3il9_t6_AdAUaxRg\u0026id=VpdfBAABERAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026sig=ACfU3U3Fa2bcgpG0ape4ief6YNEMhtlgWw","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/Delay_locked_loop_for_use_in_semiconduct.pdf?id=VpdfBAABERAJ\u0026output=pdf\u0026sig=ACfU3U2jDadzhoKr1F2F-qr8TB8R0y_CgQ"},"sample_url":"http://www.google.com/patents/reader?id=VpdfBAABERAJ\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em"><div style="margin-bottom:8px"><a href=http://www.google.com/><nobr>Google&nbsp;Home</nobr></a> - <a href=//www.google.com/patents/sitemap/><nobr>Sitemap</nobr></a> - <a href=http://www.google.com/googlebooks/uspto.html><nobr>USPTO Bulk Downloads</nobr></a> - <a href=/intl/en/privacy/><nobr>Privacy Policy</nobr></a> - <a href=/intl/en/policies/terms/><nobr>Terms of Service</nobr></a> - <a href=https://support.google.com/faqs/answer/2539193?hl=en><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a></div><span>Data provided by IFI CLAIMS Patent Services</span><br><span >&copy;2012 Google</span></div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script> </body></html>