IP Upgrade report for adc_mic_lcd
Mon Sep 25 11:34:23 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------+
; IP Upgrade Summary                                                         ;
+------------------------------+---------------------------------------------+
; IP Components Upgrade Status ; Passed - Mon Sep 25 11:34:23 2017           ;
; Quartus Prime Version        ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                ; adc_mic_lcd                                 ;
; Top-level Entity Name        ; adc_mic_lcd                                 ;
; Family                       ; MAX 10                                      ;
+------------------------------+---------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                 ;
+-------------+----------------+---------+-------------------------------------+----------------------+-------------------------------------+---------+
; Entity Name ; Component Name ; Version ; Original Source File                ; Generation File Path ; New Source File                     ; Message ;
+-------------+----------------+---------+-------------------------------------+----------------------+-------------------------------------+---------+
; altclk      ; ALTPLL         ; 16.1    ; altclk.qip                          ; altclk.v             ; altclk.qip                          ;         ;
; altclk      ; ALTPLL         ; 16.1    ; altclk.qip                          ; altclk.v             ; altclk.qip                          ;         ;
; clock_buff  ; altclkctrl     ; 16.1    ; clock_buff/synthesis/clock_buff.qip ; clock_buff.qsys      ; clock_buff/synthesis/clock_buff.qip ;         ;
; clock_buff  ; altclkctrl     ; 16.1    ; clock_buff/synthesis/clock_buff.qip ; clock_buff.qsys      ; clock_buff/synthesis/clock_buff.qip ;         ;
+-------------+----------------+---------+-------------------------------------+----------------------+-------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "altclk.v" to "altclk.BAK.v"
Info (11837): Started upgrading IP component ALTPLL with file "altclk.v"
Info (11902): Backing up file "altclk.v" to "altclk.BAK.v"
Info (11837): Started upgrading IP component ALTPLL with file "altclk.v"
Info (11902): Backing up file "clock_buff.qsys" to "clock_buff.BAK.qsys"
Info (11902): Backing up file "clock_buff/synthesis/clock_buff.v" to "clock_buff.BAK.v"
Info (11837): Started upgrading IP component altclkctrl with file "clock_buff.qsys"
Info: 2017.09.25.11:33:53 Info: Starting to upgrade the IP cores in the Qsys system
Info: 2017.09.25.11:33:53 Info: Finished upgrading the ip cores
Info: 2017.09.25.11:34:00 Info: Saving generation log to C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff
Info: 2017.09.25.11:34:00 Info: Starting: Create simulation model
Info: 2017.09.25.11:34:00 Info: qsys-generate C:\Users\ben\Documents\GitHub\KPCDASS2017\clock_buff.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\ben\Documents\GitHub\KPCDASS2017\clock_buff\simulation --family="MAX 10" --part=10M50DAF484C6GES
Info: 2017.09.25.11:34:00 Info: Loading KPCDASS2017
Info: 2017.09.25.11:34:01 Info: Reading input file
Info: 2017.09.25.11:34:01 Info: Adding altclkctrl_0 [altclkctrl 17.0]
Info: 2017.09.25.11:34:01 Info: Parameterizing module altclkctrl_0
Info: 2017.09.25.11:34:01 Info: Building connections
Info: 2017.09.25.11:34:01 Info: Parameterizing connections
Info: 2017.09.25.11:34:01 Info: Validating
Info: 2017.09.25.11:34:01 Info: Done reading input file
Info: 2017.09.25.11:34:01 Info: clock_buff.altclkctrl_0: Targeting device family: MAX 10.
Info: 2017.09.25.11:34:01 Info: clock_buff.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: 2017.09.25.11:34:01 Info: clock_buff: Generating clock_buff "clock_buff" for SIM_VERILOG
Info: 2017.09.25.11:34:02 Info: altclkctrl_0: Generating top-level entity clock_buff_altclkctrl_0.
Info: 2017.09.25.11:34:02 Info: altclkctrl_0: "clock_buff" instantiated altclkctrl "altclkctrl_0"
Info: 2017.09.25.11:34:02 Info: clock_buff: Done "clock_buff" with 2 modules, 2 files
Info: 2017.09.25.11:34:02 Info: qsys-generate succeeded.
Info: 2017.09.25.11:34:02 Info: Finished: Create simulation model
Info: 2017.09.25.11:34:02 Info: Starting: Create Modelsim Project.
Info: 2017.09.25.11:34:02 Info: sim-script-gen --spd=C:\Users\ben\Documents\GitHub\KPCDASS2017\clock_buff\clock_buff.spd --output-directory=C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation
Info: 2017.09.25.11:34:02 Info: Doing: ip-make-simscript --spd=C:\Users\ben\Documents\GitHub\KPCDASS2017\clock_buff\clock_buff.spd --output-directory=C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation
Info: 2017.09.25.11:34:03 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation
Info: 2017.09.25.11:34:03 Info:     mentor
Info: 2017.09.25.11:34:03 Info: Generating the following file(s) for VCS simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation
Info: 2017.09.25.11:34:03 Info:     synopsys/vcs
Info: 2017.09.25.11:34:03 Info: Generating the following file(s) for VCSMX simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation
Info: 2017.09.25.11:34:03 Info:     synopsys/vcsmx
Info: 2017.09.25.11:34:03 Info:     synopsys/vcsmx
Info: 2017.09.25.11:34:03 Info: Generating the following file(s) for NCSIM simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation
Info: 2017.09.25.11:34:03 Info:     cadence
Info: 2017.09.25.11:34:03 Info:     cadence
Info: 2017.09.25.11:34:03 Info:     cadence
Info: 2017.09.25.11:34:03 Info:     1 .cds.lib files in cadence/cds_libs
Info: 2017.09.25.11:34:03 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation
Info: 2017.09.25.11:34:03 Info:     aldec
Info: 2017.09.25.11:34:03 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation
Info: 2017.09.25.11:34:03 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2017.09.25.11:34:03 Info: Finished: Create Modelsim Project.
Info: 2017.09.25.11:34:03 Info: Starting: Create block symbol file (.bsf)
Info: 2017.09.25.11:34:03 Info: qsys-generate C:\Users\ben\Documents\GitHub\KPCDASS2017\clock_buff.qsys --block-symbol-file --output-directory=C:\Users\ben\Documents\GitHub\KPCDASS2017\clock_buff --family="MAX 10" --part=10M50DAF484C6GES
Info: 2017.09.25.11:34:03 Info: Loading KPCDASS2017
Info: 2017.09.25.11:34:03 Info: Reading input file
Info: 2017.09.25.11:34:03 Info: Adding altclkctrl_0 [altclkctrl 17.0]
Info: 2017.09.25.11:34:03 Info: Parameterizing module altclkctrl_0
Info: 2017.09.25.11:34:03 Info: Building connections
Info: 2017.09.25.11:34:03 Info: Parameterizing connections
Info: 2017.09.25.11:34:03 Info: Validating
Info: 2017.09.25.11:34:03 Info: Done reading input file
Info: 2017.09.25.11:34:03 Info: clock_buff.altclkctrl_0: Targeting device family: MAX 10.
Info: 2017.09.25.11:34:03 Info: clock_buff.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: 2017.09.25.11:34:03 Info: qsys-generate succeeded.
Info: 2017.09.25.11:34:03 Info: Finished: Create block symbol file (.bsf)
Info: 2017.09.25.11:34:03 Info:
Info: 2017.09.25.11:34:03 Info: Starting: Create HDL design files for synthesis
Info: 2017.09.25.11:34:03 Info: qsys-generate C:\Users\ben\Documents\GitHub\KPCDASS2017\clock_buff.qsys --synthesis=VERILOG --output-directory=C:\Users\ben\Documents\GitHub\KPCDASS2017\clock_buff\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Info: 2017.09.25.11:34:03 Info: Loading KPCDASS2017
Info: 2017.09.25.11:34:04 Info: Reading input file
Info: 2017.09.25.11:34:04 Info: Adding altclkctrl_0 [altclkctrl 17.0]
Info: 2017.09.25.11:34:04 Info: Parameterizing module altclkctrl_0
Info: 2017.09.25.11:34:04 Info: Building connections
Info: 2017.09.25.11:34:04 Info: Parameterizing connections
Info: 2017.09.25.11:34:04 Info: Validating
Info: 2017.09.25.11:34:04 Info: Done reading input file
Info: 2017.09.25.11:34:04 Info: clock_buff.altclkctrl_0: Targeting device family: MAX 10.
Info: 2017.09.25.11:34:04 Info: clock_buff.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: 2017.09.25.11:34:04 Info: clock_buff: Generating clock_buff "clock_buff" for QUARTUS_SYNTH
Info: 2017.09.25.11:34:04 Info: altclkctrl_0: Generating top-level entity clock_buff_altclkctrl_0.
Info: 2017.09.25.11:34:04 Info: altclkctrl_0: "clock_buff" instantiated altclkctrl "altclkctrl_0"
Info: 2017.09.25.11:34:04 Info: clock_buff: Done "clock_buff" with 2 modules, 2 files
Info: 2017.09.25.11:34:04 Info: qsys-generate succeeded.
Info: 2017.09.25.11:34:04 Info: Finished: Create HDL design files for synthesis
Info (11902): Backing up file "clock_buff.qsys" to "clock_buff.BAK.qsys"
Info (11902): Backing up file "clock_buff/synthesis/clock_buff.v" to "clock_buff.BAK.v"
Info (11837): Started upgrading IP component altclkctrl with file "clock_buff.qsys"
Info: 2017.09.25.11:34:12 Info: Starting to upgrade the IP cores in the Qsys system
Info: 2017.09.25.11:34:12 Info: Finished upgrading the ip cores
Info: 2017.09.25.11:34:19 Info: Saving generation log to C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff
Info: 2017.09.25.11:34:19 Info: Starting: Create simulation model
Info: 2017.09.25.11:34:19 Info: qsys-generate C:\Users\ben\Documents\GitHub\KPCDASS2017\clock_buff.qsys --simulation=VERILOG --allow-mixed-language-simulation --output-directory=C:\Users\ben\Documents\GitHub\KPCDASS2017\clock_buff\simulation --family="MAX 10" --part=10M50DAF484C6GES
Info: 2017.09.25.11:34:19 Info: Loading KPCDASS2017
Info: 2017.09.25.11:34:20 Info: Reading input file
Info: 2017.09.25.11:34:20 Info: Adding altclkctrl_0 [altclkctrl 17.0]
Info: 2017.09.25.11:34:20 Info: Parameterizing module altclkctrl_0
Info: 2017.09.25.11:34:20 Info: Building connections
Info: 2017.09.25.11:34:20 Info: Parameterizing connections
Info: 2017.09.25.11:34:20 Info: Validating
Info: 2017.09.25.11:34:20 Info: Done reading input file
Info: 2017.09.25.11:34:20 Info: clock_buff.altclkctrl_0: Targeting device family: MAX 10.
Info: 2017.09.25.11:34:20 Info: clock_buff.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: 2017.09.25.11:34:20 Info: clock_buff: Generating clock_buff "clock_buff" for SIM_VERILOG
Info: 2017.09.25.11:34:21 Info: altclkctrl_0: Generating top-level entity clock_buff_altclkctrl_0.
Info: 2017.09.25.11:34:21 Info: altclkctrl_0: "clock_buff" instantiated altclkctrl "altclkctrl_0"
Info: 2017.09.25.11:34:21 Info: clock_buff: Done "clock_buff" with 2 modules, 2 files
Info: 2017.09.25.11:34:21 Info: qsys-generate succeeded.
Info: 2017.09.25.11:34:21 Info: Finished: Create simulation model
Info: 2017.09.25.11:34:21 Info: Starting: Create Modelsim Project.
Info: 2017.09.25.11:34:21 Info: sim-script-gen --spd=C:\Users\ben\Documents\GitHub\KPCDASS2017\clock_buff\clock_buff.spd --output-directory=C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation
Info: 2017.09.25.11:34:21 Info: Doing: ip-make-simscript --spd=C:\Users\ben\Documents\GitHub\KPCDASS2017\clock_buff\clock_buff.spd --output-directory=C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation
Info: 2017.09.25.11:34:21 Info: Generating the following file(s) for MODELSIM simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation
Info: 2017.09.25.11:34:21 Info:     mentor
Info: 2017.09.25.11:34:21 Info: Generating the following file(s) for VCS simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation
Info: 2017.09.25.11:34:22 Info:     synopsys/vcs
Info: 2017.09.25.11:34:22 Info: Generating the following file(s) for VCSMX simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation
Info: 2017.09.25.11:34:22 Info:     synopsys/vcsmx
Info: 2017.09.25.11:34:22 Info:     synopsys/vcsmx
Info: 2017.09.25.11:34:22 Info: Generating the following file(s) for NCSIM simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation
Info: 2017.09.25.11:34:22 Info:     cadence
Info: 2017.09.25.11:34:22 Info:     cadence
Info: 2017.09.25.11:34:22 Info:     cadence
Info: 2017.09.25.11:34:22 Info:     1 .cds.lib files in cadence/cds_libs
Info: 2017.09.25.11:34:22 Info: Generating the following file(s) for RIVIERA simulator in C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation
Info: 2017.09.25.11:34:22 Info:     aldec
Info: 2017.09.25.11:34:22 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under C:/Users/ben/Documents/GitHub/KPCDASS2017/clock_buff/simulation
Info: 2017.09.25.11:34:22 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2017.09.25.11:34:22 Info: Finished: Create Modelsim Project.
Info: 2017.09.25.11:34:22 Info: Starting: Create block symbol file (.bsf)
Info: 2017.09.25.11:34:22 Info: qsys-generate C:\Users\ben\Documents\GitHub\KPCDASS2017\clock_buff.qsys --block-symbol-file --output-directory=C:\Users\ben\Documents\GitHub\KPCDASS2017\clock_buff --family="MAX 10" --part=10M50DAF484C6GES
Info: 2017.09.25.11:34:22 Info: Loading KPCDASS2017
Info: 2017.09.25.11:34:22 Info: Reading input file
Info: 2017.09.25.11:34:22 Info: Adding altclkctrl_0 [altclkctrl 17.0]
Info: 2017.09.25.11:34:22 Info: Parameterizing module altclkctrl_0
Info: 2017.09.25.11:34:22 Info: Building connections
Info: 2017.09.25.11:34:22 Info: Parameterizing connections
Info: 2017.09.25.11:34:22 Info: Validating
Info: 2017.09.25.11:34:22 Info: Done reading input file
Info: 2017.09.25.11:34:22 Info: clock_buff.altclkctrl_0: Targeting device family: MAX 10.
Info: 2017.09.25.11:34:22 Info: clock_buff.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: 2017.09.25.11:34:22 Info: qsys-generate succeeded.
Info: 2017.09.25.11:34:22 Info: Finished: Create block symbol file (.bsf)
Info: 2017.09.25.11:34:22 Info:
Info: 2017.09.25.11:34:22 Info: Starting: Create HDL design files for synthesis
Info: 2017.09.25.11:34:22 Info: qsys-generate C:\Users\ben\Documents\GitHub\KPCDASS2017\clock_buff.qsys --synthesis=VERILOG --output-directory=C:\Users\ben\Documents\GitHub\KPCDASS2017\clock_buff\synthesis --family="MAX 10" --part=10M50DAF484C6GES
Info: 2017.09.25.11:34:22 Info: Loading KPCDASS2017
Info: 2017.09.25.11:34:22 Info: Reading input file
Info: 2017.09.25.11:34:22 Info: Adding altclkctrl_0 [altclkctrl 17.0]
Info: 2017.09.25.11:34:22 Info: Parameterizing module altclkctrl_0
Info: 2017.09.25.11:34:22 Info: Building connections
Info: 2017.09.25.11:34:22 Info: Parameterizing connections
Info: 2017.09.25.11:34:22 Info: Validating
Info: 2017.09.25.11:34:22 Info: Done reading input file
Info: 2017.09.25.11:34:23 Info: clock_buff.altclkctrl_0: Targeting device family: MAX 10.
Info: 2017.09.25.11:34:23 Info: clock_buff.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
Info: 2017.09.25.11:34:23 Info: clock_buff: Generating clock_buff "clock_buff" for QUARTUS_SYNTH
Info: 2017.09.25.11:34:23 Info: altclkctrl_0: Generating top-level entity clock_buff_altclkctrl_0.
Info: 2017.09.25.11:34:23 Info: altclkctrl_0: "clock_buff" instantiated altclkctrl "altclkctrl_0"
Info: 2017.09.25.11:34:23 Info: clock_buff: Done "clock_buff" with 2 modules, 2 files
Info: 2017.09.25.11:34:23 Info: qsys-generate succeeded.
Info: 2017.09.25.11:34:23 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component ALTPLL with file "altclk.v"
Info (11131): Completed upgrading IP component ALTPLL with file "altclk.v"
Info (11131): Completed upgrading IP component altclkctrl with file "clock_buff.qsys"
Info (11131): Completed upgrading IP component altclkctrl with file "clock_buff.qsys"
Info (23030): Evaluation of Tcl script c:/intelfpga_lite/17.0/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 788 megabytes
    Info: Processing ended: Mon Sep 25 11:34:23 2017
    Info: Elapsed time: 00:00:59
    Info: Total CPU time (on all processors): 00:02:04


