{ "memories": [
    {"ports": "1rw" , "width":  64, "depth":  512, "mux": 2, "mask": 0, "banks": 2, "type": "1sram" },
    {"ports": "1rw" , "width":  64, "depth":  512, "mux": 2, "mask": 8, "banks": 2, "type": "1sram" },
    {"ports": "1rw" , "width": 512, "depth": 1024, "mux": 2, "mask": 8, "banks": 2, "type": "1sram", "awbanks": 8, "adbanks": 2 },

    {"ports": "1rw" , "width": 184, "depth":   64, "mux": 2, "mask": 1, "banks": 1, "type": "1rf", "awbanks": 2 },
    {"ports": "1rw" , "width":   7, "depth":   64, "mux": 4, "mask": 1, "banks": 1, "type": "1rf"  },
    {"ports": "1rw" , "width":  15, "depth":   64, "mux": 4, "mask": 1, "banks": 1, "type": "1rf"  },

    {"ports": "2r1w", "width":  64, "depth":   32, "mux": 1, "mask": 0, "banks": 2, "type": "2rf"  },
    {"ports": "3r1w", "width":  68, "depth":   32, "mux": 1, "mask": 0, "banks": 2, "type": "2rf"  },
    {"ports": "1r1w", "width":  50, "depth":   64, "mux": 2, "mask": 0, "banks": 2, "type": "2rf"  },
    {"ports": "1r1w", "width":   8, "depth":  512, "mux": 8, "mask": 0, "banks": 2, "type": "2rf"  },

    {"ports": "1rw" , "width": 176, "depth":  128, "mux": 2, "mask": 1, "banks": 1, "type": "1rf", "awbanks": 2 },
    {"ports": "1rw" , "width": 15 , "depth":  128, "mux": 4, "mask": 1, "banks": 1, "type": "1rf"   },

    {"ports": "1rw", "width" : 368, "depth": 64, "mux": 2, "mask": 1, "banks": 1, "type": "1rf", "awbanks": 2}
  ],
  "dont_compile": [
  ]
}
