;redcode
;assert 1
	SPL 0, <402
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 300, <90
	SUB <0, @2
	DJN -1, @-20
	CMP @-121, 606
	ADD 50, 9
	SUB 300, 90
	ADD 330, -9
	JMP @12, #200
	SUB 5, 20
	SUB #72, @200
	SPL 0, <402
	SPL 0, <402
	SUB @127, 106
	SUB 5, 20
	SUB 500, -482
	SUB #50, -40
	SUB #50, -40
	MOV -1, <-20
	SUB @121, 106
	CMP <0, @2
	JMP -1, @-20
	SUB @5, 0
	SUB 300, <90
	JMP -1, @-20
	JMZ 30, 9
	JMZ 30, 9
	ADD 30, 9
	SUB -0, 0
	SUB @5, 0
	ADD 30, 9
	SUB 300, 90
	MOV -7, <-20
	JMP -1, @-20
	ADD 330, -9
	JMZ 30, 9
	ADD 30, 9
	JMZ 30, 9
	SPL 0, <402
	ADD 3, 21
	ADD #24, 0
	SPL 0, <402
	SPL 0, <402
	ADD #24, 0
	SUB #50, -40
	SUB #50, -40
	SPL 0, <312
	ADD #270, <1
	SUB #121, 106
	SLT 20, @12
	SUB @121, 103
	JMP @12, #102
	SUB #121, 106
	SUB #121, 106
	MOV -1, <-10
	CMP @560, 61
	CMP @560, 61
	SUB #0, -31
	SUB 1, 120
	SUB 1, 120
	SUB #0, -31
	CMP @-207, <-120
	MOV -1, <-10
	SUB #12, @200
	SUB #12, @200
	SUB #12, @200
	ADD @560, 61
	SUB #121, 106
	SUB 1, 120
	SUB 1, 120
	DJN -1, @-10
	SUB 1, 120
	SUB #121, 106
	SUB #121, 106
	SUB #121, 106
	SUB #121, 106
	JMP -1, @-10
	JMP -1, @-10
	SPL 0, -33
	JMP -1, @-10
	JMP -1, @-10
	SPL 0, -33
	SPL @121, 106
	SPL 0, <332
	CMP -207, <-120
	ADD 210, 60
	SPL 0, -33
	CMP @560, 61
	CMP @560, 61
	ADD #270, <1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
