$date
	Tue Aug 19 22:31:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module tb_vending_mealy $end
$var wire 1 ! chg5 $end
$var wire 1 " dispense $end
$var reg 1 # clk $end
$var reg 2 $ coin [1:0] $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 & clk $end
$var wire 2 ' coin [1:0] $end
$var wire 1 ( rst $end
$var reg 1 ) chg5 $end
$var reg 2 * current_state [1:0] $end
$var reg 1 + dispense $end
$var reg 2 , next_state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
0+
bx *
0)
1(
b0 '
0&
1%
b0 $
0#
0"
0!
$end
#5
b0 *
1#
1&
#10
0#
0&
0%
0(
#15
1#
1&
#20
b1 ,
0#
0&
b1 $
b1 '
#25
b10 ,
b1 *
1#
1&
#30
b1 ,
0#
0&
b0 $
b0 '
#35
1#
1&
#40
b10 ,
0#
0&
b1 $
b1 '
#45
b11 ,
b10 *
1#
1&
#50
b10 ,
0#
0&
b0 $
b0 '
#55
1#
1&
#60
b11 ,
0#
0&
b1 $
b1 '
#65
1+
1"
b0 ,
b11 *
1#
1&
#70
0+
0"
b11 ,
0#
0&
b0 $
b0 '
#75
1#
1&
#80
1+
1"
b0 ,
0#
0&
b1 $
b1 '
#85
b1 ,
0+
0"
b0 *
1#
1&
#90
b0 ,
0#
0&
b0 $
b0 '
#95
1#
1&
#100
b10 ,
0#
0&
b10 $
b10 '
#105
1+
1"
b0 ,
b10 *
1#
1&
#110
0+
0"
b10 ,
0#
0&
b0 $
b0 '
#115
1#
1&
#120
1+
1"
b0 ,
0#
0&
b10 $
b10 '
#125
b10 ,
0+
0"
b0 *
1#
1&
#130
b0 ,
0#
0&
b0 $
b0 '
#135
1#
1&
#140
b1 ,
0#
0&
b1 $
b1 '
#145
b10 ,
b1 *
1#
1&
#150
b1 ,
0#
0&
b0 $
b0 '
#155
1#
1&
#160
b11 ,
0#
0&
b10 $
b10 '
#165
1)
1!
1+
1"
b0 ,
b11 *
1#
1&
#170
0)
0!
0+
0"
b11 ,
0#
0&
b0 $
b0 '
#175
1#
1&
#180
1)
1!
1+
1"
b0 ,
0#
0&
b10 $
b10 '
#185
b10 ,
0)
0!
0+
0"
b0 *
1#
1&
#190
b0 ,
0#
0&
b0 $
b0 '
#195
1#
1&
#200
0#
0&
#205
1#
1&
#210
0#
0&
