<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de hstx_ctrl.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hardware_regs/include/hardware/regs/hstx_ctrl.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : HSTX_CTRL</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 0</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : apb</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// Description    : Control interface to HSTX. For FIFO write access and status,</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">//                  see the HSTX_FIFO register block.</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="preprocessor">#ifndef _HARDWARE_REGS_HSTX_CTRL_H</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="preprocessor">#define _HARDWARE_REGS_HSTX_CTRL_H</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">// Register    : HSTX_CTRL_CSR</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a3472aaa6c6f92622a30fd00b46d7e636">   19</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_OFFSET _u(0x00000000)</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#acb070713e0b655f676428941ba2573bf">   20</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_BITS   _u(0xff1f1f73)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a09b6dff056878a6c20774238227e86e2">   21</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_RESET  _u(0x10050600)</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// Field       : HSTX_CTRL_CSR_CLKDIV</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// Description : Clock period of the generated clock, measured in HSTX clock</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">//               cycles. Can be odd or even. The generated clock advances only</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">//               on cycles where the shift register shifts.</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">//</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">//               For example, a clkdiv of 5 would generate a complete output</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">//               clock period for every 5 HSTX clocks (or every 10 half-clocks).</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">//</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">//               A CLKDIV value of 0 is mapped to a period of 16 HSTX clock</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">//               cycles.</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a363ba113e77b42170f915dc85fcacfca">   33</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_CLKDIV_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#afb003c14d2f70e5b0651f75a8e67889c">   34</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_CLKDIV_BITS   _u(0xf0000000)</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a448853986441abab14b88225bb2ab2ac">   35</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_CLKDIV_MSB    _u(31)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#adfe7280e80557a7bfbd4bdac41be558f">   36</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_CLKDIV_LSB    _u(28)</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ad06aee9859a5ccc35d6032d27b6c1ffc">   37</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_CLKDIV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment">// Field       : HSTX_CTRL_CSR_CLKPHASE</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="comment">// Description : Set the initial phase of the generated clock.</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">//</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span><span class="comment">//               A CLKPHASE of 0 means the clock is initially low, and the first</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">//               rising edge occurs after one half period of the generated clock</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">//               (i.e. CLKDIV/2 cycles of clk_hstx). Incrementing CLKPHASE by 1</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">//               will advance the initial clock phase by one half clk_hstx</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">//               period. For example, if CLKDIV=2 and CLKPHASE=1:</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">//</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">//               * The clock will be initially low</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">//</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">//               * The first rising edge will be 0.5 clk_hstx cycles after</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">//               asserting first data</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span><span class="comment">//</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno">   53</span><span class="comment">//               * The first falling edge will be 1.5 clk_hstx cycles after</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="comment">//               asserting first data</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">//</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">//               This configuration would be suitable for serialising at a bit</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">//               rate of clk_hstx with a centre-aligned DDR clock.</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">//</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">//               When the HSTX is halted by clearing CSR_EN, the clock generator</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment">//               will return to its initial phase as configured by the CLKPHASE</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment">//               field.</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment">//</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">//               Note CLKPHASE must be strictly less than double the value of</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="comment">//               CLKDIV (one full period), else its operation is undefined.</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a426cf3e1ce0954fdacd96ea6ba3aeaa9">   65</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_CLKPHASE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a31e9959bf85bec462d2d536ec899572a">   66</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_CLKPHASE_BITS   _u(0x0f000000)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a3e4bd7834ec87c79f40644c8034c0bc3">   67</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_CLKPHASE_MSB    _u(27)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a968b09b7f9abfc5fe1f5be2dc54dbcfc">   68</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_CLKPHASE_LSB    _u(24)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a2812ee4e84b53957667d4b2a521db786">   69</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_CLKPHASE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">// Field       : HSTX_CTRL_CSR_N_SHIFTS</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">// Description : Number of times to shift the shift register before refilling it</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">//               from the FIFO. (A count of how many times it has been shifted,</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">//               *not* the total shift distance.)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">//</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">//               A register value of 0 means shift 32 times.</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ac447cc21303d8ed05605fb902de3151d">   77</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_N_SHIFTS_RESET  _u(0x05)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a2976ae1ed109a3e46ce4e702671aa9f5">   78</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_N_SHIFTS_BITS   _u(0x001f0000)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#afb3a925067aa5969ce144aaaa2a5760d">   79</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_N_SHIFTS_MSB    _u(20)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a647cfc2c2f5a9e2a69e713a8e347d423">   80</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_N_SHIFTS_LSB    _u(16)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a1f0c1d0882eb60914263bb8e73ddd90a">   81</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_N_SHIFTS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">// Field       : HSTX_CTRL_CSR_SHIFT</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">// Description : How many bits to right-rotate the shift register by each cycle.</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment">//</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment">//               The use of a rotate rather than a shift allows left shifts to</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment">//               be emulated, by subtracting the left-shift amount from 32. It</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">//               also allows data to be repeated, when the product of SHIFT and</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">//               N_SHIFTS is greater than 32.</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a36297b5edd889e07392d40099198ec63">   90</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_SHIFT_RESET  _u(0x06)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a517a75067d59253e0e3201fb5362f3b2">   91</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_SHIFT_BITS   _u(0x00001f00)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a1f1be5ff2068799686055798916af27a">   92</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_SHIFT_MSB    _u(12)</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a9f9fb4f9d1ac42d45f7d1b966e224c91">   93</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_SHIFT_LSB    _u(8)</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a2bc46c396d92d3bca023ff3d37448049">   94</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_SHIFT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">// Field       : HSTX_CTRL_CSR_COUPLED_SEL</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">// Description : Select which PIO to use for coupled mode operation.</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a152b2b91162e9380a005b22418d8da11">   98</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_COUPLED_SEL_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a3d2f2be96f1320317f76e8f27aa213c1">   99</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_COUPLED_SEL_BITS   _u(0x00000060)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ac996daeedf462f0a743d80ca730248cf">  100</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_COUPLED_SEL_MSB    _u(6)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ad266edfaef25d449621afcd555ad9837">  101</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_COUPLED_SEL_LSB    _u(5)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a26443488cf9120bed0922df50bee6da6">  102</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_COUPLED_SEL_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment">// Field       : HSTX_CTRL_CSR_COUPLED_MODE</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment">// Description : Enable the PIO-to-HSTX 1:1 connection. The HSTX must be clocked</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">//               *directly* from the system clock (not just from some other</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment">//               clock source of the same frequency) for this synchronous</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">//               interface to function correctly.</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">//</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">//               When COUPLED_MODE is set, BITx_SEL_P and SEL_N indices 24</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">//               through 31 will select bits from the 8-bit PIO-to-HSTX path,</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="comment">//               rather than shifter bits. Indices of 0 through 23 will still</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="comment">//               index the shift register as normal.</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">//</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">//               The PIO outputs connected to the PIO-to-HSTX bus are those same</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">//               outputs that would appear on the HSTX-capable pins if those</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">//               pins&#39; FUNCSELs were set to PIO instead of HSTX.</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">//</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">//               For example, if HSTX is on GPIOs 12 through 19, then PIO</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="comment">//               outputs 12 through 19 are connected to the HSTX when coupled</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="comment">//               mode is engaged.</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a145d9f84e75f1c9f2f76a7f6c923e1ad">  122</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_COUPLED_MODE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a80f7df02a3a5a77278da5b29dd4087db">  123</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_COUPLED_MODE_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a11460735516d5f2794b7f32438b6e42c">  124</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_COUPLED_MODE_MSB    _u(4)</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a73b1e77c2bfe9720924a584337370218">  125</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_COUPLED_MODE_LSB    _u(4)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a8d13f2275b779c930a12807c0a92f43d">  126</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_COUPLED_MODE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">// Field       : HSTX_CTRL_CSR_EXPAND_EN</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="comment">// Description : Enable the command expander. When 0, raw FIFO data is passed</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">//               directly to the output shift register. When 1, the command</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment">//               expander can perform simple operations such as run length</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment">//               decoding on data between the FIFO and the shift register.</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment">//</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">//               Do not change CXPD_EN whilst EN is set. It&#39;s safe to set</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">//               CXPD_EN simultaneously with setting EN.</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a9faa281916c12b2854ea9a11099f4bb5">  136</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_EXPAND_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ac50651f30df4c197b6a7124d5a8f12e5">  137</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_EXPAND_EN_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#abf4539e4cf504b6f04a0534395e968b9">  138</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_EXPAND_EN_MSB    _u(1)</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aec5fbfd535ca23c16fe569ff6d8b31a5">  139</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_EXPAND_EN_LSB    _u(1)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ab77f661a767a67379f5becb2bb76eb6b">  140</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_EXPAND_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="comment">// Field       : HSTX_CTRL_CSR_EN</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="comment">// Description : When EN is 1, the HSTX will shift out data as it appears in the</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">//               FIFO. As long as there is data, the HSTX shift register will</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">//               shift once per clock cycle, and the frequency of popping from</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">//               the FIFO is determined by the ratio of SHIFT and SHIFT_THRESH.</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">//</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">//               When EN is 0, the FIFO is not popped. The shift counter and</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">//               clock generator are also reset to their initial state for as</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">//               long as EN is low. Note the initial phase of the clock</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">//               generator can be configured by the CLKPHASE field.</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">//</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">//               Once the HSTX is enabled again, and data is pushed to the FIFO,</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="comment">//               the generated clock&#39;s first rising edge will be one half-period</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="comment">//               after the first data is launched.</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a940ebf31edcb0f4f33b10299050da3bf">  156</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_EN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a3e1e2640f6c9070937aa4f97df368ad2">  157</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_EN_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ade38a91f437e71b4efa1aa5f03e6b4a0">  158</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_EN_MSB    _u(0)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a54392fdf4e31d56a1f92ad1e3025704a">  159</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_EN_LSB    _u(0)</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a890dc688d2570af33a089827d0b0b948">  160</a></span><span class="preprocessor">#define HSTX_CTRL_CSR_EN_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">// Register    : HSTX_CTRL_BIT0</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">// Description : Data control register for output bit 0</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a00421548e7ee508bdbb0af736b720e8c">  164</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_OFFSET _u(0x00000004)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a39ec8dc357555c4c97c2dcadd66616b9">  165</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_BITS   _u(0x00031f1f)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a39aa608f310741fe85a7cc4bbaea07ed">  166</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment">// Field       : HSTX_CTRL_BIT0_CLK</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment">// Description : Connect this output to the generated clock, rather than the</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">//               data shift register. SEL_P and SEL_N are ignored if this bit is</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">//               set, but INV can still be set to generate an antiphase clock.</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a011aa52fa4fd017388aa712484a435fc">  172</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_CLK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a5c26e5f6b12ba41a3f1711185848632a">  173</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_CLK_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a90623e4b6d038d92478a0b3a40187071">  174</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_CLK_MSB    _u(17)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ab59a8ae1813c7bf82ce8fde8b0969f05">  175</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_CLK_LSB    _u(17)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a15dcff50ac76a5eaa0929796ade085c9">  176</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_CLK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">// Field       : HSTX_CTRL_BIT0_INV</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">// Description : Invert this data output (logical NOT)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a15b5e0099b68cf59f5df1f3c65908be9">  180</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_INV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a70831031218f687a7b8e43a9cc175bd7">  181</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_INV_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a8174f170d90810fd665a6ef083edd5f3">  182</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_INV_MSB    _u(16)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a3148992201de5c1a17fb5ca75e2e4274">  183</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_INV_LSB    _u(16)</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ad62327f0ada52e7c053e867e2dfaa9f3">  184</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_INV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">// Field       : HSTX_CTRL_BIT0_SEL_N</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">// Description : Shift register data bit select for the second half of the HSTX</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="comment">//               clock cycle</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aee2ab0f9079d40326720c998a11c1cc8">  189</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_SEL_N_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a8474ccd6327ef4712e0971368a3d4f8d">  190</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_SEL_N_BITS   _u(0x00001f00)</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#af8784683e4f96971eff0c8acbe3d0ef0">  191</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_SEL_N_MSB    _u(12)</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aeaf07cb31e117506a229bdbb4fe52bb8">  192</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_SEL_N_LSB    _u(8)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a46f4f16ac2d821441371a1b840d59682">  193</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_SEL_N_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">// Field       : HSTX_CTRL_BIT0_SEL_P</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">// Description : Shift register data bit select for the first half of the HSTX</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">//               clock cycle</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#abd2e9c184864baacd9241503717845e9">  198</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_SEL_P_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ae4c5c38ebb371cde8911dd9ec184e64f">  199</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_SEL_P_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ac5b09e8d2d210776e4cc21cf6b178d14">  200</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_SEL_P_MSB    _u(4)</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aba461dcb97f92a3487af4d5711d609dc">  201</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_SEL_P_LSB    _u(0)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ab1bfda0ec84d28364dc96e412cddae69">  202</a></span><span class="preprocessor">#define HSTX_CTRL_BIT0_SEL_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">// Register    : HSTX_CTRL_BIT1</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">// Description : Data control register for output bit 1</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a446433b5102b044e9f26e66d6616ffd6">  206</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_OFFSET _u(0x00000008)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a2d11775352d2bef98587696a12aa4b0e">  207</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_BITS   _u(0x00031f1f)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aacd14837321611769a0f7d158d48d091">  208</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">// Field       : HSTX_CTRL_BIT1_CLK</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">// Description : Connect this output to the generated clock, rather than the</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment">//               data shift register. SEL_P and SEL_N are ignored if this bit is</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">//               set, but INV can still be set to generate an antiphase clock.</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a88a301135ec2ef379c5f81af7a18db6a">  214</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_CLK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a325552dd4a1647abb1a724ca11581c3b">  215</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_CLK_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a8b1279fa3d833b0347394184ac43f68a">  216</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_CLK_MSB    _u(17)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aa0f1196b3f3e80ac9373ef3580d70149">  217</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_CLK_LSB    _u(17)</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a1fff56850f030763c696bd44c6f0f2d2">  218</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_CLK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">// Field       : HSTX_CTRL_BIT1_INV</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span><span class="comment">// Description : Invert this data output (logical NOT)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a2733d894d35c7503e6e48d0eb119fa0b">  222</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_INV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a7ca835ea2ea5b1f4ddebc73ac8c5a56f">  223</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_INV_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a3e53edbc8d6030abfae279c5eb56d1ce">  224</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_INV_MSB    _u(16)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a447b2dd0aa2b6ee13ec1b9c6c7ffd329">  225</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_INV_LSB    _u(16)</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aa17903f9bd54c90b0a2ac7dcc8d338a4">  226</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_INV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">// Field       : HSTX_CTRL_BIT1_SEL_N</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">// Description : Shift register data bit select for the second half of the HSTX</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">//               clock cycle</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a14e0d182cbfd3eb76d02815269640296">  231</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_SEL_N_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#af10dc7939602339da1acc824224a3e3d">  232</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_SEL_N_BITS   _u(0x00001f00)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a392105541ffa3db35cc6cfc7875d3528">  233</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_SEL_N_MSB    _u(12)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a13ecc576d0991627c5a364fc280e33bc">  234</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_SEL_N_LSB    _u(8)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a3035be5b1ccd6e3ad9c789e114dc6d28">  235</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_SEL_N_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">// Field       : HSTX_CTRL_BIT1_SEL_P</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">// Description : Shift register data bit select for the first half of the HSTX</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">//               clock cycle</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ac4370c024a215369226e96d4e0e56b8b">  240</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_SEL_P_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a4d0ae9448b7cb7380733e85e040e4b9f">  241</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_SEL_P_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a4cf7067978e7ad2ad840921500b0dd93">  242</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_SEL_P_MSB    _u(4)</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a0681a740c84e982a719e12a26052b15b">  243</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_SEL_P_LSB    _u(0)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a09fad7d890362f6482c5d37d65c871ad">  244</a></span><span class="preprocessor">#define HSTX_CTRL_BIT1_SEL_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span><span class="comment">// Register    : HSTX_CTRL_BIT2</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span><span class="comment">// Description : Data control register for output bit 2</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a00aea7a4d743fe8a334f08d04c2fcac0">  248</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_OFFSET _u(0x0000000c)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a715be5f42a6fe0e61b6022611b3c35a4">  249</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_BITS   _u(0x00031f1f)</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a5ee9aa08163aa148e4f3384d63bf4371">  250</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">// Field       : HSTX_CTRL_BIT2_CLK</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">// Description : Connect this output to the generated clock, rather than the</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment">//               data shift register. SEL_P and SEL_N are ignored if this bit is</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment">//               set, but INV can still be set to generate an antiphase clock.</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ad7beccc2f05896dadea5c6d7e257d0dc">  256</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_CLK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ac03cd77d9c81f73a41e094bfa3085a67">  257</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_CLK_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aea03c194fc9ba83ea69f2a57e74ff92f">  258</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_CLK_MSB    _u(17)</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ab9c5e186a14f7a45a02b2462a1495caf">  259</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_CLK_LSB    _u(17)</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a2ab7cd088423e5c1487b4ba0346fd1bc">  260</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_CLK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment">// Field       : HSTX_CTRL_BIT2_INV</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment">// Description : Invert this data output (logical NOT)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a21b98ad3c138013cb4c2b08e97726af0">  264</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_INV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a753f9b73a994fd2edb30191de3d1da3f">  265</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_INV_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ab003d5ae0d308ea9224801fbe4804035">  266</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_INV_MSB    _u(16)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a45de18ff88925d247abfc3c39d03ddd0">  267</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_INV_LSB    _u(16)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a84f415a8fd8af345c7c4e0669c065657">  268</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_INV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">// Field       : HSTX_CTRL_BIT2_SEL_N</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment">// Description : Shift register data bit select for the second half of the HSTX</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment">//               clock cycle</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a8fc36b96a156afea2de64253c90aabe4">  273</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_SEL_N_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ab53df1d1c52e30447cdf65608d41b3d0">  274</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_SEL_N_BITS   _u(0x00001f00)</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#af8defc0aa1760de503b6e512e7ce2fa7">  275</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_SEL_N_MSB    _u(12)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ab70d17cd12ba39a9fc58f8ba529fef3a">  276</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_SEL_N_LSB    _u(8)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a60eb86aefd963f58d93bfce4bea66e5a">  277</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_SEL_N_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">// Field       : HSTX_CTRL_BIT2_SEL_P</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">// Description : Shift register data bit select for the first half of the HSTX</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">//               clock cycle</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#adca836fe36f154123a54864603809c66">  282</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_SEL_P_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a56d597598f85f8ea37ef1175a3e232f7">  283</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_SEL_P_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a5b65d636d3d4bec885c7460322eae875">  284</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_SEL_P_MSB    _u(4)</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#af6ee4c3537e39ab48e38a4817fe18b49">  285</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_SEL_P_LSB    _u(0)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a81bafdd740d8dba570547981d08ccdd9">  286</a></span><span class="preprocessor">#define HSTX_CTRL_BIT2_SEL_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">// Register    : HSTX_CTRL_BIT3</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">// Description : Data control register for output bit 3</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#abb06d533bd53dd9329b34baf77b43acc">  290</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_OFFSET _u(0x00000010)</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#af00f2fa1eaea7f7826bf0b02fb7ed7c1">  291</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_BITS   _u(0x00031f1f)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aa5caaa81efe91799ab0826600407a64e">  292</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment">// Field       : HSTX_CTRL_BIT3_CLK</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span><span class="comment">// Description : Connect this output to the generated clock, rather than the</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span><span class="comment">//               data shift register. SEL_P and SEL_N are ignored if this bit is</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">//               set, but INV can still be set to generate an antiphase clock.</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#afd6c813d530a295e772c3714ba2a38c1">  298</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_CLK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a266f5706206a4a9721aa8dbbb4b41575">  299</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_CLK_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#af1489a71b0635414ff372ed342b13485">  300</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_CLK_MSB    _u(17)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a05035c87d5820674cd9749150691b1d0">  301</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_CLK_LSB    _u(17)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ab25256ccfbf86d07142fe2fea6718c7c">  302</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_CLK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">// Field       : HSTX_CTRL_BIT3_INV</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">// Description : Invert this data output (logical NOT)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a5c619decad147dfe31d02ae809691893">  306</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_INV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a9dba151aedd570320187a3f70e20ae5f">  307</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_INV_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aee4276e34fd23caf486686369bfc47f2">  308</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_INV_MSB    _u(16)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#af4b2010b6cc8265e4153cb59158a8ae1">  309</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_INV_LSB    _u(16)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a73228eca3de664cb3040a50115128e20">  310</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_INV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">// Field       : HSTX_CTRL_BIT3_SEL_N</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">// Description : Shift register data bit select for the second half of the HSTX</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">//               clock cycle</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ab5e7fec11050902ce7ba0d52fc043c93">  315</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_SEL_N_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a812ce9d75268728d4b467ae0d7b5ccce">  316</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_SEL_N_BITS   _u(0x00001f00)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a9d88dfb3b05cf428ef838ae486bdb74e">  317</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_SEL_N_MSB    _u(12)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a5e13d9c275aec4bca0963ddea5b5949f">  318</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_SEL_N_LSB    _u(8)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a6946a2dc2c956a88ff383f5948ed3e7b">  319</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_SEL_N_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">// Field       : HSTX_CTRL_BIT3_SEL_P</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">// Description : Shift register data bit select for the first half of the HSTX</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">//               clock cycle</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a7a9e65ac10897ddf20e44ab3c331266a">  324</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_SEL_P_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a618b297815243ec6cf9ee86a7fa0a119">  325</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_SEL_P_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#abb1fcc7554fa6e0fa5dcb055fbf5d1e7">  326</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_SEL_P_MSB    _u(4)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a7a0a6f07e61c3b4e3faea377eb0c3af0">  327</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_SEL_P_LSB    _u(0)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a801440156fd84cb8ff07de84308efada">  328</a></span><span class="preprocessor">#define HSTX_CTRL_BIT3_SEL_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">// Register    : HSTX_CTRL_BIT4</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">// Description : Data control register for output bit 4</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a47bfceaed9ad951b37ef37dabad31e3b">  332</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_OFFSET _u(0x00000014)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a396b266e2746a4c9fcda9cee6e500395">  333</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_BITS   _u(0x00031f1f)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a15c0d8e8542fca15e72ec5d00ae309e1">  334</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span><span class="comment">// Field       : HSTX_CTRL_BIT4_CLK</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">// Description : Connect this output to the generated clock, rather than the</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">//               data shift register. SEL_P and SEL_N are ignored if this bit is</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">//               set, but INV can still be set to generate an antiphase clock.</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ad5afd010e3b930b1b5dc5a5f984e79c2">  340</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_CLK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#adbd6702c90a696e5190187f23c7694f7">  341</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_CLK_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a8f1b42394aa80a41dfab7fa4aa9b9129">  342</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_CLK_MSB    _u(17)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ab9a1ced2d82bd63917cbe25471f29056">  343</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_CLK_LSB    _u(17)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a46ecdc93ef6bce5cb33ff51ff29e6910">  344</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_CLK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">// Field       : HSTX_CTRL_BIT4_INV</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">// Description : Invert this data output (logical NOT)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aabd4dc571ca6273b7d7c43470844f3c8">  348</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_INV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aa544e4e4f96ec92ab07c2fff9e8f6b28">  349</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_INV_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a4ea8faadabe21946df47feafdf1c9429">  350</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_INV_MSB    _u(16)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a1a80808c15cfcb34aa06d55aecf5bb48">  351</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_INV_LSB    _u(16)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a8ca11d1cb60af53b8c8e8e5952971512">  352</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_INV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">// Field       : HSTX_CTRL_BIT4_SEL_N</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">// Description : Shift register data bit select for the second half of the HSTX</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span><span class="comment">//               clock cycle</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a531cb281a5c0aba66badebf6227f5dfc">  357</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_SEL_N_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a6e6500d5703fd48b778c3f99e0ade5b2">  358</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_SEL_N_BITS   _u(0x00001f00)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a2e08d31f30d7da1769174d40c697386e">  359</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_SEL_N_MSB    _u(12)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a651dbd3c7a6b1333693c04b34d5f43a7">  360</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_SEL_N_LSB    _u(8)</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a982a0383c5e2ddc6af3ef827f3626ef5">  361</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_SEL_N_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">// Field       : HSTX_CTRL_BIT4_SEL_P</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">// Description : Shift register data bit select for the first half of the HSTX</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">//               clock cycle</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#add4407c5263fe7549eee4065f4dc60a9">  366</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_SEL_P_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a465940900280589e343b0248a52fe86a">  367</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_SEL_P_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a1e934246c7134e34d443dc0e1914681a">  368</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_SEL_P_MSB    _u(4)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a0e1da08eeacf9736c9504cf80ff16dda">  369</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_SEL_P_LSB    _u(0)</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a80ed18af6cb40f59991a5e3d47841465">  370</a></span><span class="preprocessor">#define HSTX_CTRL_BIT4_SEL_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment">// Register    : HSTX_CTRL_BIT5</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment">// Description : Data control register for output bit 5</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a04e69584ac425ba387450e8bc4a6a43f">  374</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_OFFSET _u(0x00000018)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a2d183bb7f3f8bc356cc5e307f3b24502">  375</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_BITS   _u(0x00031f1f)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ab706d0de3dd8e57d3b77d3292adf4d88">  376</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">// Field       : HSTX_CTRL_BIT5_CLK</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">// Description : Connect this output to the generated clock, rather than the</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">//               data shift register. SEL_P and SEL_N are ignored if this bit is</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment">//               set, but INV can still be set to generate an antiphase clock.</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a9b56c45e5b387ea96c0d5ca45efb84fd">  382</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_CLK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ad010c06a7a584b6436ba6418383695f7">  383</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_CLK_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aa89a815ec7ef9142843069a73f5b2d7a">  384</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_CLK_MSB    _u(17)</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a5fea6d47f81e3f90ffacfb23ebf81ba2">  385</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_CLK_LSB    _u(17)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a0a7da9d087e5c485dd85c95ae2a54a11">  386</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_CLK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span><span class="comment">// Field       : HSTX_CTRL_BIT5_INV</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span><span class="comment">// Description : Invert this data output (logical NOT)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#abd0dfacf022da98279e2682db9c1c0db">  390</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_INV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a8321fa3f139fb48a00e5ca4a726ec9c3">  391</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_INV_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#acb9e2d11db540fdd7fdef417e625a1cf">  392</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_INV_MSB    _u(16)</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a33cd3931a82d6c9cbf92388fecd3c1ee">  393</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_INV_LSB    _u(16)</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ab9067a486e332c32b373bde9c2c06420">  394</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_INV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span><span class="comment">// Field       : HSTX_CTRL_BIT5_SEL_N</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span><span class="comment">// Description : Shift register data bit select for the second half of the HSTX</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span><span class="comment">//               clock cycle</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a87df92956d990dc1a6736fb778b64fbd">  399</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_SEL_N_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a6f1bd37577a2782562c2a2c0e5f79511">  400</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_SEL_N_BITS   _u(0x00001f00)</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#af205f00a486cf5e16a55c5061fadfbe6">  401</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_SEL_N_MSB    _u(12)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aacfb4d33b2c4e25cf9339b82b621b0d7">  402</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_SEL_N_LSB    _u(8)</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a374d3e946ed4138c793a5b7e3a2f4b16">  403</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_SEL_N_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">// Field       : HSTX_CTRL_BIT5_SEL_P</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno">  406</span><span class="comment">// Description : Shift register data bit select for the first half of the HSTX</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno">  407</span><span class="comment">//               clock cycle</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ac987df98928ec555a31944c5390affe5">  408</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_SEL_P_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a03234da19c19c42fb69d9c3a1cc5de56">  409</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_SEL_P_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a6c78bcd2a66d6358f8f5f3f9e0d27aac">  410</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_SEL_P_MSB    _u(4)</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#af94857f7d3397724138968fd599ad537">  411</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_SEL_P_LSB    _u(0)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a1bd885c1c34d50ce251f81e28769b791">  412</a></span><span class="preprocessor">#define HSTX_CTRL_BIT5_SEL_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment">// Register    : HSTX_CTRL_BIT6</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span><span class="comment">// Description : Data control register for output bit 6</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a6bd514782cc43aeffea2c4dac37a6374">  416</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_OFFSET _u(0x0000001c)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a483a0f0e4a45efcdc33ea0bf914db057">  417</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_BITS   _u(0x00031f1f)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ac3e4a3ea8dee2c528f7c499eef12e046">  418</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">// Field       : HSTX_CTRL_BIT6_CLK</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment">// Description : Connect this output to the generated clock, rather than the</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment">//               data shift register. SEL_P and SEL_N are ignored if this bit is</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment">//               set, but INV can still be set to generate an antiphase clock.</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a034d684644304daadd80ecbb6d748aa8">  424</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_CLK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aedd35183a137cbac53fc24c5354433eb">  425</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_CLK_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#abdaa59c4a24c1f566ea30b09ede45598">  426</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_CLK_MSB    _u(17)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a399664751c124e59518db3cbb9876f63">  427</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_CLK_LSB    _u(17)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ac6f96dd2904ac82c307c1b1d25777c5d">  428</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_CLK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">// Field       : HSTX_CTRL_BIT6_INV</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment">// Description : Invert this data output (logical NOT)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aeb2dfd0de5bc947707761c05362577fc">  432</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_INV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ab20cb30f91a07338be002bd631d302a0">  433</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_INV_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ab524e705750019bc00047609db6b6bb3">  434</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_INV_MSB    _u(16)</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a27f6a5d2c182d14a322150c9ee7fa205">  435</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_INV_LSB    _u(16)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a923da9d1ab5e5e72b13441bb2b12bef9">  436</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_INV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span><span class="comment">// Field       : HSTX_CTRL_BIT6_SEL_N</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span><span class="comment">// Description : Shift register data bit select for the second half of the HSTX</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">//               clock cycle</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a29f92460df6992b56625735b01159eb9">  441</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_SEL_N_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aac04be2489b1b78af601acd74c9e6f92">  442</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_SEL_N_BITS   _u(0x00001f00)</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a4aefbee6e6b153a5789265652f76d7fe">  443</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_SEL_N_MSB    _u(12)</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aa8bababc9781a52b581e6faf2613f99b">  444</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_SEL_N_LSB    _u(8)</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ae19f0fc47cd5d173dde8779a4b6b99a1">  445</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_SEL_N_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span><span class="comment">// Field       : HSTX_CTRL_BIT6_SEL_P</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span><span class="comment">// Description : Shift register data bit select for the first half of the HSTX</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">//               clock cycle</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ac767cab3a202e31a941c0d29ae3ad08d">  450</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_SEL_P_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a786e2cad44c42a3988428bb85247eeb3">  451</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_SEL_P_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a560fcc6ae049f41919be8ae53d45806b">  452</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_SEL_P_MSB    _u(4)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a6792f22d7fbcaf3fe9ef62dfba47ad1f">  453</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_SEL_P_LSB    _u(0)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ad02df6de784d9fb4aca7a11750806ce2">  454</a></span><span class="preprocessor">#define HSTX_CTRL_BIT6_SEL_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span><span class="comment">// Register    : HSTX_CTRL_BIT7</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">// Description : Data control register for output bit 7</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a24d71652dab35f73bd01964f75c59276">  458</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_OFFSET _u(0x00000020)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a9800731894bee43b67acdcbe83dd1c80">  459</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_BITS   _u(0x00031f1f)</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a57ad108cde5d4316b9c1973d05c9b840">  460</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment">// Field       : HSTX_CTRL_BIT7_CLK</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment">// Description : Connect this output to the generated clock, rather than the</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment">//               data shift register. SEL_P and SEL_N are ignored if this bit is</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment">//               set, but INV can still be set to generate an antiphase clock.</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a6a89f4a4658538e5c98063fe8d007a7c">  466</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_CLK_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a836d162e9099509ec6ab54cf778aaeb2">  467</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_CLK_BITS   _u(0x00020000)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aed3bec0a8312b39559f5d50f8604d5b7">  468</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_CLK_MSB    _u(17)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a97cfe4ec1e90758efdd44814fdd091d6">  469</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_CLK_LSB    _u(17)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ae5ffb3cde6cd5b4d149d3ba9d054fda9">  470</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_CLK_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment">// Field       : HSTX_CTRL_BIT7_INV</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">// Description : Invert this data output (logical NOT)</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a67180666b1168e2718eaffec4e8d6ff3">  474</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_INV_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a8a94af88d84a0e70cf22b6641112777f">  475</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_INV_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#abfe6d45cc41bf1802a1c12162a8ddd27">  476</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_INV_MSB    _u(16)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a8b17e240b1d5fa88eb38478258afc069">  477</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_INV_LSB    _u(16)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a94d2c1649f2db9ebe88921fd16c2cd30">  478</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_INV_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span><span class="comment">// Field       : HSTX_CTRL_BIT7_SEL_N</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">// Description : Shift register data bit select for the second half of the HSTX</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">//               clock cycle</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ae06f5894e29309327f2931ddfeba4a12">  483</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_SEL_N_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a965b7a4eece3323f7597026278a6e833">  484</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_SEL_N_BITS   _u(0x00001f00)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a402ed1b20eb087f7b2c9440e22fe6203">  485</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_SEL_N_MSB    _u(12)</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a4de00d60d02dfcd47cd9d13c77db9f18">  486</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_SEL_N_LSB    _u(8)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a5df8183d3e2d31f573baa4b22216db62">  487</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_SEL_N_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">// Field       : HSTX_CTRL_BIT7_SEL_P</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment">// Description : Shift register data bit select for the first half of the HSTX</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment">//               clock cycle</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a04f30b36173ac0e683048daaa68517be">  492</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_SEL_P_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a4e8204dbd20128fd9b64a92213c0ea55">  493</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_SEL_P_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a2bb31a65cc479bdac345b048a4ec65f4">  494</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_SEL_P_MSB    _u(4)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a839f4b47c14cbd3e5ccf3c73827bc307">  495</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_SEL_P_LSB    _u(0)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a28664578dd14c8472d975375f08ce3a7">  496</a></span><span class="preprocessor">#define HSTX_CTRL_BIT7_SEL_P_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">// Register    : HSTX_CTRL_EXPAND_SHIFT</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">// Description : Configure the optional shifter inside the command expander</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#abd6d8064074ad96588464ee4da6fb431">  500</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_OFFSET _u(0x00000024)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a809f24ed451d9686bd513e7658bd55eb">  501</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_BITS   _u(0x1f1f1f1f)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a60015c10b506ae4a5955879e2c732eef">  502</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_RESET  _u(0x01000100)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment">// Field       : HSTX_CTRL_EXPAND_SHIFT_ENC_N_SHIFTS</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment">// Description : Number of times to consume from the shift register before</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">//               refilling it from the FIFO, when the current command is an</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">//               encoded data command (e.g. TMDS). A register value of 0 means</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span><span class="comment">//               shift 32 times.</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aad2914bc6fb7e7d1975ab5373446cdbf">  509</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_ENC_N_SHIFTS_RESET  _u(0x01)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ad8553189e29409c13b87421deff87a3e">  510</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_ENC_N_SHIFTS_BITS   _u(0x1f000000)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a3b7573e166ef9ac969f7bc0e2b1e18ae">  511</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_ENC_N_SHIFTS_MSB    _u(28)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#af9993a607d04d16b389bf673c66198a0">  512</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_ENC_N_SHIFTS_LSB    _u(24)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#acece89bda61873a8db4849cc05561006">  513</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_ENC_N_SHIFTS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">// Field       : HSTX_CTRL_EXPAND_SHIFT_ENC_SHIFT</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">// Description : How many bits to right-rotate the shift register by each time</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">//               data is pushed to the output shifter, when the current command</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">//               is an encoded data command (e.g. TMDS).</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ae5379dc9b66c915a09adff7568760e71">  519</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_ENC_SHIFT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#adba5c70f9c3d59202d915ee63a24d0d4">  520</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_ENC_SHIFT_BITS   _u(0x001f0000)</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a8645f78a06bec501ad7aac7c255b0db4">  521</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_ENC_SHIFT_MSB    _u(20)</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a46288a6d4abda4d8a0bc44eb2b7f15bd">  522</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_ENC_SHIFT_LSB    _u(16)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ad3750a9dbce7d1a2903ec95cce5d8747">  523</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_ENC_SHIFT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">// Field       : HSTX_CTRL_EXPAND_SHIFT_RAW_N_SHIFTS</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span><span class="comment">// Description : Number of times to consume from the shift register before</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span><span class="comment">//               refilling it from the FIFO, when the current command is a raw</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span><span class="comment">//               data command. A register value of 0 means shift 32 times.</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ad5a408c3549b082fa0d1c024512c6bcd">  529</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_RAW_N_SHIFTS_RESET  _u(0x01)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a094b699b1fc6ae5c7bd559a4efc0a949">  530</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_RAW_N_SHIFTS_BITS   _u(0x00001f00)</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#af3bdb6f7d637e6fe24e223502bcc5012">  531</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_RAW_N_SHIFTS_MSB    _u(12)</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a90b3ebaf1e11c8cc725ac6a6d5340750">  532</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_RAW_N_SHIFTS_LSB    _u(8)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a49aa0f39b5990571dca4475e6397313c">  533</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_RAW_N_SHIFTS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment">// Field       : HSTX_CTRL_EXPAND_SHIFT_RAW_SHIFT</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span><span class="comment">// Description : How many bits to right-rotate the shift register by each time</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">//               data is pushed to the output shifter, when the current command</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">//               is a raw data command.</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a62176ea88df458fd956f620b1863d49b">  539</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_RAW_SHIFT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a7d6f9ae2f7e633f7dd73974a7f204965">  540</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_RAW_SHIFT_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a69f002751b7a7034937cd65cd0353b3c">  541</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_RAW_SHIFT_MSB    _u(4)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a6bdf9e78286a9692715e54a9239a8376">  542</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_RAW_SHIFT_LSB    _u(0)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#af6efcd7dbef853cd192d6f5b3a3db858">  543</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_SHIFT_RAW_SHIFT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment">// Register    : HSTX_CTRL_EXPAND_TMDS</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">// Description : Configure the optional TMDS encoder inside the command expander</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#afd8d07044ebf1f068f00e9540917093d">  547</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_OFFSET _u(0x00000028)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a100177da15c8f740b2f49e756a446d47">  548</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aa13db8d47d30f2784c7650ff9067dc00">  549</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">// Field       : HSTX_CTRL_EXPAND_TMDS_L2_NBITS</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">// Description : Number of valid data bits for the lane 2 TMDS encoder, starting</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">//               from bit 7 of the rotated data. Field values of 0 -&gt; 7 encode</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment">//               counts of 1 -&gt; 8 bits.</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a57f91b313b3320ec647c832a1fb2add5">  555</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L2_NBITS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a3f2d6d589eedf9c7fdb6397441168fab">  556</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L2_NBITS_BITS   _u(0x00e00000)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ac1ddc849760a1c72e7c047b9c772d254">  557</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L2_NBITS_MSB    _u(23)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#af1d71fe2f4c967c0f6f65fbde93bc6b8">  558</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L2_NBITS_LSB    _u(21)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aaa99a9acadd8e57cd03a41a311685e6b">  559</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L2_NBITS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">// Field       : HSTX_CTRL_EXPAND_TMDS_L2_ROT</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">// Description : Right-rotate applied to the current shifter data before the</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment">//               lane 2 TMDS encoder.</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a0f0b7a961d4ae2c34e12bd25b89b2bd0">  564</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L2_ROT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ad5afacaaf2b49227be926dad98c389e6">  565</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L2_ROT_BITS   _u(0x001f0000)</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a4873a824c016d62be65a2b852231e98a">  566</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L2_ROT_MSB    _u(20)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a1454fe7ef26ed86924d1501369f959ad">  567</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L2_ROT_LSB    _u(16)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a60b0082c074fc67bb5aea05619b301b3">  568</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L2_ROT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">// Field       : HSTX_CTRL_EXPAND_TMDS_L1_NBITS</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">// Description : Number of valid data bits for the lane 1 TMDS encoder, starting</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment">//               from bit 7 of the rotated data. Field values of 0 -&gt; 7 encode</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment">//               counts of 1 -&gt; 8 bits.</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a638c1f5498e9dfdfac70f987a8e77fbd">  574</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L1_NBITS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a33ff427d9c4025c2412ffebb0e6af872">  575</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L1_NBITS_BITS   _u(0x0000e000)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#ac8e0336128d0244826f29f4fd37b7863">  576</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L1_NBITS_MSB    _u(15)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a5a949751db8deb13e4b2c99ab79ae020">  577</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L1_NBITS_LSB    _u(13)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a23426dbd4181a34b5d59a99fad1eda72">  578</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L1_NBITS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment">// Field       : HSTX_CTRL_EXPAND_TMDS_L1_ROT</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment">// Description : Right-rotate applied to the current shifter data before the</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment">//               lane 1 TMDS encoder.</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#abf3ff0bf5bffa81ccfea024c642b6d03">  583</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L1_ROT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a690f43d879c86d5c551f12744b3f0fad">  584</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L1_ROT_BITS   _u(0x00001f00)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#add675cbea3a31891984ceef6598d86d0">  585</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L1_ROT_MSB    _u(12)</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a2c820c99117784ad349537a03589a53b">  586</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L1_ROT_LSB    _u(8)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aa2bd0c135f08944cfd7b044697b3d65f">  587</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L1_ROT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">// Field       : HSTX_CTRL_EXPAND_TMDS_L0_NBITS</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span><span class="comment">// Description : Number of valid data bits for the lane 0 TMDS encoder, starting</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment">//               from bit 7 of the rotated data. Field values of 0 -&gt; 7 encode</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment">//               counts of 1 -&gt; 8 bits.</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a23e198e64bde060be5287282decfecc7">  593</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L0_NBITS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a9b086878a3959e52fa3b6343f248e2f8">  594</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L0_NBITS_BITS   _u(0x000000e0)</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aebea3c35ab3e463ddedc03d28ee3777d">  595</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L0_NBITS_MSB    _u(7)</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a8a04bed723d5ac77ab35388f0e454b9c">  596</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L0_NBITS_LSB    _u(5)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#acdd5a8e04f51f221e740e7f1388a8190">  597</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L0_NBITS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span><span class="comment">// Field       : HSTX_CTRL_EXPAND_TMDS_L0_ROT</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span><span class="comment">// Description : Right-rotate applied to the current shifter data before the</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">//               lane 0 TMDS encoder.</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#acbb1ed0c4864d14b48435d0be557d090">  602</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L0_ROT_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a7948ad60c098e39c85293115df1c693c">  603</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L0_ROT_BITS   _u(0x0000001f)</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aa104116bf35e3803e60519191ba0fe7d">  604</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L0_ROT_MSB    _u(4)</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#aefe85ace6a9c7079cc55302eec783cf9">  605</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L0_ROT_LSB    _u(0)</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html#a07105dc0fb8bcd626d729fec6081fc27">  606</a></span><span class="preprocessor">#define HSTX_CTRL_EXPAND_TMDS_L0_ROT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_HSTX_CTRL_H</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_c20cf07c74f8c11629d6d184d929685a.html">rp2350</a></li><li class="navelem"><a class="el" href="dir_7593c0a7689797976df9ac5167c06f9c.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_df2b2bb0441eed18ad584d80d5bba470.html">include</a></li><li class="navelem"><a class="el" href="dir_2db4aeb58b3771a2be98660263d68c8b.html">hardware</a></li><li class="navelem"><a class="el" href="dir_ed155ad4b56137aea12b45f699429a2f.html">regs</a></li><li class="navelem"><a class="el" href="hardware__regs_2include_2hardware_2regs_2hstx__ctrl_8h.html">hstx_ctrl.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
