INFO-FLOW: Workspace C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full opened at Thu Apr 17 13:41:18 -0400 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 2.775 sec.
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.14 sec.
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.199 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.041 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/kuh4bd/Documents/FPGALab/Project_UART 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/kuh4bd/Documents/FPGALab/Project_UART
Execute     config_export -output=C:/Users/kuh4bd/Documents/FPGALab/Project_UART 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.098 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Command       ap_source done; 0.15 sec.
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.2 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.33 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/kuh4bd/Documents/FPGALab/Project_UART -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/kuh4bd/Documents/FPGALab/Project_UART -rtl verilog 
Execute   source ./aes_full/full/directives.tcl 
Execute     set_directive_top -name AES_Full AES_Full 
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full AES_Full 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -hw_syn 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     get_config_compile -pre_tcl 
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] Analyzing design file 'source/AESfunctions.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling source/AESfunctions.cpp as C++
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang source/AESfunctions.cpp -foptimization-record-file=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2021.2/tps/mingw/6.2.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.cpp.clang.out.log 2> C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.cpp.clang.err.log 
Command       ap_eval done; 0.471 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.5 seconds per iteration
Execute       set_directive_top AES_Full -name=AES_Full 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute       list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.pp.0.cpp -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/clang.out.log 2> C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.419 sec.
WARNING: [HLS 207-5524] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (source/AESfunctions.cpp:162:26)
WARNING: [HLS 207-5551] unexpected pragma argument 'instances', expects function/operation (source/AESfunctions.cpp:163:24)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:164:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:165:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:166:9)
WARNING: [HLS 207-5524] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (source/AESfunctions.cpp:205:26)
WARNING: [HLS 207-5551] unexpected pragma argument 'instances', expects function/operation (source/AESfunctions.cpp:206:24)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:207:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:208:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:209:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:210:9)
WARNING: [HLS 207-5503] the pragma is not supported and will be ignored (source/AESfunctions.cpp:211:9)
WARNING: [HLS 207-5524] 'region' in '#pragma HLS Inline' is deprecated, use 'Inline Pragma' instead (source/AESfunctions.cpp:252:26)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/.systemc_flag -fix-errors C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.344 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/all.directive.json -fix-errors C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.439 sec.
Execute       clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.462 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.pp.0.cpp std=gnu++14 -target fpga  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.pp.0.cpp.clang-tidy.loop-label.err.log 
Command         ap_eval done; 0.498 sec.
Execute         source C:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.535 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.227 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.pp.0.cpp.clang.out.log 2> C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.pp.0.cpp.clang.err.log 
Command       ap_eval done; 0.305 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.676 seconds; current allocated memory: 1.217 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.g.bc"  
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AESfunctions.g.bc -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.0.bc > C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2021.2/win64/lib/libhlsmc++_39.bc -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.293 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.295 sec.
Execute       run_link_or_opt -opt -out C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=AES_Full -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=AES_Full -reflow-float-conversion -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.878 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.881 sec.
Execute       run_link_or_opt -out C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2021.2/win64/lib/libfloatconversion_39.bc -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=AES_Full 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=AES_Full -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_prefix 
Execute       get_config_interface -default_slave_interface 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_compile -instruction_warning_threshold 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pipeline_style 
Execute       get_config_array_partition -throughput_driven 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=AES_Full -mllvm -hls-db-dir -mllvm C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=0 -mllvm -no-unaligned-maxi-accesses -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -x ir C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.lto.bc -hls-platform-db-name=C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=zynq_slow > C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.385 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_14_1' (source/AESfunctions.cpp:14:19) in function 'InvSubBytes' completely with a factor of 16 (source/AESfunctions.cpp:12:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_6_1' (source/AESfunctions.cpp:6:18) in function 'SubBytes' completely with a factor of 16 (source/AESfunctions.cpp:4:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_146_1' (source/AESfunctions.cpp:146:20) in function 'AddRoundKey' completely with a factor of 16 (source/AESfunctions.cpp:144:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.984 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.217 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top AES_Full -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.0.bc -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'AES_Encrypt' into 'AES_Full' (source/AESfunctions.cpp:254).
INFO: [XFORM 203-603] Inlining function 'AES_Decrypt' into 'AES_Full' (source/AESfunctions.cpp:257).
Command         transform done; 0.136 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.1.bc -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.2.prechk.bc -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.217 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.g.1.bc to C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.o.1.bc -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'L_copy' (source/AESfunctions.cpp:170) in function 'AES_Full' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L_rounds' (source/AESfunctions.cpp:178) in function 'AES_Full' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L_copy_o' (source/AESfunctions.cpp:189) in function 'AES_Full' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L_copy' (source/AESfunctions.cpp:215) in function 'AES_Full' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L_rounds' (source/AESfunctions.cpp:222) in function 'AES_Full' automatically.
INFO: [XFORM 203-510] Pipelining loop 'L_copy_o' (source/AESfunctions.cpp:233) in function 'AES_Full' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'InvMixColumns' (source/AESfunctions.cpp:101).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'InvShiftRows' (source/AESfunctions.cpp:47).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'MixColumns' (source/AESfunctions.cpp:74).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'ShiftRows' (source/AESfunctions.cpp:20).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_139_1' (source/AESfunctions.cpp:139) in function 'InvMixColumns' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_69_1' (source/AESfunctions.cpp:69) in function 'InvShiftRows' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_96_1' (source/AESfunctions.cpp:96) in function 'MixColumns' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_42_1' (source/AESfunctions.cpp:42) in function 'ShiftRows' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'tmp_state' (source/AESfunctions.cpp:22) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp_state' (source/AESfunctions.cpp:76) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp_state' (source/AESfunctions.cpp:49) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp_state' (source/AESfunctions.cpp:103) automatically.
Command         transform done; 0.522 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.o.1.tmp.bc -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'MixColumns' (source/AESfunctions.cpp:74)...48 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'InvMixColumns' (source/AESfunctions.cpp:101)...48 expression(s) balanced.
Command         transform done; 0.111 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.637 seconds; current allocated memory: 1.217 GB.
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.o.2.bc -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:8:11)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:43:12)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:97:12)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:16:11)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:70:12)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:140:12)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:148:11)
INFO: [HLS 200-472] Inferring partial write operation for 'state' (source/AESfunctions.cpp:172:12)
INFO: [HLS 200-472] Inferring partial write operation for 'state.1' (source/AESfunctions.cpp:217:12)
Command         transform done; 0.489 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.493 seconds; current allocated memory: 1.217 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.436 sec.
Command     elaborate done; 9.151 sec.
Execute     ap_eval exec zip -j C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.16 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'AES_Full' ...
Execute       ap_set_top_model AES_Full 
Execute       get_model_list AES_Full -filter all-wo-channel -topdown 
Execute       preproc_iomode -model AES_Full 
Execute       preproc_iomode -model AES_Full_Pipeline_L_copy_o3 
Execute       preproc_iomode -model AES_Full_Pipeline_L_rounds2 
Execute       preproc_iomode -model InvMixColumns 
Execute       preproc_iomode -model InvSubBytes 
Execute       preproc_iomode -model InvShiftRows 
Execute       preproc_iomode -model AES_Full_Pipeline_L_copy1 
Execute       preproc_iomode -model AES_Full_Pipeline_L_copy_o 
Execute       preproc_iomode -model AES_Full_Pipeline_L_rounds 
Execute       preproc_iomode -model MixColumns 
Execute       preproc_iomode -model ShiftRows 
Execute       preproc_iomode -model SubBytes 
Execute       preproc_iomode -model AddRoundKey 
Execute       preproc_iomode -model AES_Full_Pipeline_L_copy 
Execute       get_model_list AES_Full -filter all-wo-channel 
INFO-FLOW: Model list for configure: AES_Full_Pipeline_L_copy AddRoundKey SubBytes ShiftRows MixColumns AES_Full_Pipeline_L_rounds AES_Full_Pipeline_L_copy_o AES_Full_Pipeline_L_copy1 InvShiftRows InvSubBytes InvMixColumns AES_Full_Pipeline_L_rounds2 AES_Full_Pipeline_L_copy_o3 AES_Full
INFO-FLOW: Configuring Module : AES_Full_Pipeline_L_copy ...
Execute       set_default_model AES_Full_Pipeline_L_copy 
Execute       apply_spec_resource_limit AES_Full_Pipeline_L_copy 
INFO-FLOW: Configuring Module : AddRoundKey ...
Execute       set_default_model AddRoundKey 
Execute       apply_spec_resource_limit AddRoundKey 
INFO-FLOW: Configuring Module : SubBytes ...
Execute       set_default_model SubBytes 
Execute       apply_spec_resource_limit SubBytes 
INFO-FLOW: Configuring Module : ShiftRows ...
Execute       set_default_model ShiftRows 
Execute       apply_spec_resource_limit ShiftRows 
INFO-FLOW: Configuring Module : MixColumns ...
Execute       set_default_model MixColumns 
Execute       apply_spec_resource_limit MixColumns 
INFO-FLOW: Configuring Module : AES_Full_Pipeline_L_rounds ...
Execute       set_default_model AES_Full_Pipeline_L_rounds 
Execute       apply_spec_resource_limit AES_Full_Pipeline_L_rounds 
INFO-FLOW: Configuring Module : AES_Full_Pipeline_L_copy_o ...
Execute       set_default_model AES_Full_Pipeline_L_copy_o 
Execute       apply_spec_resource_limit AES_Full_Pipeline_L_copy_o 
INFO-FLOW: Configuring Module : AES_Full_Pipeline_L_copy1 ...
Execute       set_default_model AES_Full_Pipeline_L_copy1 
Execute       apply_spec_resource_limit AES_Full_Pipeline_L_copy1 
INFO-FLOW: Configuring Module : InvShiftRows ...
Execute       set_default_model InvShiftRows 
Execute       apply_spec_resource_limit InvShiftRows 
INFO-FLOW: Configuring Module : InvSubBytes ...
Execute       set_default_model InvSubBytes 
Execute       apply_spec_resource_limit InvSubBytes 
INFO-FLOW: Configuring Module : InvMixColumns ...
Execute       set_default_model InvMixColumns 
Execute       apply_spec_resource_limit InvMixColumns 
INFO-FLOW: Configuring Module : AES_Full_Pipeline_L_rounds2 ...
Execute       set_default_model AES_Full_Pipeline_L_rounds2 
Execute       apply_spec_resource_limit AES_Full_Pipeline_L_rounds2 
INFO-FLOW: Configuring Module : AES_Full_Pipeline_L_copy_o3 ...
Execute       set_default_model AES_Full_Pipeline_L_copy_o3 
Execute       apply_spec_resource_limit AES_Full_Pipeline_L_copy_o3 
INFO-FLOW: Configuring Module : AES_Full ...
Execute       set_default_model AES_Full 
Execute       apply_spec_resource_limit AES_Full 
INFO-FLOW: Model list for preprocess: AES_Full_Pipeline_L_copy AddRoundKey SubBytes ShiftRows MixColumns AES_Full_Pipeline_L_rounds AES_Full_Pipeline_L_copy_o AES_Full_Pipeline_L_copy1 InvShiftRows InvSubBytes InvMixColumns AES_Full_Pipeline_L_rounds2 AES_Full_Pipeline_L_copy_o3 AES_Full
INFO-FLOW: Preprocessing Module: AES_Full_Pipeline_L_copy ...
Execute       set_default_model AES_Full_Pipeline_L_copy 
Execute       cdfg_preprocess -model AES_Full_Pipeline_L_copy 
Execute       rtl_gen_preprocess AES_Full_Pipeline_L_copy 
INFO-FLOW: Preprocessing Module: AddRoundKey ...
Execute       set_default_model AddRoundKey 
Execute       cdfg_preprocess -model AddRoundKey 
Execute       rtl_gen_preprocess AddRoundKey 
INFO-FLOW: Preprocessing Module: SubBytes ...
Execute       set_default_model SubBytes 
Execute       cdfg_preprocess -model SubBytes 
Execute       rtl_gen_preprocess SubBytes 
INFO-FLOW: Preprocessing Module: ShiftRows ...
Execute       set_default_model ShiftRows 
Execute       cdfg_preprocess -model ShiftRows 
Execute       rtl_gen_preprocess ShiftRows 
INFO-FLOW: Preprocessing Module: MixColumns ...
Execute       set_default_model MixColumns 
Execute       cdfg_preprocess -model MixColumns 
Execute       rtl_gen_preprocess MixColumns 
INFO-FLOW: Preprocessing Module: AES_Full_Pipeline_L_rounds ...
Execute       set_default_model AES_Full_Pipeline_L_rounds 
Execute       cdfg_preprocess -model AES_Full_Pipeline_L_rounds 
Execute       rtl_gen_preprocess AES_Full_Pipeline_L_rounds 
INFO-FLOW: Preprocessing Module: AES_Full_Pipeline_L_copy_o ...
Execute       set_default_model AES_Full_Pipeline_L_copy_o 
Execute       cdfg_preprocess -model AES_Full_Pipeline_L_copy_o 
Execute       rtl_gen_preprocess AES_Full_Pipeline_L_copy_o 
INFO-FLOW: Preprocessing Module: AES_Full_Pipeline_L_copy1 ...
Execute       set_default_model AES_Full_Pipeline_L_copy1 
Execute       cdfg_preprocess -model AES_Full_Pipeline_L_copy1 
Execute       rtl_gen_preprocess AES_Full_Pipeline_L_copy1 
INFO-FLOW: Preprocessing Module: InvShiftRows ...
Execute       set_default_model InvShiftRows 
Execute       cdfg_preprocess -model InvShiftRows 
Execute       rtl_gen_preprocess InvShiftRows 
INFO-FLOW: Preprocessing Module: InvSubBytes ...
Execute       set_default_model InvSubBytes 
Execute       cdfg_preprocess -model InvSubBytes 
Execute       rtl_gen_preprocess InvSubBytes 
INFO-FLOW: Preprocessing Module: InvMixColumns ...
Execute       set_default_model InvMixColumns 
Execute       cdfg_preprocess -model InvMixColumns 
Execute       rtl_gen_preprocess InvMixColumns 
INFO-FLOW: Preprocessing Module: AES_Full_Pipeline_L_rounds2 ...
Execute       set_default_model AES_Full_Pipeline_L_rounds2 
Execute       cdfg_preprocess -model AES_Full_Pipeline_L_rounds2 
Execute       rtl_gen_preprocess AES_Full_Pipeline_L_rounds2 
INFO-FLOW: Preprocessing Module: AES_Full_Pipeline_L_copy_o3 ...
Execute       set_default_model AES_Full_Pipeline_L_copy_o3 
Execute       cdfg_preprocess -model AES_Full_Pipeline_L_copy_o3 
Execute       rtl_gen_preprocess AES_Full_Pipeline_L_copy_o3 
INFO-FLOW: Preprocessing Module: AES_Full ...
Execute       set_default_model AES_Full 
Execute       cdfg_preprocess -model AES_Full 
Execute       rtl_gen_preprocess AES_Full 
INFO-FLOW: Model list for synthesis: AES_Full_Pipeline_L_copy AddRoundKey SubBytes ShiftRows MixColumns AES_Full_Pipeline_L_rounds AES_Full_Pipeline_L_copy_o AES_Full_Pipeline_L_copy1 InvShiftRows InvSubBytes InvMixColumns AES_Full_Pipeline_L_rounds2 AES_Full_Pipeline_L_copy_o3 AES_Full
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AES_Full_Pipeline_L_copy 
Execute       schedule -model AES_Full_Pipeline_L_copy 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_copy'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L_copy'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.355 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy.sched.adb -f 
INFO-FLOW: Finish scheduling AES_Full_Pipeline_L_copy.
Execute       set_default_model AES_Full_Pipeline_L_copy 
Execute       bind -model AES_Full_Pipeline_L_copy 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy.bind.adb -f 
INFO-FLOW: Finish binding AES_Full_Pipeline_L_copy.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AddRoundKey 
Execute       schedule -model AddRoundKey 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'AddRoundKey'.
WARNING: [HLS 200-880] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln148', source/AESfunctions.cpp:148) of variable 'xor_ln148', source/AESfunctions.cpp:148 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:148) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_1', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_2', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_3', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_10', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'load' operation ('expandedKey_load_14', source/AESfunctions.cpp:148) on array 'expandedKey' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'expandedKey'.
WARNING: [HLS 200-885] The II Violation in module 'AddRoundKey' (function 'AddRoundKey'): Unable to schedule 'store' operation ('state_addr_97_write_ln148', source/AESfunctions.cpp:148) of variable 'xor_ln148_15', source/AESfunctions.cpp:148 on array 'state' due to limited memory ports (II = 16). Please consider using a memory core with more ports or partitioning the array 'state'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 17, Depth = 17, function 'AddRoundKey'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.566 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.629 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AddRoundKey.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AddRoundKey.sched.adb -f 
INFO-FLOW: Finish scheduling AddRoundKey.
Execute       set_default_model AddRoundKey 
Execute       bind -model AddRoundKey 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.201 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AddRoundKey.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.125 sec.
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AddRoundKey.bind.adb -f 
INFO-FLOW: Finish binding AddRoundKey.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model SubBytes 
Execute       schedule -model SubBytes 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln8', source/AESfunctions.cpp:8) of variable 's_box_load', source/AESfunctions.cpp:8 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:8) on array 'state'.
WARNING: [HLS 200-880] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln8', source/AESfunctions.cpp:8) of variable 's_box_load', source/AESfunctions.cpp:8 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:8) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'load' operation ('state_load_5', source/AESfunctions.cpp:8) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'load' operation ('state_load_7', source/AESfunctions.cpp:8) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'store' operation ('state_addr_5_write_ln8', source/AESfunctions.cpp:8) of variable 's_box_load_5', source/AESfunctions.cpp:8 on array 'state' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'store' operation ('state_addr_13_write_ln8', source/AESfunctions.cpp:8) of variable 's_box_load_13', source/AESfunctions.cpp:8 on array 'state' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'SubBytes' (function 'SubBytes'): Unable to schedule 'load' operation ('s_box_load', source/AESfunctions.cpp:8) on array 's_box' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array 's_box'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 18, function 'SubBytes'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.242 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.435 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/SubBytes.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/SubBytes.sched.adb -f 
INFO-FLOW: Finish scheduling SubBytes.
Execute       set_default_model SubBytes 
Execute       bind -model SubBytes 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.164 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/SubBytes.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/SubBytes.bind.adb -f 
INFO-FLOW: Finish binding SubBytes.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ShiftRows 
Execute       schedule -model ShiftRows 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_22_write_ln43', source/AESfunctions.cpp:43) of variable 'state_load_16', source/AESfunctions.cpp:25 on array 'state' and 'load' operation ('state_load_22', source/AESfunctions.cpp:35) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'load' operation ('state_load_19', source/AESfunctions.cpp:30) on array 'state' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'load' operation ('state_load_20', source/AESfunctions.cpp:31) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'load' operation ('state_load_23', source/AESfunctions.cpp:36) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'store' operation ('state_addr_18_write_ln43', source/AESfunctions.cpp:43) of variable 'state_load_21', source/AESfunctions.cpp:34 on array 'state' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'ShiftRows' (function 'ShiftRows'): Unable to schedule 'store' operation ('state_addr_21_write_ln43', source/AESfunctions.cpp:43) of variable 'state_load_24', source/AESfunctions.cpp:39 on array 'state' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'state'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 9, function 'ShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.187 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/ShiftRows.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/ShiftRows.sched.adb -f 
INFO-FLOW: Finish scheduling ShiftRows.
Execute       set_default_model ShiftRows 
Execute       bind -model ShiftRows 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/ShiftRows.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/ShiftRows.bind.adb -f 
INFO-FLOW: Finish binding ShiftRows.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model MixColumns 
Execute       schedule -model MixColumns 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'MixColumns'.
WARNING: [HLS 200-880] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln77_2', source/AESfunctions.cpp:77 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:77) on array 'state'.
WARNING: [HLS 200-880] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln77_2', source/AESfunctions.cpp:77 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:77) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'load' operation ('state_load_28', source/AESfunctions.cpp:77) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'load' operation ('state_load_33', source/AESfunctions.cpp:82) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'store' operation ('state_addr_31_write_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln83_2', source/AESfunctions.cpp:83 on array 'state' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'store' operation ('state_addr_39_write_ln97', source/AESfunctions.cpp:97) of variable 'xor_ln93_2', source/AESfunctions.cpp:93 on array 'state' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'MixColumns' (function 'MixColumns'): Unable to schedule 'load' operation ('mul03_load_7', source/AESfunctions.cpp:85) on array 'mul03' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array 'mul03'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 18, function 'MixColumns'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.291 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.353 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/MixColumns.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/MixColumns.sched.adb -f 
INFO-FLOW: Finish scheduling MixColumns.
Execute       set_default_model MixColumns 
Execute       bind -model MixColumns 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/MixColumns.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.139 sec.
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/MixColumns.bind.adb -f 
INFO-FLOW: Finish binding MixColumns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_rounds' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AES_Full_Pipeline_L_rounds 
Execute       schedule -model AES_Full_Pipeline_L_rounds 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_rounds'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'call' operation ('_ln181', source/AESfunctions.cpp:181->source/AESfunctions.cpp:254) to 'ShiftRows' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln181', source/AESfunctions.cpp:181->source/AESfunctions.cpp:254) to 'ShiftRows' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('_ln181', source/AESfunctions.cpp:181->source/AESfunctions.cpp:254) to 'ShiftRows' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('_ln181', source/AESfunctions.cpp:181->source/AESfunctions.cpp:254) to 'ShiftRows' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 50, distance = 1, offset = 1) between 'call' operation ('_ln185', source/AESfunctions.cpp:185->source/AESfunctions.cpp:254) to 'AddRoundKey' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 57, distance = 1, offset = 1) between 'call' operation ('_ln185', source/AESfunctions.cpp:185->source/AESfunctions.cpp:254) to 'AddRoundKey' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 61, distance = 1, offset = 1) between 'call' operation ('_ln185', source/AESfunctions.cpp:185->source/AESfunctions.cpp:254) to 'AddRoundKey' and 'call' operation ('_ln180', source/AESfunctions.cpp:180->source/AESfunctions.cpp:254) to 'SubBytes'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 62, Depth = 63, loop 'L_rounds'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.236 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.436 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.142 sec.
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds.sched.adb -f 
INFO-FLOW: Finish scheduling AES_Full_Pipeline_L_rounds.
Execute       set_default_model AES_Full_Pipeline_L_rounds 
Execute       bind -model AES_Full_Pipeline_L_rounds 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.19 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.214 sec.
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds.bind.adb -f 
INFO-FLOW: Finish binding AES_Full_Pipeline_L_rounds.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_copy_o' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AES_Full_Pipeline_L_copy_o 
Execute       schedule -model AES_Full_Pipeline_L_copy_o 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_copy_o'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L_copy_o'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o.sched.adb -f 
INFO-FLOW: Finish scheduling AES_Full_Pipeline_L_copy_o.
Execute       set_default_model AES_Full_Pipeline_L_copy_o 
Execute       bind -model AES_Full_Pipeline_L_copy_o 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.081 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o.bind.adb -f 
INFO-FLOW: Finish binding AES_Full_Pipeline_L_copy_o.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_copy1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AES_Full_Pipeline_L_copy1 
Execute       schedule -model AES_Full_Pipeline_L_copy1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_copy'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L_copy'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy1.sched.adb -f 
INFO-FLOW: Finish scheduling AES_Full_Pipeline_L_copy1.
Execute       set_default_model AES_Full_Pipeline_L_copy1 
Execute       bind -model AES_Full_Pipeline_L_copy1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy1.bind.adb -f 
INFO-FLOW: Finish binding AES_Full_Pipeline_L_copy1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model InvShiftRows 
Execute       schedule -model InvShiftRows 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_63_write_ln70', source/AESfunctions.cpp:70) of variable 'state_load_57', source/AESfunctions.cpp:52 on array 'state' and 'load' operation ('state_load_63', source/AESfunctions.cpp:62) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'load' operation ('state_load_60', source/AESfunctions.cpp:57) on array 'state' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'load' operation ('state_load_61', source/AESfunctions.cpp:58) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'load' operation ('state_load_64', source/AESfunctions.cpp:63) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'store' operation ('state_addr_60_write_ln70', source/AESfunctions.cpp:70) of variable 'state_load_66', source/AESfunctions.cpp:67 on array 'state' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvShiftRows' (function 'InvShiftRows'): Unable to schedule 'store' operation ('state_addr_write_ln70', source/AESfunctions.cpp:70) of variable 'state_load_65', source/AESfunctions.cpp:66 on array 'state' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'state'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 9, function 'InvShiftRows'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.183 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.233 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvShiftRows.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvShiftRows.sched.adb -f 
INFO-FLOW: Finish scheduling InvShiftRows.
Execute       set_default_model InvShiftRows 
Execute       bind -model InvShiftRows 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvShiftRows.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvShiftRows.bind.adb -f 
INFO-FLOW: Finish binding InvShiftRows.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model InvSubBytes 
Execute       schedule -model InvSubBytes 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'InvSubBytes'.
WARNING: [HLS 200-880] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln16', source/AESfunctions.cpp:16) of variable 'inverted_s_box_load', source/AESfunctions.cpp:16 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:16) on array 'state'.
WARNING: [HLS 200-880] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln16', source/AESfunctions.cpp:16) of variable 'inverted_s_box_load', source/AESfunctions.cpp:16 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:16) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'load' operation ('state_load_46', source/AESfunctions.cpp:16) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'load' operation ('state_load_48', source/AESfunctions.cpp:16) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'store' operation ('state_addr_46_write_ln16', source/AESfunctions.cpp:16) of variable 'inverted_s_box_load_5', source/AESfunctions.cpp:16 on array 'state' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'store' operation ('state_addr_54_write_ln16', source/AESfunctions.cpp:16) of variable 'inverted_s_box_load_13', source/AESfunctions.cpp:16 on array 'state' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvSubBytes' (function 'InvSubBytes'): Unable to schedule 'load' operation ('inverted_s_box_load', source/AESfunctions.cpp:16) on array 'inverted_s_box' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array 'inverted_s_box'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 18, function 'InvSubBytes'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.542 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.606 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvSubBytes.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.128 sec.
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvSubBytes.sched.adb -f 
INFO-FLOW: Finish scheduling InvSubBytes.
Execute       set_default_model InvSubBytes 
Execute       bind -model InvSubBytes 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.154 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvSubBytes.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvSubBytes.bind.adb -f 
INFO-FLOW: Finish binding InvSubBytes.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model InvMixColumns 
Execute       schedule -model InvMixColumns 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'InvMixColumns'.
WARNING: [HLS 200-880] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln140', source/AESfunctions.cpp:140) of variable 'xor_ln105', source/AESfunctions.cpp:105 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:104) on array 'state'.
WARNING: [HLS 200-880] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('state_addr_write_ln140', source/AESfunctions.cpp:140) of variable 'xor_ln105', source/AESfunctions.cpp:105 on array 'state' and 'load' operation ('state_load', source/AESfunctions.cpp:104) on array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'load' operation ('state_load', source/AESfunctions.cpp:104) on array 'state' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'load' operation ('state_load_74', source/AESfunctions.cpp:114) on array 'state' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'store' operation ('state_addr_72_write_ln140', source/AESfunctions.cpp:140) of variable 'xor_ln116', source/AESfunctions.cpp:116 on array 'state' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'store' operation ('state_addr_80_write_ln140', source/AESfunctions.cpp:140) of variable 'xor_ln134', source/AESfunctions.cpp:134 on array 'state' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'state'.
WARNING: [HLS 200-885] The II Violation in module 'InvMixColumns' (function 'InvMixColumns'): Unable to schedule 'load' operation ('mul09_load_11', source/AESfunctions.cpp:128) on array 'mul09' due to limited memory ports (II = 17). Please consider using a memory core with more ports or partitioning the array 'mul09'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 18, Depth = 18, function 'InvMixColumns'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 3.353 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.514 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvMixColumns.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.116 sec.
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvMixColumns.sched.adb -f 
INFO-FLOW: Finish scheduling InvMixColumns.
Execute       set_default_model InvMixColumns 
Execute       bind -model InvMixColumns 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.191 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvMixColumns.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.245 sec.
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvMixColumns.bind.adb -f 
INFO-FLOW: Finish binding InvMixColumns.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_rounds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AES_Full_Pipeline_L_rounds2 
Execute       schedule -model AES_Full_Pipeline_L_rounds2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_rounds'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 18, distance = 1, offset = 1) between 'call' operation ('_ln225', source/AESfunctions.cpp:225->source/AESfunctions.cpp:257) to 'InvSubBytes' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 1) between 'call' operation ('_ln225', source/AESfunctions.cpp:225->source/AESfunctions.cpp:257) to 'InvSubBytes' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 20, distance = 1, offset = 1) between 'call' operation ('_ln225', source/AESfunctions.cpp:225->source/AESfunctions.cpp:257) to 'InvSubBytes' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 1) between 'call' operation ('_ln225', source/AESfunctions.cpp:225->source/AESfunctions.cpp:257) to 'InvSubBytes' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 50, distance = 1, offset = 1) between 'call' operation ('_ln228', source/AESfunctions.cpp:228->source/AESfunctions.cpp:257) to 'InvMixColumns' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 57, distance = 1, offset = 1) between 'call' operation ('_ln228', source/AESfunctions.cpp:228->source/AESfunctions.cpp:257) to 'InvMixColumns' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
WARNING: [HLS 200-880] The II Violation in module 'AES_Full_Pipeline_L_rounds2' (loop 'L_rounds'): Unable to enforce a carried dependence constraint (II = 61, distance = 1, offset = 1) between 'call' operation ('_ln228', source/AESfunctions.cpp:228->source/AESfunctions.cpp:257) to 'InvMixColumns' and 'call' operation ('_ln224', source/AESfunctions.cpp:224->source/AESfunctions.cpp:257) to 'InvShiftRows'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 62, Depth = 63, loop 'L_rounds'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.332 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.693 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.176 sec.
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds2.sched.adb -f 
INFO-FLOW: Finish scheduling AES_Full_Pipeline_L_rounds2.
Execute       set_default_model AES_Full_Pipeline_L_rounds2 
Execute       bind -model AES_Full_Pipeline_L_rounds2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.188 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.371 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.203 sec.
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds2.bind.adb -f 
INFO-FLOW: Finish binding AES_Full_Pipeline_L_rounds2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full_Pipeline_L_copy_o3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AES_Full_Pipeline_L_copy_o3 
Execute       schedule -model AES_Full_Pipeline_L_copy_o3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'L_copy_o'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'L_copy_o'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.315 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o3.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o3.sched.adb -f 
INFO-FLOW: Finish scheduling AES_Full_Pipeline_L_copy_o3.
Execute       set_default_model AES_Full_Pipeline_L_copy_o3 
Execute       bind -model AES_Full_Pipeline_L_copy_o3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o3.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o3.bind.adb -f 
INFO-FLOW: Finish binding AES_Full_Pipeline_L_copy_o3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AES_Full' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AES_Full 
Execute       schedule -model AES_Full 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.sched.adb -f 
INFO-FLOW: Finish scheduling AES_Full.
Execute       set_default_model AES_Full 
Execute       bind -model AES_Full 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.245 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.428 sec.
Execute       db_write -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.bind.adb -f 
INFO-FLOW: Finish binding AES_Full.
Execute       get_model_list AES_Full -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess AES_Full_Pipeline_L_copy 
Execute       rtl_gen_preprocess AddRoundKey 
Execute       rtl_gen_preprocess SubBytes 
Execute       rtl_gen_preprocess ShiftRows 
Execute       rtl_gen_preprocess MixColumns 
Execute       rtl_gen_preprocess AES_Full_Pipeline_L_rounds 
Execute       rtl_gen_preprocess AES_Full_Pipeline_L_copy_o 
Execute       rtl_gen_preprocess AES_Full_Pipeline_L_copy1 
Execute       rtl_gen_preprocess InvShiftRows 
Execute       rtl_gen_preprocess InvSubBytes 
Execute       rtl_gen_preprocess InvMixColumns 
Execute       rtl_gen_preprocess AES_Full_Pipeline_L_rounds2 
Execute       rtl_gen_preprocess AES_Full_Pipeline_L_copy_o3 
Execute       rtl_gen_preprocess AES_Full 
INFO-FLOW: Model list for RTL generation: AES_Full_Pipeline_L_copy AddRoundKey SubBytes ShiftRows MixColumns AES_Full_Pipeline_L_rounds AES_Full_Pipeline_L_copy_o AES_Full_Pipeline_L_copy1 InvShiftRows InvSubBytes InvMixColumns AES_Full_Pipeline_L_rounds2 AES_Full_Pipeline_L_copy_o3 AES_Full
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_copy' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AES_Full_Pipeline_L_copy -top_prefix AES_Full_ -sub_prefix AES_Full_ -mg_file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_copy' pipeline 'L_copy' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_copy'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute       gen_rtl AES_Full_Pipeline_L_copy -style xilinx -f -lang vhdl -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/vhdl/AES_Full_AES_Full_Pipeline_L_copy 
Execute       gen_rtl AES_Full_Pipeline_L_copy -style xilinx -f -lang vlog -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/verilog/AES_Full_AES_Full_Pipeline_L_copy 
Execute       syn_report -csynth -model AES_Full_Pipeline_L_copy -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/AES_Full_Pipeline_L_copy_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model AES_Full_Pipeline_L_copy -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/AES_Full_Pipeline_L_copy_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model AES_Full_Pipeline_L_copy -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model AES_Full_Pipeline_L_copy -f -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy.adb 
Execute       db_write -model AES_Full_Pipeline_L_copy -bindview -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AES_Full_Pipeline_L_copy -p C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddRoundKey' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AddRoundKey -top_prefix AES_Full_ -sub_prefix AES_Full_ -mg_file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AddRoundKey.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddRoundKey'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.148 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute       gen_rtl AddRoundKey -style xilinx -f -lang vhdl -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/vhdl/AES_Full_AddRoundKey 
Execute       gen_rtl AddRoundKey -style xilinx -f -lang vlog -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/verilog/AES_Full_AddRoundKey 
Execute       syn_report -csynth -model AddRoundKey -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/AddRoundKey_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model AddRoundKey -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/AddRoundKey_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model AddRoundKey -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AddRoundKey.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.101 sec.
Execute       db_write -model AddRoundKey -f -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AddRoundKey.adb 
Execute       db_write -model AddRoundKey -bindview -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AddRoundKey -p C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AddRoundKey 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model SubBytes -top_prefix AES_Full_ -sub_prefix AES_Full_ -mg_file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/SubBytes.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'SubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.492 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute       gen_rtl SubBytes -style xilinx -f -lang vhdl -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/vhdl/AES_Full_SubBytes 
Execute       gen_rtl SubBytes -style xilinx -f -lang vlog -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/verilog/AES_Full_SubBytes 
Execute       syn_report -csynth -model SubBytes -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/SubBytes_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model SubBytes -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/SubBytes_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model SubBytes -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/SubBytes.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model SubBytes -f -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/SubBytes.adb 
Execute       db_write -model SubBytes -bindview -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info SubBytes -p C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/SubBytes 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model ShiftRows -top_prefix AES_Full_ -sub_prefix AES_Full_ -mg_file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/ShiftRows.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'ShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute       gen_rtl ShiftRows -style xilinx -f -lang vhdl -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/vhdl/AES_Full_ShiftRows 
Execute       gen_rtl ShiftRows -style xilinx -f -lang vlog -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/verilog/AES_Full_ShiftRows 
Execute       syn_report -csynth -model ShiftRows -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/ShiftRows_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model ShiftRows -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/ShiftRows_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model ShiftRows -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/ShiftRows.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model ShiftRows -f -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/ShiftRows.adb 
Execute       db_write -model ShiftRows -bindview -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ShiftRows -p C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/ShiftRows 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model MixColumns -top_prefix AES_Full_ -sub_prefix AES_Full_ -mg_file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/MixColumns.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'MixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute       gen_rtl MixColumns -style xilinx -f -lang vhdl -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/vhdl/AES_Full_MixColumns 
Execute       gen_rtl MixColumns -style xilinx -f -lang vlog -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/verilog/AES_Full_MixColumns 
Execute       syn_report -csynth -model MixColumns -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/MixColumns_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model MixColumns -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/MixColumns_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model MixColumns -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/MixColumns.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.191 sec.
Execute       db_write -model MixColumns -f -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/MixColumns.adb 
Execute       db_write -model MixColumns -bindview -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info MixColumns -p C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/MixColumns 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_rounds' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AES_Full_Pipeline_L_rounds -top_prefix AES_Full_ -sub_prefix AES_Full_ -mg_file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_rounds' pipeline 'L_rounds' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_rounds'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.831 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute       gen_rtl AES_Full_Pipeline_L_rounds -style xilinx -f -lang vhdl -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/vhdl/AES_Full_AES_Full_Pipeline_L_rounds 
Execute       gen_rtl AES_Full_Pipeline_L_rounds -style xilinx -f -lang vlog -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/verilog/AES_Full_AES_Full_Pipeline_L_rounds 
Execute       syn_report -csynth -model AES_Full_Pipeline_L_rounds -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/AES_Full_Pipeline_L_rounds_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model AES_Full_Pipeline_L_rounds -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/AES_Full_Pipeline_L_rounds_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model AES_Full_Pipeline_L_rounds -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.247 sec.
Execute       db_write -model AES_Full_Pipeline_L_rounds -f -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds.adb 
Execute       db_write -model AES_Full_Pipeline_L_rounds -bindview -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AES_Full_Pipeline_L_rounds -p C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_copy_o' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AES_Full_Pipeline_L_copy_o -top_prefix AES_Full_ -sub_prefix AES_Full_ -mg_file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_copy_o' pipeline 'L_copy_o' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_copy_o'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.459 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute       gen_rtl AES_Full_Pipeline_L_copy_o -style xilinx -f -lang vhdl -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/vhdl/AES_Full_AES_Full_Pipeline_L_copy_o 
Execute       gen_rtl AES_Full_Pipeline_L_copy_o -style xilinx -f -lang vlog -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/verilog/AES_Full_AES_Full_Pipeline_L_copy_o 
Execute       syn_report -csynth -model AES_Full_Pipeline_L_copy_o -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/AES_Full_Pipeline_L_copy_o_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model AES_Full_Pipeline_L_copy_o -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/AES_Full_Pipeline_L_copy_o_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model AES_Full_Pipeline_L_copy_o -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model AES_Full_Pipeline_L_copy_o -f -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o.adb 
Execute       db_write -model AES_Full_Pipeline_L_copy_o -bindview -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AES_Full_Pipeline_L_copy_o -p C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_copy1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AES_Full_Pipeline_L_copy1 -top_prefix AES_Full_ -sub_prefix AES_Full_ -mg_file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_copy1' pipeline 'L_copy' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_copy1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute       gen_rtl AES_Full_Pipeline_L_copy1 -style xilinx -f -lang vhdl -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/vhdl/AES_Full_AES_Full_Pipeline_L_copy1 
Execute       gen_rtl AES_Full_Pipeline_L_copy1 -style xilinx -f -lang vlog -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/verilog/AES_Full_AES_Full_Pipeline_L_copy1 
Execute       syn_report -csynth -model AES_Full_Pipeline_L_copy1 -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/AES_Full_Pipeline_L_copy1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model AES_Full_Pipeline_L_copy1 -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/AES_Full_Pipeline_L_copy1_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model AES_Full_Pipeline_L_copy1 -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model AES_Full_Pipeline_L_copy1 -f -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy1.adb 
Execute       db_write -model AES_Full_Pipeline_L_copy1 -bindview -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AES_Full_Pipeline_L_copy1 -p C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvShiftRows' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model InvShiftRows -top_prefix AES_Full_ -sub_prefix AES_Full_ -mg_file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvShiftRows.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvShiftRows'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute       gen_rtl InvShiftRows -style xilinx -f -lang vhdl -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/vhdl/AES_Full_InvShiftRows 
Execute       gen_rtl InvShiftRows -style xilinx -f -lang vlog -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/verilog/AES_Full_InvShiftRows 
Execute       syn_report -csynth -model InvShiftRows -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/InvShiftRows_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model InvShiftRows -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/InvShiftRows_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model InvShiftRows -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvShiftRows.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model InvShiftRows -f -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvShiftRows.adb 
Execute       db_write -model InvShiftRows -bindview -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info InvShiftRows -p C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvShiftRows 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvSubBytes' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model InvSubBytes -top_prefix AES_Full_ -sub_prefix AES_Full_ -mg_file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvSubBytes.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvSubBytes'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute       gen_rtl InvSubBytes -style xilinx -f -lang vhdl -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/vhdl/AES_Full_InvSubBytes 
Execute       gen_rtl InvSubBytes -style xilinx -f -lang vlog -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/verilog/AES_Full_InvSubBytes 
Execute       syn_report -csynth -model InvSubBytes -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/InvSubBytes_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model InvSubBytes -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/InvSubBytes_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model InvSubBytes -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvSubBytes.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model InvSubBytes -f -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvSubBytes.adb 
Execute       db_write -model InvSubBytes -bindview -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info InvSubBytes -p C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvSubBytes 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'InvMixColumns' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model InvMixColumns -top_prefix AES_Full_ -sub_prefix AES_Full_ -mg_file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvMixColumns.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'InvMixColumns'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.422 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute       gen_rtl InvMixColumns -style xilinx -f -lang vhdl -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/vhdl/AES_Full_InvMixColumns 
Execute       gen_rtl InvMixColumns -style xilinx -f -lang vlog -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/verilog/AES_Full_InvMixColumns 
Execute       syn_report -csynth -model InvMixColumns -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/InvMixColumns_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model InvMixColumns -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/InvMixColumns_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model InvMixColumns -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvMixColumns.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.248 sec.
Execute       db_write -model InvMixColumns -f -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvMixColumns.adb 
Execute       db_write -model InvMixColumns -bindview -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info InvMixColumns -p C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvMixColumns 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_rounds2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AES_Full_Pipeline_L_rounds2 -top_prefix AES_Full_ -sub_prefix AES_Full_ -mg_file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_rounds2' pipeline 'L_rounds' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_rounds2'.
Command       create_rtl_model done; 0.134 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute       gen_rtl AES_Full_Pipeline_L_rounds2 -style xilinx -f -lang vhdl -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/vhdl/AES_Full_AES_Full_Pipeline_L_rounds2 
Execute       gen_rtl AES_Full_Pipeline_L_rounds2 -style xilinx -f -lang vlog -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/verilog/AES_Full_AES_Full_Pipeline_L_rounds2 
Execute       syn_report -csynth -model AES_Full_Pipeline_L_rounds2 -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/AES_Full_Pipeline_L_rounds2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model AES_Full_Pipeline_L_rounds2 -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/AES_Full_Pipeline_L_rounds2_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model AES_Full_Pipeline_L_rounds2 -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.216 sec.
Execute       db_write -model AES_Full_Pipeline_L_rounds2 -f -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds2.adb 
Execute       db_write -model AES_Full_Pipeline_L_rounds2 -bindview -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AES_Full_Pipeline_L_rounds2 -p C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full_Pipeline_L_copy_o3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AES_Full_Pipeline_L_copy_o3 -top_prefix AES_Full_ -sub_prefix AES_Full_ -mg_file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'AES_Full_Pipeline_L_copy_o3' pipeline 'L_copy_o' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full_Pipeline_L_copy_o3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.398 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute       gen_rtl AES_Full_Pipeline_L_copy_o3 -style xilinx -f -lang vhdl -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/vhdl/AES_Full_AES_Full_Pipeline_L_copy_o3 
Execute       gen_rtl AES_Full_Pipeline_L_copy_o3 -style xilinx -f -lang vlog -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/verilog/AES_Full_AES_Full_Pipeline_L_copy_o3 
Execute       syn_report -csynth -model AES_Full_Pipeline_L_copy_o3 -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/AES_Full_Pipeline_L_copy_o3_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model AES_Full_Pipeline_L_copy_o3 -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/AES_Full_Pipeline_L_copy_o3_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model AES_Full_Pipeline_L_copy_o3 -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o3.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       db_write -model AES_Full_Pipeline_L_copy_o3 -f -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o3.adb 
Execute       db_write -model AES_Full_Pipeline_L_copy_o3 -bindview -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AES_Full_Pipeline_L_copy_o3 -p C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AES_Full' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       create_rtl_model AES_Full -top_prefix  -sub_prefix AES_Full_ -mg_file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/mode_cipher' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/mode_inverse_cipher' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/data_in' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/expandedKey' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/Nr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'AES_Full/data_out' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'AES_Full' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'mode_cipher', 'mode_inverse_cipher', 'data_in', 'Nr', 'data_out', 'expandedKey', 'return' and 'ap_local_deadlock' to AXI-Lite port CRTLS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'AES_Full'.
Command       create_rtl_model done; 0.221 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.352 seconds; current allocated memory: 1.217 GB.
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute       gen_rtl AES_Full -istop -style xilinx -f -lang vhdl -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/vhdl/AES_Full 
Execute       gen_rtl AES_Full -istop -style xilinx -f -lang vlog -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/verilog/AES_Full 
Execute       syn_report -csynth -model AES_Full -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/AES_Full_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       syn_report -rtlxml -model AES_Full -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/AES_Full_csynth.xml 
Execute         get_solution -flow_target
Execute           get_solution -flow_target 
Execute       syn_report -verbosereport -model AES_Full -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Command       syn_report done; 0.436 sec.
Execute       db_write -model AES_Full -f -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.adb 
Execute       db_write -model AES_Full -bindview -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info AES_Full -p C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full 
Execute       export_constraint_db -f -tool general -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.constraint.tcl 
Execute       syn_report -designview -model AES_Full -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.design.xml 
Command       syn_report done; 0.287 sec.
Execute       syn_report -csynthDesign -model AES_Full -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute           get_solution -flow_target 
Execute       get_config_rtl -disable_wave_debug 
Execute       syn_report -wcfg -model AES_Full -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model AES_Full -o C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.protoinst 
Execute       get_config_debug -directory 
Execute       sc_get_clocks AES_Full 
Execute       get_config_export -vivado_clock 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -module_auto_prefix 
Execute       sc_get_portdomain AES_Full 
INFO-FLOW: Model list for RTL component generation: AES_Full_Pipeline_L_copy AddRoundKey SubBytes ShiftRows MixColumns AES_Full_Pipeline_L_rounds AES_Full_Pipeline_L_copy_o AES_Full_Pipeline_L_copy1 InvShiftRows InvSubBytes InvMixColumns AES_Full_Pipeline_L_rounds2 AES_Full_Pipeline_L_copy_o3 AES_Full
INFO-FLOW: Handling components in module [AES_Full_Pipeline_L_copy] ... 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy.compgen.tcl 
INFO-FLOW: Found component AES_Full_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model AES_Full_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AddRoundKey] ... 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AddRoundKey.compgen.tcl 
INFO-FLOW: Handling components in module [SubBytes] ... 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/SubBytes.compgen.tcl 
INFO-FLOW: Found component AES_Full_SubBytes_s_box_ROM_AUTO_1R.
INFO-FLOW: Append model AES_Full_SubBytes_s_box_ROM_AUTO_1R
INFO-FLOW: Handling components in module [ShiftRows] ... 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/ShiftRows.compgen.tcl 
INFO-FLOW: Handling components in module [MixColumns] ... 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/MixColumns.compgen.tcl 
INFO-FLOW: Found component AES_Full_MixColumns_mul02_ROM_AUTO_1R.
INFO-FLOW: Append model AES_Full_MixColumns_mul02_ROM_AUTO_1R
INFO-FLOW: Found component AES_Full_MixColumns_mul03_ROM_AUTO_1R.
INFO-FLOW: Append model AES_Full_MixColumns_mul03_ROM_AUTO_1R
INFO-FLOW: Handling components in module [AES_Full_Pipeline_L_rounds] ... 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds.compgen.tcl 
INFO-FLOW: Found component AES_Full_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model AES_Full_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AES_Full_Pipeline_L_copy_o] ... 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o.compgen.tcl 
INFO-FLOW: Found component AES_Full_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model AES_Full_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AES_Full_Pipeline_L_copy1] ... 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy1.compgen.tcl 
INFO-FLOW: Found component AES_Full_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model AES_Full_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [InvShiftRows] ... 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvShiftRows.compgen.tcl 
INFO-FLOW: Handling components in module [InvSubBytes] ... 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvSubBytes.compgen.tcl 
INFO-FLOW: Found component AES_Full_InvSubBytes_inverted_s_box_ROM_AUTO_1R.
INFO-FLOW: Append model AES_Full_InvSubBytes_inverted_s_box_ROM_AUTO_1R
INFO-FLOW: Handling components in module [InvMixColumns] ... 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvMixColumns.compgen.tcl 
INFO-FLOW: Found component AES_Full_InvMixColumns_mul14_ROM_AUTO_1R.
INFO-FLOW: Append model AES_Full_InvMixColumns_mul14_ROM_AUTO_1R
INFO-FLOW: Found component AES_Full_InvMixColumns_mul11_ROM_AUTO_1R.
INFO-FLOW: Append model AES_Full_InvMixColumns_mul11_ROM_AUTO_1R
INFO-FLOW: Found component AES_Full_InvMixColumns_mul13_ROM_AUTO_1R.
INFO-FLOW: Append model AES_Full_InvMixColumns_mul13_ROM_AUTO_1R
INFO-FLOW: Found component AES_Full_InvMixColumns_mul09_ROM_AUTO_1R.
INFO-FLOW: Append model AES_Full_InvMixColumns_mul09_ROM_AUTO_1R
INFO-FLOW: Handling components in module [AES_Full_Pipeline_L_rounds2] ... 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds2.compgen.tcl 
INFO-FLOW: Found component AES_Full_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model AES_Full_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AES_Full_Pipeline_L_copy_o3] ... 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o3.compgen.tcl 
INFO-FLOW: Found component AES_Full_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model AES_Full_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [AES_Full] ... 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.compgen.tcl 
INFO-FLOW: Found component AES_Full_state_1_RAM_AUTO_1R1W.
INFO-FLOW: Append model AES_Full_state_1_RAM_AUTO_1R1W
INFO-FLOW: Found component AES_Full_CRTLS_s_axi.
INFO-FLOW: Append model AES_Full_CRTLS_s_axi
INFO-FLOW: Append model AES_Full_Pipeline_L_copy
INFO-FLOW: Append model AddRoundKey
INFO-FLOW: Append model SubBytes
INFO-FLOW: Append model ShiftRows
INFO-FLOW: Append model MixColumns
INFO-FLOW: Append model AES_Full_Pipeline_L_rounds
INFO-FLOW: Append model AES_Full_Pipeline_L_copy_o
INFO-FLOW: Append model AES_Full_Pipeline_L_copy1
INFO-FLOW: Append model InvShiftRows
INFO-FLOW: Append model InvSubBytes
INFO-FLOW: Append model InvMixColumns
INFO-FLOW: Append model AES_Full_Pipeline_L_rounds2
INFO-FLOW: Append model AES_Full_Pipeline_L_copy_o3
INFO-FLOW: Append model AES_Full
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: AES_Full_flow_control_loop_pipe_sequential_init AES_Full_SubBytes_s_box_ROM_AUTO_1R AES_Full_MixColumns_mul02_ROM_AUTO_1R AES_Full_MixColumns_mul03_ROM_AUTO_1R AES_Full_flow_control_loop_pipe_sequential_init AES_Full_flow_control_loop_pipe_sequential_init AES_Full_flow_control_loop_pipe_sequential_init AES_Full_InvSubBytes_inverted_s_box_ROM_AUTO_1R AES_Full_InvMixColumns_mul14_ROM_AUTO_1R AES_Full_InvMixColumns_mul11_ROM_AUTO_1R AES_Full_InvMixColumns_mul13_ROM_AUTO_1R AES_Full_InvMixColumns_mul09_ROM_AUTO_1R AES_Full_flow_control_loop_pipe_sequential_init AES_Full_flow_control_loop_pipe_sequential_init AES_Full_state_1_RAM_AUTO_1R1W AES_Full_CRTLS_s_axi AES_Full_Pipeline_L_copy AddRoundKey SubBytes ShiftRows MixColumns AES_Full_Pipeline_L_rounds AES_Full_Pipeline_L_copy_o AES_Full_Pipeline_L_copy1 InvShiftRows InvSubBytes InvMixColumns AES_Full_Pipeline_L_rounds2 AES_Full_Pipeline_L_copy_o3 AES_Full
INFO-FLOW: Generating C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model AES_Full_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model AES_Full_SubBytes_s_box_ROM_AUTO_1R
INFO-FLOW: To file: write model AES_Full_MixColumns_mul02_ROM_AUTO_1R
INFO-FLOW: To file: write model AES_Full_MixColumns_mul03_ROM_AUTO_1R
INFO-FLOW: To file: write model AES_Full_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model AES_Full_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model AES_Full_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model AES_Full_InvSubBytes_inverted_s_box_ROM_AUTO_1R
INFO-FLOW: To file: write model AES_Full_InvMixColumns_mul14_ROM_AUTO_1R
INFO-FLOW: To file: write model AES_Full_InvMixColumns_mul11_ROM_AUTO_1R
INFO-FLOW: To file: write model AES_Full_InvMixColumns_mul13_ROM_AUTO_1R
INFO-FLOW: To file: write model AES_Full_InvMixColumns_mul09_ROM_AUTO_1R
INFO-FLOW: To file: write model AES_Full_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model AES_Full_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model AES_Full_state_1_RAM_AUTO_1R1W
INFO-FLOW: To file: write model AES_Full_CRTLS_s_axi
INFO-FLOW: To file: write model AES_Full_Pipeline_L_copy
INFO-FLOW: To file: write model AddRoundKey
INFO-FLOW: To file: write model SubBytes
INFO-FLOW: To file: write model ShiftRows
INFO-FLOW: To file: write model MixColumns
INFO-FLOW: To file: write model AES_Full_Pipeline_L_rounds
INFO-FLOW: To file: write model AES_Full_Pipeline_L_copy_o
INFO-FLOW: To file: write model AES_Full_Pipeline_L_copy1
INFO-FLOW: To file: write model InvShiftRows
INFO-FLOW: To file: write model InvSubBytes
INFO-FLOW: To file: write model InvMixColumns
INFO-FLOW: To file: write model AES_Full_Pipeline_L_rounds2
INFO-FLOW: To file: write model AES_Full_Pipeline_L_copy_o3
INFO-FLOW: To file: write model AES_Full
INFO-FLOW: Generating C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_rtl -module_auto_prefix 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.101 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/vhdl' dstVlogDir='C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/vlog' tclDir='C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db' modelList='AES_Full_flow_control_loop_pipe_sequential_init
AES_Full_SubBytes_s_box_ROM_AUTO_1R
AES_Full_MixColumns_mul02_ROM_AUTO_1R
AES_Full_MixColumns_mul03_ROM_AUTO_1R
AES_Full_flow_control_loop_pipe_sequential_init
AES_Full_flow_control_loop_pipe_sequential_init
AES_Full_flow_control_loop_pipe_sequential_init
AES_Full_InvSubBytes_inverted_s_box_ROM_AUTO_1R
AES_Full_InvMixColumns_mul14_ROM_AUTO_1R
AES_Full_InvMixColumns_mul11_ROM_AUTO_1R
AES_Full_InvMixColumns_mul13_ROM_AUTO_1R
AES_Full_InvMixColumns_mul09_ROM_AUTO_1R
AES_Full_flow_control_loop_pipe_sequential_init
AES_Full_flow_control_loop_pipe_sequential_init
AES_Full_state_1_RAM_AUTO_1R1W
AES_Full_CRTLS_s_axi
AES_Full_Pipeline_L_copy
AddRoundKey
SubBytes
ShiftRows
MixColumns
AES_Full_Pipeline_L_rounds
AES_Full_Pipeline_L_copy_o
AES_Full_Pipeline_L_copy1
InvShiftRows
InvSubBytes
InvMixColumns
AES_Full_Pipeline_L_rounds2
AES_Full_Pipeline_L_copy_o3
AES_Full
' expOnly='0'
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy.compgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AddRoundKey.compgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/SubBytes.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'AES_Full_SubBytes_s_box_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.154 sec.
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/ShiftRows.compgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/MixColumns.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'AES_Full_MixColumns_mul02_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'AES_Full_MixColumns_mul03_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.289 sec.
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds.compgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o.compgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy1.compgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvShiftRows.compgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvSubBytes.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'AES_Full_InvSubBytes_inverted_s_box_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.126 sec.
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvMixColumns.compgen.tcl 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'AES_Full_InvMixColumns_mul14_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'AES_Full_InvMixColumns_mul11_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'AES_Full_InvMixColumns_mul13_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'AES_Full_InvMixColumns_mul09_ROM_AUTO_1R' using auto ROMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_source done; 0.535 sec.
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds2.compgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o3.compgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.compgen.tcl 
INFO: [RTMG 210-278] Implementing memory 'AES_Full_state_1_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
Execute         ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute         ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute         source ./CRTLS.slave.tcl 
Command       ap_source done; 0.106 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.528 seconds; current allocated memory: 1.217 GB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name ShiftRows
INFO-FLOW: No bind nodes found for module_name InvShiftRows
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute       get_config_op mul -impl 
Execute       get_config_op mul -latency 
Execute       get_config_op mul -precision 
Execute       get_config_op add -impl 
Execute       get_config_op add -latency 
Execute       get_config_op add -precision 
Execute       get_config_op sub -impl 
Execute       get_config_op sub -latency 
Execute       get_config_op sub -precision 
Execute       get_config_op fadd -impl 
Execute       get_config_op fadd -latency 
Execute       get_config_op fadd -precision 
Execute       get_config_op fsub -impl 
Execute       get_config_op fsub -latency 
Execute       get_config_op fsub -precision 
Execute       get_config_op fdiv -impl 
Execute       get_config_op fdiv -latency 
Execute       get_config_op fdiv -precision 
Execute       get_config_op fexp -impl 
Execute       get_config_op fexp -latency 
Execute       get_config_op fexp -precision 
Execute       get_config_op flog -impl 
Execute       get_config_op flog -latency 
Execute       get_config_op flog -precision 
Execute       get_config_op fmul -impl 
Execute       get_config_op fmul -latency 
Execute       get_config_op fmul -precision 
Execute       get_config_op frsqrt -impl 
Execute       get_config_op frsqrt -latency 
Execute       get_config_op frsqrt -precision 
Execute       get_config_op frecip -impl 
Execute       get_config_op frecip -latency 
Execute       get_config_op frecip -precision 
Execute       get_config_op fsqrt -impl 
Execute       get_config_op fsqrt -latency 
Execute       get_config_op fsqrt -precision 
Execute       get_config_op dadd -impl 
Execute       get_config_op dadd -latency 
Execute       get_config_op dadd -precision 
Execute       get_config_op dsub -impl 
Execute       get_config_op dsub -latency 
Execute       get_config_op dsub -precision 
Execute       get_config_op ddiv -impl 
Execute       get_config_op ddiv -latency 
Execute       get_config_op ddiv -precision 
Execute       get_config_op dexp -impl 
Execute       get_config_op dexp -latency 
Execute       get_config_op dexp -precision 
Execute       get_config_op dlog -impl 
Execute       get_config_op dlog -latency 
Execute       get_config_op dlog -precision 
Execute       get_config_op dmul -impl 
Execute       get_config_op dmul -latency 
Execute       get_config_op dmul -precision 
Execute       get_config_op drsqrt -impl 
Execute       get_config_op drsqrt -latency 
Execute       get_config_op drsqrt -precision 
Execute       get_config_op drecip -impl 
Execute       get_config_op drecip -latency 
Execute       get_config_op drecip -precision 
Execute       get_config_op dsqrt -impl 
Execute       get_config_op dsqrt -latency 
Execute       get_config_op dsqrt -precision 
Execute       get_config_op hadd -impl 
Execute       get_config_op hadd -latency 
Execute       get_config_op hadd -precision 
Execute       get_config_op hsub -impl 
Execute       get_config_op hsub -latency 
Execute       get_config_op hsub -precision 
Execute       get_config_op hdiv -impl 
Execute       get_config_op hdiv -latency 
Execute       get_config_op hdiv -precision 
Execute       get_config_op hmul -impl 
Execute       get_config_op hmul -latency 
Execute       get_config_op hmul -precision 
Execute       get_config_op hsqrt -impl 
Execute       get_config_op hsqrt -latency 
Execute       get_config_op hsqrt -precision 
Execute       get_config_op facc -impl 
Execute       get_config_op facc -latency 
Execute       get_config_op facc -precision 
Execute       get_config_op fmacc -impl 
Execute       get_config_op fmacc -latency 
Execute       get_config_op fmacc -precision 
Execute       get_config_op fmadd -impl 
Execute       get_config_op fmadd -latency 
Execute       get_config_op fmadd -precision 
Execute       get_config_storage fifo -auto_srl_max_bits 
Execute       get_config_storage fifo -auto_srl_max_depth 
Execute       get_config_storage fifo -impl 
Execute       get_solution -flow_target 
Execute       get_config_array_partition -complete_threshold 
Execute       get_config_array_partition -throughput_driven 
Execute       get_config_compile -enable_auto_rewind 
Execute       get_config_compile -name_max_length 
Execute       get_config_compile -no_signed_zeros 
Execute       get_config_compile -pipeline_loops 
Execute       get_config_compile -pipeline_style 
Execute       get_config_compile -pragma_strict_mode 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -unsafe_math_optimizations 
Execute       get_config_dataflow -default_channel 
Execute       get_config_dataflow -disable_fifo_sizing_opt 
Execute       get_config_dataflow -fifo_depth 
Execute       get_config_dataflow -override_user_fifo_depth 
Execute       get_config_dataflow -scalar_fifo_depth 
Execute       get_config_dataflow -start_fifo_depth 
Execute       get_config_dataflow -strict_mode 
Execute       get_config_dataflow -strict_stable_sync 
Execute       get_config_dataflow -task_level_fifo_depth 
Execute       get_config_debug -directory 
Execute       get_config_debug -enable 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -rtl 
Execute       get_config_export -taxonomy 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -vivado_clock 
Execute       get_config_export -vivado_impl_strategy 
Execute       get_config_export -vivado_max_timing_paths 
Execute       get_config_export -vivado_optimization_level 
Execute       get_config_export -vivado_pblock 
Execute       get_config_export -vivado_phys_opt 
Execute       get_config_export -vivado_report_level 
Execute       get_config_export -vivado_synth_design_args 
Execute       get_config_export -vivado_synth_strategy 
Execute       get_config_interface -clock_enable 
Execute       get_config_interface -default_slave_interface 
Execute       get_config_interface -m_axi_addr64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_auto_max_ports 
Execute       get_config_interface -m_axi_buffer_impl 
Execute       get_config_interface -m_axi_conservative_mode 
Execute       get_config_interface -m_axi_flush_mode 
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_max_bitwidth 
Execute       get_config_interface -m_axi_max_read_burst_length 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -m_axi_max_write_burst_length 
Execute       get_config_interface -m_axi_min_bitwidth 
Execute       get_config_interface -m_axi_num_read_outstanding 
Execute       get_config_interface -m_axi_num_write_outstanding 
Execute       get_config_interface -m_axi_offset 
Execute       get_config_interface -register_io 
Execute       get_config_interface -s_axilite_data64 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_status_regs 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_rtl -header 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -module_auto_prefix 
Execute       get_config_rtl -module_prefix 
Execute       get_config_rtl -mult_keep_attribute 
Execute       get_config_rtl -register_all_io 
Execute       get_config_rtl -register_reset_num 
Execute       get_config_rtl -reset 
Execute       get_config_rtl -reset_async 
Execute       get_config_rtl -reset_level 
Execute       get_config_schedule -enable_dsp_full_reg 
Execute       get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0.2 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='AES_Full_flow_control_loop_pipe_sequential_init
AES_Full_SubBytes_s_box_ROM_AUTO_1R
AES_Full_MixColumns_mul02_ROM_AUTO_1R
AES_Full_MixColumns_mul03_ROM_AUTO_1R
AES_Full_flow_control_loop_pipe_sequential_init
AES_Full_flow_control_loop_pipe_sequential_init
AES_Full_flow_control_loop_pipe_sequential_init
AES_Full_InvSubBytes_inverted_s_box_ROM_AUTO_1R
AES_Full_InvMixColumns_mul14_ROM_AUTO_1R
AES_Full_InvMixColumns_mul11_ROM_AUTO_1R
AES_Full_InvMixColumns_mul13_ROM_AUTO_1R
AES_Full_InvMixColumns_mul09_ROM_AUTO_1R
AES_Full_flow_control_loop_pipe_sequential_init
AES_Full_flow_control_loop_pipe_sequential_init
AES_Full_state_1_RAM_AUTO_1R1W
AES_Full_CRTLS_s_axi
AES_Full_Pipeline_L_copy
AddRoundKey
SubBytes
ShiftRows
MixColumns
AES_Full_Pipeline_L_rounds
AES_Full_Pipeline_L_copy_o
AES_Full_Pipeline_L_copy1
InvShiftRows
InvSubBytes
InvMixColumns
AES_Full_Pipeline_L_rounds2
AES_Full_Pipeline_L_copy_o3
AES_Full
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.compgen.dataonly.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.compgen.dataonly.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy.tbgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AddRoundKey.tbgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/SubBytes.tbgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/ShiftRows.tbgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/MixColumns.tbgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds.tbgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o.tbgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy1.tbgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvShiftRows.tbgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvSubBytes.tbgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvMixColumns.tbgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds2.tbgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o3.tbgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -stall_sig_gen 
Execute       get_config_rtl -profile 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.constraint.tcl 
Execute       sc_get_clocks AES_Full 
Execute       source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME CRTLS_s_axi_U SOURCE {} VARIABLE {} MODULE AES_Full LOOP {} BUNDLEDNAME CRTLS DSP 0 BRAM 1 URAM 0}' bind_report_dict='TOP AES_Full DATA {AES_Full {DEPTH 1 CHILDREN {AES_Full_Pipeline_L_copy AddRoundKey AES_Full_Pipeline_L_rounds AES_Full_Pipeline_L_copy_o AES_Full_Pipeline_L_copy1 AES_Full_Pipeline_L_rounds2 AES_Full_Pipeline_L_copy_o3} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME state_1_U SOURCE source/AESfunctions.cpp:214 VARIABLE state_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME state_U SOURCE source/AESfunctions.cpp:169 VARIABLE state LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_i_fu_198_p2 SOURCE {} VARIABLE sub_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub19_i_fu_220_p2 SOURCE source/AESfunctions.cpp:220 VARIABLE sub19_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 9 URAM 0}} AES_Full_Pipeline_L_copy {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln170_fu_89_p2 SOURCE source/AESfunctions.cpp:170 VARIABLE add_ln170 LOOP L_copy BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AddRoundKey {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_452_p2 SOURCE source/AESfunctions.cpp:148 VARIABLE add_ln148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_1_fu_462_p2 SOURCE source/AESfunctions.cpp:148 VARIABLE add_ln148_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_2_fu_472_p2 SOURCE source/AESfunctions.cpp:148 VARIABLE add_ln148_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_3_fu_482_p2 SOURCE source/AESfunctions.cpp:148 VARIABLE add_ln148_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_4_fu_492_p2 SOURCE source/AESfunctions.cpp:148 VARIABLE add_ln148_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_5_fu_502_p2 SOURCE source/AESfunctions.cpp:148 VARIABLE add_ln148_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_6_fu_512_p2 SOURCE source/AESfunctions.cpp:148 VARIABLE add_ln148_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_7_fu_522_p2 SOURCE source/AESfunctions.cpp:148 VARIABLE add_ln148_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_8_fu_532_p2 SOURCE source/AESfunctions.cpp:148 VARIABLE add_ln148_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_9_fu_547_p2 SOURCE source/AESfunctions.cpp:148 VARIABLE add_ln148_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_10_fu_557_p2 SOURCE source/AESfunctions.cpp:148 VARIABLE add_ln148_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_11_fu_572_p2 SOURCE source/AESfunctions.cpp:148 VARIABLE add_ln148_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_12_fu_582_p2 SOURCE source/AESfunctions.cpp:148 VARIABLE add_ln148_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_13_fu_598_p2 SOURCE source/AESfunctions.cpp:148 VARIABLE add_ln148_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_14_fu_608_p2 SOURCE source/AESfunctions.cpp:148 VARIABLE add_ln148_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AES_Full_Pipeline_L_rounds {DEPTH 2 CHILDREN {SubBytes ShiftRows MixColumns AddRoundKey} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_3_fu_127_p2 SOURCE source/AESfunctions.cpp:178 VARIABLE i_3 LOOP L_rounds BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_AddRoundKey_fu_104_roundKey SOURCE source/AESfunctions.cpp:185 VARIABLE add_ln185 LOOP L_rounds BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 3 URAM 0}} SubBytes {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME s_box_U SOURCE {} VARIABLE s_box LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} ShiftRows {DEPTH 3 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} MixColumns {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME mul02_U SOURCE {} VARIABLE mul02 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME mul03_U SOURCE {} VARIABLE mul03 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 2 URAM 0}} AES_Full_Pipeline_L_copy_o {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln189_fu_89_p2 SOURCE source/AESfunctions.cpp:189 VARIABLE add_ln189 LOOP L_copy_o BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AES_Full_Pipeline_L_copy1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln215_fu_89_p2 SOURCE source/AESfunctions.cpp:215 VARIABLE add_ln215 LOOP L_copy BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} AES_Full_Pipeline_L_rounds2 {DEPTH 2 CHILDREN {InvShiftRows InvSubBytes AddRoundKey InvMixColumns} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_145_p2 SOURCE source/AESfunctions.cpp:222 VARIABLE i_2 LOOP L_rounds BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln226_fu_159_p2 SOURCE source/AESfunctions.cpp:226 VARIABLE sub_ln226 LOOP L_rounds BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_AddRoundKey_fu_108_roundKey SOURCE source/AESfunctions.cpp:226 VARIABLE add_ln226 LOOP L_rounds BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 5 URAM 0}} InvShiftRows {DEPTH 3 CHILDREN {} AREA {DSP 0 BRAM 0 URAM 0}} InvSubBytes {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME inverted_s_box_U SOURCE {} VARIABLE inverted_s_box LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 1 URAM 0}} InvMixColumns {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME mul14_U SOURCE {} VARIABLE mul14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME mul11_U SOURCE {} VARIABLE mul11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME mul13_U SOURCE {} VARIABLE mul13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME mul09_U SOURCE {} VARIABLE mul09 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage rom_1p}}} AREA {DSP 0 BRAM 4 URAM 0}} AES_Full_Pipeline_L_copy_o3 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln233_fu_89_p2 SOURCE source/AESfunctions.cpp:233 VARIABLE add_ln233 LOOP L_copy_o BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.854 seconds; current allocated memory: 1.217 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for AES_Full.
INFO: [VLOG 209-307] Generating Verilog RTL for AES_Full.
Execute       syn_report -model AES_Full -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 24.987 sec.
Command   csynth_design done; 34.313 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 13 seconds. CPU system time: 2 seconds. Elapsed time: 34.313 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 37.835 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full opened at Thu Apr 17 13:42:16 -0400 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.833 sec.
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.107 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.98 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/kuh4bd/Documents/FPGALab/Project_UART 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/kuh4bd/Documents/FPGALab/Project_UART
Execute     config_export -output=C:/Users/kuh4bd/Documents/FPGALab/Project_UART 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 2.017 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.103 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.151 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/kuh4bd/Documents/FPGALab/Project_UART -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/kuh4bd/Documents/FPGALab/Project_UART -rtl verilog 
Execute   source ./aes_full/full/directives.tcl 
Execute     set_directive_top -name AES_Full AES_Full 
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full AES_Full 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.102 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/source/test_AES_full.cpp C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/./sim/autowrap/testbench/test_AES_full.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/./sim/autowrap/testbench/test_AES_full.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/./sim/autowrap/testbench/test_AES_full.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.462 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO-FLOW: TB processing: C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/source/AESfunctions.cpp C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/./sim/autowrap/testbench/AESfunctions.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/./sim/autowrap/testbench/AESfunctions.cpp_pre.cpp.tb.cpp std=c++11 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2021.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/./sim/autowrap/testbench/AESfunctions.cpp_pre.cpp.tb.cpp -- -std=c++11 -fhls -ferror-limit=0
Command     clang_tidy done; 0.337 sec.
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 0.701 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
Command     ap_source done; 16.36 sec.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
Command   cosim_design done; 28.111 sec.
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 28.111 seconds; current allocated memory: 0.512 MB.
Command ap_source done; 30.324 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full opened at Thu Apr 17 13:43:12 -0400 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xc7z020-clg400-1 
Execute       create_platform xc7z020-clg400-1 -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2021.2\lib\win64.o\librdi_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 1.81 sec.
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.108 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.945 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     get_config_interface -m_axi_latency 
Execute     get_config_interface -m_axi_alignment_byte_size 
Execute     get_config_interface -m_axi_max_widen_bitwidth 
Execute     get_config_interface -default_interface 
Execute     get_config_rtl -register_reset_num 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -output=C:/Users/kuh4bd/Documents/FPGALab/Project_UART 
INFO: [HLS 200-1464] Running solution command: config_export -output=C:/Users/kuh4bd/Documents/FPGALab/Project_UART
Execute     config_export -output=C:/Users/kuh4bd/Documents/FPGALab/Project_UART 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 1.97 sec.
Execute   set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
Execute     create_platform xc7z020-clg400-1 -board  
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/zynq_dsp48e1.hlp 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.122 sec.
Execute     ap_part_info -name xc7z020-clg400-1 -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.194 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -output C:/Users/kuh4bd/Documents/FPGALab/Project_UART -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -output C:/Users/kuh4bd/Documents/FPGALab/Project_UART -rtl verilog 
Execute   source ./aes_full/full/directives.tcl 
Execute     set_directive_top -name AES_Full AES_Full 
INFO: [HLS 200-1510] Running: set_directive_top -name AES_Full AES_Full 
Execute   export_design -rtl verilog -format ip_catalog -output C:/Users/kuh4bd/Documents/FPGALab/Project_UART 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog -output C:/Users/kuh4bd/Documents/FPGALab/Project_UART 
Execute     get_config_export -clock_margin 
Execute     get_config_export -custom_script 
Execute     get_config_export -description 
Execute     get_config_export -display_name 
Execute     get_config_export -driver_input_dir 
Execute     get_config_export -ipname 
Execute     get_config_export -library 
Execute     get_config_export -qor_test 
Execute     get_config_export -sim 
Execute     get_config_export -taxonomy 
Execute     get_config_export -use_ip 
Execute     get_config_export -use_netlist 
Execute     get_config_export -vendor 
Execute     get_config_export -version 
Execute     get_config_export -xo 
Execute     config_export -format=ip_catalog -output=C:/Users/kuh4bd/Documents/FPGALab/Project_UART -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute     get_config_export -vivado_clock 
Execute     get_top 
Execute     get_config_export -ipname 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_rtl -module_auto_prefix 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.105 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=AES_Full xml_exists=0
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     get_config_export -deadlock_detection 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to AES_Full
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=7
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=30 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='AES_Full_flow_control_loop_pipe_sequential_init
AES_Full_SubBytes_s_box_ROM_AUTO_1R
AES_Full_MixColumns_mul02_ROM_AUTO_1R
AES_Full_MixColumns_mul03_ROM_AUTO_1R
AES_Full_flow_control_loop_pipe_sequential_init
AES_Full_flow_control_loop_pipe_sequential_init
AES_Full_flow_control_loop_pipe_sequential_init
AES_Full_InvSubBytes_inverted_s_box_ROM_AUTO_1R
AES_Full_InvMixColumns_mul14_ROM_AUTO_1R
AES_Full_InvMixColumns_mul11_ROM_AUTO_1R
AES_Full_InvMixColumns_mul13_ROM_AUTO_1R
AES_Full_InvMixColumns_mul09_ROM_AUTO_1R
AES_Full_flow_control_loop_pipe_sequential_init
AES_Full_flow_control_loop_pipe_sequential_init
AES_Full_state_1_RAM_AUTO_1R1W
AES_Full_CRTLS_s_axi
AES_Full_Pipeline_L_copy
AddRoundKey
SubBytes
ShiftRows
MixColumns
AES_Full_Pipeline_L_rounds
AES_Full_Pipeline_L_copy_o
AES_Full_Pipeline_L_copy1
InvShiftRows
InvSubBytes
InvMixColumns
AES_Full_Pipeline_L_rounds2
AES_Full_Pipeline_L_copy_o3
AES_Full
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute     get_solution -flow_target 
Execute     get_config_export -xo 
Execute     get_config_export -format 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.compgen.dataonly.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.compgen.dataonly.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.compgen.dataonly.tcl 
Execute     get_config_export -format 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AddRoundKey.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/SubBytes.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/ShiftRows.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/MixColumns.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy1.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvShiftRows.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvSubBytes.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/InvMixColumns.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_rounds2.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full_Pipeline_L_copy_o3.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     get_solution -flow_target 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -kernel_profile 
Execute     get_config_rtl -stall_sig_gen 
Execute     get_config_rtl -profile 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.constraint.tcl 
Execute     sc_get_clocks AES_Full 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_file 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_debug -directory 
Execute     get_config_export -deadlock_detection 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to AES_Full
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/driver
Execute     get_config_export -format 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.compgen.dataonly.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.compgen.dataonly.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute     get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=AES_Full
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.rtl_wrap.cfg.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute     get_config_export -ip_xdc_ooc_file 
Execute     get_config_export -ip_xdc_file 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.constraint.tcl 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/AES_Full.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       copy-tb-files C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/impl/.verilog/sim_tbs
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute     ap_part_info -name xc7z020-clg400-1 -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/kuh4bd/Documents/FPGALab/Project_UART/AES_HLS/aes_full/full/impl/ip/pack.bat
Execute     get_config_export -output 
Execute     send_msg_by_id INFO @200-802@%s C:/Users/kuh4bd/Documents/FPGALab/Project_UART/export.zip 
INFO: [HLS 200-802] Generated output file C:/Users/kuh4bd/Documents/FPGALab/Project_UART/export.zip
Command   export_design done; 12.347 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 12.347 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 14.569 sec.
Execute cleanup_all 
