{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1730597788998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1730597788999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 02 22:36:28 2024 " "Processing started: Sat Nov 02 22:36:28 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1730597788999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730597788999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema2 -c Problema2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730597788999 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1730597789171 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1730597789172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730597795117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730597795117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file t_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 T_FlipFlop " "Found entity 1: T_FlipFlop" {  } { { "T_FlipFlop.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/T_FlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730597795118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730597795118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider5.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider5.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider5 " "Found entity 1: ClockDivider5" {  } { { "ClockDivider5.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/ClockDivider5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730597795119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730597795119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter3bits.v 1 1 " "Found 1 design units, including 1 entities, in source file counter3bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter3Bits " "Found entity 1: Counter3Bits" {  } { { "Counter3Bits.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Counter3Bits.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730597795120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730597795120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display1.v 1 1 " "Found 1 design units, including 1 entities, in source file display1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display1 " "Found entity 1: Display1" {  } { { "Display1.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730597795121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730597795121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider10.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider10.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider10 " "Found entity 1: ClockDivider10" {  } { { "ClockDivider10.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/ClockDivider10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730597795121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730597795121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider20.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider20.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider20 " "Found entity 1: ClockDivider20" {  } { { "ClockDivider20.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/ClockDivider20.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730597795122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730597795122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button.v 1 1 " "Found 1 design units, including 1 entities, in source file button.v" { { "Info" "ISGN_ENTITY_NAME" "1 Button " "Found entity 1: Button" {  } { { "Button.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Button.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730597795123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730597795123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display1bkp.v 1 1 " "Found 1 design units, including 1 entities, in source file display1bkp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display1Bkp " "Found entity 1: Display1Bkp" {  } { { "Display1Bkp.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1Bkp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1730597795124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1730597795124 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NA Display1Bkp.v(8) " "Verilog HDL Implicit Net warning at Display1Bkp.v(8): created implicit net for \"NA\"" {  } { { "Display1Bkp.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1Bkp.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730597795124 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NB Display1Bkp.v(9) " "Verilog HDL Implicit Net warning at Display1Bkp.v(9): created implicit net for \"NB\"" {  } { { "Display1Bkp.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1Bkp.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730597795124 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NC Display1Bkp.v(10) " "Verilog HDL Implicit Net warning at Display1Bkp.v(10): created implicit net for \"NC\"" {  } { { "Display1Bkp.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1Bkp.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730597795124 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1730597795212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Button Button:button " "Elaborating entity \"Button\" for hierarchy \"Button:button\"" {  } { { "Main.v" "button" { Text "C:/Users/vrlop/Dev/cd-problema2/Main.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730597795275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider10 Button:button\|ClockDivider10:DIV1 " "Elaborating entity \"ClockDivider10\" for hierarchy \"Button:button\|ClockDivider10:DIV1\"" {  } { { "Button.v" "DIV1" { Text "C:/Users/vrlop/Dev/cd-problema2/Button.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730597795279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider5 Button:button\|ClockDivider10:DIV1\|ClockDivider5:DIV1 " "Elaborating entity \"ClockDivider5\" for hierarchy \"Button:button\|ClockDivider10:DIV1\|ClockDivider5:DIV1\"" {  } { { "ClockDivider10.v" "DIV1" { Text "C:/Users/vrlop/Dev/cd-problema2/ClockDivider10.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730597795288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_FlipFlop Button:button\|ClockDivider10:DIV1\|ClockDivider5:DIV1\|T_FlipFlop:TFF1 " "Elaborating entity \"T_FlipFlop\" for hierarchy \"Button:button\|ClockDivider10:DIV1\|ClockDivider5:DIV1\|T_FlipFlop:TFF1\"" {  } { { "ClockDivider5.v" "TFF1" { Text "C:/Users/vrlop/Dev/cd-problema2/ClockDivider5.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730597795297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider20 ClockDivider20:DIV " "Elaborating entity \"ClockDivider20\" for hierarchy \"ClockDivider20:DIV\"" {  } { { "Main.v" "DIV" { Text "C:/Users/vrlop/Dev/cd-problema2/Main.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730597795303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter3Bits Counter3Bits:C3Bits " "Elaborating entity \"Counter3Bits\" for hierarchy \"Counter3Bits:C3Bits\"" {  } { { "Main.v" "C3Bits" { Text "C:/Users/vrlop/Dev/cd-problema2/Main.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730597795317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display1 Display1:display1 " "Elaborating entity \"Display1\" for hierarchy \"Display1:display1\"" {  } { { "Main.v" "display1" { Text "C:/Users/vrlop/Dev/cd-problema2/Main.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1730597795321 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display1.v(39) " "Verilog HDL warning at Display1.v(39): actual bit length 32 differs from formal bit length 1" {  } { { "Display1.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1.v" 39 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730597795321 "|Main|Display1:display1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display1.v(49) " "Verilog HDL warning at Display1.v(49): actual bit length 32 differs from formal bit length 1" {  } { { "Display1.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1.v" 49 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730597795321 "|Main|Display1:display1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display1.v(52) " "Verilog HDL warning at Display1.v(52): actual bit length 32 differs from formal bit length 1" {  } { { "Display1.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1.v" 52 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730597795321 "|Main|Display1:display1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display1.v(55) " "Verilog HDL warning at Display1.v(55): actual bit length 32 differs from formal bit length 1" {  } { { "Display1.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1.v" 55 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730597795321 "|Main|Display1:display1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display1.v(56) " "Verilog HDL warning at Display1.v(56): actual bit length 32 differs from formal bit length 1" {  } { { "Display1.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1.v" 56 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730597795321 "|Main|Display1:display1"}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 Display1.v(57) " "Verilog HDL warning at Display1.v(57): actual bit length 32 differs from formal bit length 1" {  } { { "Display1.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Display1.v" 57 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1730597795321 "|Main|Display1:display1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1730597795521 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[5\] VCC " "Pin \"segs\[5\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730597795545 "|Main|segs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[7\] GND " "Pin \"segs\[7\]\" is stuck at GND" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730597795545 "|Main|segs[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[8\] VCC " "Pin \"segs\[8\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730597795545 "|Main|segs[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[9\] VCC " "Pin \"segs\[9\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730597795545 "|Main|segs[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[10\] VCC " "Pin \"segs\[10\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730597795545 "|Main|segs[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segs\[11\] VCC " "Pin \"segs\[11\]\" is stuck at VCC" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1730597795545 "|Main|segs[11]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1730597795545 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn " "No output dependent on input pin \"btn\"" {  } { { "Main.v" "" { Text "C:/Users/vrlop/Dev/cd-problema2/Main.v" 4 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1730597795618 "|Main|btn"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1730597795618 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1730597795618 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1730597795618 ""} { "Info" "ICUT_CUT_TM_LCELLS" "34 " "Implemented 34 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1730597795618 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1730597795618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4704 " "Peak virtual memory: 4704 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1730597795896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 02 22:36:35 2024 " "Processing ended: Sat Nov 02 22:36:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1730597795896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1730597795896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1730597795896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1730597795896 ""}
