// Seed: 1080232803
module module_0;
  assign id_1 = id_1;
  assign module_4.id_2 = 0;
  assign module_2.type_2 = 0;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  always $display;
  assign id_1 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1
);
  inout wire id_1;
  supply1 id_2;
  uwire id_3, id_4;
  and primCall (id_1, id_2, id_3, id_4);
  module_0 modCall_1 ();
  assign id_2 = 1;
  integer id_5;
endmodule
module module_3 ();
  module_0 modCall_1 ();
  wire id_2;
endmodule
program module_4 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  assign id_2 = -1;
  module_0 modCall_1 ();
  tri id_3 = 1;
endmodule
