{
   "ActiveEmotionalView":"No Loops",
   "Addressing View_Layers":"/Clock_Generator/clk_wiz_0_clk_out1:false|/SlowControl/axi_quad_spi_0_ip2intc_irpt:false|/zynq_ultra_ps_e_0_pl_clk0:false|/Clock_Generator/proc_sys_reset_2_peripheral_aresetn:false|/Clock_Generator/clk_wiz_0_clk_out2:false|/Axi_DMA/axi_dma_afe_s2mm_introut:false|/Interrupt_Handler/axi_intc_0_irq:false|/Clock_Generator/clk_wiz_0_clk_out3:false|/zynq_ultra_ps_e_0_pl_resetn0:false|",
   "Addressing View_ScaleFactor":"0.738562",
   "Addressing View_TopLeft":"-121,-288",
   "Color Coded_ScaleFactor":"0.628942",
   "Color Coded_TopLeft":"-119,-76",
   "Default View_Layers":"/Clock_Generator/clk_wiz_0_clk_out1:true|/SlowControl/axi_quad_spi_0_ip2intc_irpt:true|/zynq_ultra_ps_e_0_pl_clk0:true|/Clock_Generator/proc_sys_reset_2_peripheral_aresetn:true|/Clock_Generator/clk_wiz_0_clk_out2:true|/Axi_DMA/axi_dma_afe_s2mm_introut:true|/Interrupt_Handler/axi_intc_0_irq:true|/Clock_Generator/clk_wiz_0_clk_out3:true|/zynq_ultra_ps_e_0_pl_resetn0:true|",
   "Default View_ScaleFactor":"0.21694",
   "Default View_TopLeft":"-1885,-240",
   "Display-PortTypeClock":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"/Interrupt_Handler",
   "Grouping and No Loops_ScaleFactor":"0.569509",
   "Grouping and No Loops_TopLeft":"-119,-83",
   "Interfaces View_Layers":"/Clock_Generator/clk_wiz_0_clk_out1:false|/SlowControl/axi_quad_spi_0_ip2intc_irpt:false|/zynq_ultra_ps_e_0_pl_clk0:false|/Clock_Generator/proc_sys_reset_2_peripheral_aresetn:false|/Clock_Generator/clk_wiz_0_clk_out2:false|/Axi_DMA/axi_dma_afe_s2mm_introut:false|/Interrupt_Handler/axi_intc_0_irq:false|/Clock_Generator/clk_wiz_0_clk_out3:false|/zynq_ultra_ps_e_0_pl_resetn0:false|",
   "Interfaces View_ScaleFactor":"0.738562",
   "Interfaces View_TopLeft":"-121,-288",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port afe_gpio_ctrl -pg 1 -lvl 8 -x 2780 -y 220 -defaultsOSRD
preplace port afe_pdn_rst_bus -pg 1 -lvl 8 -x 2780 -y 180 -defaultsOSRD
preplace port uf_leds -pg 1 -lvl 8 -x 2780 -y 200 -defaultsOSRD
preplace port port-id_afe0_sclk -pg 1 -lvl 8 -x 2780 -y 280 -defaultsOSRD
preplace port port-id_afe0_sdata -pg 1 -lvl 8 -x 2780 -y 240 -defaultsOSRD
preplace port port-id_afe0_sdout -pg 1 -lvl 0 -x 0 -y 20 -defaultsOSRD
preplace port port-id_fclk_in -pg 1 -lvl 0 -x 0 -y 640 -defaultsOSRD
preplace port port-id_data_in -pg 1 -lvl 0 -x 0 -y 660 -defaultsOSRD
preplace port port-id_data_in_p -pg 1 -lvl 0 -x 0 -y 500 -defaultsOSRD
preplace port port-id_fclk_in_n -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD
preplace port port-id_fclk_in_p -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace port port-id_data_in_n -pg 1 -lvl 0 -x 0 -y 520 -defaultsOSRD
preplace portBus fan_en_b -pg 1 -lvl 8 -x 2780 -y 260 -defaultsOSRD
preplace inst SlowControl -pg 1 -lvl 7 -x 2620 -y 180 -swap {22 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 44 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 66 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 0 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 85 86 90 87 84 92 91 88 89} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 20L -pinDir afe_pdn_rst_bus right -pinY afe_pdn_rst_bus 0R -pinDir S_AXI1 left -pinY S_AXI1 40L -pinDir uf_leds right -pinY uf_leds 20R -pinDir S_AXI2 left -pinY S_AXI2 60L -pinDir afe_gpio_ctrl right -pinY afe_gpio_ctrl 40R -pinDir AXI_LITE left -pinY AXI_LITE 0L -pinDir s_axi_aclk left -pinY s_axi_aclk 100L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 120L -pinDir ext_spi_clk left -pinY ext_spi_clk 160L -pinDir afe0_sdata right -pinY afe0_sdata 60R -pinDir afe0_sdout left -pinY afe0_sdout 80L -pinDir afe0_sclk right -pinY afe0_sclk 100R -pinDir ip2intc_irpt left -pinY ip2intc_irpt 180L -pinBusDir Din left -pinBusY Din 140L -pinBusDir fan_en_b right -pinBusY fan_en_b 80R
preplace inst Interrupt_Handler -pg 1 -lvl 7 -x 2620 -y 450 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 24 22} -defaultsOSRD -pinDir s_axi left -pinY s_axi 0L -pinBusDir In0 left -pinBusY In0 20L -pinDir s_axi_aclk left -pinY s_axi_aclk 40L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L -pinDir irq left -pinY irq 600L -pinBusDir In1 left -pinBusY In1 640L -pinBusDir In2 left -pinBusY In2 660L -pinBusDir In3 left -pinBusY In3 620L
preplace inst Clock_Generator -pg 1 -lvl 1 -x 140 -y 180 -swap {0 2 3 1 4} -defaultsOSRD -pinDir resetn right -pinY resetn 0R -pinDir clk_100M_PS right -pinY clk_100M_PS 40R -pinDir clk_200M right -pinY clk_200M 60R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 20R -pinDir clk_20M right -pinY clk_20M 80R
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 5 -x 1640 -y 240 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 84 82 90 85 86 87 88 83 89} -defaultsOSRD -pinDir M_AXI_HPM0_LPD right -pinY M_AXI_HPM0_LPD 0R -pinDir S_AXI_LPD left -pinY S_AXI_LPD 60L -pinDir maxihpm0_lpd_aclk left -pinY maxihpm0_lpd_aclk 80L -pinDir saxi_lpd_aclk left -pinY saxi_lpd_aclk 100L -pinBusDir emio_enet0_enet_tsu_timer_cnt right -pinBusY emio_enet0_enet_tsu_timer_cnt 60R -pinBusDir emio_ttc0_wave_o right -pinBusY emio_ttc0_wave_o 20R -pinBusDir pl_ps_irq0 right -pinBusY pl_ps_irq0 160R -pinDir pl_resetn0 left -pinY pl_resetn0 120L -pinDir pl_resetn1 right -pinY pl_resetn1 80R -pinDir pl_resetn2 right -pinY pl_resetn2 100R -pinDir pl_resetn3 right -pinY pl_resetn3 120R -pinDir pl_clk0 right -pinY pl_clk0 40R -pinDir pl_clk1 right -pinY pl_clk1 140R
preplace inst ps8_0_axi_periph -pg 1 -lvl 6 -x 2250 -y 180 -swap {128 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 110 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 38 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 56 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 74 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 0 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 162 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 145 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 189 180 190 181 191 182 192 183 193 184 194 185 195 186 196 187 197 188 198} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 60L -pinDir M00_AXI right -pinY M00_AXI 270R -pinDir M01_AXI right -pinY M01_AXI 0R -pinDir M02_AXI right -pinY M02_AXI 20R -pinDir M03_AXI right -pinY M03_AXI 60R -pinDir M04_AXI right -pinY M04_AXI 40R -pinDir M05_AXI left -pinY M05_AXI 0L -pinDir M06_AXI left -pinY M06_AXI 410L -pinDir M07_AXI left -pinY M07_AXI 390L -pinDir ACLK left -pinY ACLK 430L -pinDir ARESETN left -pinY ARESETN 630L -pinDir S00_ACLK left -pinY S00_ACLK 450L -pinDir S00_ARESETN left -pinY S00_ARESETN 650L -pinDir M00_ACLK left -pinY M00_ACLK 470L -pinDir M00_ARESETN left -pinY M00_ARESETN 670L -pinDir M01_ACLK left -pinY M01_ACLK 490L -pinDir M01_ARESETN left -pinY M01_ARESETN 690L -pinDir M02_ACLK left -pinY M02_ACLK 510L -pinDir M02_ARESETN left -pinY M02_ARESETN 710L -pinDir M03_ACLK left -pinY M03_ACLK 530L -pinDir M03_ARESETN left -pinY M03_ARESETN 730L -pinDir M04_ACLK left -pinY M04_ACLK 550L -pinDir M04_ARESETN left -pinY M04_ARESETN 750L -pinDir M05_ACLK left -pinY M05_ACLK 570L -pinDir M05_ARESETN left -pinY M05_ARESETN 770L -pinDir M06_ACLK left -pinY M06_ACLK 590L -pinDir M06_ARESETN left -pinY M06_ARESETN 790L -pinDir M07_ACLK left -pinY M07_ACLK 610L -pinDir M07_ARESETN left -pinY M07_ARESETN 810L
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 140 -y 80 -defaultsOSRD -pinBusDir dout right -pinBusY dout 0R
preplace inst Axi_DMA -pg 1 -lvl 3 -x 710 -y 180 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 35 34 36 38 37} -defaultsOSRD -pinDir S_AXI_LITE right -pinY S_AXI_LITE 0R -pinDir M_AXI_S2MM right -pinY M_AXI_S2MM 120R -pinDir m00_axis_aclk left -pinY m00_axis_aclk 40L -pinDir m00_axis_aresetn left -pinY m00_axis_aresetn 20L -pinDir s2mm_introut right -pinY s2mm_introut 140R -pinBusDir data_in left -pinBusY data_in 140L -pinDir clk_adc left -pinY clk_adc 80L
preplace inst axi_smc -pg 1 -lvl 4 -x 1120 -y 300 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 38 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 19 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 0L -pinDir S01_AXI left -pinY S01_AXI 150L -pinDir S02_AXI left -pinY S02_AXI 130L -pinDir M00_AXI right -pinY M00_AXI 0R -pinDir aclk left -pinY aclk 170L -pinDir aresetn left -pinY aresetn 190L
preplace inst AXI_DMA_Real -pg 1 -lvl 3 -x 710 -y 680 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 37 38 36 35 34} -defaultsOSRD -pinDir M_AXI_S2MM right -pinY M_AXI_S2MM 0R -pinDir S_AXI_LITE right -pinY S_AXI_LITE 20R -pinBusDir data_in left -pinBusY data_in 40L -pinDir clk_adc left -pinY clk_adc 60L -pinDir s2mm_introut right -pinY s2mm_introut 40R -pinDir m00_axis_aclk left -pinY m00_axis_aclk 20L -pinDir m00_axis_aresetn left -pinY m00_axis_aresetn 0L
preplace inst AXI_DMA_Real_Diff -pg 1 -lvl 3 -x 710 -y 430 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 37 38 36 35 34} -defaultsOSRD -pinDir M_AXI_S2MM right -pinY M_AXI_S2MM 0R -pinDir S_AXI_LITE right -pinY S_AXI_LITE 140R -pinBusDir data_in left -pinBusY data_in 40L -pinDir clk_adc left -pinY clk_adc 60L -pinDir s2mm_introut right -pinY s2mm_introut 160R -pinDir m00_axis_aclk left -pinY m00_axis_aclk 20L -pinDir m00_axis_aresetn left -pinY m00_axis_aresetn 0L
preplace inst sine_wave_gen_0 -pg 1 -lvl 2 -x 400 -y 320 -swap {1 0 2} -defaultsOSRD -pinDir clk left -pinY clk 20L -pinDir rst left -pinY rst 0L -pinBusDir sine_out right -pinBusY sine_out 0R
preplace inst ADC_AFE_Diff_interfa_0 -pg 1 -lvl 2 -x 400 -y 440 -swap {1 2 0 3 4 6 5} -defaultsOSRD -pinDir fclk_p left -pinY fclk_p 20L -pinDir fclk_n left -pinY fclk_n 40L -pinDir rst left -pinY rst 0L -pinDir data_p left -pinY data_p 60L -pinDir data_n left -pinY data_n 80L -pinDir fclk_out right -pinY fclk_out 50R -pinBusDir dataOut right -pinBusY dataOut 30R
preplace inst ADC_AFE_interface_0 -pg 1 -lvl 2 -x 400 -y 620 -swap {1 0 2 4 3} -defaultsOSRD -pinDir fclk_p left -pinY fclk_p 20L -pinDir rst left -pinY rst 0L -pinDir data_p left -pinY data_p 40L -pinDir fclk_out right -pinY fclk_out 120R -pinBusDir dataOut right -pinBusY dataOut 100R
preplace netloc ADC_AFE_Diff_interfa_0_fclk_out 1 2 1 N 490
preplace netloc ADC_AFE_interface_0_dataOut 1 2 1 N 720
preplace netloc ADC_AFE_interface_0_fclk_out 1 2 1 N 740
preplace netloc AXI_DMA_Real_Diff_s2mm_introut 1 3 4 860 640 NJ 640 2020J 1070 NJ
preplace netloc Clock_Generator_clk_out3 1 1 2 280 260 N
preplace netloc axi_dma_afe_s2mm_introut 1 3 4 880 660 NJ 660 2000J 1090 NJ
preplace netloc axi_dma_afe_s2mm_introut1 1 3 4 980 680 NJ 680 1980J 1110 NJ
preplace netloc axi_intc_0_irq 1 5 2 2040 1050 NJ
preplace netloc axi_quad_spi_0_io0_o 1 7 1 NJ 240
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 6 1 2480 360n
preplace netloc axi_quad_spi_0_sck_o 1 7 1 NJ 280
preplace netloc clk_wiz_0_clk_out2 1 1 6 NJ 240 560 120 940 200 1300 460 2080 60 2460
preplace netloc data_in_1 1 2 1 N 470
preplace netloc data_n_0_1 1 0 2 NJ 520 NJ
preplace netloc data_p_0_1 1 0 2 NJ 660 NJ
preplace netloc data_p_0_2 1 0 2 NJ 500 NJ
preplace netloc fclk_n_0_1 1 0 2 NJ 480 NJ
preplace netloc fclk_p_0_1 1 0 2 NJ 640 NJ
preplace netloc fclk_p_0_2 1 0 2 NJ 460 NJ
preplace netloc io1_i_0_1 1 0 7 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 NJ 20 2480J
preplace netloc proc_sys_reset_2_peripheral_aresetn 1 1 6 NJ 200 540 370 900 550 NJ 550 2100 80 2420
preplace netloc sine_wave_gen_0_sine_out 1 2 1 N 320
preplace netloc xlconstant_0_dout 1 1 1 260 80n
preplace netloc xlslice_0_Dout 1 7 1 NJ 260
preplace netloc zynq_ultra_ps_e_0_emio_ttc0_wave_o 1 5 2 1980J 100 2440
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 1 6 NJ 220 520J 100 960J 240 1260J 480 2000 120 2400
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 1 4 280 80 NJ 80 980J 220 1280J
preplace netloc AXI_DMA_Real_Diff_M_AXI_S2MM 1 3 1 N 430
preplace netloc AXI_DMA_Real_M_AXI_S2MM 1 3 1 920 450n
preplace netloc Axi_DMA_M_AXI_S2MM 1 3 1 N 300
preplace netloc axi_gpio_0_GPIO 1 7 1 NJ 200
preplace netloc axi_smc_M00_AXI 1 4 1 N 300
preplace netloc pmod_2_GPIO 1 7 1 NJ 180
preplace netloc ps8_0_axi_periph_M00_AXI 1 6 1 N 450
preplace netloc ps8_0_axi_periph_M01_AXI 1 6 1 N 180
preplace netloc ps8_0_axi_periph_M02_AXI 1 6 1 N 200
preplace netloc ps8_0_axi_periph_M03_AXI 1 6 1 N 240
preplace netloc ps8_0_axi_periph_M04_AXI 1 6 1 N 220
preplace netloc ps8_0_axi_periph_M05_AXI 1 3 3 NJ 180 NJ 180 N
preplace netloc ps8_0_axi_periph_M06_AXI 1 3 3 NJ 700 NJ 700 2060
preplace netloc ps8_0_axi_periph_M07_AXI 1 3 3 NJ 570 NJ 570 N
preplace netloc rpi_gpio_GPIO 1 7 1 NJ 220
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 5 1 N 240
levelinfo -pg 1 0 140 400 710 1120 1640 2250 2620 2780
pagesize -pg 1 -db -bbox -sgen -120 0 2940 1160
",
   "No Loops_ScaleFactor":"0.433573",
   "No Loops_TopLeft":"-120,-18",
   "Reduced Jogs_ExpandedHierarchyInLayout":"",
   "Reduced Jogs_Layers":"/Clock_Generator/clk_wiz_0_clk_out1:true|/SlowControl/axi_quad_spi_0_ip2intc_irpt:true|/zynq_ultra_ps_e_0_pl_clk0:true|/Clock_Generator/proc_sys_reset_2_peripheral_aresetn:true|/Clock_Generator/clk_wiz_0_clk_out2:true|/Axi_DMA/axi_dma_afe_s2mm_introut:true|/Interrupt_Handler/axi_intc_0_irq:true|/Clock_Generator/clk_wiz_0_clk_out3:true|/zynq_ultra_ps_e_0_pl_resetn0:true|",
   "Reduced Jogs_Layout":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port afe_gpio_ctrl -pg 1 -lvl 8 -x 2920 -y 200 -defaultsOSRD
preplace port afe_pdn_rst_bus -pg 1 -lvl 8 -x 2920 -y 160 -defaultsOSRD
preplace port uf_leds -pg 1 -lvl 8 -x 2920 -y 180 -defaultsOSRD
preplace port port-id_afe0_sclk -pg 1 -lvl 8 -x 2920 -y 260 -defaultsOSRD
preplace port port-id_afe0_sdata -pg 1 -lvl 8 -x 2920 -y 220 -defaultsOSRD
preplace port port-id_afe0_sdout -pg 1 -lvl 0 -x 0 -y 200 -defaultsOSRD
preplace port port-id_fclk_in -pg 1 -lvl 0 -x 0 -y 910 -defaultsOSRD
preplace port port-id_data_in -pg 1 -lvl 0 -x 0 -y 1030 -defaultsOSRD
preplace port port-id_data_in_p -pg 1 -lvl 0 -x 0 -y 100 -defaultsOSRD
preplace port port-id_fclk_in_n -pg 1 -lvl 0 -x 0 -y 80 -defaultsOSRD
preplace port port-id_fclk_in_p -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_data_in_n -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace portBus fan_en_b -pg 1 -lvl 8 -x 2920 -y 240 -defaultsOSRD
preplace inst SlowControl -pg 1 -lvl 7 -x 2760 -y 160 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 88 91 86 87 84 90 92 85 89} -defaultsOSRD -pinY S_AXI 0L -pinY afe_pdn_rst_bus 0R -pinY S_AXI1 20L -pinY uf_leds 20R -pinY S_AXI2 40L -pinY afe_gpio_ctrl 40R -pinY AXI_LITE 60L -pinY s_axi_aclk 210L -pinY s_axi_aresetn 230L -pinY ext_spi_clk 120L -pinY afe0_sdata 60R -pinY afe0_sdout 80L -pinY afe0_sclk 100R -pinY ip2intc_irpt 230R -pinBusY Din 100L -pinBusY fan_en_b 80R
preplace inst Interrupt_Handler -pg 1 -lvl 7 -x 2760 -y 500 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 20 22 21 23 24 19} -defaultsOSRD -pinY s_axi 0L -pinBusY In0 20L -pinY s_axi_aclk 120L -pinY s_axi_aresetn 140L -pinY irq 180R -pinBusY In1 160L -pinBusY In2 180L -pinBusY In3 100L
preplace inst Clock_Generator -pg 1 -lvl 1 -x 190 -y 610 -defaultsOSRD -pinY resetn 20L -pinY clk_100M_PS 40L -pinY clk_200M 0R -pinBusY peripheral_aresetn 20R -pinY clk_20M 40R
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 5 -x 1780 -y 140 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 85 82 84 90 86 87 88 83 89} -defaultsOSRD -pinY M_AXI_HPM0_LPD 0R -pinY S_AXI_LPD 360L -pinY maxihpm0_lpd_aclk 380L -pinY saxi_lpd_aclk 400L -pinBusY emio_enet0_enet_tsu_timer_cnt 60R -pinBusY emio_ttc0_wave_o 20R -pinBusY pl_ps_irq0 420L -pinY pl_resetn0 420R -pinY pl_resetn1 80R -pinY pl_resetn2 100R -pinY pl_resetn3 120R -pinY pl_clk0 40R -pinY pl_clk1 140R
preplace inst ps8_0_axi_periph -pg 1 -lvl 6 -x 2390 -y 140 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 140 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 120 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 60 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 80 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 180 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 40 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 210 201 211 202 212 203 213 204 214 205 215 206 216 207 217 208 218 209 219} -defaultsOSRD -pinY S00_AXI 0L -pinY M00_AXI 360R -pinY M01_AXI 80R -pinY M02_AXI 20R -pinY M03_AXI 60R -pinY M04_AXI 40R -pinY M05_AXI 400R -pinY M06_AXI 380R -pinY M07_AXI 0R -pinY ACLK 20L -pinY ARESETN 220L -pinY S00_ACLK 40L -pinY S00_ARESETN 240L -pinY M00_ACLK 60L -pinY M00_ARESETN 260L -pinY M01_ACLK 80L -pinY M01_ARESETN 280L -pinY M02_ACLK 100L -pinY M02_ARESETN 300L -pinY M03_ACLK 120L -pinY M03_ARESETN 320L -pinY M04_ACLK 140L -pinY M04_ARESETN 340L -pinY M05_ACLK 160L -pinY M05_ARESETN 360L -pinY M06_ACLK 180L -pinY M06_ARESETN 380L -pinY M07_ACLK 200L -pinY M07_ARESETN 400L
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 190 -y 970 -defaultsOSRD -pinBusY dout 0R
preplace inst Axi_DMA -pg 1 -lvl 3 -x 850 -y 760 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 38 37} -defaultsOSRD -pinY S_AXI_LITE 0L -pinY M_AXI_S2MM 60R -pinY m00_axis_aclk 20L -pinY m00_axis_aresetn 40L -pinY s2mm_introut 80R -pinBusY data_in 80L -pinY clk_adc 60L
preplace inst axi_smc -pg 1 -lvl 4 -x 1260 -y 800 -swap {19 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 38 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 0 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77} -defaultsOSRD -pinY S00_AXI 20L -pinY S01_AXI 150L -pinY S02_AXI 0L -pinY M00_AXI 0R -pinY aclk 180L -pinY aresetn 200L
preplace inst AXI_DMA_Real -pg 1 -lvl 3 -x 850 -y 950 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 37 38 36 34 35} -defaultsOSRD -pinY M_AXI_S2MM 0R -pinY S_AXI_LITE 0L -pinBusY data_in 60L -pinY clk_adc 80L -pinY s2mm_introut 20R -pinY m00_axis_aclk 20L -pinY m00_axis_aresetn 40L
preplace inst AXI_DMA_Real_Diff -pg 1 -lvl 3 -x 850 -y 100 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 35 34 36 37 38} -defaultsOSRD -pinY M_AXI_S2MM 510R -pinY S_AXI_LITE 0L -pinBusY data_in 40L -pinY clk_adc 20L -pinY s2mm_introut 530R -pinY m00_axis_aclk 510L -pinY m00_axis_aresetn 530L
preplace inst sine_wave_gen_0 -pg 1 -lvl 2 -x 480 -y 760 -defaultsOSRD -pinY clk 0L -pinY rst 20L -pinBusY sine_out 50R
preplace inst ADC_AFE_interface_0 -pg 1 -lvl 2 -x 480 -y 910 -swap {0 1 2 4 3} -defaultsOSRD -pinY fclk_p 0L -pinY rst 20L -pinY data_p 120L -pinY fclk_out 120R -pinBusY dataOut 100R
preplace inst ADC_AFE_Diff_interfa_0 -pg 1 -lvl 2 -x 480 -y 60 -swap {0 1 4 2 3 5 6} -defaultsOSRD -pinY fclk_p 0L -pinY fclk_n 20L -pinY rst 80L -pinY data_p 40L -pinY data_n 60L -pinY fclk_out 60R -pinBusY dataOut 80R
preplace netloc ADC_AFE_Diff_interfa_0_fclk_out 1 2 1 N 120
preplace netloc ADC_AFE_interface_0_dataOut 1 2 1 N 1010
preplace netloc ADC_AFE_interface_0_fclk_out 1 2 1 N 1030
preplace netloc AXI_DMA_Real_Diff_s2mm_introut 1 3 4 1000 80 NJ 80 2140J 600 NJ
preplace netloc Clock_Generator_clk_out3 1 1 2 340 680 640
preplace netloc axi_dma_afe_s2mm_introut 1 3 4 1040 620 NJ 620 2200J 660 NJ
preplace netloc axi_dma_afe_s2mm_introut1 1 3 4 1060 660 NJ 660 2180J 680 NJ
preplace netloc axi_intc_0_irq 1 4 4 1440 700 NJ 700 2600J 730 2900
preplace netloc axi_quad_spi_0_io0_o 1 7 1 NJ 220
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 6 2 2620 440 2900
preplace netloc axi_quad_spi_0_sck_o 1 7 1 NJ 260
preplace netloc clk_wiz_0_clk_out2 1 1 6 NJ 610 660 1080 1080 1080 1420 640 2220 620 2580
preplace netloc data_in_1 1 2 1 N 140
preplace netloc data_n_0_1 1 0 2 NJ 120 NJ
preplace netloc data_p_0_1 1 0 2 NJ 1030 NJ
preplace netloc data_p_0_2 1 0 2 NJ 100 NJ
preplace netloc fclk_n_0_1 1 0 2 NJ 80 NJ
preplace netloc fclk_p_0_1 1 0 2 NJ 910 NJ
preplace netloc fclk_p_0_2 1 0 2 NJ 60 NJ
preplace netloc io1_i_0_1 1 0 7 NJ 200 NJ 200 620J 20 NJ 20 NJ 20 NJ 20 2620J
preplace netloc proc_sys_reset_2_peripheral_aresetn 1 1 6 NJ 630 620 1100 1120 1100 NJ 1100 2240 640 2600
preplace netloc sine_wave_gen_0_sine_out 1 2 1 600 810n
preplace netloc xlconstant_0_dout 1 1 1 360 140n
preplace netloc xlslice_0_Dout 1 7 1 NJ 240
preplace netloc zynq_ultra_ps_e_0_emio_ttc0_wave_o 1 5 2 2120J 60 2600
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 7 40 700 NJ 700 680J 680 NJ 680 NJ 680 2160 80 2580
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 6 20 1120 NJ 1120 NJ 1120 1100J 1060 NJ 1060 2120
preplace netloc AXI_DMA_Real_Diff_M_AXI_S2MM 1 3 1 1020 610n
preplace netloc AXI_DMA_Real_M_AXI_S2MM 1 3 1 N 950
preplace netloc Axi_DMA_M_AXI_S2MM 1 3 1 N 820
preplace netloc axi_gpio_0_GPIO 1 7 1 NJ 180
preplace netloc axi_smc_M00_AXI 1 4 1 1400 500n
preplace netloc pmod_2_GPIO 1 7 1 NJ 160
preplace netloc ps8_0_axi_periph_M00_AXI 1 6 1 N 500
preplace netloc ps8_0_axi_periph_M01_AXI 1 6 1 N 220
preplace netloc ps8_0_axi_periph_M02_AXI 1 6 1 N 160
preplace netloc ps8_0_axi_periph_M03_AXI 1 6 1 N 200
preplace netloc ps8_0_axi_periph_M04_AXI 1 6 1 N 180
preplace netloc ps8_0_axi_periph_M05_AXI 1 2 5 700 700 1080J 720 NJ 720 NJ 720 2540
preplace netloc ps8_0_axi_periph_M06_AXI 1 2 5 700 890 1080J 740 NJ 740 NJ 740 2560
preplace netloc ps8_0_axi_periph_M07_AXI 1 2 5 660 40 NJ 40 NJ 40 NJ 40 2560
preplace netloc rpi_gpio_GPIO 1 7 1 NJ 200
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 5 1 N 140
levelinfo -pg 1 0 190 480 850 1260 1780 2390 2760 2920
pagesize -pg 1 -db -bbox -sgen -120 0 3080 1130
",
   "Reduced Jogs_ScaleFactor":"0.432416",
   "Reduced Jogs_TopLeft":"-120,-37",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS
#  -string -flagsOSRD
preplace port afe_gpio_ctrl -pg 1 -lvl 7 -x 3040 -y 420 -defaultsOSRD
preplace port afe_pdn_rst_bus -pg 1 -lvl 7 -x 3040 -y 380 -defaultsOSRD
preplace port uf_leds -pg 1 -lvl 7 -x 3040 -y 400 -defaultsOSRD
preplace port port-id_afe0_sclk -pg 1 -lvl 7 -x 3040 -y 460 -defaultsOSRD
preplace port port-id_afe0_sdata -pg 1 -lvl 7 -x 3040 -y 440 -defaultsOSRD
preplace port port-id_afe0_sdout -pg 1 -lvl 0 -x -90 -y 960 -defaultsOSRD
preplace port port-id_fclk_p_in -pg 1 -lvl 0 -x -90 -y -70 -defaultsOSRD
preplace port port-id_fclk_n_in -pg 1 -lvl 0 -x -90 -y -50 -defaultsOSRD
preplace port port-id_data_p_in -pg 1 -lvl 0 -x -90 -y -20 -defaultsOSRD
preplace port port-id_data_n_in -pg 1 -lvl 0 -x -90 -y 0 -defaultsOSRD
preplace portBus fan_en_b -pg 1 -lvl 7 -x 3040 -y 500 -defaultsOSRD
preplace inst SlowControl -pg 1 -lvl 6 -x 2510 -y 554 -defaultsOSRD
preplace inst Interrupt_Handler -pg 1 -lvl 6 -x 2510 -y 102 -defaultsOSRD
preplace inst Clock_Generator -pg 1 -lvl 1 -x 110 -y 780 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 4 -x 1510 -y 794 -defaultsOSRD
preplace inst ps8_0_axi_periph -pg 1 -lvl 5 -x 2080 -y 370 -defaultsOSRD
preplace inst sine_wave_gen_0 -pg 1 -lvl 2 -x 440 -y 680 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 1 -x 110 -y 890 -defaultsOSRD
preplace inst Axi_DMA -pg 1 -lvl 3 -x 930 -y 972 -defaultsOSRD
preplace inst ADC_AFE_interface_0 -pg 1 -lvl 3 -x 930 -y -210 -swap {0 1 4 2 3 5 6} -defaultsOSRD
preplace inst axi_smc -pg 1 -lvl 3 -x 930 -y -380 -defaultsOSRD
preplace inst AXI_DMA_Real -pg 1 -lvl 4 -x 1510 -y -106 -defaultsOSRD
preplace inst Interrupt_Handler|xlconcat_0 -pg 1 -lvl 1 -x 2570 -y 182 -defaultsOSRD
preplace inst Interrupt_Handler|axi_intc_0 -pg 1 -lvl 2 -x 2780 -y 122 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 19 20 18 21} -defaultsOSRD
preplace netloc axi_intc_0_irq 1 3 4 1160 20 1880J 120 2270J 282 2960
preplace netloc axi_quad_spi_0_io0_o 1 6 1 3000J 440n
preplace netloc axi_quad_spi_0_ip2intc_irpt 1 5 2 2310 300 2960
preplace netloc axi_quad_spi_0_sck_o 1 6 1 3010J 460n
preplace netloc clk_wiz_0_clk_out2 1 1 5 N 760 560 -38 1130 30 1870 130 2280
preplace netloc io1_i_0_1 1 0 6 -70J 600 NJ 600 NJ 600 1090J 490 1860J 620 2300J
preplace netloc proc_sys_reset_2_peripheral_aresetn 1 1 5 N 780 570 -110 1140J -208 1890 90 2290
preplace netloc xlslice_0_Dout 1 6 1 3020J 500n
preplace netloc zynq_ultra_ps_e_0_emio_ttc0_wave_o 1 4 2 1920 634 NJ
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 6 -40 950 290J 790 NJ 790 1090J 644 1910 644 2260J
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 5 -50 960 280J 770 NJ 770 1100J 654 1850
preplace netloc Clock_Generator_clk_out3 1 1 2 270 1340 570J
preplace netloc xlconstant_0_dout 1 1 2 260J -170 NJ
preplace netloc sine_wave_gen_0_sine_out 1 2 1 550 680n
preplace netloc axi_dma_afe_s2mm_introut 1 3 3 1150 10 1900J 100 2230J
preplace netloc fclk_p_0_1 1 0 3 -70J -250 NJ -250 NJ
preplace netloc fclk_n_0_1 1 0 3 -60J -230 NJ -230 NJ
preplace netloc data_p_0_1 1 0 3 -50J -210 NJ -210 NJ
preplace netloc data_n_0_1 1 0 3 -40J -190 NJ -190 NJ
preplace netloc axi_dma_afe_s2mm_introut1 1 4 2 1920J -8 2300
preplace netloc ADC_AFE_interface_0_fclk_out 1 3 1 1150 -220n
preplace netloc ADC_AFE_interface_0_dataOut 1 3 1 1130 -200n
preplace netloc axi_gpio_0_GPIO 1 6 1 2980J 400n
preplace netloc pmod_2_GPIO 1 6 1 2970J 380n
preplace netloc ps8_0_axi_periph_M00_AXI 1 5 1 2250 62n
preplace netloc ps8_0_axi_periph_M01_AXI 1 5 1 2270 330n
preplace netloc ps8_0_axi_periph_M02_AXI 1 5 1 2310 350n
preplace netloc ps8_0_axi_periph_M03_AXI 1 5 1 2260 370n
preplace netloc ps8_0_axi_periph_M04_AXI 1 5 1 2250 390n
preplace netloc rpi_gpio_GPIO 1 6 1 2990J 420n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 4 1 1880 190n
preplace netloc ps8_0_axi_periph_M05_AXI 1 2 4 580 610 1120J 500 1850J 610 2230
preplace netloc Axi_DMA_M_AXI_S2MM 1 2 2 580 -470 1080
preplace netloc axi_smc_M00_AXI 1 3 1 1110 -380n
preplace netloc AXI_DMA_Real_M_AXI_S2MM 1 2 3 550 -480 NJ -480 1870
preplace netloc ps8_0_axi_periph_M06_AXI 1 3 3 1160 0 1910J 110 2240
preplace netloc Interrupt_Handler|axi_intc_0_irq 1 2 1 N 122
preplace netloc Interrupt_Handler|axi_quad_spi_0_ip2intc_irpt 1 0 1 2470 82n
preplace netloc Interrupt_Handler|clk_wiz_0_clk_out2 1 0 2 2460J 92 2670
preplace netloc Interrupt_Handler|proc_sys_reset_2_peripheral_aresetn 1 0 2 2480J 102 2660
preplace netloc Interrupt_Handler|xlconcat_0_dout 1 1 1 2680 112n
preplace netloc Interrupt_Handler|In1_1 1 0 1 N 182
preplace netloc Interrupt_Handler|In2_1 1 0 1 N 202
preplace netloc Interrupt_Handler|ps8_0_axi_periph_M00_AXI 1 0 2 NJ 62 2680
levelinfo -pg 1 -90 110 440 930 1510 2080 2510 3040
levelinfo -hier Interrupt_Handler * 2570 2780 *
pagesize -pg 1 -db -bbox -sgen -210 -500 3200 1490
pagesize -hier Interrupt_Handler -db -bbox -sgen 2430 22 2910 262
"
}
{
   "da_axi4_cnt":"6",
   "da_clkrst_cnt":"2"
}
