{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1667611369147 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1667611369147 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 04 22:22:48 2022 " "Processing started: Fri Nov 04 22:22:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1667611369147 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1667611369147 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta aula07 -c aula07 " "Command: quartus_sta aula07 -c aula07" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1667611369147 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1667611369277 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1667611370188 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1667611370189 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611370241 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611370241 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "aula07.sdc " "Synopsys Design Constraints File file not found: 'aula07.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1667611371202 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611371202 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50 CLOCK_50 " "create_clock -period 1.000 -name CLOCK_50 CLOCK_50" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667611371208 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[1\] KEY\[1\] " "create_clock -period 1.000 -name KEY\[1\] KEY\[1\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667611371208 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[0\] KEY\[0\] " "create_clock -period 1.000 -name KEY\[0\] KEY\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667611371208 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name KEY\[3\] KEY\[3\] " "create_clock -period 1.000 -name KEY\[3\] KEY\[3\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667611371208 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N " "create_clock -period 1.000 -name FPGA_RESET_N FPGA_RESET_N" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1667611371208 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667611371208 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: muxBaseTempo\|saida_MUX  from: dataf  to: combout " "Cell: muxBaseTempo\|saida_MUX  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667611371217 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1667611371217 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1667611371222 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667611371224 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1667611371226 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1667611371245 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1667611371454 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667611371454 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.630 " "Worst-case setup slack is -10.630" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371458 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.630           -4706.051 CLOCK_50  " "  -10.630           -4706.051 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371458 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611371458 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.441 " "Worst-case hold slack is 0.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.441               0.000 CLOCK_50  " "    0.441               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611371477 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.420 " "Worst-case recovery slack is -5.420" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.420              -5.420 KEY\[3\]  " "   -5.420              -5.420 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.128              -5.128 KEY\[0\]  " "   -5.128              -5.128 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.039             -10.072 KEY\[1\]  " "   -5.039             -10.072 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371493 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.437              -4.437 FPGA_RESET_N  " "   -4.437              -4.437 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371493 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611371493 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.503 " "Worst-case removal slack is 1.503" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.503               0.000 FPGA_RESET_N  " "    1.503               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.652               0.000 KEY\[3\]  " "    1.652               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.703               0.000 KEY\[1\]  " "    1.703               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371510 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.995               0.000 KEY\[0\]  " "    1.995               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371510 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611371510 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.563 " "Worst-case minimum pulse width slack is -0.563" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.563              -1.101 KEY\[3\]  " "   -0.563              -1.101 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -575.640 CLOCK_50  " "   -0.538            -575.640 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.927 KEY\[1\]  " "   -0.538              -1.927 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.853 FPGA_RESET_N  " "   -0.538              -0.853 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371516 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.822 KEY\[0\]  " "   -0.538              -0.822 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611371516 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611371516 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1667611371560 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1667611371665 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1667611377994 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: muxBaseTempo\|saida_MUX  from: dataf  to: combout " "Cell: muxBaseTempo\|saida_MUX  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667611378325 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1667611378325 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667611378326 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1667611378400 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667611378400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.648 " "Worst-case setup slack is -10.648" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378407 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.648           -4565.070 CLOCK_50  " "  -10.648           -4565.070 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378407 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611378407 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.448 " "Worst-case hold slack is 0.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378430 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.448               0.000 CLOCK_50  " "    0.448               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378430 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611378430 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.530 " "Worst-case recovery slack is -5.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.530              -5.530 KEY\[3\]  " "   -5.530              -5.530 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.301              -5.301 KEY\[0\]  " "   -5.301              -5.301 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.107             -10.207 KEY\[1\]  " "   -5.107             -10.207 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378462 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.715              -4.715 FPGA_RESET_N  " "   -4.715              -4.715 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378462 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611378462 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.676 " "Worst-case removal slack is 1.676" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.676               0.000 FPGA_RESET_N  " "    1.676               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.791               0.000 KEY\[1\]  " "    1.791               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.811               0.000 KEY\[3\]  " "    1.811               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378488 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.087               0.000 KEY\[0\]  " "    2.087               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378488 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611378488 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.576 " "Worst-case minimum pulse width slack is -0.576" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.576              -1.114 KEY\[3\]  " "   -0.576              -1.114 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538            -510.866 CLOCK_50  " "   -0.538            -510.866 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -1.970 KEY\[1\]  " "   -0.538              -1.970 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.835 FPGA_RESET_N  " "   -0.538              -0.835 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.538              -0.806 KEY\[0\]  " "   -0.538              -0.806 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611378496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611378496 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1667611378551 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1667611379145 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1667611383478 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: muxBaseTempo\|saida_MUX  from: dataf  to: combout " "Cell: muxBaseTempo\|saida_MUX  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667611383772 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1667611383772 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667611383774 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1667611383793 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667611383793 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.059 " "Worst-case setup slack is -5.059" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383800 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.059           -2246.323 CLOCK_50  " "   -5.059           -2246.323 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383800 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611383800 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.199 " "Worst-case hold slack is 0.199" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383826 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.199               0.000 CLOCK_50  " "    0.199               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383826 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611383826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.469 " "Worst-case recovery slack is -2.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.469              -2.469 KEY\[3\]  " "   -2.469              -2.469 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.072              -2.072 KEY\[0\]  " "   -2.072              -2.072 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.930              -3.858 KEY\[1\]  " "   -1.930              -3.858 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.835              -1.835 FPGA_RESET_N  " "   -1.835              -1.835 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611383844 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.429 " "Worst-case removal slack is 0.429" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.429               0.000 FPGA_RESET_N  " "    0.429               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.498               0.000 KEY\[1\]  " "    0.498               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.629               0.000 KEY\[0\]  " "    0.629               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383859 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.798               0.000 KEY\[3\]  " "    0.798               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383859 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611383859 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.663 " "Worst-case minimum pulse width slack is -0.663" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.663              -1.590 KEY\[3\]  " "   -0.663              -1.590 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.575              -2.496 KEY\[1\]  " "   -0.575              -2.496 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.434              -1.157 KEY\[0\]  " "   -0.434              -1.157 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.409            -295.138 CLOCK_50  " "   -0.409            -295.138 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383867 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.211              -0.697 FPGA_RESET_N  " "   -0.211              -0.697 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611383867 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611383867 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1667611383911 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: muxBaseTempo\|saida_MUX  from: dataf  to: combout " "Cell: muxBaseTempo\|saida_MUX  from: dataf  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1667611384473 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1667611384473 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1667611384475 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1667611384499 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1667611384499 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.471 " "Worst-case setup slack is -4.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.471           -1933.823 CLOCK_50  " "   -4.471           -1933.823 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611384507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.139 " "Worst-case hold slack is 0.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384536 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 CLOCK_50  " "    0.139               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384536 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611384536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.226 " "Worst-case recovery slack is -2.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.226              -2.226 KEY\[3\]  " "   -2.226              -2.226 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.786              -1.786 KEY\[0\]  " "   -1.786              -1.786 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.652              -3.302 KEY\[1\]  " "   -1.652              -3.302 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384559 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.602              -1.602 FPGA_RESET_N  " "   -1.602              -1.602 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384559 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611384559 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.413 " "Worst-case removal slack is 0.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.413               0.000 FPGA_RESET_N  " "    0.413               0.000 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.421               0.000 KEY\[1\]  " "    0.421               0.000 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 KEY\[0\]  " "    0.562               0.000 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.778               0.000 KEY\[3\]  " "    0.778               0.000 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611384585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.689 " "Worst-case minimum pulse width slack is -0.689" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.689              -1.804 KEY\[3\]  " "   -0.689              -1.804 KEY\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.619              -2.751 KEY\[1\]  " "   -0.619              -2.751 KEY\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.499              -1.422 KEY\[0\]  " "   -0.499              -1.422 KEY\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445            -352.936 CLOCK_50  " "   -0.445            -352.936 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384594 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.278              -0.935 FPGA_RESET_N  " "   -0.278              -0.935 FPGA_RESET_N " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1667611384594 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1667611384594 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1667611389715 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1667611389721 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5091 " "Peak virtual memory: 5091 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1667611389896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 04 22:23:09 2022 " "Processing ended: Fri Nov 04 22:23:09 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1667611389896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1667611389896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1667611389896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1667611389896 ""}
