Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2.2 (win64) Build 6060944 Thu Mar 06 19:10:01 MST 2025
| Date         : Sat Sep 27 12:22:47 2025
| Host         : study-box running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ProcesserCoreSystem_timing_summary_routed.rpt -pb ProcesserCoreSystem_timing_summary_routed.pb -rpx ProcesserCoreSystem_timing_summary_routed.rpx -warn_on_violation
| Design       : ProcesserCoreSystem
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   1000        
DPIR-1     Warning           Asynchronous driver check     96          
LUTAR-1    Warning           LUT drives async reset alert  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2768)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6737)
5. checking no_input_delay (4)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2768)
---------------------------
 There are 2768 register/latch pins with no clock driven by root clock pin: sys_clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6737)
---------------------------------------------------
 There are 6737 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 6749          inf        0.000                      0                 6749           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          6749 Endpoints
Min Delay          6749 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_alu/register_set_data_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.556ns  (logic 3.463ns (14.700%)  route 20.093ns (85.300%))
  Logic Levels:           16  (CARRY4=3 IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.951     4.400    u_memory_interface/u_system_bus/sys_rst_n
    SLICE_X107Y49        LUT2 (Prop_lut2_I0_O)        0.105     4.505 r  u_memory_interface/u_system_bus/cpu_rst_n_INST_0/O
                         net (fo=1109, routed)        6.921    11.426    u_alu/cpu_rst_n
    SLICE_X97Y16         LUT4 (Prop_lut4_I3_O)        0.105    11.531 r  u_alu/register_set_data[26]_i_106/O
                         net (fo=32, routed)          1.442    12.973    u_alu/register_set_data[26]_i_106_n_0
    SLICE_X104Y13        LUT6 (Prop_lut6_I3_O)        0.105    13.078 f  u_alu/register_set_data[1]_i_66/O
                         net (fo=7, routed)           1.874    14.952    u_alu/d_data[1]
    SLICE_X93Y19         LUT6 (Prop_lut6_I1_O)        0.105    15.057 r  u_alu/register_set_data[1]_i_67/O
                         net (fo=3, routed)           0.889    15.946    u_alu/d_bus_addr_reg[1]_5
    SLICE_X90Y25         LUT2 (Prop_lut2_I0_O)        0.105    16.051 r  u_alu/register_set_data[1]_i_107/O
                         net (fo=1, routed)           0.000    16.051    u_alu/register_set_data[1]_i_107_n_0
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    16.367 r  u_alu/register_set_data_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000    16.367    u_alu/register_set_data_reg[1]_i_98_n_0
    SLICE_X90Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.467 r  u_alu/register_set_data_reg[7]_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.467    u_alu/register_set_data_reg[7]_i_114_n_0
    SLICE_X90Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    16.666 r  u_alu/register_set_data_reg[15]_i_131/O[2]
                         net (fo=1, routed)           0.789    17.455    u_decoder/data4[6]
    SLICE_X92Y27         LUT5 (Prop_lut5_I1_O)        0.244    17.699 r  u_decoder/register_set_data[10]_i_129/O
                         net (fo=1, routed)           0.606    18.305    u_decoder/register_set_data[10]_i_129_n_0
    SLICE_X99Y26         LUT6 (Prop_lut6_I5_O)        0.105    18.410 r  u_decoder/register_set_data[10]_i_119/O
                         net (fo=1, routed)           0.805    19.215    u_decoder/register_set_data[10]_i_119_n_0
    SLICE_X100Y24        LUT6 (Prop_lut6_I1_O)        0.105    19.320 r  u_decoder/register_set_data[10]_i_96/O
                         net (fo=1, routed)           0.652    19.972    u_decoder/register_set_data[10]_i_96_n_0
    SLICE_X99Y24         LUT6 (Prop_lut6_I4_O)        0.105    20.077 r  u_decoder/register_set_data[10]_i_54/O
                         net (fo=1, routed)           1.231    21.308    u_decoder/register_set_data[10]_i_54_n_0
    SLICE_X82Y28         LUT6 (Prop_lut6_I4_O)        0.105    21.413 r  u_decoder/register_set_data[10]_i_18/O
                         net (fo=1, routed)           0.768    22.182    u_decoder/register_set_data[10]_i_18_n_0
    SLICE_X62Y29         LUT6 (Prop_lut6_I3_O)        0.105    22.287 r  u_decoder/register_set_data[10]_i_5/O
                         net (fo=1, routed)           1.164    23.451    u_decoder/register_set_data[10]_i_5_n_0
    SLICE_X62Y17         LUT6 (Prop_lut6_I3_O)        0.105    23.556 r  u_decoder/register_set_data[10]_i_1/O
                         net (fo=1, routed)           0.000    23.556    u_alu/register_set_data_reg[10]_0
    SLICE_X62Y17         FDCE                                         r  u_alu/register_set_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_alu/register_set_data_reg[20]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.459ns  (logic 3.736ns (15.924%)  route 19.723ns (84.076%))
  Logic Levels:           19  (CARRY4=6 IBUF=1 LUT2=2 LUT4=2 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.951     4.400    u_memory_interface/u_system_bus/sys_rst_n
    SLICE_X107Y49        LUT2 (Prop_lut2_I0_O)        0.105     4.505 r  u_memory_interface/u_system_bus/cpu_rst_n_INST_0/O
                         net (fo=1109, routed)        6.921    11.426    u_alu/cpu_rst_n
    SLICE_X97Y16         LUT4 (Prop_lut4_I3_O)        0.105    11.531 r  u_alu/register_set_data[26]_i_106/O
                         net (fo=32, routed)          1.442    12.973    u_alu/register_set_data[26]_i_106_n_0
    SLICE_X104Y13        LUT6 (Prop_lut6_I3_O)        0.105    13.078 f  u_alu/register_set_data[1]_i_66/O
                         net (fo=7, routed)           1.874    14.952    u_alu/d_data[1]
    SLICE_X93Y19         LUT6 (Prop_lut6_I1_O)        0.105    15.057 r  u_alu/register_set_data[1]_i_67/O
                         net (fo=3, routed)           0.889    15.946    u_alu/d_bus_addr_reg[1]_5
    SLICE_X90Y25         LUT2 (Prop_lut2_I0_O)        0.105    16.051 r  u_alu/register_set_data[1]_i_107/O
                         net (fo=1, routed)           0.000    16.051    u_alu/register_set_data[1]_i_107_n_0
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    16.367 r  u_alu/register_set_data_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000    16.367    u_alu/register_set_data_reg[1]_i_98_n_0
    SLICE_X90Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.467 r  u_alu/register_set_data_reg[7]_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.467    u_alu/register_set_data_reg[7]_i_114_n_0
    SLICE_X90Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.567 r  u_alu/register_set_data_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    16.567    u_register_bank/CO[0]
    SLICE_X90Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.667 r  u_register_bank/register_set_data_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.667    u_register_bank/register_set_data_reg[15]_i_124_n_0
    SLICE_X90Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.767 r  u_register_bank/register_set_data_reg[23]_i_157/CO[3]
                         net (fo=1, routed)           0.000    16.767    u_register_bank/register_set_data_reg[23]_i_157_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    16.945 r  u_register_bank/register_set_data_reg[23]_i_147/O[0]
                         net (fo=1, routed)           0.959    17.904    u_register_bank/u_alu/data4[20]
    SLICE_X91Y36         LUT4 (Prop_lut4_I0_O)        0.238    18.142 r  u_register_bank/register_set_data[20]_i_93/O
                         net (fo=1, routed)           0.546    18.688    u_decoder/register_set_data[20]_i_57_1
    SLICE_X91Y36         LUT6 (Prop_lut6_I1_O)        0.105    18.793 r  u_decoder/register_set_data[20]_i_81/O
                         net (fo=1, routed)           0.741    19.534    u_decoder/register_set_data[20]_i_81_n_0
    SLICE_X89Y36         LUT6 (Prop_lut6_I1_O)        0.105    19.639 r  u_decoder/register_set_data[20]_i_57/O
                         net (fo=1, routed)           1.186    20.826    u_decoder/register_set_data[20]_i_57_n_0
    SLICE_X96Y38         LUT6 (Prop_lut6_I4_O)        0.105    20.931 r  u_decoder/register_set_data[20]_i_32/O
                         net (fo=1, routed)           0.896    21.827    u_decoder/register_set_data[20]_i_32_n_0
    SLICE_X89Y38         LUT6 (Prop_lut6_I3_O)        0.105    21.932 r  u_decoder/register_set_data[20]_i_22/O
                         net (fo=1, routed)           0.776    22.707    u_decoder/register_set_data[20]_i_22_n_0
    SLICE_X70Y33         LUT6 (Prop_lut6_I3_O)        0.105    22.812 r  u_decoder/register_set_data[20]_i_6/O
                         net (fo=1, routed)           0.542    23.354    u_decoder/register_set_data[20]_i_6_n_0
    SLICE_X77Y26         LUT6 (Prop_lut6_I5_O)        0.105    23.459 r  u_decoder/register_set_data[20]_i_1/O
                         net (fo=1, routed)           0.000    23.459    u_alu/register_set_data_reg[20]_0
    SLICE_X77Y26         FDCE                                         r  u_alu/register_set_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_alu/register_set_data_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.304ns  (logic 3.917ns (16.806%)  route 19.388ns (83.194%))
  Logic Levels:           20  (CARRY4=8 IBUF=1 LUT2=2 LUT4=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.951     4.400    u_memory_interface/u_system_bus/sys_rst_n
    SLICE_X107Y49        LUT2 (Prop_lut2_I0_O)        0.105     4.505 r  u_memory_interface/u_system_bus/cpu_rst_n_INST_0/O
                         net (fo=1109, routed)        6.921    11.426    u_alu/cpu_rst_n
    SLICE_X97Y16         LUT4 (Prop_lut4_I3_O)        0.105    11.531 r  u_alu/register_set_data[26]_i_106/O
                         net (fo=32, routed)          1.442    12.973    u_alu/register_set_data[26]_i_106_n_0
    SLICE_X104Y13        LUT6 (Prop_lut6_I3_O)        0.105    13.078 f  u_alu/register_set_data[1]_i_66/O
                         net (fo=7, routed)           1.874    14.952    u_alu/d_data[1]
    SLICE_X93Y19         LUT6 (Prop_lut6_I1_O)        0.105    15.057 r  u_alu/register_set_data[1]_i_67/O
                         net (fo=3, routed)           0.889    15.946    u_alu/d_bus_addr_reg[1]_5
    SLICE_X90Y25         LUT2 (Prop_lut2_I0_O)        0.105    16.051 r  u_alu/register_set_data[1]_i_107/O
                         net (fo=1, routed)           0.000    16.051    u_alu/register_set_data[1]_i_107_n_0
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    16.367 r  u_alu/register_set_data_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000    16.367    u_alu/register_set_data_reg[1]_i_98_n_0
    SLICE_X90Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.467 r  u_alu/register_set_data_reg[7]_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.467    u_alu/register_set_data_reg[7]_i_114_n_0
    SLICE_X90Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.567 r  u_alu/register_set_data_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    16.567    u_register_bank/CO[0]
    SLICE_X90Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.667 r  u_register_bank/register_set_data_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.667    u_register_bank/register_set_data_reg[15]_i_124_n_0
    SLICE_X90Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.767 r  u_register_bank/register_set_data_reg[23]_i_157/CO[3]
                         net (fo=1, routed)           0.000    16.767    u_register_bank/register_set_data_reg[23]_i_157_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.867 r  u_register_bank/register_set_data_reg[23]_i_147/CO[3]
                         net (fo=1, routed)           0.000    16.867    u_register_bank/register_set_data_reg[23]_i_147_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.967 r  u_register_bank/register_set_data_reg[29]_i_129/CO[3]
                         net (fo=1, routed)           0.000    16.967    u_register_bank/register_set_data_reg[29]_i_129_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    17.224 r  u_register_bank/register_set_data_reg[29]_i_120/O[1]
                         net (fo=1, routed)           0.969    18.193    u_decoder/data4[21]
    SLICE_X90Y38         LUT6 (Prop_lut6_I4_O)        0.245    18.438 r  u_decoder/register_set_data[29]_i_104/O
                         net (fo=1, routed)           0.769    19.208    u_decoder/register_set_data[29]_i_104_n_0
    SLICE_X97Y38         LUT6 (Prop_lut6_I5_O)        0.105    19.313 r  u_decoder/register_set_data[29]_i_73/O
                         net (fo=1, routed)           0.577    19.889    u_decoder/register_set_data[29]_i_73_n_0
    SLICE_X94Y35         LUT4 (Prop_lut4_I3_O)        0.105    19.994 r  u_decoder/register_set_data[29]_i_45/O
                         net (fo=1, routed)           1.278    21.272    u_decoder/register_set_data[29]_i_45_n_0
    SLICE_X77Y35         LUT6 (Prop_lut6_I4_O)        0.105    21.377 r  u_decoder/register_set_data[29]_i_21/O
                         net (fo=1, routed)           0.914    22.292    u_decoder/register_set_data[29]_i_21_n_0
    SLICE_X74Y31         LUT6 (Prop_lut6_I3_O)        0.105    22.397 r  u_decoder/register_set_data[29]_i_4/O
                         net (fo=1, routed)           0.803    23.199    u_decoder/register_set_data[29]_i_4_n_0
    SLICE_X78Y33         LUT6 (Prop_lut6_I2_O)        0.105    23.304 r  u_decoder/register_set_data[29]_i_1/O
                         net (fo=1, routed)           0.000    23.304    u_alu/register_set_data_reg[29]_2
    SLICE_X78Y33         FDCE                                         r  u_alu/register_set_data_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_alu/register_set_data_reg[25]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.940ns  (logic 3.922ns (17.095%)  route 19.018ns (82.905%))
  Logic Levels:           20  (CARRY4=7 IBUF=1 LUT2=2 LUT4=1 LUT5=2 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.951     4.400    u_memory_interface/u_system_bus/sys_rst_n
    SLICE_X107Y49        LUT2 (Prop_lut2_I0_O)        0.105     4.505 r  u_memory_interface/u_system_bus/cpu_rst_n_INST_0/O
                         net (fo=1109, routed)        6.921    11.426    u_alu/cpu_rst_n
    SLICE_X97Y16         LUT4 (Prop_lut4_I3_O)        0.105    11.531 r  u_alu/register_set_data[26]_i_106/O
                         net (fo=32, routed)          1.442    12.973    u_alu/register_set_data[26]_i_106_n_0
    SLICE_X104Y13        LUT6 (Prop_lut6_I3_O)        0.105    13.078 f  u_alu/register_set_data[1]_i_66/O
                         net (fo=7, routed)           1.874    14.952    u_alu/d_data[1]
    SLICE_X93Y19         LUT6 (Prop_lut6_I1_O)        0.105    15.057 r  u_alu/register_set_data[1]_i_67/O
                         net (fo=3, routed)           0.889    15.946    u_alu/d_bus_addr_reg[1]_5
    SLICE_X90Y25         LUT2 (Prop_lut2_I0_O)        0.105    16.051 r  u_alu/register_set_data[1]_i_107/O
                         net (fo=1, routed)           0.000    16.051    u_alu/register_set_data[1]_i_107_n_0
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    16.367 r  u_alu/register_set_data_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000    16.367    u_alu/register_set_data_reg[1]_i_98_n_0
    SLICE_X90Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.467 r  u_alu/register_set_data_reg[7]_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.467    u_alu/register_set_data_reg[7]_i_114_n_0
    SLICE_X90Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.567 r  u_alu/register_set_data_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    16.567    u_register_bank/CO[0]
    SLICE_X90Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.667 r  u_register_bank/register_set_data_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.667    u_register_bank/register_set_data_reg[15]_i_124_n_0
    SLICE_X90Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.767 r  u_register_bank/register_set_data_reg[23]_i_157/CO[3]
                         net (fo=1, routed)           0.000    16.767    u_register_bank/register_set_data_reg[23]_i_157_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.867 r  u_register_bank/register_set_data_reg[23]_i_147/CO[3]
                         net (fo=1, routed)           0.000    16.867    u_register_bank/register_set_data_reg[23]_i_147_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    17.124 r  u_register_bank/register_set_data_reg[29]_i_129/O[1]
                         net (fo=1, routed)           0.660    17.784    u_register_bank/u_alu/data4[25]
    SLICE_X98Y36         LUT5 (Prop_lut5_I4_O)        0.245    18.029 r  u_register_bank/register_set_data[25]_i_107/O
                         net (fo=1, routed)           0.381    18.410    u_decoder/register_set_data[25]_i_56_0
    SLICE_X98Y36         LUT5 (Prop_lut5_I4_O)        0.105    18.515 r  u_decoder/register_set_data[25]_i_83/O
                         net (fo=1, routed)           0.689    19.204    u_decoder/register_set_data[25]_i_83_n_0
    SLICE_X89Y35         LUT6 (Prop_lut6_I5_O)        0.105    19.309 r  u_decoder/register_set_data[25]_i_56/O
                         net (fo=1, routed)           0.817    20.126    u_decoder/register_set_data[25]_i_56_n_0
    SLICE_X97Y36         LUT6 (Prop_lut6_I5_O)        0.105    20.231 r  u_decoder/register_set_data[25]_i_33/O
                         net (fo=1, routed)           0.782    21.014    u_decoder/register_set_data[25]_i_33_n_0
    SLICE_X88Y38         LUT6 (Prop_lut6_I4_O)        0.105    21.119 r  u_decoder/register_set_data[25]_i_22/O
                         net (fo=1, routed)           1.108    22.226    u_decoder/register_set_data[25]_i_22_n_0
    SLICE_X71Y33         LUT6 (Prop_lut6_I3_O)        0.105    22.331 r  u_decoder/register_set_data[25]_i_6/O
                         net (fo=1, routed)           0.504    22.835    u_decoder/register_set_data[25]_i_6_n_0
    SLICE_X70Y26         LUT6 (Prop_lut6_I5_O)        0.105    22.940 r  u_decoder/register_set_data[25]_i_1/O
                         net (fo=1, routed)           0.000    22.940    u_alu/register_set_data_reg[25]_2
    SLICE_X70Y26         FDCE                                         r  u_alu/register_set_data_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_alu/register_set_data_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.925ns  (logic 4.153ns (18.114%)  route 18.772ns (81.886%))
  Logic Levels:           21  (CARRY4=8 IBUF=1 LUT2=2 LUT4=2 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.951     4.400    u_memory_interface/u_system_bus/sys_rst_n
    SLICE_X107Y49        LUT2 (Prop_lut2_I0_O)        0.105     4.505 r  u_memory_interface/u_system_bus/cpu_rst_n_INST_0/O
                         net (fo=1109, routed)        6.921    11.426    u_alu/cpu_rst_n
    SLICE_X97Y16         LUT4 (Prop_lut4_I3_O)        0.105    11.531 r  u_alu/register_set_data[26]_i_106/O
                         net (fo=32, routed)          1.442    12.973    u_alu/register_set_data[26]_i_106_n_0
    SLICE_X104Y13        LUT6 (Prop_lut6_I3_O)        0.105    13.078 f  u_alu/register_set_data[1]_i_66/O
                         net (fo=7, routed)           1.874    14.952    u_alu/d_data[1]
    SLICE_X93Y19         LUT6 (Prop_lut6_I1_O)        0.105    15.057 r  u_alu/register_set_data[1]_i_67/O
                         net (fo=3, routed)           0.889    15.946    u_alu/d_bus_addr_reg[1]_5
    SLICE_X90Y25         LUT2 (Prop_lut2_I0_O)        0.105    16.051 r  u_alu/register_set_data[1]_i_107/O
                         net (fo=1, routed)           0.000    16.051    u_alu/register_set_data[1]_i_107_n_0
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    16.367 r  u_alu/register_set_data_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000    16.367    u_alu/register_set_data_reg[1]_i_98_n_0
    SLICE_X90Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.467 r  u_alu/register_set_data_reg[7]_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.467    u_alu/register_set_data_reg[7]_i_114_n_0
    SLICE_X90Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.567 r  u_alu/register_set_data_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    16.567    u_register_bank/CO[0]
    SLICE_X90Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.667 r  u_register_bank/register_set_data_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.667    u_register_bank/register_set_data_reg[15]_i_124_n_0
    SLICE_X90Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.767 r  u_register_bank/register_set_data_reg[23]_i_157/CO[3]
                         net (fo=1, routed)           0.000    16.767    u_register_bank/register_set_data_reg[23]_i_157_n_0
    SLICE_X90Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.867 r  u_register_bank/register_set_data_reg[23]_i_147/CO[3]
                         net (fo=1, routed)           0.000    16.867    u_register_bank/register_set_data_reg[23]_i_147_n_0
    SLICE_X90Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.967 r  u_register_bank/register_set_data_reg[29]_i_129/CO[3]
                         net (fo=1, routed)           0.000    16.967    u_register_bank/register_set_data_reg[29]_i_129_n_0
    SLICE_X90Y32         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.199    17.166 r  u_register_bank/register_set_data_reg[29]_i_120/O[2]
                         net (fo=1, routed)           0.730    17.896    u_decoder/data4[22]
    SLICE_X84Y31         LUT4 (Prop_lut4_I2_O)        0.264    18.160 r  u_decoder/register_set_data[30]_i_126/O
                         net (fo=1, routed)           0.885    19.046    u_decoder/register_set_data[30]_i_126_n_0
    SLICE_X84Y34         LUT6 (Prop_lut6_I4_O)        0.275    19.321 r  u_decoder/register_set_data[30]_i_95/O
                         net (fo=1, routed)           0.718    20.039    u_decoder/register_set_data[30]_i_95_n_0
    SLICE_X84Y34         LUT5 (Prop_lut5_I4_O)        0.105    20.144 r  u_decoder/register_set_data[30]_i_74/O
                         net (fo=1, routed)           0.396    20.540    u_operation_controller/register_set_data[30]_i_20
    SLICE_X85Y34         LUT6 (Prop_lut6_I1_O)        0.105    20.645 r  u_operation_controller/register_set_data[30]_i_50/O
                         net (fo=1, routed)           0.741    21.386    u_decoder/register_set_data[30]_i_4_0
    SLICE_X75Y35         LUT6 (Prop_lut6_I2_O)        0.105    21.491 r  u_decoder/register_set_data[30]_i_20/O
                         net (fo=1, routed)           0.573    22.064    u_decoder/register_set_data[30]_i_20_n_0
    SLICE_X74Y35         LUT6 (Prop_lut6_I2_O)        0.105    22.169 r  u_decoder/register_set_data[30]_i_4/O
                         net (fo=1, routed)           0.650    22.820    u_decoder/register_set_data[30]_i_4_n_0
    SLICE_X76Y37         LUT6 (Prop_lut6_I2_O)        0.105    22.925 r  u_decoder/register_set_data[30]_i_1/O
                         net (fo=1, routed)           0.000    22.925    u_alu/register_set_data_reg[30]_2
    SLICE_X76Y37         FDCE                                         r  u_alu/register_set_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_alu/register_set_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.911ns  (logic 3.532ns (15.415%)  route 19.379ns (84.585%))
  Logic Levels:           16  (CARRY4=3 IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.951     4.400    u_memory_interface/u_system_bus/sys_rst_n
    SLICE_X107Y49        LUT2 (Prop_lut2_I0_O)        0.105     4.505 r  u_memory_interface/u_system_bus/cpu_rst_n_INST_0/O
                         net (fo=1109, routed)        6.921    11.426    u_alu/cpu_rst_n
    SLICE_X97Y16         LUT4 (Prop_lut4_I3_O)        0.105    11.531 r  u_alu/register_set_data[26]_i_106/O
                         net (fo=32, routed)          1.442    12.973    u_alu/register_set_data[26]_i_106_n_0
    SLICE_X104Y13        LUT6 (Prop_lut6_I3_O)        0.105    13.078 f  u_alu/register_set_data[1]_i_66/O
                         net (fo=7, routed)           1.874    14.952    u_alu/d_data[1]
    SLICE_X93Y19         LUT6 (Prop_lut6_I1_O)        0.105    15.057 r  u_alu/register_set_data[1]_i_67/O
                         net (fo=3, routed)           0.889    15.946    u_alu/d_bus_addr_reg[1]_5
    SLICE_X90Y25         LUT2 (Prop_lut2_I0_O)        0.105    16.051 r  u_alu/register_set_data[1]_i_107/O
                         net (fo=1, routed)           0.000    16.051    u_alu/register_set_data[1]_i_107_n_0
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    16.367 r  u_alu/register_set_data_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000    16.367    u_alu/register_set_data_reg[1]_i_98_n_0
    SLICE_X90Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.467 r  u_alu/register_set_data_reg[7]_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.467    u_alu/register_set_data_reg[7]_i_114_n_0
    SLICE_X90Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    16.729 r  u_alu/register_set_data_reg[15]_i_131/O[3]
                         net (fo=1, routed)           0.476    17.205    u_decoder/data4[7]
    SLICE_X93Y27         LUT5 (Prop_lut5_I3_O)        0.250    17.455 r  u_decoder/register_set_data[11]_i_121/O
                         net (fo=1, routed)           1.112    18.567    u_decoder/register_set_data[11]_i_121_n_0
    SLICE_X96Y22         LUT6 (Prop_lut6_I5_O)        0.105    18.672 r  u_decoder/register_set_data[11]_i_105/O
                         net (fo=1, routed)           0.249    18.921    u_decoder/register_set_data[11]_i_105_n_0
    SLICE_X100Y22        LUT6 (Prop_lut6_I4_O)        0.105    19.026 r  u_decoder/register_set_data[11]_i_80/O
                         net (fo=1, routed)           0.528    19.554    u_decoder/register_set_data[11]_i_80_n_0
    SLICE_X98Y23         LUT6 (Prop_lut6_I1_O)        0.105    19.659 r  u_decoder/register_set_data[11]_i_38/O
                         net (fo=1, routed)           1.043    20.702    u_decoder/register_set_data[11]_i_38_n_0
    SLICE_X82Y28         LUT6 (Prop_lut6_I3_O)        0.105    20.807 r  u_decoder/register_set_data[11]_i_20/O
                         net (fo=1, routed)           1.210    22.016    u_decoder/register_set_data[11]_i_20_n_0
    SLICE_X59Y28         LUT6 (Prop_lut6_I3_O)        0.105    22.121 r  u_decoder/register_set_data[11]_i_5/O
                         net (fo=1, routed)           0.684    22.806    u_decoder/register_set_data[11]_i_5_n_0
    SLICE_X59Y18         LUT6 (Prop_lut6_I3_O)        0.105    22.911 r  u_decoder/register_set_data[11]_i_1/O
                         net (fo=1, routed)           0.000    22.911    u_alu/register_set_data_reg[11]_0
    SLICE_X59Y18         FDCE                                         r  u_alu/register_set_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_alu/register_set_data_reg[17]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.892ns  (logic 3.901ns (17.039%)  route 18.992ns (82.961%))
  Logic Levels:           18  (CARRY4=5 IBUF=1 LUT2=2 LUT4=2 LUT5=1 LUT6=7)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.951     4.400    u_memory_interface/u_system_bus/sys_rst_n
    SLICE_X107Y49        LUT2 (Prop_lut2_I0_O)        0.105     4.505 r  u_memory_interface/u_system_bus/cpu_rst_n_INST_0/O
                         net (fo=1109, routed)        6.921    11.426    u_alu/cpu_rst_n
    SLICE_X97Y16         LUT4 (Prop_lut4_I3_O)        0.105    11.531 r  u_alu/register_set_data[26]_i_106/O
                         net (fo=32, routed)          1.442    12.973    u_alu/register_set_data[26]_i_106_n_0
    SLICE_X104Y13        LUT6 (Prop_lut6_I3_O)        0.105    13.078 f  u_alu/register_set_data[1]_i_66/O
                         net (fo=7, routed)           1.874    14.952    u_alu/d_data[1]
    SLICE_X93Y19         LUT6 (Prop_lut6_I1_O)        0.105    15.057 r  u_alu/register_set_data[1]_i_67/O
                         net (fo=3, routed)           0.889    15.946    u_alu/d_bus_addr_reg[1]_5
    SLICE_X90Y25         LUT2 (Prop_lut2_I0_O)        0.105    16.051 r  u_alu/register_set_data[1]_i_107/O
                         net (fo=1, routed)           0.000    16.051    u_alu/register_set_data[1]_i_107_n_0
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    16.367 r  u_alu/register_set_data_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000    16.367    u_alu/register_set_data_reg[1]_i_98_n_0
    SLICE_X90Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.467 r  u_alu/register_set_data_reg[7]_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.467    u_alu/register_set_data_reg[7]_i_114_n_0
    SLICE_X90Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.567 r  u_alu/register_set_data_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    16.567    u_register_bank/CO[0]
    SLICE_X90Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.667 r  u_register_bank/register_set_data_reg[15]_i_124/CO[3]
                         net (fo=1, routed)           0.000    16.667    u_register_bank/register_set_data_reg[15]_i_124_n_0
    SLICE_X90Y29         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    16.924 r  u_register_bank/register_set_data_reg[23]_i_157/O[1]
                         net (fo=1, routed)           0.547    17.471    u_decoder/data4[13]
    SLICE_X92Y30         LUT4 (Prop_lut4_I0_O)        0.265    17.736 r  u_decoder/register_set_data[17]_i_108/O
                         net (fo=1, routed)           0.359    18.095    u_decoder/register_set_data[17]_i_108_n_0
    SLICE_X92Y30         LUT6 (Prop_lut6_I4_O)        0.264    18.359 r  u_decoder/register_set_data[17]_i_97/O
                         net (fo=1, routed)           0.849    19.208    u_decoder/register_set_data[17]_i_97_n_0
    SLICE_X98Y34         LUT5 (Prop_lut5_I4_O)        0.105    19.313 r  u_decoder/register_set_data[17]_i_76/O
                         net (fo=1, routed)           0.652    19.965    u_decoder/register_set_data[17]_i_76_n_0
    SLICE_X101Y34        LUT6 (Prop_lut6_I5_O)        0.105    20.070 r  u_decoder/register_set_data[17]_i_50/O
                         net (fo=1, routed)           1.158    21.228    u_decoder/register_set_data[17]_i_50_n_0
    SLICE_X84Y33         LUT6 (Prop_lut6_I1_O)        0.105    21.333 r  u_decoder/register_set_data[17]_i_20/O
                         net (fo=1, routed)           0.648    21.981    u_decoder/register_set_data[17]_i_20_n_0
    SLICE_X65Y34         LUT6 (Prop_lut6_I4_O)        0.105    22.086 r  u_decoder/register_set_data[17]_i_7/O
                         net (fo=1, routed)           0.701    22.787    u_decoder/register_set_data[17]_i_7_n_0
    SLICE_X64Y22         LUT6 (Prop_lut6_I5_O)        0.105    22.892 r  u_decoder/register_set_data[17]_i_1/O
                         net (fo=1, routed)           0.000    22.892    u_alu/register_set_data_reg[17]_1
    SLICE_X64Y22         FDCE                                         r  u_alu/register_set_data_reg[17]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_alu/register_set_data_reg[13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.816ns  (logic 3.517ns (15.413%)  route 19.300ns (84.587%))
  Logic Levels:           16  (CARRY4=4 IBUF=1 LUT2=2 LUT4=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.951     4.400    u_memory_interface/u_system_bus/sys_rst_n
    SLICE_X107Y49        LUT2 (Prop_lut2_I0_O)        0.105     4.505 r  u_memory_interface/u_system_bus/cpu_rst_n_INST_0/O
                         net (fo=1109, routed)        6.921    11.426    u_alu/cpu_rst_n
    SLICE_X97Y16         LUT4 (Prop_lut4_I3_O)        0.105    11.531 r  u_alu/register_set_data[26]_i_106/O
                         net (fo=32, routed)          1.442    12.973    u_alu/register_set_data[26]_i_106_n_0
    SLICE_X104Y13        LUT6 (Prop_lut6_I3_O)        0.105    13.078 f  u_alu/register_set_data[1]_i_66/O
                         net (fo=7, routed)           1.874    14.952    u_alu/d_data[1]
    SLICE_X93Y19         LUT6 (Prop_lut6_I1_O)        0.105    15.057 r  u_alu/register_set_data[1]_i_67/O
                         net (fo=3, routed)           0.889    15.946    u_alu/d_bus_addr_reg[1]_5
    SLICE_X90Y25         LUT2 (Prop_lut2_I0_O)        0.105    16.051 r  u_alu/register_set_data[1]_i_107/O
                         net (fo=1, routed)           0.000    16.051    u_alu/register_set_data[1]_i_107_n_0
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    16.367 r  u_alu/register_set_data_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000    16.367    u_alu/register_set_data_reg[1]_i_98_n_0
    SLICE_X90Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.467 r  u_alu/register_set_data_reg[7]_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.467    u_alu/register_set_data_reg[7]_i_114_n_0
    SLICE_X90Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.567 r  u_alu/register_set_data_reg[15]_i_131/CO[3]
                         net (fo=1, routed)           0.000    16.567    u_register_bank/CO[0]
    SLICE_X90Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.257    16.824 r  u_register_bank/register_set_data_reg[15]_i_124/O[1]
                         net (fo=1, routed)           0.611    17.435    u_decoder/data4[9]
    SLICE_X92Y30         LUT6 (Prop_lut6_I5_O)        0.245    17.680 r  u_decoder/register_set_data[13]_i_84/O
                         net (fo=1, routed)           1.100    18.779    u_decoder/register_set_data[13]_i_84_n_0
    SLICE_X88Y32         LUT6 (Prop_lut6_I0_O)        0.105    18.884 r  u_decoder/register_set_data[13]_i_63/O
                         net (fo=1, routed)           0.513    19.397    u_decoder/register_set_data[13]_i_63_n_0
    SLICE_X86Y27         LUT6 (Prop_lut6_I2_O)        0.105    19.502 r  u_decoder/register_set_data[13]_i_38/O
                         net (fo=1, routed)           0.895    20.397    u_decoder/register_set_data[13]_i_38_n_0
    SLICE_X84Y29         LUT6 (Prop_lut6_I2_O)        0.105    20.502 r  u_decoder/register_set_data[13]_i_18/O
                         net (fo=1, routed)           1.021    21.523    u_decoder/register_set_data[13]_i_18_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I3_O)        0.105    21.628 r  u_decoder/register_set_data[13]_i_5/O
                         net (fo=1, routed)           1.084    22.711    u_decoder/register_set_data[13]_i_5_n_0
    SLICE_X61Y20         LUT6 (Prop_lut6_I3_O)        0.105    22.816 r  u_decoder/register_set_data[13]_i_1/O
                         net (fo=1, routed)           0.000    22.816    u_alu/register_set_data_reg[13]_0
    SLICE_X61Y20         FDCE                                         r  u_alu/register_set_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_alu/register_set_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.790ns  (logic 3.432ns (15.057%)  route 19.359ns (84.943%))
  Logic Levels:           15  (CARRY4=2 IBUF=1 LUT2=2 LUT4=1 LUT6=9)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.951     4.400    u_memory_interface/u_system_bus/sys_rst_n
    SLICE_X107Y49        LUT2 (Prop_lut2_I0_O)        0.105     4.505 r  u_memory_interface/u_system_bus/cpu_rst_n_INST_0/O
                         net (fo=1109, routed)        6.921    11.426    u_alu/cpu_rst_n
    SLICE_X97Y16         LUT4 (Prop_lut4_I3_O)        0.105    11.531 r  u_alu/register_set_data[26]_i_106/O
                         net (fo=32, routed)          1.442    12.973    u_alu/register_set_data[26]_i_106_n_0
    SLICE_X104Y13        LUT6 (Prop_lut6_I3_O)        0.105    13.078 f  u_alu/register_set_data[1]_i_66/O
                         net (fo=7, routed)           1.874    14.952    u_alu/d_data[1]
    SLICE_X93Y19         LUT6 (Prop_lut6_I1_O)        0.105    15.057 r  u_alu/register_set_data[1]_i_67/O
                         net (fo=3, routed)           0.889    15.946    u_alu/d_bus_addr_reg[1]_5
    SLICE_X90Y25         LUT2 (Prop_lut2_I0_O)        0.105    16.051 r  u_alu/register_set_data[1]_i_107/O
                         net (fo=1, routed)           0.000    16.051    u_alu/register_set_data[1]_i_107_n_0
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    16.367 r  u_alu/register_set_data_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000    16.367    u_alu/register_set_data_reg[1]_i_98_n_0
    SLICE_X90Y26         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262    16.629 r  u_alu/register_set_data_reg[7]_i_114/O[3]
                         net (fo=1, routed)           0.497    17.126    u_decoder/data4[3]
    SLICE_X92Y25         LUT6 (Prop_lut6_I0_O)        0.250    17.376 r  u_decoder/register_set_data[7]_i_105/O
                         net (fo=1, routed)           1.043    18.420    u_decoder/register_set_data[7]_i_105_n_0
    SLICE_X89Y25         LUT6 (Prop_lut6_I4_O)        0.105    18.525 r  u_decoder/register_set_data[7]_i_83/O
                         net (fo=1, routed)           0.343    18.867    u_decoder/register_set_data[7]_i_83_n_0
    SLICE_X89Y25         LUT6 (Prop_lut6_I0_O)        0.105    18.972 r  u_decoder/register_set_data[7]_i_54/O
                         net (fo=1, routed)           0.954    19.926    u_decoder/register_set_data[7]_i_54_n_0
    SLICE_X83Y23         LUT6 (Prop_lut6_I5_O)        0.105    20.031 r  u_decoder/register_set_data[7]_i_25/O
                         net (fo=1, routed)           0.635    20.666    u_decoder/register_set_data[7]_i_25_n_0
    SLICE_X81Y24         LUT6 (Prop_lut6_I1_O)        0.105    20.771 r  u_decoder/register_set_data[7]_i_14/O
                         net (fo=1, routed)           1.072    21.843    u_decoder/register_set_data[7]_i_14_n_0
    SLICE_X60Y23         LUT6 (Prop_lut6_I2_O)        0.105    21.948 r  u_decoder/register_set_data[7]_i_4/O
                         net (fo=1, routed)           0.737    22.685    u_decoder/register_set_data[7]_i_4_n_0
    SLICE_X61Y19         LUT6 (Prop_lut6_I3_O)        0.105    22.790 r  u_decoder/register_set_data[7]_i_1/O
                         net (fo=1, routed)           0.000    22.790    u_alu/register_set_data_reg[7]_0
    SLICE_X61Y19         FDCE                                         r  u_alu/register_set_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sys_rst_n
                            (input port)
  Destination:            u_alu/register_set_data_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.781ns  (logic 3.436ns (15.081%)  route 19.345ns (84.919%))
  Logic Levels:           16  (CARRY4=3 IBUF=1 LUT2=2 LUT4=1 LUT5=1 LUT6=8)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 f  sys_rst_n (IN)
                         net (fo=0)                   0.000     0.000    sys_rst_n
    N16                  IBUF (Prop_ibuf_I_O)         1.449     1.449 f  sys_rst_n_IBUF_inst/O
                         net (fo=9, routed)           2.951     4.400    u_memory_interface/u_system_bus/sys_rst_n
    SLICE_X107Y49        LUT2 (Prop_lut2_I0_O)        0.105     4.505 r  u_memory_interface/u_system_bus/cpu_rst_n_INST_0/O
                         net (fo=1109, routed)        6.921    11.426    u_alu/cpu_rst_n
    SLICE_X97Y16         LUT4 (Prop_lut4_I3_O)        0.105    11.531 r  u_alu/register_set_data[26]_i_106/O
                         net (fo=32, routed)          1.442    12.973    u_alu/register_set_data[26]_i_106_n_0
    SLICE_X104Y13        LUT6 (Prop_lut6_I3_O)        0.105    13.078 f  u_alu/register_set_data[1]_i_66/O
                         net (fo=7, routed)           1.874    14.952    u_alu/d_data[1]
    SLICE_X93Y19         LUT6 (Prop_lut6_I1_O)        0.105    15.057 r  u_alu/register_set_data[1]_i_67/O
                         net (fo=3, routed)           0.889    15.946    u_alu/d_bus_addr_reg[1]_5
    SLICE_X90Y25         LUT2 (Prop_lut2_I0_O)        0.105    16.051 r  u_alu/register_set_data[1]_i_107/O
                         net (fo=1, routed)           0.000    16.051    u_alu/register_set_data[1]_i_107_n_0
    SLICE_X90Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.316    16.367 r  u_alu/register_set_data_reg[1]_i_98/CO[3]
                         net (fo=1, routed)           0.000    16.367    u_alu/register_set_data_reg[1]_i_98_n_0
    SLICE_X90Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    16.467 r  u_alu/register_set_data_reg[7]_i_114/CO[3]
                         net (fo=1, routed)           0.000    16.467    u_alu/register_set_data_reg[7]_i_114_n_0
    SLICE_X90Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    16.645 r  u_alu/register_set_data_reg[15]_i_131/O[0]
                         net (fo=1, routed)           0.880    17.525    u_decoder/data4[4]
    SLICE_X89Y29         LUT5 (Prop_lut5_I3_O)        0.238    17.763 r  u_decoder/register_set_data[8]_i_105/O
                         net (fo=1, routed)           0.204    17.967    u_decoder/register_set_data[8]_i_105_n_0
    SLICE_X89Y29         LUT6 (Prop_lut6_I5_O)        0.105    18.072 r  u_decoder/register_set_data[8]_i_93/O
                         net (fo=1, routed)           1.122    19.194    u_decoder/register_set_data[8]_i_93_n_0
    SLICE_X88Y27         LUT6 (Prop_lut6_I1_O)        0.105    19.299 r  u_decoder/register_set_data[8]_i_73/O
                         net (fo=1, routed)           0.650    19.949    u_decoder/register_set_data[8]_i_73_n_0
    SLICE_X88Y26         LUT6 (Prop_lut6_I3_O)        0.105    20.054 r  u_decoder/register_set_data[8]_i_40/O
                         net (fo=1, routed)           0.749    20.803    u_decoder/register_set_data[8]_i_40_n_0
    SLICE_X82Y30         LUT6 (Prop_lut6_I4_O)        0.105    20.908 r  u_decoder/register_set_data[8]_i_17/O
                         net (fo=1, routed)           1.066    21.974    u_decoder/register_set_data[8]_i_17_n_0
    SLICE_X60Y30         LUT6 (Prop_lut6_I3_O)        0.105    22.079 r  u_decoder/register_set_data[8]_i_5/O
                         net (fo=1, routed)           0.597    22.676    u_decoder/register_set_data[8]_i_5_n_0
    SLICE_X59Y19         LUT6 (Prop_lut6_I3_O)        0.105    22.781 r  u_decoder/register_set_data[8]_i_1/O
                         net (fo=1, routed)           0.000    22.781    u_alu/register_set_data_reg[8]_1
    SLICE_X59Y19         FDCE                                         r  u_alu/register_set_data_reg[8]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y11          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y11          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y11          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y11          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y11          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y11          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y11          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y11          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y11          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 <hidden>
                            (internal pin)
  Destination:            <hidden>
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.002ns  (logic 0.000ns (0.000%)  route 0.002ns (100.000%))
  Logic Levels:           0  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X3Y10          DSP48E1                      0.000     0.000 r  <hidden>
                         net (fo=1, routed)           0.002     0.002    <hidden>
    DSP48_X3Y11          DSP48E1                                      r  <hidden>
  -------------------------------------------------------------------    -------------------





