	component lab2 is
		port (
			clk_clk                        : in  std_logic := 'X'; -- clk
			reset_reset_n                  : in  std_logic := 'X'; -- reset_n
			uart_0_external_connection_RXD : in  std_logic := 'X'; -- RXD
			uart_0_external_connection_TXD : out std_logic         -- TXD
		);
	end component lab2;

