verilog xil_defaultlib  \
"../../../../Lab_13.srcs/sources_1/ip/Driver_UART_0/sim/Clk_Division.v" \
"../../../../Lab_13.srcs/sources_1/ip/Driver_UART_0/sim/Driver_UART.v" \
"../../../../Lab_13.srcs/sources_1/ip/Driver_UART_0/sim/Driver_UART_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
