<html><body><samp><pre>
<!@TC:1740435291>

#####  START OF RAM REPORT FOR COMPILE POINT: DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAControlle  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                                                                              PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                                                           DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_0.ram_dscConCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscConCacheNM_R0C0     NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_0.ram_dscConCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscConCacheNM_R0C0     NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_0.ram_dscConCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscConCacheNM_R0C1     NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_0.ram_dscConCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscConCacheNM_R0C1     NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C0           NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C0           NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C1           NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C1           NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C2           NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C2           NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C3           NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C3           NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C4           NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C4           NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C5           NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_1.ram_dscCacheNM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheNM_R0C5           NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C0             NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C0             NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C1             NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C1             NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C2             NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C2             NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C3             NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C3             NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C4             NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C4             NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C5             NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C5             NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C6             NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C6             NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C7             NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMAArbiter_inst.DSCRPTR_CACHE.genblk1\.genblk1\.UI_ram_wrapper_2.ram_dscCacheM.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_dscCacheM_R0C7             NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
===============================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                                                       PRIMITIVE_TYPE     USER_ATTRIBUTE             COMMENTS                                                                    
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_DMAController.DMATranCtrl.numOfBytesInRdReg[10:0]     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
=============================================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: DMA_CONTROLLER_DMA_CONTROLLER_0_CoreAXI4DMAControlle  #####


#####  START OF RAM REPORT FOR COMPILE POINT: DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z12  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                                                PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                             DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)           COMMENTS
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.BYTE_CNT_RAM.genblk1\.genblk1\.LI_ram_wrapper_bd.ram_bd.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0         NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.BYTE_CNT_RAM.genblk1\.genblk1\.LI_ram_wrapper_bd.ram_bd.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0         512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.CONFIG_RAM.genblk1\.genblk1\.LI_ram_wrapper_bd.ram_bd.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0           NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.CONFIG_RAM.genblk1\.genblk1\.LI_ram_wrapper_bd.ram_bd.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0           512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.DEST_ADDR_RAM.genblk1\.genblk1\.LI_ram_wrapper_bd.ram_bd.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0        NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.DEST_ADDR_RAM.genblk1\.genblk1\.LI_ram_wrapper_bd.ram_bd.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0        512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.NEXT_DSCRPTR_RAM.genblk1\.genblk1\.LI_ram_wrapper_bd.ram_bd.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0     NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.NEXT_DSCRPTR_RAM.genblk1\.genblk1\.LI_ram_wrapper_bd.ram_bd.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0     512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.SRC_ADDR_RAM.genblk1\.genblk1\.LI_ram_wrapper_bd.ram_bd.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0         NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.SRC_ADDR_RAM.genblk1\.genblk1\.LI_ram_wrapper_bd.ram_bd.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_bd_R0C0         512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.genblk1\.genblk1\.UI_ram_wrapper_cache0.ram_cache.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0            NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.genblk1\.genblk1\.UI_ram_wrapper_cache0.ram_cache.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0            512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.genblk1\.genblk1\.UI_ram_wrapper_cache1.ram_cache.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0            NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_memoryMapDMACache.genblk1\.genblk1\.UI_ram_wrapper_cache1.ram_cache.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_cache_R0C0            512X40_512X40          NA                 0       1(0/1/1)                          1(0/1/1)                          (NO_CHANGE/NO_CHANGE)             
=======================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                                                           PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                                        DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_intController.genblk1\.INT_0_FIFO.genblk1\.genblk1\.LI_ram_wrapper_fifo_0.ram_fifo_0.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C0     NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_intController.genblk1\.INT_0_FIFO.genblk1\.genblk1\.LI_ram_wrapper_fifo_0.ram_fifo_0.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C0     NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_intController.genblk1\.INT_0_FIFO.genblk1\.genblk1\.LI_ram_wrapper_fifo_0.ram_fifo_0.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C1     NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_intController.genblk1\.INT_0_FIFO.genblk1\.genblk1\.LI_ram_wrapper_fifo_0.ram_fifo_0.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C1     NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_intController.genblk1\.INT_0_FIFO.genblk1\.genblk1\.LI_ram_wrapper_fifo_0.ram_fifo_0.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C2     NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_intController.genblk1\.INT_0_FIFO.genblk1\.genblk1\.LI_ram_wrapper_fifo_0.ram_fifo_0.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C2     NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_intController.genblk1\.INT_0_FIFO.genblk1\.genblk1\.LI_ram_wrapper_fifo_0.ram_fifo_0.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C3     NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_intController.genblk1\.INT_0_FIFO.genblk1\.genblk1\.LI_ram_wrapper_fifo_0.ram_fifo_0.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C3     NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
YES              FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_intController.genblk1\.INT_0_FIFO.genblk1\.genblk1\.LI_ram_wrapper_fifo_0.ram_fifo_0.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C4     NA                 NA                 FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_intController.genblk1\.INT_0_FIFO.genblk1\.genblk1\.LI_ram_wrapper_fifo_0.ram_fifo_0.DMA_CONTROLLER_DMA_CONTROLLER_0_SRAM_fifo_0_R0C4     NA                NA                 0       1(0/1/1)                     1(0/1/1)                                  
=========================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                                              PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.un402_ctrlAddrDec[1:0]     ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                    
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_bufferDescriptors.ctrlRdValid_d              ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                    
FIC_0_PERIPHERALS_1.DMA_CONTROLLER_inst_0.DMA_CONTROLLER_0.U_AXI4INITIATORDMACtrl.AXI4RdTransDone_1       ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
====================================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z12  #####


#####  START OF RAM REPORT FOR COMPILE POINT: caxi4interconnect_SlaveConvertor_Z50  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                             PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                            DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)           COMMENTS                                                          
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.wrDataFif.genblk1\.DPRam.mem[36:0]     RAM                DEFAULT            FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.wrDataFif.genblk1\.DPRam.mem_mem_0_0     512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.rdDataFif.genblk1\.DPRam.mem[42:0]     RAM                DEFAULT            FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.rdDataFif.genblk1\.DPRam.mem_mem_0_0     512X40_512X40          0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.rdIdFif.genblk1\.DPRam.mem[16:0]       RAM                DEFAULT            FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.rdIdFif.genblk1\.DPRam.mem_mem_0_0       1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             
NO               FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.wrLenFif.genblk1\.DPRam.mem[16:0]      RAM                DEFAULT            FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.wrLenFif.genblk1\.DPRam.mem_mem_0_0      1KX20_1KX20            0                  0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)     RAM instance meets the required threshold for mapping using LSRAM.
=============================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                                                     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                                     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                         
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvdwc.genblk1\.DownConverter_inst.writeWidthConv.wrCmdFifo.genblk1\[0\]\.ram.mem[45:0]                RAM                DEFAULT            FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvdwc.genblk1\.DownConverter_inst.writeWidthConv.wrCmdFifo.genblk1\[0\]\.ram.mem_mem_0_0                 64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                        FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvdwc.genblk1\.DownConverter_inst.writeWidthConv.wrCmdFifo.genblk1\[0\]\.ram.mem_mem_0_1                 64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                        FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvdwc.genblk1\.DownConverter_inst.writeWidthConv.wrCmdFifo.genblk1\[0\]\.ram.mem_mem_0_2                 64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvdwc.genblk1\.DownConverter_inst.readWidthConv.genblk1\.rdCmdFifo.genblk1\[0\]\.ram.mem[45:0]        RAM                DEFAULT            FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvdwc.genblk1\.DownConverter_inst.readWidthConv.genblk1\.rdCmdFifo.genblk1\[0\]\.ram.mem_mem_0_0         64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                        FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvdwc.genblk1\.DownConverter_inst.readWidthConv.genblk1\.rdCmdFifo.genblk1\[0\]\.ram.mem_mem_0_1         64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                        FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvdwc.genblk1\.DownConverter_inst.readWidthConv.genblk1\.rdCmdFifo.genblk1\[0\]\.ram.mem_mem_0_2         64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         
NO               FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvdwc.genblk1\.DownConverter_inst.writeWidthConv.genblk1\.BrespCmdFifo.genblk1\[0\]\.ram.mem[9:0]     RAM                DEFAULT            FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvdwc.genblk1\.DownConverter_inst.writeWidthConv.genblk1\.BrespCmdFifo.genblk1\[0\]\.ram.mem_mem_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
=========================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: caxi4interconnect_SlaveConvertor_Z50  #####


#####  START OF RAM REPORT FOR COMPILE POINT: COREAXI4INTERCONNECT_Z40  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                                                  PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                                  DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[8:0]      RAM                DEFAULT            FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using LSRAM.                  
                                                                                                                                                                                                                                                     FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_1_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                          Could not find a packable register for LSRAM mapping. Inferring instance using URAM.
                                                                                                                                                                                                                                                     FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_2_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                     FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_3_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[8:0]     RAM                DEFAULT            FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using LSRAM.                  
                                                                                                                                                                                                                                                     FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_1_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          Could not find a packable register for LSRAM mapping. Inferring instance using URAM.
                                                                                                                                                                                                                                                     FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_2_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                     FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[1\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_3_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.axicb.cb\.wDCon.iWrConSh\.wrFif.genblk1\.DPRam.mem[2:0]                                                                            RAM                DEFAULT            FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.axicb.cb\.wDCon.iWrConSh\.wrFif.genblk1\.DPRam.mem_mem_0_0                                                                            64X12             0                  0       1(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.                   
======================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                                                                 PRIMITIVE_TYPE     USER_ATTRIBUTE             COMMENTS                                                                    
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.axicb.cb\.rDCon.SD\.rdcon.rdFif\.rdFif.genblk1\.DPFF.mem[1:0]     RAM                syn_ramstyle=registers     Found property syn_ramstyle="registers". Inferring instance using registers.
=======================================================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: COREAXI4INTERCONNECT_Z40  #####


#####  START OF RAM REPORT FOR COMPILE POINT: COREAXI4INTERCONNECT_Z58  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                                               PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                               DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[8:0]      RAM                DEFAULT            FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using LSRAM.                  
                                                                                                                                                                                                                                                  FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_1_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                          Could not find a packable register for LSRAM mapping. Inferring instance using URAM.
                                                                                                                                                                                                                                                  FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_2_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                  FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_3_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                
NO               FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[8:0]     RAM                DEFAULT            FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using LSRAM.                  
                                                                                                                                                                                                                                                  FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_1_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          Could not find a packable register for LSRAM mapping. Inferring instance using URAM.
                                                                                                                                                                                                                                                  FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_2_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                  FIC_1_PERIPHERALS_1.FIC_1_INITIATOR_0.FIC_1_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_3_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: COREAXI4INTERCONNECT_Z58  #####


#####  START OF RAM REPORT FOR COMPILE POINT: COREAXI4INTERCONNECT_Z64  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                                                  PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                                  DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                                            
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[4:0]      RAM                DEFAULT            FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using LSRAM.                  
                                                                                                                                                                                                                                                     FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_1_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                          Could not find a packable register for LSRAM mapping. Inferring instance using URAM.
                                                                                                                                                                                                                                                     FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_2_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                     FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4ReadID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_3_0      64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      
NO               FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem[4:0]     RAM                DEFAULT            FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using LSRAM.                  
                                                                                                                                                                                                                                                     FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_1_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          Could not find a packable register for LSRAM mapping. Inferring instance using URAM.
                                                                                                                                                                                                                                                     FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_2_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
                                                                                                                                                                                                                                                     FIC_1_PERIPHERALS_1.PCIE_INITIATOR_inst_0.PCIE_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_SlvAxi4WriteID.genblk1\.rdata_interleave_fifo.genblk1\[0\]\.ram.mem_mem_3_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                                              
======================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: COREAXI4INTERCONNECT_Z64  #####


#####  START OF RAM REPORT FOR COMPILE POINT: MPFS_ICICLE_KIT_BASE_DESIGN  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                        PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)           COMMENTS
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
YES              FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0               NA                 NA                 FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0               512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1               NA                 NA                 FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1               512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0               NA                 NA                 FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C0               512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C1               NA                 NA                 FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R1C1               512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0               NA                 NA                 FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C0               512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C1               NA                 NA                 FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R2C1               512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0               NA                 NA                 FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C0               512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C1               NA                 NA                 FIC_0_PERIPHERALS_1.MSS_LSRAM_inst_0.PF_TPSRAM_AHB_AXI_0.MSS_LSRAM_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R3C1               512X40_512X40          NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_3_PERIPHERALS_1.CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.genblk2\.tx_fifo.fifo_256x8_g5.ram256x8_g5.RAM_R0C0     NA                 NA                 FIC_3_PERIPHERALS_1.CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.genblk2\.tx_fifo.fifo_256x8_g5.ram256x8_g5.RAM_R0C0     1KX20_1KX20            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
                                                                                                                                                                                                                                                                                                                                                                                                                                                       
YES              FIC_3_PERIPHERALS_1.CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.genblk3\.rx_fifo.fifo_256x8_g5.ram256x8_g5.RAM_R0C0     NA                 NA                 FIC_3_PERIPHERALS_1.CoreUARTapb_C0_0.CoreUARTapb_C0_0.uUART.genblk3\.rx_fifo.fifo_256x8_g5.ram256x8_g5.RAM_R0C0     1KX20_1KX20            NA                 0       0(0/0/0)                          0(0/0/0)                          (NO_CHANGE/NO_CHANGE)             
=======================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                                                                             PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS                                                                            
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_3_PERIPHERALS_1.FIC_3_ADDRESS_GENERATION_1.FIC_3_0x4000_0xxx_0.FIC_3_0x4000_0xxx_0.iPSELS_raw_8[4:0]                                 ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                   
FIC_3_PERIPHERALS_1.FIC_3_ADDRESS_GENERATION_1.FIC_3_0x4FFF_Fxxx_0.FIC_3_0x4FFF_Fxxx_0.iPSELS_raw_2[15]                                  ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                   
FIC_3_PERIPHERALS_1.FIC_3_ADDRESS_GENERATION_1.FIC_3_0x4xxx_xxxx_0.FIC_3_0x4xxx_xxxx_0.iPSELS_raw_5[3:0]                                 ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                   
FIC_3_PERIPHERALS_1.RPi_ID_I2C.COREI2C_C0_0.COREI2C_C0_0.I2C_NUM_GENERATION\[0\]\.ui2c.sersta_write_proc\.sersta_2[4:0]                  ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                                                                                   
FIC_3_PERIPHERALS_1.CORE_I2C_C0_0_WRAPPER_1.COREI2C_C0_0.COREI2C_C0_0.I2C_NUM_GENERATION\[0\]\.ui2c.sersta_write_proc\.sersta_2[4:0]     ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
===================================================================================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: MPFS_ICICLE_KIT_BASE_DESIGN  #####


#####  START OF RAM REPORT FOR COMPILE POINT: caxi4interconnect_MasterConvertor_Z19  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE                                                                                                                                                                       PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE                                                                                                                                                                      DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS                                                         
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
NO               FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem[66:0]                    RAM                DEFAULT            FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_0                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                          FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_1                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                          FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_2                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                          FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_3                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                          FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_4                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                          FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.data_fifo.ram.mem_mem_0_5                    64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
NO               FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem[35:0]               RAM                DEFAULT            FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem_mem_0_0               64X12             0                  0       0(0/0/0)                     1(1/1/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                          FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem_mem_0_1               64X12             0                  0       0(0/0/0)                     1(1/1/0)                                                                                           
                                                                                                                                                                                                                                          FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[0\]\.ram.mem_mem_0_2               64X12             0                  0       0(0/0/0)                     1(1/1/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
NO               FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem[35:0]               RAM                DEFAULT            FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem_mem_0_0               64X12             0                  0       0(0/0/0)                     1(1/1/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                          FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem_mem_0_1               64X12             0                  0       0(0/0/0)                     1(1/1/0)                                                                                           
                                                                                                                                                                                                                                          FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.data_fifo.genblk1\[1\]\.ram.mem_mem_0_2               64X12             0                  0       0(0/0/0)                     1(1/1/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
NO               FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.genblk1\[0\]\.ram.mem[32:0]     RAM                DEFAULT            FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.genblk1\[0\]\.ram.mem_mem_0_0     64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                          FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_RChan.genblk1\.rd_cmd_mst.genblk1\[0\]\.ram.mem_mem_0_1     64X12             0                  0       0(0/0/0)                     0(0/0/0)                                                                                           
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
NO               FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_slv.genblk1\[0\]\.ram.mem[7:0]               RAM                DEFAULT            FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_slv.genblk1\[0\]\.ram.mem_mem_0_0              64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            
NO               FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_mst.genblk1\[0\]\.ram.mem[24:0]              RAM                DEFAULT            FIC_0_PERIPHERALS_1.DMA_INITIATOR_inst_0.DMA_INITIATOR_0.MstConvertor_loop\[0\]\.mstrconv.mstrDWC.genblk1\.MstUpConv.DWC_WChan.wr_cmd_mst.genblk1\[0\]\.ram.mem_mem_0_0              64X12             0                  0       0(0/0/0)                     0(0/0/0)                          RAM instance meets the required threshold for mapping using URAM.
============================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS
---------------------------------------------------------------
===============================================================

#####  END OF RAM REPORT FOR COMPILE POINT: caxi4interconnect_MasterConvertor_Z19  #####


#####  START OF RAM REPORT FOR COMPILE POINT: IHC_SUBSYSTEM  #####

#####  LSRAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH(A/B)     LOW-POWER_MODE     ECC     A_DOUT_PIPE_REG(EN/ARST/SRST)     B_DOUT_PIPE_REG(EN/ARST/SRST)     WRITE_MODE(A/B)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
==============================================================================================================================================================================================================================================

#####  URAM REPORT  #####

INSTANTIATED     RTL_INSTANCE     PRIMITIVE_TYPE     USER_ATTRIBUTE     MAPPED_INSTANCE     DEPTH_X_WIDTH     LOW-POWER_MODE     ECC     R_ADDR_REG(EN/ARST/SRST)     R_DATA_PIPE_REG(EN/ARST/SRST)     COMMENTS
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
================================================================================================================================================================================================================

#####  REG/LOGIC REPORT  #####

RTL_INSTANCE                                                                    PRIMITIVE_TYPE     USER_ATTRIBUTE     COMMENTS                                                                            
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.IHC_APB_0.IHC_APB_0.iPSELS_raw_11[15:0]     ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
                                                                                                                                                                                                          
FIC_3_PERIPHERALS_1.IHC_SUBSYSTEM_0.IHC_APB_1.IHC_APB_0.iPSELS_raw_11[15:0]     ROM                NA                 Mapping ROM instance using logic since value for switch "rom_map_logic" is set to 1.
==========================================================================================================================================================================================================

#####  END OF RAM REPORT FOR COMPILE POINT: IHC_SUBSYSTEM  #####


</pre></samp></body></html>
