LIBRARY ieee; 
USE ieee.std_logic_1164.all;

entity parity_checker is

	port (
		data		: 	in std_logic_vector(5 downto 0);
		init		: 	in std_logic;
		CLK		: 	in std_logic;
		Reset 	:	in std_logic;		
		
		error	 	: 	out std_logic;
	);
end parity_checker;

architecture structural of parity_checker is

signal soma : in std_logic_vector(2 downto 0);
begin
	
	soma <= (data(0) + data(1) + data(2) + data(3) + data(4) + data(5))
	
	error <= soma(0)

end structural;

