#! /usr/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x20bfb40 .scope module, "serialToParallelWrapper" "serialToParallelWrapper" 2 4;
 .timescale 0 0;
P_0x20bd788 .param/l "WIDTH" 2 4, +C4<01000>;
L_0x20eb6f0 .functor AND 1, C4<z>, L_0x20ebee0, C4<1>, C4<1>;
v0x20ea0b0_0 .net "Clock", 0 0, C4<z>; 0 drivers
v0x20ea180_0 .net "Enable", 0 0, C4<z>; 0 drivers
v0x20ea200_0 .net "Reset", 0 0, C4<z>; 0 drivers
v0x20ea2d0_0 .net *"_s12", 0 0, L_0x20ec0c0; 1 drivers
v0x20ea350_0 .net *"_s14", 0 0, C4<1>; 1 drivers
v0x20ea3d0_0 .net *"_s16", 0 0, C4<0>; 1 drivers
v0x20ea490_0 .net *"_s4", 0 0, L_0x20ebd80; 1 drivers
v0x20ea510_0 .net *"_s6", 0 0, C4<1>; 1 drivers
v0x20ea600_0 .net *"_s8", 0 0, C4<0>; 1 drivers
v0x20ea6a0_0 .net "clock", 0 0, C4<z>; 0 drivers
v0x20ea780_0 .net "complete", 0 0, L_0x20ec230; 1 drivers
v0x20ea800_0 .net "countValue", 7 0, v0x20e7a30_0; 1 drivers
v0x20ea8f0_0 .net "enable", 0 0, C4<z>; 0 drivers
v0x20ea9a0_0 .net "framesize", 7 0, C4<zzzzzzzz>; 0 drivers
v0x20eaaa0_0 .net "go", 0 0, L_0x20ebee0; 1 drivers
v0x20eab20_0 .net "initialValue", 7 0, C4<00000000>; 1 drivers
v0x20eaa20_0 .net "parallel", 7 0, v0x20e9b10_0; 1 drivers
v0x20eac60_0 .net "reset", 0 0, C4<z>; 0 drivers
v0x20eaba0_0 .net "serial", 0 0, C4<z>; 0 drivers
L_0x20ebd80 .cmp/eq 8, C4<zzzzzzzz>, v0x20e7a30_0;
L_0x20ebee0 .functor MUXZ 1, C4<0>, C4<1>, L_0x20ebd80, C4<>;
L_0x20ec0c0 .cmp/eq 8, C4<zzzzzzzz>, v0x20e7a30_0;
L_0x20ec230 .functor MUXZ 1, C4<0>, C4<1>, L_0x20ec0c0, C4<>;
S_0x20e7b80 .scope module, "stp" "serialToParallel" 2 15, 3 3, S_0x20bfb40;
 .timescale 0 0;
P_0x20e7c78 .param/l "WIDTH" 3 3, +C4<01000>;
v0x20e9c60_0 .alias "Clock", 0 0, v0x20ea0b0_0;
v0x20e9d30_0 .net "Enable", 0 0, L_0x20eb6f0; 1 drivers
v0x20e9de0_0 .alias "Reset", 0 0, v0x20ea200_0;
v0x20e9e90_0 .alias "parallel", 7 0, v0x20eaa20_0;
v0x20e9f70_0 .alias "serial", 0 0, v0x20eaba0_0;
RS_0x7f3190b552b8/0/0 .resolv tri, L_0x20eadb0, L_0x20eaf40, L_0x20eb0d0, L_0x20eb330;
RS_0x7f3190b552b8/0/4 .resolv tri, L_0x20eb470, L_0x20eb650, L_0x20eb7f0, L_0x20ebb50;
RS_0x7f3190b552b8 .resolv tri, RS_0x7f3190b552b8/0/0, RS_0x7f3190b552b8/0/4, C4<zzzzzzzz>, C4<zzzzzzzz>;
v0x20e9ff0_0 .net8 "serialBus", 7 0, RS_0x7f3190b552b8; 8 drivers
L_0x20eadb0 .part/pv L_0x20ea720, 0, 1, 8;
L_0x20eaf40 .part/pv L_0x20eafe0, 1, 1, 8;
L_0x20eafe0 .part v0x20e9b10_0, 0, 1;
L_0x20eb0d0 .part/pv L_0x20eb200, 2, 1, 8;
L_0x20eb200 .part v0x20e9b10_0, 1, 1;
L_0x20eb330 .part/pv L_0x20eb3d0, 3, 1, 8;
L_0x20eb3d0 .part v0x20e9b10_0, 2, 1;
L_0x20eb470 .part/pv L_0x20eb560, 4, 1, 8;
L_0x20eb560 .part v0x20e9b10_0, 3, 1;
L_0x20eb650 .part/pv L_0x20eb750, 5, 1, 8;
L_0x20eb750 .part v0x20e9b10_0, 4, 1;
L_0x20eb7f0 .part/pv L_0x20eb9a0, 6, 1, 8;
L_0x20eb9a0 .part v0x20e9b10_0, 5, 1;
L_0x20ebb50 .part/pv L_0x20ebbf0, 7, 1, 8;
L_0x20ebbf0 .part v0x20e9b10_0, 6, 1;
S_0x20e9710 .scope module, "ffd" "FFD_POSEDGE_SYNCRONOUS_RESET" 3 12, 4 1, S_0x20e7b80;
 .timescale 0 0;
P_0x20e9808 .param/l "SIZE" 4 1, +C4<01000>;
v0x20e9910_0 .alias "Clock", 0 0, v0x20ea0b0_0;
v0x20e99d0_0 .alias "D", 7 0, v0x20e9ff0_0;
v0x20e9a70_0 .alias "Enable", 0 0, v0x20e9d30_0;
v0x20e9b10_0 .var "Q", 7 0;
v0x20e9bc0_0 .alias "Reset", 0 0, v0x20ea200_0;
E_0x20e98c0 .event posedge, v0x20e9910_0;
S_0x20e93d0 .scope generate, "STP[0]" "STP[0]" 3 15, 3 15, S_0x20e7b80;
 .timescale 0 0;
P_0x20e94c8 .param/l "i" 3 15, +C4<00>;
S_0x20e9580 .scope generate, "genblk2" "genblk2" 3 17, 3 17, S_0x20e93d0;
 .timescale 0 0;
L_0x20ea720 .functor BUFZ 1, C4<z>, C4<0>, C4<0>, C4<0>;
v0x20e9670_0 .net *"_s1", 0 0, L_0x20ea720; 1 drivers
S_0x20e9090 .scope generate, "STP[1]" "STP[1]" 3 15, 3 15, S_0x20e7b80;
 .timescale 0 0;
P_0x20e9188 .param/l "i" 3 15, +C4<01>;
S_0x20e9240 .scope generate, "genblk3" "genblk3" 3 17, 3 17, S_0x20e9090;
 .timescale 0 0;
v0x20e9330_0 .net *"_s0", 0 0, L_0x20eafe0; 1 drivers
S_0x20e8d50 .scope generate, "STP[2]" "STP[2]" 3 15, 3 15, S_0x20e7b80;
 .timescale 0 0;
P_0x20e8e48 .param/l "i" 3 15, +C4<010>;
S_0x20e8f00 .scope generate, "genblk3" "genblk3" 3 17, 3 17, S_0x20e8d50;
 .timescale 0 0;
v0x20e8ff0_0 .net *"_s0", 0 0, L_0x20eb200; 1 drivers
S_0x20e8a10 .scope generate, "STP[3]" "STP[3]" 3 15, 3 15, S_0x20e7b80;
 .timescale 0 0;
P_0x20e8b08 .param/l "i" 3 15, +C4<011>;
S_0x20e8bc0 .scope generate, "genblk3" "genblk3" 3 17, 3 17, S_0x20e8a10;
 .timescale 0 0;
v0x20e8cb0_0 .net *"_s0", 0 0, L_0x20eb3d0; 1 drivers
S_0x20e86d0 .scope generate, "STP[4]" "STP[4]" 3 15, 3 15, S_0x20e7b80;
 .timescale 0 0;
P_0x20e87c8 .param/l "i" 3 15, +C4<0100>;
S_0x20e8880 .scope generate, "genblk3" "genblk3" 3 17, 3 17, S_0x20e86d0;
 .timescale 0 0;
v0x20e8970_0 .net *"_s0", 0 0, L_0x20eb560; 1 drivers
S_0x20e8390 .scope generate, "STP[5]" "STP[5]" 3 15, 3 15, S_0x20e7b80;
 .timescale 0 0;
P_0x20e8488 .param/l "i" 3 15, +C4<0101>;
S_0x20e8540 .scope generate, "genblk3" "genblk3" 3 17, 3 17, S_0x20e8390;
 .timescale 0 0;
v0x20e8630_0 .net *"_s0", 0 0, L_0x20eb750; 1 drivers
S_0x20e8050 .scope generate, "STP[6]" "STP[6]" 3 15, 3 15, S_0x20e7b80;
 .timescale 0 0;
P_0x20e8148 .param/l "i" 3 15, +C4<0110>;
S_0x20e8200 .scope generate, "genblk3" "genblk3" 3 17, 3 17, S_0x20e8050;
 .timescale 0 0;
v0x20e82f0_0 .net *"_s0", 0 0, L_0x20eb9a0; 1 drivers
S_0x20e7d30 .scope generate, "STP[7]" "STP[7]" 3 15, 3 15, S_0x20e7b80;
 .timescale 0 0;
P_0x20e7e28 .param/l "i" 3 15, +C4<0111>;
S_0x20e7ec0 .scope generate, "genblk3" "genblk3" 3 17, 3 17, S_0x20e7d30;
 .timescale 0 0;
v0x20e7fb0_0 .net *"_s0", 0 0, L_0x20ebbf0; 1 drivers
S_0x20bee40 .scope module, "counter1" "UPCOUNTER_POSEDGE" 2 26, 5 1, S_0x20bfb40;
 .timescale 0 0;
P_0x20ceb58 .param/l "SIZE" 5 1, +C4<01000>;
v0x20bf5d0_0 .alias "Clock", 0 0, v0x20ea6a0_0;
v0x20e78f0_0 .alias "Enable", 0 0, v0x20ea8f0_0;
v0x20e7990_0 .alias "Initial", 7 0, v0x20eab20_0;
v0x20e7a30_0 .var "Q", 7 0;
v0x20e7ae0_0 .alias "Reset", 0 0, v0x20eac60_0;
E_0x20bfae0 .event posedge, v0x20bf5d0_0;
    .scope S_0x20e9710;
T_0 ;
    %wait E_0x20e98c0;
    %load/v 8, v0x20e9bc0_0, 1;
    %jmp/0xz  T_0.0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x20e9b10_0, 0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/v 8, v0x20e9a70_0, 1;
    %jmp/0xz  T_0.2, 8;
    %load/v 8, v0x20e99d0_0, 8;
    %ix/load 0, 8, 0;
    %assign/v0 v0x20e9b10_0, 0, 8;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x20bee40;
T_1 ;
    %wait E_0x20bfae0;
    %load/v 8, v0x20e7ae0_0, 1;
    %jmp/0xz  T_1.0, 8;
    %load/v 8, v0x20e7990_0, 8;
    %set/v v0x20e7a30_0, 8, 8;
    %jmp T_1.1;
T_1.0 ;
    %load/v 8, v0x20e78f0_0, 1;
    %jmp/0xz  T_1.2, 8;
    %load/v 8, v0x20e7a30_0, 8;
    %mov 16, 0, 24;
    %addi 8, 1, 32;
    %set/v v0x20e7a30_0, 8, 8;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "serialtoparallelwrapper.v";
    "./serialToParallel.v";
    "./ffd.v";
    "./counter.v";
