{"vcs1":{"timestamp_begin":1726065198.450777118, "rt":1.74, "ut":0.30, "st":0.20}}
{"vcselab":{"timestamp_begin":1726065200.268644503, "rt":1.49, "ut":0.29, "st":0.12}}
{"link":{"timestamp_begin":1726065201.837681076, "rt":0.32, "ut":0.14, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1726065197.829505370}
{"VCS_COMP_START_TIME": 1726065197.829505370}
{"VCS_COMP_END_TIME": 1726065203.655665812}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 330320}}
{"stitch_vcselab": {"peak_mem": 223284}}
