TimeQuest Timing Analyzer report for ADC
Mon May 11 08:58:36 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'counter'
 12. Slow Model Setup: 'CLK_PLL_inst|altpll_component|pll|clk[0]'
 13. Slow Model Hold: 'CLK_PLL_inst|altpll_component|pll|clk[0]'
 14. Slow Model Hold: 'counter'
 15. Slow Model Recovery: 'counter'
 16. Slow Model Removal: 'counter'
 17. Slow Model Minimum Pulse Width: 'counter'
 18. Slow Model Minimum Pulse Width: 'iCLK_50'
 19. Slow Model Minimum Pulse Width: 'CLK_PLL_inst|altpll_component|pll|clk[0]'
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Propagation Delay
 25. Minimum Propagation Delay
 26. Fast Model Setup Summary
 27. Fast Model Hold Summary
 28. Fast Model Recovery Summary
 29. Fast Model Removal Summary
 30. Fast Model Minimum Pulse Width Summary
 31. Fast Model Setup: 'counter'
 32. Fast Model Setup: 'CLK_PLL_inst|altpll_component|pll|clk[0]'
 33. Fast Model Hold: 'CLK_PLL_inst|altpll_component|pll|clk[0]'
 34. Fast Model Hold: 'counter'
 35. Fast Model Recovery: 'counter'
 36. Fast Model Removal: 'counter'
 37. Fast Model Minimum Pulse Width: 'counter'
 38. Fast Model Minimum Pulse Width: 'iCLK_50'
 39. Fast Model Minimum Pulse Width: 'CLK_PLL_inst|altpll_component|pll|clk[0]'
 40. Setup Times
 41. Hold Times
 42. Clock to Output Times
 43. Minimum Clock to Output Times
 44. Propagation Delay
 45. Minimum Propagation Delay
 46. Multicorner Timing Analysis Summary
 47. Setup Times
 48. Hold Times
 49. Clock to Output Times
 50. Minimum Clock to Output Times
 51. Progagation Delay
 52. Minimum Progagation Delay
 53. Setup Transfers
 54. Hold Transfers
 55. Recovery Transfers
 56. Removal Transfers
 57. Report TCCS
 58. Report RSKM
 59. Unconstrained Paths
 60. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                       ;
+--------------------+--------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; ADC                                                                ;
; Device Family      ; Cyclone II                                                         ;
; Device Name        ; EP2C70F896C6                                                       ;
; Timing Models      ; Final                                                              ;
; Delay Model        ; Combined                                                           ;
; Rise/Fall Delays   ; Unavailable                                                        ;
+--------------------+--------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                        ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------+----------------------------------------------+
; Clock Name                               ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master  ; Source                                     ; Targets                                      ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------+----------------------------------------------+
; CLK_PLL_inst|altpll_component|pll|clk[0] ; Generated ; 25.000 ; 40.0 MHz   ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; iCLK_50 ; CLK_PLL_inst|altpll_component|pll|inclk[0] ; { CLK_PLL_inst|altpll_component|pll|clk[0] } ;
; counter                                  ; Base      ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                            ; { counter }                                  ;
; iCLK_50                                  ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;         ;                                            ; { iCLK_50 }                                  ;
+------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------+--------------------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                           ;
+------------+-----------------+------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                  ;
+------------+-----------------+------------+-------------------------------------------------------+
; 242.48 MHz ; 235.07 MHz      ; counter    ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; counter                                  ; -3.124 ; -219.952      ;
; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.319  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Slow Model Hold Summary                                           ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLK_PLL_inst|altpll_component|pll|clk[0] ; -0.049 ; -0.049        ;
; counter                                  ; 0.391  ; 0.000         ;
+------------------------------------------+--------+---------------+


+----------------------------------+
; Slow Model Recovery Summary      ;
+---------+--------+---------------+
; Clock   ; Slack  ; End Point TNS ;
+---------+--------+---------------+
; counter ; -0.449 ; -3.686        ;
+---------+--------+---------------+


+---------------------------------+
; Slow Model Removal Summary      ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; counter ; 1.040 ; 0.000         ;
+---------+-------+---------------+


+-------------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; counter                                  ; -1.627 ; -254.414      ;
; iCLK_50                                  ; 10.000 ; 0.000         ;
; CLK_PLL_inst|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
+------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'counter'                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.124 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[14]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 4.078      ;
; -3.124 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[14]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 4.078      ;
; -3.124 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[14]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 4.078      ;
; -3.124 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[14]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 4.078      ;
; -3.107 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[10]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 4.061      ;
; -3.107 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[10]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 4.061      ;
; -3.107 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[10]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 4.061      ;
; -3.107 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[10]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 4.061      ;
; -2.948 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[9]                                                                                   ; counter      ; counter     ; 1.000        ; -0.082     ; 3.902      ;
; -2.948 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[9]                                                                                   ; counter      ; counter     ; 1.000        ; -0.082     ; 3.902      ;
; -2.948 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[9]                                                                                   ; counter      ; counter     ; 1.000        ; -0.082     ; 3.902      ;
; -2.948 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[9]                                                                                   ; counter      ; counter     ; 1.000        ; -0.082     ; 3.902      ;
; -2.946 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[8]                                                                                   ; counter      ; counter     ; 1.000        ; -0.082     ; 3.900      ;
; -2.946 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[8]                                                                                   ; counter      ; counter     ; 1.000        ; -0.082     ; 3.900      ;
; -2.946 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[8]                                                                                   ; counter      ; counter     ; 1.000        ; -0.082     ; 3.900      ;
; -2.946 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[8]                                                                                   ; counter      ; counter     ; 1.000        ; -0.082     ; 3.900      ;
; -2.905 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[1]                                                                                   ; counter      ; counter     ; 1.000        ; -0.082     ; 3.859      ;
; -2.905 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[1]                                                                                   ; counter      ; counter     ; 1.000        ; -0.082     ; 3.859      ;
; -2.905 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[1]                                                                                   ; counter      ; counter     ; 1.000        ; -0.082     ; 3.859      ;
; -2.905 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[1]                                                                                   ; counter      ; counter     ; 1.000        ; -0.082     ; 3.859      ;
; -2.903 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[12]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 3.857      ;
; -2.903 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[12]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 3.857      ;
; -2.903 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[12]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 3.857      ;
; -2.903 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[12]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 3.857      ;
; -2.902 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[11]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 3.856      ;
; -2.902 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[11]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 3.856      ;
; -2.902 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[11]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 3.856      ;
; -2.902 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[11]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 3.856      ;
; -2.900 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[13]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 3.854      ;
; -2.900 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[13]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 3.854      ;
; -2.900 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[13]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 3.854      ;
; -2.900 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[13]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 3.854      ;
; -2.896 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[0]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.856      ;
; -2.896 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[7]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.856      ;
; -2.896 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[0]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.856      ;
; -2.896 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[0]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.856      ;
; -2.896 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[0]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.856      ;
; -2.896 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[7]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.856      ;
; -2.896 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[7]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.856      ;
; -2.896 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[7]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.856      ;
; -2.895 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[4]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.855      ;
; -2.895 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[4]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.855      ;
; -2.895 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[4]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.855      ;
; -2.895 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[4]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.855      ;
; -2.893 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[2]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.853      ;
; -2.893 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[2]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.853      ;
; -2.893 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[2]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.853      ;
; -2.893 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[2]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.853      ;
; -2.891 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[6]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.851      ;
; -2.891 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[6]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.851      ;
; -2.891 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[6]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.851      ;
; -2.891 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[6]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.851      ;
; -2.886 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[3]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.846      ;
; -2.886 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[3]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.846      ;
; -2.886 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[3]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.846      ;
; -2.886 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[3]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.846      ;
; -2.855 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[15]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 3.809      ;
; -2.855 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[15]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 3.809      ;
; -2.855 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[15]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 3.809      ;
; -2.855 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[15]                                                                                  ; counter      ; counter     ; 1.000        ; -0.082     ; 3.809      ;
; -2.845 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[5]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.805      ;
; -2.845 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[5]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.805      ;
; -2.845 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[5]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.805      ;
; -2.845 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[5]                                                                                   ; counter      ; counter     ; 1.000        ; -0.076     ; 3.805      ;
; -2.776 ; FIFO:FIFO_ADC0|rd_reg[0]                                                                                ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; counter      ; counter     ; 1.000        ; 0.085      ; 3.826      ;
; -2.315 ; FIFO:FIFO_ADC0|dffr2                                                                                    ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; counter      ; counter     ; 1.000        ; 0.079      ; 3.359      ;
; -2.309 ; FIFO:FIFO_ADC0|rd_reg[1]                                                                                ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; counter      ; counter     ; 1.000        ; 0.085      ; 3.359      ;
; -2.161 ; FIFO:FIFO_ADC0|rd_reg[3]                                                                                ; FIFO:FIFO_ADC0|out[0]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.206      ;
; -2.161 ; FIFO:FIFO_ADC0|rd_reg[3]                                                                                ; FIFO:FIFO_ADC0|out[2]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.206      ;
; -2.161 ; FIFO:FIFO_ADC0|rd_reg[3]                                                                                ; FIFO:FIFO_ADC0|out[3]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.206      ;
; -2.161 ; FIFO:FIFO_ADC0|rd_reg[3]                                                                                ; FIFO:FIFO_ADC0|out[4]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.206      ;
; -2.161 ; FIFO:FIFO_ADC0|rd_reg[3]                                                                                ; FIFO:FIFO_ADC0|out[5]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.206      ;
; -2.161 ; FIFO:FIFO_ADC0|rd_reg[3]                                                                                ; FIFO:FIFO_ADC0|out[6]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.206      ;
; -2.161 ; FIFO:FIFO_ADC0|rd_reg[3]                                                                                ; FIFO:FIFO_ADC0|out[7]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.206      ;
; -2.132 ; FIFO:FIFO_ADC0|dffw1                                                                                    ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; counter      ; counter     ; 1.000        ; 0.087      ; 3.184      ;
; -2.121 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[5]                                                                 ; FIFO:FIFO_ADC0|out[0]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.166      ;
; -2.121 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[5]                                                                 ; FIFO:FIFO_ADC0|out[2]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.166      ;
; -2.121 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[5]                                                                 ; FIFO:FIFO_ADC0|out[3]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.166      ;
; -2.121 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[5]                                                                 ; FIFO:FIFO_ADC0|out[4]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.166      ;
; -2.121 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[5]                                                                 ; FIFO:FIFO_ADC0|out[5]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.166      ;
; -2.121 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[5]                                                                 ; FIFO:FIFO_ADC0|out[6]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.166      ;
; -2.121 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[5]                                                                 ; FIFO:FIFO_ADC0|out[7]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.166      ;
; -2.074 ; FIFO:FIFO_ADC0|dffr1                                                                                    ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; counter      ; counter     ; 1.000        ; 0.079      ; 3.118      ;
; -2.042 ; FIFO:FIFO_ADC0|rd_reg[2]                                                                                ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; counter      ; counter     ; 1.000        ; 0.085      ; 3.092      ;
; -2.036 ; FIFO:FIFO_ADC0|dffr2                                                                                    ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; counter      ; counter     ; 1.000        ; 0.079      ; 3.080      ;
; -2.018 ; FIFO:FIFO_ADC0|dffr2                                                                                    ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; counter      ; counter     ; 1.000        ; 0.079      ; 3.062      ;
; -1.995 ; FIFO:FIFO_ADC0|rd_reg[1]                                                                                ; FIFO:FIFO_ADC0|out[0]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.040      ;
; -1.995 ; FIFO:FIFO_ADC0|rd_reg[1]                                                                                ; FIFO:FIFO_ADC0|out[2]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.040      ;
; -1.995 ; FIFO:FIFO_ADC0|rd_reg[1]                                                                                ; FIFO:FIFO_ADC0|out[3]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.040      ;
; -1.995 ; FIFO:FIFO_ADC0|rd_reg[1]                                                                                ; FIFO:FIFO_ADC0|out[4]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.040      ;
; -1.995 ; FIFO:FIFO_ADC0|rd_reg[1]                                                                                ; FIFO:FIFO_ADC0|out[5]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.040      ;
; -1.995 ; FIFO:FIFO_ADC0|rd_reg[1]                                                                                ; FIFO:FIFO_ADC0|out[6]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.040      ;
; -1.995 ; FIFO:FIFO_ADC0|rd_reg[1]                                                                                ; FIFO:FIFO_ADC0|out[7]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.040      ;
; -1.980 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[1]                                                                 ; FIFO:FIFO_ADC0|out[0]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.025      ;
; -1.980 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[1]                                                                 ; FIFO:FIFO_ADC0|out[2]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.025      ;
; -1.980 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[1]                                                                 ; FIFO:FIFO_ADC0|out[3]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.025      ;
; -1.980 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[1]                                                                 ; FIFO:FIFO_ADC0|out[4]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.025      ;
; -1.980 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[1]                                                                 ; FIFO:FIFO_ADC0|out[5]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.025      ;
; -1.980 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[1]                                                                 ; FIFO:FIFO_ADC0|out[6]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.025      ;
; -1.980 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[1]                                                                 ; FIFO:FIFO_ADC0|out[7]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 3.025      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLK_PLL_inst|altpll_component|pll|clk[0]'                                                                   ;
+-------+-----------+---------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+------------------------------------------+--------------+------------+------------+
; 0.319 ; counter   ; counter ; counter      ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.190      ; 0.657      ;
; 0.819 ; counter   ; counter ; counter      ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.190      ; 0.657      ;
+-------+-----------+---------+--------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLK_PLL_inst|altpll_component|pll|clk[0]'                                                                     ;
+--------+-----------+---------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+------------------------------------------+--------------+------------+------------+
; -0.049 ; counter   ; counter ; counter      ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.190      ; 0.657      ;
; 0.451  ; counter   ; counter ; counter      ; CLK_PLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.190      ; 0.657      ;
+--------+-----------+---------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'counter'                                                                                                                                                                                                               ;
+-------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.391 ; auto_sample[0]                                   ; auto_sample[0]                                                                                          ; counter      ; counter     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|wr_reg[0]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|wr_reg[2]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; FIFO:FIFO_ADC0|wr_reg[3]                         ; FIFO:FIFO_ADC0|wr_reg[3]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|wr_reg[1]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; FIFO:FIFO_ADC0|rd_reg[2]                         ; FIFO:FIFO_ADC0|rd_reg[2]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; FIFO:FIFO_ADC0|rd_reg[3]                         ; FIFO:FIFO_ADC0|rd_reg[3]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.657      ;
; 0.391 ; FIFO:FIFO_ADC0|empty_reg                         ; FIFO:FIFO_ADC0|empty_reg                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.657      ;
; 0.517 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]                                                             ; counter      ; counter     ; 0.000        ; 0.000      ; 0.783      ;
; 0.522 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]                                                         ; counter      ; counter     ; 0.000        ; 0.000      ; 0.788      ;
; 0.522 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]                                                         ; counter      ; counter     ; 0.000        ; 0.000      ; 0.788      ;
; 0.525 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 0.791      ;
; 0.528 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12]                                                        ; counter      ; counter     ; 0.000        ; 0.000      ; 0.794      ;
; 0.529 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 0.795      ;
; 0.530 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 0.796      ;
; 0.530 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]                                                         ; counter      ; counter     ; 0.000        ; 0.000      ; 0.796      ;
; 0.531 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 0.797      ;
; 0.532 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14]                                                        ; counter      ; counter     ; 0.000        ; 0.000      ; 0.798      ;
; 0.532 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]                                                         ; counter      ; counter     ; 0.000        ; 0.000      ; 0.798      ;
; 0.537 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]                                                         ; counter      ; counter     ; 0.000        ; 0.000      ; 0.803      ;
; 0.538 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]                                                               ; counter      ; counter     ; 0.000        ; 0.000      ; 0.804      ;
; 0.539 ; FIFO:FIFO_ADC0|dffr1                             ; FIFO:FIFO_ADC0|dffr2                                                                                    ; counter      ; counter     ; 0.000        ; 0.000      ; 0.805      ;
; 0.543 ; FIFO:FIFO_ADC0|dffr1                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 0.809      ;
; 0.550 ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|wr_reg[3]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.816      ;
; 0.555 ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|wr_reg[2]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.821      ;
; 0.555 ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|wr_reg[1]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.821      ;
; 0.663 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[13]         ; FIFO:FIFO_ADC0|out[4]                                                                                   ; counter      ; counter     ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[22]         ; FIFO:FIFO_ADC0|out[13]                                                                                  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.929      ;
; 0.663 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[24]         ; FIFO:FIFO_ADC0|out[15]                                                                                  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.929      ;
; 0.664 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[12]         ; FIFO:FIFO_ADC0|out[3]                                                                                   ; counter      ; counter     ; 0.000        ; 0.000      ; 0.930      ;
; 0.664 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[14]         ; FIFO:FIFO_ADC0|out[5]                                                                                   ; counter      ; counter     ; 0.000        ; 0.000      ; 0.930      ;
; 0.665 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[11]         ; FIFO:FIFO_ADC0|out[2]                                                                                   ; counter      ; counter     ; 0.000        ; 0.000      ; 0.931      ;
; 0.665 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[15]         ; FIFO:FIFO_ADC0|out[6]                                                                                   ; counter      ; counter     ; 0.000        ; 0.000      ; 0.931      ;
; 0.665 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[19]         ; FIFO:FIFO_ADC0|out[10]                                                                                  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.931      ;
; 0.666 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[9]          ; FIFO:FIFO_ADC0|out[0]                                                                                   ; counter      ; counter     ; 0.000        ; 0.000      ; 0.932      ;
; 0.666 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[18]         ; FIFO:FIFO_ADC0|out[9]                                                                                   ; counter      ; counter     ; 0.000        ; 0.000      ; 0.932      ;
; 0.667 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]                                                               ; counter      ; counter     ; 0.000        ; 0.000      ; 0.933      ;
; 0.668 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]                                                               ; counter      ; counter     ; 0.000        ; 0.000      ; 0.934      ;
; 0.668 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[10]         ; FIFO:FIFO_ADC0|out[1]                                                                                   ; counter      ; counter     ; 0.000        ; 0.000      ; 0.934      ;
; 0.670 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]                                                         ; counter      ; counter     ; 0.000        ; 0.000      ; 0.936      ;
; 0.672 ; auto_sample[5]                                   ; sample                                                                                                  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.938      ;
; 0.672 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]                                                         ; counter      ; counter     ; 0.000        ; 0.000      ; 0.938      ;
; 0.673 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 0.939      ;
; 0.675 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11]                                                        ; counter      ; counter     ; 0.000        ; 0.000      ; 0.941      ;
; 0.680 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[12]                                                                ; counter      ; counter     ; 0.000        ; -0.001     ; 0.945      ;
; 0.701 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[15]                                                        ; counter      ; counter     ; 0.000        ; 0.000      ; 0.967      ;
; 0.702 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]                                                         ; counter      ; counter     ; 0.000        ; 0.001      ; 0.969      ;
; 0.711 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[15]                                                                ; counter      ; counter     ; 0.000        ; -0.001     ; 0.976      ;
; 0.711 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[16]                                                                ; counter      ; counter     ; 0.000        ; -0.001     ; 0.976      ;
; 0.712 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10]                                                        ; counter      ; counter     ; 0.000        ; 0.000      ; 0.978      ;
; 0.712 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]                                                         ; counter      ; counter     ; 0.000        ; 0.000      ; 0.978      ;
; 0.715 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[13]                                                                ; counter      ; counter     ; 0.000        ; -0.001     ; 0.980      ;
; 0.795 ; auto_sample[1]                                   ; auto_sample[1]                                                                                          ; counter      ; counter     ; 0.000        ; 0.000      ; 1.061      ;
; 0.795 ; auto_sample[4]                                   ; auto_sample[4]                                                                                          ; counter      ; counter     ; 0.000        ; 0.000      ; 1.061      ;
; 0.798 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 1.064      ;
; 0.799 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]                                                               ; counter      ; counter     ; 0.000        ; 0.000      ; 1.065      ;
; 0.803 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]                                                               ; counter      ; counter     ; 0.000        ; 0.000      ; 1.069      ;
; 0.808 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 1.074      ;
; 0.809 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[16]         ; FIFO:FIFO_ADC0|out[7]                                                                                   ; counter      ; counter     ; 0.000        ; 0.000      ; 1.075      ;
; 0.828 ; auto_sample[2]                                   ; auto_sample[2]                                                                                          ; counter      ; counter     ; 0.000        ; 0.000      ; 1.094      ;
; 0.828 ; auto_sample[3]                                   ; auto_sample[3]                                                                                          ; counter      ; counter     ; 0.000        ; 0.000      ; 1.094      ;
; 0.830 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 1.096      ;
; 0.830 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 1.096      ;
; 0.831 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]                                                             ; counter      ; counter     ; 0.000        ; 0.000      ; 1.097      ;
; 0.831 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]                                                             ; counter      ; counter     ; 0.000        ; 0.000      ; 1.097      ;
; 0.833 ; auto_sample[5]                                   ; auto_sample[5]                                                                                          ; counter      ; counter     ; 0.000        ; 0.000      ; 1.099      ;
; 0.833 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]                                                             ; counter      ; counter     ; 0.000        ; 0.000      ; 1.099      ;
; 0.833 ; auto_sample[0]                                   ; auto_sample[1]                                                                                          ; counter      ; counter     ; 0.000        ; 0.000      ; 1.099      ;
; 0.834 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 1.100      ;
; 0.834 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]                                                             ; counter      ; counter     ; 0.000        ; 0.000      ; 1.100      ;
; 0.834 ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|wr_reg[2]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 1.100      ;
; 0.840 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 1.106      ;
; 0.841 ; FIFO:FIFO_ADC0|dffw1                             ; FIFO:FIFO_ADC0|dffw2                                                                                    ; counter      ; counter     ; 0.000        ; 0.000      ; 1.107      ;
; 0.842 ; FIFO:FIFO_ADC0|full_reg                          ; FIFO:FIFO_ADC0|empty_reg                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 1.108      ;
; 0.843 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]                                                               ; counter      ; counter     ; 0.000        ; 0.000      ; 1.109      ;
; 0.845 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]                                                               ; counter      ; counter     ; 0.000        ; 0.000      ; 1.111      ;
; 0.845 ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|wr_reg[3]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 1.111      ;
; 0.848 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 1.114      ;
; 0.848 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]                                                               ; counter      ; counter     ; 0.000        ; 0.000      ; 1.114      ;
; 0.850 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13]                                                        ; counter      ; counter     ; 0.000        ; 0.000      ; 1.116      ;
; 0.850 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[23]         ; FIFO:FIFO_ADC0|out[14]                                                                                  ; counter      ; counter     ; 0.000        ; 0.001      ; 1.117      ;
; 0.851 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[17]         ; FIFO:FIFO_ADC0|out[8]                                                                                   ; counter      ; counter     ; 0.000        ; 0.001      ; 1.118      ;
; 0.859 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[21]         ; FIFO:FIFO_ADC0|out[12]                                                                                  ; counter      ; counter     ; 0.000        ; 0.001      ; 1.126      ;
; 0.862 ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[3]                                                                 ; counter      ; counter     ; 0.000        ; 0.002      ; 1.130      ;
; 0.862 ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[5]                                                                 ; counter      ; counter     ; 0.000        ; 0.002      ; 1.130      ;
; 0.873 ; FIFO:FIFO_ADC0|wr_reg[3]                         ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[7]                                                                 ; counter      ; counter     ; 0.000        ; 0.002      ; 1.141      ;
; 0.875 ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|wr_reg[3]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 1.141      ;
; 0.909 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg9  ; counter      ; counter     ; 0.000        ; 0.045      ; 1.188      ;
; 0.916 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[15] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg15 ; counter      ; counter     ; 0.000        ; 0.045      ; 1.195      ;
; 0.918 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg14 ; counter      ; counter     ; 0.000        ; 0.045      ; 1.197      ;
; 0.918 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg6  ; counter      ; counter     ; 0.000        ; 0.046      ; 1.198      ;
; 0.919 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg7  ; counter      ; counter     ; 0.000        ; 0.046      ; 1.199      ;
; 0.921 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg2  ; counter      ; counter     ; 0.000        ; 0.046      ; 1.201      ;
; 0.924 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg11 ; counter      ; counter     ; 0.000        ; 0.045      ; 1.203      ;
; 0.924 ; sample                                           ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]                                                               ; counter      ; counter     ; 0.000        ; -0.001     ; 1.189      ;
; 0.924 ; sample                                           ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]                                                               ; counter      ; counter     ; 0.000        ; -0.001     ; 1.189      ;
; 0.925 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg4  ; counter      ; counter     ; 0.000        ; 0.046      ; 1.205      ;
; 0.925 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg1  ; counter      ; counter     ; 0.000        ; 0.046      ; 1.205      ;
; 0.929 ; sample                                           ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]                                                               ; counter      ; counter     ; 0.000        ; -0.001     ; 1.194      ;
; 0.931 ; sample                                           ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]                                                               ; counter      ; counter     ; 0.000        ; -0.001     ; 1.196      ;
+-------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow Model Recovery: 'counter'                                                                                       ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; -0.449 ; rst       ; FIFO:FIFO_ADC0|wr_reg[0]  ; counter      ; counter     ; 1.000        ; -0.002     ; 1.483      ;
; -0.449 ; rst       ; FIFO:FIFO_ADC0|wr_reg[2]  ; counter      ; counter     ; 1.000        ; -0.002     ; 1.483      ;
; -0.449 ; rst       ; FIFO:FIFO_ADC0|wr_reg[3]  ; counter      ; counter     ; 1.000        ; -0.002     ; 1.483      ;
; -0.449 ; rst       ; FIFO:FIFO_ADC0|wr_reg[1]  ; counter      ; counter     ; 1.000        ; -0.002     ; 1.483      ;
; -0.270 ; rst       ; FIFO:FIFO_ADC0|rd_reg[1]  ; counter      ; counter     ; 1.000        ; 0.000      ; 1.306      ;
; -0.270 ; rst       ; FIFO:FIFO_ADC0|full_reg   ; counter      ; counter     ; 1.000        ; 0.000      ; 1.306      ;
; -0.270 ; rst       ; FIFO:FIFO_ADC0|rd_reg[2]  ; counter      ; counter     ; 1.000        ; 0.000      ; 1.306      ;
; -0.270 ; rst       ; FIFO:FIFO_ADC0|rd_reg[3]  ; counter      ; counter     ; 1.000        ; 0.000      ; 1.306      ;
; -0.270 ; rst       ; FIFO:FIFO_ADC0|empty_reg  ; counter      ; counter     ; 1.000        ; 0.000      ; 1.306      ;
; -0.270 ; rst       ; FIFO:FIFO_ADC0|rd_reg[0]  ; counter      ; counter     ; 1.000        ; 0.000      ; 1.306      ;
; -0.270 ; rst       ; FIFO:FIFO_ADC0|regarray~0 ; counter      ; counter     ; 1.000        ; 0.000      ; 1.306      ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow Model Removal: 'counter'                                                                                       ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; 1.040 ; rst       ; FIFO:FIFO_ADC0|rd_reg[1]  ; counter      ; counter     ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; rst       ; FIFO:FIFO_ADC0|full_reg   ; counter      ; counter     ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; rst       ; FIFO:FIFO_ADC0|rd_reg[2]  ; counter      ; counter     ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; rst       ; FIFO:FIFO_ADC0|rd_reg[3]  ; counter      ; counter     ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; rst       ; FIFO:FIFO_ADC0|empty_reg  ; counter      ; counter     ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; rst       ; FIFO:FIFO_ADC0|rd_reg[0]  ; counter      ; counter     ; 0.000        ; 0.000      ; 1.306      ;
; 1.040 ; rst       ; FIFO:FIFO_ADC0|regarray~0 ; counter      ; counter     ; 0.000        ; 0.000      ; 1.306      ;
; 1.219 ; rst       ; FIFO:FIFO_ADC0|wr_reg[0]  ; counter      ; counter     ; 0.000        ; -0.002     ; 1.483      ;
; 1.219 ; rst       ; FIFO:FIFO_ADC0|wr_reg[2]  ; counter      ; counter     ; 0.000        ; -0.002     ; 1.483      ;
; 1.219 ; rst       ; FIFO:FIFO_ADC0|wr_reg[3]  ; counter      ; counter     ; 0.000        ; -0.002     ; 1.483      ;
; 1.219 ; rst       ; FIFO:FIFO_ADC0|wr_reg[1]  ; counter      ; counter     ; 0.000        ; -0.002     ; 1.483      ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'counter'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|dffr1                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|dffr1                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|dffr2                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|dffr2                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|dffw1                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|dffw1                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|dffw2                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|dffw2                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|empty_reg                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|empty_reg                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|full_reg                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|full_reg                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|out[0]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|out[0]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|out[10]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|out[10]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|out[11]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|out[11]                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'iCLK_50'                                                                                     ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLK_PLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLK_PLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                            ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                    ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLK_PLL_inst|altpll_component|pll|clk[0]'                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_PLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_PLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_PLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_PLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                          ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; GPIO_0[*]  ; counter    ; 6.592 ; 6.592 ; Rise       ; counter         ;
;  GPIO_0[0] ; counter    ; 6.592 ; 6.592 ; Rise       ; counter         ;
; iKEY[*]    ; counter    ; 5.724 ; 5.724 ; Rise       ; counter         ;
;  iKEY[1]   ; counter    ; 5.724 ; 5.724 ; Rise       ; counter         ;
; iSW[*]     ; counter    ; 5.824 ; 5.824 ; Rise       ; counter         ;
;  iSW[0]    ; counter    ; 5.401 ; 5.401 ; Rise       ; counter         ;
;  iSW[1]    ; counter    ; 5.824 ; 5.824 ; Rise       ; counter         ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; GPIO_0[*]  ; counter    ; -6.361 ; -6.361 ; Rise       ; counter         ;
;  GPIO_0[0] ; counter    ; -6.361 ; -6.361 ; Rise       ; counter         ;
; iKEY[*]    ; counter    ; -5.494 ; -5.494 ; Rise       ; counter         ;
;  iKEY[1]   ; counter    ; -5.494 ; -5.494 ; Rise       ; counter         ;
; iSW[*]     ; counter    ; -5.171 ; -5.171 ; Rise       ; counter         ;
;  iSW[0]    ; counter    ; -5.171 ; -5.171 ; Rise       ; counter         ;
;  iSW[1]    ; counter    ; -5.594 ; -5.594 ; Rise       ; counter         ;
+------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; GPIO_0[*]   ; counter    ; 9.587  ; 9.587  ; Rise       ; counter         ;
;  GPIO_0[1]  ; counter    ; 9.587  ; 9.587  ; Rise       ; counter         ;
;  GPIO_0[3]  ; counter    ; 4.686  ;        ; Rise       ; counter         ;
;  GPIO_0[5]  ; counter    ; 9.201  ; 9.201  ; Rise       ; counter         ;
; oHEX0_D[*]  ; counter    ; 7.991  ; 7.991  ; Rise       ; counter         ;
;  oHEX0_D[0] ; counter    ; 7.938  ; 7.938  ; Rise       ; counter         ;
;  oHEX0_D[1] ; counter    ; 7.278  ; 7.278  ; Rise       ; counter         ;
;  oHEX0_D[2] ; counter    ; 7.991  ; 7.991  ; Rise       ; counter         ;
;  oHEX0_D[3] ; counter    ; 7.508  ; 7.508  ; Rise       ; counter         ;
;  oHEX0_D[4] ; counter    ; 7.053  ; 7.053  ; Rise       ; counter         ;
;  oHEX0_D[5] ; counter    ; 7.741  ; 7.741  ; Rise       ; counter         ;
;  oHEX0_D[6] ; counter    ; 7.497  ; 7.497  ; Rise       ; counter         ;
; oHEX1_D[*]  ; counter    ; 9.727  ; 9.727  ; Rise       ; counter         ;
;  oHEX1_D[0] ; counter    ; 8.524  ; 8.524  ; Rise       ; counter         ;
;  oHEX1_D[1] ; counter    ; 9.043  ; 9.043  ; Rise       ; counter         ;
;  oHEX1_D[2] ; counter    ; 9.308  ; 9.308  ; Rise       ; counter         ;
;  oHEX1_D[3] ; counter    ; 9.299  ; 9.299  ; Rise       ; counter         ;
;  oHEX1_D[4] ; counter    ; 9.493  ; 9.493  ; Rise       ; counter         ;
;  oHEX1_D[5] ; counter    ; 9.727  ; 9.727  ; Rise       ; counter         ;
;  oHEX1_D[6] ; counter    ; 9.556  ; 9.556  ; Rise       ; counter         ;
; oHEX2_D[*]  ; counter    ; 10.282 ; 10.282 ; Rise       ; counter         ;
;  oHEX2_D[0] ; counter    ; 7.866  ; 7.866  ; Rise       ; counter         ;
;  oHEX2_D[1] ; counter    ; 7.864  ; 7.864  ; Rise       ; counter         ;
;  oHEX2_D[2] ; counter    ; 7.876  ; 7.876  ; Rise       ; counter         ;
;  oHEX2_D[3] ; counter    ; 7.886  ; 7.886  ; Rise       ; counter         ;
;  oHEX2_D[4] ; counter    ; 9.349  ; 9.349  ; Rise       ; counter         ;
;  oHEX2_D[5] ; counter    ; 10.022 ; 10.022 ; Rise       ; counter         ;
;  oHEX2_D[6] ; counter    ; 10.282 ; 10.282 ; Rise       ; counter         ;
; oHEX3_D[*]  ; counter    ; 10.562 ; 10.562 ; Rise       ; counter         ;
;  oHEX3_D[0] ; counter    ; 9.179  ; 9.179  ; Rise       ; counter         ;
;  oHEX3_D[1] ; counter    ; 9.692  ; 9.692  ; Rise       ; counter         ;
;  oHEX3_D[2] ; counter    ; 10.330 ; 10.330 ; Rise       ; counter         ;
;  oHEX3_D[3] ; counter    ; 9.102  ; 9.102  ; Rise       ; counter         ;
;  oHEX3_D[4] ; counter    ; 10.562 ; 10.562 ; Rise       ; counter         ;
;  oHEX3_D[5] ; counter    ; 10.307 ; 10.307 ; Rise       ; counter         ;
;  oHEX3_D[6] ; counter    ; 10.270 ; 10.270 ; Rise       ; counter         ;
; oLEDG[*]    ; counter    ; 10.142 ; 10.142 ; Rise       ; counter         ;
;  oLEDG[0]   ; counter    ; 10.142 ; 10.142 ; Rise       ; counter         ;
; oLEDR[*]    ; counter    ; 6.732  ; 6.732  ; Rise       ; counter         ;
;  oLEDR[16]  ; counter    ; 6.732  ; 6.732  ; Rise       ; counter         ;
;  oLEDR[17]  ; counter    ; 6.374  ; 6.374  ; Rise       ; counter         ;
; GPIO_0[*]   ; counter    ;        ; 4.686  ; Fall       ; counter         ;
;  GPIO_0[3]  ; counter    ;        ; 4.686  ; Fall       ; counter         ;
+-------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; GPIO_0[*]   ; counter    ; 4.686  ; 9.201  ; Rise       ; counter         ;
;  GPIO_0[1]  ; counter    ; 9.587  ; 9.587  ; Rise       ; counter         ;
;  GPIO_0[3]  ; counter    ; 4.686  ;        ; Rise       ; counter         ;
;  GPIO_0[5]  ; counter    ; 9.201  ; 9.201  ; Rise       ; counter         ;
; oHEX0_D[*]  ; counter    ; 6.460  ; 6.460  ; Rise       ; counter         ;
;  oHEX0_D[0] ; counter    ; 7.588  ; 7.588  ; Rise       ; counter         ;
;  oHEX0_D[1] ; counter    ; 6.929  ; 6.929  ; Rise       ; counter         ;
;  oHEX0_D[2] ; counter    ; 7.643  ; 7.643  ; Rise       ; counter         ;
;  oHEX0_D[3] ; counter    ; 7.159  ; 7.159  ; Rise       ; counter         ;
;  oHEX0_D[4] ; counter    ; 6.460  ; 6.460  ; Rise       ; counter         ;
;  oHEX0_D[5] ; counter    ; 7.409  ; 7.409  ; Rise       ; counter         ;
;  oHEX0_D[6] ; counter    ; 6.904  ; 6.904  ; Rise       ; counter         ;
; oHEX1_D[*]  ; counter    ; 8.081  ; 8.081  ; Rise       ; counter         ;
;  oHEX1_D[0] ; counter    ; 8.081  ; 8.081  ; Rise       ; counter         ;
;  oHEX1_D[1] ; counter    ; 8.595  ; 8.595  ; Rise       ; counter         ;
;  oHEX1_D[2] ; counter    ; 8.862  ; 8.862  ; Rise       ; counter         ;
;  oHEX1_D[3] ; counter    ; 8.860  ; 8.860  ; Rise       ; counter         ;
;  oHEX1_D[4] ; counter    ; 9.024  ; 9.024  ; Rise       ; counter         ;
;  oHEX1_D[5] ; counter    ; 9.309  ; 9.309  ; Rise       ; counter         ;
;  oHEX1_D[6] ; counter    ; 9.108  ; 9.108  ; Rise       ; counter         ;
; oHEX2_D[*]  ; counter    ; 7.557  ; 7.557  ; Rise       ; counter         ;
;  oHEX2_D[0] ; counter    ; 7.559  ; 7.559  ; Rise       ; counter         ;
;  oHEX2_D[1] ; counter    ; 7.557  ; 7.557  ; Rise       ; counter         ;
;  oHEX2_D[2] ; counter    ; 7.571  ; 7.571  ; Rise       ; counter         ;
;  oHEX2_D[3] ; counter    ; 7.579  ; 7.579  ; Rise       ; counter         ;
;  oHEX2_D[4] ; counter    ; 8.885  ; 8.885  ; Rise       ; counter         ;
;  oHEX2_D[5] ; counter    ; 9.704  ; 9.704  ; Rise       ; counter         ;
;  oHEX2_D[6] ; counter    ; 9.942  ; 9.942  ; Rise       ; counter         ;
; oHEX3_D[*]  ; counter    ; 8.810  ; 8.810  ; Rise       ; counter         ;
;  oHEX3_D[0] ; counter    ; 8.913  ; 8.913  ; Rise       ; counter         ;
;  oHEX3_D[1] ; counter    ; 9.394  ; 9.394  ; Rise       ; counter         ;
;  oHEX3_D[2] ; counter    ; 10.032 ; 10.032 ; Rise       ; counter         ;
;  oHEX3_D[3] ; counter    ; 8.810  ; 8.810  ; Rise       ; counter         ;
;  oHEX3_D[4] ; counter    ; 10.296 ; 10.296 ; Rise       ; counter         ;
;  oHEX3_D[5] ; counter    ; 10.011 ; 10.011 ; Rise       ; counter         ;
;  oHEX3_D[6] ; counter    ; 9.980  ; 9.980  ; Rise       ; counter         ;
; oLEDG[*]    ; counter    ; 10.142 ; 10.142 ; Rise       ; counter         ;
;  oLEDG[0]   ; counter    ; 10.142 ; 10.142 ; Rise       ; counter         ;
; oLEDR[*]    ; counter    ; 6.374  ; 6.374  ; Rise       ; counter         ;
;  oLEDR[16]  ; counter    ; 6.732  ; 6.732  ; Rise       ; counter         ;
;  oLEDR[17]  ; counter    ; 6.374  ; 6.374  ; Rise       ; counter         ;
; GPIO_0[*]   ; counter    ;        ; 4.686  ; Fall       ; counter         ;
;  GPIO_0[3]  ; counter    ;        ; 4.686  ; Fall       ; counter         ;
+-------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.214 ;        ;        ; 12.214 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.038 ; 12.038 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.329 ;        ;        ; 12.329 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.010 ;        ;        ; 11.010 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.318 ;        ;        ; 12.318 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.839 ; 11.839 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.662 ;        ;        ; 11.662 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.954 ; 11.954 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.969 ;        ;        ; 11.969 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.023 ; 11.023 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.621  ; 9.621  ; 9.621  ; 9.621  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.932  ; 9.932  ; 9.932  ; 9.932  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.914  ; 9.914  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.901  ; 9.901  ; 9.901  ; 9.901  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.615  ;        ;        ; 9.615  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.911  ;        ;        ; 9.911  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.806  ;        ;        ; 9.806  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.851  ; 8.851  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.163  ; 9.163  ; 9.163  ; 9.163  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.146  ;        ;        ; 9.146  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.132  ; 9.132  ; 9.132  ; 9.132  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.876  ; 8.876  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.146  ;        ;        ; 9.146  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.038  ; 9.038  ; 9.038  ; 9.038  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.129  ; 9.129  ; 9.129  ; 9.129  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.438  ;        ;        ; 9.438  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.375  ; 9.375  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.408  ; 9.408  ; 9.408  ; 9.408  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.152  ;        ;        ; 9.152  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.394  ; 9.394  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.291  ; 9.291  ; 9.291  ; 9.291  ;
+------------+-------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.214 ;        ;        ; 12.214 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.038 ; 12.038 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.329 ;        ;        ; 12.329 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.010 ;        ;        ; 11.010 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.318 ;        ;        ; 12.318 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.839 ; 11.839 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.662 ;        ;        ; 11.662 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.954 ; 11.954 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.969 ;        ;        ; 11.969 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.023 ; 11.023 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.621  ; 9.621  ; 9.621  ; 9.621  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.932  ; 9.932  ; 9.932  ; 9.932  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.914  ; 9.914  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.901  ; 9.901  ; 9.901  ; 9.901  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.615  ;        ;        ; 9.615  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.911  ;        ;        ; 9.911  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.806  ;        ;        ; 9.806  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.851  ; 8.851  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.163  ; 9.163  ; 9.163  ; 9.163  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.146  ;        ;        ; 9.146  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.132  ; 9.132  ; 9.132  ; 9.132  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.876  ; 8.876  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.146  ;        ;        ; 9.146  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.038  ; 9.038  ; 9.038  ; 9.038  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.129  ; 9.129  ; 9.129  ; 9.129  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.438  ;        ;        ; 9.438  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.375  ; 9.375  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.408  ; 9.408  ; 9.408  ; 9.408  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.152  ;        ;        ; 9.152  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.394  ; 9.394  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.291  ; 9.291  ; 9.291  ; 9.291  ;
+------------+-------------+--------+--------+--------+--------+


+-------------------------------------------------------------------+
; Fast Model Setup Summary                                          ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; counter                                  ; -1.468 ; -66.103       ;
; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.410  ; 0.000         ;
+------------------------------------------+--------+---------------+


+-------------------------------------------------------------------+
; Fast Model Hold Summary                                           ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; CLK_PLL_inst|altpll_component|pll|clk[0] ; -0.030 ; -0.030        ;
; counter                                  ; 0.215  ; 0.000         ;
+------------------------------------------+--------+---------------+


+---------------------------------+
; Fast Model Recovery Summary     ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; counter ; 0.214 ; 0.000         ;
+---------+-------+---------------+


+---------------------------------+
; Fast Model Removal Summary      ;
+---------+-------+---------------+
; Clock   ; Slack ; End Point TNS ;
+---------+-------+---------------+
; counter ; 0.587 ; 0.000         ;
+---------+-------+---------------+


+-------------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                            ;
+------------------------------------------+--------+---------------+
; Clock                                    ; Slack  ; End Point TNS ;
+------------------------------------------+--------+---------------+
; counter                                  ; -1.627 ; -254.414      ;
; iCLK_50                                  ; 10.000 ; 0.000         ;
; CLK_PLL_inst|altpll_component|pll|clk[0] ; 11.500 ; 0.000         ;
+------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'counter'                                                                                                                                                                                                                                                                      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                               ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.468 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[14]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.437      ;
; -1.468 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[14]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.437      ;
; -1.468 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[14]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.437      ;
; -1.468 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[14]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.437      ;
; -1.460 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg0  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_memory_reg0  ; counter      ; counter     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg1  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a1~porta_memory_reg0  ; counter      ; counter     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg2  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a2~porta_memory_reg0  ; counter      ; counter     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg3  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a3~porta_memory_reg0  ; counter      ; counter     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg4  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a4~porta_memory_reg0  ; counter      ; counter     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg5  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a5~porta_memory_reg0  ; counter      ; counter     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg6  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a6~porta_memory_reg0  ; counter      ; counter     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg7  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a7~porta_memory_reg0  ; counter      ; counter     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg8  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a8~porta_memory_reg0  ; counter      ; counter     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg9  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a9~porta_memory_reg0  ; counter      ; counter     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg10 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a10~porta_memory_reg0 ; counter      ; counter     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg11 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a11~porta_memory_reg0 ; counter      ; counter     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg12 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a12~porta_memory_reg0 ; counter      ; counter     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg13 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a13~porta_memory_reg0 ; counter      ; counter     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg14 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a14~porta_memory_reg0 ; counter      ; counter     ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg15 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a15~porta_memory_reg0 ; counter      ; counter     ; 1.000        ; -0.017     ; 2.442      ;
; -1.451 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[10]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.420      ;
; -1.451 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[10]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.420      ;
; -1.451 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[10]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.420      ;
; -1.451 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[10]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.420      ;
; -1.391 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[8]                                                                                   ; counter      ; counter     ; 1.000        ; -0.063     ; 2.360      ;
; -1.391 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[9]                                                                                   ; counter      ; counter     ; 1.000        ; -0.063     ; 2.360      ;
; -1.391 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[8]                                                                                   ; counter      ; counter     ; 1.000        ; -0.063     ; 2.360      ;
; -1.391 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[8]                                                                                   ; counter      ; counter     ; 1.000        ; -0.063     ; 2.360      ;
; -1.391 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[8]                                                                                   ; counter      ; counter     ; 1.000        ; -0.063     ; 2.360      ;
; -1.391 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[9]                                                                                   ; counter      ; counter     ; 1.000        ; -0.063     ; 2.360      ;
; -1.391 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[9]                                                                                   ; counter      ; counter     ; 1.000        ; -0.063     ; 2.360      ;
; -1.391 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[9]                                                                                   ; counter      ; counter     ; 1.000        ; -0.063     ; 2.360      ;
; -1.367 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[1]                                                                                   ; counter      ; counter     ; 1.000        ; -0.063     ; 2.336      ;
; -1.367 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[1]                                                                                   ; counter      ; counter     ; 1.000        ; -0.063     ; 2.336      ;
; -1.367 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[1]                                                                                   ; counter      ; counter     ; 1.000        ; -0.063     ; 2.336      ;
; -1.367 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[1]                                                                                   ; counter      ; counter     ; 1.000        ; -0.063     ; 2.336      ;
; -1.366 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[12]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.335      ;
; -1.366 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[12]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.335      ;
; -1.366 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[12]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.335      ;
; -1.366 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[12]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.335      ;
; -1.365 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[11]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.334      ;
; -1.365 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[11]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.334      ;
; -1.365 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[11]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.334      ;
; -1.365 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[11]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.334      ;
; -1.363 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[13]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.332      ;
; -1.363 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[13]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.332      ;
; -1.363 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[13]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.332      ;
; -1.363 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[13]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.332      ;
; -1.358 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[4]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.334      ;
; -1.358 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[7]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.334      ;
; -1.358 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[4]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.334      ;
; -1.358 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[4]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.334      ;
; -1.358 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[4]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.334      ;
; -1.358 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[7]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.334      ;
; -1.358 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[7]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.334      ;
; -1.358 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[7]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.334      ;
; -1.357 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[0]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.333      ;
; -1.357 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[0]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.333      ;
; -1.357 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[0]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.333      ;
; -1.357 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[0]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.333      ;
; -1.356 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[2]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.332      ;
; -1.356 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[2]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.332      ;
; -1.356 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[2]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.332      ;
; -1.356 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[2]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.332      ;
; -1.353 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[6]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.329      ;
; -1.353 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[6]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.329      ;
; -1.353 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[6]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.329      ;
; -1.353 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[6]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.329      ;
; -1.351 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[3]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.327      ;
; -1.351 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[3]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.327      ;
; -1.351 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[3]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.327      ;
; -1.351 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[3]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.327      ;
; -1.349 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[15]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.318      ;
; -1.349 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[15]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.318      ;
; -1.349 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[15]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.318      ;
; -1.349 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[15]                                                                                  ; counter      ; counter     ; 1.000        ; -0.063     ; 2.318      ;
; -1.341 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ; FIFO:FIFO_ADC0|out[5]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.317      ;
; -1.341 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; FIFO:FIFO_ADC0|out[5]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.317      ;
; -1.341 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; FIFO:FIFO_ADC0|out[5]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.317      ;
; -1.341 ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ; FIFO:FIFO_ADC0|out[5]                                                                                   ; counter      ; counter     ; 1.000        ; -0.056     ; 2.317      ;
; -0.665 ; FIFO:FIFO_ADC0|rd_reg[0]                                                                                ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; counter      ; counter     ; 1.000        ; 0.065      ; 1.729      ;
; -0.491 ; FIFO:FIFO_ADC0|dffr2                                                                                    ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ; counter      ; counter     ; 1.000        ; 0.058      ; 1.548      ;
; -0.487 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[5]                                                                 ; FIFO:FIFO_ADC0|out[0]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 1.528      ;
; -0.487 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[5]                                                                 ; FIFO:FIFO_ADC0|out[2]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 1.528      ;
; -0.487 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[5]                                                                 ; FIFO:FIFO_ADC0|out[3]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 1.528      ;
; -0.487 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[5]                                                                 ; FIFO:FIFO_ADC0|out[4]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 1.528      ;
; -0.487 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[5]                                                                 ; FIFO:FIFO_ADC0|out[5]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 1.528      ;
; -0.487 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[5]                                                                 ; FIFO:FIFO_ADC0|out[6]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 1.528      ;
; -0.487 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[5]                                                                 ; FIFO:FIFO_ADC0|out[7]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 1.528      ;
; -0.482 ; FIFO:FIFO_ADC0|rd_reg[3]                                                                                ; FIFO:FIFO_ADC0|out[0]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 1.523      ;
; -0.482 ; FIFO:FIFO_ADC0|rd_reg[3]                                                                                ; FIFO:FIFO_ADC0|out[2]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 1.523      ;
; -0.482 ; FIFO:FIFO_ADC0|rd_reg[3]                                                                                ; FIFO:FIFO_ADC0|out[3]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 1.523      ;
; -0.482 ; FIFO:FIFO_ADC0|rd_reg[3]                                                                                ; FIFO:FIFO_ADC0|out[4]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 1.523      ;
; -0.482 ; FIFO:FIFO_ADC0|rd_reg[3]                                                                                ; FIFO:FIFO_ADC0|out[5]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 1.523      ;
; -0.482 ; FIFO:FIFO_ADC0|rd_reg[3]                                                                                ; FIFO:FIFO_ADC0|out[6]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 1.523      ;
; -0.482 ; FIFO:FIFO_ADC0|rd_reg[3]                                                                                ; FIFO:FIFO_ADC0|out[7]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 1.523      ;
; -0.462 ; FIFO:FIFO_ADC0|rd_reg[1]                                                                                ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; counter      ; counter     ; 1.000        ; 0.065      ; 1.526      ;
; -0.402 ; FIFO:FIFO_ADC0|dffw1                                                                                    ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ; counter      ; counter     ; 1.000        ; 0.067      ; 1.468      ;
; -0.398 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[1]                                                                 ; FIFO:FIFO_ADC0|out[0]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 1.439      ;
; -0.398 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[1]                                                                 ; FIFO:FIFO_ADC0|out[2]                                                                                   ; counter      ; counter     ; 1.000        ; 0.009      ; 1.439      ;
+--------+---------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLK_PLL_inst|altpll_component|pll|clk[0]'                                                                   ;
+-------+-----------+---------+--------------+------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+------------------------------------------+--------------+------------+------------+
; 0.410 ; counter   ; counter ; counter      ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.500        ; 0.104      ; 0.367      ;
; 0.910 ; counter   ; counter ; counter      ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 1.000        ; 0.104      ; 0.367      ;
+-------+-----------+---------+--------------+------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLK_PLL_inst|altpll_component|pll|clk[0]'                                                                     ;
+--------+-----------+---------+--------------+------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                              ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+------------------------------------------+--------------+------------+------------+
; -0.030 ; counter   ; counter ; counter      ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000        ; 0.104      ; 0.367      ;
; 0.470  ; counter   ; counter ; counter      ; CLK_PLL_inst|altpll_component|pll|clk[0] ; -0.500       ; 0.104      ; 0.367      ;
+--------+-----------+---------+--------------+------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'counter'                                                                                                                                                                                                               ;
+-------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                 ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; auto_sample[0]                                   ; auto_sample[0]                                                                                          ; counter      ; counter     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|wr_reg[0]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|wr_reg[2]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO:FIFO_ADC0|wr_reg[3]                         ; FIFO:FIFO_ADC0|wr_reg[3]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|wr_reg[1]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO:FIFO_ADC0|rd_reg[2]                         ; FIFO:FIFO_ADC0|rd_reg[2]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO:FIFO_ADC0|rd_reg[3]                         ; FIFO:FIFO_ADC0|rd_reg[3]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; FIFO:FIFO_ADC0|empty_reg                         ; FIFO:FIFO_ADC0|empty_reg                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.367      ;
; 0.238 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]                                                             ; counter      ; counter     ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[8]                                                         ; counter      ; counter     ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]                                                         ; counter      ; counter     ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 0.393      ;
; 0.243 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[12]                                                        ; counter      ; counter     ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]                                                         ; counter      ; counter     ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[11]       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]                                                         ; counter      ; counter     ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[13]       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14]                                                        ; counter      ; counter     ; 0.000        ; 0.000      ; 0.400      ;
; 0.250 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]                                                               ; counter      ; counter     ; 0.000        ; 0.000      ; 0.402      ;
; 0.252 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]                                                         ; counter      ; counter     ; 0.000        ; 0.000      ; 0.404      ;
; 0.252 ; FIFO:FIFO_ADC0|dffr1                             ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 0.404      ;
; 0.254 ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|wr_reg[3]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.406      ;
; 0.260 ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|wr_reg[2]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.412      ;
; 0.260 ; FIFO:FIFO_ADC0|wr_reg[0]                         ; FIFO:FIFO_ADC0|wr_reg[1]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.412      ;
; 0.268 ; FIFO:FIFO_ADC0|dffr1                             ; FIFO:FIFO_ADC0|dffr2                                                                                    ; counter      ; counter     ; 0.000        ; 0.000      ; 0.420      ;
; 0.316 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11]                                                        ; counter      ; counter     ; 0.000        ; -0.001     ; 0.467      ;
; 0.320 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]                                                         ; counter      ; counter     ; 0.000        ; 0.000      ; 0.472      ;
; 0.320 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[12]                                                                ; counter      ; counter     ; 0.000        ; -0.001     ; 0.471      ;
; 0.321 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[14]       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[15]                                                        ; counter      ; counter     ; 0.000        ; -0.001     ; 0.472      ;
; 0.325 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[10]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 0.477      ;
; 0.325 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[9]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10]                                                        ; counter      ; counter     ; 0.000        ; -0.001     ; 0.476      ;
; 0.326 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]                                                               ; counter      ; counter     ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]                                                               ; counter      ; counter     ; 0.000        ; 0.000      ; 0.478      ;
; 0.326 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[8]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]                                                         ; counter      ; counter     ; 0.000        ; -0.001     ; 0.477      ;
; 0.326 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[13]         ; FIFO:FIFO_ADC0|out[4]                                                                                   ; counter      ; counter     ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[14]         ; FIFO:FIFO_ADC0|out[5]                                                                                   ; counter      ; counter     ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[15]                                                                ; counter      ; counter     ; 0.000        ; -0.001     ; 0.478      ;
; 0.327 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[16]                                                                ; counter      ; counter     ; 0.000        ; -0.001     ; 0.478      ;
; 0.327 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[22]         ; FIFO:FIFO_ADC0|out[13]                                                                                  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[24]         ; FIFO:FIFO_ADC0|out[15]                                                                                  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[12]         ; FIFO:FIFO_ADC0|out[3]                                                                                   ; counter      ; counter     ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[15]         ; FIFO:FIFO_ADC0|out[6]                                                                                   ; counter      ; counter     ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[19]         ; FIFO:FIFO_ADC0|out[10]                                                                                  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[9]          ; FIFO:FIFO_ADC0|out[0]                                                                                   ; counter      ; counter     ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[11]         ; FIFO:FIFO_ADC0|out[2]                                                                                   ; counter      ; counter     ; 0.000        ; 0.000      ; 0.481      ;
; 0.329 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[13]                                                                ; counter      ; counter     ; 0.000        ; -0.001     ; 0.480      ;
; 0.330 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[18]         ; FIFO:FIFO_ADC0|out[9]                                                                                   ; counter      ; counter     ; 0.000        ; 0.000      ; 0.482      ;
; 0.331 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[0]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]                                                         ; counter      ; counter     ; 0.000        ; 0.000      ; 0.483      ;
; 0.332 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[10]         ; FIFO:FIFO_ADC0|out[1]                                                                                   ; counter      ; counter     ; 0.000        ; 0.000      ; 0.484      ;
; 0.334 ; auto_sample[5]                                   ; sample                                                                                                  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.486      ;
; 0.334 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]                                                         ; counter      ; counter     ; 0.000        ; 0.000      ; 0.486      ;
; 0.356 ; auto_sample[4]                                   ; auto_sample[4]                                                                                          ; counter      ; counter     ; 0.000        ; 0.000      ; 0.508      ;
; 0.358 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[1]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; auto_sample[1]                                   ; auto_sample[1]                                                                                          ; counter      ; counter     ; 0.000        ; 0.000      ; 0.511      ;
; 0.362 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[3]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 0.514      ;
; 0.365 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]                                                               ; counter      ; counter     ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[6]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[7]                                                               ; counter      ; counter     ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; auto_sample[2]                                   ; auto_sample[2]                                                                                          ; counter      ; counter     ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; auto_sample[3]                                   ; auto_sample[3]                                                                                          ; counter      ; counter     ; 0.000        ; 0.000      ; 0.519      ;
; 0.369 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[0]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[10]      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]                                                             ; counter      ; counter     ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; auto_sample[5]                                   ; auto_sample[5]                                                                                          ; counter      ; counter     ; 0.000        ; 0.000      ; 0.522      ;
; 0.373 ; auto_sample[0]                                   ; auto_sample[1]                                                                                          ; counter      ; counter     ; 0.000        ; 0.000      ; 0.525      ;
; 0.374 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[2]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 0.526      ;
; 0.375 ; FIFO:FIFO_ADC0|full_reg                          ; FIFO:FIFO_ADC0|empty_reg                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.527      ;
; 0.376 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[9]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]       ; SPI_MASTER_DEVICE:ADC0_instant|icounter[4]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[15]                                                             ; counter      ; counter     ; 0.000        ; 0.000      ; 0.529      ;
; 0.378 ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|wr_reg[2]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]                                                             ; counter      ; counter     ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[7]       ; SPI_MASTER_DEVICE:ADC0_instant|data_out[8]                                                              ; counter      ; counter     ; 0.000        ; 0.000      ; 0.532      ;
; 0.380 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[13]      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[14]                                                             ; counter      ; counter     ; 0.000        ; 0.000      ; 0.532      ;
; 0.384 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[3]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]                                                               ; counter      ; counter     ; 0.000        ; 0.000      ; 0.536      ;
; 0.385 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[4]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[5]                                                               ; counter      ; counter     ; 0.000        ; 0.000      ; 0.537      ;
; 0.387 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[1]        ; SPI_MASTER_DEVICE:ADC0_instant|data_in[2]                                                               ; counter      ; counter     ; 0.000        ; 0.000      ; 0.539      ;
; 0.387 ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|wr_reg[3]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.539      ;
; 0.389 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[9]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg9  ; counter      ; counter     ; 0.000        ; 0.050      ; 0.577      ;
; 0.395 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[15] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg15 ; counter      ; counter     ; 0.000        ; 0.050      ; 0.583      ;
; 0.395 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[6]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg6  ; counter      ; counter     ; 0.000        ; 0.050      ; 0.583      ;
; 0.395 ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|wr_reg[3]                                                                                ; counter      ; counter     ; 0.000        ; 0.000      ; 0.547      ;
; 0.397 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[14] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg14 ; counter      ; counter     ; 0.000        ; 0.049      ; 0.584      ;
; 0.397 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[7]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg7  ; counter      ; counter     ; 0.000        ; 0.050      ; 0.585      ;
; 0.398 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[4]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg4  ; counter      ; counter     ; 0.000        ; 0.050      ; 0.586      ;
; 0.398 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[2]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg2  ; counter      ; counter     ; 0.000        ; 0.050      ; 0.586      ;
; 0.399 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[1]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg1  ; counter      ; counter     ; 0.000        ; 0.050      ; 0.587      ;
; 0.400 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[11] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg11 ; counter      ; counter     ; 0.000        ; 0.050      ; 0.588      ;
; 0.400 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[16]         ; FIFO:FIFO_ADC0|out[7]                                                                                   ; counter      ; counter     ; 0.000        ; 0.000      ; 0.552      ;
; 0.405 ; FIFO:FIFO_ADC0|dffw1                             ; FIFO:FIFO_ADC0|dffw2                                                                                    ; counter      ; counter     ; 0.000        ; 0.000      ; 0.557      ;
; 0.408 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[5]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg5  ; counter      ; counter     ; 0.000        ; 0.050      ; 0.596      ;
; 0.409 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[10] ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg10 ; counter      ; counter     ; 0.000        ; 0.050      ; 0.597      ;
; 0.410 ; SPI_MASTER_DEVICE:ADC0_instant|data_in[12]       ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[13]                                                        ; counter      ; counter     ; 0.000        ; -0.001     ; 0.561      ;
; 0.412 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[17]         ; FIFO:FIFO_ADC0|out[8]                                                                                   ; counter      ; counter     ; 0.000        ; 0.000      ; 0.564      ;
; 0.412 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[23]         ; FIFO:FIFO_ADC0|out[14]                                                                                  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.564      ;
; 0.415 ; FIFO:FIFO_ADC0|wr_reg[1]                         ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[3]                                                                 ; counter      ; counter     ; 0.000        ; 0.002      ; 0.569      ;
; 0.418 ; FIFO:FIFO_ADC0|wr_reg[2]                         ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[5]                                                                 ; counter      ; counter     ; 0.000        ; 0.002      ; 0.572      ;
; 0.418 ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[21]         ; FIFO:FIFO_ADC0|out[12]                                                                                  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.570      ;
; 0.420 ; SPI_MASTER_DEVICE:ADC0_instant|data_in_final[3]  ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg3  ; counter      ; counter     ; 0.000        ; 0.050      ; 0.608      ;
; 0.421 ; FIFO:FIFO_ADC0|wr_reg[3]                         ; FIFO:FIFO_ADC0|regarray_rtl_0_bypass[7]                                                                 ; counter      ; counter     ; 0.000        ; 0.002      ; 0.575      ;
; 0.439 ; SPI_MASTER_DEVICE:ADC0_instant|data_out[11]      ; SPI_MASTER_DEVICE:ADC0_instant|data_out[12]                                                             ; counter      ; counter     ; 0.000        ; 0.000      ; 0.591      ;
+-------+--------------------------------------------------+---------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Recovery: 'counter'                                                                                      ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.214 ; rst       ; FIFO:FIFO_ADC0|wr_reg[0]  ; counter      ; counter     ; 1.000        ; -0.002     ; 0.816      ;
; 0.214 ; rst       ; FIFO:FIFO_ADC0|wr_reg[2]  ; counter      ; counter     ; 1.000        ; -0.002     ; 0.816      ;
; 0.214 ; rst       ; FIFO:FIFO_ADC0|wr_reg[3]  ; counter      ; counter     ; 1.000        ; -0.002     ; 0.816      ;
; 0.214 ; rst       ; FIFO:FIFO_ADC0|wr_reg[1]  ; counter      ; counter     ; 1.000        ; -0.002     ; 0.816      ;
; 0.293 ; rst       ; FIFO:FIFO_ADC0|rd_reg[1]  ; counter      ; counter     ; 1.000        ; 0.000      ; 0.739      ;
; 0.293 ; rst       ; FIFO:FIFO_ADC0|full_reg   ; counter      ; counter     ; 1.000        ; 0.000      ; 0.739      ;
; 0.293 ; rst       ; FIFO:FIFO_ADC0|rd_reg[2]  ; counter      ; counter     ; 1.000        ; 0.000      ; 0.739      ;
; 0.293 ; rst       ; FIFO:FIFO_ADC0|rd_reg[3]  ; counter      ; counter     ; 1.000        ; 0.000      ; 0.739      ;
; 0.293 ; rst       ; FIFO:FIFO_ADC0|empty_reg  ; counter      ; counter     ; 1.000        ; 0.000      ; 0.739      ;
; 0.293 ; rst       ; FIFO:FIFO_ADC0|rd_reg[0]  ; counter      ; counter     ; 1.000        ; 0.000      ; 0.739      ;
; 0.293 ; rst       ; FIFO:FIFO_ADC0|regarray~0 ; counter      ; counter     ; 1.000        ; 0.000      ; 0.739      ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast Model Removal: 'counter'                                                                                       ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.587 ; rst       ; FIFO:FIFO_ADC0|rd_reg[1]  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; rst       ; FIFO:FIFO_ADC0|full_reg   ; counter      ; counter     ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; rst       ; FIFO:FIFO_ADC0|rd_reg[2]  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; rst       ; FIFO:FIFO_ADC0|rd_reg[3]  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; rst       ; FIFO:FIFO_ADC0|empty_reg  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; rst       ; FIFO:FIFO_ADC0|rd_reg[0]  ; counter      ; counter     ; 0.000        ; 0.000      ; 0.739      ;
; 0.587 ; rst       ; FIFO:FIFO_ADC0|regarray~0 ; counter      ; counter     ; 0.000        ; 0.000      ; 0.739      ;
; 0.666 ; rst       ; FIFO:FIFO_ADC0|wr_reg[0]  ; counter      ; counter     ; 0.000        ; -0.002     ; 0.816      ;
; 0.666 ; rst       ; FIFO:FIFO_ADC0|wr_reg[2]  ; counter      ; counter     ; 0.000        ; -0.002     ; 0.816      ;
; 0.666 ; rst       ; FIFO:FIFO_ADC0|wr_reg[3]  ; counter      ; counter     ; 0.000        ; -0.002     ; 0.816      ;
; 0.666 ; rst       ; FIFO:FIFO_ADC0|wr_reg[1]  ; counter      ; counter     ; 0.000        ; -0.002     ; 0.816      ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'counter'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg10 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg11 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg12 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg13 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg14 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg15 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg4  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg5  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg6  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg7  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg8  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_datain_reg9  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~porta_we_reg       ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a1~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a2~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a3~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a4~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a5~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a6~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a7~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a8~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|altsyncram:regarray_rtl_0|altsyncram_2og1:auto_generated|ram_block1a9~porta_memory_reg0  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|dffr1                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|dffr1                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|dffr2                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|dffr2                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|dffw1                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|dffw1                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|dffw2                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|dffw2                                                                                    ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|empty_reg                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|empty_reg                                                                                ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|full_reg                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|full_reg                                                                                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|out[0]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|out[0]                                                                                   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|out[10]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|out[10]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; counter ; Rise       ; FIFO:FIFO_ADC0|out[11]                                                                                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; counter ; Rise       ; FIFO:FIFO_ADC0|out[11]                                                                                  ;
+--------+--------------+----------------+------------------+---------+------------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'iCLK_50'                                                                                     ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                     ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------+
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLK_PLL_inst|altpll_component|pll|clk[0]   ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; CLK_PLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; CLK_PLL_inst|altpll_component|pll|inclk[0] ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; iCLK_50 ; Rise       ; iCLK_50|combout                            ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; iCLK_50 ; Rise       ; iCLK_50|combout                            ;
; 17.620 ; 20.000       ; 2.380          ; Port Rate        ; iCLK_50 ; Rise       ; iCLK_50                                    ;
+--------+--------------+----------------+------------------+---------+------------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLK_PLL_inst|altpll_component|pll|clk[0]'                                                                                               ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                    ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------------+
; 11.500 ; 12.500       ; 1.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                              ;
; 11.500 ; 12.500       ; 1.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter                                              ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_PLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_PLL_inst|altpll_component|_clk0~clkctrl|inclk[0] ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_PLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; CLK_PLL_inst|altpll_component|_clk0~clkctrl|outclk   ;
; 12.500 ; 12.500       ; 0.000          ; High Pulse Width ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                          ;
; 12.500 ; 12.500       ; 0.000          ; Low Pulse Width  ; CLK_PLL_inst|altpll_component|pll|clk[0] ; Rise       ; counter|clk                                          ;
+--------+--------------+----------------+------------------+------------------------------------------+------------+------------------------------------------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; GPIO_0[*]  ; counter    ; 3.622 ; 3.622 ; Rise       ; counter         ;
;  GPIO_0[0] ; counter    ; 3.622 ; 3.622 ; Rise       ; counter         ;
; iKEY[*]    ; counter    ; 3.136 ; 3.136 ; Rise       ; counter         ;
;  iKEY[1]   ; counter    ; 3.136 ; 3.136 ; Rise       ; counter         ;
; iSW[*]     ; counter    ; 3.147 ; 3.147 ; Rise       ; counter         ;
;  iSW[0]    ; counter    ; 2.931 ; 2.931 ; Rise       ; counter         ;
;  iSW[1]    ; counter    ; 3.147 ; 3.147 ; Rise       ; counter         ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; GPIO_0[*]  ; counter    ; -3.501 ; -3.501 ; Rise       ; counter         ;
;  GPIO_0[0] ; counter    ; -3.501 ; -3.501 ; Rise       ; counter         ;
; iKEY[*]    ; counter    ; -3.016 ; -3.016 ; Rise       ; counter         ;
;  iKEY[1]   ; counter    ; -3.016 ; -3.016 ; Rise       ; counter         ;
; iSW[*]     ; counter    ; -2.811 ; -2.811 ; Rise       ; counter         ;
;  iSW[0]    ; counter    ; -2.811 ; -2.811 ; Rise       ; counter         ;
;  iSW[1]    ; counter    ; -3.027 ; -3.027 ; Rise       ; counter         ;
+------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Clock to Output Times                                                   ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; GPIO_0[*]   ; counter    ; 5.367 ; 5.367 ; Rise       ; counter         ;
;  GPIO_0[1]  ; counter    ; 5.367 ; 5.367 ; Rise       ; counter         ;
;  GPIO_0[3]  ; counter    ; 2.435 ;       ; Rise       ; counter         ;
;  GPIO_0[5]  ; counter    ; 5.197 ; 5.197 ; Rise       ; counter         ;
; oHEX0_D[*]  ; counter    ; 4.405 ; 4.405 ; Rise       ; counter         ;
;  oHEX0_D[0] ; counter    ; 4.354 ; 4.354 ; Rise       ; counter         ;
;  oHEX0_D[1] ; counter    ; 4.065 ; 4.065 ; Rise       ; counter         ;
;  oHEX0_D[2] ; counter    ; 4.405 ; 4.405 ; Rise       ; counter         ;
;  oHEX0_D[3] ; counter    ; 4.164 ; 4.164 ; Rise       ; counter         ;
;  oHEX0_D[4] ; counter    ; 3.938 ; 3.938 ; Rise       ; counter         ;
;  oHEX0_D[5] ; counter    ; 4.283 ; 4.283 ; Rise       ; counter         ;
;  oHEX0_D[6] ; counter    ; 4.127 ; 4.127 ; Rise       ; counter         ;
; oHEX1_D[*]  ; counter    ; 5.201 ; 5.201 ; Rise       ; counter         ;
;  oHEX1_D[0] ; counter    ; 4.644 ; 4.644 ; Rise       ; counter         ;
;  oHEX1_D[1] ; counter    ; 4.871 ; 4.871 ; Rise       ; counter         ;
;  oHEX1_D[2] ; counter    ; 5.004 ; 5.004 ; Rise       ; counter         ;
;  oHEX1_D[3] ; counter    ; 4.990 ; 4.990 ; Rise       ; counter         ;
;  oHEX1_D[4] ; counter    ; 5.068 ; 5.068 ; Rise       ; counter         ;
;  oHEX1_D[5] ; counter    ; 5.201 ; 5.201 ; Rise       ; counter         ;
;  oHEX1_D[6] ; counter    ; 5.112 ; 5.112 ; Rise       ; counter         ;
; oHEX2_D[*]  ; counter    ; 5.446 ; 5.446 ; Rise       ; counter         ;
;  oHEX2_D[0] ; counter    ; 4.291 ; 4.291 ; Rise       ; counter         ;
;  oHEX2_D[1] ; counter    ; 4.293 ; 4.293 ; Rise       ; counter         ;
;  oHEX2_D[2] ; counter    ; 4.305 ; 4.305 ; Rise       ; counter         ;
;  oHEX2_D[3] ; counter    ; 4.314 ; 4.314 ; Rise       ; counter         ;
;  oHEX2_D[4] ; counter    ; 5.044 ; 5.044 ; Rise       ; counter         ;
;  oHEX2_D[5] ; counter    ; 5.362 ; 5.362 ; Rise       ; counter         ;
;  oHEX2_D[6] ; counter    ; 5.446 ; 5.446 ; Rise       ; counter         ;
; oHEX3_D[*]  ; counter    ; 5.579 ; 5.579 ; Rise       ; counter         ;
;  oHEX3_D[0] ; counter    ; 4.964 ; 4.964 ; Rise       ; counter         ;
;  oHEX3_D[1] ; counter    ; 5.179 ; 5.179 ; Rise       ; counter         ;
;  oHEX3_D[2] ; counter    ; 5.470 ; 5.470 ; Rise       ; counter         ;
;  oHEX3_D[3] ; counter    ; 4.929 ; 4.929 ; Rise       ; counter         ;
;  oHEX3_D[4] ; counter    ; 5.579 ; 5.579 ; Rise       ; counter         ;
;  oHEX3_D[5] ; counter    ; 5.441 ; 5.441 ; Rise       ; counter         ;
;  oHEX3_D[6] ; counter    ; 5.425 ; 5.425 ; Rise       ; counter         ;
; oLEDG[*]    ; counter    ; 5.517 ; 5.517 ; Rise       ; counter         ;
;  oLEDG[0]   ; counter    ; 5.517 ; 5.517 ; Rise       ; counter         ;
; oLEDR[*]    ; counter    ; 3.799 ; 3.799 ; Rise       ; counter         ;
;  oLEDR[16]  ; counter    ; 3.799 ; 3.799 ; Rise       ; counter         ;
;  oLEDR[17]  ; counter    ; 3.669 ; 3.669 ; Rise       ; counter         ;
; GPIO_0[*]   ; counter    ;       ; 2.435 ; Fall       ; counter         ;
;  GPIO_0[3]  ; counter    ;       ; 2.435 ; Fall       ; counter         ;
+-------------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; GPIO_0[*]   ; counter    ; 2.435 ; 5.197 ; Rise       ; counter         ;
;  GPIO_0[1]  ; counter    ; 5.367 ; 5.367 ; Rise       ; counter         ;
;  GPIO_0[3]  ; counter    ; 2.435 ;       ; Rise       ; counter         ;
;  GPIO_0[5]  ; counter    ; 5.197 ; 5.197 ; Rise       ; counter         ;
; oHEX0_D[*]  ; counter    ; 3.674 ; 3.674 ; Rise       ; counter         ;
;  oHEX0_D[0] ; counter    ; 4.183 ; 4.183 ; Rise       ; counter         ;
;  oHEX0_D[1] ; counter    ; 3.894 ; 3.894 ; Rise       ; counter         ;
;  oHEX0_D[2] ; counter    ; 4.226 ; 4.226 ; Rise       ; counter         ;
;  oHEX0_D[3] ; counter    ; 3.993 ; 3.993 ; Rise       ; counter         ;
;  oHEX0_D[4] ; counter    ; 3.674 ; 3.674 ; Rise       ; counter         ;
;  oHEX0_D[5] ; counter    ; 4.106 ; 4.106 ; Rise       ; counter         ;
;  oHEX0_D[6] ; counter    ; 3.866 ; 3.866 ; Rise       ; counter         ;
; oHEX1_D[*]  ; counter    ; 4.420 ; 4.420 ; Rise       ; counter         ;
;  oHEX1_D[0] ; counter    ; 4.420 ; 4.420 ; Rise       ; counter         ;
;  oHEX1_D[1] ; counter    ; 4.663 ; 4.663 ; Rise       ; counter         ;
;  oHEX1_D[2] ; counter    ; 4.799 ; 4.799 ; Rise       ; counter         ;
;  oHEX1_D[3] ; counter    ; 4.789 ; 4.789 ; Rise       ; counter         ;
;  oHEX1_D[4] ; counter    ; 4.866 ; 4.866 ; Rise       ; counter         ;
;  oHEX1_D[5] ; counter    ; 4.994 ; 4.994 ; Rise       ; counter         ;
;  oHEX1_D[6] ; counter    ; 4.905 ; 4.905 ; Rise       ; counter         ;
; oHEX2_D[*]  ; counter    ; 4.158 ; 4.158 ; Rise       ; counter         ;
;  oHEX2_D[0] ; counter    ; 4.158 ; 4.158 ; Rise       ; counter         ;
;  oHEX2_D[1] ; counter    ; 4.163 ; 4.163 ; Rise       ; counter         ;
;  oHEX2_D[2] ; counter    ; 4.174 ; 4.174 ; Rise       ; counter         ;
;  oHEX2_D[3] ; counter    ; 4.187 ; 4.187 ; Rise       ; counter         ;
;  oHEX2_D[4] ; counter    ; 4.833 ; 4.833 ; Rise       ; counter         ;
;  oHEX2_D[5] ; counter    ; 5.211 ; 5.211 ; Rise       ; counter         ;
;  oHEX2_D[6] ; counter    ; 5.295 ; 5.295 ; Rise       ; counter         ;
; oHEX3_D[*]  ; counter    ; 4.811 ; 4.811 ; Rise       ; counter         ;
;  oHEX3_D[0] ; counter    ; 4.850 ; 4.850 ; Rise       ; counter         ;
;  oHEX3_D[1] ; counter    ; 5.058 ; 5.058 ; Rise       ; counter         ;
;  oHEX3_D[2] ; counter    ; 5.340 ; 5.340 ; Rise       ; counter         ;
;  oHEX3_D[3] ; counter    ; 4.811 ; 4.811 ; Rise       ; counter         ;
;  oHEX3_D[4] ; counter    ; 5.465 ; 5.465 ; Rise       ; counter         ;
;  oHEX3_D[5] ; counter    ; 5.321 ; 5.321 ; Rise       ; counter         ;
;  oHEX3_D[6] ; counter    ; 5.308 ; 5.308 ; Rise       ; counter         ;
; oLEDG[*]    ; counter    ; 5.517 ; 5.517 ; Rise       ; counter         ;
;  oLEDG[0]   ; counter    ; 5.517 ; 5.517 ; Rise       ; counter         ;
; oLEDR[*]    ; counter    ; 3.669 ; 3.669 ; Rise       ; counter         ;
;  oLEDR[16]  ; counter    ; 3.799 ; 3.799 ; Rise       ; counter         ;
;  oLEDR[17]  ; counter    ; 3.669 ; 3.669 ; Rise       ; counter         ;
; GPIO_0[*]   ; counter    ;       ; 2.435 ; Fall       ; counter         ;
;  GPIO_0[3]  ; counter    ;       ; 2.435 ; Fall       ; counter         ;
+-------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------+
; Propagation Delay                                        ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.810 ;       ;       ; 6.810 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.696 ; 6.696 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.854 ;       ;       ; 6.854 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.264 ;       ;       ; 6.264 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.855 ;       ;       ; 6.855 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.623 ; 6.623 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.537 ;       ;       ; 6.537 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.667 ; 6.667 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.690 ;       ;       ; 6.690 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.275 ; 6.275 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.388 ; 5.388 ; 5.388 ; 5.388 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.533 ; 5.533 ; 5.533 ; 5.533 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.513 ; 5.513 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.509 ; 5.509 ; 5.509 ; 5.509 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.411 ;       ;       ; 5.411 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.521 ;       ;       ; 5.521 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.481 ;       ;       ; 5.481 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.007 ; 5.007 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.155 ; 5.155 ; 5.155 ; 5.155 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.135 ;       ;       ; 5.135 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.031 ; 5.031 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.143 ;       ;       ; 5.143 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.100 ; 5.100 ; 5.100 ; 5.100 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.130 ; 5.130 ; 5.130 ; 5.130 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.279 ;       ;       ; 5.279 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.252 ; 5.252 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.251 ; 5.251 ; 5.251 ; 5.251 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.149 ;       ;       ; 5.149 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.262 ; 5.262 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.225 ; 5.225 ; 5.225 ; 5.225 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------+
; Minimum Propagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.810 ;       ;       ; 6.810 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.696 ; 6.696 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.854 ;       ;       ; 6.854 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.264 ;       ;       ; 6.264 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.855 ;       ;       ; 6.855 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.623 ; 6.623 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.537 ;       ;       ; 6.537 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.667 ; 6.667 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.690 ;       ;       ; 6.690 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.275 ; 6.275 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.388 ; 5.388 ; 5.388 ; 5.388 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.533 ; 5.533 ; 5.533 ; 5.533 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.513 ; 5.513 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.509 ; 5.509 ; 5.509 ; 5.509 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.411 ;       ;       ; 5.411 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.521 ;       ;       ; 5.521 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.481 ;       ;       ; 5.481 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.007 ; 5.007 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.155 ; 5.155 ; 5.155 ; 5.155 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.135 ;       ;       ; 5.135 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.031 ; 5.031 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.143 ;       ;       ; 5.143 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.100 ; 5.100 ; 5.100 ; 5.100 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.130 ; 5.130 ; 5.130 ; 5.130 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.279 ;       ;       ; 5.279 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.252 ; 5.252 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.251 ; 5.251 ; 5.251 ; 5.251 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.149 ;       ;       ; 5.149 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.262 ; 5.262 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.225 ; 5.225 ; 5.225 ; 5.225 ;
+------------+-------------+-------+-------+-------+-------+


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+-------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                     ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                          ; -3.124   ; -0.049 ; -0.449   ; 0.587   ; -1.627              ;
;  CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.319    ; -0.049 ; N/A      ; N/A     ; 11.500              ;
;  counter                                  ; -3.124   ; 0.215  ; -0.449   ; 0.587   ; -1.627              ;
;  iCLK_50                                  ; N/A      ; N/A    ; N/A      ; N/A     ; 10.000              ;
; Design-wide TNS                           ; -219.952 ; -0.049 ; -3.686   ; 0.0     ; -254.414            ;
;  CLK_PLL_inst|altpll_component|pll|clk[0] ; 0.000    ; -0.049 ; N/A      ; N/A     ; 0.000               ;
;  counter                                  ; -219.952 ; 0.000  ; -3.686   ; 0.000   ; -254.414            ;
;  iCLK_50                                  ; N/A      ; N/A    ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------+
; Setup Times                                                            ;
+------------+------------+-------+-------+------------+-----------------+
; Data Port  ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+------------+------------+-------+-------+------------+-----------------+
; GPIO_0[*]  ; counter    ; 6.592 ; 6.592 ; Rise       ; counter         ;
;  GPIO_0[0] ; counter    ; 6.592 ; 6.592 ; Rise       ; counter         ;
; iKEY[*]    ; counter    ; 5.724 ; 5.724 ; Rise       ; counter         ;
;  iKEY[1]   ; counter    ; 5.724 ; 5.724 ; Rise       ; counter         ;
; iSW[*]     ; counter    ; 5.824 ; 5.824 ; Rise       ; counter         ;
;  iSW[0]    ; counter    ; 5.401 ; 5.401 ; Rise       ; counter         ;
;  iSW[1]    ; counter    ; 5.824 ; 5.824 ; Rise       ; counter         ;
+------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------+
; Hold Times                                                               ;
+------------+------------+--------+--------+------------+-----------------+
; Data Port  ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+------------+------------+--------+--------+------------+-----------------+
; GPIO_0[*]  ; counter    ; -3.501 ; -3.501 ; Rise       ; counter         ;
;  GPIO_0[0] ; counter    ; -3.501 ; -3.501 ; Rise       ; counter         ;
; iKEY[*]    ; counter    ; -3.016 ; -3.016 ; Rise       ; counter         ;
;  iKEY[1]   ; counter    ; -3.016 ; -3.016 ; Rise       ; counter         ;
; iSW[*]     ; counter    ; -2.811 ; -2.811 ; Rise       ; counter         ;
;  iSW[0]    ; counter    ; -2.811 ; -2.811 ; Rise       ; counter         ;
;  iSW[1]    ; counter    ; -3.027 ; -3.027 ; Rise       ; counter         ;
+------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+-------------+------------+--------+--------+------------+-----------------+
; Data Port   ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-------------+------------+--------+--------+------------+-----------------+
; GPIO_0[*]   ; counter    ; 9.587  ; 9.587  ; Rise       ; counter         ;
;  GPIO_0[1]  ; counter    ; 9.587  ; 9.587  ; Rise       ; counter         ;
;  GPIO_0[3]  ; counter    ; 4.686  ;        ; Rise       ; counter         ;
;  GPIO_0[5]  ; counter    ; 9.201  ; 9.201  ; Rise       ; counter         ;
; oHEX0_D[*]  ; counter    ; 7.991  ; 7.991  ; Rise       ; counter         ;
;  oHEX0_D[0] ; counter    ; 7.938  ; 7.938  ; Rise       ; counter         ;
;  oHEX0_D[1] ; counter    ; 7.278  ; 7.278  ; Rise       ; counter         ;
;  oHEX0_D[2] ; counter    ; 7.991  ; 7.991  ; Rise       ; counter         ;
;  oHEX0_D[3] ; counter    ; 7.508  ; 7.508  ; Rise       ; counter         ;
;  oHEX0_D[4] ; counter    ; 7.053  ; 7.053  ; Rise       ; counter         ;
;  oHEX0_D[5] ; counter    ; 7.741  ; 7.741  ; Rise       ; counter         ;
;  oHEX0_D[6] ; counter    ; 7.497  ; 7.497  ; Rise       ; counter         ;
; oHEX1_D[*]  ; counter    ; 9.727  ; 9.727  ; Rise       ; counter         ;
;  oHEX1_D[0] ; counter    ; 8.524  ; 8.524  ; Rise       ; counter         ;
;  oHEX1_D[1] ; counter    ; 9.043  ; 9.043  ; Rise       ; counter         ;
;  oHEX1_D[2] ; counter    ; 9.308  ; 9.308  ; Rise       ; counter         ;
;  oHEX1_D[3] ; counter    ; 9.299  ; 9.299  ; Rise       ; counter         ;
;  oHEX1_D[4] ; counter    ; 9.493  ; 9.493  ; Rise       ; counter         ;
;  oHEX1_D[5] ; counter    ; 9.727  ; 9.727  ; Rise       ; counter         ;
;  oHEX1_D[6] ; counter    ; 9.556  ; 9.556  ; Rise       ; counter         ;
; oHEX2_D[*]  ; counter    ; 10.282 ; 10.282 ; Rise       ; counter         ;
;  oHEX2_D[0] ; counter    ; 7.866  ; 7.866  ; Rise       ; counter         ;
;  oHEX2_D[1] ; counter    ; 7.864  ; 7.864  ; Rise       ; counter         ;
;  oHEX2_D[2] ; counter    ; 7.876  ; 7.876  ; Rise       ; counter         ;
;  oHEX2_D[3] ; counter    ; 7.886  ; 7.886  ; Rise       ; counter         ;
;  oHEX2_D[4] ; counter    ; 9.349  ; 9.349  ; Rise       ; counter         ;
;  oHEX2_D[5] ; counter    ; 10.022 ; 10.022 ; Rise       ; counter         ;
;  oHEX2_D[6] ; counter    ; 10.282 ; 10.282 ; Rise       ; counter         ;
; oHEX3_D[*]  ; counter    ; 10.562 ; 10.562 ; Rise       ; counter         ;
;  oHEX3_D[0] ; counter    ; 9.179  ; 9.179  ; Rise       ; counter         ;
;  oHEX3_D[1] ; counter    ; 9.692  ; 9.692  ; Rise       ; counter         ;
;  oHEX3_D[2] ; counter    ; 10.330 ; 10.330 ; Rise       ; counter         ;
;  oHEX3_D[3] ; counter    ; 9.102  ; 9.102  ; Rise       ; counter         ;
;  oHEX3_D[4] ; counter    ; 10.562 ; 10.562 ; Rise       ; counter         ;
;  oHEX3_D[5] ; counter    ; 10.307 ; 10.307 ; Rise       ; counter         ;
;  oHEX3_D[6] ; counter    ; 10.270 ; 10.270 ; Rise       ; counter         ;
; oLEDG[*]    ; counter    ; 10.142 ; 10.142 ; Rise       ; counter         ;
;  oLEDG[0]   ; counter    ; 10.142 ; 10.142 ; Rise       ; counter         ;
; oLEDR[*]    ; counter    ; 6.732  ; 6.732  ; Rise       ; counter         ;
;  oLEDR[16]  ; counter    ; 6.732  ; 6.732  ; Rise       ; counter         ;
;  oLEDR[17]  ; counter    ; 6.374  ; 6.374  ; Rise       ; counter         ;
; GPIO_0[*]   ; counter    ;        ; 4.686  ; Fall       ; counter         ;
;  GPIO_0[3]  ; counter    ;        ; 4.686  ; Fall       ; counter         ;
+-------------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Minimum Clock to Output Times                                           ;
+-------------+------------+-------+-------+------------+-----------------+
; Data Port   ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-------------+------------+-------+-------+------------+-----------------+
; GPIO_0[*]   ; counter    ; 2.435 ; 5.197 ; Rise       ; counter         ;
;  GPIO_0[1]  ; counter    ; 5.367 ; 5.367 ; Rise       ; counter         ;
;  GPIO_0[3]  ; counter    ; 2.435 ;       ; Rise       ; counter         ;
;  GPIO_0[5]  ; counter    ; 5.197 ; 5.197 ; Rise       ; counter         ;
; oHEX0_D[*]  ; counter    ; 3.674 ; 3.674 ; Rise       ; counter         ;
;  oHEX0_D[0] ; counter    ; 4.183 ; 4.183 ; Rise       ; counter         ;
;  oHEX0_D[1] ; counter    ; 3.894 ; 3.894 ; Rise       ; counter         ;
;  oHEX0_D[2] ; counter    ; 4.226 ; 4.226 ; Rise       ; counter         ;
;  oHEX0_D[3] ; counter    ; 3.993 ; 3.993 ; Rise       ; counter         ;
;  oHEX0_D[4] ; counter    ; 3.674 ; 3.674 ; Rise       ; counter         ;
;  oHEX0_D[5] ; counter    ; 4.106 ; 4.106 ; Rise       ; counter         ;
;  oHEX0_D[6] ; counter    ; 3.866 ; 3.866 ; Rise       ; counter         ;
; oHEX1_D[*]  ; counter    ; 4.420 ; 4.420 ; Rise       ; counter         ;
;  oHEX1_D[0] ; counter    ; 4.420 ; 4.420 ; Rise       ; counter         ;
;  oHEX1_D[1] ; counter    ; 4.663 ; 4.663 ; Rise       ; counter         ;
;  oHEX1_D[2] ; counter    ; 4.799 ; 4.799 ; Rise       ; counter         ;
;  oHEX1_D[3] ; counter    ; 4.789 ; 4.789 ; Rise       ; counter         ;
;  oHEX1_D[4] ; counter    ; 4.866 ; 4.866 ; Rise       ; counter         ;
;  oHEX1_D[5] ; counter    ; 4.994 ; 4.994 ; Rise       ; counter         ;
;  oHEX1_D[6] ; counter    ; 4.905 ; 4.905 ; Rise       ; counter         ;
; oHEX2_D[*]  ; counter    ; 4.158 ; 4.158 ; Rise       ; counter         ;
;  oHEX2_D[0] ; counter    ; 4.158 ; 4.158 ; Rise       ; counter         ;
;  oHEX2_D[1] ; counter    ; 4.163 ; 4.163 ; Rise       ; counter         ;
;  oHEX2_D[2] ; counter    ; 4.174 ; 4.174 ; Rise       ; counter         ;
;  oHEX2_D[3] ; counter    ; 4.187 ; 4.187 ; Rise       ; counter         ;
;  oHEX2_D[4] ; counter    ; 4.833 ; 4.833 ; Rise       ; counter         ;
;  oHEX2_D[5] ; counter    ; 5.211 ; 5.211 ; Rise       ; counter         ;
;  oHEX2_D[6] ; counter    ; 5.295 ; 5.295 ; Rise       ; counter         ;
; oHEX3_D[*]  ; counter    ; 4.811 ; 4.811 ; Rise       ; counter         ;
;  oHEX3_D[0] ; counter    ; 4.850 ; 4.850 ; Rise       ; counter         ;
;  oHEX3_D[1] ; counter    ; 5.058 ; 5.058 ; Rise       ; counter         ;
;  oHEX3_D[2] ; counter    ; 5.340 ; 5.340 ; Rise       ; counter         ;
;  oHEX3_D[3] ; counter    ; 4.811 ; 4.811 ; Rise       ; counter         ;
;  oHEX3_D[4] ; counter    ; 5.465 ; 5.465 ; Rise       ; counter         ;
;  oHEX3_D[5] ; counter    ; 5.321 ; 5.321 ; Rise       ; counter         ;
;  oHEX3_D[6] ; counter    ; 5.308 ; 5.308 ; Rise       ; counter         ;
; oLEDG[*]    ; counter    ; 5.517 ; 5.517 ; Rise       ; counter         ;
;  oLEDG[0]   ; counter    ; 5.517 ; 5.517 ; Rise       ; counter         ;
; oLEDR[*]    ; counter    ; 3.669 ; 3.669 ; Rise       ; counter         ;
;  oLEDR[16]  ; counter    ; 3.799 ; 3.799 ; Rise       ; counter         ;
;  oLEDR[17]  ; counter    ; 3.669 ; 3.669 ; Rise       ; counter         ;
; GPIO_0[*]   ; counter    ;       ; 2.435 ; Fall       ; counter         ;
;  GPIO_0[3]  ; counter    ;       ; 2.435 ; Fall       ; counter         ;
+-------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------+
; Progagation Delay                                            ;
+------------+-------------+--------+--------+--------+--------+
; Input Port ; Output Port ; RR     ; RF     ; FR     ; FF     ;
+------------+-------------+--------+--------+--------+--------+
; iSW[0]     ; oHEX4_D[0]  ; 12.214 ;        ;        ; 12.214 ;
; iSW[0]     ; oHEX4_D[2]  ;        ; 12.038 ; 12.038 ;        ;
; iSW[0]     ; oHEX4_D[3]  ; 12.329 ;        ;        ; 12.329 ;
; iSW[0]     ; oHEX4_D[4]  ; 11.010 ;        ;        ; 11.010 ;
; iSW[0]     ; oHEX4_D[5]  ; 12.318 ;        ;        ; 12.318 ;
; iSW[1]     ; oHEX4_D[0]  ;        ; 11.839 ; 11.839 ;        ;
; iSW[1]     ; oHEX4_D[2]  ; 11.662 ;        ;        ; 11.662 ;
; iSW[1]     ; oHEX4_D[3]  ;        ; 11.954 ; 11.954 ;        ;
; iSW[1]     ; oHEX4_D[5]  ; 11.969 ;        ;        ; 11.969 ;
; iSW[1]     ; oHEX4_D[6]  ;        ; 11.023 ; 11.023 ;        ;
; iSW[15]    ; oHEX6_D[0]  ; 9.621  ; 9.621  ; 9.621  ; 9.621  ;
; iSW[15]    ; oHEX6_D[1]  ; 9.932  ; 9.932  ; 9.932  ; 9.932  ;
; iSW[15]    ; oHEX6_D[2]  ;        ; 9.914  ; 9.914  ;        ;
; iSW[15]    ; oHEX6_D[3]  ; 9.901  ; 9.901  ; 9.901  ; 9.901  ;
; iSW[15]    ; oHEX6_D[4]  ; 9.615  ;        ;        ; 9.615  ;
; iSW[15]    ; oHEX6_D[5]  ; 9.911  ;        ;        ; 9.911  ;
; iSW[15]    ; oHEX6_D[6]  ; 9.806  ;        ;        ; 9.806  ;
; iSW[16]    ; oHEX6_D[0]  ;        ; 8.851  ; 8.851  ;        ;
; iSW[16]    ; oHEX6_D[1]  ; 9.163  ; 9.163  ; 9.163  ; 9.163  ;
; iSW[16]    ; oHEX6_D[2]  ; 9.146  ;        ;        ; 9.146  ;
; iSW[16]    ; oHEX6_D[3]  ; 9.132  ; 9.132  ; 9.132  ; 9.132  ;
; iSW[16]    ; oHEX6_D[4]  ;        ; 8.876  ; 8.876  ;        ;
; iSW[16]    ; oHEX6_D[5]  ; 9.146  ;        ;        ; 9.146  ;
; iSW[16]    ; oHEX6_D[6]  ; 9.038  ; 9.038  ; 9.038  ; 9.038  ;
; iSW[17]    ; oHEX6_D[0]  ; 9.129  ; 9.129  ; 9.129  ; 9.129  ;
; iSW[17]    ; oHEX6_D[1]  ; 9.438  ;        ;        ; 9.438  ;
; iSW[17]    ; oHEX6_D[2]  ;        ; 9.375  ; 9.375  ;        ;
; iSW[17]    ; oHEX6_D[3]  ; 9.408  ; 9.408  ; 9.408  ; 9.408  ;
; iSW[17]    ; oHEX6_D[4]  ; 9.152  ;        ;        ; 9.152  ;
; iSW[17]    ; oHEX6_D[5]  ;        ; 9.394  ; 9.394  ;        ;
; iSW[17]    ; oHEX6_D[6]  ; 9.291  ; 9.291  ; 9.291  ; 9.291  ;
+------------+-------------+--------+--------+--------+--------+


+----------------------------------------------------------+
; Minimum Progagation Delay                                ;
+------------+-------------+-------+-------+-------+-------+
; Input Port ; Output Port ; RR    ; RF    ; FR    ; FF    ;
+------------+-------------+-------+-------+-------+-------+
; iSW[0]     ; oHEX4_D[0]  ; 6.810 ;       ;       ; 6.810 ;
; iSW[0]     ; oHEX4_D[2]  ;       ; 6.696 ; 6.696 ;       ;
; iSW[0]     ; oHEX4_D[3]  ; 6.854 ;       ;       ; 6.854 ;
; iSW[0]     ; oHEX4_D[4]  ; 6.264 ;       ;       ; 6.264 ;
; iSW[0]     ; oHEX4_D[5]  ; 6.855 ;       ;       ; 6.855 ;
; iSW[1]     ; oHEX4_D[0]  ;       ; 6.623 ; 6.623 ;       ;
; iSW[1]     ; oHEX4_D[2]  ; 6.537 ;       ;       ; 6.537 ;
; iSW[1]     ; oHEX4_D[3]  ;       ; 6.667 ; 6.667 ;       ;
; iSW[1]     ; oHEX4_D[5]  ; 6.690 ;       ;       ; 6.690 ;
; iSW[1]     ; oHEX4_D[6]  ;       ; 6.275 ; 6.275 ;       ;
; iSW[15]    ; oHEX6_D[0]  ; 5.388 ; 5.388 ; 5.388 ; 5.388 ;
; iSW[15]    ; oHEX6_D[1]  ; 5.533 ; 5.533 ; 5.533 ; 5.533 ;
; iSW[15]    ; oHEX6_D[2]  ;       ; 5.513 ; 5.513 ;       ;
; iSW[15]    ; oHEX6_D[3]  ; 5.509 ; 5.509 ; 5.509 ; 5.509 ;
; iSW[15]    ; oHEX6_D[4]  ; 5.411 ;       ;       ; 5.411 ;
; iSW[15]    ; oHEX6_D[5]  ; 5.521 ;       ;       ; 5.521 ;
; iSW[15]    ; oHEX6_D[6]  ; 5.481 ;       ;       ; 5.481 ;
; iSW[16]    ; oHEX6_D[0]  ;       ; 5.007 ; 5.007 ;       ;
; iSW[16]    ; oHEX6_D[1]  ; 5.155 ; 5.155 ; 5.155 ; 5.155 ;
; iSW[16]    ; oHEX6_D[2]  ; 5.135 ;       ;       ; 5.135 ;
; iSW[16]    ; oHEX6_D[3]  ; 5.129 ; 5.129 ; 5.129 ; 5.129 ;
; iSW[16]    ; oHEX6_D[4]  ;       ; 5.031 ; 5.031 ;       ;
; iSW[16]    ; oHEX6_D[5]  ; 5.143 ;       ;       ; 5.143 ;
; iSW[16]    ; oHEX6_D[6]  ; 5.100 ; 5.100 ; 5.100 ; 5.100 ;
; iSW[17]    ; oHEX6_D[0]  ; 5.130 ; 5.130 ; 5.130 ; 5.130 ;
; iSW[17]    ; oHEX6_D[1]  ; 5.279 ;       ;       ; 5.279 ;
; iSW[17]    ; oHEX6_D[2]  ;       ; 5.252 ; 5.252 ;       ;
; iSW[17]    ; oHEX6_D[3]  ; 5.251 ; 5.251 ; 5.251 ; 5.251 ;
; iSW[17]    ; oHEX6_D[4]  ; 5.149 ;       ;       ; 5.149 ;
; iSW[17]    ; oHEX6_D[5]  ;       ; 5.262 ; 5.262 ;       ;
; iSW[17]    ; oHEX6_D[6]  ; 5.225 ; 5.225 ; 5.225 ; 5.225 ;
+------------+-------------+-------+-------+-------+-------+


+---------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                   ;
+------------+------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------+----------+----------+----------+----------+
; counter    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; counter    ; counter                                  ; 977      ; 0        ; 0        ; 0        ;
+------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                    ;
+------------+------------------------------------------+----------+----------+----------+----------+
; From Clock ; To Clock                                 ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------------------------------------+----------+----------+----------+----------+
; counter    ; CLK_PLL_inst|altpll_component|pll|clk[0] ; 1        ; 1        ; 0        ; 0        ;
; counter    ; counter                                  ; 977      ; 0        ; 0        ; 0        ;
+------------+------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; counter    ; counter  ; 11       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; counter    ; counter  ; 11       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 36    ; 36   ;
; Unconstrained Output Ports      ; 47    ; 47   ;
; Unconstrained Output Port Paths ; 149   ; 149  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon May 11 08:58:34 2015
Info: Command: quartus_sta ADC -c ADC
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ADC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name iCLK_50 iCLK_50
    Info (332110): create_generated_clock -source {CLK_PLL_inst|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {CLK_PLL_inst|altpll_component|pll|clk[0]} {CLK_PLL_inst|altpll_component|pll|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name counter counter
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.124
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.124      -219.952 counter 
    Info (332119):     0.319         0.000 CLK_PLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -0.049
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.049        -0.049 CLK_PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.391         0.000 counter 
Info (332146): Worst-case recovery slack is -0.449
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.449        -3.686 counter 
Info (332146): Worst-case removal slack is 1.040
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.040         0.000 counter 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -254.414 counter 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.500         0.000 CLK_PLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.468
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.468       -66.103 counter 
    Info (332119):     0.410         0.000 CLK_PLL_inst|altpll_component|pll|clk[0] 
Info (332146): Worst-case hold slack is -0.030
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.030        -0.030 CLK_PLL_inst|altpll_component|pll|clk[0] 
    Info (332119):     0.215         0.000 counter 
Info (332146): Worst-case recovery slack is 0.214
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.214         0.000 counter 
Info (332146): Worst-case removal slack is 0.587
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.587         0.000 counter 
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627      -254.414 counter 
    Info (332119):    10.000         0.000 iCLK_50 
    Info (332119):    11.500         0.000 CLK_PLL_inst|altpll_component|pll|clk[0] 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 444 megabytes
    Info: Processing ended: Mon May 11 08:58:36 2015
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


