Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,Differential I/O Pairs,uSRAM 1K,LSRAM 18K,Chip Globals,PLL,DLL,Transceiver Lanes,Transceiver PCIe
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/Primitives,50,86,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/Primitives,54,90,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/Primitives,78,144,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/Primitives,83,148,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/Primitives,10,14,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk1.awrs/Primitives,45,84,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk2.arrs/Primitives,46,86,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk3.rrs/Primitives,70,134,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[1].mstrconv/rgsl/genblk5.brs/Primitives,6,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk1.awrs/Primitives,37,68,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk2.arrs/Primitives,37,68,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk3.rrs/Primitives,69,132,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk4.wrs/Primitives,70,134,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/MstConvertor_loop[2].mstrconv/rgsl/genblk5.brs/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/genblk1.rsync/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/Primitives,51,96,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/Primitives,53,100,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/Primitives,12,18,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_rdCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/Primitives,0,12,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_rdCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/Primitives,0,12,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_rdCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/Primitives,0,12,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_rdCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/Primitives,0,12,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_rdCtrl_inst/Primitives,4,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/Primitives,0,12,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/ram/mem_mem_0_6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/Primitives,120,52,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/Primitives,42,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/Primitives,267,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/Primitives,91,67,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/Primitives,42,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/Primitives,0,4,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/Primitives,0,4,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/Primitives,0,4,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/Primitives,0,4,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrLenFif/Primitives,271,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrLenFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk1.awrs/Primitives,16,26,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk2.arrs/Primitives,18,30,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk3.rrs/Primitives,75,144,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk4.wrs/Primitives,37,68,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/rgsl/genblk5.brs/Primitives,10,14,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,41,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,41,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk1.awrs/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk2.arrs/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk3.rrs/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk4.wrs/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/rgsl/genblk5.brs/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/Primitives,0,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounter/Primitives,4,3,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/Primitives,0,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounter/Primitives,4,3,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/CDC_rdCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/Primitives,0,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/CDC_rdCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/Primitives,0,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/Primitives,4,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounter/bin2gray_inst/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/rdGrayCounterP1/Primitives,8,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/CDC_wrCtrl_inst/Primitives,5,1,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/Primitives,0,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounter/Primitives,4,3,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP1/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.genblk1.cdc_WChan/wrGrayCounterP2/Primitives,6,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk1.awrs/Primitives,22,38,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk2.arrs/Primitives,32,58,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk3.rrs/Primitives,75,144,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/rgsl/genblk5.brs/Primitives,10,14,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,4,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,41,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/Primitives,4,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,41,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk1.awrs/Primitives,50,94,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk2.arrs/Primitives,52,98,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk3.rrs/Primitives,76,146,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk4.wrs/Primitives,77,148,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/rgsl/genblk5.brs/Primitives,10,14,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,42,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/fifo_ctrl_inst/Primitives,41,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/arst_aclk_sync/Primitives,0,2,0,0,0,0,0,0,1,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/Primitives,4,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/depck/genblk1[4].u_MstAdrDec/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[0].mstctrl/trnscon/Primitives,15,8,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[1].mstctrl/depck/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[1].mstctrl/depck/genblk1[2].u_MstAdrDec/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[1].mstctrl/depck/genblk1[3].u_MstAdrDec/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[1].mstctrl/trnscon/Primitives,9,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[2].mstctrl/depck/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[2].mstctrl/depck/genblk1[3].u_MstAdrDec/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/mstctrlBlk[2].mstctrl/trnscon/Primitives,9,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/rrArb.rrArb/Primitives,15,11,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.arcon/trgmx/Primitives,111,61,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[0].mstctrl/trnscon/Primitives,5,6,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[1].mstctrl/depck/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[1].mstctrl/trnscon/Primitives,48,4,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[2].mstctrl/depck/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[2].mstctrl/depck/genblk1[2].u_MstAdrDec/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[2].mstctrl/depck/genblk1[3].u_MstAdrDec/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/mstctrlBlk[2].mstctrl/trnscon/Primitives,11,5,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/rrArb.rrArb/Primitives,14,11,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.awcon/trgmx/Primitives,87,59,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.derr/Primitives,42,38,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdFif.rdFif/Primitives,16,9,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdFif.rdFif/genblk1.DPFF/Primitives,10,15,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[0].rdcon/rdmx/Primitives,168,7,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[1].rdcon/Primitives,46,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[1].rdcon/rdFif.rdFif/Primitives,16,9,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[1].rdcon/rdFif.rdFif/genblk1.DPFF/Primitives,11,15,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[1].rdcon/rdmx/Primitives,178,7,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[2].rdcon/Primitives,113,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[2].rdcon/rdFif.rdFif/Primitives,26,9,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[2].rdcon/rdFif.rdFif/genblk1.DPFF/Primitives,10,15,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rDCon/MD.genblk1[2].rdcon/rdmx/Primitives,254,7,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rcon/rrArb/Primitives,35,16,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.rcon/slmx/Primitives,51,9,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[0].wrDMux/Primitives,162,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[0].wrFif/Primitives,35,11,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[0].wrFif/genblk1.DPFF/Primitives,8,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[1].wrDMux/Primitives,72,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[1].wrFif/Primitives,19,11,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[1].wrFif/genblk1.DPFF/Primitives,8,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[2].wrDMux/Primitives,12,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[2].wrFif/Primitives,16,11,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[2].wrFif/genblk1.DPFF/Primitives,8,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[3].wrDMux/Primitives,163,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[3].wrFif/Primitives,20,11,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[3].wrFif/genblk1.DPFF/Primitives,8,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[4].wrDMux/Primitives,163,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[4].wrFif/Primitives,19,11,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[4].wrFif/genblk1.DPFF/Primitives,8,10,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[5].wrDMux/Primitives,7,0,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[5].wrFif/Primitives,16,11,0,0,0,0,0,0,0,0,0,0,0
AXI4_Interconnect_0/AXI4_Interconnect_0/axicb/cb.wDCon/iWrConXB.iWrConFif[5].wrFif/genblk1.DPFF/Primitives,8,10,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_AhbToApbSM/Primitives,39,11,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_ApbAddrData/Primitives,29,120,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AHBtoAPB_0/AHBtoAPB_0/U_PenableScheduler/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_rdFIFORAM/Primitives,4,73,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_0/Primitives,0,4,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_1/Primitives,0,4,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_2/Primitives,0,4,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_3/Primitives,0,4,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_4/Primitives,0,4,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_wrFIFORAM/Primitives,0,25,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AHBMasterCtrl/Primitives,981,190,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXIOutReg/Primitives,0,5,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/Primitives,344,108,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/Primitives,6,0,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/U_WSTRBPopCntr/Primitives,30,0,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_AXISlaveCtrl/U_readByteCnt/Primitives,55,14,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/Primitives,94,48,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,7,1,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/slavestage_0/Primitives,34,1,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/Core_AHBL_0/Core_AHBL_0/matrix4x16/slavestage_0/slave_arbiter/Primitives,30,3,0,0,0,0,0,0,0,0,0,0,0
AXItoAPB_0/Core_APB_0/Core_APB_0/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk1.awrs/Primitives,13,20,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk2.arrs/Primitives,13,20,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk3.rrs/Primitives,12,18,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk4.wrs/Primitives,37,68,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/MstConvertor_loop[0].mstrconv/rgsl/genblk5.brs/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk1.awrs/Primitives,13,20,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk2.arrs/Primitives,13,20,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk3.rrs/Primitives,12,18,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk4.wrs/Primitives,37,68,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/rgsl/genblk5.brs/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/Primitives,72,30,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/Primitives,36,16,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/Primitives,35,16,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/Primitives,81,31,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/Primitives,36,16,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,4,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/Primitives,0,4,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/Primitives,35,16,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrLenFif/genblk1.DPRam/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/arst_aclk_sync/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_AXI4LiteSlaveCtrl/Primitives,101,45,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_AXI4MasterDMACtrl/Primitives,1207,625,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/Primitives,223,8,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_0/ram_dscConCacheNM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM_R0C0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_0/ram_dscConCacheNM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscConCacheNM_R0C1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_1/ram_dscCacheNM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C0/Primitives,0,2,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_1/ram_dscCacheNM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C1/Primitives,0,2,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_1/ram_dscCacheNM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C2/Primitives,0,2,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_1/ram_dscCacheNM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C3/Primitives,0,2,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_1/ram_dscCacheNM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C4/Primitives,0,2,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_1/ram_dscCacheNM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheNM_R0C5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_2/ram_dscCacheM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C0/Primitives,0,2,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_2/ram_dscCacheM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C1/Primitives,0,2,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_2/ram_dscCacheM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C2/Primitives,0,2,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_2/ram_dscCacheM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C3/Primitives,0,2,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_2/ram_dscCacheM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C4/Primitives,0,2,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_2/ram_dscCacheM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C5/Primitives,0,2,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_2/ram_dscCacheM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C6/Primitives,0,2,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/DSCRPTR_CACHE/UI_ram_wrapper_2/ram_dscCacheM/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_dscCacheM_R0C7/Primitives,0,2,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/FPA/Primitives,5,5,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/Primitives,34,6,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAArbiter_inst/genblk1.PRI_0/Primitives,16,4,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAStartCtrl_inst/DMAStartCtrlRRA/Primitives,21,9,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMAStartCtrl_inst/Primitives,8,4,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMATranCtrl/Primitives,28,29,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMATranCtrl/intErrorCtrl_inst/Primitives,351,75,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMATranCtrl/rdTranCtrl_inst/Primitives,69,102,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMATranCtrl/rdTranQueue_inst/Primitives,82,261,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMATranCtrl/transAck_inst/Primitives,208,95,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMATranCtrl/wrTranCtrl_inst/Primitives,63,54,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/DMATranCtrl/wrTranQueue_inst/Primitives,50,78,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/dscrptrSrcMux_inst/Primitives,103,19,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/dscrptrSrcMux_inst/dscrptrSrcMuxRRA/Primitives,13,7,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/extDscrptrFetchFSM_inst/Primitives,261,178,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_DMAController/intStatusMux_inst/Primitives,23,1,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_bufferDescriptors/BYTE_CNT_RAM/LI_ram_wrapper_bd/ram_bd/Primitives,0,0,36,36,0,0,0,1,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_bufferDescriptors/CONFIG_RAM/LI_ram_wrapper_bd/ram_bd/Primitives,0,0,36,36,0,0,0,1,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_bufferDescriptors/DEST_ADDR_RAM/LI_ram_wrapper_bd/ram_bd/Primitives,0,0,36,36,0,0,0,1,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_bufferDescriptors/NEXT_DSCRPTR_RAM/LI_ram_wrapper_bd/ram_bd/Primitives,0,0,36,36,0,0,0,1,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_bufferDescriptors/Primitives,320,265,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_bufferDescriptors/SRC_ADDR_RAM/LI_ram_wrapper_bd/ram_bd/Primitives,0,0,36,36,0,0,0,1,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_controlRegisters/Primitives,12,4,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_intController/Primitives,23,0,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_intController/genblk1.INT_0_FIFO/LI_ram_wrapper_fifo_0/ram_fifo_0/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0_R0C0/Primitives,0,1,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_intController/genblk1.INT_0_FIFO/LI_ram_wrapper_fifo_0/ram_fifo_0/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_0_R0C1/Primitives,0,1,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_intController/genblk1.INT_0_FIFO/Primitives,12,7,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_intController/genblk1.U_INT_0_QUEUE/Primitives,22,33,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_intController/genblk2.INT_1_FIFO/LI_ram_wrapper_fifo_1/ram_fifo_1/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1_R0C0/Primitives,0,1,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_intController/genblk2.INT_1_FIFO/LI_ram_wrapper_fifo_1/ram_fifo_1/CoreDMA_Controller_CoreDMA_Controller_0_SRAM_fifo_1_R0C1/Primitives,0,1,12,12,0,0,1,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_intController/genblk2.INT_1_FIFO/Primitives,12,7,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_intController/genblk2.U_INT_1_QUEUE/Primitives,21,33,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_memoryMapDMACache/Primitives,135,25,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_memoryMapDMACache/UI_ram_wrapper_cache0/ram_cache/Primitives,0,0,72,72,0,0,0,2,0,0,0,0,0
CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/U_memoryMapDMACache/UI_ram_wrapper_cache1/ram_cache/Primitives,0,0,72,72,0,0,0,2,0,0,0,0,0
CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_CLOCK_GEN/Primitives,37,19,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_RX/Primitives,28,29,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/UART_SD_0/CORE_UART_0/Core_UART_0/make_TX/Primitives,12,10,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/UART_SD_0/cmd_ctrlr_0/Primitives,213,189,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/Primitives,1253,413,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/axi4dma_init_0/Primitives,163,195,0,0,0,0,0,0,0,0,0,0,0
CoreDMA_IO_CTRL_0/axi_io_ctrl_0/Primitives,264,278,0,0,0,0,0,0,0,0,0,0,0
PCIe_EP_0/PCIe_TL_CLK_0/NGMUX_0/NGMUX_0/Primitives,0,0,0,0,0,0,0,0,1,0,0,0,0
PCIe_EP_0/PCIe_TL_CLK_0/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PCIe_EP_0/PCIex4_0/Primitives,0,0,0,0,0,0,0,0,0,0,0,2,1
PCIe_EP_0/PCIex4_0/pcie_apblink_master_inst/Primitives,67,79,0,0,0,0,0,0,0,0,0,0,0
PCIe_EP_0/sw_debounce_0/switch_debounce[0].deb/Primitives,15,16,0,0,0,0,0,0,0,0,0,0,0
PF_CCC_C0_0/PF_CCC_C0_0/Primitives,0,0,0,0,0,0,0,0,1,1,0,0,0
PF_DDR4_SS_0/CCC_0/Primitives,0,0,0,0,0,0,0,0,1,1,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_ACT_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_A_11_0/Primitives,0,0,0,0,12,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_A_13/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_BA/Primitives,0,0,0,0,2,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_BG/Primitives,0,0,0,0,2,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_CAS_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_CKE/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_CS_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_ODT/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_RAS_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_RESET_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/LANE_CTRL/Primitives,1,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/Primitives,3,133,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/Primitives,7,6,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_1/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_2/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_3/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_4/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_5/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/Primitives,75,83,0,0,0,0,0,0,1,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/APB_IOG_CTRL_SM/Primitives,21,17,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/IOG_IF/Primitives,29,29,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/Primitives,13,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/dq_align_dqs_optimization/Primitives,609,213,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[0].RDLVL_TRAIN/gate_training/Primitives,462,261,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/dq_align_dqs_optimization/Primitives,607,212,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/RDLVL/RDLVL_SMS/genblk1[1].RDLVL_TRAIN/gate_training/Primitives,459,261,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/TRN_COMPLETE/Primitives,16,9,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/VREF_TR/Primitives,6,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[0].uWrlvl/Primitives,59,52,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/WRLVL/wrlvl_instances[1].uWrlvl/Primitives,57,52,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[0].U_DELAY_CTRL/Primitives,14,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/LEVELLING/delay_ctrl_instances[1].U_DELAY_CTRL/Primitives,14,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/PHY_SIG_MOD/Primitives,640,274,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/Primitives,19,172,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/Primitives,1,6,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/Primitives,176,99,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly_indly_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/outdly_outdly_0_0/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].dqsw_trainer/Primitives,184,61,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw270_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[0].u_dqsw_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].dqsw_trainer/Primitives,188,61,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw270_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk2[1].u_dqsw_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/genblk3[0].bclk_trainer/Primitives,69,50,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/noise_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/u_cmd_flags/transition_detect/Primitives,1,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/ddr4_vref_trainer/Primitives,9,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/u_write_callibrator/Primitives,195,81,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/ddr_init_iterator/Primitives,40,29,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/u_register_bank/Primitives,0,389,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_WE_N/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DM/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQ/Primitives,0,0,0,0,8,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_0_IOD_DQS/Primitives,0,0,0,0,0,1,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DM/Primitives,0,0,0,0,1,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQ/Primitives,0,0,0,0,8,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/LANE_1_IOD_DQS/Primitives,0,0,0,0,0,1,0,0,0,0,0,0,0
PF_DDR4_SS_0/DDRPHY_BLK_0/Primitives,0,1,0,0,3,1,0,0,1,0,0,0,0
PF_DDR4_SS_0/DLL_0/Primitives,0,0,0,0,0,0,0,0,0,0,1,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/MSC_i_4/MSC_i_5/Primitives,0,1,0,0,0,0,0,0,1,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/MSC_i_3/Primitives,425,91,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_2/Primitives,5,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_310/MSC_i_311/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_136/MSC_i_137/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_138/MSC_i_139/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_140/Primitives,131,99,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_142/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_143/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_144/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_145/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_146/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_147/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_148/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_149/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_150/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_151/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_152/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_153/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_154/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_155/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_156/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_157/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_158/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_159/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_160/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_161/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_162/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_163/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_164/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_165/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_166/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_167/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_168/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_169/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_170/Primitives,10,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_171/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_172/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_173/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_174/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_175/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_176/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_177/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_178/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_179/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_180/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_181/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_182/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_183/Primitives,10,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_184/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_185/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_186/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_187/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_188/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_189/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_190/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_191/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_192/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_193/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_194/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_195/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_196/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_197/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_198/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_199/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_200/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_201/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_202/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_203/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_204/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_205/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_206/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_207/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_208/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_209/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_210/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_211/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_212/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_213/Primitives,19,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_214/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/MSC_i_215/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_141/Primitives,0,88,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_216/Primitives,4,61,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_217/Primitives,2,9,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_218/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_220/MSC_i_221/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_223/Primitives,0,72,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_224/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_225/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_226/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_227/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_228/Primitives,155,76,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_229/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_230/MSC_i_231/Primitives,24,8,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_230/MSC_i_232/Primitives,18,8,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_230/MSC_i_233/Primitives,18,8,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_230/MSC_i_234/Primitives,18,8,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_230/MSC_i_235/Primitives,174,8,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_230/MSC_i_236/Primitives,121,16,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_230/Primitives,149,81,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_237/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_238/Primitives,1,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_239/Primitives,4,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_240/Primitives,1,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_241/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_242/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_243/Primitives,0,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_244/Primitives,23,17,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_245/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_246/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_247/Primitives,8,80,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_248/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_249/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_250/Primitives,140,58,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_251/Primitives,149,58,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_252/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_253/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_254/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_255/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_256/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_257/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_258/Primitives,0,3,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_259/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_260/Primitives,1,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_261/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_262/Primitives,10,80,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_263/Primitives,150,76,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_264/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_265/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_266/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_267/Primitives,1,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_268/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_269/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_270/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_271/Primitives,134,76,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_272/Primitives,137,76,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_273/Primitives,0,15,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_274/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_275/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_276/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_277/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_278/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_279/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_280/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_281/Primitives,289,60,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_282/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/MSC_i_283/Primitives,2,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_222/Primitives,185,188,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/MSC_i_284/MSC_i_285/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_219/Primitives,350,108,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_286/Primitives,165,141,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_287/MSC_i_288/MSC_i_289/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_287/MSC_i_288/MSC_i_290/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_287/MSC_i_288/Primitives,4,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_287/MSC_i_291/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_287/MSC_i_292/MSC_i_293/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_287/MSC_i_292/Primitives,3,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_287/Primitives,32,25,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_294/IgrEg2DIvBJD2E8phyzEl7etfca8cfvsFwjb2dwq/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_294/MSC_i_295/Primitives,0,7,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_294/MSC_i_296/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_294/MSC_i_297/Primitives,207,77,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_294/MSC_i_298/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_294/Primitives,907,599,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_299/Primitives,0,1,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_301/MSC_i_302/IcgKqdfcvp4tFEcAzeqwDdu3tGe0kDKn7qbLqcKE3Fys6sg4xghAorsnjl4gsm2rJq3FisaLKL46Ispw386gGqzi1BJo4BpJvEthhiEqnlxba/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_301/MSC_i_302/IcgKqdfcvp4tFEcAzeqwDdu3tGe0kDKn7qbLqcKE3Fys6sg4xghAorsnjl4gsm2rJq3FisaLKL46Ispw386gGqzi1BJo4BpJvEthhiEqnlxbb/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_301/MSC_i_302/Primitives,47,19,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_301/Primitives,37,11,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_303/Primitives,104,200,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_304/MSC_i_305/MSC_i_306/MSC_i_307/Primitives,134,200,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_304/MSC_i_305/MSC_i_306/Primitives,28,24,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_304/MSC_i_305/MSC_i_308/IhL8LyjC7v4iyovl6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_304/MSC_i_305/MSC_i_308/IhL8LyjC7v4iyovl7/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_304/MSC_i_305/MSC_i_308/IhL8LyjC7v4iyovl8/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_304/MSC_i_305/MSC_i_308/IhL8LyjC7v4iyovl9/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_304/MSC_i_305/MSC_i_308/IhL8LyjC7v4iyovlA/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_304/MSC_i_305/MSC_i_308/IhL8LyjC7v4iyovlB/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/MSC_i_304/Primitives,49,12,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_300/Primitives,88,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_309/Primitives,0,152,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_104/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_106/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_107/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_108/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_109/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_110/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_111/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_112/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_113/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_114/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/MSC_i_105/MSC_i_115/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_103/Primitives,9,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_116/Primitives,305,445,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_118/Primitives,8,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_120/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_121/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_122/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_123/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_124/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_125/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_126/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_127/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_128/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/MSC_i_119/MSC_i_129/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/MSC_i_117/Primitives,9,10,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_102/Primitives,61,23,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_101/MSC_i_130/Primitives,0,0,144,144,0,0,0,4,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_14/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_16/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_17/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_18/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_19/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_20/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_21/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_22/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_23/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_24/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_25/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/MSC_i_15/MSC_i_26/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_13/Primitives,10,11,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_27/Primitives,288,397,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_29/Primitives,10,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_31/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_32/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_33/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_34/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_35/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_36/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_37/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_38/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_39/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_40/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/MSC_i_30/MSC_i_41/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/MSC_i_28/Primitives,10,11,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_12/Primitives,48,24,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_11/MSC_i_42/Primitives,0,0,252,252,0,0,0,7,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_131/Primitives,69,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/MSC_i_134/Primitives,157,230,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_133/Primitives,47,37,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_132/MSC_i_135/Primitives,0,0,72,72,0,0,0,2,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_46/Primitives,3,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_48/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_49/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_50/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_51/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_52/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_53/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_54/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_55/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_56/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_57/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/MSC_i_47/MSC_i_58/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_45/Primitives,10,11,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_59/Primitives,105,143,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_61/Primitives,10,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_63/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_64/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_65/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_66/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_67/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_68/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_69/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_70/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_71/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_72/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/MSC_i_62/MSC_i_73/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/MSC_i_60/Primitives,10,11,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_44/Primitives,61,24,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_43/MSC_i_74/Primitives,0,0,108,108,0,0,0,3,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/MSC_i_77/Primitives,149,209,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_76/Primitives,50,41,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_75/MSC_i_78/Primitives,0,0,72,72,0,0,0,2,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovl6/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovl7/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovl8/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovl9/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovlA/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovlB/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovlC/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_100/IhL8LyjC7v4iyovlD/Primitives,0,0,12,12,0,0,1,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_82/Primitives,2,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_83/MSC_i_84/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_83/MSC_i_85/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_83/MSC_i_86/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_83/MSC_i_87/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/MSC_i_83/MSC_i_88/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_81/Primitives,4,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_89/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_90/Primitives,205,293,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_91/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_93/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_94/MSC_i_95/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_94/MSC_i_96/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_94/MSC_i_97/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_94/MSC_i_98/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/MSC_i_94/MSC_i_99/Primitives,0,2,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/MSC_i_92/Primitives,4,5,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_79/MSC_i_80/Primitives,42,14,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/MSC_i_10/Primitives,2,7,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/MSC_i_8/MSC_i_9/Primitives,31,13,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_7/Primitives,625,1468,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/Primitives,160,402,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/MSC_i_1/Primitives,0,129,0,0,0,0,0,0,0,0,0,0,0
PF_DDR4_SS_0/MSC_i_0/Primitives,1,0,0,0,0,0,0,0,0,0,0,0,0
PF_RESET_0/PF_RESET_0/Primitives,2,17,0,0,0,0,0,0,1,0,0,0,0
Primitives/Primitives,2,1,0,0,4,0,0,0,1,0,0,0,0
SRAM_AXI_0/COREAXI4SRAM_0/U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_SLVIF/Primitives,0,8,0,0,0,0,0,0,0,0,0,0,0
SRAM_AXI_0/COREAXI4SRAM_0/genblk1.U_SRAM_AXI_COREAXI4SRAM_0_CoreAXI4SRAM_MAINCTRL/Primitives,288,209,0,0,0,0,0,0,0,0,0,0,0
SRAM_AXI_0/PF_TPSRAM_AHB_AXI_0/Primitives,2,0,72,72,0,0,0,2,0,0,0,0,0
