diff -ruN A/boards/som1-soc/def_config B/boards/som1-soc/def_config
--- A/boards/som1-soc/def_config	1969-12-31 16:00:00.000000000 -0800
+++ B/boards/som1-soc/def_config	2023-12-13 01:55:54.632290589 -0800
@@ -0,0 +1,229 @@
+
+#
+# Board/Design Configuration Options
+#
+
+#
+# Custom Board Design Configuration Options
+#
+CONFIG_SOC_FPGA_DESIGN_XML="boards/som1-soc/soc_fpga_design/xml/som1-soc.xml"
+# end of Custom Board Design Configuration Options
+# end of Board/Design Configuration Options
+
+#
+# Services
+#
+CONFIG_SERVICE_BEU=y
+CONFIG_SERVICE_BOOT=y
+
+#
+# Boot Service
+#
+# CONFIG_SERVICE_BOOT_USE_PAYLOAD is not set
+# CONFIG_SERVICE_BOOT_CUSTOM_FLOW is not set
+CONFIG_SERVICE_BOOT_DDR_TARGET_ADDR=0x103FC00000
+# CONFIG_SERVICE_BOOT_MMC_USE_GPT is not set
+# end of Boot Service
+
+CONFIG_SERVICE_DDR=y
+CONFIG_SERVICE_GOTO=y
+# CONFIG_SERVICE_HEALTHMON is not set
+CONFIG_SERVICE_IPI_POLL=y
+CONFIG_SERVICE_MMC=y
+
+#
+# MMC
+#
+
+#
+# MMC Mode
+#
+CONFIG_SERVICE_MMC_MODE_EMMC=y
+# CONFIG_SERVICE_MMC_MODE_SDCARD is not set
+# end of MMC Mode
+
+#
+# MMC Voltage
+#
+# CONFIG_SERVICE_MMC_BUS_VOLTAGE_1V8 is not set
+CONFIG_SERVICE_MMC_BUS_VOLTAGE_3V3=y
+# end of MMC Voltage
+
+#
+# SDIO Control
+#
+# CONFIG_SERVICE_MMC_FABRIC_SD_EMMC_DEMUX_SELECT_PRESENT is not set
+# end of SDIO Control
+
+CONFIG_SERVICE_MMC_SPIN_TIMEOUT=y
+# CONFIG_SERVICE_MMC_SPIN_TIMEOUT_ASSERT is not set
+CONFIG_SERVICE_MMC_SPIN_TIMEOUT_MAX_SPINS=1000000
+# end of MMC
+
+CONFIG_SERVICE_OPENSBI=y
+
+#
+# SBI Extension Support
+#
+CONFIG_SBI_ECALL_TIME=y
+CONFIG_SBI_ECALL_RFENCE=y
+CONFIG_SBI_ECALL_IPI=y
+CONFIG_SBI_ECALL_HSM=y
+CONFIG_SBI_ECALL_SRST=y
+CONFIG_SBI_ECALL_PMU=y
+CONFIG_SBI_ECALL_LEGACY=y
+CONFIG_SBI_ECALL_VENDOR=y
+# end of SBI Extension Support
+
+CONFIG_FDT_IPI=y
+CONFIG_FDT_IPI_MSWI=y
+CONFIG_FDT_IPI_PLICSW=y
+CONFIG_FDT_IRQCHIP=y
+CONFIG_FDT_IRQCHIP_PLIC=y
+CONFIG_FDT_RESET=y
+CONFIG_FDT_SERIAL=y
+CONFIG_FDT_SERIAL_UART8250=y
+CONFIG_FDT_TIMER=y
+CONFIG_FDT_TIMER_MTIMER=y
+# CONFIG_SERVICE_POWERMODE is not set
+# CONFIG_SERVICE_QSPI is not set
+CONFIG_SERVICE_REBOOT=y
+# CONFIG_SERVICE_SCRUB is not set
+CONFIG_SERVICE_SGDMA=y
+# CONFIG_SERVICE_SPI is not set
+CONFIG_SERVICE_TINYCLI=y
+
+#
+# Tiny Command Line Interface
+#
+CONFIG_SERVICE_TINYCLI_TIMEOUT=2
+# CONFIG_SERVICE_TINYCLI_REGISTER is not set
+# CONFIG_SERVICE_TINYCLI_ENABLE_PREBOOT_TIMEOUT is not set
+# end of Tiny Command Line Interface
+
+# CONFIG_SERVICE_UART is not set
+CONFIG_SERVICE_USBDMSC=y
+
+#
+# USB Device Mass Storage Class
+#
+CONFIG_SERVICE_USBDMSC_REGISTER=y
+# CONFIG_SERVICE_USBDMSC_ENABLE_MAX_SESSION_TIMEOUT is not set
+# end of USB Device Mass Storage Class
+
+CONFIG_SERVICE_WDOG=y
+
+#
+# Watchdog Service
+#
+# CONFIG_SERVICE_WDOG_DEBUG is not set
+CONFIG_SERVICE_WDOG_DEBUG_TIMEOUT_SEC=240
+CONFIG_SERVICE_WDOG_ENABLE_E51=y
+# end of Watchdog Service
+
+CONFIG_SERVICE_YMODEM=y
+# end of Services
+
+#
+# General Configuration Options
+#
+
+#
+# Miscellaneous
+#
+# CONFIG_USE_PCIE is not set
+# CONFIG_UART_SURRENDER is not set
+CONFIG_OPENSBI=y
+# CONFIG_USE_IHC is not set
+
+#
+# Serial Port
+#
+CONFIG_UART_POST_BOOT=0
+# end of Serial Port
+
+#
+# Tamper
+#
+# CONFIG_USE_TAMPER is not set
+# end of Tamper
+
+CONFIG_ALLOW_COLDREBOOT=y
+
+#
+# Cold Reboot
+#
+CONFIG_ALLOW_COLDREBOOT_ALWAYS=y
+# CONFIG_COLDREBOOT_TRY_AUTO_UPDATE is not set
+# CONFIG_ALLOW_COLDREBOOT_ON_OPENSBI_FAULT is not set
+# end of Cold Reboot
+# end of Miscellaneous
+
+#
+# OpenSBI
+#
+# CONFIG_PROVIDE_DTB is not set
+# end of OpenSBI
+
+#
+# Memory Options
+#
+# CONFIG_SKIP_DDR is not set
+ #CONFIG_MEMTEST is not set
+# CONFIG_USE_PDMA is not set
+# CONFIG_INITIALIZE_MEMORIES is not set
+# end of Memory Options
+# end of General Configuration Options
+
+#
+# Build Options
+#
+# CONFIG_COLOR_OUTPUT is not set
+# CONFIG_USE_LOGO is not set
+
+#
+# Logo
+#
+# end of Logo
+
+# CONFIG_CC_STACKPROTECTOR_STRONG is not set
+# CONFIG_CC_DUMP_STACKSIZE is not set
+# CONFIG_LD_RELAX is not set
+# CONFIG_CC_USE_MAKEDEP is not set
+# CONFIG_CC_USE_GNU_BUILD_ID is not set
+CONFIG_CC_HAS_INTTYPES=y
+CONFIG_DISPLAY_TOOL_VERSIONS=y
+# CONFIG_LOG_FUNCTION_NAMES is not set
+# end of Build Options
+
+#
+# Compression
+#
+CONFIG_COMPRESSION=y
+CONFIG_COMPRESSION_MINIZ=y
+# end of Compression
+
+#
+# Crypto
+#
+# CONFIG_CRYPTO_SIGNING is not set
+# end of Crypto
+
+#
+# Debug Options
+#
+# CONFIG_DEBUG_LOG_STATE_TRANSITIONS is not set
+# CONFIG_DEBUG_LOOP_TIMES is not set
+# CONFIG_DEBUG_IPI_STATS is not set
+# CONFIG_DEBUG_CHUNK_DOWNLOADS is not set
+# CONFIG_DEBUG_MSCGEN_IPI is not set
+# CONFIG_DEBUG_PERF_CTRS is not set
+# CONFIG_DEBUG_RESET_REASON is not set
+# end of Debug Options
+
+#
+# SSMB Options
+#
+CONFIG_IPI_MAX_NUM_QUEUE_MESSAGES=8
+# CONFIG_IPI_FIXED_BASE is not set
+# end of SSMB Options
diff -ruN A/boards/som1-soc/drivers_config/fpga_ip/miv_ihc/miv_ihc_add_mapping.h B/boards/som1-soc/drivers_config/fpga_ip/miv_ihc/miv_ihc_add_mapping.h
--- A/boards/som1-soc/drivers_config/fpga_ip/miv_ihc/miv_ihc_add_mapping.h	1969-12-31 16:00:00.000000000 -0800
+++ B/boards/som1-soc/drivers_config/fpga_ip/miv_ihc/miv_ihc_add_mapping.h	2023-12-13 01:55:54.632290589 -0800
@@ -0,0 +1,174 @@
+/*******************************************************************************
+ * Copyright 2021 Microchip FPGA Embedded Systems Solutions.
+ *
+ * SPDX-License-Identifier: MIT
+ *
+ * MPFS HAL Embedded Software
+ *
+ */
+
+ /*========================================================================*//**
+  @mainpage Configuration for the MiV-IHC driver
+
+    @section intro_sec Introduction
+    Used to configure the driver with base addresses from your Libero Projext.
+    These addresses will not change unless you change the Libero design
+    IHC subsytem design.
+    This file is used for reference only.
+    When usiing in a project copy to
+    src/boards/your-board/platform-config/drivers_config/fpga-ip/miv_ihc
+    and rename dropping the _reference.
+    @section
+
+*//*==========================================================================*/
+
+
+#ifndef MIV_IHC_ADD_MAPPING_H_
+#define MIV_IHC_ADD_MAPPING_H_
+
+#ifndef COMMON_AHB_BASE_ADD
+#define COMMON_AHB_BASE_ADD     0x50000000UL
+#endif
+#ifndef IHC_HO_BASE_OFFSET
+#define IHC_HO_BASE_OFFSET      0x00000000UL
+#endif
+#ifndef IHC_H1_BASE_OFFSET
+#define IHC_H1_BASE_OFFSET      0x00000500UL
+#endif
+#ifndef IHC_H2_BASE_OFFSET
+#define IHC_H2_BASE_OFFSET      0x00000A00UL
+#endif
+#ifndef IHC_H3_BASE_OFFSET
+#define IHC_H3_BASE_OFFSET      0x00000F00UL
+#endif
+#ifndef IHC_H4_BASE_OFFSET
+#define IHC_H4_BASE_OFFSET      0x00001400UL
+#endif
+
+/************** My Hart 0 ************/
+
+#ifndef IHC_LOCAL_H0_REMOTE_H1
+#define IHC_LOCAL_H0_REMOTE_H1      0x50000000
+#endif
+
+#ifndef IHC_LOCAL_H0_REMOTE_H2
+#define IHC_LOCAL_H0_REMOTE_H2      0x50000100
+#endif
+
+#ifndef IHC_LOCAL_H0_REMOTE_H3
+#define IHC_LOCAL_H0_REMOTE_H3      0x50000200
+#endif
+
+#ifndef IHC_LOCAL_H0_REMOTE_H4
+#define IHC_LOCAL_H0_REMOTE_H4      0x50000300
+#endif
+
+#ifndef IHCIA_LOCAL_H0
+#define IHCIA_LOCAL_H0               0x50000400
+#endif
+
+/************** My Hart 1 ************/
+
+#ifndef IHC_LOCAL_H1_REMOTE_H0
+#define IHC_LOCAL_H1_REMOTE_H0      0x50000500
+#endif
+
+#ifndef IHC_LOCAL_H1_REMOTE_H2
+#define IHC_LOCAL_H1_REMOTE_H2      0x50000600
+#endif
+
+#ifndef IHC_LOCAL_H1_REMOTE_H3
+#define IHC_LOCAL_H1_REMOTE_H3      0x50000700
+#endif
+
+#ifndef IHC_LOCAL_H1_REMOTE_H4
+#define IHC_LOCAL_H1_REMOTE_H4      0x50000800
+#endif
+
+#ifndef IHCIA_LOCAL_H1
+#define IHCIA_LOCAL_H1               0x50000900
+#endif
+
+/************** My Hart 2 ************/
+
+#ifndef IHC_LOCAL_H2_REMOTE_H0
+#define IHC_LOCAL_H2_REMOTE_H0      0x50000A00
+#endif
+
+#ifndef IHC_LOCAL_H2_REMOTE_H1
+#define IHC_LOCAL_H2_REMOTE_H1      0x50000B00
+#endif
+
+#ifndef IHC_LOCAL_H2_REMOTE_H3
+#define IHC_LOCAL_H2_REMOTE_H3      0x50000C00
+#endif
+
+#ifndef IHC_LOCAL_H2_REMOTE_H4
+#define IHC_LOCAL_H2_REMOTE_H4      0x50000D00
+#endif
+
+#ifndef IHCIA_LOCAL_H2
+#define IHCIA_LOCAL_H2               0x50000E00
+#endif
+
+/************** My Hart 3 ************/
+
+#ifndef IHC_LOCAL_H3_REMOTE_H0
+#define IHC_LOCAL_H3_REMOTE_H0      0x50000F00
+#endif
+
+#ifndef IHC_LOCAL_H3_REMOTE_H1
+#define IHC_LOCAL_H3_REMOTE_H1      0x50001000
+#endif
+
+#ifndef IHC_LOCAL_H3_REMOTE_H2
+#define IHC_LOCAL_H3_REMOTE_H2      0x50001100
+#endif
+
+#ifndef IHC_LOCAL_H3_REMOTE_H4
+#define IHC_LOCAL_H3_REMOTE_H4      0x50001200
+#endif
+
+#ifndef IHCIA_LOCAL_H3
+#define IHCIA_LOCAL_H3               0x50001300
+#endif
+
+/************** My Hart 4 ************/
+
+#ifndef IHC_LOCAL_H4_REMOTE_H0
+#define IHC_LOCAL_H4_REMOTE_H0      0x50001400
+#endif
+
+#ifndef IHC_LOCAL_H4_REMOTE_H1
+#define IHC_LOCAL_H4_REMOTE_H1      0x50001500
+#endif
+
+#ifndef IHC_LOCAL_H4_REMOTE_H2
+#define IHC_LOCAL_H4_REMOTE_H2      0x50001600
+#endif
+
+#ifndef IHC_LOCAL_H4_REMOTE_H3
+#define IHC_LOCAL_H4_REMOTE_H3      0x50001700
+#endif
+
+#ifndef IHCIA_LOCAL_H4
+#define IHCIA_LOCAL_H4               0x50001800
+#endif
+
+/*------------------------------------------------------------------------------
+ * choose the interrupt mapping used in our system
+ * Please see miv_ihc_regs.h for the defaults
+ */
+#define IHCIA_hart0_IRQHandler fabric_f2h_63_plic_IRQHandler
+#define IHCIA_hart1_IRQHandler fabric_f2h_62_plic_IRQHandler
+#define IHCIA_hart2_IRQHandler fabric_f2h_61_plic_IRQHandler
+#define IHCIA_hart3_IRQHandler fabric_f2h_60_plic_IRQHandler
+#define IHCIA_hart4_IRQHandler fabric_f2h_59_plic_IRQHandler
+
+#define IHCIA_hart0_INT  FABRIC_F2H_63_PLIC
+#define IHCIA_hart1_INT  FABRIC_F2H_62_PLIC
+#define IHCIA_hart2_INT  FABRIC_F2H_61_PLIC
+#define IHCIA_hart3_INT  FABRIC_F2H_60_PLIC
+#define IHCIA_hart4_INT  FABRIC_F2H_59_PLIC
+
+#endif /* MIV_IHC_ADD_MAPPING_H_ */
diff -ruN A/boards/som1-soc/drivers_config/fpga_ip/miv_ihc/miv_ihc_config.h B/boards/som1-soc/drivers_config/fpga_ip/miv_ihc/miv_ihc_config.h
--- A/boards/som1-soc/drivers_config/fpga_ip/miv_ihc/miv_ihc_config.h	1969-12-31 16:00:00.000000000 -0800
+++ B/boards/som1-soc/drivers_config/fpga_ip/miv_ihc/miv_ihc_config.h	2023-12-13 01:55:54.632290589 -0800
@@ -0,0 +1,59 @@
+/*******************************************************************************
+ * Copyright 2019-2021 Microchip FPGA Embedded Systems Solutions.
+ *
+ * SPDX-License-Identifier: MIT
+ *
+ * MPFS HAL Embedded Software
+ *
+ */
+
+ /*========================================================================*//**
+  @mainpage Configuration for the MiV-IhC driver
+
+    @section intro_sec Introduction
+    Used to configure the driver
+
+    @section
+
+*//*==========================================================================*/
+
+
+#ifndef MIV_IHC_CONFIG_H_
+#define MIV_IHC_CONFIG_H_
+
+#include "miv_ihc_add_mapping.h"
+
+/*------------------------------------------------------------------------------
+ * define the monitor hart (HSS hart) used in our system
+ */
+#define HSS_HART_MASK               HART0_MASK
+#define HSS_HART_ID                 HART0_ID
+
+/*------------------------------------------------------------------------------
+ * HSS_REMOTE_HARTS_MASK
+ * This is used to define the harts the HSS is communicating with
+ */
+#define HSS_REMOTE_HARTS_MASK 		(HART1_MASK | HART2_MASK |HART3_MASK | HART4_MASK)
+
+/*------------------------------------------------------------------------------
+ * Define which harts are connected via comms channels to a particular hart
+ * user defined
+ */
+#define IHCIA_H0_REMOTE_HARTS	(HSS_REMOTE_HARTS_MASK) /* connected to all harts */
+#define IHCIA_H1_REMOTE_HARTS	(HSS_HART_MASK | HART4_MASK) /* HSS and Context B connected */
+#define IHCIA_H2_REMOTE_HARTS	(HSS_HART_MASK)
+#define IHCIA_H3_REMOTE_HARTS	(HSS_HART_MASK)
+#define IHCIA_H4_REMOTE_HARTS	(HSS_HART_MASK | HART1_MASK) /* HSS and Context A connected */
+
+/*------------------------------------------------------------------------------
+ * interrupts enabled in this system design for a particular hart
+ * User defined
+ */
+#define IHCIA_H0_REMOTE_HARTS_INTS    HSS_HART_DEFAULT_INT_EN  /* connected to all harts */
+#define IHCIA_H1_REMOTE_HARTS_INTS    (HSS_HART_MP_INT_EN | HSS_HART_ACK_INT_EN | HART4_MP_INT_EN | HART4_ACK_INT_EN) /* HSS and Context B connected */
+#define IHCIA_H2_REMOTE_HARTS_INTS    (HSS_HART_MP_INT_EN | HSS_HART_ACK_INT_EN)
+#define IHCIA_H3_REMOTE_HARTS_INTS    (HSS_HART_MP_INT_EN | HSS_HART_ACK_INT_EN)
+#define IHCIA_H4_REMOTE_HARTS_INTS    (HSS_HART_MP_INT_EN | HSS_HART_ACK_INT_EN | HART1_MP_INT_EN | HART1_ACK_INT_EN) /* HSS and Context A connected */
+
+#endif /* MIV_IHC_CONFIG_H_ */
+
diff -ruN A/boards/som1-soc/hss_board_init.c B/boards/som1-soc/hss_board_init.c
--- A/boards/som1-soc/hss_board_init.c	1969-12-31 16:00:00.000000000 -0800
+++ B/boards/som1-soc/hss_board_init.c	2023-12-13 01:55:54.632290589 -0800
@@ -0,0 +1,154 @@
+/*******************************************************************************
+ * Copyright 2017-2022 Microchip FPGA Embedded Systems Solutions.
+ *
+ * SPDX-License-Identifier: MIT
+ *
+ * MPFS HSS Embedded Software
+ *
+ */
+
+/**
+ * \file HSS Board Initalization
+ * \brief Board Initialization
+ */
+
+#include "config.h"
+#include "hss_types.h"
+#include <assert.h>
+
+#include "hss_debug.h"
+
+#include "hss_init.h"
+#include "hss_state_machine.h"
+#include "ssmb_ipi.h"
+#include "hss_registry.h"
+
+#ifndef __IO
+#  define __IO volatile
+#endif
+#include "mss_io_config.h"
+#include "io/hw_mssio_mux.h"
+
+/******************************************************************************************************/
+/*!
+ * \brief Board Init Function Registration Table
+ *
+ * The following structure is used to connect in new board init functions.
+ */
+
+#include "hss_init.h"
+#include "hss_boot_pmp.h"
+#include "hss_sys_setup.h"
+#include "hss_board_init.h"
+
+const struct InitFunction /*@null@*/ boardInitFunctions[] = {
+    // Name                     FunctionPointer         Halt   Restart
+    { "HSS_ZeroTIMs",           HSS_ZeroTIMs,           false, false },
+    { "HSS_Setup_PLIC",         HSS_Setup_PLIC,         false, false },
+    { "HSS_Setup_BusErrorUnit", HSS_Setup_BusErrorUnit, false, false },
+    { "HSS_Setup_MPU",          HSS_Setup_MPU,          false, false },
+    { "HSS_DDRInit",            HSS_DDRInit,            false, false },
+    { "HSS_ZeroDDR",            HSS_ZeroDDR,            false, false },
+#ifdef CONFIG_USE_PCIE
+    { "HSS_PCIeInit",           HSS_PCIeInit,           false, false },
+#endif
+#ifdef CONFIG_USE_TAMPER
+    { "HSS_TamperInit",       HSS_TamperInit,       false, false },
+#endif
+    //{ "HSS_USBInit",            HSS_USBInit,            false, false }, // if using 64-bit upper memory only, uncomment this
+};
+
+/******************************************************************************************************/
+
+/**
+ * \brief Board Initialization Function
+ *
+ * All other initialization routines to be chained off this...
+ */
+
+/****************************************************************************/
+
+
+#include "mss_sysreg.h"
+bool HSS_BoardInit(void)
+{
+    RunInitFunctions(ARRAY_SIZE(boardInitFunctions), boardInitFunctions);
+
+    return true;
+}
+
+bool HSS_BoardLateInit(void)
+{
+    return true;
+}
+
+
+/**
+ * Is there a mux present, define is true by default
+ * @return true/false
+ */
+__attribute__((weak)) uint8_t fabric_sd_emmc_demux_present(void)
+{
+    return (uint8_t) false; // In the PolalBerry board SD/eMMC demuxer is alwqays disabled due to HW architecture
+//FABRIC_SD_EMMC_DEMUX_SELECT_PRESENT;
+}
+
+/*
+ * this function is used to switch external demux, and is board dependent
+ * For the MPFS-Video kit, we are changing I/O pullup and pull down states
+ * The setup for this is being automated in a future MSS Configurator release
+ * */
+uint8_t switch_demux_using_fabric_ip(MSS_IO_OPTIONS option)
+{
+    uint8_t result = false;
+
+    if (!fabric_sd_emmc_demux_present())
+    {
+	mHSS_PUTS("SD/eMMC internal demuxer is disabled!\n");
+	result = true;
+	return result;
+    }
+
+    switch(option)
+    {
+        case SD_MSSIO_CONFIGURATION:
+	    mHSS_PUTS("SD_MSSIO_CONFIGURATION\n");
+/*
+            SYSREG->IOMUX5_CR = LIBERO_SETTING_IOMUX5_CR;
+            SYSREG->IOMUX5_CR &= ~((0xF << 0) | (0xF << 16) | (0xF << 28));
+            SYSREG->IOMUX5_CR |= ((0xE << 0) | (0xE << 16) | (0xD << 28));
+
+            //making usb pin pull down
+            SYSREG->IOMUX4_CR = LIBERO_SETTING_IOMUX4_CR;
+            SYSREG->IOMUX4_CR &= ~(0xF << 16);
+            SYSREG->IOMUX4_CR |= (0xD << 16);
+*/
+        break;
+
+        case EMMC_MSSIO_CONFIGURATION:
+	    mHSS_PUTS("EMMC_MSSIO_CONFIGURATION\n");
+
+/*            SYSREG->IOMUX5_CR = LIBERO_SETTING_IOMUX5_CR;
+            //masking pads need to make 30, 34, 37 and force pull down (0xD)
+            SYSREG->IOMUX5_CR &= ~((0xF << 0) | (0xF << 16) | (0xF << 28));
+            SYSREG->IOMUX5_CR |= ((0xD << 0) | (0xD << 16) | (0xD << 28));
+
+            //making usb pin pull down
+            SYSREG->IOMUX4_CR = LIBERO_SETTING_IOMUX4_CR;
+            SYSREG->IOMUX4_CR &= ~(0xF << 16);
+            SYSREG->IOMUX4_CR |= (0xD << 16);
+*/
+        break;
+
+        case NO_SUPPORT_MSSIO_CONFIGURATION:
+	    mHSS_PUTS("NO_SUPPORT_MSSIO_CONFIGURATION\n");
+        break;
+
+        case NOT_SETUP_MSSIO_CONFIGURATION:
+	    mHSS_PUTS("NOT_SUPPORT_MSSIO_CONFIGURATION\n");
+        break;
+    }
+    result = true;
+
+    return result;
+}
\ No newline at end of file
diff -ruN A/boards/som1-soc/hss-l2scratch.ld B/boards/som1-soc/hss-l2scratch.ld
--- A/boards/som1-soc/hss-l2scratch.ld	1969-12-31 16:00:00.000000000 -0800
+++ B/boards/som1-soc/hss-l2scratch.ld	2023-12-13 01:55:56.072295528 -0800
@@ -0,0 +1,162 @@
+OUTPUT_ARCH( "riscv" )
+ENTRY(_start)
+MEMORY
+{
+    envm (rx) : ORIGIN = 0x20220100, LENGTH = (128k-256)
+    dtim (rwx) : ORIGIN = 0x01000000, LENGTH = 7k
+    switch_code (rx) : ORIGIN = 0x01001c00, LENGTH = 1k
+    e51_itim (rwx) : ORIGIN = 0x01800000, LENGTH = 28k
+    u54_1_itim (rwx) : ORIGIN = 0x01808000, LENGTH = 28k
+    u54_2_itim (rwx) : ORIGIN = 0x01810000, LENGTH = 28k
+    u54_3_itim (rwx) : ORIGIN = 0x01818000, LENGTH = 28k
+    u54_4_itim (rwx) : ORIGIN = 0x01820000, LENGTH = 28k
+    l2lim (rwx) : ORIGIN = 0x08000000, LENGTH = 512k
+    l2zerodevice (rwx) : ORIGIN = 0x0A000000, LENGTH = 512k
+    ddr (rwx) : ORIGIN = 0x80000000, LENGTH = 32m
+    ddrhi (rwx) : ORIGIN = 0x1000000000, LENGTH = 1888m
+    ncddrhi (rwx) : ORIGIN = 0x1400000000, LENGTH = 2048m
+}
+PROVIDE(HEAP_SIZE = 0k);
+PROVIDE(STACK_SIZE_PER_HART = 16k);
+SECTIONS
+{
+    PROVIDE(__envm_start = ORIGIN(envm));
+    PROVIDE(__envm_end = ORIGIN(envm) + LENGTH(envm));
+    PROVIDE(__l2lim_start = ORIGIN(l2lim));
+    PROVIDE(__l2lim_end = ORIGIN(l2lim) + LENGTH(l2lim));
+    PROVIDE(__l2_start = ORIGIN(l2zerodevice));
+    PROVIDE(__l2_end = ORIGIN(l2zerodevice) + LENGTH(l2zerodevice));
+    PROVIDE(__ddr_start = ORIGIN(ddr));
+    PROVIDE(__ddr_end = ORIGIN(ddr) + LENGTH(ddr));
+    PROVIDE(__ddrhi_start = ORIGIN(ddrhi));
+    PROVIDE(__ddrhi_end = ORIGIN(ddrhi) + LENGTH(ddrhi));
+    PROVIDE(__ddrhi_max_end = ORIGIN(ddrhi) + LENGTH(ncddrhi));
+    PROVIDE(__ncddrhi_start = ORIGIN(ncddrhi));
+    PROVIDE(__ncddrhi_end = ORIGIN(ncddrhi) + LENGTH(ncddrhi));
+    PROVIDE(__dtim_start = ORIGIN(dtim));
+    PROVIDE(__dtim_end = ORIGIN(dtim) + LENGTH(dtim));
+    PROVIDE(__e51itim_start = ORIGIN(e51_itim));
+    PROVIDE(__e51itim_end = ORIGIN(e51_itim) + LENGTH(e51_itim));
+    PROVIDE(__u54_1_itim_start = ORIGIN(u54_1_itim));
+    PROVIDE(__u54_1_itim_end = ORIGIN(u54_1_itim) + LENGTH(u54_1_itim));
+    PROVIDE(__u54_2_itim_start = ORIGIN(u54_2_itim));
+    PROVIDE(__u54_2_itim_end = ORIGIN(u54_2_itim) + LENGTH(u54_2_itim));
+    PROVIDE(__u54_3_itim_start = ORIGIN(u54_3_itim));
+    PROVIDE(__u54_3_itim_end = ORIGIN(u54_3_itim) + LENGTH(u54_3_itim));
+    PROVIDE(__u54_4_itim_start = ORIGIN(u54_4_itim));
+    PROVIDE(__u54_4_itim_end = ORIGIN(u54_4_itim) + LENGTH(u54_4_itim));
+    . = __l2_start;
+    PROVIDE(_hss_start = .);
+    PROVIDE(__l2_scratchpad_vma_start = .);
+    .text : ALIGN(0x10)
+    {
+        *(.entry)
+        . = ALIGN(0x10);
+        *(.text .text.* .gnu.linkonce.t.*)
+        *(.plt)
+        . = ALIGN(0x10);
+        KEEP (*crtbegin.o(.ctors))
+        KEEP (*(EXCLUDE_FILE (*crtend.o) .ctors))
+        KEEP (*(SORT(.ctors.*)))
+        KEEP (*crtend.o(.ctors))
+        KEEP (*crtbegin.o(.dtors))
+        KEEP (*(EXCLUDE_FILE (*crtend.o) .dtors))
+        KEEP (*(SORT(.dtors.*)))
+        KEEP (*crtend.o(.dtors))
+        *(.rodata .rodata.* .gnu.linkonce.r.*)
+        *(.srodata.cst16) *(.srodata.cst8) *(.srodata.cst4) *(.srodata.cst2)
+        *(.srodata*)
+        *(.sdata2*)
+        *(.gcc_except_table)
+        *(.eh_frame_hdr)
+        *(.eh_frame)
+        KEEP (*(.init))
+        KEEP (*(.fini))
+        PROVIDE_HIDDEN (__preinit_array_start = .);
+        KEEP (*(.preinit_array))
+        PROVIDE_HIDDEN (__preinit_array_end = .);
+        PROVIDE_HIDDEN (__init_array_start = .);
+        KEEP (*(SORT(.init_array.*)))
+        KEEP (*(.init_array))
+        PROVIDE_HIDDEN (__init_array_end = .);
+        PROVIDE_HIDDEN (__fini_array_start = .);
+        KEEP (*(.fini_array))
+        KEEP (*(SORT(.fini_array.*)))
+        PROVIDE_HIDDEN (__fini_array_end = .);
+        . = ALIGN(0x10);
+    } >l2zerodevice
+    .gnu_build_id : ALIGN(8) {
+        PROVIDE(gnu_build_id = .);
+        *(.note.gnu.build-id)
+    } >l2zerodevice
+    PROVIDE(_hss_end = .);
+    .ram_code : ALIGN(0x10)
+    {
+        __sc_load = LOADADDR (.ram_code);
+        __sc_start = .;
+        *(.ram_codetext)
+        *(.ram_codetext*)
+        *(.ram_coderodata)
+        *(.ram_coderodata*)
+        . = ALIGN (0x10);
+        __sc_end = .;
+    } >switch_code
+    .sdata : ALIGN(0x40)
+    {
+        __sdata_load = LOADADDR(.sdata);
+        __sdata_start = .;
+        __global_pointer$ = . + 0x800;
+        *(.sdata .sdata.* .gnu.linkonce.s.*)
+        . = ALIGN(0x10);
+        __sdata_end = .;
+    } >l2zerodevice
+    .data : ALIGN(0x40)
+    {
+        __data_load = LOADADDR(.data);
+        __data_start = .;
+        *(.got.plt) *(.got)
+        *(.shdata)
+        *(.data .data.* .gnu.linkonce.d.*)
+        . = ALIGN(0x10);
+        __data_end = .;
+    } >l2zerodevice
+    .sbss : ALIGN(0x40)
+    {
+        __sbss_start = .;
+        *(.sbss .sbss.* .gnu.linkonce.sb.*)
+        *(.scommon)
+        . = ALIGN(0x10);
+        __sbss_end = .;
+    } >l2zerodevice
+    .bss : ALIGN(0x40)
+    {
+        __bss_start = .;
+        *(.shbss)
+        *(.bss .bss.* .gnu.linkonce.b.*)
+        *(COMMON)
+        . = ALIGN(0x10);
+        __bss_end = .;
+    } >l2zerodevice
+    .stack : ALIGN(0x40)
+    {
+        __stack_bottom = .;
+        __stack_bottom_h0$ = .;
+        . += STACK_SIZE_PER_HART;
+        __stack_top_h0$ = . - 8;
+        __stack_bottom_h1$ = .;
+        . += STACK_SIZE_PER_HART;
+        __stack_top_h1$ = . - 8;
+        __stack_bottom_h2$ = .;
+        . += STACK_SIZE_PER_HART;
+        __stack_top_h2$ = . - 8;
+        __stack_bottom_h3$ = .;
+        . += STACK_SIZE_PER_HART;
+        __stack_top_h3$ = . - 8;
+        __stack_bottom_h4$ = .;
+        . += STACK_SIZE_PER_HART;
+        __stack_top_h4$ = . - 8;
+        __stack_top = .;
+    } >l2zerodevice
+    _end = .;
+    PROVIDE(__l2_scratchpad_vma_end = .);
+}
diff -ruN A/boards/som1-soc/hss-l2scratch.lds B/boards/som1-soc/hss-l2scratch.lds
--- A/boards/som1-soc/hss-l2scratch.lds	1969-12-31 16:00:00.000000000 -0800
+++ B/boards/som1-soc/hss-l2scratch.lds	2023-12-13 01:55:54.632290589 -0800
@@ -0,0 +1,365 @@
+/*******************************************************************************
+ * Copyright 2019-2021 Microchip Corporation.
+ *
+ * SPDX-License-Identifier: MIT
+ *
+ * GNU linker script for Hart Software Services (HSS)
+ *
+ */
+
+#include "config.h"
+
+OUTPUT_ARCH( "riscv" )
+
+/*
+
+ PolarFire SoC Memory map (ditaa diagram)
+ ----------------------------------------
+                                                                                   +-------------+
+                                                      +-----------+                | non-cache   |
+                                                      | non-cache |                |  WCB (SEG1) |
+               +---------------------+                |  (SEG1)   | 0x18_0000_0000 +-------------+
+               | DDR cached          | 0x14_0000_0000 +-----------+                | non-cache   |
+               |  (SEG0)             |                | non-cache |                |  WCB (SEG1) |
+0x10_0000_0000 +---------------------+                |  (SEG1)   |    0xD000_0000 +-------------+
+               | DDR cached          |    0xC000_0000 +-----------+
+               |  (SEG0)             |
+   0x8000_0000 +---------------------+
+               | envm (128KiB)       |
+               |                     |
+   0x2022_0100 +---------------------+
+               | Zero Device         |
+               |                     |
+   0x0A00_0000 +---------------------+
+               |                     |
+   0x0820_0000 +---------------------+
+               | LIM (up to 1920KiB) |
+               |                     |
+   0x0800_0000 +---------------------+
+               | U54_4 ITIM (28KiB)  |
+               |                     |
+   0x0182_0000 +---------------------+
+               | U54_3 ITIM (28KiB)  |
+               |                     |
+   0x0181_8000 +---------------------+
+               | U54_2 ITIM (28KiB)  |
+               |                     |
+   0x0181_0000 +---------------------+
+               | U54_1 ITIM (28KiB)  |
+               |                     |
+   0x0180_8000 +---------------------+
+               | E51 ITIM (28KiB)    |
+               |                     |
+   0x0180_0000 +---------------------+
+               | DTIM (8KiB)         |
+               |                     |
+   0x0100_0000 +---------------------+
+               | Debug               |
+   0x0000_0000 +---------------------+
+
+ */
+
+/*******************************************************************************
+ *
+ * -- MSS hart Reset vector
+ *
+ * The MSS reset vector for each hart is configured by Libero and stored securely
+ * in the MPFS.
+ *
+ * The most common usage will be where the reset vector for each hart will be set
+ * to the start of the envm at address 0x2022_0100, giving (128KiB-256bytes)
+ * of contiguous non-volatile storage. Normally this is where the initial
+ * boot-loader will reside.
+ *
+ * Libero outputs the configured reset vector address to the xml file, see
+ * LIBERO_SETTING_RESET_VECTOR_HART0 etc in <hw_memory.h>
+ *
+ * When debugging a bare metal program that is run out of reset from envm, a linker
+ * script will be used whereby the program will run from LIM instead of envm.
+ * In this case, set the reset vector in the linker script to 0x0800_0000.
+ * This means you are not continually programming the envm each time you load a
+ * program and there is no limitation with hardware break points whn debugging.
+ */
+ENTRY(_start)
+
+
+/*******************************************************************************
+ *
+ * Memory Segments
+ *
+ * must be on 4k boundary (0x1000) - corresponds to page size, when using memory mem
+ */
+MEMORY
+{
+    envm (rx)          : ORIGIN = 0x20220100, LENGTH = (128k-256)
+
+    dtim (rwx)         : ORIGIN = 0x01000000, LENGTH = 7k /* DTIM */
+    switch_code (rx)   : ORIGIN = 0x01001c00, LENGTH = 1k /* This 1K of DTIM is used to run code
+                                                           * when switching the envm clock */
+    e51_itim (rwx)     : ORIGIN = 0x01800000, LENGTH = 28k
+    u54_1_itim (rwx)   : ORIGIN = 0x01808000, LENGTH = 28k
+    u54_2_itim (rwx)   : ORIGIN = 0x01810000, LENGTH = 28k
+    u54_3_itim (rwx)   : ORIGIN = 0x01818000, LENGTH = 28k
+    u54_4_itim (rwx)   : ORIGIN = 0x01820000, LENGTH = 28k
+    l2lim (rwx)        : ORIGIN = 0x08000000, LENGTH = 512k
+    l2zerodevice (rwx) : ORIGIN = 0x0A000000, LENGTH = 512k
+    ddr (rwx)          : ORIGIN = 0x80000000, LENGTH = 32m
+    ddrhi (rwx)        : ORIGIN = 0x1000000000, LENGTH = 1888m
+    ncddrhi (rwx)      : ORIGIN = 0x1400000000, LENGTH = 2048m
+}
+
+PROVIDE(HEAP_SIZE = 0k);
+PROVIDE(STACK_SIZE_PER_HART = 16k);
+
+/*******************************************************************************
+ *
+ * Memory Sections and Placement
+ */
+SECTIONS
+{
+    PROVIDE(__envm_start       = ORIGIN(envm));
+    PROVIDE(__envm_end         = ORIGIN(envm) + LENGTH(envm));
+
+    PROVIDE(__l2lim_start      = ORIGIN(l2lim));
+    PROVIDE(__l2lim_end        = ORIGIN(l2lim) + LENGTH(l2lim));
+
+    PROVIDE(__l2_start         = ORIGIN(l2zerodevice));
+    PROVIDE(__l2_end           = ORIGIN(l2zerodevice) + LENGTH(l2zerodevice));
+
+    PROVIDE(__ddr_start        = ORIGIN(ddr));
+    PROVIDE(__ddr_end          = ORIGIN(ddr) + LENGTH(ddr));
+
+    PROVIDE(__ddrhi_start      = ORIGIN(ddrhi));
+    PROVIDE(__ddrhi_end        = ORIGIN(ddrhi) + LENGTH(ddrhi));
+    PROVIDE(__ddrhi_max_end    = ORIGIN(ddrhi) + LENGTH(ncddrhi));
+
+    PROVIDE(__ncddrhi_start    = ORIGIN(ncddrhi));
+    PROVIDE(__ncddrhi_end      = ORIGIN(ncddrhi) + LENGTH(ncddrhi));
+
+    PROVIDE(__dtim_start       = ORIGIN(dtim));
+    PROVIDE(__dtim_end         = ORIGIN(dtim) + LENGTH(dtim));
+
+    PROVIDE(__e51itim_start    = ORIGIN(e51_itim));
+    PROVIDE(__e51itim_end      = ORIGIN(e51_itim) + LENGTH(e51_itim));
+
+    PROVIDE(__u54_1_itim_start = ORIGIN(u54_1_itim));
+    PROVIDE(__u54_1_itim_end   = ORIGIN(u54_1_itim) + LENGTH(u54_1_itim));
+
+    PROVIDE(__u54_2_itim_start = ORIGIN(u54_2_itim));
+    PROVIDE(__u54_2_itim_end   = ORIGIN(u54_2_itim) + LENGTH(u54_2_itim));
+
+    PROVIDE(__u54_3_itim_start = ORIGIN(u54_3_itim));
+    PROVIDE(__u54_3_itim_end   = ORIGIN(u54_3_itim) + LENGTH(u54_3_itim));
+
+    PROVIDE(__u54_4_itim_start = ORIGIN(u54_4_itim));
+    PROVIDE(__u54_4_itim_end   = ORIGIN(u54_4_itim) + LENGTH(u54_4_itim));
+
+    /*
+     * Code and RO data lives in l2lim
+     */
+    . = __l2_start;
+
+    PROVIDE(_hss_start = .);
+    PROVIDE(__l2_scratchpad_vma_start = .);
+
+    .text : ALIGN(0x10)
+    {
+        *(.entry)
+        . = ALIGN(0x10);
+        *(.text .text.* .gnu.linkonce.t.*)
+        *(.plt)
+        . = ALIGN(0x10);
+
+        KEEP (*crtbegin.o(.ctors))
+        KEEP (*(EXCLUDE_FILE (*crtend.o) .ctors))
+        KEEP (*(SORT(.ctors.*)))
+        KEEP (*crtend.o(.ctors))
+        KEEP (*crtbegin.o(.dtors))
+        KEEP (*(EXCLUDE_FILE (*crtend.o) .dtors))
+        KEEP (*(SORT(.dtors.*)))
+        KEEP (*crtend.o(.dtors))
+
+        *(.rodata .rodata.* .gnu.linkonce.r.*)
+        *(.srodata.cst16) *(.srodata.cst8) *(.srodata.cst4) *(.srodata.cst2)
+        *(.srodata*)
+        *(.sdata2*)
+        *(.gcc_except_table)
+        *(.eh_frame_hdr)
+        *(.eh_frame)
+
+        KEEP (*(.init))
+        KEEP (*(.fini))
+
+        PROVIDE_HIDDEN (__preinit_array_start = .);
+        KEEP (*(.preinit_array))
+        PROVIDE_HIDDEN (__preinit_array_end = .);
+        PROVIDE_HIDDEN (__init_array_start = .);
+        KEEP (*(SORT(.init_array.*)))
+        KEEP (*(.init_array))
+        PROVIDE_HIDDEN (__init_array_end = .);
+        PROVIDE_HIDDEN (__fini_array_start = .);
+        KEEP (*(.fini_array))
+        KEEP (*(SORT(.fini_array.*)))
+        PROVIDE_HIDDEN (__fini_array_end = .);
+        . = ALIGN(0x10);
+    } >l2zerodevice
+
+    .gnu_build_id : ALIGN(8) {
+        PROVIDE(gnu_build_id = .);
+        *(.note.gnu.build-id)
+    } >l2zerodevice
+
+    PROVIDE(_hss_end = .);
+
+    /*******************************************************************************
+     *
+     * The .ram_code section will contain the code That is run from RAM.
+     * We are using this code to switch the clocks including envm clock.
+     * This can not be done when running from envm
+     * This will need to be copied to ram, before any of this code is run.
+     *
+     */
+    .ram_code : ALIGN(0x10)
+    {
+        __sc_load = LOADADDR (.ram_code);
+        __sc_start = .;
+        *(.ram_codetext)        /* .ram_codetext sections (code) */
+        *(.ram_codetext*)       /* .ram_codetext* sections (code)  */
+        *(.ram_coderodata)      /* read-only data (constants) */
+        *(.ram_coderodata*)
+        . = ALIGN (0x10);
+        __sc_end = .;
+    } >switch_code
+
+    /*******************************************************************************
+     *
+     * Short/global data section
+     *
+     */
+    .sdata : ALIGN(0x40) /* short/global data section */
+    {
+        __sdata_load = LOADADDR(.sdata);
+        __sdata_start = .;
+
+        /*
+         * offset used with gp(gloabl pointer) are +/- 12 bits, so set
+         * point to middle of expected sdata range
+         *
+         * If sdata more than 4K, linker used direct addressing.
+         * Perhaps we should add check/warning to linker script if sdata is > 4k
+         */
+        __global_pointer$ = . + 0x800;
+        *(.sdata .sdata.* .gnu.linkonce.s.*)
+        . = ALIGN(0x10);
+        __sdata_end = .;
+    } >l2zerodevice
+
+    /*******************************************************************************
+     *
+     * (Explicitly) Initialized data section
+     *
+     */
+#ifdef CONFIG_SERVICE_BOOT_USE_PAYLOAD 
+    .data.payload : ALIGN(16) 
+    {
+      _payload_start = .;
+      KEEP(boards/som1-soc/payload.o(.*))
+      _payload_end = .;
+    }
+#endif
+
+    .data : ALIGN(0x40)
+    {
+        __data_load = LOADADDR(.data);
+        __data_start = .;
+        *(.got.plt) *(.got)
+        *(.shdata)
+        *(.data .data.* .gnu.linkonce.d.*)
+        . = ALIGN(0x10);
+        __data_end = .;
+    } >l2zerodevice
+
+    /*******************************************************************************
+     *
+     * Uninitialized (zero-initialized) section
+     */
+
+    /*
+     * Short zero-initialized section
+     * The name BSS is an anacronym for "Block Started by Symbol" from a mid 1950s
+     * assembly language for the IBM 704.
+     *
+     */
+    .sbss : ALIGN(0x40)
+    {
+        __sbss_start = .;
+        *(.sbss .sbss.* .gnu.linkonce.sb.*)
+        *(.scommon)
+        . = ALIGN(0x10);
+        __sbss_end = .;
+    } >l2zerodevice
+
+    /*
+     * General Zero-initialized section
+     * The name BSS is an anacronym for "Block Started by Symbol" from a mid 1950s
+     * assembly language for the IBM 704.
+     */
+    .bss : ALIGN(0x40)
+    {
+        __bss_start = .;
+        *(.shbss)
+        *(.bss .bss.* .gnu.linkonce.b.*)
+        *(COMMON)
+        . = ALIGN(0x10);
+        __bss_end = .;
+    } >l2zerodevice
+
+    /*
+     * Reserved space for Hart stacks
+     */
+    .stack : ALIGN(0x40)
+    {
+        __stack_bottom = .;
+
+        __stack_bottom_h0$ = .;
+        . += STACK_SIZE_PER_HART;
+        __stack_top_h0$ = . - 8;
+
+        __stack_bottom_h1$ = .;
+        . += STACK_SIZE_PER_HART;
+        __stack_top_h1$ = . - 8;
+
+        __stack_bottom_h2$ = .;
+        . += STACK_SIZE_PER_HART;
+        __stack_top_h2$ = . - 8;
+
+        __stack_bottom_h3$ = .;
+        . += STACK_SIZE_PER_HART;
+        __stack_top_h3$ = . - 8;
+
+        __stack_bottom_h4$ = .;
+        . += STACK_SIZE_PER_HART;
+        __stack_top_h4$ = . - 8;
+
+        __stack_top = .;
+    } >l2zerodevice
+
+    _end = .;
+    PROVIDE(__l2_scratchpad_vma_end = .);
+
+    /*
+     * End of uninitialized data segment
+     *
+     *******************************************************************************/
+
+    /*
+    .heap : ALIGN(0x10)
+    {
+        __heap_start = .;
+        . += HEAP_SIZE;
+        __heap_end = .;
+        . = ALIGN(0x10);
+        _heap_end = __heap_end;
+    } >dtim
+    */
+}
diff -ruN A/boards/som1-soc/hss_logo_init.c B/boards/som1-soc/hss_logo_init.c
--- A/boards/som1-soc/hss_logo_init.c	1969-12-31 16:00:00.000000000 -0800
+++ B/boards/som1-soc/hss_logo_init.c	2023-12-13 01:55:54.632290589 -0800
@@ -0,0 +1,206 @@
+/*******************************************************************************
+ * Copyright 2019-2021 Microchip FPGA Embedded Systems Solutions.
+ *
+ * SPDX-License-Identifier: MIT
+ *
+ * MPFS HSS Embedded Software
+ *
+ */
+
+/**
+ * \file HSS Software Initalization
+ * \brief Full System Initialization
+ */
+
+#include "config.h"
+#include "hss_types.h"
+
+#include "hss_init.h"
+#include "hss_debug.h"
+
+//
+// A variety of colored pixels are needed - red, white, black
+// define these as ASCII characters if color output is not enabled
+//
+#if IS_ENABLED(CONFIG_COLOR_OUTPUT)
+#  if IS_ENABLED(CONFIG_LOGO_INVERT_COLORS)
+  const char B0_str[] ="\033[48;5;188m ";
+  const char W0_str[] ="\033[0m ";
+  const char r1_str[] ="\033[48;5;217m ";
+  const char r2_str[] ="\033[48;5;210m ";
+  const char r3_str[] ="\033[48;5;203m ";
+  const char r4_str[] ="\033[48;5;196m ";
+  const char b1_str[] ="\033[48;5;188m ";
+  const char b2_str[] ="\033[48;5;145m ";
+  const char b3_str[] ="\033[48;5;102m ";
+  const char b4_str[] ="\033[48;5;59m ";
+#  else
+  const char B0_str[] = "\033[48;5;188m ";
+  const char W0_str[] = "\033[48;5;188m ";
+  const char r1_str[] ="\033[48;5;217m ";
+  const char r2_str[] ="\033[48;5;210m ";
+  const char r3_str[] ="\033[48;5;203m ";
+  const char r4_str[] ="\033[48;5;196m ";
+  const char b1_str[] ="\033[48;5;16m ";
+  const char b2_str[] ="\033[48;5;59m ";
+  const char b3_str[] ="\033[48;5;102m ";
+  const char b4_str[] ="\033[48;5;145m ";
+#  endif
+  const char RST_str[] ="\033[0m";
+#else
+  const char B0_str[] =" ";
+  const char W0_str[] =" ";
+  const char r1_str[] =".";
+  const char r2_str[] ="-";
+  const char r3_str[] ="x";
+  const char r4_str[] ="X";
+  const char b1_str[] =":";
+  const char b2_str[] ="o";
+  const char b3_str[] ="0";
+  const char b4_str[] ="O";
+  const char RST_str[] ="";
+#endif
+
+enum Color {
+    B0 = 0,
+    W0,
+    r1,
+    r2,
+    r3,
+    r4,
+    b1,
+    b2,
+    b3,
+    b4,
+    RST,
+    CRLF_token,
+};
+
+const char* tokenStringTable[] = {
+    B0_str,
+    W0_str,
+    r1_str,
+    r2_str,
+    r3_str,
+    r4_str,
+    b1_str,
+    b2_str,
+    b3_str,
+    b4_str,
+    RST_str,
+    "\n",
+};
+
+
+// RLE Microchip Logo, built up from our color pixel primitives above...
+// RLE shrinks the size of this
+const struct __attribute__((packed))  {
+    uint8_t const count;
+    enum Color const tokenIndex;
+} rleLogoElements[] = {
+    { 4, W0 }, { 1, r1 }, { 1, r3 }, { 7, r4 }, { 62, W0 }, { 1, RST }, { 1, CRLF_token },
+
+    { 3, W0 }, { 1, r2 }, { 9, r4 }, { 1, r3 }, { 61, W0 }, { 1, RST }, { 1, CRLF_token },
+
+    { 2, W0 }, { 1, r3 }, { 2, r4 }, { 1, r3 }, { 1, r2 }, { 5, r4 }, { 1, r2 },
+        { 1, r4 }, { 1, r1 }, { 7, W0 }, { 1, b3 }, { 5, W0 }, { 1, b3 }, { 46, W0 },
+        { 1, RST }, { 1, CRLF_token },
+
+    { 1, W0 }, { 1, r1 }, { 3, r4 }, { 2, B0 }, { 1, r2 }, { 3, r4 }, { 1, r1 },
+        { 1, B0 }, { 1, r1 }, { 1, r4 }, { 6, W0 }, { 1, b4 }, { 1, b1 }, { 1, b2 },
+        { 3, W0 }, { 1, b3 }, { 1, b1 }, { 1, b4 }, { 45, W0 }, { 1, RST },
+        { 1, CRLF_token },
+
+    { 1, W0 }, { 3, r4 }, { 1, r1 }, { 3, B0 }, { 2, r4 }, { 1, r2 }, { 3, B0 },
+        { 2, r3 }, { 5, W0 }, { 1, b4 }, { 2, b1 }, { 3, W0 }, { 2, b1 }, { 1, b4 },
+        { 1, W0 }, { 1, b4 }, { 2, W0 }, { 1, b4 }, { 3, b3 }, { 1, b4 }, { 1, W0 },
+        { 5, b4 }, { 2, W0 }, { 1, b4 }, { 3, b3 }, { 1, b4 }, { 2, W0 }, { 1, b4 },
+        { 3, b3 }, { 1, b4 }, { 1, W0 }, { 1, b4 }, { 3, W0 }, { 1, b4 }, { 2, W0 },
+        { 1, b4 }, { 1, W0 }, { 5, b4 }, { 1, W0 }, { 1, RST }, { 1, CRLF_token },
+
+    { 1, r1 }, { 3, r4 }, { 4, B0 }, { 1, r1 }, { 1, r4 }, { 5, B0 }, { 1, r4 },
+        { 1, r1 }, { 4, W0 }, { 1, b3 }, { 2, b1 }, { 1, b4 }, { 1, W0 }, { 1, b4 },
+        { 2, b1 }, { 1, b3 }, { 1, W0 }, { 1, b1 }, { 1, b4 }, { 1, W0 }, { 5, b1 },
+        { 1, W0 }, { 5, b1 }, { 1, b3 }, { 1, W0 }, { 5, b1 }, { 1, b4 }, { 1, W0 },
+        { 5, b1 }, { 1, W0 }, { 1, b1 }, { 3, W0 }, { 1, b2 }, { 1, b4 }, { 1, W0 },
+        { 1, b1 }, { 1, W0 }, { 5, b1 }, { 1, b3 }, { 1, RST }, { 1, CRLF_token },
+
+    { 1, r2 }, { 2, r4 }, { 1, r3 }, { 1, r2 }, { 4, B0 }, { 1, r3 }, { 1, r2 },
+        { 4, B0 }, { 1, r2 }, { 1, r4 }, { 4, W0 }, { 1, b3 }, { 3, b2 }, { 1, W0 },
+        { 2, b2 }, { 1, b3 }, { 1, b2 }, { 1, W0 }, { 1, b1 }, { 2, b4 }, { 1, b1 },
+        { 5, W0 }, { 1, b1 }, { 1, b4 }, { 2, W0 }, { 1, b3 }, { 1, b2 }, { 1, b4 },
+        { 1, b1 }, { 3, W0 }, { 1, b2 }, { 1, b3 }, { 1, b4 }, { 1, b1 }, { 5, W0 },
+        { 1, b1 }, { 1, b4 }, { 2, W0 }, { 1, b2 }, { 1, b4 }, { 1, W0 }, { 1, b1 },
+        { 1, W0 }, { 1, b1 }, { 1, b4 }, { 2, W0 }, { 1, b3 }, { 1, b2 }, { 1, RST },
+        { 1, CRLF_token },
+
+    { 1, r3 }, { 1, r4 }, { 1, r1 }, { 1, B0 }, { 1, r4 }, { 5, B0 }, { 1, r4 },
+        { 5, B0 }, { 1, r4 }, { 1, r2 }, { 3, W0 }, { 1, b2 }, { 1, b3 }, { 1, W0 },
+        { 1, b1 }, { 1, b3 }, { 1, b1 }, { 1, b4 }, { 1, b3 }, { 1, b2 }, { 1, W0 },
+        { 1, b1 }, { 2, b4 }, { 1, b2 }, { 5, W0 }, { 1, b1 }, { 1, b3 }, { 2, W0 },
+        { 2, b3 }, { 1, b4 }, { 1, b1 }, { 3, W0 }, { 1, b2 }, { 1, b3 }, { 1, b4 },
+        { 1, b2 }, { 5, W0 }, { 5, b1 }, { 1, b4 }, { 1, W0 }, { 1, b1 }, { 1, W0 },
+        { 1, b1 }, { 1, b4 }, { 2, W0 }, { 1, b3 }, { 1, b2 }, { 1, RST },
+        { 1, CRLF_token },
+
+    { 1, r3 }, { 1, r2 }, { 2, B0 }, { 1, r2 }, { 1, r3 }, { 4, B0 }, { 1, r1 },
+        { 1, r3 }, { 4, B0 }, { 1, r1 }, { 1, r4 }, { 3, W0 }, { 1, b1 }, { 1, b3 },
+        { 1, W0 }, { 3, b1 }, { 1, W0 }, { 1, b4 }, { 1, b1 }, { 1, W0 }, { 1, b1 },
+        { 2, b4 }, { 1, b2 }, { 5, W0 }, { 5, b1 }, { 1, W0 }, { 1, b4 }, { 1, b1 },
+        { 3, W0 }, { 1, b2 }, { 1, b3 }, { 1, b4 }, { 1, b2 }, { 5, W0 }, { 1, b1 },
+        { 1, b3 }, { 2, b4 }, { 1, b2 }, { 1, b4 }, { 1, W0 }, { 1, b1 }, { 1, W0 },
+        { 5, b1 }, { 1, b3 }, { 1, RST }, { 1, CRLF_token },
+
+    { 1, r1 }, { 4, B0 }, { 1, r4 }, { 1, r1 }, { 4, B0 }, { 1, r3 }, { 1, r2 },
+        { 4, B0 }, { 1, r3 }, { 3, W0 }, { 1, b1 }, { 1, b4 }, { 1, W0 }, { 1, b3 },
+        { 1, b1 }, { 1, b3 }, { 1, W0 }, { 1, b4 }, { 1, b1 }, { 1, W0 }, { 1, b1 },
+        { 2, b4 }, { 1, b1 }, { 4, b4 }, { 1, W0 }, { 1, b1 }, { 1, b3 }, { 2, W0 },
+        { 1, b2 }, { 1, b3 }, { 1, W0 }, { 1, b1 }, { 1, b3 }, { 2, b4 }, { 1, b1 },
+        { 1, b3 }, { 1, b4 }, { 1, b1 }, { 4, b4 }, { 1, W0 }, { 1, b1 }, { 3, W0 },
+        { 1, b2 }, { 1, b4 }, { 1, W0 }, { 1, b1 }, { 1, W0 }, { 1, b1 }, { 1, b3 },
+        { 2, b4 }, { 2, W0 }, { 1, RST }, { 1, CRLF_token },
+
+    { 5, B0 }, { 1, r3 }, { 1, r4 }, { 4, B0 }, { 1, r1 }, { 1, r4 }, { 5, B0 }, { 3, W0 },
+        { 1, b1 }, { 1, b4 }, { 2, W0 }, { 1, b3 }, { 3, W0 }, { 1, b1 }, { 1, W0 },
+        { 1, b1 }, { 1, b4 }, { 1, W0 }, { 5, b1 }, { 1, W0 }, { 1, b1 }, { 1, b4 },
+        { 2, W0 }, { 2, b3 }, { 1, W0 }, { 1, b2 }, { 4, b1 }, { 2, W0 }, { 5, b1 },
+        { 1, W0 }, { 1, b1 }, { 3, W0 }, { 1, b2 }, { 1, b4 }, { 1, W0 }, { 1, b1 },
+        { 1, W0 }, { 1, b1 }, { 5, W0 }, { 1, RST }, { 1, CRLF_token },
+
+    { 1, W0 }, { 3, B0 }, { 1, r2 }, { 2, r4 }, { 1, r2 }, { 3, B0 }, { 1, r3 }, { 1, r4 },
+        { 1, r3 }, {2, B0 }, {1, B0}, { 58, W0 }, { 1, RST }, { 1, CRLF_token },
+
+    { 1, W0 }, {1, r1}, { 2, B0 }, { 4, r4 }, { 2, B0 }, { 1, r1 }, { 3, r4 }, { 1, r1 },
+        {1, B0 }, {1, r1}, { 58, W0 }, { 1, RST }, { 1, CRLF_token },
+
+    { 2, W0 }, {1, r2},  { 5, r4 }, { 1, r3 }, { 1, r1 }, { 5, r4 }, {1, r3}, { 59, W0 },
+        { 1, RST }, { 1, CRLF_token },
+
+    { 3, W0 }, { 1, r2 }, { 11, r4 }, { 60, W0 }, { 1, RST }, { 1, CRLF_token },
+
+    { 4, W0 }, { 1, r1 }, { 1, r3 }, { 7, r4 }, { 1, r3 }, { 61, W0 }, { 1, RST }, {1, CRLF_token}
+};
+
+bool HSS_LogoInit(void)
+{
+    mHSS_PUTS("\n");
+    int i;
+
+    // decode and output our RLE Logo
+    for (i = 0; i < ARRAY_SIZE(rleLogoElements); i++) {
+        uint8_t j;
+
+        for (j = 0u; j < rleLogoElements[i].count; j++) {
+            mHSS_PUTS(tokenStringTable[rleLogoElements[i].tokenIndex]);
+        }
+    }
+
+    mHSS_PUTS("\n"
+        "-------------------------\n"
+        "-- Custom Board Design --\n"
+        "-- PolarFire SoC FPGA  --\n"
+        "-------------------------\n"
+        "\n");
+
+    return true;
+}
diff -ruN A/boards/som1-soc/hss_uart_init.c B/boards/som1-soc/hss_uart_init.c
--- A/boards/som1-soc/hss_uart_init.c	1969-12-31 16:00:00.000000000 -0800
+++ B/boards/som1-soc/hss_uart_init.c	2023-12-13 01:55:54.632290589 -0800
@@ -0,0 +1,48 @@
+/*******************************************************************************
+ * Copyright 2019-2022 Microchip FPGA Embedded Systems Solutions.
+ *
+ * SPDX-License-Identifier: MIT
+ *
+ * MPFS HSS Embedded Software
+ *
+ */
+
+/**
+ * \file HSS Debug UART Initalization
+ * \brief Debug UART Initialization
+ */
+
+#include "config.h"
+#include "hss_types.h"
+#include "hss_init.h"
+
+#include <assert.h>
+
+#include "hss_debug.h"
+
+#include "drivers/mss/mss_mmuart/mss_uart.h"
+#include "uart_helper.h"
+
+bool HSS_UARTInit(void)
+{
+    // initialise debug UART
+
+    MSS_UART_init(HSS_UART_GetInstance(HSS_HART_E51), MSS_UART_115200_BAUD,
+        MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
+
+    // default all UARTs to 115200 for now
+    // subsequent OS loads can change these if needed...
+    MSS_UART_init(HSS_UART_GetInstance(HSS_HART_U54_1), MSS_UART_115200_BAUD,
+        MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
+
+    MSS_UART_init(HSS_UART_GetInstance(HSS_HART_U54_2), MSS_UART_115200_BAUD,
+        MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
+
+    MSS_UART_init(HSS_UART_GetInstance(HSS_HART_U54_3), MSS_UART_115200_BAUD,
+        MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
+
+    MSS_UART_init(HSS_UART_GetInstance(HSS_HART_U54_4), MSS_UART_115200_BAUD,
+        MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
+
+    return true;
+}
\ No newline at end of file
diff -ruN A/boards/som1-soc/Kconfig B/boards/som1-soc/Kconfig
--- A/boards/som1-soc/Kconfig	1969-12-31 16:00:00.000000000 -0800
+++ B/boards/som1-soc/Kconfig	2023-12-13 01:55:54.632290589 -0800
@@ -0,0 +1,9 @@
+menu "Custom Board Design Configuration Options"
+
+config SOC_FPGA_DESIGN_XML
+	string "Enter path to Libero XML file"
+	default "boards/som1-soc/soc_fpga_design/xml/som1-soc.xml"
+	help
+		This option specifies the design XML file to use.
+endmenu
+
diff -ruN A/boards/som1-soc/Makefile B/boards/som1-soc/Makefile
--- A/boards/som1-soc/Makefile	1969-12-31 16:00:00.000000000 -0800
+++ B/boards/som1-soc/Makefile	2023-12-13 01:55:54.632290589 -0800
@@ -0,0 +1,136 @@
+#
+# MPFS HSS Embedded Software
+#
+# Copyright 2019-2021 Microchip Corporation.
+#
+# SPDX-License-Identifier: MIT
+#
+# Permission is hereby granted, free of charge, to any person obtaining a copy
+# of this software and associated documentation files (the "Software"), to
+# deal in the Software without restriction, including without limitation the
+# rights to use, copy, modify, merge, publish, distribute, sublicense, and/or
+# sell copies of the Software, and to permit persons to whom the Software is
+# furnished to do so, subject to the following conditions:
+#
+# The above copyright notice and this permission notice shall be included in
+# all copies or substantial portions of the Software.
+#
+# THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+# IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
+# FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
+# AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
+# LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
+# FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS
+# IN THE SOFTWARE.
+#
+#
+# Defines target-specific build-rules variables, extra sources and include paths
+#
+
+$(info ${BOARD} selected)
+
+BINDIR=Default
+TARGET-l2scratch=hss-l2scratch.elf
+TARGET-envm-wrapper=hss-envm-wrapper.elf
+RISCV_TARGET=$(TARGET-l2scratch) $(TARGET-envm-wrapper)
+TARGET:=$(RISCV_TARGET)
+
+LINKER_SCRIPT-l2scratch=boards/${BOARD}/hss-l2scratch.ld
+
+BOARD_DIR=boards/${BOARD}
+
+INCLUDES += \
+	-I$(BOARD_DIR)/mpfs_hal_config/\
+	-I$(BOARD_DIR)/fpga_design_config/\
+	-I$(BOARD_DIR)/ \
+	-Ibaremetal/polarfire-soc-bare-metal-library/src/platform \
+
+EXTRA_SRCS-y += \
+	$(BOARD_DIR)/hss_uart_init.c \
+        $(BOARD_DIR)/uart_device_list.c \
+        $(BOARD_DIR)/hss_board_init.c \
+
+EXTRA_SRCS-$(CONFIG_USE_LOGO) += \
+        $(BOARD_DIR)/hss_logo_init.c
+
+$(BOARD_DIR)/hss_uart_init.o: CFLAGS=$(CFLAGS_GCCEXT)
+
+EXTRA_OBJS-$(CONFIG_SERVICE_BOOT_USE_PAYLOAD) += $(BOARD_DIR)/payload.o
+$(BOARD_DIR)/payload.o: $(BOARD_DIR)/payload.bin
+	$(LD) -r -b binary $< -o $@
+
+################################################################################################
+#
+# Extra hardware dependency rules for QSPI
+#
+
+INCLUDES += \
+	-Ibaremetal/ \
+	-Ibaremetal/drivers/winbond_w25n01gv \
+
+baremetal/drivers/winbond_w25n01gv/winbond_w25n01gv.o: CFLAGS=$(CFLAGS_GCCEXT)
+
+################################################################################################
+#
+# Linker Scripts
+#
+
+$(BOARD_DIR)/hss-l2scratch.ld: $(BOARD_DIR)/hss-l2scratch.lds config.h
+
+################################################################################################
+
+#
+# Extra dependency rules for auto-generated configuration files (from Libero XML)
+#
+
+SOC_CONFIG_FILES =  \
+	$(BOARD_DIR)/fpga_design_config/clocks/hw_clk_ddr_pll.h \
+	$(BOARD_DIR)/fpga_design_config/clocks/hw_clk_mss_cfm.h \
+	$(BOARD_DIR)/fpga_design_config/clocks/hw_clk_mss_pll.h \
+	$(BOARD_DIR)/fpga_design_config/clocks/hw_clk_sgmii_cfm.h \
+	$(BOARD_DIR)/fpga_design_config/clocks/hw_clk_sgmii_pll.h \
+	$(BOARD_DIR)/fpga_design_config/clocks/hw_clk_sysreg.h \
+	$(BOARD_DIR)/fpga_design_config/clocks/hw_mss_clks.h \
+	$(BOARD_DIR)/fpga_design_config/ddr/hw_ddr_io_bank.h \
+	$(BOARD_DIR)/fpga_design_config/ddr/hw_ddr_mode.h \
+	$(BOARD_DIR)/fpga_design_config/ddr/hw_ddr_off_mode.h \
+	$(BOARD_DIR)/fpga_design_config/ddr/hw_ddr_options.h \
+	$(BOARD_DIR)/fpga_design_config/ddr/hw_ddr_segs.h \
+	$(BOARD_DIR)/fpga_design_config/ddr/hw_ddrc.h \
+	$(BOARD_DIR)/fpga_design_config/general/hw_gen_peripherals.h \
+	$(BOARD_DIR)/fpga_design_config/fpga_design_config.h \
+	$(BOARD_DIR)/fpga_design_config/io/hw_hsio_mux.h \
+	$(BOARD_DIR)/fpga_design_config/io/hw_mssio_mux.h \
+	$(BOARD_DIR)/fpga_design_config/memory_map/hw_apb_split.h \
+	$(BOARD_DIR)/fpga_design_config/memory_map/hw_cache.h \
+	$(BOARD_DIR)/fpga_design_config/memory_map/hw_memory.h \
+	$(BOARD_DIR)/fpga_design_config/memory_map/hw_mpu_crypto.h \
+	$(BOARD_DIR)/fpga_design_config/memory_map/hw_mpu_fic0.h \
+	$(BOARD_DIR)/fpga_design_config/memory_map/hw_mpu_fic1.h \
+	$(BOARD_DIR)/fpga_design_config/memory_map/hw_mpu_fic2.h \
+	$(BOARD_DIR)/fpga_design_config/memory_map/hw_mpu_gem0.h \
+	$(BOARD_DIR)/fpga_design_config/memory_map/hw_mpu_gem1.h \
+	$(BOARD_DIR)/fpga_design_config/memory_map/hw_mpu_mmc.h \
+	$(BOARD_DIR)/fpga_design_config/memory_map/hw_mpu_scb.h \
+	$(BOARD_DIR)/fpga_design_config/memory_map/hw_mpu_trace.h \
+	$(BOARD_DIR)/fpga_design_config/memory_map/hw_mpu_usb.h \
+	$(BOARD_DIR)/fpga_design_config/memory_map/hw_pmp_hart0.h \
+	$(BOARD_DIR)/fpga_design_config/memory_map/hw_pmp_hart1.h \
+	$(BOARD_DIR)/fpga_design_config/memory_map/hw_pmp_hart2.h \
+	$(BOARD_DIR)/fpga_design_config/memory_map/hw_pmp_hart3.h \
+	$(BOARD_DIR)/fpga_design_config/memory_map/hw_pmp_hart4.h \
+	$(BOARD_DIR)/fpga_design_config/sgmii/hw_sgmii_tip.h \
+
+$(info MSS config file is: $(CONFIG_SOC_FPGA_DESIGN_XML))
+
+SOC_FPGA_DESIGN_XML_FILE= $(subst $\",,$(CONFIG_SOC_FPGA_DESIGN_XML))
+ifeq ("$(wildcard $(SOC_FPGA_DESIGN_XML_FILE))", "")
+$(error "XML file $(CONFIG_SOC_FPGA_DESIGN_XML) specified by CONFIG_SOC_FPGA_DESIGN_XML does not exist")
+endif
+
+config.h: $(SOC_CONFIG_FILES)
+$(SOC_CONFIG_FILES): $(SOC_FPGA_DESIGN_XML_FILE)
+	@$(ECHO) " MPFSCFGGEN    $<";
+	$(PYTHON) tools/polarfire-soc-configuration-generator/mpfs_configuration_generator.py $< $(BOARD_DIR)
+
+$(RISCV_TARGET): $(SOC_CONFIG_FILES)
diff -ruN A/boards/som1-soc/mpfs_hal_config/mss_sw_config.h B/boards/som1-soc/mpfs_hal_config/mss_sw_config.h
--- A/boards/som1-soc/mpfs_hal_config/mss_sw_config.h	1969-12-31 16:00:00.000000000 -0800
+++ B/boards/som1-soc/mpfs_hal_config/mss_sw_config.h	2023-12-13 01:55:54.632290589 -0800
@@ -0,0 +1,246 @@
+#ifndef MSS_SW_CONFIG_H_
+#define MSS_SW_CONFIG_H_
+
+/*******************************************************************************
+ * Copyright 2019-2022 Microchip FPGA Embedded Systems Solutions.
+ *
+ * SPDX-License-Identifier: MIT
+ *
+ * MPFS HAL Embedded Software
+ *
+ */
+
+/*******************************************************************************
+ *
+ * Platform definitions
+ * Version based on requirements of MPFS MSS
+ *
+ */
+ /*========================================================================*//**
+  @mainpage Sample file detailing how mss_sw_config.h should be constructed for
+    the MPFS MSS
+
+    @section intro_sec Introduction
+    The mss_sw_config.h has the default software configuration settings for the
+    MPFS HAL and will be located at
+    <Project-Name>/src/platform/platform_config_reference folder of the bare
+    metal SoftConsole project. The platform_config_reference is provided as a
+    default reference configuration.
+    When you want to configure the MPFS HAL with required configuration for
+    your project, the mss_sw_config.h must be edited and be placed in the
+    following project directory:
+    <Project-Name>/src/boards/<your-board>/platform_config/mpfs_hal_config/
+
+    @section
+
+*//*==========================================================================*/
+
+/*
+ * Include any driver setup/over-rides you may require.
+ */
+#include "drivers/fpga_ip/miv_ihc/miv_ihc_defines.h"
+#include "drivers_config/fpga_ip/miv_ihc/miv_ihc_config.h"
+
+/*
+ * MPFS_HAL_FIRST_HART and MPFS_HAL_LAST_HART defines are used to specify which
+ * harts to actually start. The value and the actual hart it represents are
+ * listed below:
+ * value  hart
+ *    0  E51
+ *    1  U54_1
+ *    2  U54_2
+ *    3  U54_3
+ *    4  U54_4
+ * Set MPFS_HAL_FIRST_HART to a value greater than 0 if you do not want your
+ * application to start and execute code on the harts represented by smaller
+ * value numbers.
+ * Set MPFS_HAL_LAST_HART to a value smaller than 4 if you do not wish to use
+ * all U54_x harts.
+ * Harts that are not started will remain in an infinite WFI loop unless used
+ * through some other method.
+ * The value of MPFS_HAL_FIRST_HART must always be less than MPFS_HAL_LAST_HART.
+ * The value of MPFS_HAL_LAST_HART must never be greater than 4.
+ * A typical use-case where you set MPFS_HAL_FIRST_HART = 1 and
+ * MPFS_HAL_LAST_HART = 1 is when
+ * your application is running on U54_1 and a bootloader running on E51 loads
+ * your application to the target memory and kicks-off U54_1 to run it.
+ */
+#ifndef MPFS_HAL_FIRST_HART
+#define MPFS_HAL_FIRST_HART  1 // was 0 in OLD HSS
+#endif
+
+#ifndef MPFS_HAL_LAST_HART
+#define MPFS_HAL_LAST_HART   4
+#endif
+
+/*
+ * IMAGE_LOADED_BY_BOOTLOADER
+ * We set IMAGE_LOADED_BY_BOOTLOADER = 0 if the application image runs from
+ * non-volatile memory after reset. (No previous stage bootloader is used.)
+ * Set IMAGE_LOADED_BY_BOOTLOADER = 1 if the application image is loaded by a
+ * previous stage bootloader.
+ *
+ * MPFS_HAL_HW_CONFIG is defined if we are a boot-loader. This is a
+ * conditional compile switch is used to determine if MPFS HAL will perform the
+ * hardware configurations or not.
+ * Defined      => This program acts as a First stage bootloader and performs
+ *                 hardware configurations.
+ * Not defined  => This program assumes that the hardware configurations are
+ *                 already performed (Typically by a previous boot stage)
+ *
+ * List of items initialised when MPFS_HAL_HW_CONFIG is enabled
+ * - load virtual rom (see load_virtual_rom(void) in system_startup.c)
+ * - l2 cache config
+ * - Bus error unit config
+ * - MPU config
+ * - pmp config
+ * - I/O, clock and clock mux's, DDR and SGMII
+ * - will start other harts, see text describing MPFS_HAL_FIRST_HART,
+ *   MPFS_HAL_LAST_HART above
+ *
+ */
+#define IMAGE_LOADED_BY_BOOTLOADER 0
+#if (IMAGE_LOADED_BY_BOOTLOADER == 0)
+#define MPFS_HAL_HW_CONFIG
+#endif
+
+/*------------------------------------------------------------------------------
+ * Markers used to indicate startup status of hart
+ */
+#define HLS_DATA_IN_WFI                     0x12345678U
+#define HLS_DATA_PASSED_WFI                 0x87654321U
+
+/*
+ * If you are using common memory for sharing across harts,
+ * uncomment #define MPFS_HAL_SHARED_MEM_ENABLED
+ * make sure common memory is allocated in the linker script
+ * See app_hart_common mem section in the example platform
+ * linker scripts.
+ */
+
+//#define MPFS_HAL_SHARED_MEM_ENABLED
+
+
+/* define the required tick rate in Milliseconds */
+/* if this program is running on one hart only, only that particular hart value
+ * will be used */
+#define HART0_TICK_RATE_MS  5UL
+#define HART1_TICK_RATE_MS  5UL
+#define HART2_TICK_RATE_MS  5UL
+#define HART3_TICK_RATE_MS  5UL
+#define HART4_TICK_RATE_MS  5UL
+
+/*
+ * Define the size of the Hart Local Storage (HLS).
+ * In the MPFS HAL, we are using HLS for debug data storage during the initial
+ * boot phase.
+ * This includes the flags which indicate the hart state regarding boot state.
+ * The HLS will take memory from top of each stack allocated at boot time.
+ *
+ */
+#define HLS_DEBUG_AREA_SIZE     64
+
+/*
+ * Bus Error Unit (BEU) configurations
+ * BEU_ENABLE => Configures the events that the BEU can report. bit value
+ *               1= enabled, 0 = disabled.
+ * BEU_PLIC_INT => Configures which accrued events should generate an
+ *                 interrupt to the PLIC.
+ * BEU_LOCAL_INT => Configures which accrued events should generate a
+ *                 local interrupt to the hart on which the event accrued.
+ */
+#define BEU_ENABLE                  0x0ULL
+#define BEU_PLIC_INT                0x0ULL
+#define BEU_LOCAL_INT               0x0ULL
+
+/*
+ * Clear memory on startup
+ * 0 => do not clear DTIM and L2
+ * 1 => Clears memory
+ * Note: If you are the zero stage bootloader, set this to one.
+ */
+#ifndef MPFS_HAL_CLEAR_MEMORY
+#define MPFS_HAL_CLEAR_MEMORY  0
+#endif
+
+/*
+ * Comment out the lines to disable the corresponding hardware support not required
+ * in your application.
+ * This is not necessary from an operational point of view as operation dictated
+ * by MSS configurator settings, and items are enabled/disabled by this method.
+ * The reason you may want to use below is to save code space.
+ */
+#define SGMII_SUPPORT
+#define DDR_SUPPORT
+#define MSSIO_SUPPORT
+
+/*
+ * Debugging IHC. This placed memory map in volatile memory and uses software
+ * state machine
+ */
+#define LIBERO_SETTING_CONTEXT_A_HART_EN    0x0000000EUL    /* harts 1 to 3 */
+#define LIBERO_SETTING_CONTEXT_B_HART_EN    0x00000010UL    /* hart 4 */
+
+/*
+ * DDR software options
+ */
+
+/*
+ * Debug DDR startup through a UART
+ * Comment out in normal operation. May be useful for debug purposes in bring-up
+ * of a new board design.
+ * See the weakly linked function setup_ddr_debug_port(mss_uart_instance_t * uart)
+ * If you need to edit this function, make another copy of the function in your
+ * application without the weak linking attribute. This copy will then get linked.
+ * */
+#define DEBUG_DDR_INIT
+//#define DEBUG_DDR_RD_RW_FAIL
+//#define DEBUG_DDR_RD_RW_PASS
+//#define DEBUG_DDR_CFG_DDR_SGMII_PHY
+//#define DEBUG_DDR_DDRCFG
+
+/*
+#define LIBERO_SETTING_TRAINING_SKIP_SETTING        0x00000002UL
+
+// set to 6 for DDR3/DDR4
+#define SW_TRAING_BCLK_SCLK_OFFSET                  0x00000006UL
+#define TEST_64BIT_ACCESS 0
+
+#define LIBERO_SETTING_CFG_VREFDQ_TRN_ENABLE        0x00000000UL
+#define LIBERO_SETTING_CFG_VREFDQ_TRN_RANGE         0x00000000UL
+#define LIBERO_SETTING_CFG_VREFDQ_TRN_VALUE         0x00000018UL //75.6%, Range 0, 60.6% Range 1
+//#define DEBUG_DDR_INIT
+//#define DEBUG_DDR_RD_RW_FAIL
+
+
+#define LIBERO_SETTING_CFG_READ_TO_WRITE        0x0000000FUL
+#define LIBERO_SETTING_CFG_READ_TO_WRITE_ODT    0x0000000FUL
+#define LIBERO_SETTING_CFG_CCD_L                0x00000006UL
+#define LIBERO_SETTING_CFG_LOOKAHEAD_PCH        0x00000001UL
+#define LIBERO_SETTING_CFG_LOOKAHEAD_ACT        0x00000001UL
+*/
+
+/*
+ * SDIO register address location in fabric
+ */
+/*
+ * We want the Kconfig-generated config.h file to get the SDIO Register Address,
+ * but it defines CONFIG_OPENSBI...
+ *
+ * OpenSBI type definitions conflict with mpfs_hal
+ * so we need to undefine CONFIG_OPENSBI after including config.h
+ */
+#include "config.h"
+#undef CONFIG_OPENSBI
+
+#ifdef CONFIG_SERVICE_MMC_FABRIC_SD_EMMC_DEMUX_SELECT_ADDRESS
+#  undef LIBERO_SETTING_FPGA_SWITCH_ADDRESS
+#  define LIBERO_SETTING_FPGA_SWITCH_ADDRESS CONFIG_SERVICE_MMC_FABRIC_SD_EMMC_DEMUX_SELECT_ADDRESS
+#else
+#  ifndef LIBERO_SETTING_FPGA_SWITCH_ADDRESS
+#    define LIBERO_SETTING_FPGA_SWITCH_ADDRESS 0x4fffff00
+#  endif
+#endif
+
+#endif /* USER_CONFIG_MSS_USER_CONFIG_H_ */
+
diff -ruN A/boards/som1-soc/mpfs_hal_config/readme.txt B/boards/som1-soc/mpfs_hal_config/readme.txt
--- A/boards/som1-soc/mpfs_hal_config/readme.txt	1969-12-31 16:00:00.000000000 -0800
+++ B/boards/som1-soc/mpfs_hal_config/readme.txt	2023-12-13 01:55:54.632290589 -0800
@@ -0,0 +1,2 @@
+contains user configuration of the platform
+e.g. division of memory between harts etc.
\ No newline at end of file
diff -ruN A/boards/som1-soc/soc_fpga_design/xml/som1-soc.cfg B/boards/som1-soc/soc_fpga_design/xml/som1-soc.cfg
--- A/boards/som1-soc/soc_fpga_design/xml/som1-soc.cfg	1969-12-31 16:00:00.000000000 -0800
+++ B/boards/som1-soc/soc_fpga_design/xml/som1-soc.cfg	2023-12-28 08:05:17.952458209 -0800
@@ -0,0 +1,1215 @@
+BANK2_VOLTAGE                                       1.8
+BANK4_VOLTAGE                                       1.8
+BANK5_VOLTAGE                                       2.5
+CAN_0                                               UNUSED
+CAN_0_TX_EBL_N                                      UNUSED
+CAN_1                                               UNUSED
+CAN_1_TX_EBL_N                                      UNUSED
+CAN_CLK_FREQ                                        80
+CAN_CLK_SOURCE                                      MSS_PLL
+CORE_UP                                             UNUSED
+CRYPTO                                              UNUSED
+CRYPTO_DLL_JITTER_TOLERANCE                         MEDIUM_LOW
+CRYPTO_ENABLE_ALARM                                 false
+CRYPTO_ENABLE_BUSERROR                              false
+CRYPTO_ENABLE_BUSY                                  true
+CRYPTO_ENABLE_COMPLETE                              false
+CRYPTO_ENABLE_DLL_LOCK                              true
+CRYPTO_ENABLE_MESH                                  false
+CRYPTO_ENABLE_STREAMING                             false
+CRYPTO_MSS_CLK_FREQ                                 200
+CRYPTO_USE_EMBEDDED_DLL                             true
+DDR3_ADDRESS_MIRROR                                 false
+DDR3_ADDRESS_ORDERING                               CHIP_ROW_BANK_COL
+DDR3_ADVANCED_CA_TRAINING                           false
+DDR3_BANK_ADDR_WIDTH                                3
+DDR3_BURST_LENGTH                                   0
+DDR3_CAS_ADDITIVE_LATENCY                           0
+DDR3_CAS_LATENCY                                    5
+DDR3_CAS_WRITE_LATENCY                              5
+DDR3_CLOCK_DDR                                      666
+DDR3_COL_ADDR_WIDTH                                 11
+DDR3_CONTROLLER_ADD_CMD_DRIVE                       34
+DDR3_CONTROLLER_CLK_DRIVE                           34
+DDR3_CONTROLLER_DQS_DRIVE                           34
+DDR3_CONTROLLER_DQS_ODT                             60
+DDR3_CONTROLLER_DQ_DRIVE                            34
+DDR3_CONTROLLER_DQ_ODT                              120
+DDR3_DEGREE0                                        0
+DDR3_DEGREE45                                       1
+DDR3_DEGREE90                                       2
+DDR3_DM_MODE                                        DM
+DDR3_DQDQS_TRAINING_OFFSET                          1
+DDR3_ENABLE_ECC                                     false
+DDR3_ENABLE_LOOKAHEAD_PRECHARGE_ACTIVATE            false
+DDR3_MEMORY_FORMAT                                  COMPONENT
+DDR3_NB_CLKS                                        1
+DDR3_NB_RANKS                                       1
+DDR3_NUMBER_OF_OFFSETS                              4
+DDR3_ODT_ENABLE_RD_RNK0_ODT0                        false
+DDR3_ODT_ENABLE_RD_RNK0_ODT1                        false
+DDR3_ODT_ENABLE_RD_RNK1_ODT0                        false
+DDR3_ODT_ENABLE_RD_RNK1_ODT1                        false
+DDR3_ODT_ENABLE_WR_RNK0_ODT0                        false
+DDR3_ODT_ENABLE_WR_RNK0_ODT1                        false
+DDR3_ODT_ENABLE_WR_RNK1_ODT0                        false
+DDR3_ODT_ENABLE_WR_RNK1_ODT1                        false
+DDR3_OFFSET0                                        0
+DDR3_OFFSET1                                        1
+DDR3_OFFSET2                                        2
+DDR3_OFFSET3                                        3
+DDR3_OUTPUT_DRIVE_STRENGTH                          RZQ6
+DDR3_PARTIAL_ARRAY_SELF_REFRESH                     FULL
+DDR3_READ_BURST_TYPE                                SEQUENTIAL
+DDR3_ROW_ADDR_WIDTH                                 13
+DDR3_RTT_NOM                                        DISABLED
+DDR3_RTT_WR                                         OFF
+DDR3_SELF_REFRESH_TEMPERATURE                       NORMAL
+DDR3_TIMING_FAW                                     40
+DDR3_TIMING_RAS                                     35
+DDR3_TIMING_RC                                      47.5
+DDR3_TIMING_RCD                                     12.5
+DDR3_TIMING_REFI                                    7.8
+DDR3_TIMING_RFC                                     110
+DDR3_TIMING_RP                                      12.5
+DDR3_TIMING_RRD                                     6.25
+DDR3_TIMING_RTP                                     8
+DDR3_TIMING_WR                                      18
+DDR3_TIMING_WTR                                     4
+DDR3_WIDTH                                          32
+DDR3_ZQ_CALIB_PERIOD                                200
+DDR3_ZQ_CALIB_TYPE                                  0
+DDR3_ZQ_CAL_INIT_TIME                               512
+DDR3_ZQ_CAL_L_TIME                                  256
+DDR3_ZQ_CAL_S_TIME                                  64
+DDR4_ADDRESS_MIRROR                                 false
+DDR4_ADDRESS_ORDERING                               CHIP_ROW_BG_BANK_COL
+DDR4_ADVANCED_CA_TRAINING                           false
+DDR4_AUTO_SELF_REFRESH                              3
+DDR4_BANK_ADDR_WIDTH                                2
+DDR4_BANK_GROUP_ADDRESS_WIDTH                       1
+DDR4_BURST_LENGTH                                   0
+DDR4_CAS_ADDITIVE_LATENCY                           0
+DDR4_CAS_LATENCY                                    12
+DDR4_CAS_WRITE_LATENCY                              11
+DDR4_CA_PARITY_LATENCY_MODE                         0
+DDR4_CLOCK_DDR                                      800.0
+DDR4_COL_ADDR_WIDTH                                 10
+DDR4_CONTROLLER_ADD_CMD_DRIVE                       34
+DDR4_CONTROLLER_CLK_DRIVE                           48
+DDR4_CONTROLLER_DQS_DRIVE                           48
+DDR4_CONTROLLER_DQS_ODT                             120
+DDR4_CONTROLLER_DQ_DRIVE                            48
+DDR4_CONTROLLER_DQ_ODT                              120
+DDR4_DEGREE0                                        0
+DDR4_DEGREE45                                       1
+DDR4_DEGREE90                                       2
+DDR4_DM_MODE                                        DM
+DDR4_DQDQS_TRAINING_OFFSET                          1
+DDR4_ENABLE_ECC                                     false
+DDR4_ENABLE_LOOKAHEAD_PRECHARGE_ACTIVATE            false
+DDR4_ENABLE_PAR_ALERT                               false
+DDR4_GRANULARITY_MODE                               0
+DDR4_INTERNAL_VREF_MONITER                          0
+DDR4_MEMORY_FORMAT                                  COMPONENT
+DDR4_NB_CLKS                                        1
+DDR4_NB_RANKS                                       1
+DDR4_NUMBER_OF_OFFSETS                              4
+DDR4_ODT_ENABLE_RD_RNK0_ODT0                        false
+DDR4_ODT_ENABLE_RD_RNK0_ODT1                        false
+DDR4_ODT_ENABLE_RD_RNK1_ODT0                        false
+DDR4_ODT_ENABLE_RD_RNK1_ODT1                        false
+DDR4_ODT_ENABLE_WR_RNK0_ODT0                        false
+DDR4_ODT_ENABLE_WR_RNK0_ODT1                        false
+DDR4_ODT_ENABLE_WR_RNK1_ODT0                        false
+DDR4_ODT_ENABLE_WR_RNK1_ODT1                        false
+DDR4_OFFSET0                                        0
+DDR4_OFFSET1                                        1
+DDR4_OFFSET2                                        2
+DDR4_OFFSET3                                        3
+DDR4_OUTPUT_DRIVE_STRENGTH                          RZQ7
+DDR4_POWERDOWN_INPUT_BUFFER                         1
+DDR4_READ_BURST_TYPE                                SEQUENTIAL
+DDR4_READ_PREAMBLE                                  0
+DDR4_ROW_ADDR_WIDTH                                 17
+DDR4_RTT_NOM                                        RZQ6
+DDR4_RTT_PARK                                       0
+DDR4_RTT_WR                                         OFF
+DDR4_SELF_REFRESH_ABORT_MODE                        0
+DDR4_TEMPERATURE_REFRESH_MODE                       0
+DDR4_TEMPERATURE_REFRESH_RANGE                      NORMAL
+DDR4_TIMING_CCD_L                                   5
+DDR4_TIMING_CCD_S                                   4
+DDR4_TIMING_FAW                                     35
+DDR4_TIMING_RAS                                     34
+DDR4_TIMING_RC                                      45.92
+DDR4_TIMING_RCD                                     13.92
+DDR4_TIMING_REFI                                    7.8
+DDR4_TIMING_RFC                                     350
+DDR4_TIMING_RP                                      13.92
+DDR4_TIMING_RRD_L                                   6
+DDR4_TIMING_RRD_S                                   5
+DDR4_TIMING_RTP                                     7.5
+DDR4_TIMING_WR                                      15
+DDR4_TIMING_WTR_L                                   6
+DDR4_TIMING_WTR_S                                   2
+DDR4_VREF_CA                                        45
+DDR4_VREF_CALIB_ENABLE                              1
+DDR4_VREF_CALIB_RANGE                               1
+DDR4_VREF_CALIB_VALUE                               64.5
+DDR4_VREF_DATA                                      65
+DDR4_WIDTH                                          32
+DDR4_WRITE_PREAMBLE                                 0
+DDR4_ZQ_CALIB_PERIOD                                200
+DDR4_ZQ_CALIB_TYPE                                  0
+DDR4_ZQ_CAL_INIT_TIME                               1024
+DDR4_ZQ_CAL_L_TIME                                  512
+DDR4_ZQ_CAL_S_TIME                                  128
+DDR_CACHED_32BIT_MEM_SIZE                           768
+DDR_CACHED_32BIT_MEM_UNIT                           MB
+DDR_CACHED_32BIT_PHY_OFFSET                         0x0000_0000
+DDR_CACHED_64BIT_MEM_SIZE                           3
+DDR_CACHED_64BIT_MEM_UNIT                           GB
+DDR_CACHED_64BIT_PHY_OFFSET                         0x3000_0000
+DDR_NON_CACHED_32BIT_MEM_SIZE                       256
+DDR_NON_CACHED_32BIT_MEM_UNIT                       MB
+DDR_NON_CACHED_32BIT_PHY_OFFSET                     0xF000_0000
+DDR_NON_CACHED_64BIT_MEM_SIZE                       0
+DDR_NON_CACHED_64BIT_MEM_UNIT                       GB
+DDR_NON_CACHED_64BIT_PHY_OFFSET                     0x0000_0000
+DDR_REFCLK                                          DEDICATED_IO
+DDR_SDRAM_TYPE                                      DDR4
+DIE                                                 MPFS460T
+EMMC                                                MSSIO_B4
+EMMC_DATA_7_4                                       MSSIO_B4
+EMMC_SD_CLK_SOURCE                                  MSS_PLL
+EMMC_SD_SDIO_FREQ                                   200
+EMMC_SD_SWITCHING                                   DISABLED
+EMMC_SPEED_MODE                                     DEFAULT_SPEED
+ENABLE_FEEDBACK_PORTS                               false
+EXPOSE_BOOT_STATUS_PORTS                            false
+FF_IN_PROGRESS                                      UNUSED
+FIC_0_AXI4_INITIATOR_USED                           true
+FIC_0_AXI4_TARGET_USED                              false
+FIC_0_EMBEDDED_DLL_JITTER_RANGE                     LOW
+FIC_0_EMBEDDED_DLL_USED                             false
+FIC_1_AXI4_INITIATOR_USED                           false
+FIC_1_AXI4_TARGET_USED                              false
+FIC_1_EMBEDDED_DLL_JITTER_RANGE                     LOW
+FIC_1_EMBEDDED_DLL_USED                             false
+FIC_2_AXI4_TARGET_USED                              false
+FIC_2_EMBEDDED_DLL_JITTER_RANGE                     LOW
+FIC_2_EMBEDDED_DLL_USED                             false
+FIC_3_APB_INITIATOR_USED                            false
+FIC_3_EMBEDDED_DLL_JITTER_RANGE                     LOW
+FIC_3_EMBEDDED_DLL_USED                             false
+FLASH_VALID                                         UNUSED
+FREQOUT                                             UNUSED
+G5C_IOOUT                                           UNUSED
+GPIO_0_0                                            UNUSED
+GPIO_0_0_7_RESET_SOURCE                             MSS
+GPIO_0_0_DIR                                        IN
+GPIO_0_1                                            UNUSED
+GPIO_0_10                                           UNUSED
+GPIO_0_10_DIR                                       IN
+GPIO_0_11                                           UNUSED
+GPIO_0_11_DIR                                       IN
+GPIO_0_12                                           MSSIO_B4
+GPIO_0_12_DIR                                       OUT
+GPIO_0_13                                           MSSIO_B4
+GPIO_0_13_DIR                                       OUT
+GPIO_0_1_DIR                                        IN
+GPIO_0_2                                            UNUSED
+GPIO_0_2_DIR                                        IN
+GPIO_0_3                                            UNUSED
+GPIO_0_3_DIR                                        IN
+GPIO_0_4                                            UNUSED
+GPIO_0_4_DIR                                        IN
+GPIO_0_5                                            UNUSED
+GPIO_0_5_DIR                                        IN
+GPIO_0_6                                            UNUSED
+GPIO_0_6_DIR                                        IN
+GPIO_0_7                                            UNUSED
+GPIO_0_7_DIR                                        IN
+GPIO_0_8                                            UNUSED
+GPIO_0_8_13_RESET_SOURCE                            MSS
+GPIO_0_8_DIR                                        IN
+GPIO_0_9                                            UNUSED
+GPIO_0_9_DIR                                        IN
+GPIO_1_0                                            UNUSED
+GPIO_1_0_7_RESET_SOURCE                             MSS
+GPIO_1_0_DIR                                        IN
+GPIO_1_1                                            UNUSED
+GPIO_1_10                                           UNUSED
+GPIO_1_10_DIR                                       IN
+GPIO_1_11                                           UNUSED
+GPIO_1_11_DIR                                       IN
+GPIO_1_12                                           MSSIO_B2
+GPIO_1_12_DIR                                       BI
+GPIO_1_13                                           MSSIO_B2
+GPIO_1_13_DIR                                       BI
+GPIO_1_14                                           UNUSED
+GPIO_1_14_DIR                                       IN
+GPIO_1_15                                           UNUSED
+GPIO_1_15_DIR                                       IN
+GPIO_1_16                                           MSSIO_B2
+GPIO_1_16_23_RESET_SOURCE                           MSS
+GPIO_1_16_DIR                                       BI
+GPIO_1_17                                           MSSIO_B2
+GPIO_1_17_DIR                                       BI
+GPIO_1_18                                           MSSIO_B2
+GPIO_1_18_DIR                                       BI
+GPIO_1_19                                           MSSIO_B2
+GPIO_1_19_DIR                                       BI
+GPIO_1_1_DIR                                        IN
+GPIO_1_2                                            UNUSED
+GPIO_1_20                                           MSSIO_B2
+GPIO_1_20_DIR                                       BI
+GPIO_1_21                                           UNUSED
+GPIO_1_21_DIR                                       IN
+GPIO_1_22                                           UNUSED
+GPIO_1_22_DIR                                       IN
+GPIO_1_23                                           MSSIO_B2
+GPIO_1_23_DIR                                       BI
+GPIO_1_2_DIR                                        IN
+GPIO_1_3                                            UNUSED
+GPIO_1_3_DIR                                        IN
+GPIO_1_4                                            UNUSED
+GPIO_1_4_DIR                                        IN
+GPIO_1_5                                            UNUSED
+GPIO_1_5_DIR                                        IN
+GPIO_1_6                                            UNUSED
+GPIO_1_6_DIR                                        IN
+GPIO_1_7                                            UNUSED
+GPIO_1_7_DIR                                        IN
+GPIO_1_8                                            UNUSED
+GPIO_1_8_15_RESET_SOURCE                            MSS
+GPIO_1_8_DIR                                        IN
+GPIO_1_9                                            UNUSED
+GPIO_1_9_DIR                                        IN
+GPIO_2_0                                            UNUSED
+GPIO_2_0_7_RESET_SOURCE                             MSS
+GPIO_2_0_DIR                                        IN
+GPIO_2_1                                            UNUSED
+GPIO_2_10                                           UNUSED
+GPIO_2_10_DIR                                       IN
+GPIO_2_11                                           UNUSED
+GPIO_2_11_DIR                                       IN
+GPIO_2_12                                           UNUSED
+GPIO_2_12_DIR                                       IN
+GPIO_2_13                                           UNUSED
+GPIO_2_13_DIR                                       IN
+GPIO_2_14                                           UNUSED
+GPIO_2_14_DIR                                       IN
+GPIO_2_15                                           UNUSED
+GPIO_2_15_DIR                                       IN
+GPIO_2_16                                           UNUSED
+GPIO_2_16_23_RESET_SOURCE                           MSS
+GPIO_2_16_DIR                                       IN
+GPIO_2_17                                           UNUSED
+GPIO_2_17_DIR                                       IN
+GPIO_2_18                                           UNUSED
+GPIO_2_18_DIR                                       IN
+GPIO_2_19                                           UNUSED
+GPIO_2_19_DIR                                       IN
+GPIO_2_1_DIR                                        IN
+GPIO_2_2                                            UNUSED
+GPIO_2_20                                           UNUSED
+GPIO_2_20_DIR                                       IN
+GPIO_2_21                                           UNUSED
+GPIO_2_21_DIR                                       IN
+GPIO_2_22                                           UNUSED
+GPIO_2_22_DIR                                       IN
+GPIO_2_23                                           UNUSED
+GPIO_2_23_DIR                                       IN
+GPIO_2_24                                           UNUSED
+GPIO_2_24_31_RESET_SOURCE                           MSS
+GPIO_2_24_DIR                                       IN
+GPIO_2_25                                           UNUSED
+GPIO_2_25_DIR                                       IN
+GPIO_2_26                                           UNUSED
+GPIO_2_26_DIR                                       IN
+GPIO_2_27                                           UNUSED
+GPIO_2_27_DIR                                       IN
+GPIO_2_28                                           UNUSED
+GPIO_2_28_DIR                                       IN
+GPIO_2_29                                           UNUSED
+GPIO_2_29_DIR                                       IN
+GPIO_2_2_DIR                                        IN
+GPIO_2_3                                            UNUSED
+GPIO_2_30                                           UNUSED
+GPIO_2_30_DIR                                       IN
+GPIO_2_31                                           UNUSED
+GPIO_2_31_DIR                                       IN
+GPIO_2_3_DIR                                        IN
+GPIO_2_4                                            UNUSED
+GPIO_2_4_DIR                                        IN
+GPIO_2_5                                            UNUSED
+GPIO_2_5_DIR                                        IN
+GPIO_2_6                                            UNUSED
+GPIO_2_6_DIR                                        IN
+GPIO_2_7                                            UNUSED
+GPIO_2_7_DIR                                        IN
+GPIO_2_8                                            UNUSED
+GPIO_2_8_15_RESET_SOURCE                            MSS
+GPIO_2_8_DIR                                        IN
+GPIO_2_9                                            UNUSED
+GPIO_2_9_DIR                                        IN
+GPIO_INTERRUPT_FAB_CR_DATA                          0x00000000
+I2C_0                                               UNUSED
+I2C_0_BAUD_RATE_CLOCK                               UNUSED
+I2C_0_SMBUS                                         UNUSED
+I2C_0_SPEED_MODE                                    STANDARD
+I2C_1                                               UNUSED
+I2C_1_BAUD_RATE_CLOCK                               UNUSED
+I2C_1_SMBUS                                         UNUSED
+I2C_1_SPEED_MODE                                    STANDARD
+INTERNAL_DEBUG                                      false
+INTERRUPT                                           false
+IO_REFCLK_FREQ                                      125
+JTAG_TRACE                                          false
+JTAG_TRACE_CONTROL_VIA_FABRIC                       false
+L2CACHE_DMA_WAY0                                    true
+L2CACHE_DMA_WAY1                                    true
+L2CACHE_DMA_WAY10                                   false
+L2CACHE_DMA_WAY11                                   false
+L2CACHE_DMA_WAY12                                   false
+L2CACHE_DMA_WAY13                                   false
+L2CACHE_DMA_WAY14                                   false
+L2CACHE_DMA_WAY15                                   false
+L2CACHE_DMA_WAY2                                    true
+L2CACHE_DMA_WAY3                                    true
+L2CACHE_DMA_WAY4                                    true
+L2CACHE_DMA_WAY5                                    true
+L2CACHE_DMA_WAY6                                    true
+L2CACHE_DMA_WAY7                                    true
+L2CACHE_DMA_WAY8                                    false
+L2CACHE_DMA_WAY9                                    false
+L2CACHE_E51_D_WAY0                                  true
+L2CACHE_E51_D_WAY1                                  true
+L2CACHE_E51_D_WAY10                                 false
+L2CACHE_E51_D_WAY11                                 false
+L2CACHE_E51_D_WAY12                                 false
+L2CACHE_E51_D_WAY13                                 false
+L2CACHE_E51_D_WAY14                                 false
+L2CACHE_E51_D_WAY15                                 false
+L2CACHE_E51_D_WAY2                                  true
+L2CACHE_E51_D_WAY3                                  true
+L2CACHE_E51_D_WAY4                                  true
+L2CACHE_E51_D_WAY5                                  true
+L2CACHE_E51_D_WAY6                                  true
+L2CACHE_E51_D_WAY7                                  true
+L2CACHE_E51_D_WAY8                                  false
+L2CACHE_E51_D_WAY9                                  false
+L2CACHE_E51_I_WAY0                                  true
+L2CACHE_E51_I_WAY1                                  true
+L2CACHE_E51_I_WAY10                                 false
+L2CACHE_E51_I_WAY11                                 false
+L2CACHE_E51_I_WAY12                                 false
+L2CACHE_E51_I_WAY13                                 false
+L2CACHE_E51_I_WAY14                                 false
+L2CACHE_E51_I_WAY15                                 false
+L2CACHE_E51_I_WAY2                                  true
+L2CACHE_E51_I_WAY3                                  true
+L2CACHE_E51_I_WAY4                                  true
+L2CACHE_E51_I_WAY5                                  true
+L2CACHE_E51_I_WAY6                                  true
+L2CACHE_E51_I_WAY7                                  true
+L2CACHE_E51_I_WAY8                                  false
+L2CACHE_E51_I_WAY9                                  false
+L2CACHE_LIM_SIZE                                    4
+L2CACHE_PORT_0_WAY0                                 true
+L2CACHE_PORT_0_WAY1                                 true
+L2CACHE_PORT_0_WAY10                                false
+L2CACHE_PORT_0_WAY11                                false
+L2CACHE_PORT_0_WAY12                                false
+L2CACHE_PORT_0_WAY13                                false
+L2CACHE_PORT_0_WAY14                                false
+L2CACHE_PORT_0_WAY15                                false
+L2CACHE_PORT_0_WAY2                                 true
+L2CACHE_PORT_0_WAY3                                 true
+L2CACHE_PORT_0_WAY4                                 true
+L2CACHE_PORT_0_WAY5                                 true
+L2CACHE_PORT_0_WAY6                                 true
+L2CACHE_PORT_0_WAY7                                 true
+L2CACHE_PORT_0_WAY8                                 false
+L2CACHE_PORT_0_WAY9                                 false
+L2CACHE_PORT_1_WAY0                                 true
+L2CACHE_PORT_1_WAY1                                 true
+L2CACHE_PORT_1_WAY10                                false
+L2CACHE_PORT_1_WAY11                                false
+L2CACHE_PORT_1_WAY12                                false
+L2CACHE_PORT_1_WAY13                                false
+L2CACHE_PORT_1_WAY14                                false
+L2CACHE_PORT_1_WAY15                                false
+L2CACHE_PORT_1_WAY2                                 true
+L2CACHE_PORT_1_WAY3                                 true
+L2CACHE_PORT_1_WAY4                                 true
+L2CACHE_PORT_1_WAY5                                 true
+L2CACHE_PORT_1_WAY6                                 true
+L2CACHE_PORT_1_WAY7                                 true
+L2CACHE_PORT_1_WAY8                                 false
+L2CACHE_PORT_1_WAY9                                 false
+L2CACHE_PORT_2_WAY0                                 true
+L2CACHE_PORT_2_WAY1                                 true
+L2CACHE_PORT_2_WAY10                                false
+L2CACHE_PORT_2_WAY11                                false
+L2CACHE_PORT_2_WAY12                                false
+L2CACHE_PORT_2_WAY13                                false
+L2CACHE_PORT_2_WAY14                                false
+L2CACHE_PORT_2_WAY15                                false
+L2CACHE_PORT_2_WAY2                                 true
+L2CACHE_PORT_2_WAY3                                 true
+L2CACHE_PORT_2_WAY4                                 true
+L2CACHE_PORT_2_WAY5                                 true
+L2CACHE_PORT_2_WAY6                                 true
+L2CACHE_PORT_2_WAY7                                 true
+L2CACHE_PORT_2_WAY8                                 false
+L2CACHE_PORT_2_WAY9                                 false
+L2CACHE_PORT_3_WAY0                                 true
+L2CACHE_PORT_3_WAY1                                 true
+L2CACHE_PORT_3_WAY10                                false
+L2CACHE_PORT_3_WAY11                                false
+L2CACHE_PORT_3_WAY12                                false
+L2CACHE_PORT_3_WAY13                                false
+L2CACHE_PORT_3_WAY14                                false
+L2CACHE_PORT_3_WAY15                                false
+L2CACHE_PORT_3_WAY2                                 true
+L2CACHE_PORT_3_WAY3                                 true
+L2CACHE_PORT_3_WAY4                                 true
+L2CACHE_PORT_3_WAY5                                 true
+L2CACHE_PORT_3_WAY6                                 true
+L2CACHE_PORT_3_WAY7                                 true
+L2CACHE_PORT_3_WAY8                                 false
+L2CACHE_PORT_3_WAY9                                 false
+L2CACHE_SCRATCH_SIZE                                4
+L2CACHE_U54_1_D_WAY0                                true
+L2CACHE_U54_1_D_WAY1                                true
+L2CACHE_U54_1_D_WAY10                               false
+L2CACHE_U54_1_D_WAY11                               false
+L2CACHE_U54_1_D_WAY12                               false
+L2CACHE_U54_1_D_WAY13                               false
+L2CACHE_U54_1_D_WAY14                               false
+L2CACHE_U54_1_D_WAY15                               false
+L2CACHE_U54_1_D_WAY2                                true
+L2CACHE_U54_1_D_WAY3                                true
+L2CACHE_U54_1_D_WAY4                                true
+L2CACHE_U54_1_D_WAY5                                true
+L2CACHE_U54_1_D_WAY6                                true
+L2CACHE_U54_1_D_WAY7                                true
+L2CACHE_U54_1_D_WAY8                                false
+L2CACHE_U54_1_D_WAY9                                false
+L2CACHE_U54_1_I_WAY0                                true
+L2CACHE_U54_1_I_WAY1                                true
+L2CACHE_U54_1_I_WAY10                               false
+L2CACHE_U54_1_I_WAY11                               false
+L2CACHE_U54_1_I_WAY12                               false
+L2CACHE_U54_1_I_WAY13                               false
+L2CACHE_U54_1_I_WAY14                               false
+L2CACHE_U54_1_I_WAY15                               false
+L2CACHE_U54_1_I_WAY2                                true
+L2CACHE_U54_1_I_WAY3                                true
+L2CACHE_U54_1_I_WAY4                                true
+L2CACHE_U54_1_I_WAY5                                true
+L2CACHE_U54_1_I_WAY6                                true
+L2CACHE_U54_1_I_WAY7                                true
+L2CACHE_U54_1_I_WAY8                                false
+L2CACHE_U54_1_I_WAY9                                false
+L2CACHE_U54_2_D_WAY0                                true
+L2CACHE_U54_2_D_WAY1                                true
+L2CACHE_U54_2_D_WAY10                               false
+L2CACHE_U54_2_D_WAY11                               false
+L2CACHE_U54_2_D_WAY12                               false
+L2CACHE_U54_2_D_WAY13                               false
+L2CACHE_U54_2_D_WAY14                               false
+L2CACHE_U54_2_D_WAY15                               false
+L2CACHE_U54_2_D_WAY2                                true
+L2CACHE_U54_2_D_WAY3                                true
+L2CACHE_U54_2_D_WAY4                                true
+L2CACHE_U54_2_D_WAY5                                true
+L2CACHE_U54_2_D_WAY6                                true
+L2CACHE_U54_2_D_WAY7                                true
+L2CACHE_U54_2_D_WAY8                                false
+L2CACHE_U54_2_D_WAY9                                false
+L2CACHE_U54_2_I_WAY0                                true
+L2CACHE_U54_2_I_WAY1                                true
+L2CACHE_U54_2_I_WAY10                               false
+L2CACHE_U54_2_I_WAY11                               false
+L2CACHE_U54_2_I_WAY12                               false
+L2CACHE_U54_2_I_WAY13                               false
+L2CACHE_U54_2_I_WAY14                               false
+L2CACHE_U54_2_I_WAY15                               false
+L2CACHE_U54_2_I_WAY2                                true
+L2CACHE_U54_2_I_WAY3                                true
+L2CACHE_U54_2_I_WAY4                                true
+L2CACHE_U54_2_I_WAY5                                true
+L2CACHE_U54_2_I_WAY6                                true
+L2CACHE_U54_2_I_WAY7                                true
+L2CACHE_U54_2_I_WAY8                                false
+L2CACHE_U54_2_I_WAY9                                false
+L2CACHE_U54_3_D_WAY0                                true
+L2CACHE_U54_3_D_WAY1                                true
+L2CACHE_U54_3_D_WAY10                               false
+L2CACHE_U54_3_D_WAY11                               false
+L2CACHE_U54_3_D_WAY12                               false
+L2CACHE_U54_3_D_WAY13                               false
+L2CACHE_U54_3_D_WAY14                               false
+L2CACHE_U54_3_D_WAY15                               false
+L2CACHE_U54_3_D_WAY2                                true
+L2CACHE_U54_3_D_WAY3                                true
+L2CACHE_U54_3_D_WAY4                                true
+L2CACHE_U54_3_D_WAY5                                true
+L2CACHE_U54_3_D_WAY6                                true
+L2CACHE_U54_3_D_WAY7                                true
+L2CACHE_U54_3_D_WAY8                                false
+L2CACHE_U54_3_D_WAY9                                false
+L2CACHE_U54_3_I_WAY0                                true
+L2CACHE_U54_3_I_WAY1                                true
+L2CACHE_U54_3_I_WAY10                               false
+L2CACHE_U54_3_I_WAY11                               false
+L2CACHE_U54_3_I_WAY12                               false
+L2CACHE_U54_3_I_WAY13                               false
+L2CACHE_U54_3_I_WAY14                               false
+L2CACHE_U54_3_I_WAY15                               false
+L2CACHE_U54_3_I_WAY2                                true
+L2CACHE_U54_3_I_WAY3                                true
+L2CACHE_U54_3_I_WAY4                                true
+L2CACHE_U54_3_I_WAY5                                true
+L2CACHE_U54_3_I_WAY6                                true
+L2CACHE_U54_3_I_WAY7                                true
+L2CACHE_U54_3_I_WAY8                                false
+L2CACHE_U54_3_I_WAY9                                false
+L2CACHE_U54_4_D_WAY0                                true
+L2CACHE_U54_4_D_WAY1                                true
+L2CACHE_U54_4_D_WAY10                               false
+L2CACHE_U54_4_D_WAY11                               false
+L2CACHE_U54_4_D_WAY12                               false
+L2CACHE_U54_4_D_WAY13                               false
+L2CACHE_U54_4_D_WAY14                               false
+L2CACHE_U54_4_D_WAY15                               false
+L2CACHE_U54_4_D_WAY2                                true
+L2CACHE_U54_4_D_WAY3                                true
+L2CACHE_U54_4_D_WAY4                                true
+L2CACHE_U54_4_D_WAY5                                true
+L2CACHE_U54_4_D_WAY6                                true
+L2CACHE_U54_4_D_WAY7                                true
+L2CACHE_U54_4_D_WAY8                                false
+L2CACHE_U54_4_D_WAY9                                false
+L2CACHE_U54_4_I_WAY0                                true
+L2CACHE_U54_4_I_WAY1                                true
+L2CACHE_U54_4_I_WAY10                               false
+L2CACHE_U54_4_I_WAY11                               false
+L2CACHE_U54_4_I_WAY12                               false
+L2CACHE_U54_4_I_WAY13                               false
+L2CACHE_U54_4_I_WAY14                               false
+L2CACHE_U54_4_I_WAY15                               false
+L2CACHE_U54_4_I_WAY2                                true
+L2CACHE_U54_4_I_WAY3                                true
+L2CACHE_U54_4_I_WAY4                                true
+L2CACHE_U54_4_I_WAY5                                true
+L2CACHE_U54_4_I_WAY6                                true
+L2CACHE_U54_4_I_WAY7                                true
+L2CACHE_U54_4_I_WAY8                                false
+L2CACHE_U54_4_I_WAY9                                false
+LOCK_DOWN_B2_IOS                                    false
+LOCK_DOWN_B4_IOS                                    false
+LOCK_DOWN_DDR_IOS                                   false
+LOCK_DOWN_SGMII_IOS                                 false
+LPDDR3_ADDRESS_ORDERING                             CHIP_ROW_BANK_COL
+LPDDR3_ADVANCED_CA_TRAINING                         false
+LPDDR3_BANK_ADDR_WIDTH                              3
+LPDDR3_CLK_DISABLE_IN_SELF_REFRESH                  false
+LPDDR3_CLOCK_DDR                                    666
+LPDDR3_COL_ADDR_WIDTH                               11
+LPDDR3_CONTROLLER_ADD_CMD_DRIVE                     40
+LPDDR3_CONTROLLER_CLK_DRIVE                         48
+LPDDR3_CONTROLLER_DQS_DRIVE                         48
+LPDDR3_CONTROLLER_DQS_ODT                           120
+LPDDR3_CONTROLLER_DQ_DRIVE                          48
+LPDDR3_CONTROLLER_DQ_ODT                            120
+LPDDR3_DATA_LATENCY                                 RL10WL6
+LPDDR3_DEGREE0                                      0
+LPDDR3_DEGREE45                                     1
+LPDDR3_DEGREE90                                     2
+LPDDR3_DM_MODE                                      DM
+LPDDR3_DQDQS_TRAINING_OFFSET                        1
+LPDDR3_DQ_ODT                                       DISABLE
+LPDDR3_ENABLE_DDR_SELF_REFRESH                      false
+LPDDR3_ENABLE_ECC                                   false
+LPDDR3_ENABLE_LOOKAHEAD_PRECHARGE_ACTIVATE          false
+LPDDR3_IDLE_TIME_TO_SELF_REFRESH                    0
+LPDDR3_MEMORY_FORMAT                                COMPONENT
+LPDDR3_NUMBER_OF_OFFSETS                            4
+LPDDR3_ODT_ENABLE_RD_RNK0_ODT0                      false
+LPDDR3_ODT_ENABLE_WR_RNK0_ODT0                      false
+LPDDR3_OFFSET0                                      0
+LPDDR3_OFFSET1                                      1
+LPDDR3_OFFSET2                                      2
+LPDDR3_OFFSET3                                      3
+LPDDR3_OUTPUT_DRIVE_STRENGTH                        PDPU34P3
+LPDDR3_POWERDOWN_ODT                                0
+LPDDR3_ROW_ADDR_WIDTH                               14
+LPDDR3_TIMING_FAW                                   50
+LPDDR3_TIMING_MRR                                   4
+LPDDR3_TIMING_MRW                                   10
+LPDDR3_TIMING_RAS                                   42
+LPDDR3_TIMING_RC                                    57
+LPDDR3_TIMING_RCD                                   15
+LPDDR3_TIMING_REFI                                  3.9
+LPDDR3_TIMING_RFC                                   130
+LPDDR3_TIMING_RP                                    15
+LPDDR3_TIMING_RRD                                   10
+LPDDR3_TIMING_RTP                                   8
+LPDDR3_TIMING_WR                                    18
+LPDDR3_TIMING_WTR                                   4
+LPDDR3_WIDTH                                        32
+LPDDR3_ZQ_CALIB_PERIOD                              200
+LPDDR3_ZQ_CALIB_TYPE                                0
+LPDDR3_ZQ_CAL_INIT_TIME                             1
+LPDDR3_ZQ_CAL_L_TIME                                360
+LPDDR3_ZQ_CAL_R_TIME                                50
+LPDDR3_ZQ_CAL_S_TIME                                90
+LPDDR4_ADDRESS_ORDERING                             CHIP_ROW_BANK_COL
+LPDDR4_ADVANCED_CA_TRAINING                         false
+LPDDR4_BANK_ADDR_WIDTH                              3
+LPDDR4_CA_ODT                                       RZQ4
+LPDDR4_CLK_DISABLE_IN_SELF_REFRESH                  false
+LPDDR4_CLOCK_DDR                                    800
+LPDDR4_COL_ADDR_WIDTH                               10
+LPDDR4_CONTROLLER_ADD_CMD_DRIVE                     34
+LPDDR4_CONTROLLER_CLK_DRIVE                         34
+LPDDR4_CONTROLLER_DQS_DRIVE                         40
+LPDDR4_CONTROLLER_DQS_ODT                           40
+LPDDR4_CONTROLLER_DQ_DRIVE                          40
+LPDDR4_CONTROLLER_DQ_ODT                            40
+LPDDR4_DEGREE0                                      0
+LPDDR4_DEGREE45                                     1
+LPDDR4_DEGREE90                                     2
+LPDDR4_DM_MODE                                      DM
+LPDDR4_DQDQS_TRAINING_OFFSET                        1
+LPDDR4_DQ_ODT                                       RZQ2
+LPDDR4_DRIVE_STRENGTH                               RZQ6
+LPDDR4_ENABLE_DDR_SELF_REFRESH                      false
+LPDDR4_ENABLE_ECC                                   false
+LPDDR4_ENABLE_LOOKAHEAD_PRECHARGE_ACTIVATE          false
+LPDDR4_IDLE_TIME_TO_SELF_REFRESH                    0
+LPDDR4_MEMORY_FORMAT                                COMPONENT
+LPDDR4_NUMBER_OF_OFFSETS                            4
+LPDDR4_ODTE_CA                                      0
+LPDDR4_ODTE_CK                                      0
+LPDDR4_ODTE_CS                                      0
+LPDDR4_OFFSET0                                      0
+LPDDR4_OFFSET1                                      1
+LPDDR4_OFFSET2                                      2
+LPDDR4_OFFSET3                                      3
+LPDDR4_PULLUP_CAL                                   VDDQ3
+LPDDR4_RD_POSTAMBLE                                 CK0P5
+LPDDR4_RD_PREAMBLE                                  STATIC
+LPDDR4_READ_LATENCY                                 RL14
+LPDDR4_ROW_ADDR_WIDTH                               16
+LPDDR4_SELF_REFRESH_ABORT_MODE                      0
+LPDDR4_SOC_ODT                                      RZQ6
+LPDDR4_TIMING_FAW                                   40
+LPDDR4_TIMING_MRR                                   8
+LPDDR4_TIMING_MRW                                   10
+LPDDR4_TIMING_RAS                                   42
+LPDDR4_TIMING_RC                                    63
+LPDDR4_TIMING_RCD                                   18
+LPDDR4_TIMING_REFI                                  3.905
+LPDDR4_TIMING_RFC                                   380
+LPDDR4_TIMING_RP                                    21
+LPDDR4_TIMING_RRD                                   10
+LPDDR4_TIMING_RTP                                   10
+LPDDR4_TIMING_WR                                    18
+LPDDR4_TIMING_WTR                                   8
+LPDDR4_VREF_CA                                      50
+LPDDR4_VREF_CALIB_ENABLE                            1
+LPDDR4_VREF_CALIB_RANGE                             1
+LPDDR4_VREF_CALIB_VALUE                             31.2
+LPDDR4_VREF_DATA                                    15
+LPDDR4_WIDTH                                        32
+LPDDR4_WRITE_LATENCY                                WL8
+LPDDR4_WR_POSTAMBLE                                 CK0P5
+LPDDR4_ZQ_CALIB_PERIOD                              200
+LPDDR4_ZQ_CAL_LATCH_TIME                            30
+LPDDR4_ZQ_CAL_R_TIME                                50
+LPDDR4_ZQ_CAL_TIME                                  1
+LP_STATE                                            UNUSED
+M2F_MONITOR                                         UNUSED
+MAC_0                                               SGMII_IO_B5
+MAC_0_MANAGEMENT                                    FABRIC
+MAC_0_OTHER                                         UNUSED
+MAC_0_TSU                                           UNUSED
+MAC_1                                               SGMII_IO_B5
+MAC_1_MANAGEMENT                                    FABRIC
+MAC_1_OTHER                                         UNUSED
+MAC_1_TSU                                           UNUSED
+MAC_SGMII_REFCLK                                    DEDICATED_IO
+MAC_TSU_REFCLK                                      DEDICATED_IO
+MMUART_0                                            MSSIO_B2_B
+MMUART_0_MODE                                       ASYNCHRONOUS
+MMUART_0_MODEM                                      UNUSED
+MMUART_0_OTHER                                      UNUSED
+MMUART_1                                            UNUSED
+MMUART_1_MODE                                       ASYNCHRONOUS
+MMUART_1_MODEM                                      UNUSED
+MMUART_1_OTHER                                      UNUSED
+MMUART_2                                            UNUSED
+MMUART_3                                            UNUSED
+MMUART_4                                            UNUSED
+MODULE_NAME                                         se301_som1_soc_mss
+MSSIO_0_ATP_EN                                      false
+MSSIO_0_CLAMP_DIODE                                 false
+MSSIO_0_LPMD_IBUF                                   false
+MSSIO_0_LPMD_OBUF                                   false
+MSSIO_0_LP_PERSIST                                  false
+MSSIO_0_MD_IBUF                                     true
+MSSIO_0_OUT_DRIVE                                   8
+MSSIO_0_RES_PULL                                    UP
+MSSIO_0_SCHMITT_TRIGGER                             false
+MSSIO_10_ATP_EN                                     false
+MSSIO_10_CLAMP_DIODE                                false
+MSSIO_10_LPMD_IBUF                                  false
+MSSIO_10_LPMD_OBUF                                  false
+MSSIO_10_LP_PERSIST                                 false
+MSSIO_10_MD_IBUF                                    true
+MSSIO_10_OUT_DRIVE                                  8
+MSSIO_10_RES_PULL                                   UP
+MSSIO_10_SCHMITT_TRIGGER                            false
+MSSIO_11_ATP_EN                                     false
+MSSIO_11_CLAMP_DIODE                                false
+MSSIO_11_LPMD_IBUF                                  false
+MSSIO_11_LPMD_OBUF                                  false
+MSSIO_11_LP_PERSIST                                 false
+MSSIO_11_MD_IBUF                                    true
+MSSIO_11_OUT_DRIVE                                  8
+MSSIO_11_RES_PULL                                   UP
+MSSIO_11_SCHMITT_TRIGGER                            false
+MSSIO_12_ATP_EN                                     false
+MSSIO_12_CLAMP_DIODE                                false
+MSSIO_12_LPMD_IBUF                                  false
+MSSIO_12_LPMD_OBUF                                  false
+MSSIO_12_LP_PERSIST                                 false
+MSSIO_12_MD_IBUF                                    true
+MSSIO_12_OUT_DRIVE                                  8
+MSSIO_12_RES_PULL                                   UP
+MSSIO_12_SCHMITT_TRIGGER                            false
+MSSIO_13_ATP_EN                                     false
+MSSIO_13_CLAMP_DIODE                                false
+MSSIO_13_LPMD_IBUF                                  false
+MSSIO_13_LPMD_OBUF                                  false
+MSSIO_13_LP_PERSIST                                 false
+MSSIO_13_MD_IBUF                                    true
+MSSIO_13_OUT_DRIVE                                  8
+MSSIO_13_RES_PULL                                   UP
+MSSIO_13_SCHMITT_TRIGGER                            false
+MSSIO_14_ATP_EN                                     false
+MSSIO_14_CLAMP_DIODE                                false
+MSSIO_14_LPMD_IBUF                                  false
+MSSIO_14_LPMD_OBUF                                  false
+MSSIO_14_LP_PERSIST                                 false
+MSSIO_14_MD_IBUF                                    true
+MSSIO_14_OUT_DRIVE                                  8
+MSSIO_14_RES_PULL                                   UP
+MSSIO_14_SCHMITT_TRIGGER                            false
+MSSIO_15_ATP_EN                                     false
+MSSIO_15_CLAMP_DIODE                                false
+MSSIO_15_LPMD_IBUF                                  false
+MSSIO_15_LPMD_OBUF                                  false
+MSSIO_15_LP_PERSIST                                 false
+MSSIO_15_MD_IBUF                                    true
+MSSIO_15_OUT_DRIVE                                  8
+MSSIO_15_RES_PULL                                   UP
+MSSIO_15_SCHMITT_TRIGGER                            false
+MSSIO_16_ATP_EN                                     false
+MSSIO_16_CLAMP_DIODE                                false
+MSSIO_16_LPMD_IBUF                                  false
+MSSIO_16_LPMD_OBUF                                  false
+MSSIO_16_LP_PERSIST                                 false
+MSSIO_16_MD_IBUF                                    true
+MSSIO_16_OUT_DRIVE                                  8
+MSSIO_16_RES_PULL                                   UP
+MSSIO_16_SCHMITT_TRIGGER                            false
+MSSIO_17_ATP_EN                                     false
+MSSIO_17_CLAMP_DIODE                                false
+MSSIO_17_LPMD_IBUF                                  false
+MSSIO_17_LPMD_OBUF                                  false
+MSSIO_17_LP_PERSIST                                 false
+MSSIO_17_MD_IBUF                                    true
+MSSIO_17_OUT_DRIVE                                  8
+MSSIO_17_RES_PULL                                   UP
+MSSIO_17_SCHMITT_TRIGGER                            false
+MSSIO_18_ATP_EN                                     false
+MSSIO_18_CLAMP_DIODE                                false
+MSSIO_18_LPMD_IBUF                                  false
+MSSIO_18_LPMD_OBUF                                  false
+MSSIO_18_LP_PERSIST                                 false
+MSSIO_18_MD_IBUF                                    true
+MSSIO_18_OUT_DRIVE                                  8
+MSSIO_18_RES_PULL                                   UP
+MSSIO_18_SCHMITT_TRIGGER                            false
+MSSIO_19_ATP_EN                                     false
+MSSIO_19_CLAMP_DIODE                                false
+MSSIO_19_LPMD_IBUF                                  false
+MSSIO_19_LPMD_OBUF                                  false
+MSSIO_19_LP_PERSIST                                 false
+MSSIO_19_MD_IBUF                                    true
+MSSIO_19_OUT_DRIVE                                  8
+MSSIO_19_RES_PULL                                   UP
+MSSIO_19_SCHMITT_TRIGGER                            false
+MSSIO_1_ATP_EN                                      false
+MSSIO_1_CLAMP_DIODE                                 false
+MSSIO_1_LPMD_IBUF                                   false
+MSSIO_1_LPMD_OBUF                                   false
+MSSIO_1_LP_PERSIST                                  false
+MSSIO_1_MD_IBUF                                     true
+MSSIO_1_OUT_DRIVE                                   8
+MSSIO_1_RES_PULL                                    UP
+MSSIO_1_SCHMITT_TRIGGER                             false
+MSSIO_20_ATP_EN                                     false
+MSSIO_20_CLAMP_DIODE                                false
+MSSIO_20_LPMD_IBUF                                  false
+MSSIO_20_LPMD_OBUF                                  false
+MSSIO_20_LP_PERSIST                                 false
+MSSIO_20_MD_IBUF                                    true
+MSSIO_20_OUT_DRIVE                                  8
+MSSIO_20_RES_PULL                                   UP
+MSSIO_20_SCHMITT_TRIGGER                            false
+MSSIO_21_ATP_EN                                     false
+MSSIO_21_CLAMP_DIODE                                false
+MSSIO_21_LPMD_IBUF                                  false
+MSSIO_21_LPMD_OBUF                                  false
+MSSIO_21_LP_PERSIST                                 false
+MSSIO_21_MD_IBUF                                    true
+MSSIO_21_OUT_DRIVE                                  8
+MSSIO_21_RES_PULL                                   UP
+MSSIO_21_SCHMITT_TRIGGER                            false
+MSSIO_22_ATP_EN                                     false
+MSSIO_22_CLAMP_DIODE                                false
+MSSIO_22_LPMD_IBUF                                  false
+MSSIO_22_LPMD_OBUF                                  false
+MSSIO_22_LP_PERSIST                                 false
+MSSIO_22_MD_IBUF                                    true
+MSSIO_22_OUT_DRIVE                                  8
+MSSIO_22_RES_PULL                                   UP
+MSSIO_22_SCHMITT_TRIGGER                            false
+MSSIO_23_ATP_EN                                     false
+MSSIO_23_CLAMP_DIODE                                false
+MSSIO_23_LPMD_IBUF                                  false
+MSSIO_23_LPMD_OBUF                                  false
+MSSIO_23_LP_PERSIST                                 false
+MSSIO_23_MD_IBUF                                    true
+MSSIO_23_OUT_DRIVE                                  8
+MSSIO_23_RES_PULL                                   UP
+MSSIO_23_SCHMITT_TRIGGER                            false
+MSSIO_24_ATP_EN                                     false
+MSSIO_24_CLAMP_DIODE                                false
+MSSIO_24_LPMD_IBUF                                  false
+MSSIO_24_LPMD_OBUF                                  false
+MSSIO_24_LP_PERSIST                                 false
+MSSIO_24_MD_IBUF                                    true
+MSSIO_24_OUT_DRIVE                                  8
+MSSIO_24_RES_PULL                                   UP
+MSSIO_24_SCHMITT_TRIGGER                            false
+MSSIO_25_ATP_EN                                     false
+MSSIO_25_CLAMP_DIODE                                false
+MSSIO_25_LPMD_IBUF                                  false
+MSSIO_25_LPMD_OBUF                                  false
+MSSIO_25_LP_PERSIST                                 false
+MSSIO_25_MD_IBUF                                    true
+MSSIO_25_OUT_DRIVE                                  8
+MSSIO_25_RES_PULL                                   UP
+MSSIO_25_SCHMITT_TRIGGER                            false
+MSSIO_26_ATP_EN                                     false
+MSSIO_26_CLAMP_DIODE                                false
+MSSIO_26_LPMD_IBUF                                  false
+MSSIO_26_LPMD_OBUF                                  false
+MSSIO_26_LP_PERSIST                                 false
+MSSIO_26_MD_IBUF                                    true
+MSSIO_26_OUT_DRIVE                                  8
+MSSIO_26_RES_PULL                                   UP
+MSSIO_26_SCHMITT_TRIGGER                            false
+MSSIO_27_ATP_EN                                     false
+MSSIO_27_CLAMP_DIODE                                false
+MSSIO_27_LPMD_IBUF                                  false
+MSSIO_27_LPMD_OBUF                                  false
+MSSIO_27_LP_PERSIST                                 false
+MSSIO_27_MD_IBUF                                    true
+MSSIO_27_OUT_DRIVE                                  8
+MSSIO_27_RES_PULL                                   UP
+MSSIO_27_SCHMITT_TRIGGER                            false
+MSSIO_28_ATP_EN                                     false
+MSSIO_28_CLAMP_DIODE                                false
+MSSIO_28_LPMD_IBUF                                  false
+MSSIO_28_LPMD_OBUF                                  false
+MSSIO_28_LP_PERSIST                                 false
+MSSIO_28_MD_IBUF                                    true
+MSSIO_28_OUT_DRIVE                                  8
+MSSIO_28_RES_PULL                                   UP
+MSSIO_28_SCHMITT_TRIGGER                            false
+MSSIO_29_ATP_EN                                     false
+MSSIO_29_CLAMP_DIODE                                false
+MSSIO_29_LPMD_IBUF                                  false
+MSSIO_29_LPMD_OBUF                                  false
+MSSIO_29_LP_PERSIST                                 false
+MSSIO_29_MD_IBUF                                    true
+MSSIO_29_OUT_DRIVE                                  8
+MSSIO_29_RES_PULL                                   UP
+MSSIO_29_SCHMITT_TRIGGER                            false
+MSSIO_2_ATP_EN                                      false
+MSSIO_2_CLAMP_DIODE                                 false
+MSSIO_2_LPMD_IBUF                                   false
+MSSIO_2_LPMD_OBUF                                   false
+MSSIO_2_LP_PERSIST                                  false
+MSSIO_2_MD_IBUF                                     true
+MSSIO_2_OUT_DRIVE                                   8
+MSSIO_2_RES_PULL                                    UP
+MSSIO_2_SCHMITT_TRIGGER                             false
+MSSIO_30_ATP_EN                                     false
+MSSIO_30_CLAMP_DIODE                                false
+MSSIO_30_LPMD_IBUF                                  false
+MSSIO_30_LPMD_OBUF                                  false
+MSSIO_30_LP_PERSIST                                 false
+MSSIO_30_MD_IBUF                                    true
+MSSIO_30_OUT_DRIVE                                  8
+MSSIO_30_RES_PULL                                   UP
+MSSIO_30_SCHMITT_TRIGGER                            false
+MSSIO_31_ATP_EN                                     false
+MSSIO_31_CLAMP_DIODE                                false
+MSSIO_31_LPMD_IBUF                                  false
+MSSIO_31_LPMD_OBUF                                  false
+MSSIO_31_LP_PERSIST                                 false
+MSSIO_31_MD_IBUF                                    true
+MSSIO_31_OUT_DRIVE                                  8
+MSSIO_31_RES_PULL                                   UP
+MSSIO_31_SCHMITT_TRIGGER                            false
+MSSIO_32_ATP_EN                                     false
+MSSIO_32_CLAMP_DIODE                                false
+MSSIO_32_LPMD_IBUF                                  false
+MSSIO_32_LPMD_OBUF                                  false
+MSSIO_32_LP_PERSIST                                 false
+MSSIO_32_MD_IBUF                                    true
+MSSIO_32_OUT_DRIVE                                  8
+MSSIO_32_RES_PULL                                   UP
+MSSIO_32_SCHMITT_TRIGGER                            false
+MSSIO_33_ATP_EN                                     false
+MSSIO_33_CLAMP_DIODE                                false
+MSSIO_33_LPMD_IBUF                                  false
+MSSIO_33_LPMD_OBUF                                  false
+MSSIO_33_LP_PERSIST                                 false
+MSSIO_33_MD_IBUF                                    true
+MSSIO_33_OUT_DRIVE                                  8
+MSSIO_33_RES_PULL                                   UP
+MSSIO_33_SCHMITT_TRIGGER                            false
+MSSIO_34_ATP_EN                                     false
+MSSIO_34_CLAMP_DIODE                                false
+MSSIO_34_LPMD_IBUF                                  false
+MSSIO_34_LPMD_OBUF                                  false
+MSSIO_34_LP_PERSIST                                 false
+MSSIO_34_MD_IBUF                                    true
+MSSIO_34_OUT_DRIVE                                  8
+MSSIO_34_RES_PULL                                   UP
+MSSIO_34_SCHMITT_TRIGGER                            false
+MSSIO_35_ATP_EN                                     false
+MSSIO_35_CLAMP_DIODE                                false
+MSSIO_35_LPMD_IBUF                                  false
+MSSIO_35_LPMD_OBUF                                  false
+MSSIO_35_LP_PERSIST                                 false
+MSSIO_35_MD_IBUF                                    true
+MSSIO_35_OUT_DRIVE                                  8
+MSSIO_35_RES_PULL                                   UP
+MSSIO_35_SCHMITT_TRIGGER                            false
+MSSIO_36_ATP_EN                                     false
+MSSIO_36_CLAMP_DIODE                                false
+MSSIO_36_LPMD_IBUF                                  false
+MSSIO_36_LPMD_OBUF                                  false
+MSSIO_36_LP_PERSIST                                 false
+MSSIO_36_MD_IBUF                                    true
+MSSIO_36_OUT_DRIVE                                  8
+MSSIO_36_RES_PULL                                   UP
+MSSIO_36_SCHMITT_TRIGGER                            false
+MSSIO_37_ATP_EN                                     false
+MSSIO_37_CLAMP_DIODE                                false
+MSSIO_37_LPMD_IBUF                                  false
+MSSIO_37_LPMD_OBUF                                  false
+MSSIO_37_LP_PERSIST                                 false
+MSSIO_37_MD_IBUF                                    true
+MSSIO_37_OUT_DRIVE                                  8
+MSSIO_37_RES_PULL                                   UP
+MSSIO_37_SCHMITT_TRIGGER                            false
+MSSIO_3_ATP_EN                                      false
+MSSIO_3_CLAMP_DIODE                                 false
+MSSIO_3_LPMD_IBUF                                   false
+MSSIO_3_LPMD_OBUF                                   false
+MSSIO_3_LP_PERSIST                                  false
+MSSIO_3_MD_IBUF                                     true
+MSSIO_3_OUT_DRIVE                                   8
+MSSIO_3_RES_PULL                                    UP
+MSSIO_3_SCHMITT_TRIGGER                             false
+MSSIO_4_ATP_EN                                      false
+MSSIO_4_CLAMP_DIODE                                 false
+MSSIO_4_LPMD_IBUF                                   false
+MSSIO_4_LPMD_OBUF                                   false
+MSSIO_4_LP_PERSIST                                  false
+MSSIO_4_MD_IBUF                                     true
+MSSIO_4_OUT_DRIVE                                   8
+MSSIO_4_RES_PULL                                    UP
+MSSIO_4_SCHMITT_TRIGGER                             false
+MSSIO_5_ATP_EN                                      false
+MSSIO_5_CLAMP_DIODE                                 false
+MSSIO_5_LPMD_IBUF                                   false
+MSSIO_5_LPMD_OBUF                                   false
+MSSIO_5_LP_PERSIST                                  false
+MSSIO_5_MD_IBUF                                     true
+MSSIO_5_OUT_DRIVE                                   8
+MSSIO_5_RES_PULL                                    UP
+MSSIO_5_SCHMITT_TRIGGER                             false
+MSSIO_6_ATP_EN                                      false
+MSSIO_6_CLAMP_DIODE                                 false
+MSSIO_6_LPMD_IBUF                                   false
+MSSIO_6_LPMD_OBUF                                   false
+MSSIO_6_LP_PERSIST                                  false
+MSSIO_6_MD_IBUF                                     true
+MSSIO_6_OUT_DRIVE                                   8
+MSSIO_6_RES_PULL                                    UP
+MSSIO_6_SCHMITT_TRIGGER                             false
+MSSIO_7_ATP_EN                                      false
+MSSIO_7_CLAMP_DIODE                                 false
+MSSIO_7_LPMD_IBUF                                   false
+MSSIO_7_LPMD_OBUF                                   false
+MSSIO_7_LP_PERSIST                                  false
+MSSIO_7_MD_IBUF                                     true
+MSSIO_7_OUT_DRIVE                                   8
+MSSIO_7_RES_PULL                                    UP
+MSSIO_7_SCHMITT_TRIGGER                             false
+MSSIO_8_ATP_EN                                      false
+MSSIO_8_CLAMP_DIODE                                 false
+MSSIO_8_LPMD_IBUF                                   false
+MSSIO_8_LPMD_OBUF                                   false
+MSSIO_8_LP_PERSIST                                  false
+MSSIO_8_MD_IBUF                                     true
+MSSIO_8_OUT_DRIVE                                   8
+MSSIO_8_RES_PULL                                    UP
+MSSIO_8_SCHMITT_TRIGGER                             false
+MSSIO_9_ATP_EN                                      false
+MSSIO_9_CLAMP_DIODE                                 false
+MSSIO_9_LPMD_IBUF                                   false
+MSSIO_9_LPMD_OBUF                                   false
+MSSIO_9_LP_PERSIST                                  false
+MSSIO_9_MD_IBUF                                     true
+MSSIO_9_OUT_DRIVE                                   8
+MSSIO_9_RES_PULL                                    UP
+MSSIO_9_SCHMITT_TRIGGER                             false
+MSSIO_REFCLK_IOSTD                                  LVDS25
+MSSIO_REFCLK_ODT                                    100
+MSSIO_REFCLK_PULL_UP                                false
+MSSIO_REFCLK_SCHMITT_TRIGGER                        false
+MSSIO_REFCLK_THEVENIN                               OFF
+MSS_AHB_APB_CLK_DIV                                 4
+MSS_AXI_CLK_DIV                                     2
+MSS_CLK_DIV                                         1
+MSS_MANUAL_DDR_PHY_OFFSET_ENABLE                    false
+MSS_PLLOUT_FREQ                                     600.000
+MSS_PMP_ENABLE                                      false
+MSS_REFCLK                                          DEDICATED_IO
+PACKAGE                                             FCG1152_Eval
+PFSOC_MSS_VERSION                                   2023.2
+PLL_NW_REFCLK0_FREQ                                 100
+PLL_NW_REFCLK1_FREQ                                 125
+PMP_CAN0_CONTEXT_A_EN                               true
+PMP_CAN0_CONTEXT_B_EN                               false
+PMP_CAN1_CONTEXT_A_EN                               false
+PMP_CAN1_CONTEXT_B_EN                               true
+PMP_CRYPTO_CFG_CONTEXT_A_EN                         true
+PMP_CRYPTO_CFG_CONTEXT_B_EN                         false
+PMP_CRYPTO_MEM_CONTEXT_A_EN                         true
+PMP_CRYPTO_MEM_CONTEXT_B_EN                         false
+PMP_EMMC_CONTEXT_A_EN                               true
+PMP_EMMC_CONTEXT_B_EN                               false
+PMP_GEM0_CONTEXT_A_EN                               true
+PMP_GEM0_CONTEXT_B_EN                               false
+PMP_GEM1_CONTEXT_A_EN                               false
+PMP_GEM1_CONTEXT_B_EN                               true
+PMP_GPIO0_CONTEXT_A_EN                              true
+PMP_GPIO0_CONTEXT_B_EN                              false
+PMP_GPIO1_CONTEXT_A_EN                              false
+PMP_GPIO1_CONTEXT_B_EN                              true
+PMP_GPIO2_CONTEXT_A_EN                              true
+PMP_GPIO2_CONTEXT_B_EN                              false
+PMP_I2C0_CONTEXT_A_EN                               true
+PMP_I2C0_CONTEXT_B_EN                               false
+PMP_I2C1_CONTEXT_A_EN                               false
+PMP_I2C1_CONTEXT_B_EN                               true
+PMP_INITIATOR_U54_1_CONTEXT_A_EN                    true
+PMP_INITIATOR_U54_1_CONTEXT_B_EN                    false
+PMP_INITIATOR_U54_2_CONTEXT_A_EN                    true
+PMP_INITIATOR_U54_2_CONTEXT_B_EN                    false
+PMP_INITIATOR_U54_3_CONTEXT_A_EN                    false
+PMP_INITIATOR_U54_3_CONTEXT_B_EN                    true
+PMP_INITIATOR_U54_4_CONTEXT_A_EN                    false
+PMP_INITIATOR_U54_4_CONTEXT_B_EN                    true
+PMP_MMUART1_CONTEXT_A_EN                            true
+PMP_MMUART1_CONTEXT_B_EN                            false
+PMP_MMUART2_CONTEXT_A_EN                            true
+PMP_MMUART2_CONTEXT_B_EN                            false
+PMP_MMUART3_CONTEXT_A_EN                            false
+PMP_MMUART3_CONTEXT_B_EN                            true
+PMP_MMUART4_CONTEXT_A_EN                            false
+PMP_MMUART4_CONTEXT_B_EN                            true
+PMP_QSPI_CONTEXT_A_EN                               true
+PMP_QSPI_CONTEXT_B_EN                               false
+PMP_RTC_CONTEXT_A_EN                                true
+PMP_RTC_CONTEXT_B_EN                                false
+PMP_SPI0_CONTEXT_A_EN                               true
+PMP_SPI0_CONTEXT_B_EN                               false
+PMP_SPI1_CONTEXT_A_EN                               false
+PMP_SPI1_CONTEXT_B_EN                               true
+PMP_USB_CONTEXT_A_EN                                true
+PMP_USB_CONTEXT_B_EN                                false
+QSPI                                                UNUSED
+QSPI_CLK                                            UNUSED
+QSPI_DATA_3_2                                       UNUSED
+SD                                                  UNUSED
+SD_CLE                                              UNUSED
+SD_LED                                              UNUSED
+SD_LED_IS_INVERTED                                  false
+SD_PORTS_DISABLE                                    false
+SD_SDIO_SPEED_MODE                                  DEFAULT_SPEED
+SD_VOLT_0                                           UNUSED
+SD_VOLT_0_IS_INVERTED                               false
+SD_VOLT_1                                           UNUSED
+SD_VOLT_1_IS_INVERTED                               false
+SD_VOLT_2                                           UNUSED
+SD_VOLT_2_IS_INVERTED                               false
+SD_VOLT_CMD_DIR_IS_INVERTED                         false
+SD_VOLT_DIR_0_IS_INVERTED                           false
+SD_VOLT_DIR_1_3_IS_INVERTED                         false
+SD_VOLT_EN_IS_INVERTED                              false
+SD_VOLT_PORTS                                       UNUSED
+SD_VOLT_SEL_IS_INVERTED                             false
+SGMII_RX0_IOSTD                                     LVDS25
+SGMII_RX0_ODT                                       100
+SGMII_RX0_PULLMODE                                  NONE
+SGMII_RX0_VCM_RANGE                                 MID
+SGMII_RX1_IOSTD                                     LVDS25
+SGMII_RX1_ODT                                       100
+SGMII_RX1_PULLMODE                                  NONE
+SGMII_RX1_VCM_RANGE                                 MID
+SGMII_TX0_IOSTD                                     LVDS25
+SGMII_TX0_OUT_DRIVE                                 6
+SGMII_TX0_PULLMODE                                  NONE
+SGMII_TX0_SOURCE_TERM                               100
+SGMII_TX1_IOSTD                                     LVDS25
+SGMII_TX1_OUT_DRIVE                                 6
+SGMII_TX1_PULLMODE                                  NONE
+SGMII_TX1_SOURCE_TERM                               100
+SPEED                                               -1
+SPI_0                                               UNUSED
+SPI_0_SPEED_MODE                                    MASTER
+SPI_0_SS1                                           UNUSED
+SPI_1                                               UNUSED
+SPI_1_SPEED_MODE                                    MASTER
+SPI_1_SS1                                           UNUSED
+USB                                                 MSSIO_B2
+USOC_DEBUG_TRACE                                    false
+WD_RESETN                                           UNUSED
diff -ruN A/boards/som1-soc/soc_fpga_design/xml/som1-soc.xml B/boards/som1-soc/soc_fpga_design/xml/som1-soc.xml
--- A/boards/som1-soc/soc_fpga_design/xml/som1-soc.xml	1969-12-31 16:00:00.000000000 -0800
+++ B/boards/som1-soc/soc_fpga_design/xml/som1-soc.xml	2023-12-28 08:05:17.952458209 -0800
@@ -0,0 +1,4327 @@
+  <mss xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="mpfs_hw_description.xsd">
+    <design_information>
+      <libero_version>2023.2</libero_version>
+      <design_name>se301_som1_soc_mss</design_name>
+      <mpfs_part_no>MPFS460T</mpfs_part_no>
+      <mpfs_package>FCG1152_Eval</mpfs_package>
+      <creation_date_time>11-29-2023_12:37:38</creation_date_time>
+      <xml_format_version>0.6.8</xml_format_version>
+    </design_information>
+    <mss_memory_map>
+      <map>
+        <mem_elements>
+          <mem description="Reset vector hart0" name="RESET_VECTOR_HART0" size="0x4">0x20220000</mem>
+          <mem description="Reset vector hart1" name="RESET_VECTOR_HART1" size="0x4">0x20220000</mem>
+          <mem description="Reset vector hart2" name="RESET_VECTOR_HART2" size="0x4">0x20220000</mem>
+          <mem description="Reset vector hart3" name="RESET_VECTOR_HART3" size="0x4">0x20220000</mem>
+          <mem description="Reset vector hart4" name="RESET_VECTOR_HART4" size="0x4">0x20220000</mem>
+          <mem description="example instance of memory" name="DDR_32_CACHE" size="0x100000">0x80000000</mem>
+          <mem description="example instance" name="DDR_32_NON_CACHE" size="0x100000">0xC0000000</mem>
+          <mem description="64 bit address " name="DDR_64_CACHE" size="0x100000">0x1000000000</mem>
+          <mem description="64 bit address " name="DDR_64_NON_CACHE" size="0x100000">0x1400000000</mem>
+          <mem description="example instance" name="DDR_32_WCB" size="0x100000">0xD0000000</mem>
+          <mem description="64 bit address " name="DDR_64_WCB" size="0x100000">0x1800000000</mem>
+          <mem description="Offset and size of reserved sNVM. (Not available to MSS)" name="RESERVED_SNVM" size="0x00000000">0x00000000</mem>
+          <mem description="Offset and size of reserved eNVM  (Not available to MSS)" name="RESERVED_ENVM" size="0x00000000">0x00000000</mem>
+        </mem_elements>
+      </map>
+      <apb_split>
+        <registers>
+          <register address="0x00000000" description="This version incrments when change to format of this file" name="APB_SPLIT_VERSION">
+            <field Type="RW" name="VERSION" offset="0" width="32">0x1</field>
+          </register>
+          <register address="0x00000004" description="Enabled in configurator when bit set to 1" name="MEM_CONFIGS_ENABLED">
+            <field Type="RW" name="PMP" offset="0" width="0">0x0</field>
+            <field Type="RW" name="MPU" offset="1" width="0">0x0</field>
+          </register>
+          <register address="0x00000008" description="AMP Mode peripheral mapping register.  When the register bit is '0' the peripheral is mapped into the 0x2000_0000 address range using AXI bus 5 from the Coreplex. When the register bit is '1' the peripheral is mapped into the 0x2800_0000 address range using AXI bus 6 from the Coreplex." name="APBBUS_CR">
+            <field Type="RW" name="MMUART0" offset="0" width="1">0x0</field>
+            <field Type="RW" name="MMUART1" offset="1" width="1">0x0</field>
+            <field Type="RW" name="MMUART2" offset="2" width="1">0x0</field>
+            <field Type="RW" name="MMUART3" offset="3" width="1">0x0</field>
+            <field Type="RW" name="MMUART4" offset="4" width="1">0x0</field>
+            <field Type="RW" name="WDOG0" offset="5" width="1">0x0</field>
+            <field Type="RW" name="WDOG1" offset="6" width="1">0x0</field>
+            <field Type="RW" name="WDOG2" offset="7" width="1">0x0</field>
+            <field Type="RW" name="WDOG3" offset="8" width="1">0x0</field>
+            <field Type="RW" name="WDOG4" offset="9" width="1">0x0</field>
+            <field Type="RW" name="SPI0" offset="10" width="1">0x0</field>
+            <field Type="RW" name="SPI1" offset="11" width="1">0x0</field>
+            <field Type="RW" name="I2C0" offset="12" width="1">0x0</field>
+            <field Type="RW" name="I2C1" offset="13" width="1">0x0</field>
+            <field Type="RW" name="CAN0" offset="14" width="1">0x0</field>
+            <field Type="RW" name="CAN1" offset="15" width="1">0x0</field>
+            <field Type="RW" name="GEM0" offset="16" width="1">0x0</field>
+            <field Type="RW" name="GEM1" offset="17" width="1">0x0</field>
+            <field Type="RW" name="TIMER" offset="18" width="1">0x0</field>
+            <field Type="RW" name="GPIO0" offset="19" width="1">0x0</field>
+            <field Type="RW" name="GPIO1" offset="20" width="1">0x0</field>
+            <field Type="RW" name="GPIO2" offset="21" width="1">0x0</field>
+            <field Type="RW" name="RTC" offset="22" width="1">0x0</field>
+            <field Type="RW" name="H2FINT" offset="23" width="1">0x0</field>
+          </register>
+          <register address="0x00000012" description="AMP context A. When the register bit is '0' the peripheral is not allowed access from context A. " name="CONTEXT_A_EN">
+            <field Type="RW" name="MMUART0" offset="0" width="1">0x0</field>
+            <field Type="RW" name="MMUART1" offset="1" width="1">0x0</field>
+            <field Type="RW" name="MMUART2" offset="2" width="1">0x0</field>
+            <field Type="RW" name="MMUART3" offset="3" width="1">0x0</field>
+            <field Type="RW" name="MMUART4" offset="4" width="1">0x0</field>
+            <field Type="RW" name="WDOG0" offset="5" width="1">0x0</field>
+            <field Type="RW" name="WDOG1" offset="6" width="1">0x0</field>
+            <field Type="RW" name="WDOG2" offset="7" width="1">0x0</field>
+            <field Type="RW" name="WDOG3" offset="8" width="1">0x0</field>
+            <field Type="RW" name="WDOG4" offset="9" width="1">0x0</field>
+            <field Type="RW" name="SPI0" offset="10" width="1">0x0</field>
+            <field Type="RW" name="SPI1" offset="11" width="1">0x0</field>
+            <field Type="RW" name="I2C0" offset="12" width="1">0x0</field>
+            <field Type="RW" name="I2C1" offset="13" width="1">0x0</field>
+            <field Type="RW" name="CAN0" offset="14" width="1">0x0</field>
+            <field Type="RW" name="CAN1" offset="15" width="1">0x0</field>
+            <field Type="RW" name="GEM0" offset="16" width="1">0x0</field>
+            <field Type="RW" name="GEM1" offset="17" width="1">0x0</field>
+            <field Type="RW" name="TIMER" offset="18" width="1">0x0</field>
+            <field Type="RW" name="GPIO0" offset="19" width="1">0x0</field>
+            <field Type="RW" name="GPIO1" offset="20" width="1">0x0</field>
+            <field Type="RW" name="GPIO2" offset="21" width="1">0x0</field>
+            <field Type="RW" name="RTC" offset="22" width="1">0x0</field>
+            <field Type="RW" name="H2FINT" offset="23" width="1">0x0</field>
+            <field Type="RW" name="CRYPTO" offset="24" width="1">0x0</field>
+            <field Type="RW" name="USB" offset="25" width="1">0x0</field>
+            <field Type="RW" name="QSPIXIP" offset="26" width="1">0x0</field>
+            <field Type="RW" name="ATHENA" offset="27" width="1">0x0</field>
+            <field Type="RW" name="TRACE" offset="28" width="1">0x0</field>
+            <field Type="RW" name="MAILBOX_SC" offset="29" width="1">0x0</field>
+            <field Type="RW" name="EMMC" offset="30" width="1">0x0</field>
+          </register>
+          <register address="0x00000016" description="AMP context B. When the register bit is '0' the peripheral is not allowed access from context B. " name="CONTEXT_B_EN">
+            <field Type="RW" name="MMUART0" offset="0" width="1">0x0</field>
+            <field Type="RW" name="MMUART1" offset="1" width="1">0x0</field>
+            <field Type="RW" name="MMUART2" offset="2" width="1">0x0</field>
+            <field Type="RW" name="MMUART3" offset="3" width="1">0x0</field>
+            <field Type="RW" name="MMUART4" offset="4" width="1">0x0</field>
+            <field Type="RW" name="WDOG0" offset="5" width="1">0x0</field>
+            <field Type="RW" name="WDOG1" offset="6" width="1">0x0</field>
+            <field Type="RW" name="WDOG2" offset="7" width="1">0x0</field>
+            <field Type="RW" name="WDOG3" offset="8" width="1">0x0</field>
+            <field Type="RW" name="WDOG4" offset="9" width="1">0x0</field>
+            <field Type="RW" name="SPI0" offset="10" width="1">0x0</field>
+            <field Type="RW" name="SPI1" offset="11" width="1">0x0</field>
+            <field Type="RW" name="I2C0" offset="12" width="1">0x0</field>
+            <field Type="RW" name="I2C1" offset="13" width="1">0x0</field>
+            <field Type="RW" name="CAN0" offset="14" width="1">0x0</field>
+            <field Type="RW" name="CAN1" offset="15" width="1">0x0</field>
+            <field Type="RW" name="GEM0" offset="16" width="1">0x0</field>
+            <field Type="RW" name="GEM1" offset="17" width="1">0x0</field>
+            <field Type="RW" name="TIMER" offset="18" width="1">0x0</field>
+            <field Type="RW" name="GPIO0" offset="19" width="1">0x0</field>
+            <field Type="RW" name="GPIO1" offset="20" width="1">0x0</field>
+            <field Type="RW" name="GPIO2" offset="21" width="1">0x0</field>
+            <field Type="RW" name="RTC" offset="22" width="1">0x0</field>
+            <field Type="RW" name="H2FINT" offset="23" width="1">0x0</field>
+            <field Type="RW" name="CRYPTO" offset="24" width="1">0x0</field>
+            <field Type="RW" name="USB" offset="25" width="1">0x0</field>
+            <field Type="RW" name="QSPIXIP" offset="26" width="1">0x0</field>
+            <field Type="RW" name="ATHENA" offset="27" width="1">0x0</field>
+            <field Type="RW" name="TRACE" offset="28" width="1">0x0</field>
+            <field Type="RW" name="MAILBOX_SC" offset="29" width="1">0x0</field>
+            <field Type="RW" name="EMMC" offset="30" width="1">0x0</field>
+          </register>
+          <register address="0x00000020" description="When the register bit is '0' hart is not associated with context A." name="CONTEXT_A_HART_EN">
+            <field Type="RW" name="HART0" offset="0" width="1">0x0</field>
+            <field Type="RW" name="HART1" offset="1" width="1">0x0</field>
+            <field Type="RW" name="HART2" offset="2" width="1">0x0</field>
+            <field Type="RW" name="HART3" offset="3" width="1">0x0</field>
+            <field Type="RW" name="HART4" offset="4" width="1">0x0</field>
+          </register>
+          <register address="0x00000024" description="When the register bit is '0' hart is not associated with context B." name="CONTEXT_B_HART_EN">
+            <field Type="RW" name="HART0" offset="0" width="1">0x0</field>
+            <field Type="RW" name="HART1" offset="1" width="1">0x0</field>
+            <field Type="RW" name="HART2" offset="2" width="1">0x0</field>
+            <field Type="RW" name="HART3" offset="3" width="1">0x0</field>
+            <field Type="RW" name="HART4" offset="4" width="1">0x0</field>
+          </register>
+        </registers>
+      </apb_split>
+      <cache>
+        <registers>
+          <register address="0x00000008" description="Way indexes less than or equal to this register value  may be used by the cache. E.g. set to 0x7, will allocate 8 cache ways, 0-7 to cache, and leave 8-15 as LIM. Note 1: Way 0 is always allocated as cache. Note 2: each way is 128KB." name="WAY_ENABLE">
+            <field Type="RW" name="WAY_ENABLE" offset="0" width="8">0xB</field>
+          </register>
+          <register address="0x00000008" description="Way mask register master DMA. Set field to zero to disable way from this master. The available cache ways are 0 to number set in WAY_ENABLE register. If using scratch pad memory, the ways you want reserved for scrathpad are not available for selection, you must set to 0.  e.g. If three ways reserved for scratchpad, WAY_MASK_0, WAY_MASK_1 and WAY_MASK_2 will be set to zero for all masters, so they can not evict the way. " name="WAY_MASK_DMA">
+            <field Type="RW" name="WAY_MASK_0" offset="0" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_1" offset="1" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_2" offset="2" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_3" offset="3" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_4" offset="4" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_5" offset="5" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_6" offset="6" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_7" offset="7" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_8" offset="8" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_9" offset="9" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_10" offset="10" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_11" offset="11" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_12" offset="12" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_13" offset="13" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_14" offset="14" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_15" offset="15" width="1">0x0</field>
+          </register>
+          <register address="0x00000016" description="Way mask registerAXI slave port 0.  Set field to zero to disable way from this master. The available cache ways are 0 to number set in WAY_ENABLE register. If using scratch pad memory, the ways you want reserved for scrathpad are not available for selection, you must set to 0.  e.g. If three ways reserved for scratchpad, WAY_MASK_0, WAY_MASK_1 and WAY_MASK_2 will be set to zero for all masters, so they can not evict the way. " name="WAY_MASK_AXI4_PORT_0">
+            <field Type="RW" name="WAY_MASK_0" offset="0" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_1" offset="1" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_2" offset="2" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_3" offset="3" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_4" offset="4" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_5" offset="5" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_6" offset="6" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_7" offset="7" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_8" offset="8" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_9" offset="9" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_10" offset="10" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_11" offset="11" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_12" offset="12" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_13" offset="13" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_14" offset="14" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_15" offset="15" width="1">0x0</field>
+          </register>
+          <register address="0x00000024" description="Way mask registerAXI slave port 1. Set field to zero to disable way from this master. The available cache ways are 0 to number set in WAY_ENABLE register. If using scratch pad memory, the ways you want reserved for scrathpad are not available for selection, you must set to 0.  e.g. If three ways reserved for scratchpad, WAY_MASK_0, WAY_MASK_1 and WAY_MASK_2 will be set to zero for all masters, so they can not evict the way. " name="WAY_MASK_AXI4_PORT_1">
+            <field Type="RW" name="WAY_MASK_0" offset="0" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_1" offset="1" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_2" offset="2" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_3" offset="3" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_4" offset="4" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_5" offset="5" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_6" offset="6" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_7" offset="7" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_8" offset="8" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_9" offset="9" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_10" offset="10" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_11" offset="11" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_12" offset="12" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_13" offset="13" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_14" offset="14" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_15" offset="15" width="1">0x0</field>
+          </register>
+          <register address="0x00000032" description="Way mask registerAXI slave port 2. Set field to zero to disable way from this master. The available cache ways are 0 to number set in WAY_ENABLE register. If using scratch pad memory, the ways you want reserved for scrathpad are not available for selection, you must set to 0.  e.g. If three ways reserved for scratchpad, WAY_MASK_0, WAY_MASK_1 and WAY_MASK_2 will be set to zero for all masters, so they can not evict the way. " name="WAY_MASK_AXI4_PORT_2">
+            <field Type="RW" name="WAY_MASK_0" offset="0" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_1" offset="1" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_2" offset="2" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_3" offset="3" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_4" offset="4" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_5" offset="5" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_6" offset="6" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_7" offset="7" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_8" offset="8" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_9" offset="9" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_10" offset="10" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_11" offset="11" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_12" offset="12" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_13" offset="13" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_14" offset="14" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_15" offset="15" width="1">0x0</field>
+          </register>
+          <register address="0x00000040" description="Way mask register AXI slave port 3.Set field to zero to disable way from this master. The available cache ways are 0 to number set in WAY_ENABLE register. If using scratch pad memory, the ways you want reserved for scrathpad are not available for selection, you must set to 0.  e.g. If three ways reserved for scratchpad, WAY_MASK_0, WAY_MASK_1 and WAY_MASK_2 will be set to zero for all masters, so they can not evict the way. " name="WAY_MASK_AXI4_PORT_3">
+            <field Type="RW" name="WAY_MASK_0" offset="0" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_1" offset="1" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_2" offset="2" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_3" offset="3" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_4" offset="4" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_5" offset="5" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_6" offset="6" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_7" offset="7" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_8" offset="8" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_9" offset="9" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_10" offset="10" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_11" offset="11" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_12" offset="12" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_13" offset="13" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_14" offset="14" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_15" offset="15" width="1">0x0</field>
+          </register>
+          <register address="0x00000048" description="Way mask register for E51 data cache  (hart0). Set field to zero to disable way from this master. The available cache ways are 0 to number set in WAY_ENABLE register. If using scratch pad memory, the ways you want reserved for scrathpad are not available for selection, you must set to 0.  e.g. If three ways reserved for scratchpad, WAY_MASK_0, WAY_MASK_1 and WAY_MASK_2 will be set to zero for all masters, so they can not evict the way. " name="WAY_MASK_E51_DCACHE">
+            <field Type="RW" name="WAY_MASK_0" offset="0" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_1" offset="1" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_2" offset="2" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_3" offset="3" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_4" offset="4" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_5" offset="5" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_6" offset="6" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_7" offset="7" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_8" offset="8" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_9" offset="9" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_10" offset="10" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_11" offset="11" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_12" offset="12" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_13" offset="13" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_14" offset="14" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_15" offset="15" width="1">0x0</field>
+          </register>
+          <register address="0x00000056" description="Way mask register for E51 instruction cache  (hart0). Set field to zero to disable way from this master. The available cache ways are 0 to number set in WAY_ENABLE register. If using scratch pad memory, the ways you want reserved for scrathpad are not available for selection, you must set to 0.  e.g. If three ways reserved for scratchpad, WAY_MASK_0, WAY_MASK_1 and WAY_MASK_2 will be set to zero for all masters, so they can not evict the way. " name="WAY_MASK_E51_ICACHE">
+            <field Type="RW" name="WAY_MASK_0" offset="0" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_1" offset="1" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_2" offset="2" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_3" offset="3" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_4" offset="4" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_5" offset="5" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_6" offset="6" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_7" offset="7" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_8" offset="8" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_9" offset="9" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_10" offset="10" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_11" offset="11" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_12" offset="12" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_13" offset="13" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_14" offset="14" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_15" offset="15" width="1">0x0</field>
+          </register>
+          <register address="0x00000064" description="Way mask register data cache  (hart1). Set field to zero to disable way from this master. The available cache ways are 0 to number set in WAY_ENABLE register. If using scratch pad memory, the ways you want reserved for scrathpad are not available for selection, you must set to 0.  e.g. If three ways reserved for scratchpad, WAY_MASK_0, WAY_MASK_1 and WAY_MASK_2 will be set to zero for all masters, so they can not evict the way. " name="WAY_MASK_U54_1_DCACHE">
+            <field Type="RW" name="WAY_MASK_0" offset="0" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_1" offset="1" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_2" offset="2" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_3" offset="3" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_4" offset="4" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_5" offset="5" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_6" offset="6" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_7" offset="7" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_8" offset="8" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_9" offset="9" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_10" offset="10" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_11" offset="11" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_12" offset="12" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_13" offset="13" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_14" offset="14" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_15" offset="15" width="1">0x0</field>
+          </register>
+          <register address="0x00000072" description="Way mask register instruction cache  (hart1). Set field to zero to disable way from this master. The available cache ways are 0 to number set in WAY_ENABLE register. If using scratch pad memory, the ways you want reserved for scrathpad are not available for selection, you must set to 0.  e.g. If three ways reserved for scratchpad, WAY_MASK_0, WAY_MASK_1 and WAY_MASK_2 will be set to zero for all masters, so they can not evict the way. " name="WAY_MASK_U54_1_ICACHE">
+            <field Type="RW" name="WAY_MASK_0" offset="0" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_1" offset="1" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_2" offset="2" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_3" offset="3" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_4" offset="4" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_5" offset="5" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_6" offset="6" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_7" offset="7" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_8" offset="8" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_9" offset="9" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_10" offset="10" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_11" offset="11" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_12" offset="12" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_13" offset="13" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_14" offset="14" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_15" offset="15" width="1">0x0</field>
+          </register>
+          <register address="0x00000080" description="Way mask register data cache  (hart2). Set field to 1 to disable way from this master. Set field to zero to disable way from this master. The available cache ways are 0 to number set in WAY_ENABLE register. If using scratch pad memory, the ways you want reserved for scrathpad are not available for selection, you must set to 0.  e.g. If three ways reserved for scratchpad, WAY_MASK_0, WAY_MASK_1 and WAY_MASK_2 will be set to zero for all masters, so they can not evict the way. " name="WAY_MASK_U54_2_DCACHE">
+            <field Type="RW" name="WAY_MASK_0" offset="0" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_1" offset="1" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_2" offset="2" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_3" offset="3" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_4" offset="4" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_5" offset="5" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_6" offset="6" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_7" offset="7" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_8" offset="8" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_9" offset="9" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_10" offset="10" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_11" offset="11" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_12" offset="12" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_13" offset="13" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_14" offset="14" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_15" offset="15" width="1">0x0</field>
+          </register>
+          <register address="0x00000088" description="Way mask register instruction cache  (hart2). Set field to zero to disable way from this master. The available cache ways are 0 to number set in WAY_ENABLE register. If using scratch pad memory, the ways you want reserved for scrathpad are not available for selection, you must set to 0.  e.g. If three ways reserved for scratchpad, WAY_MASK_0, WAY_MASK_1 and WAY_MASK_2 will be set to zero for all masters, so they can not evict the way. " name="WAY_MASK_U54_2_ICACHE">
+            <field Type="RW" name="WAY_MASK_0" offset="0" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_1" offset="1" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_2" offset="2" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_3" offset="3" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_4" offset="4" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_5" offset="5" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_6" offset="6" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_7" offset="7" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_8" offset="8" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_9" offset="9" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_10" offset="10" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_11" offset="11" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_12" offset="12" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_13" offset="13" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_14" offset="14" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_15" offset="15" width="1">0x0</field>
+          </register>
+          <register address="0x00000096" description="Way mask register data cache  (hart3). Set field to zero to disable way from this master. The available cache ways are 0 to number set in WAY_ENABLE register. If using scratch pad memory, the ways you want reserved for scrathpad are not available for selection, you must set to 0.  e.g. If three ways reserved for scratchpad, WAY_MASK_0, WAY_MASK_1 and WAY_MASK_2 will be set to zero for all masters, so they can not evict the way. " name="WAY_MASK_U54_3_DCACHE">
+            <field Type="RW" name="WAY_MASK_0" offset="0" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_1" offset="1" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_2" offset="2" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_3" offset="3" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_4" offset="4" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_5" offset="5" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_6" offset="6" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_7" offset="7" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_8" offset="8" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_9" offset="9" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_10" offset="10" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_11" offset="11" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_12" offset="12" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_13" offset="13" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_14" offset="14" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_15" offset="15" width="1">0x0</field>
+          </register>
+          <register address="0x00000104" description="Way mask register  instruction cache(hart3). Set field to zero to disable way from this master. The available cache ways are 0 to number set in WAY_ENABLE register. If using scratch pad memory, the ways you want reserved for scrathpad are not available for selection, you must set to 0.  e.g. If three ways reserved for scratchpad, WAY_MASK_0, WAY_MASK_1 and WAY_MASK_2 will be set to zero for all masters, so they can not evict the way. " name="WAY_MASK_U54_3_ICACHE">
+            <field Type="RW" name="WAY_MASK_0" offset="0" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_1" offset="1" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_2" offset="2" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_3" offset="3" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_4" offset="4" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_5" offset="5" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_6" offset="6" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_7" offset="7" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_8" offset="8" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_9" offset="9" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_10" offset="10" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_11" offset="11" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_12" offset="12" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_13" offset="13" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_14" offset="14" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_15" offset="15" width="1">0x0</field>
+          </register>
+          <register address="0x00000112" description="Way mask register data cache  (hart4). Set field to 1 to disable way from this master. Set field to zero to disable way from this master. The available cache ways are 0 to number set in WAY_ENABLE register. If using scratch pad memory, the ways you want reserved for scrathpad are not available for selection, you must set to 0.  e.g. If three ways reserved for scratchpad, WAY_MASK_0, WAY_MASK_1 and WAY_MASK_2 will be set to zero for all masters, so they can not evict the way. " name="WAY_MASK_U54_4_DCACHE">
+            <field Type="RW" name="WAY_MASK_0" offset="0" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_1" offset="1" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_2" offset="2" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_3" offset="3" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_4" offset="4" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_5" offset="5" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_6" offset="6" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_7" offset="7" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_8" offset="8" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_9" offset="9" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_10" offset="10" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_11" offset="11" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_12" offset="12" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_13" offset="13" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_14" offset="14" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_15" offset="15" width="1">0x0</field>
+          </register>
+          <register address="0x00000120" description="Way mask register instruction cache  (hart4). Set field to zero to disable way from this master. The available cache ways are 0 to number set in WAY_ENABLE register. If using scratch pad memory, the ways you want reserved for scrathpad are not available for selection, you must set to 0.  e.g. If three ways reserved for scratchpad, WAY_MASK_0, WAY_MASK_1 and WAY_MASK_2 will be set to zero for all masters, so they can not evict the way. " name="WAY_MASK_U54_4_ICACHE">
+            <field Type="RW" name="WAY_MASK_0" offset="0" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_1" offset="1" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_2" offset="2" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_3" offset="3" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_4" offset="4" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_5" offset="5" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_6" offset="6" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_7" offset="7" width="1">0x1</field>
+            <field Type="RW" name="WAY_MASK_8" offset="8" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_9" offset="9" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_10" offset="10" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_11" offset="11" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_12" offset="12" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_13" offset="13" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_14" offset="14" width="1">0x0</field>
+            <field Type="RW" name="WAY_MASK_15" offset="15" width="1">0x0</field>
+          </register>
+          <register address="0x00000136" description="Number of  ways reserved for scratchpad. Note 1: This is not a register Note 2: each way is 128KB. Note 3: Embedded software expects cache ways allocated for scratchpad start at way 0, and work up." name="NUM_SCRATCH_PAD_WAYS">
+            <field Type="RW" name="NUM_OF_WAYS" offset="0" width="8">0x4</field>
+          </register>
+        </registers>
+      </cache>
+      <pmp_h0>
+        <registers>
+          <register address="0x000003A0" description="PMP  configuration for 8 adress regions, bit 0 read, bit 1 write, bit 2 execute, bit 7 disable, bits 3,4 address format  (0x18 => NAPOT) " name="CSR_PMPCFG0">
+            <field Type="RW" name="PMP0CFG" offset="0" width="8">0x00</field>
+            <field Type="RW" name="PMP1CFG" offset="8" width="8">0x0</field>
+            <field Type="RW" name="PMP2CFG" offset="16" width="8">0x00</field>
+            <field Type="RW" name="PMP3CFG" offset="24" width="8">0x00</field>
+            <field Type="RW" name="PMP4CFG" offset="32" width="8">0x00</field>
+            <field Type="RW" name="PMP5CFG" offset="40" width="8">0x00</field>
+            <field Type="RW" name="PMP6CFG" offset="48" width="8">0x00</field>
+            <field Type="RW" name="PMP7CFG" offset="56" width="8">0x00</field>
+          </register>
+          <register address="0x000003A2" description="PMP  configuration for 8 address regions, bit 0 read, bit 1 write, bit 2 execute, bit 7 disable, bits 3,4 address format  (0x18 => NAPOT) " name="CSR_PMPCFG2">
+            <field Type="RW" name="PMP8CFG" offset="0" width="8">0x00</field>
+            <field Type="RW" name="PMP9CFG" offset="8" width="8">0x00</field>
+            <field Type="RW" name="PMP10CFG" offset="16" width="8">0x00</field>
+            <field Type="RW" name="PMP11CFG" offset="24" width="8">0x00</field>
+            <field Type="RW" name="PMP12CFG" offset="32" width="8">0x00</field>
+            <field Type="RW" name="PMP13CFG" offset="40" width="8">0x00</field>
+            <field Type="RW" name="PMP14CFG" offset="48" width="8">0x00</field>
+            <field Type="RW" name="PMP15CFG" offset="56" width="8">0x00</field>
+          </register>
+          <register address="0x000003B0" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR0">
+            <field Type="RW" name="CSR_PMPADDR0" offset="0" width="64">0x00</field>
+          </register>
+          <register address="0x000003B1" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR1">
+            <field Type="RW" name="CSR_PMPADDR1" offset="0" width="64">0x00</field>
+          </register>
+          <register address="0x000003B2" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR2">
+            <field Type="RW" name="CSR_PMPADDR2" offset="0" width="64">0x00</field>
+          </register>
+          <register address="0x000003B3" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR3">
+            <field Type="RW" name="CSR_PMPADDR3" offset="0" width="64">0x00</field>
+          </register>
+          <register address="0x000003B4" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR4">
+            <field Type="RW" name="CSR_PMPADDR4" offset="0" width="64">0x00</field>
+          </register>
+          <register address="0x000003B5" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR5">
+            <field Type="RW" name="CSR_PMPADDR5" offset="0" width="64">0x00</field>
+          </register>
+          <register address="0x000003B6" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR6">
+            <field Type="RW" name="CSR_PMPADDR6" offset="0" width="64">0x00</field>
+          </register>
+          <register address="0x000003B7" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR7">
+            <field Type="RW" name="CSR_PMPADDR7" offset="0" width="64">0x00</field>
+          </register>
+          <register address="0x000003B8" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR8">
+            <field Type="RW" name="CSR_PMPADDR8" offset="0" width="64">0x00</field>
+          </register>
+          <register address="0x000003B9" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR9">
+            <field Type="RW" name="CSR_PMPADDR9" offset="0" width="64">0x00</field>
+          </register>
+          <register address="0x00003B10" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR10">
+            <field Type="RW" name="CSR_PMPADDR10" offset="0" width="64">0x00</field>
+          </register>
+          <register address="0x00003B11" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR11">
+            <field Type="RW" name="CSR_PMPADDR11" offset="0" width="64">0x00</field>
+          </register>
+          <register address="0x00003B12" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR12">
+            <field Type="RW" name="CSR_PMPADDR12" offset="0" width="64">0x00</field>
+          </register>
+          <register address="0x00003B13" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR13">
+            <field Type="RW" name="CSR_PMPADDR13" offset="0" width="64">0x00</field>
+          </register>
+          <register address="0x00003B14" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR14">
+            <field Type="RW" name="CSR_PMPADDR14" offset="0" width="64">0x00</field>
+          </register>
+          <register address="0x00003B15" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR15">
+            <field Type="RW" name="CSR_PMPADDR15" offset="0" width="64">0x00</field>
+          </register>
+        </registers>
+      </pmp_h0>
+      <pmp_h1>
+        <registers>
+          <register address="0x000003A0" description="PMP  configuration for 8 adress regions, bit 0 read, bit 1 write, bit 2 execute, bit 7 disable, bits 3,4 address format  (0x18 => NAPOT) " name="CSR_PMPCFG0">
+            <field Type="RW" name="PMP0CFG" offset="0" width="8">0x9F</field>
+            <field Type="RW" name="PMP1CFG" offset="8" width="8">0x0</field>
+            <field Type="RW" name="PMP2CFG" offset="16" width="8">0x0</field>
+            <field Type="RW" name="PMP3CFG" offset="24" width="8">0x0</field>
+            <field Type="RW" name="PMP4CFG" offset="32" width="8">0x0</field>
+            <field Type="RW" name="PMP5CFG" offset="40" width="8">0x0</field>
+            <field Type="RW" name="PMP6CFG" offset="48" width="8">0x0</field>
+            <field Type="RW" name="PMP7CFG" offset="56" width="8">0x0</field>
+          </register>
+          <register address="0x000003A2" description="PMP  configuration for 8 address regions, bit 0 read, bit 1 write, bit 2 execute, bit 7 disable, bits 3,4 address format  (0x18 => NAPOT) " name="CSR_PMPCFG2">
+            <field Type="RW" name="PMP8CFG" offset="0" width="8">0x0</field>
+            <field Type="RW" name="PMP9CFG" offset="8" width="8">0x0</field>
+            <field Type="RW" name="PMP10CFG" offset="16" width="8">0x0</field>
+            <field Type="RW" name="PMP11CFG" offset="24" width="8">0x0</field>
+            <field Type="RW" name="PMP12CFG" offset="32" width="8">0x0</field>
+            <field Type="RW" name="PMP13CFG" offset="40" width="8">0x0</field>
+            <field Type="RW" name="PMP14CFG" offset="48" width="8">0x0</field>
+            <field Type="RW" name="PMP15CFG" offset="56" width="8">0x0</field>
+          </register>
+          <register address="0x000003B0" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR0">
+            <field Type="RW" name="CSR_PMPADDR0" offset="0" width="64">0xFFFFFFFFFFFFFFFF</field>
+          </register>
+          <register address="0x000003B1" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR1">
+            <field Type="RW" name="CSR_PMPADDR1" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B2" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR2">
+            <field Type="RW" name="CSR_PMPADDR2" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B3" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR3">
+            <field Type="RW" name="CSR_PMPADDR3" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B4" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR4">
+            <field Type="RW" name="CSR_PMPADDR4" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B5" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR5">
+            <field Type="RW" name="CSR_PMPADDR5" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B6" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR6">
+            <field Type="RW" name="CSR_PMPADDR6" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B7" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR7">
+            <field Type="RW" name="CSR_PMPADDR7" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B8" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR8">
+            <field Type="RW" name="CSR_PMPADDR8" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B9" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR9">
+            <field Type="RW" name="CSR_PMPADDR9" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B10" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR10">
+            <field Type="RW" name="CSR_PMPADDR10" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B11" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR11">
+            <field Type="RW" name="CSR_PMPADDR11" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B12" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR12">
+            <field Type="RW" name="CSR_PMPADDR12" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B13" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR13">
+            <field Type="RW" name="CSR_PMPADDR13" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B14" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR14">
+            <field Type="RW" name="CSR_PMPADDR14" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B15" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR15">
+            <field Type="RW" name="CSR_PMPADDR15" offset="0" width="64">0x0</field>
+          </register>
+        </registers>
+      </pmp_h1>
+      <pmp_h2>
+        <registers>
+          <register address="0x000003A0" description="PMP  configuration for 8 adress regions, bit 0 read, bit 1 write, bit 2 execute, bit 7 disable, bits 3,4 address format  (0x18 => NAPOT) " name="CSR_PMPCFG0">
+            <field Type="RW" name="PMP0CFG" offset="0" width="8">0x9F</field>
+            <field Type="RW" name="PMP1CFG" offset="8" width="8">0x0</field>
+            <field Type="RW" name="PMP2CFG" offset="16" width="8">0x0</field>
+            <field Type="RW" name="PMP3CFG" offset="24" width="8">0x0</field>
+            <field Type="RW" name="PMP4CFG" offset="32" width="8">0x0</field>
+            <field Type="RW" name="PMP5CFG" offset="40" width="8">0x0</field>
+            <field Type="RW" name="PMP6CFG" offset="48" width="8">0x0</field>
+            <field Type="RW" name="PMP7CFG" offset="56" width="8">0x0</field>
+          </register>
+          <register address="0x000003A2" description="PMP  configuration for 8 address regions, bit 0 read, bit 1 write, bit 2 execute, bit 7 disable, bits 3,4 address format  (0x18 => NAPOT) " name="CSR_PMPCFG2">
+            <field Type="RW" name="PMP8CFG" offset="0" width="8">0x0</field>
+            <field Type="RW" name="PMP9CFG" offset="8" width="8">0x0</field>
+            <field Type="RW" name="PMP10CFG" offset="16" width="8">0x0</field>
+            <field Type="RW" name="PMP11CFG" offset="24" width="8">0x0</field>
+            <field Type="RW" name="PMP12CFG" offset="32" width="8">0x0</field>
+            <field Type="RW" name="PMP13CFG" offset="40" width="8">0x0</field>
+            <field Type="RW" name="PMP14CFG" offset="48" width="8">0x0</field>
+            <field Type="RW" name="PMP15CFG" offset="56" width="8">0x0</field>
+          </register>
+          <register address="0x000003B0" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR0">
+            <field Type="RW" name="CSR_PMPADDR0" offset="0" width="64">0xFFFFFFFFFFFFFFFF</field>
+          </register>
+          <register address="0x000003B1" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR1">
+            <field Type="RW" name="CSR_PMPADDR1" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B2" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR2">
+            <field Type="RW" name="CSR_PMPADDR2" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B3" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR3">
+            <field Type="RW" name="CSR_PMPADDR3" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B4" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR4">
+            <field Type="RW" name="CSR_PMPADDR4" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B5" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR5">
+            <field Type="RW" name="CSR_PMPADDR5" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B6" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR6">
+            <field Type="RW" name="CSR_PMPADDR6" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B7" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR7">
+            <field Type="RW" name="CSR_PMPADDR7" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B8" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR8">
+            <field Type="RW" name="CSR_PMPADDR8" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B9" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR9">
+            <field Type="RW" name="CSR_PMPADDR9" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B10" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR10">
+            <field Type="RW" name="CSR_PMPADDR10" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B11" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR11">
+            <field Type="RW" name="CSR_PMPADDR11" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B12" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR12">
+            <field Type="RW" name="CSR_PMPADDR12" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B13" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR13">
+            <field Type="RW" name="CSR_PMPADDR13" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B14" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR14">
+            <field Type="RW" name="CSR_PMPADDR14" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B15" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR15">
+            <field Type="RW" name="CSR_PMPADDR15" offset="0" width="64">0x0</field>
+          </register>
+        </registers>
+      </pmp_h2>
+      <pmp_h3>
+        <registers>
+          <register address="0x000003A0" description="PMP configuration for 8 adress regions, bit 0 read, bit 1 write, bit 2 execute, bit 7 disable, bits 3,4 address format  (0x18 => NAPOT) " name="CSR_PMPCFG0">
+            <field Type="RW" name="PMP0CFG" offset="0" width="8">0x9F</field>
+            <field Type="RW" name="PMP1CFG" offset="8" width="8">0x0</field>
+            <field Type="RW" name="PMP2CFG" offset="16" width="8">0x0</field>
+            <field Type="RW" name="PMP3CFG" offset="24" width="8">0x0</field>
+            <field Type="RW" name="PMP4CFG" offset="32" width="8">0x0</field>
+            <field Type="RW" name="PMP5CFG" offset="40" width="8">0x0</field>
+            <field Type="RW" name="PMP6CFG" offset="48" width="8">0x0</field>
+            <field Type="RW" name="PMP7CFG" offset="56" width="8">0x0</field>
+          </register>
+          <register address="0x000003A2" description="PMP configuration for 8 address regions, bit 0 read, bit 1 write, bit 2 execute, bit 7 disable, bits 3,4 address format  (0x18 => NAPOT) " name="CSR_PMPCFG2">
+            <field Type="RW" name="PMP8CFG" offset="0" width="8">0x0</field>
+            <field Type="RW" name="PMP9CFG" offset="8" width="8">0x0</field>
+            <field Type="RW" name="PMP10CFG" offset="16" width="8">0x0</field>
+            <field Type="RW" name="PMP11CFG" offset="24" width="8">0x0</field>
+            <field Type="RW" name="PMP12CFG" offset="32" width="8">0x0</field>
+            <field Type="RW" name="PMP13CFG" offset="40" width="8">0x0</field>
+            <field Type="RW" name="PMP14CFG" offset="48" width="8">0x0</field>
+            <field Type="RW" name="PMP15CFG" offset="56" width="8">0x0</field>
+          </register>
+          <register address="0x000003B0" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR0">
+            <field Type="RW" name="CSR_PMPADDR0" offset="0" width="64">0xFFFFFFFFFFFFFFFF</field>
+          </register>
+          <register address="0x000003B1" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR1">
+            <field Type="RW" name="CSR_PMPADDR1" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B2" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR2">
+            <field Type="RW" name="CSR_PMPADDR2" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B3" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR3">
+            <field Type="RW" name="CSR_PMPADDR3" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B4" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR4">
+            <field Type="RW" name="CSR_PMPADDR4" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B5" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR5">
+            <field Type="RW" name="CSR_PMPADDR5" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B6" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR6">
+            <field Type="RW" name="CSR_PMPADDR6" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B7" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR7">
+            <field Type="RW" name="CSR_PMPADDR7" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B8" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR8">
+            <field Type="RW" name="CSR_PMPADDR8" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B9" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR9">
+            <field Type="RW" name="CSR_PMPADDR9" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B10" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR10">
+            <field Type="RW" name="CSR_PMPADDR10" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B11" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR11">
+            <field Type="RW" name="CSR_PMPADDR11" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B12" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR12">
+            <field Type="RW" name="CSR_PMPADDR12" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B13" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR13">
+            <field Type="RW" name="CSR_PMPADDR13" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B14" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR14">
+            <field Type="RW" name="CSR_PMPADDR14" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B15" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR15">
+            <field Type="RW" name="CSR_PMPADDR15" offset="0" width="64">0x0</field>
+          </register>
+        </registers>
+      </pmp_h3>
+      <pmp_h4>
+        <registers>
+          <register address="0x000003A0" description="PMP configuration for 8 adress regions, bit 0 read, bit 1 write, bit 2 execute, bit 7 disable, bits 3,4 address format  (0x18 => NAPOT) " name="CSR_PMPCFG0">
+            <field Type="RW" name="PMP0CFG" offset="0" width="8">0x9F</field>
+            <field Type="RW" name="PMP1CFG" offset="8" width="8">0x0</field>
+            <field Type="RW" name="PMP2CFG" offset="16" width="8">0x0</field>
+            <field Type="RW" name="PMP3CFG" offset="24" width="8">0x0</field>
+            <field Type="RW" name="PMP4CFG" offset="32" width="8">0x0</field>
+            <field Type="RW" name="PMP5CFG" offset="40" width="8">0x0</field>
+            <field Type="RW" name="PMP6CFG" offset="48" width="8">0x0</field>
+            <field Type="RW" name="PMP7CFG" offset="56" width="8">0x0</field>
+          </register>
+          <register address="0x000003A2" description="PMP configuration for 8 address regions, bit 0 read, bit 1 write, bit 2 execute, bit 7 disable, bits 3,4 address format  (0x18 => NAPOT) " name="CSR_PMPCFG2">
+            <field Type="RW" name="PMP8CFG" offset="0" width="8">0x0</field>
+            <field Type="RW" name="PMP9CFG" offset="8" width="8">0x0</field>
+            <field Type="RW" name="PMP10CFG" offset="16" width="8">0x0</field>
+            <field Type="RW" name="PMP11CFG" offset="24" width="8">0x0</field>
+            <field Type="RW" name="PMP12CFG" offset="32" width="8">0x0</field>
+            <field Type="RW" name="PMP13CFG" offset="40" width="8">0x0</field>
+            <field Type="RW" name="PMP14CFG" offset="48" width="8">0x0</field>
+            <field Type="RW" name="PMP15CFG" offset="56" width="8">0x0</field>
+          </register>
+          <register address="0x000003B0" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR0">
+            <field Type="RW" name="CSR_PMPADDR0" offset="0" width="64">0xFFFFFFFFFFFFFFFF</field>
+          </register>
+          <register address="0x000003B1" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR1">
+            <field Type="RW" name="CSR_PMPADDR1" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B2" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR2">
+            <field Type="RW" name="CSR_PMPADDR2" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B3" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR3">
+            <field Type="RW" name="CSR_PMPADDR3" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B4" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR4">
+            <field Type="RW" name="CSR_PMPADDR4" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B5" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR5">
+            <field Type="RW" name="CSR_PMPADDR5" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B6" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR6">
+            <field Type="RW" name="CSR_PMPADDR6" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B7" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR7">
+            <field Type="RW" name="CSR_PMPADDR7" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B8" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR8">
+            <field Type="RW" name="CSR_PMPADDR8" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x000003B9" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR9">
+            <field Type="RW" name="CSR_PMPADDR9" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B10" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR10">
+            <field Type="RW" name="CSR_PMPADDR10" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B11" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR11">
+            <field Type="RW" name="CSR_PMPADDR11" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B12" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR12">
+            <field Type="RW" name="CSR_PMPADDR12" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B13" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR13">
+            <field Type="RW" name="CSR_PMPADDR13" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B14" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR14">
+            <field Type="RW" name="CSR_PMPADDR14" offset="0" width="64">0x0</field>
+          </register>
+          <register address="0x00003B15" description="PMP ADRESS and size, format determined  from bit 3 and 4 of configuration byte in CSR_PMPCFGx" name="CSR_PMPADDR15">
+            <field Type="RW" name="CSR_PMPADDR15" offset="0" width="64">0x0</field>
+          </register>
+        </registers>
+      </pmp_h4>
+      <mpu_fic0>
+        <registers>
+          <register address="0x00000000" description="mpu setup register, 64 bits" name="MPU_CFG_PMP0">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000008" description="mpu setup register, 64 bits" name="MPU_CFG_PMP1">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000016" description="pmp setup register, 64 bits" name="MPU_CFG_PMP2">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000024" description="pmp setup register, 64 bits" name="MPU_CFG_PMP3">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000032" description="pmp setup register, 64 bits" name="MPU_CFG_PMP4">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000040" description="pmp setup register, 64 bits" name="MPU_CFG_PMP5">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000048" description="pmp setup register, 64 bits" name="MPU_CFG_PMP6">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000056" description="pmp setup register, 64 bits" name="MPU_CFG_PMP7">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000064" description="pmp setup register, 64 bits" name="MPU_CFG_PMP8">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000072" description="pmp setup register, 64 bits" name="MPU_CFG_PMP9">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000080" description="pmp setup register, 64 bits" name="MPU_CFG_PMP10">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000088" description="pmp setup register, 64 bits" name="MPU_CFG_PMP11">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000096" description="pmp setup register, 64 bits" name="MPU_CFG_PMP12">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000104" description="pmp setup register, 64 bits" name="MPU_CFG_PMP13">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000112" description="pmp setup register, 64 bits" name="MPU_CFG_PMP14">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000120" description="pmp setup register, 64 bits" name="MPU_CFG_PMP15">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+        </registers>
+      </mpu_fic0>
+      <mpu_fic1>
+        <registers>
+          <register address="0x00000000" description="mpu setup register, 64 bits" name="MPU_CFG_PMP0">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000008" description="mpu setup register, 64 bits" name="MPU_CFG_PMP1">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000016" description="pmp setup register, 64 bits" name="MPU_CFG_PMP2">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000024" description="pmp setup register, 64 bits" name="MPU_CFG_PMP3">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000032" description="pmp setup register, 64 bits" name="MPU_CFG_PMP4">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000040" description="pmp setup register, 64 bits" name="MPU_CFG_PMP5">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000048" description="pmp setup register, 64 bits" name="MPU_CFG_PMP6">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000056" description="pmp setup register, 64 bits" name="MPU_CFG_PMP7">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000064" description="pmp setup register, 64 bits" name="MPU_CFG_PMP8">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000072" description="pmp setup register, 64 bits" name="MPU_CFG_PMP9">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000080" description="pmp setup register, 64 bits" name="MPU_CFG_PMP10">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000088" description="pmp setup register, 64 bits" name="MPU_CFG_PMP11">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000096" description="pmp setup register, 64 bits" name="MPU_CFG_PMP12">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000104" description="pmp setup register, 64 bits" name="MPU_CFG_PMP13">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000112" description="pmp setup register, 64 bits" name="MPU_CFG_PMP14">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000120" description="pmp setup register, 64 bits" name="MPU_CFG_PMP15">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+        </registers>
+      </mpu_fic1>
+      <mpu_fic2>
+        <registers>
+          <register address="0x00000000" description="mpu setup register, 64 bits" name="MPU_CFG_PMP0">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000008" description="mpu setup register, 64 bits" name="MPU_CFG_PMP1">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000016" description="pmp setup register, 64 bits" name="MPU_CFG_PMP2">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000024" description="pmp setup register, 64 bits" name="MPU_CFG_PMP3">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000032" description="pmp setup register, 64 bits" name="MPU_CFG_PMP4">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000040" description="pmp setup register, 64 bits" name="MPU_CFG_PMP5">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000048" description="pmp setup register, 64 bits" name="MPU_CFG_PMP6">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000056" description="pmp setup register, 64 bits" name="MPU_CFG_PMP7">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+        </registers>
+      </mpu_fic2>
+      <mpu_crypto>
+        <registers>
+          <register address="0x00000000" description="mpu setup register, 64 bits" name="MPU_CFG_PMP0">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000008" description="mpu setup register, 64 bits" name="MPU_CFG_PMP1">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000016" description="pmp setup register, 64 bits" name="MPU_CFG_PMP2">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000024" description="pmp setup register, 64 bits" name="MPU_CFG_PMP3">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+        </registers>
+      </mpu_crypto>
+      <mpu_gem0>
+        <registers>
+          <register address="0x00000000" description="mpu setup register, 64 bits" name="MPU_CFG_PMP0">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000008" description="mpu setup register, 64 bits" name="MPU_CFG_PMP1">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000016" description="pmp setup register, 64 bits" name="MPU_CFG_PMP2">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000024" description="pmp setup register, 64 bits" name="MPU_CFG_PMP3">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000032" description="pmp setup register, 64 bits" name="MPU_CFG_PMP4">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000040" description="pmp setup register, 64 bits" name="MPU_CFG_PMP5">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000048" description="pmp setup register, 64 bits" name="MPU_CFG_PMP6">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000056" description="pmp setup register, 64 bits" name="MPU_CFG_PMP7">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+        </registers>
+      </mpu_gem0>
+      <mpu_gem1>
+        <registers>
+          <register address="0x00000000" description="mpu setup register, 64 bits" name="MPU_CFG_PMP0">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000008" description="mpu setup register, 64 bits" name="MPU_CFG_PMP1">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000016" description="pmp setup register, 64 bits" name="MPU_CFG_PMP2">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000024" description="pmp setup register, 64 bits" name="MPU_CFG_PMP3">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000032" description="pmp setup register, 64 bits" name="MPU_CFG_PMP4">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000040" description="pmp setup register, 64 bits" name="MPU_CFG_PMP5">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000048" description="pmp setup register, 64 bits" name="MPU_CFG_PMP6">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000056" description="pmp setup register, 64 bits" name="MPU_CFG_PMP7">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+        </registers>
+      </mpu_gem1>
+      <mpu_usb>
+        <registers>
+          <register address="0x00000000" description="mpu setup register, 64 bits" name="MPU_CFG_PMP0">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000008" description="mpu setup register, 64 bits" name="MPU_CFG_PMP1">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000016" description="pmp setup register, 64 bits" name="MPU_CFG_PMP2">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000024" description="pmp setup register, 64 bits" name="MPU_CFG_PMP3">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+        </registers>
+      </mpu_usb>
+      <mpu_mmc>
+        <registers>
+          <register address="0x00000000" description="mpu setup register, 64 bits" name="MPU_CFG_PMP0">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000008" description="mpu setup register, 64 bits" name="MPU_CFG_PMP1">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000016" description="pmp setup register, 64 bits" name="MPU_CFG_PMP2">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000024" description="pmp setup register, 64 bits" name="MPU_CFG_PMP3">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+        </registers>
+      </mpu_mmc>
+      <mpu_scb>
+        <registers>
+          <register address="0x00000000" description="mpu setup register, 64 bits" name="MPU_CFG_PMP0">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000008" description="mpu setup register, 64 bits" name="MPU_CFG_PMP1">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000016" description="pmp setup register, 64 bits" name="MPU_CFG_PMP2">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000024" description="pmp setup register, 64 bits" name="MPU_CFG_PMP3">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000032" description="pmp setup register, 64 bits" name="MPU_CFG_PMP4">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000040" description="pmp setup register, 64 bits" name="MPU_CFG_PMP5">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000048" description="pmp setup register, 64 bits" name="MPU_CFG_PMP6">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000056" description="pmp setup register, 64 bits" name="MPU_CFG_PMP7">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+        </registers>
+      </mpu_scb>
+      <mpu_trace>
+        <registers>
+          <register address="0x00000000" description="mpu setup register, 64 bits" name="MPU_CFG_PMP0">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+          <register address="0x00000008" description="mpu setup register, 64 bits" name="MPU_CFG_PMP1">
+            <field Type="RW" name="PMP" offset="0" width="38">0xFFFFFFFFF</field>
+            <field Type="RW" name="RESERVED" offset="38" width="18">0x0</field>
+            <field Type="RW" name="MODE" offset="56" width="8">0x1F</field>
+          </register>
+        </registers>
+      </mpu_trace>
+      <nvm_map>
+        <registers>
+          <register address="0" description="Page offset to start page of sNVM available to MSS. Each SNVM module may be stored in any of the following formats, Non-authenticated plaintext, Authenticated plaintext, Authenticated ciphertext. When the data is authenticated 236 bytes of storage per page is available.  When the data is not authenticated 252 bytes may be stored. (Note: Value in decimal)" name="SNVM_MSS_START_PAGE">
+            <field Type="RW" name="START_PAGE_OFFSET" offset="0" width="32">0</field>
+          </register>
+          <register address="0" description="Page offset to end page of sNVM available to MSS (Note: Value in decimal)" name="SNVM_MSS_END_PAGE">
+            <field Type="RW" name="END_PAGE_OFFSET" offset="0" width="32">220</field>
+          </register>
+          <register address="0" description="Page offset to start page of sNVM available to MSS (Note: Value in decimal)" name="ENVM_MSS_START_PAGE">
+            <field Type="RW" name="START_PAGE_OFFSET" offset="0" width="32">0</field>
+          </register>
+          <register address="0" description="Page offset to end page of sNVM available to MSS (Note: Value in decimal)" name="ENVM_MSS_END_PAGE">
+            <field Type="RW" name="END_PAGE_OFFSET" offset="0" width="32">511</field>
+          </register>
+        </registers>
+      </nvm_map>
+    </mss_memory_map>
+    <mss_io>
+      <io_mux>
+        <registers>
+          <register address="0x00000200" description="Selects whether the peripheral is connected to the Fabric or IOMUX structure." name="IOMUX0_CR">
+            <field Type="RW" name="SPI0_FABRIC" offset="0" width="1">0x0</field>
+            <field Type="RW" name="SPI1_FABRIC" offset="1" width="1">0x0</field>
+            <field Type="RW" name="I2C0_FABRIC" offset="2" width="1">0x0</field>
+            <field Type="RW" name="I2C1_FABRIC" offset="3" width="1">0x0</field>
+            <field Type="RW" name="CAN0_FABRIC" offset="4" width="1">0x0</field>
+            <field Type="RW" name="CAN1_FABRIC" offset="5" width="1">0x0</field>
+            <field Type="RW" name="QSPI_FABRIC" offset="6" width="1">0x0</field>
+            <field Type="RW" name="MMUART0_FABRIC" offset="7" width="1">0x0</field>
+            <field Type="RW" name="MMUART1_FABRIC" offset="8" width="1">0x0</field>
+            <field Type="RW" name="MMUART2_FABRIC" offset="9" width="1">0x0</field>
+            <field Type="RW" name="MMUART3_FABRIC" offset="10" width="1">0x0</field>
+            <field Type="RW" name="MMUART4_FABRIC" offset="11" width="1">0x0</field>
+            <field Type="RW" name="MDIO0_FABRIC" offset="12" width="1">0x1</field>
+            <field Type="RW" name="MDIO1_FABRIC" offset="13" width="1">0x1</field>
+          </register>
+          <register address="0x00000204" description="Configures the IO Mux structure for each IO pad.  0  implies  SD/SDIO, 1 implies  EMMC, 2 implies QSPI, 3 implies SPI,4 implies USB,5 implies MMUART,6 implies I2C,7 implies CAN,8 implies MDIO,9 implies Miscellaneous,0xA implies Reserved (Equivalent to Tristate),0xB implies GPIO ,0xC implies Fabric-test,0xD implies Logic 0,0xE implies Logic 1, 0xF implies Tristate" name="IOMUX1_CR">
+            <field Type="RW" name="PAD0" offset="0" width="4">0x1</field>
+            <field Type="RW" name="PAD1" offset="4" width="4">0x1</field>
+            <field Type="RW" name="PAD2" offset="8" width="4">0x1</field>
+            <field Type="RW" name="PAD3" offset="12" width="4">0x1</field>
+            <field Type="RW" name="PAD4" offset="16" width="4">0x1</field>
+            <field Type="RW" name="PAD5" offset="20" width="4">0x1</field>
+            <field Type="RW" name="PAD6" offset="24" width="4">0x1</field>
+            <field Type="RW" name="PAD7" offset="28" width="4">0x1</field>
+          </register>
+          <register address="0x00000208" description="Configures the IO Mux structure for each IO pad.  0  implies  SD/SDIO, 1 implies  EMMC, 2 implies QSPI, 3 implies SPI,4 implies USB,5 implies MMUART,6 implies I2C,7 implies CAN,8 implies MDIO,9 implies Miscellaneous,0xA implies Reserved (Equivalent to Tristate),0xB implies GPIO ,0xC implies Fabric-test,0xD implies Logic 0,0xE implies Logic 1, 0xF implies Tristate" name="IOMUX2_CR">
+            <field Type="RW" name="PAD8" offset="0" width="4">0x1</field>
+            <field Type="RW" name="PAD9" offset="4" width="4">0x1</field>
+            <field Type="RW" name="PAD10" offset="8" width="4">0x1</field>
+            <field Type="RW" name="PAD11" offset="12" width="4">0x1</field>
+            <field Type="RW" name="PAD12" offset="16" width="4">0xB</field>
+            <field Type="RW" name="PAD13" offset="20" width="4">0xB</field>
+          </register>
+          <register address="0x0000020C" description="Configures the IO Mux structure for each IO pad.  0  implies  SD/SDIO, 1 implies  EMMC, 2 implies QSPI, 3 implies SPI,4 implies USB,5 implies MMUART,6 implies I2C,7 implies CAN,8 implies MDIO,9 implies Miscellaneous,0xA implies Reserved (Equivalent to Tristate),0xB implies GPIO ,0xC implies Fabric-test,0xD implies Logic 0,0xE implies Logic 1, 0xF implies Tristate" name="IOMUX3_CR">
+            <field Type="RW" name="PAD14" offset="0" width="4">0x4</field>
+            <field Type="RW" name="PAD15" offset="4" width="4">0x4</field>
+            <field Type="RW" name="PAD16" offset="8" width="4">0x4</field>
+            <field Type="RW" name="PAD17" offset="12" width="4">0x4</field>
+            <field Type="RW" name="PAD18" offset="16" width="4">0x4</field>
+            <field Type="RW" name="PAD19" offset="20" width="4">0x4</field>
+            <field Type="RW" name="PAD20" offset="24" width="4">0x4</field>
+            <field Type="RW" name="PAD21" offset="28" width="4">0x4</field>
+          </register>
+          <register address="0x00000210" description="Configures the IO Mux structure for each IO pad.  0  implies  SD/SDIO, 1 implies  EMMC, 2 implies QSPI, 3 implies SPI,4 implies USB,5 implies MMUART,6 implies I2C,7 implies CAN,8 implies MDIO,9 implies Miscellaneous,0xA implies Reserved (Equivalent to Tristate),0xB implies GPIO ,0xC implies Fabric-test,0xD implies Logic 0,0xE implies Logic 1, 0xF implies Tristate" name="IOMUX4_CR">
+            <field Type="RW" name="PAD22" offset="0" width="4">0x4</field>
+            <field Type="RW" name="PAD23" offset="4" width="4">0x4</field>
+            <field Type="RW" name="PAD24" offset="8" width="4">0x4</field>
+            <field Type="RW" name="PAD25" offset="12" width="4">0x4</field>
+            <field Type="RW" name="PAD26" offset="16" width="4">0xB</field>
+            <field Type="RW" name="PAD27" offset="20" width="4">0xB</field>
+            <field Type="RW" name="PAD28" offset="24" width="4">0x5</field>
+            <field Type="RW" name="PAD29" offset="28" width="4">0x5</field>
+          </register>
+          <register address="0x00000214" description="Configures the IO Mux structure for each IO pad.  0  implies  SD/SDIO, 1 implies  EMMC, 2 implies QSPI, 3 implies SPI,4 implies USB,5 implies MMUART,6 implies I2C,7 implies CAN,8 implies MDIO,9 implies Miscellaneous,0xA implies Reserved (Equivalent to Tristate),0xB implies GPIO ,0xC implies Fabric-test,0xD implies Logic 0,0xE implies Logic 1, 0xF implies Tristate" name="IOMUX5_CR">
+            <field Type="RW" name="PAD30" offset="0" width="4">0xB</field>
+            <field Type="RW" name="PAD31" offset="4" width="4">0xB</field>
+            <field Type="RW" name="PAD32" offset="8" width="4">0xB</field>
+            <field Type="RW" name="PAD33" offset="12" width="4">0xB</field>
+            <field Type="RW" name="PAD34" offset="16" width="4">0xB</field>
+            <field Type="RW" name="PAD35" offset="20" width="4">0xF</field>
+            <field Type="RW" name="PAD36" offset="24" width="4">0xF</field>
+            <field Type="RW" name="PAD37" offset="28" width="4">0xB</field>
+          </register>
+          <register address="0x00000218" description="Sets whether the MMC/SD Voltage select lines are inverted on entry to the IOMUX structure" name="IOMUX6_CR">
+            <field Type="RW" name="VLT_SEL" offset="0" width="1">0x0</field>
+            <field Type="RW" name="VLT_EN" offset="1" width="1">0x0</field>
+            <field Type="RW" name="VLT_CMD_DIR" offset="2" width="1">0x0</field>
+            <field Type="RW" name="VLT_DIR_0" offset="3" width="1">0x0</field>
+            <field Type="RW" name="VLT_DIR_1_3" offset="4" width="1">0x0</field>
+            <field Type="RW" name="SD_LED" offset="5" width="1">0x0</field>
+            <field Type="RW" name="SD_VOLT_0" offset="6" width="1">0x0</field>
+            <field Type="RW" name="SD_VOLT_1" offset="7" width="1">0x0</field>
+            <field Type="RW" name="SD_VOLT_2" offset="8" width="1">0x0</field>
+          </register>
+          <register address="0x00000230" description="Configures the MSSIO block using SCB write" name="MSSIO_BANK4_CFG_CR">
+            <field Type="RW" name="BANK_PCODE" offset="0" width="6">0xD</field>
+            <field Type="RW" name="RESERVED0" offset="6" width="2">0x00</field>
+            <field Type="RW" name="BANK_NCODE" offset="8" width="6">0xA</field>
+            <field Type="RW" name="RESERVED1" offset="14" width="2">0x0</field>
+            <field Type="RW" name="VS" offset="16" width="4">0x4</field>
+            <field Type="RW" name="RESERVED2" offset="20" width="12">0x0</field>
+          </register>
+          <register address="0x00000234" description="IO electrical configuration for MSSIO pad" name="MSSIO_BANK4_IO_CFG_0_1_CR">
+            <field Type="RW" name="IO_CFG_0" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_1" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000238" description="IO electrical configuration for MSSIO pad" name="MSSIO_BANK4_IO_CFG_2_3_CR">
+            <field Type="RW" name="IO_CFG_2" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_3" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x0000023C" description="IO electrical configuration for MSSIO pad" name="MSSIO_BANK4_IO_CFG_4_5_CR">
+            <field Type="RW" name="IO_CFG_4" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_5" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000240" description="IO electrical configuration for MSSIO pad" name="MSSIO_BANK4_IO_CFG_6_7_CR">
+            <field Type="RW" name="IO_CFG_6" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_7" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000244" description="IO electrical configuration for MSSIO pad" name="MSSIO_BANK4_IO_CFG_8_9_CR">
+            <field Type="RW" name="IO_CFG_8" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_9" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000248" description="IO electrical configuration for MSSIO pad" name="MSSIO_BANK4_IO_CFG_10_11_CR">
+            <field Type="RW" name="IO_CFG_10" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_11" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x0000024C" description="IO electrical configuration for MSSIO pad" name="MSSIO_BANK4_IO_CFG_12_13_CR">
+            <field Type="RW" name="IO_CFG_12" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_13" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000250" description="Configures the MSSIO block using SCB write" name="MSSIO_BANK2_CFG_CR">
+            <field Type="RW" name="BANK_PCODE" offset="0" width="6">0xD</field>
+            <field Type="RW" name="RESERVED0" offset="6" width="2">0x00</field>
+            <field Type="RW" name="BANK_NCODE" offset="8" width="6">0xA</field>
+            <field Type="RW" name="RESERVED1" offset="14" width="2">0x0</field>
+            <field Type="RW" name="VS" offset="16" width="4">0x4</field>
+            <field Type="RW" name="RESERVED2" offset="20" width="12">0x0</field>
+          </register>
+          <register address="0x00000254" description="IO electrical configuration for MSSIO pad" name="MSSIO_BANK2_IO_CFG_0_1_CR">
+            <field Type="RW" name="IO_CFG_0" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_1" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000258" description="IO electrical configuration for MSSIO pad" name="MSSIO_BANK2_IO_CFG_2_3_CR">
+            <field Type="RW" name="IO_CFG_2" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_3" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x0000025C" description="IO electrical configuration for MSSIO pad" name="MSSIO_BANK2_IO_CFG_4_5_CR">
+            <field Type="RW" name="IO_CFG_4" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_5" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000260" description="IO electrical configuration for MSSIO pad" name="MSSIO_BANK2_IO_CFG_6_7_CR">
+            <field Type="RW" name="IO_CFG_6" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_7" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000264" description="IO electrical configuration for MSSIO pad" name="MSSIO_BANK2_IO_CFG_8_9_CR">
+            <field Type="RW" name="IO_CFG_8" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_9" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000268" description="IO electrical configuration for MSSIO pad" name="MSSIO_BANK2_IO_CFG_10_11_CR">
+            <field Type="RW" name="IO_CFG_10" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_11" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x0000026C" description="IO electrical configuration for MSSIO pad" name="MSSIO_BANK2_IO_CFG_12_13_CR">
+            <field Type="RW" name="IO_CFG_12" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_13" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000270" description="IO electrical configuration for MSSIO pad" name="MSSIO_BANK2_IO_CFG_14_15_CR">
+            <field Type="RW" name="IO_CFG_14" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_15" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000274" description="IO electrical configuration for MSSIO pad" name="MSSIO_BANK2_IO_CFG_16_17_CR">
+            <field Type="RW" name="IO_CFG_16" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_17" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000278" description="IO electrical configuration for MSSIO pad" name="MSSIO_BANK2_IO_CFG_18_19_CR">
+            <field Type="RW" name="IO_CFG_18" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_19" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x0000027C" description="IO electrical configuration for MSSIO pad" name="MSSIO_BANK2_IO_CFG_20_21_CR">
+            <field Type="RW" name="IO_CFG_20" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_21" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000280" description="IO electrical configuration for MSSIO pad" name="MSSIO_BANK2_IO_CFG_22_23_CR">
+            <field Type="RW" name="IO_CFG_22" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_23" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000278" description="default dpc values for MSSIO bank 2 " name="MSSIO_VB2_CFG">
+            <field Type="RW" name="DPC_IO_CFG_IBUFMD_0" offset="0" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_IBUFMD_1" offset="1" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_IBUFMD_2" offset="2" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_DRV_0" offset="3" width="1">0x1</field>
+            <field Type="RW" name="DPC_IO_CFG_DRV_1" offset="4" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_DRV_2" offset="5" width="1">0x1</field>
+            <field Type="RW" name="DPC_IO_CFG_DRV_3" offset="6" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_CLAMP" offset="7" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_ENHYST" offset="8" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_LOCKDN_EN" offset="9" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_WPD" offset="10" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_WPU" offset="11" width="1">0x1</field>
+            <field Type="RW" name="DPC_IO_CFG_ATP_EN" offset="12" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_LP_PERSIST_EN" offset="13" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_LP_BYPASS_EN" offset="14" width="1">0x0</field>
+            <field Type="R" name="RESERVED" offset="15" width="17">0x0</field>
+          </register>
+          <register address="0x0000027C" description="default dpc values for MSSIO bank 4 " name="MSSIO_VB4_CFG">
+            <field Type="RW" name="DPC_IO_CFG_IBUFMD_0" offset="0" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_IBUFMD_1" offset="1" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_IBUFMD_2" offset="2" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_DRV_0" offset="3" width="1">0x1</field>
+            <field Type="RW" name="DPC_IO_CFG_DRV_1" offset="4" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_DRV_2" offset="5" width="1">0x1</field>
+            <field Type="RW" name="DPC_IO_CFG_DRV_3" offset="6" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_CLAMP" offset="7" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_ENHYST" offset="8" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_LOCKDN_EN" offset="9" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_WPD" offset="10" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_WPU" offset="11" width="1">0x1</field>
+            <field Type="RW" name="DPC_IO_CFG_ATP_EN" offset="12" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_LP_PERSIST_EN" offset="13" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_LP_BYPASS_EN" offset="14" width="1">0x0</field>
+            <field Type="R" name="RESERVED" offset="15" width="17">0x0</field>
+          </register>
+          <register address="0x0000027C" description="Indicates if eMMC is configured for use (bit 0 == 1), If SD is configued for use (bit 1 == 1). Bit 2 indicates which one should be used by default on MSS embedded software startup ( bit2 == 0,  implies  default is eMMC, bit2 == 1,  implies  default is SD). The eMMC configuration is always defined in xml tag (io_mux, the SD configuration is always defined in xml tag (io_mux_alt). All other elements in the (o_mux) and (io_mux_alt) not releating to eMMC/SD differences should be the same values." name="MSSIO_CONFIGURATION_OPTIONS">
+            <field Type="RW" name="EMMC_CONFIGURED" offset="0" width="1">0x1</field>
+            <field Type="RW" name="SD_CONFIGURED" offset="1" width="1">0x0</field>
+            <field Type="RW" name="DEFAULT_ON_START" offset="2" width="1">0x0</field>
+          </register>
+          <register address="0x0000027C" description="To limit the number of interrupts fed to the PLINT, the seventy GPIO interrupts (GPIO0=14, GPIO1=24, GPIO2=32) are reduced down to 41 interrupts by OR'ing some together. There is some flexibility regarding which interrupts are OR'd or are direct. This selection is controlled by a 32-bit system register(GPIO_INTERRUPT_FAB_CR). For example, if bit 0 of the register is set to 1, gpio2_0 is chosen as a direct interrupt on the PLIC and gpio0_0 will be OR'd with any other non-direct gpio0 interrupts. Please see the GPIO driver for more details on using GPIO interrupts." name="GPIO_INTERRUPT_FAB_CR">
+            <field Type="RW" name="GPIO0_0_OR_GPIO2_0" offset="0" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_1_OR_GPIO2_1" offset="1" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_2_OR_GPIO2_2" offset="2" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_3_OR_GPIO2_3" offset="3" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_4_OR_GPIO2_4" offset="4" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_5_OR_GPIO2_5" offset="5" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_6_OR_GPIO2_6" offset="6" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_7_OR_GPIO2_7" offset="7" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_8_OR_GPIO2_8" offset="8" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_9_OR_GPIO2_9" offset="9" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_10_OR_GPIO2_10" offset="10" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_11_OR_GPIO2_11" offset="11" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_12_OR_GPIO2_12" offset="12" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_13_OR_GPIO2_13" offset="13" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_0_OR_GPIO2_14" offset="14" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_1_OR_GPIO2_15" offset="15" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_2_OR_GPIO2_16" offset="16" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_3_OR_GPIO2_17" offset="17" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_4_OR_GPIO2_18" offset="18" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_5_OR_GPIO2_19" offset="19" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_6_OR_GPIO2_20" offset="20" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_7_OR_GPIO2_21" offset="21" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_8_OR_GPIO2_22" offset="22" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_9_OR_GPIO2_23" offset="23" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_10_OR_GPIO2_24" offset="24" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_11_OR_GPIO2_25" offset="25" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_12_OR_GPIO2_26" offset="26" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_13_OR_GPIO2_27" offset="27" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_14_OR_GPIO2_28" offset="28" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_15_OR_GPIO2_29" offset="29" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_16_OR_GPIO2_30" offset="30" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_17_OR_GPIO2_31" offset="31" width="1">0x0</field>
+          </register>
+        </registers>
+      </io_mux>
+      <io_mux_alt>
+        <registers>
+          <register address="0x00000200" description="Selects whether the peripheral is connected to the Fabric or IOMUX structure." name="ALT_IOMUX0_CR">
+            <field Type="RW" name="SPI0_FABRIC" offset="0" width="1">0x0</field>
+            <field Type="RW" name="SPI1_FABRIC" offset="1" width="1">0x0</field>
+            <field Type="RW" name="I2C0_FABRIC" offset="2" width="1">0x0</field>
+            <field Type="RW" name="I2C1_FABRIC" offset="3" width="1">0x0</field>
+            <field Type="RW" name="CAN0_FABRIC" offset="4" width="1">0x0</field>
+            <field Type="RW" name="CAN1_FABRIC" offset="5" width="1">0x0</field>
+            <field Type="RW" name="QSPI_FABRIC" offset="6" width="1">0x0</field>
+            <field Type="RW" name="MMUART0_FABRIC" offset="7" width="1">0x0</field>
+            <field Type="RW" name="MMUART1_FABRIC" offset="8" width="1">0x0</field>
+            <field Type="RW" name="MMUART2_FABRIC" offset="9" width="1">0x0</field>
+            <field Type="RW" name="MMUART3_FABRIC" offset="10" width="1">0x0</field>
+            <field Type="RW" name="MMUART4_FABRIC" offset="11" width="1">0x0</field>
+            <field Type="RW" name="MDIO0_FABRIC" offset="12" width="1">0x0</field>
+            <field Type="RW" name="MDIO1_FABRIC" offset="13" width="1">0x0</field>
+          </register>
+          <register address="0x00000204" description="Configures the IO Mux structure for each IO pad.  0  implies  SD/SDIO, 1 implies  EMMC, 2 implies QSPI, 3 implies SPI,4 implies USB,5 implies MMUART,6 implies I2C,7 implies CAN,8 implies MDIO,9 implies Miscellaneous,0xA implies Reserved (Equivalent to Tristate),0xB implies GPIO ,0xC implies Fabric-test,0xD implies Logic 0,0xE implies Logic 1, 0xF implies Tristate" name="ALT_IOMUX1_CR">
+            <field Type="RW" name="PAD0" offset="0" width="4">0x0</field>
+            <field Type="RW" name="PAD1" offset="4" width="4">0x0</field>
+            <field Type="RW" name="PAD2" offset="8" width="4">0x0</field>
+            <field Type="RW" name="PAD3" offset="12" width="4">0x0</field>
+            <field Type="RW" name="PAD4" offset="16" width="4">0x0</field>
+            <field Type="RW" name="PAD5" offset="20" width="4">0x0</field>
+            <field Type="RW" name="PAD6" offset="24" width="4">0x0</field>
+            <field Type="RW" name="PAD7" offset="28" width="4">0x0</field>
+          </register>
+          <register address="0x00000208" description="Configures the IO Mux structure for each IO pad.  0  implies  SD/SDIO, 1 implies  EMMC, 2 implies QSPI, 3 implies SPI,4 implies USB,5 implies MMUART,6 implies I2C,7 implies CAN,8 implies MDIO,9 implies Miscellaneous,0xA implies Reserved (Equivalent to Tristate),0xB implies GPIO ,0xC implies Fabric-test,0xD implies Logic 0,0xE implies Logic 1, 0xF implies Tristate" name="ALT_IOMUX2_CR">
+            <field Type="RW" name="PAD8" offset="0" width="4">0x0</field>
+            <field Type="RW" name="PAD9" offset="4" width="4">0x0</field>
+            <field Type="RW" name="PAD10" offset="8" width="4">0x0</field>
+            <field Type="RW" name="PAD11" offset="12" width="4">0x0</field>
+            <field Type="RW" name="PAD12" offset="16" width="4">0x0</field>
+            <field Type="RW" name="PAD13" offset="20" width="4">0x0</field>
+          </register>
+          <register address="0x0000020C" description="Configures the IO Mux structure for each IO pad.  0  implies  SD/SDIO, 1 implies  EMMC, 2 implies QSPI, 3 implies SPI,4 implies USB,5 implies MMUART,6 implies I2C,7 implies CAN,8 implies MDIO,9 implies Miscellaneous,0xA implies Reserved (Equivalent to Tristate),0xB implies GPIO ,0xC implies Fabric-test,0xD implies Logic 0,0xE implies Logic 1, 0xF implies Tristate" name="ALT_IOMUX3_CR">
+            <field Type="RW" name="PAD14" offset="0" width="4">0x0</field>
+            <field Type="RW" name="PAD15" offset="4" width="4">0x0</field>
+            <field Type="RW" name="PAD16" offset="8" width="4">0x0</field>
+            <field Type="RW" name="PAD17" offset="12" width="4">0x0</field>
+            <field Type="RW" name="PAD18" offset="16" width="4">0x0</field>
+            <field Type="RW" name="PAD19" offset="20" width="4">0x0</field>
+            <field Type="RW" name="PAD20" offset="24" width="4">0x0</field>
+            <field Type="RW" name="PAD21" offset="28" width="4">0x0</field>
+          </register>
+          <register address="0x00000210" description="Configures the IO Mux structure for each IO pad.  0  implies  SD/SDIO, 1 implies  EMMC, 2 implies QSPI, 3 implies SPI,4 implies USB,5 implies MMUART,6 implies I2C,7 implies CAN,8 implies MDIO,9 implies Miscellaneous,0xA implies Reserved (Equivalent to Tristate),0xB implies GPIO ,0xC implies Fabric-test,0xD implies Logic 0,0xE implies Logic 1, 0xF implies Tristate" name="ALT_IOMUX4_CR">
+            <field Type="RW" name="PAD22" offset="0" width="4">0x0</field>
+            <field Type="RW" name="PAD23" offset="4" width="4">0x0</field>
+            <field Type="RW" name="PAD24" offset="8" width="4">0x0</field>
+            <field Type="RW" name="PAD25" offset="12" width="4">0x0</field>
+            <field Type="RW" name="PAD26" offset="16" width="4">0x0</field>
+            <field Type="RW" name="PAD27" offset="20" width="4">0x0</field>
+            <field Type="RW" name="PAD28" offset="24" width="4">0x0</field>
+            <field Type="RW" name="PAD29" offset="28" width="4">0x0</field>
+          </register>
+          <register address="0x00000214" description="Configures the IO Mux structure for each IO pad.  0  implies  SD/SDIO, 1 implies  EMMC, 2 implies QSPI, 3 implies SPI,4 implies USB,5 implies MMUART,6 implies I2C,7 implies CAN,8 implies MDIO,9 implies Miscellaneous,0xA implies Reserved (Equivalent to Tristate),0xB implies GPIO ,0xC implies Fabric-test,0xD implies Logic 0,0xE implies Logic 1, 0xF implies Tristate" name="ALT_IOMUX5_CR">
+            <field Type="RW" name="PAD30" offset="0" width="4">0x0</field>
+            <field Type="RW" name="PAD31" offset="4" width="4">0x0</field>
+            <field Type="RW" name="PAD32" offset="8" width="4">0x0</field>
+            <field Type="RW" name="PAD33" offset="12" width="4">0x0</field>
+            <field Type="RW" name="PAD34" offset="16" width="4">0x0</field>
+            <field Type="RW" name="PAD35" offset="20" width="4">0x0</field>
+            <field Type="RW" name="PAD36" offset="24" width="4">0x0</field>
+            <field Type="RW" name="PAD37" offset="28" width="4">0x0</field>
+          </register>
+          <register address="0x00000218" description="Sets whether the MMC/SD Voltage select lines are inverted on entry to the IOMUX structure" name="ALT_IOMUX6_CR">
+            <field Type="RW" name="VLT_SEL" offset="0" width="1">0x0</field>
+            <field Type="RW" name="VLT_EN" offset="1" width="1">0x0</field>
+            <field Type="RW" name="VLT_CMD_DIR" offset="2" width="1">0x0</field>
+            <field Type="RW" name="VLT_DIR_0" offset="3" width="1">0x0</field>
+            <field Type="RW" name="VLT_DIR_1_3" offset="4" width="1">0x0</field>
+            <field Type="RW" name="SD_LED" offset="5" width="1">0x0</field>
+            <field Type="RW" name="SD_VOLT_0" offset="6" width="1">0x0</field>
+            <field Type="RW" name="SD_VOLT_1" offset="7" width="1">0x0</field>
+            <field Type="RW" name="SD_VOLT_2" offset="8" width="1">0x0</field>
+          </register>
+          <register address="0x00000230" description="Configures the MSSIO block using SCB write" name="ALT_MSSIO_BANK4_CFG_CR">
+            <field Type="RW" name="BANK_PCODE" offset="0" width="6">0xD</field>
+            <field Type="RW" name="RESERVED0" offset="6" width="2">0x00</field>
+            <field Type="RW" name="BANK_NCODE" offset="8" width="6">0xA</field>
+            <field Type="RW" name="RESERVED1" offset="14" width="2">0x0</field>
+            <field Type="RW" name="VS" offset="16" width="4">0x4</field>
+            <field Type="RW" name="RESERVED2" offset="20" width="12">0x0</field>
+          </register>
+          <register address="0x00000234" description="IO electrical configuration for MSSIO pad" name="ALT_MSSIO_BANK4_IO_CFG_0_1_CR">
+            <field Type="RW" name="IO_CFG_0" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_1" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000238" description="IO electrical configuration for MSSIO pad" name="ALT_MSSIO_BANK4_IO_CFG_2_3_CR">
+            <field Type="RW" name="IO_CFG_2" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_3" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x0000023C" description="IO electrical configuration for MSSIO pad" name="ALT_MSSIO_BANK4_IO_CFG_4_5_CR">
+            <field Type="RW" name="IO_CFG_4" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_5" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000240" description="IO electrical configuration for MSSIO pad" name="ALT_MSSIO_BANK4_IO_CFG_6_7_CR">
+            <field Type="RW" name="IO_CFG_6" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_7" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000244" description="IO electrical configuration for MSSIO pad" name="ALT_MSSIO_BANK4_IO_CFG_8_9_CR">
+            <field Type="RW" name="IO_CFG_8" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_9" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000248" description="IO electrical configuration for MSSIO pad" name="ALT_MSSIO_BANK4_IO_CFG_10_11_CR">
+            <field Type="RW" name="IO_CFG_10" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_11" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x0000024C" description="IO electrical configuration for MSSIO pad" name="ALT_MSSIO_BANK4_IO_CFG_12_13_CR">
+            <field Type="RW" name="IO_CFG_12" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_13" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000250" description="Configures the MSSIO block using SCB write" name="ALT_MSSIO_BANK2_CFG_CR">
+            <field Type="RW" name="BANK_PCODE" offset="0" width="6">0xD</field>
+            <field Type="RW" name="RESERVED0" offset="6" width="2">0x00</field>
+            <field Type="RW" name="BANK_NCODE" offset="8" width="6">0xA</field>
+            <field Type="RW" name="RESERVED1" offset="14" width="2">0x0</field>
+            <field Type="RW" name="VS" offset="16" width="4">0x4</field>
+            <field Type="RW" name="RESERVED2" offset="20" width="12">0x0</field>
+          </register>
+          <register address="0x00000254" description="IO electrical configuration for MSSIO pad" name="ALT_MSSIO_BANK2_IO_CFG_0_1_CR">
+            <field Type="RW" name="IO_CFG_0" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_1" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000258" description="IO electrical configuration for MSSIO pad" name="ALT_MSSIO_BANK2_IO_CFG_2_3_CR">
+            <field Type="RW" name="IO_CFG_2" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_3" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x0000025C" description="IO electrical configuration for MSSIO pad" name="ALT_MSSIO_BANK2_IO_CFG_4_5_CR">
+            <field Type="RW" name="IO_CFG_4" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_5" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000260" description="IO electrical configuration for MSSIO pad" name="ALT_MSSIO_BANK2_IO_CFG_6_7_CR">
+            <field Type="RW" name="IO_CFG_6" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_7" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000264" description="IO electrical configuration for MSSIO pad" name="ALT_MSSIO_BANK2_IO_CFG_8_9_CR">
+            <field Type="RW" name="IO_CFG_8" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_9" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000268" description="IO electrical configuration for MSSIO pad" name="ALT_MSSIO_BANK2_IO_CFG_10_11_CR">
+            <field Type="RW" name="IO_CFG_10" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_11" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x0000026C" description="IO electrical configuration for MSSIO pad" name="ALT_MSSIO_BANK2_IO_CFG_12_13_CR">
+            <field Type="RW" name="IO_CFG_12" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_13" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000270" description="IO electrical configuration for MSSIO pad" name="ALT_MSSIO_BANK2_IO_CFG_14_15_CR">
+            <field Type="RW" name="IO_CFG_14" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_15" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000274" description="IO electrical configuration for MSSIO pad" name="ALT_MSSIO_BANK2_IO_CFG_16_17_CR">
+            <field Type="RW" name="IO_CFG_16" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_17" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000278" description="IO electrical configuration for MSSIO pad" name="ALT_MSSIO_BANK2_IO_CFG_18_19_CR">
+            <field Type="RW" name="IO_CFG_18" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_19" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x0000027C" description="IO electrical configuration for MSSIO pad" name="ALT_MSSIO_BANK2_IO_CFG_20_21_CR">
+            <field Type="RW" name="IO_CFG_20" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_21" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000280" description="IO electrical configuration for MSSIO pad" name="ALT_MSSIO_BANK2_IO_CFG_22_23_CR">
+            <field Type="RW" name="IO_CFG_22" offset="0" width="16">0x0928</field>
+            <field Type="RW" name="IO_CFG_23" offset="16" width="16">0x0928</field>
+          </register>
+          <register address="0x00000278" description="default dpc values for MSSIO bank 2 " name="ALT_MSSIO_VB2_CFG">
+            <field Type="RW" name="DPC_IO_CFG_IBUFMD_0" offset="0" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_IBUFMD_1" offset="1" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_IBUFMD_2" offset="2" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_DRV_0" offset="3" width="1">0x1</field>
+            <field Type="RW" name="DPC_IO_CFG_DRV_1" offset="4" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_DRV_2" offset="5" width="1">0x1</field>
+            <field Type="RW" name="DPC_IO_CFG_DRV_3" offset="6" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_CLAMP" offset="7" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_ENHYST" offset="8" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_LOCKDN_EN" offset="9" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_WPD" offset="10" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_WPU" offset="11" width="1">0x1</field>
+            <field Type="RW" name="DPC_IO_CFG_ATP_EN" offset="12" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_LP_PERSIST_EN" offset="13" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_LP_BYPASS_EN" offset="14" width="1">0x0</field>
+            <field Type="R" name="RESERVED" offset="15" width="17">0x0</field>
+          </register>
+          <register address="0x0000027C" description="default dpc values for MSSIO bank 4 " name="ALT_MSSIO_VB4_CFG">
+            <field Type="RW" name="DPC_IO_CFG_IBUFMD_0" offset="0" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_IBUFMD_1" offset="1" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_IBUFMD_2" offset="2" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_DRV_0" offset="3" width="1">0x1</field>
+            <field Type="RW" name="DPC_IO_CFG_DRV_1" offset="4" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_DRV_2" offset="5" width="1">0x1</field>
+            <field Type="RW" name="DPC_IO_CFG_DRV_3" offset="6" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_CLAMP" offset="7" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_ENHYST" offset="8" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_LOCKDN_EN" offset="9" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_WPD" offset="10" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_WPU" offset="11" width="1">0x1</field>
+            <field Type="RW" name="DPC_IO_CFG_ATP_EN" offset="12" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_LP_PERSIST_EN" offset="13" width="1">0x0</field>
+            <field Type="RW" name="DPC_IO_CFG_LP_BYPASS_EN" offset="14" width="1">0x0</field>
+            <field Type="R" name="RESERVED" offset="15" width="17">0x0</field>
+          </register>
+          <register address="0x0000027C" description="To limit the number of interrupts fed to the PLINT, the seventy GPIO interrupts (GPIO0=14, GPIO1=24, GPIO2=32) are reduced down to 41 interrupts by OR'ing some together. There is some flexibility regarding which interrupts are OR'd or are direct. This selection is controlled by a 32-bit system register(GPIO_INTERRUPT_FAB_CR). For example, if bit 0 of the register is set to 1, gpio2_0 is chosen as a direct interrupt on the PLIC and gpio0_0 will be OR'd with any other non-direct gpio0 interrupts. Please see the GPIO driver for more details on using GPIO interrupts." name="ALT_GPIO_INTERRUPT_FAB_CR">
+            <field Type="RW" name="GPIO0_0_OR_GPIO2_0" offset="0" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_1_OR_GPIO2_1" offset="1" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_2_OR_GPIO2_2" offset="2" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_3_OR_GPIO2_3" offset="3" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_4_OR_GPIO2_4" offset="4" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_5_OR_GPIO2_5" offset="5" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_6_OR_GPIO2_6" offset="6" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_7_OR_GPIO2_7" offset="7" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_8_OR_GPIO2_8" offset="8" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_9_OR_GPIO2_9" offset="9" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_10_OR_GPIO2_10" offset="10" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_11_OR_GPIO2_11" offset="11" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_12_OR_GPIO2_12" offset="12" width="1">0x0</field>
+            <field Type="RW" name="GPIO0_13_OR_GPIO2_13" offset="13" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_0_OR_GPIO2_14" offset="14" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_1_OR_GPIO2_15" offset="15" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_2_OR_GPIO2_16" offset="16" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_3_OR_GPIO2_17" offset="17" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_4_OR_GPIO2_18" offset="18" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_5_OR_GPIO2_19" offset="19" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_6_OR_GPIO2_20" offset="20" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_7_OR_GPIO2_21" offset="21" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_8_OR_GPIO2_22" offset="22" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_9_OR_GPIO2_23" offset="23" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_10_OR_GPIO2_24" offset="24" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_11_OR_GPIO2_25" offset="25" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_12_OR_GPIO2_26" offset="26" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_13_OR_GPIO2_27" offset="27" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_14_OR_GPIO2_28" offset="28" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_15_OR_GPIO2_29" offset="29" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_16_OR_GPIO2_30" offset="30" width="1">0x0</field>
+            <field Type="RW" name="GPIO1_17_OR_GPIO2_31" offset="31" width="1">0x0</field>
+          </register>
+        </registers>
+      </io_mux_alt>
+      <hsio>
+        <registers>
+          <register address="0x00000000" description="User trim options- set option to 1 to use" name="TRIM_OPTIONS">
+            <field Type="" name="TRIM_DDR_OPTION" offset="0" width="1">0x0</field>
+            <field Type="" name="TRIM_SGMII_OPTION" offset="1" width="1">0x0</field>
+          </register>
+          <register address="0x00000000" description="Manual trim values" name="DDR_IOC_REG0">
+            <field Type="RW" name="BANK_PCODE" offset="0" width="6">0x0</field>
+            <field Type="RW" name="BANK_NCODE" offset="6" width="6">0x0</field>
+          </register>
+          <register address="0x00000000" description="Manual trim values" name="SGMII_IOC_REG0">
+            <field Type="RW" name="BANK_PCODE" offset="0" width="6">0x0</field>
+            <field Type="RW" name="BANK_NCODE" offset="6" width="6">0x0</field>
+          </register>
+        </registers>
+      </hsio>
+    </mss_io>
+    <mss_sgmii>
+      <tip>
+        <registers>
+          <register address="0x00000004" description="SGMII mode control (SEU)" name="SGMII_MODE">
+            <field Type="RW" name="REG_PLL_EN" offset="0" width="1">0x1</field>
+            <field Type="RW" name="REG_DLL_EN" offset="1" width="1">0x1</field>
+            <field Type="RW" name="REG_PVT_EN" offset="2" width="1">0x1</field>
+            <field Type="RW" name="REG_BC_VRGEN_EN" offset="3" width="1">0x1</field>
+            <field Type="RW" name="REG_TX0_EN" offset="4" width="1">0x1</field>
+            <field Type="RW" name="REG_RX0_EN" offset="5" width="1">0x1</field>
+            <field Type="RW" name="REG_TX1_EN" offset="6" width="1">0x1</field>
+            <field Type="RW" name="REG_RX1_EN" offset="7" width="1">0x1</field>
+            <field Type="RW" name="REG_DLL_LOCK_FLT" offset="8" width="2">0x2</field>
+            <field Type="RW" name="REG_DLL_ADJ_CODE" offset="10" width="4">0xC</field>
+            <field Type="RW" name="REG_CH0_CDR_RESET_B" offset="14" width="1">0x1</field>
+            <field Type="RW" name="REG_CH1_CDR_RESET_B" offset="15" width="1">0x1</field>
+            <field Type="RW" name="REG_BC_VRGEN" offset="16" width="6">0x0</field>
+            <field Type="RW" name="REG_CDR_MOVE_STEP" offset="22" width="1">0x1</field>
+            <field Type="RW" name="REG_REFCLK_EN_RDIFF" offset="23" width="1">0x1</field>
+            <field Type="RW" name="REG_BC_VS" offset="24" width="4">0x7</field>
+            <field Type="RW" name="REG_REFCLK_EN_UDRIVE_P" offset="28" width="1">0x0</field>
+            <field Type="RW" name="REG_REFCLK_EN_INS_HYST_P" offset="29" width="1">0x0</field>
+            <field Type="RW" name="REG_REFCLK_EN_UDRIVE_N" offset="30" width="1">0x0</field>
+            <field Type="RW" name="REG_REFCLK_EN_INS_HYST_N" offset="31" width="1">0x0</field>
+          </register>
+          <register address="0x00000008" description="PLL control register (SEU)" name="PLL_CNTL">
+            <field Type="RW" name="REG_PLL_POSTDIV" offset="0" width="7">0x1</field>
+            <field Type="RO" name="ARO_PLL0_LOCK" offset="7" width="1">
+            </field>
+            <field Type="RW" name="REG_PLL_RFDIV" offset="8" width="6">0x1</field>
+            <field Type="RW" name="REG_PLL_REG_RFCLK_SEL" offset="14" width="1">0x0</field>
+            <field Type="RW" name="REG_PLL_LP_REQUIRES_LOCK" offset="15" width="1">0x0</field>
+            <field Type="RW" name="REG_PLL_INTIN" offset="16" width="12">0x14</field>
+            <field Type="RW" name="REG_PLL_BWI" offset="28" width="2">0x0</field>
+            <field Type="RW" name="REG_PLL_BWP" offset="30" width="2">0x2</field>
+          </register>
+          <register address="0x0000000C" description="Channel0 control register" name="CH0_CNTL">
+            <field Type="RW" name="REG_TX0_WPU_P" offset="0" width="1">0x0</field>
+            <field Type="RW" name="REG_TX0_WPD_P" offset="1" width="1">0x0</field>
+            <field Type="RW" name="REG_TX0_SLEW_P" offset="2" width="2">0x0</field>
+            <field Type="RW" name="REG_TX0_DRV_P" offset="4" width="4">0x7</field>
+            <field Type="RW" name="REG_TX0_ODT_P" offset="8" width="4">0x7</field>
+            <field Type="RW" name="REG_TX0_ODT_STATIC_P" offset="12" width="3">0x7</field>
+            <field Type="RW" name="REG_RX0_TIM_LONG" offset="15" width="1">0x0</field>
+            <field Type="RW" name="REG_RX0_WPU_P" offset="16" width="1">0x0</field>
+            <field Type="RW" name="REG_RX0_WPD_P" offset="17" width="1">0x0</field>
+            <field Type="RW" name="REG_RX0_IBUFMD_P" offset="18" width="3">0x4</field>
+            <field Type="RW" name="REG_RX0_EYEWIDTH_P" offset="21" width="3">0x7</field>
+            <field Type="RW" name="REG_RX0_ODT_P" offset="24" width="4">0x7</field>
+            <field Type="RW" name="REG_RX0_ODT_STATIC_P" offset="28" width="3">0x3</field>
+            <field Type="RW" name="REG_RX0_EN_FLAG_N" offset="31" width="1">0x0</field>
+          </register>
+          <register address="0x00000010" description="Channel1 control register" name="CH1_CNTL">
+            <field Type="RW" name="REG_TX1_WPU_P" offset="0" width="1">0x0</field>
+            <field Type="RW" name="REG_TX1_WPD_P" offset="1" width="1">0x0</field>
+            <field Type="RW" name="REG_TX1_SLEW_P" offset="2" width="2">0x0</field>
+            <field Type="RW" name="REG_TX1_DRV_P" offset="4" width="4">0x7</field>
+            <field Type="RW" name="REG_TX1_ODT_P" offset="8" width="4">0x7</field>
+            <field Type="RW" name="REG_TX1_ODT_STATIC_P" offset="12" width="3">0x7</field>
+            <field Type="RW" name="REG_RX1_TIM_LONG" offset="15" width="1">0x0</field>
+            <field Type="RW" name="REG_RX1_WPU_P" offset="16" width="1">0x0</field>
+            <field Type="RW" name="REG_RX1_WPD_P" offset="17" width="1">0x0</field>
+            <field Type="RW" name="REG_RX1_IBUFMD_P" offset="18" width="3">0x4</field>
+            <field Type="RW" name="REG_RX1_EYEWIDTH_P" offset="21" width="3">0x7</field>
+            <field Type="RW" name="REG_RX1_ODT_P" offset="24" width="4">0x7</field>
+            <field Type="RW" name="REG_RX1_ODT_STATIC_P" offset="28" width="3">0x3</field>
+            <field Type="RW" name="REG_RX1_EN_FLAG_N" offset="31" width="1">0x0</field>
+          </register>
+          <register address="0x00000014" description="Recalibration control register" name="RECAL_CNTL">
+            <field Type="RW" name="REG_RECAL_DIFF_RANGE" offset="0" width="5">0x8</field>
+            <field Type="RW" name="REG_RECAL_START_EN" offset="5" width="1">0x0</field>
+            <field Type="RW" name="REG_PVT_CALIB_START" offset="6" width="1">0x1</field>
+            <field Type="RW" name="REG_PVT_CALIB_LOCK" offset="7" width="1">0x1</field>
+            <field Type="RW" name="REG_RECAL_UPD" offset="8" width="1">0x0</field>
+            <field Type="RW" name="BC_VRGEN_DIRECTION" offset="9" width="1">0x0</field>
+            <field Type="RW" name="BC_VRGEN_LOAD" offset="10" width="1">0x0</field>
+            <field Type="RW" name="BC_VRGEN_MOVE" offset="11" width="1">0x0</field>
+            <field Type="RW" name="REG_PVT_REG_CALIB_CLKDIV" offset="12" width="2">0x2</field>
+            <field Type="RW" name="REG_PVT_REG_CALIB_DIFFR_VSEL" offset="14" width="2">0x0</field>
+            <field Type="RO" name="SRO_DLL_90_CODE" offset="16" width="7">
+            </field>
+            <field Type="RO" name="SRO_DLL_LOCK" offset="23" width="1">
+            </field>
+            <field Type="RO" name="SRO_DLL_ST_CODE" offset="24" width="7">
+            </field>
+            <field Type="RO" name="SRO_RECAL_START" offset="31" width="1">
+            </field>
+          </register>
+          <register address="0x00000018" description="Clock input and routing control registers" name="CLK_CNTL">
+            <field Type="RW" name="REG_REFCLK_EN_TERM_P" offset="0" width="2">0x0</field>
+            <field Type="RW" name="REG_REFCLK_EN_RXMODE_P" offset="2" width="2">0x3</field>
+            <field Type="RW" name="REG_REFCLK_EN_TERM_N" offset="4" width="2">0x0</field>
+            <field Type="RW" name="REG_REFCLK_EN_RXMODE_N" offset="6" width="2">0x3</field>
+            <field Type="RW" name="REG_REFCLK_CLKBUF_EN_PULLUP" offset="8" width="1">0x0</field>
+            <field Type="RW" name="REG_CLKMUX_FCLK_SEL" offset="9" width="3">0x0</field>
+            <field Type="RW" name="REG_CLKMUX_PLL0_RFCLK0_SEL" offset="12" width="2">0x1</field>
+            <field Type="RW" name="REG_CLKMUX_PLL0_RFCLK1_SEL" offset="14" width="2">0x1</field>
+            <field Type="RW" name="REG_CLKMUX_SPARE0" offset="16" width="16">0xf000</field>
+          </register>
+          <register address="0x0000001C" description="Dynamic control registers" name="DYN_CNTL">
+            <field Type="RW" name="REG_PLL_DYNEN" offset="0" width="1">0x0</field>
+            <field Type="RW" name="REG_DLL_DYNEN" offset="1" width="1">0x0</field>
+            <field Type="RW" name="REG_PVT_DYNEN" offset="2" width="1">0x0</field>
+            <field Type="RW" name="REG_BC_DYNEN" offset="3" width="1">0x0</field>
+            <field Type="RW" name="REG_CLKMUX_DYNEN" offset="4" width="1">0x0</field>
+            <field Type="RW" name="REG_LANE0_DYNEN" offset="5" width="1">0x0</field>
+            <field Type="RW" name="REG_LANE1_DYNEN" offset="6" width="1">0x0</field>
+            <field Type="RO" name="BC_VRGEN_OOR" offset="7" width="1">
+            </field>
+            <field Type="RW" name="REG_PLL_SOFT_RESET_PERIPH" offset="8" width="1">0x0</field>
+            <field Type="RW" name="REG_DLL_SOFT_RESET_PERIPH" offset="9" width="1">0x0</field>
+            <field Type="RW" name="REG_PVT_SOFT_RESET_PERIPH" offset="10" width="1">0x0</field>
+            <field Type="RW" name="REG_BC_SOFT_RESET_PERIPH" offset="11" width="1">0x0</field>
+            <field Type="RW" name="REG_CLKMUX_SOFT_RESET_PERIPH" offset="12" width="1">0x0</field>
+            <field Type="RW" name="REG_LANE0_SOFT_RESET_PERIPH" offset="13" width="1">0x0</field>
+            <field Type="RW" name="REG_LANE1_SOFT_RESET_PERIPH" offset="14" width="1">0x0</field>
+            <field Type="RO" name="PVT_CALIB_STATUS" offset="15" width="1">
+            </field>
+            <field Type="RO" name="ARO_PLL0_VCO0PH_SEL" offset="16" width="3">
+            </field>
+            <field Type="RO" name="ARO_PLL0_VCO1PH_SEL" offset="19" width="3">
+            </field>
+            <field Type="RO" name="ARO_PLL0_VCO2PH_SEL" offset="22" width="3">
+            </field>
+            <field Type="RO" name="ARO_PLL0_VCO3PH_SEL" offset="25" width="3">
+            </field>
+            <field Type="RO" name="ARO_REF_DIFFR" offset="28" width="4">
+            </field>
+          </register>
+          <register address="0x00000020" description="PVT calibrator status registers" name="PVT_STAT">
+            <field Type="RO" name="ARO_REF_PCODE" offset="0" width="6">
+            </field>
+            <field Type="RO" name="ARO_IOEN_BNK" offset="6" width="1">
+            </field>
+            <field Type="RO" name="ARO_IOEN_BNK_B" offset="7" width="1">
+            </field>
+            <field Type="RO" name="ARO_REF_NCODE" offset="8" width="6">
+            </field>
+            <field Type="RO" name="ARO_CALIB_STATUS" offset="14" width="1">
+            </field>
+            <field Type="RO" name="ARO_CALIB_STATUS_B" offset="15" width="1">
+            </field>
+            <field Type="RO" name="ARO_PCODE" offset="16" width="6">
+            </field>
+            <field Type="RO" name="ARO_CALIB_INTRPT" offset="22" width="1">
+            </field>
+            <field Type="RO" name="PVT_CALIB_INTRPT" offset="23" width="1">
+            </field>
+            <field Type="RO" name="ARO_NCODE" offset="24" width="6">
+            </field>
+            <field Type="RW" name="PVT_CALIB_LOCK" offset="30" width="1">0x0</field>
+            <field Type="RW" name="PVT_CALIB_START" offset="31" width="1">0x0</field>
+          </register>
+          <register address="0x00000024" description="Spare control register" name="SPARE_CNTL">
+            <field Type="RW" name="REG_SPARE" offset="0" width="32">0xFF000000</field>
+          </register>
+          <register address="0x00000028" description="Spare status register" name="SPARE_STAT">
+            <field Type="RO" name="SRO_SPARE" offset="0" width="32">
+            </field>
+          </register>
+        </registers>
+      </tip>
+    </mss_sgmii>
+    <mss_ddr>
+      <options>
+        <registers>
+          <register address="0" description="Tip config: Referenced receivers in the CA bus are turned on for CA training. These burn static power.(0x01 => turn off ; 0x00 => no action )" name="CA_BUS_RX_OFF_POST_TRAINING">
+            <field Type="RW" name="CA_BUS_RX_OFF_POST_TRAINING" offset="0" width="1">0x1</field>
+          </register>
+          <register address="4" description="Tip config: 1 => 1 rank, 3 => 2 ranks" name="USER_INPUT_PHY_RANKS_TO_TRAIN">
+            <field Type="RW" name="USER_INPUT_PHY_RANKS_TO_TRAIN" offset="0" width="2">0x1</field>
+          </register>
+          <register address="8" description="Tip config: Pick what trainings we want performed by the TIP, default is 0x1F" name="TRAINING_SKIP_SETTING">
+            <field Type="RW" name="SKIP_BCLKSCLK_TIP_TRAINING" offset="0" width="1">0x0</field>
+            <field Type="RW" name="SKIP_ADDCMD_TIP_TRAINING" offset="1" width="1">0x1</field>
+            <field Type="RW" name="SKIP_WRLVL_TIP_TRAINING" offset="2" width="1">0x0</field>
+            <field Type="RW" name="SKIP_RDGATE_TIP_TRAINING" offset="3" width="1">0x0</field>
+            <field Type="RW" name="SKIP_DQ_DQS_OPT_TIP_TRAINING" offset="4" width="1">0x0</field>
+          </register>
+          <register address="C" description="Tip config: default: 0x2,0x4,0x0,0x1F,0x1F" name="TIP_CFG_PARAMS">
+            <field Type="RW" name="ADDCMD_OFFSET" offset="0" width="3">0x3</field>
+            <field Type="RW" name="BCKLSCLK_OFFSET" offset="3" width="3">0x0</field>
+            <field Type="RW" name="WRCALIB_WRITE_COUNT" offset="6" width="7"> 0x0</field>
+            <field Type="RW" name="READ_GATE_MIN_READS" offset="13" width="9">0x7F</field>
+            <field Type="RW" name="ADDRCMD_WAIT_COUNT" offset="22" width="9"> 0x1F</field>
+          </register>
+          <register address="12" description="in simulation we need to set this to 2, for hardware it will be dependent on the trace lengths" name="TIP_CONFIG_PARAMS_BCLK_VCOPHS_OFFSET">
+            <field Type="RW" name="TIP_CONFIG_PARAMS_BCLK_VCOPHS" offset="0" width="32">0x02</field>
+          </register>
+          <register address="16" description="Number of offsets used when training" name="REFCLK_DDR3_1333_NUM_OFFSETS">
+            <field Type="RW" name="REFCLK_DDR3_1333_NUM_OFFSETS" offset="0" width="32">3</field>
+          </register>
+          <register address="20" description="Number of offsets used when training" name="REFCLK_DDR3L_1333_NUM_OFFSETS">
+            <field Type="RW" name="REFCLK_DDR3L_1333_NUM_OFFSETS" offset="0" width="32">3</field>
+          </register>
+          <register address="24" description="Number of offsets used when training" name="REFCLK_DDR4_1600_NUM_OFFSETS">
+            <field Type="RW" name="REFCLK_DDR4_1600_NUM_OFFSETS" offset="0" width="32">4</field>
+          </register>
+          <register address="28" description="Number of offsets used when training" name="REFCLK_LPDDR3_1600_NUM_OFFSETS">
+            <field Type="RW" name="REFCLK_LPDDR3_1600_NUM_OFFSETS" offset="0" width="32">3</field>
+          </register>
+          <register address="32" description="Number of offsets used when training" name="REFCLK_LPDDR4_1600_NUM_OFFSETS">
+            <field Type="RW" name="REFCLK_LPDDR4_1600_NUM_OFFSETS" offset="0" width="32">1</field>
+          </register>
+          <register address="36" description="Number of offsets used when training" name="REFCLK_DDR3_1067_NUM_OFFSETS">
+            <field Type="RW" name="REFCLK_DDR3_1067_NUM_OFFSETS" offset="0" width="32">1</field>
+          </register>
+          <register address="40" description="Number of offsets used when training" name="REFCLK_DDR3L_1067_NUM_OFFSETS">
+            <field Type="RW" name="REFCLK_DDR3L_1067_NUM_OFFSETS" offset="0" width="32">1</field>
+          </register>
+          <register address="44" description="Number of offsets used when training" name="REFCLK_DDR4_1333_NUM_OFFSETS">
+            <field Type="RW" name="REFCLK_DDR4_1333_NUM_OFFSETS" offset="0" width="32">4</field>
+          </register>
+          <register address="48" description="Number of offsets used when training" name="REFCLK_LPDDR3_1333_NUM_OFFSETS">
+            <field Type="RW" name="REFCLK_LPDDR3_1333_NUM_OFFSETS" offset="0" width="32">2</field>
+          </register>
+          <register address="52" description="Number of offsets used when training" name="REFCLK_LPDDR4_1333_NUM_OFFSETS">
+            <field Type="RW" name="REFCLK_LPDDR4_1333_NUM_OFFSETS" offset="0" width="32">3</field>
+          </register>
+          <register address="56" description="offset for iteration  0" name="REFCLK_DDR3_1333_OFFSET_0">
+            <field Type="RW" name="REFCLK_DDR3_1333_OFFSET_0" offset="0" width="32">0</field>
+          </register>
+          <register address="60" description="offset for  iteration  1" name="REFCLK_DDR3_1333_OFFSET_1">
+            <field Type="RW" name="REFCLK_DDR3_1333_OFFSET_1" offset="0" width="32">1</field>
+          </register>
+          <register address="64" description="offset for  iteration  2" name="REFCLK_DDR3_1333_OFFSET_2">
+            <field Type="RW" name="REFCLK_DDR3_1333_OFFSET_2" offset="0" width="32">7</field>
+          </register>
+          <register address="68" description="offset for  iteration  3" name="REFCLK_DDR3_1333_OFFSET_3">
+            <field Type="RW" name="REFCLK_DDR3_1333_OFFSET_3" offset="0" width="32">0</field>
+          </register>
+          <register address="72" description="offset for iteration  0" name="REFCLK_DDR3L_1333_OFFSET_0">
+            <field Type="RW" name="REFCLK_DDR3L_1333_OFFSET_0" offset="0" width="32">0</field>
+          </register>
+          <register address="76" description="offset for  iteration  1" name="REFCLK_DDR3L_1333_OFFSET_1">
+            <field Type="RW" name="REFCLK_DDR3L_1333_OFFSET_1" offset="0" width="32">1</field>
+          </register>
+          <register address="80" description="offset for  iteration  2" name="REFCLK_DDR3L_1333_OFFSET_2">
+            <field Type="RW" name="REFCLK_DDR3L_1333_OFFSET_2" offset="0" width="32">0</field>
+          </register>
+          <register address="84" description="offset for  iteration  3" name="REFCLK_DDR3L_1333_OFFSET_3">
+            <field Type="RW" name="REFCLK_DDR3L_1333_OFFSET_3" offset="0" width="32">0</field>
+          </register>
+          <register address="88" description="offset for iteration  0" name="REFCLK_DDR4_1600_OFFSET_0">
+            <field Type="RW" name="REFCLK_DDR4_1600_OFFSET_0" offset="0" width="32">7</field>
+          </register>
+          <register address="92" description="offset for  iteration  1" name="REFCLK_DDR4_1600_OFFSET_1">
+            <field Type="RW" name="REFCLK_DDR4_1600_OFFSET_1" offset="0" width="32">6</field>
+          </register>
+          <register address="96" description="offset for  iteration  2" name="REFCLK_DDR4_1600_OFFSET_2">
+            <field Type="RW" name="REFCLK_DDR4_1600_OFFSET_2" offset="0" width="32">5</field>
+          </register>
+          <register address="100" description="offset for  iteration  3" name="REFCLK_DDR4_1600_OFFSET_3">
+            <field Type="RW" name="REFCLK_DDR4_1600_OFFSET_3" offset="0" width="32">0</field>
+          </register>
+          <register address="104" description="offset for iteration  0" name="REFCLK_LPDDR3_1600_OFFSET_0">
+            <field Type="RW" name="REFCLK_LPDDR3_1600_OFFSET_0" offset="0" width="32">7</field>
+          </register>
+          <register address="108" description="offset for  iteration  1" name="REFCLK_LPDDR3_1600_OFFSET_1">
+            <field Type="RW" name="REFCLK_LPDDR3_1600_OFFSET_1" offset="0" width="32">0</field>
+          </register>
+          <register address="112" description="offset for  iteration  2" name="REFCLK_LPDDR3_1600_OFFSET_2">
+            <field Type="RW" name="REFCLK_LPDDR3_1600_OFFSET_2" offset="0" width="32">1</field>
+          </register>
+          <register address="116" description="offset for  iteration  3" name="REFCLK_LPDDR3_1600_OFFSET_3">
+            <field Type="RW" name="REFCLK_LPDDR3_1600_OFFSET_3" offset="0" width="32">2</field>
+          </register>
+          <register address="120" description="offset for iteration  0" name="REFCLK_LPDDR4_1600_OFFSET_0">
+            <field Type="RW" name="REFCLK_LPDDR4_1600_OFFSET_0" offset="0" width="32">3</field>
+          </register>
+          <register address="124" description="offset for  iteration  1" name="REFCLK_LPDDR4_1600_OFFSET_1">
+            <field Type="RW" name="REFCLK_LPDDR4_1600_OFFSET_1" offset="0" width="32">4</field>
+          </register>
+          <register address="128" description="offset for  iteration  2" name="REFCLK_LPDDR4_1600_OFFSET_2">
+            <field Type="RW" name="REFCLK_LPDDR4_1600_OFFSET_2" offset="0" width="32">2</field>
+          </register>
+          <register address="132" description="offset for  iteration  3" name="REFCLK_LPDDR4_1600_OFFSET_3">
+            <field Type="RW" name="REFCLK_LPDDR4_1600_OFFSET_3" offset="0" width="32">5</field>
+          </register>
+          <register address="136" description="offset for iteration  0" name="REFCLK_DDR3_1067_OFFSET_0">
+            <field Type="RW" name="REFCLK_DDR3_1067_OFFSET_0" offset="0" width="32">1</field>
+          </register>
+          <register address="140" description="offset for  iteration  1" name="REFCLK_DDR3_1067_OFFSET_1">
+            <field Type="RW" name="REFCLK_DDR3_1067_OFFSET_1" offset="0" width="32">2</field>
+          </register>
+          <register address="144" description="offset for  iteration  2" name="REFCLK_DDR3_1067_OFFSET_2">
+            <field Type="RW" name="REFCLK_DDR3_1067_OFFSET_2" offset="0" width="32">3</field>
+          </register>
+          <register address="148" description="offset for  iteration  3" name="REFCLK_DDR3_1067_OFFSET_3">
+            <field Type="RW" name="REFCLK_DDR3_1067_OFFSET_3" offset="0" width="32">2</field>
+          </register>
+          <register address="152" description="offset for iteration  0" name="REFCLK_DDR3L_1067_OFFSET_0">
+            <field Type="RW" name="REFCLK_DDR3L_1067_OFFSET_0" offset="0" width="32">1</field>
+          </register>
+          <register address="156" description="offset for  iteration  1" name="REFCLK_DDR3L_1067_OFFSET_1">
+            <field Type="RW" name="REFCLK_DDR3L_1067_OFFSET_1" offset="0" width="32">2</field>
+          </register>
+          <register address="160" description="offset for  iteration  2" name="REFCLK_DDR3L_1067_OFFSET_2">
+            <field Type="RW" name="REFCLK_DDR3L_1067_OFFSET_2" offset="0" width="32">3</field>
+          </register>
+          <register address="164" description="offset for  iteration  3" name="REFCLK_DDR3L_1067_OFFSET_3">
+            <field Type="RW" name="REFCLK_DDR3L_1067_OFFSET_3" offset="0" width="32">2</field>
+          </register>
+          <register address="168" description="offset for iteration  0" name="REFCLK_DDR4_1333_OFFSET_0">
+            <field Type="RW" name="REFCLK_DDR4_1333_OFFSET_0" offset="0" width="32">0</field>
+          </register>
+          <register address="172" description="offset for  iteration  1" name="REFCLK_DDR4_1333_OFFSET_1">
+            <field Type="RW" name="REFCLK_DDR4_1333_OFFSET_1" offset="0" width="32">1</field>
+          </register>
+          <register address="176" description="offset for  iteration  2" name="REFCLK_DDR4_1333_OFFSET_2">
+            <field Type="RW" name="REFCLK_DDR4_1333_OFFSET_2" offset="0" width="32">6</field>
+          </register>
+          <register address="180" description="offset for  iteration  3" name="REFCLK_DDR4_1333_OFFSET_3">
+            <field Type="RW" name="REFCLK_DDR4_1333_OFFSET_3" offset="0" width="32">7</field>
+          </register>
+          <register address="184" description="offset for iteration  0" name="REFCLK_LPDDR3_1333_OFFSET_0">
+            <field Type="RW" name="REFCLK_LPDDR3_1333_OFFSET_0" offset="0" width="32">0</field>
+          </register>
+          <register address="188" description="offset for  iteration  1" name="REFCLK_LPDDR3_1333_OFFSET_1">
+            <field Type="RW" name="REFCLK_LPDDR3_1333_OFFSET_1" offset="0" width="32">1</field>
+          </register>
+          <register address="192" description="offset for  iteration  2" name="REFCLK_LPDDR3_1333_OFFSET_2">
+            <field Type="RW" name="REFCLK_LPDDR3_1333_OFFSET_2" offset="0" width="32">6</field>
+          </register>
+          <register address="196" description="offset for  iteration  3" name="REFCLK_LPDDR3_1333_OFFSET_3">
+            <field Type="RW" name="REFCLK_LPDDR3_1333_OFFSET_3" offset="0" width="32">0</field>
+          </register>
+          <register address="200" description="offset for iteration  0" name="REFCLK_LPDDR4_1333_OFFSET_0">
+            <field Type="RW" name="REFCLK_LPDDR4_1333_OFFSET_0" offset="0" width="32">2</field>
+          </register>
+          <register address="204" description="offset for  iteration  1" name="REFCLK_LPDDR4_1333_OFFSET_1">
+            <field Type="RW" name="REFCLK_LPDDR4_1333_OFFSET_1" offset="0" width="32">1</field>
+          </register>
+          <register address="208" description="offset for  iteration  2" name="REFCLK_LPDDR4_1333_OFFSET_2">
+            <field Type="RW" name="REFCLK_LPDDR4_1333_OFFSET_2" offset="0" width="32">3</field>
+          </register>
+          <register address="212" description="offset for  iteration  3" name="REFCLK_LPDDR4_1333_OFFSET_3">
+            <field Type="RW" name="REFCLK_LPDDR4_1333_OFFSET_3" offset="0" width="32">0</field>
+          </register>
+          <register address="216" description="Zero degres clock move order" name="ADD_CMD_CLK_MOVE_ORDER_0_DEG_DDR3">
+            <field Type="RW" name="ZERO_DEGRESS_ORDER" offset="0" width="32">0</field>
+          </register>
+          <register address="220" description="Zero degres clock move order" name="ADD_CMD_CLK_MOVE_ORDER_0_DEG_DDR3L">
+            <field Type="RW" name="ZERO_DEGRESS_ORDER" offset="0" width="32">0</field>
+          </register>
+          <register address="224" description="Zero degres clock move order" name="ADD_CMD_CLK_MOVE_ORDER_0_DEG_DDR4">
+            <field Type="RW" name="ZERO_DEGRESS_ORDER" offset="0" width="32">0x0</field>
+          </register>
+          <register address="228" description="Zero degres clock move order" name="ADD_CMD_CLK_MOVE_ORDER_0_DEG_LPDDR3">
+            <field Type="RW" name="ZERO_DEGRESS_ORDER" offset="0" width="32">0</field>
+          </register>
+          <register address="232" description="Zero degres clock move order" name="ADD_CMD_CLK_MOVE_ORDER_0_DEG_LPDDR4">
+            <field Type="RW" name="ZERO_DEGRESS_ORDER" offset="0" width="32">0</field>
+          </register>
+          <register address="236" description="Forty five degres clock move order" name="ADD_CMD_CLK_MOVE_ORDER_45_DEG_DDR3">
+            <field Type="RW" name="FORTY_FIVE_DEGRESS_ORDER" offset="0" width="32">1</field>
+          </register>
+          <register address="240" description="Forty five degres clock move order" name="ADD_CMD_CLK_MOVE_ORDER_45_DEG_DDR3L">
+            <field Type="RW" name="FORTY_FIVE_DEGRESS_ORDER" offset="0" width="32">1</field>
+          </register>
+          <register address="244" description="Forty five degres clock move order" name="ADD_CMD_CLK_MOVE_ORDER_45_DEG_DDR4">
+            <field Type="RW" name="FORTY_FIVE_DEGRESS_ORDER" offset="0" width="32">0x1</field>
+          </register>
+          <register address="248" description="Forty five degres clock move order" name="ADD_CMD_CLK_MOVE_ORDER_45_DEG_LPDDR3">
+            <field Type="RW" name="FORTY_FIVE_DEGRESS_ORDER" offset="0" width="32">1</field>
+          </register>
+          <register address="252" description="Forty five degres clock move order" name="ADD_CMD_CLK_MOVE_ORDER_45_DEG_LPDDR4">
+            <field Type="RW" name="FORTY_FIVE_DEGRESS_ORDER" offset="0" width="32">1</field>
+          </register>
+          <register address="256" description="Ninty degres clock move order" name="ADD_CMD_CLK_MOVE_ORDER_90_DEG_DDR3">
+            <field Type="RW" name="NINTY_DEGRESS_ORDER" offset="0" width="32">2</field>
+          </register>
+          <register address="260" description="Ninty degres clock move order" name="ADD_CMD_CLK_MOVE_ORDER_90_DEG_DDR3L">
+            <field Type="RW" name="NINTY_DEGRESS_ORDER" offset="0" width="32">2</field>
+          </register>
+          <register address="264" description="Ninty degres clock move order" name="ADD_CMD_CLK_MOVE_ORDER_90_DEG_DDR4">
+            <field Type="RW" name="NINTY_DEGRESS_ORDER" offset="0" width="32">0x2</field>
+          </register>
+          <register address="268" description="Ninty degres clock move order" name="ADD_CMD_CLK_MOVE_ORDER_90_DEG_LPDDR3">
+            <field Type="RW" name="NINTY_DEGRESS_ORDER" offset="0" width="32">2</field>
+          </register>
+          <register address="272" description="Ninty degres clock move order" name="ADD_CMD_CLK_MOVE_ORDER_90_DEG_LPDDR4">
+            <field Type="RW" name="NINTY_DEGRESS_ORDER" offset="0" width="32">2</field>
+          </register>
+        </registers>
+      </options>
+      <io_bank>
+        <registers>
+          <register address="0x00000004" description="DPC Bits Register" name="DPC_BITS">
+            <field Type="RW" name="DPC_VS" offset="0" width="4">0x3</field>
+            <field Type="RW" name="DPC_VRGEN_H" offset="4" width="6">0x16</field>
+            <field Type="RW" name="DPC_VRGEN_EN_H" offset="10" width="1">0x1</field>
+            <field Type="RW" name="DPC_MOVE_EN_H" offset="11" width="1">0x0</field>
+            <field Type="RW" name="DPC_VRGEN_V" offset="12" width="6">0xE</field>
+            <field Type="RW" name="DPC_VRGEN_EN_V" offset="18" width="1">0x1</field>
+            <field Type="RW" name="DPC_MOVE_EN_V" offset="19" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVE01" offset="20" width="12">0x0</field>
+          </register>
+          <register address="0x00000008" description="Need to be set by software in all modes but OFF mode. Decoding options should follow ODT_STR table, depends on drive STR setting" name="RPC_ODT_DQ">
+            <field Type="RW" name="RPC_ODT_DQ" offset="0" width="32">0x2</field>
+          </register>
+          <register address="0x00000012" description="Need to be set by software in all modes but OFF mode. Decoding options should follow ODT_STR table, depends on drive STR setting" name="RPC_ODT_DQS">
+            <field Type="RW" name="RPC_ODT_DQS" offset="0" width="32">0x2</field>
+          </register>
+          <register address="0x00000016" description="Need to be set by software in all modes but OFF mode. Decoding options should follow ODT_STR table, depends on drive STR setting" name="RPC_ODT_ADDCMD">
+            <field Type="RW" name="RPC_ODT_ADDCMD" offset="0" width="32">0x2</field>
+          </register>
+          <register address="0x00000020" description="Need to be set by software in all modes but OFF mode. Decoding options should follow ODT_STR table, depends on drive STR setting" name="RPC_ODT_CLK">
+            <field Type="RW" name="RPC_ODT_CLK" offset="0" width="32">0x2</field>
+          </register>
+          <register address="0x00000024" description="0x2000 73A8  (rpc10_ODT)" name="RPC_ODT_STATIC_DQ">
+            <field Type="RW" name="RPC_ODT_STATIC_DQ" offset="0" width="32">0x6</field>
+          </register>
+          <register address="0x00000028" description="0x2000 73AC   (rpc11_ODT)" name="RPC_ODT_STATIC_DQS">
+            <field Type="RW" name="RPC_ODT_STATIC_DQS" offset="0" width="32">0x6</field>
+          </register>
+          <register address="0x00000032" description="0x2000 739C  (rpc7_ODT)" name="RPC_ODT_STATIC_ADDCMD">
+            <field Type="RW" name="RPC_ODT_STATIC_ADDCMD" offset="0" width="32">0x7</field>
+          </register>
+          <register address="0x00000036" description="0x2000 73A4  (rpc9_ODT)" name="RPC_ODT_STATIC_CLKP">
+            <field Type="RW" name="RPC_ODT_STATIC_CLKP" offset="0" width="32">0x7</field>
+          </register>
+          <register address="0x00000040" description="0x2000 73A0  (rpc8_ODT)" name="RPC_ODT_STATIC_CLKN">
+            <field Type="RW" name="RPC_ODT_STATIC_CLKN" offset="0" width="32">0x7</field>
+          </register>
+          <register address="0x00000044" description="0x2000 757C  (rpc95)" name="RPC_IBUFMD_ADDCMD">
+            <field Type="RW" name="RPC_IBUFMD_ADDCMD" offset="0" width="32">0x3</field>
+          </register>
+          <register address="0x00000048" description="0x2000 7580   (rpc96)" name="RPC_IBUFMD_CLK">
+            <field Type="RW" name="RPC_IBUFMD_CLK" offset="0" width="32">0x4</field>
+          </register>
+          <register address="0x00000052" description="0x2000 7584  (rpc97)" name="RPC_IBUFMD_DQ">
+            <field Type="RW" name="RPC_IBUFMD_DQ" offset="0" width="32">0x3</field>
+          </register>
+          <register address="0x00000056" description="0x2000 7588 (rpc98)" name="RPC_IBUFMD_DQS">
+            <field Type="RW" name="RPC_IBUFMD_DQS" offset="0" width="32">0x4</field>
+          </register>
+          <register address="0x00000060" description="bits 15:14 connect to pc_ibufmx DQ/DQS/DM bits 13:12 connect to pc_ibufmx CA/CK Check at ioa pc bit" name="RPC_SPARE0_DQ">
+            <field Type="RW" name="RPC_SPARE0_DQ" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00000064" description="Overrides the I/O, used to disable specific DDR I/0. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5." name="RPC_EN_ADDCMD0_OVRT9">
+            <field Type="RW" name="MSS_DDR_CK0" offset="0" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_CK_N0" offset="1" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A0" offset="2" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A1" offset="3" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A2" offset="4" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A3" offset="5" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A4" offset="6" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A5" offset="7" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A6" offset="8" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A7" offset="9" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A8" offset="10" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A9" offset="11" width="1">0x0</field>
+          </register>
+          <register address="0x00000064" description="Overrides the I/O, used to disable specific DDR I/0. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5." name="RPC_EN_ADDCMD1_OVRT10">
+            <field Type="RW" name="MSS_DDR_CK1" offset="0" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_CK_N1" offset="1" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_A10" offset="2" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A11" offset="3" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A12" offset="4" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A13" offset="5" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A14" offset="6" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A15" offset="7" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A16" offset="8" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR3_WE_N" offset="9" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_BA0" offset="10" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_BA1" offset="11" width="1">0x0</field>
+          </register>
+          <register address="0x00000064" description="Overrides the I/O, used to disable specific DDR I/0. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5. " name="RPC_EN_ADDCMD2_OVRT11">
+            <field Type="RW" name="MSS_DDR_RAM_RST_N" offset="0" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_BG0" offset="1" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_BG1" offset="2" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_CS0" offset="3" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_CKE0" offset="4" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_ODT0" offset="5" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_CS1" offset="6" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_CKE1" offset="7" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_ODT1" offset="8" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_ACT_N" offset="9" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_PARITY" offset="10" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_ALERT_N" offset="11" width="1">0x1</field>
+          </register>
+          <register address="0x00000064" description="Overrides the I/O, used to disable specific DDR I/0. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5." name="RPC_EN_DATA0_OVRT12">
+            <field Type="RW" name="MSS_DDR_DQ0" offset="0" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ1" offset="1" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ2" offset="2" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ3" offset="3" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQS_P0" offset="4" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQS_N0" offset="5" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ4" offset="6" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ5" offset="7" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ6" offset="8" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ7" offset="9" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DM0" offset="10" width="1">0x0</field>
+          </register>
+          <register address="0x00000064" description="Overrides the I/O, used to disable specific DDR I/0. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5." name="RPC_EN_DATA1_OVRT13">
+            <field Type="RW" name="MSS_DDR_DQ8" offset="0" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ9" offset="1" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ10" offset="2" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ11" offset="3" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQS_P1" offset="4" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQS_N1" offset="5" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ12" offset="6" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ13" offset="7" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ14" offset="8" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ15" offset="9" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DM1" offset="10" width="1">0x0</field>
+          </register>
+          <register address="0x00000064" description="Overrides the I/O, used to disable specific DDR I/0. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5." name="RPC_EN_DATA2_OVRT14">
+            <field Type="RW" name="MSS_DDR_DQ16" offset="0" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ17" offset="1" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ18" offset="2" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ19" offset="3" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQS_P2" offset="4" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQS_N2" offset="5" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ20" offset="6" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ21" offset="7" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ22" offset="8" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ23" offset="9" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DM2" offset="10" width="1">0x0</field>
+          </register>
+          <register address="0x00000064" description="Overrides the I/O, used to disable specific DDR I/0. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5." name="RPC_EN_DATA3_OVRT15">
+            <field Type="RW" name="MSS_DDR_DQ24" offset="0" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ25" offset="1" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ26" offset="2" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ27" offset="3" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQS_P3" offset="4" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQS_N3" offset="5" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ28" offset="6" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ29" offset="7" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ30" offset="8" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ31" offset="9" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DM3" offset="10" width="1">0x0</field>
+          </register>
+          <register address="0x00000064" description="Overrides the I/O, used to disable specific DDR I/0. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5." name="RPC_EN_ECC_OVRT16">
+            <field Type="RW" name="MSS_DDR_DQ32" offset="0" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ33" offset="1" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ34" offset="2" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ35" offset="3" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQS_P4" offset="4" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQS_N4" offset="5" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DM4" offset="6" width="1">0x1</field>
+          </register>
+          <register address="0x00000064" description="Sets pull-downs when override enabled. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5." name="RPC235_WPD_ADD_CMD0">
+            <field Type="RW" name="MSS_DDR_CK0" offset="0" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_CK_N0" offset="1" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A0" offset="2" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A1" offset="3" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A2" offset="4" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A3" offset="5" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A4" offset="6" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A5" offset="7" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A6" offset="8" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A7" offset="9" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A8" offset="10" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A9" offset="11" width="1">0x0</field>
+          </register>
+          <register address="0x00000064" description="Sets pull-downs when override enabled. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5." name="RPC236_WPD_ADD_CMD1">
+            <field Type="RW" name="MSS_DDR_CK1" offset="0" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_CK_N1" offset="1" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A10" offset="2" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A11" offset="3" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A12" offset="4" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A13" offset="5" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A14" offset="6" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A15" offset="7" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_A16" offset="8" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR3_WE_N" offset="9" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_BA0" offset="10" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_BA1" offset="11" width="1">0x0</field>
+          </register>
+          <register address="0x00000064" description="Sets pull-downs when override enabled. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5. Note: For LPDDR4 need to over-ride MSS_DDR_ODT0 and MSS_DDR_ODT1 and eanble PU  i.e. (set OVR_EN ==1 , wpu == 0 , wpd == 1 )" name="RPC237_WPD_ADD_CMD2">
+            <field Type="RW" name="MSS_DDR_RAM_RST_N" offset="0" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_BG0" offset="1" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_BG1" offset="2" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_CS0" offset="3" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_CKE0" offset="4" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_ODT0" offset="5" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_CS1" offset="6" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_CKE1" offset="7" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_ODT1" offset="8" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_ACT_N" offset="9" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_PARITY" offset="10" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_ALERT_N" offset="11" width="1">0x0</field>
+          </register>
+          <register address="0x00000064" description="Sets pull-downs when override enabled. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5." name="RPC238_WPD_DATA0">
+            <field Type="RW" name="MSS_DDR_DQ0" offset="0" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ1" offset="1" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ2" offset="2" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ3" offset="3" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQS_P0" offset="4" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQS_N0" offset="5" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ4" offset="6" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ5" offset="7" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ6" offset="8" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ7" offset="9" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DM0" offset="10" width="1">0x0</field>
+          </register>
+          <register address="0x00000064" description="Sets pull-downs when override enabled. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5." name="RPC239_WPD_DATA1">
+            <field Type="RW" name="MSS_DDR_DQ8" offset="0" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ9" offset="1" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ10" offset="2" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ11" offset="3" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQS_P1" offset="4" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQS_N1" offset="5" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ12" offset="6" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ13" offset="7" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ14" offset="8" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ15" offset="9" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DM1" offset="10" width="1">0x0</field>
+          </register>
+          <register address="0x00000064" description="Sets pull-downs when override enabled. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5." name="RPC240_WPD_DATA2">
+            <field Type="RW" name="MSS_DDR_DQ16" offset="0" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ17" offset="1" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ18" offset="2" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ19" offset="3" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQS_P2" offset="4" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQS_N2" offset="5" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ20" offset="6" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ21" offset="7" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ22" offset="8" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ23" offset="9" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DM2" offset="10" width="1">0x0</field>
+          </register>
+          <register address="0x00000064" description="Sets pull-downs when override enabled. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5." name="RPC241_WPD_DATA3">
+            <field Type="RW" name="MSS_DDR_DQ24" offset="0" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ25" offset="1" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ26" offset="2" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ27" offset="3" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQS_P3" offset="4" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQS_N3" offset="5" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ28" offset="6" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ29" offset="7" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ30" offset="8" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ31" offset="9" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DM3" offset="10" width="1">0x0</field>
+          </register>
+          <register address="0x00000064" description="Sets pull-downs when override enabled. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5." name="RPC242_WPD_ECC">
+            <field Type="RW" name="MSS_DDR_DQ32" offset="0" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ33" offset="1" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ34" offset="2" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQ35" offset="3" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQS_P4" offset="4" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DQS_N4" offset="5" width="1">0x0</field>
+            <field Type="RW" name="MSS_DDR_DM4" offset="6" width="1">0x0</field>
+          </register>
+          <register address="0x00000064" description="Sets pull-ups when override enabled. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5." name="RPC243_WPU_ADD_CMD0">
+            <field Type="RW" name="MSS_DDR_CK0" offset="0" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_CK_N0" offset="1" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_A0" offset="2" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_A1" offset="3" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_A2" offset="4" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_A3" offset="5" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_A4" offset="6" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_A5" offset="7" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_A6" offset="8" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_A7" offset="9" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_A8" offset="10" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_A9" offset="11" width="1">0x1</field>
+          </register>
+          <register address="0x00000064" description="Sets pull-ups when override enabled. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5." name="RPC244_WPU_ADD_CMD1">
+            <field Type="RW" name="MSS_DDR_CK1" offset="0" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_CK_N1" offset="1" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_A10" offset="2" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_A11" offset="3" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_A12" offset="4" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_A13" offset="5" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_A14" offset="6" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_A15" offset="7" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_A16" offset="8" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR3_WE_N" offset="9" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_BA0" offset="10" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_BA1" offset="11" width="1">0x1</field>
+          </register>
+          <register address="0x00000064" description="Sets pull-ups when override enabled. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5." name="RPC245_WPU_ADD_CMD2">
+            <field Type="RW" name="MSS_DDR_RAM_RST_N" offset="0" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_BG0" offset="1" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_BG1" offset="2" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_CS0" offset="3" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_CKE0" offset="4" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_ODT0" offset="5" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_CS1" offset="6" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_CKE1" offset="7" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_ODT1" offset="8" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_ACT_N" offset="9" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_PARITY" offset="10" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_ALERT_N" offset="11" width="1">0x1</field>
+          </register>
+          <register address="0x00000064" description="Sets pull-ups when override enabled. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5." name="RPC246_WPU_DATA0">
+            <field Type="RW" name="MSS_DDR_DQ0" offset="0" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ1" offset="1" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ2" offset="2" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ3" offset="3" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQS_P0" offset="4" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQS_N0" offset="5" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ4" offset="6" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ5" offset="7" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ6" offset="8" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ7" offset="9" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DM0" offset="10" width="1">0x1</field>
+          </register>
+          <register address="0x00000064" description="Sets pull-ups when override enabled. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5." name="RPC247_WPU_DATA1">
+            <field Type="RW" name="MSS_DDR_DQ8" offset="0" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ9" offset="1" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ10" offset="2" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ11" offset="3" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQS_P1" offset="4" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQS_N1" offset="5" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ12" offset="6" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ13" offset="7" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ14" offset="8" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ15" offset="9" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DM1" offset="10" width="1">0x1</field>
+          </register>
+          <register address="0x00000064" description="Sets pull-ups when override enabled. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5." name="RPC248_WPU_DATA2">
+            <field Type="RW" name="MSS_DDR_DQ16" offset="0" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ17" offset="1" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ18" offset="2" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ19" offset="3" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQS_P2" offset="4" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQS_N2" offset="5" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ20" offset="6" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ21" offset="7" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ22" offset="8" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ23" offset="9" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DM2" offset="10" width="1">0x1</field>
+          </register>
+          <register address="0x00000064" description="Sets pull-ups when override enabled. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5." name="RPC249_WPU_DATA3">
+            <field Type="RW" name="MSS_DDR_DQ24" offset="0" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ25" offset="1" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ26" offset="2" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ27" offset="3" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQS_P3" offset="4" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQS_N3" offset="5" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ28" offset="6" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ29" offset="7" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ30" offset="8" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ31" offset="9" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DM3" offset="10" width="1">0x1</field>
+          </register>
+          <register address="0x00000064" description="Sets pull-ups when override enabled. Each bit corresponding to an IO in corresponding IOG lane, starting from p_pair0 to n_pair5." name="RPC250_WPU_ECC">
+            <field Type="RW" name="MSS_DDR_DQ32" offset="0" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ33" offset="1" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ34" offset="2" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQ35" offset="3" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQS_P4" offset="4" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DQS_N4" offset="5" width="1">0x1</field>
+            <field Type="RW" name="MSS_DDR_DM4" offset="6" width="1">0x1</field>
+          </register>
+          <register address="0x00000064" description="Sets starting DQDQS start training window offset. It should default to 1." name="RPC_156_VALUE">
+            <field Type="RW" name="VALUE" offset="0" width="32">0x1</field>
+          </register>
+        </registers>
+      </io_bank>
+      <mode>
+        <registers>
+          <register address="0x00000004" description="DDRPHY MODE (binary)- 000 ddr3, 001 ddr33L, 010 ddr4, 011 LPDDR3, 100 LPDDR4, 111 OFF_MODE" name="DDRPHY_MODE">
+            <field Type="RW" name="DDRMODE" offset="0" width="3">0x2</field>
+            <field Type="RW" name="ECC" offset="3" width="1">0x0</field>
+            <field Type="RW" name="CRC" offset="4" width="1">0x0</field>
+            <field Type="RW" name="BUS_WIDTH" offset="5" width="3">0x1</field>
+            <field Type="RW" name="DMI_DBI" offset="8" width="1">0x1</field>
+            <field Type="RW" name="DQ_DRIVE" offset="9" width="2">0x0</field>
+            <field Type="RW" name="DQS_DRIVE" offset="11" width="2">0x0</field>
+            <field Type="RW" name="ADD_CMD_DRIVE" offset="13" width="2">0x1</field>
+            <field Type="RW" name="CLOCK_OUT_DRIVE" offset="15" width="2">0x0</field>
+            <field Type="RW" name="DQ_TERMINATION" offset="17" width="2">0x0</field>
+            <field Type="RW" name="DQS_TERMINATION" offset="19" width="2">0x0</field>
+            <field Type="RW" name="ADD_CMD_INPUT_PIN_TERMINATION" offset="21" width="2">0x0</field>
+            <field Type="RW" name="PRESET_ODT_CLK" offset="23" width="2">0x0</field>
+            <field Type="RW" name="POWER_DOWN" offset="25" width="1">0x0</field>
+            <field Type="RW" name="RANK" offset="26" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVED" offset="27" width="5">0x0</field>
+          </register>
+          <register address="0x00000008" description="number of lanes used for data-  does not include ECC, infer from mode register" name="DATA_LANES_USED">
+            <field Type="RW" name="DATA_LANES" offset="0" width="3">0x4</field>
+          </register>
+        </registers>
+      </mode>
+      <off_mode>
+        <registers>
+          <register address="0x00000004" description="DDRPHY MODE Register, ddr off" name="DDRPHY_MODE_OFF">
+            <field Type="RW" name="DDRMODE" offset="0" width="3">0x0</field>
+            <field Type="RW" name="ECC" offset="3" width="1">0x0</field>
+            <field Type="RW" name="CRC" offset="4" width="1">0x0</field>
+            <field Type="RW" name="BUS_WIDTH" offset="5" width="3">0x0</field>
+            <field Type="RW" name="DMI_DBI" offset="8" width="1">0x0</field>
+            <field Type="RW" name="DQ_DRIVE" offset="9" width="2">0x0</field>
+            <field Type="RW" name="DQS_DRIVE" offset="11" width="2">0x0</field>
+            <field Type="RW" name="ADD_CMD_DRIVE" offset="13" width="2">0x0</field>
+            <field Type="RW" name="CLOCK_OUT_DRIVE" offset="15" width="2">0x0</field>
+            <field Type="RW" name="DQ_TERMINATION" offset="17" width="2">0x0</field>
+            <field Type="RW" name="DQS_TERMINATION" offset="19" width="2">0x0</field>
+            <field Type="RW" name="ADD_CMD_INPUT_PIN_TERMINATION" offset="21" width="2">0x0</field>
+            <field Type="RW" name="PRESET_ODT_CLK" offset="23" width="2">0x0</field>
+            <field Type="RW" name="POWER_DOWN" offset="25" width="1">0x0</field>
+            <field Type="RW" name="RANK" offset="26" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVED" offset="27" width="5">0x0</field>
+          </register>
+          <register address="0x00000004" description="DPC Bits Register off mode" name="DPC_BITS_OFF_MODE">
+            <field Type="RW" name="DPC_VS" offset="0" width="4">0x0</field>
+            <field Type="RW" name="DPC_VRGEN_H" offset="4" width="6">0x0</field>
+            <field Type="RW" name="DPC_VRGEN_EN_H" offset="10" width="1">0x0</field>
+            <field Type="RW" name="DPC_MOVE_EN_H" offset="11" width="1">0x0</field>
+            <field Type="RW" name="DPC_VRGEN_V" offset="12" width="6">0x0</field>
+            <field Type="RW" name="DPC_VRGEN_EN_V" offset="18" width="1">0x0</field>
+            <field Type="RW" name="DPC_MOVE_EN_V" offset="19" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVE01" offset="20" width="12">0x0</field>
+          </register>
+        </registers>
+      </off_mode>
+      <segs>
+        <registers>
+          <register address="0x00000000" description="Cached access at 0x00_8000_0000 (-0x80+0x00) " name="SEG0_0">
+            <field Type="RW" name="ADDRESS_OFFSET" offset="0" width="15">0x7F80</field>
+            <field Type="RW" name="RESERVED" offset="15" width="16">0x0</field>
+            <field Type="RW" name="LOCKED" offset="31" width="1">0x1</field>
+          </register>
+          <register address="0x00000004" description="Cached access at 0x10_0000_000" name="SEG0_1">
+            <field Type="RW" name="ADDRESS_OFFSET" offset="0" width="15">0x7030</field>
+            <field Type="RW" name="RESERVED" offset="15" width="16">0x0</field>
+            <field Type="RW" name="LOCKED" offset="31" width="1">0x1</field>
+          </register>
+          <register address="0x00000008" description="not used" name="SEG0_2">
+            <field Type="RW" name="ADDRESS_OFFSET" offset="0" width="15">0x0</field>
+            <field Type="RW" name="RESERVED" offset="15" width="16">0x0</field>
+            <field Type="RW" name="LOCKED" offset="31" width="1">0x0</field>
+          </register>
+          <register address="0x00000012" description="not used" name="SEG0_3">
+            <field Type="RW" name="ADDRESS_OFFSET" offset="0" width="15">0x0</field>
+            <field Type="RW" name="RESERVED" offset="15" width="16">0x0</field>
+            <field Type="RW" name="LOCKED" offset="31" width="1">0x0</field>
+          </register>
+          <register address="0x00000016" description="not used" name="SEG0_4">
+            <field Type="RW" name="ADDRESS_OFFSET" offset="0" width="15">0x0</field>
+            <field Type="RW" name="RESERVED" offset="15" width="16">0x0</field>
+            <field Type="RW" name="LOCKED" offset="31" width="1">0x0</field>
+          </register>
+          <register address="0x00000020" description="not used" name="SEG0_5">
+            <field Type="RW" name="ADDRESS_OFFSET" offset="0" width="15">0x0</field>
+            <field Type="RW" name="RESERVED" offset="15" width="6">0x0</field>
+            <field Type="RW" name="LOCKED" offset="31" width="1">0x0</field>
+          </register>
+          <register address="0x00000024" description="not used" name="SEG0_6">
+            <field Type="RW" name="ADDRESS_OFFSET" offset="0" width="15">0x0</field>
+            <field Type="RW" name="RESERVED" offset="15" width="16">0x0</field>
+            <field Type="RW" name="LOCKED" offset="31" width="1">0x0</field>
+          </register>
+          <register address="0x00000028" description="not used" name="SEG0_7">
+            <field Type="RW" name="ADDRESS_OFFSET" offset="0" width="15">0x0</field>
+            <field Type="RW" name="RESERVED" offset="15" width="16">0x0</field>
+            <field Type="RW" name="LOCKED" offset="31" width="1">0x0</field>
+          </register>
+          <register address="0x00000000" description="not used" name="SEG1_0">
+            <field Type="RW" name="ADDRESS_OFFSET" offset="0" width="15">0x0</field>
+            <field Type="RW" name="RESERVED" offset="15" width="16">0x0</field>
+            <field Type="RW" name="LOCKED" offset="31" width="1">0x0</field>
+          </register>
+          <register address="0x00000004" description="not used" name="SEG1_1">
+            <field Type="RW" name="ADDRESS_OFFSET" offset="0" width="15">0x0</field>
+            <field Type="RW" name="RESERVED" offset="15" width="16">0x0</field>
+            <field Type="RW" name="LOCKED" offset="31" width="1">0x0</field>
+          </register>
+          <register address="0x00000008" description="Non-Cached access at 0x00_c000_0000" name="SEG1_2">
+            <field Type="RW" name="ADDRESS_OFFSET" offset="0" width="15">0x30</field>
+            <field Type="RW" name="RESERVED" offset="15" width="16">0x0</field>
+            <field Type="RW" name="LOCKED" offset="31" width="1">0x1</field>
+          </register>
+          <register address="0x00000012" description="Non-Cached access at 0x14_0000_0000" name="SEG1_3">
+            <field Type="RW" name="ADDRESS_OFFSET" offset="0" width="15">0x0</field>
+            <field Type="RW" name="RESERVED" offset="15" width="16">0x0</field>
+            <field Type="RW" name="LOCKED" offset="31" width="1">0x1</field>
+          </register>
+          <register address="0x00000016" description="Non-Cached WCB access at 0x00_d000_0000" name="SEG1_4">
+            <field Type="RW" name="ADDRESS_OFFSET" offset="0" width="15">0x20</field>
+            <field Type="RW" name="RESERVED" offset="15" width="16">0x0</field>
+            <field Type="RW" name="LOCKED" offset="31" width="1">0x1</field>
+          </register>
+          <register address="0x00000020" description="Non-Cached WCB  0x18_0000_0000" name="SEG1_5">
+            <field Type="RW" name="ADDRESS_OFFSET" offset="0" width="15">0x0</field>
+            <field Type="RW" name="RESERVED" offset="15" width="6">0x0</field>
+            <field Type="RW" name="LOCKED" offset="31" width="1">0x1</field>
+          </register>
+          <register address="0x00000024" description="Trace - Trace not in use here so can be left as 0" name="SEG1_6">
+            <field Type="RW" name="ADDRESS_OFFSET" offset="0" width="15">0x0</field>
+            <field Type="RW" name="RESERVED" offset="15" width="16">0x0</field>
+            <field Type="RW" name="LOCKED" offset="31" width="1">0x0</field>
+          </register>
+          <register address="0x00000028" description="not used" name="SEG1_7">
+            <field Type="RW" name="ADDRESS_OFFSET" offset="0" width="15">0x0</field>
+            <field Type="RW" name="RESERVED" offset="15" width="16">0x0</field>
+            <field Type="RW" name="LOCKED" offset="31" width="1">0x0</field>
+          </register>
+        </registers>
+      </segs>
+      <ddrc>
+        <registers>
+          <register address="0x00002400" description="IP Blk = ADDR_MAP Access=RW " name="CFG_MANUAL_ADDRESS_MAP">
+            <field Type="RW" name="CFG_MANUAL_ADDRESS_MAP" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00002404" description="IP Blk = ADDR_MAP Access=RW " name="CFG_CHIPADDR_MAP">
+            <field Type="RW" name="CFG_CHIPADDR_MAP" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00002408" description="IP Blk = ADDR_MAP Access=RW " name="CFG_CIDADDR_MAP">
+            <field Type="RW" name="CFG_CIDADDR_MAP" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000240C" description="IP Blk = ADDR_MAP Access=RW " name="CFG_MB_AUTOPCH_COL_BIT_POS_LOW">
+            <field Type="RW" name="CFG_MB_AUTOPCH_COL_BIT_POS_LOW" offset="0" width="32">0x00000004</field>
+          </register>
+          <register address="0x00002410" description="IP Blk = ADDR_MAP Access=RW " name="CFG_MB_AUTOPCH_COL_BIT_POS_HIGH">
+            <field Type="RW" name="CFG_MB_AUTOPCH_COL_BIT_POS_HIGH" offset="0" width="32">0x0000000A</field>
+          </register>
+          <register address="0x00002414" description="IP Blk = ADDR_MAP Access=RW " name="CFG_BANKADDR_MAP_0">
+            <field Type="RW" name="CFG_BANKADDR_MAP_0" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00002418" description="IP Blk = ADDR_MAP Access=RW " name="CFG_BANKADDR_MAP_1">
+            <field Type="RW" name="CFG_BANKADDR_MAP_1" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x0000241C" description="IP Blk = ADDR_MAP Access=RW " name="CFG_ROWADDR_MAP_0">
+            <field Type="RW" name="CFG_ROWADDR_MAP_0" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00002420" description="IP Blk = ADDR_MAP Access=RW " name="CFG_ROWADDR_MAP_1">
+            <field Type="RW" name="CFG_ROWADDR_MAP_1" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00002424" description="IP Blk = ADDR_MAP Access=RW " name="CFG_ROWADDR_MAP_2">
+            <field Type="RW" name="CFG_ROWADDR_MAP_2" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00002428" description="IP Blk = ADDR_MAP Access=RW " name="CFG_ROWADDR_MAP_3">
+            <field Type="RW" name="CFG_ROWADDR_MAP_3" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000242C" description="IP Blk = ADDR_MAP Access=RW " name="CFG_COLADDR_MAP_0">
+            <field Type="RW" name="CFG_COLADDR_MAP_0" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00002430" description="IP Blk = ADDR_MAP Access=RW " name="CFG_COLADDR_MAP_1">
+            <field Type="RW" name="CFG_COLADDR_MAP_1" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00002434" description="IP Blk = ADDR_MAP Access=RW " name="CFG_COLADDR_MAP_2">
+            <field Type="RW" name="CFG_COLADDR_MAP_2" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00002800" description="IP Blk = MC_BASE3 Access=RW " name="CFG_VRCG_ENABLE">
+            <field Type="RW" name="CFG_VRCG_ENABLE" offset="0" width="32">0x00000140</field>
+          </register>
+          <register address="0x00002804" description="IP Blk = MC_BASE3 Access=RW " name="CFG_VRCG_DISABLE">
+            <field Type="RW" name="CFG_VRCG_DISABLE" offset="0" width="32">0x000000A0</field>
+          </register>
+          <register address="0x00002808" description="IP Blk = MC_BASE3 Access=RW " name="CFG_WRITE_LATENCY_SET">
+            <field Type="RW" name="CFG_WRITE_LATENCY_SET" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000280C" description="IP Blk = MC_BASE3 Access=RW " name="CFG_THERMAL_OFFSET">
+            <field Type="RW" name="CFG_THERMAL_OFFSET" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00002810" description="IP Blk = MC_BASE3 Access=RW " name="CFG_SOC_ODT">
+            <field Type="RW" name="CFG_SOC_ODT" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00002814" description="IP Blk = MC_BASE3 Access=RW " name="CFG_ODTE_CK">
+            <field Type="RW" name="CFG_ODTE_CK" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00002818" description="IP Blk = MC_BASE3 Access=RW " name="CFG_ODTE_CS">
+            <field Type="RW" name="CFG_ODTE_CS" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000281C" description="IP Blk = MC_BASE3 Access=RW " name="CFG_ODTD_CA">
+            <field Type="RW" name="CFG_ODTD_CA" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00002820" description="IP Blk = MC_BASE3 Access=RW " name="CFG_LPDDR4_FSP_OP">
+            <field Type="RW" name="CFG_LPDDR4_FSP_OP" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00002824" description="IP Blk = MC_BASE3 Access=RW " name="CFG_GENERATE_REFRESH_ON_SRX">
+            <field Type="RW" name="CFG_GENERATE_REFRESH_ON_SRX" offset="0" width="32">0x00000001</field>
+          </register>
+          <register address="0x00002828" description="IP Blk = MC_BASE3 Access=RW " name="CFG_DBI_CL">
+            <field Type="RW" name="CFG_DBI_CL" offset="0" width="32">0xC</field>
+          </register>
+          <register address="0x0000282C" description="IP Blk = MC_BASE3 Access=RW " name="CFG_NON_DBI_CL">
+            <field Type="RW" name="CFG_NON_DBI_CL" offset="0" width="32">0xC</field>
+          </register>
+          <register address="0x00002830" description="IP Blk = MC_BASE3 Access=RW " name="INIT_FORCE_WRITE_DATA_0">
+            <field Type="RW" name="INIT_FORCE_WRITE_DATA_0" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00003C00" description="IP Blk = MC_BASE1 Access=RW " name="CFG_WRITE_CRC">
+            <field Type="RW" name="CFG_WRITE_CRC" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00003C04" description="IP Blk = MC_BASE1 Access=RW " name="CFG_MPR_READ_FORMAT">
+            <field Type="RW" name="CFG_MPR_READ_FORMAT" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00003C08" description="IP Blk = MC_BASE1 Access=RW " name="CFG_WR_CMD_LAT_CRC_DM">
+            <field Type="RW" name="CFG_WR_CMD_LAT_CRC_DM" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00003C0C" description="IP Blk = MC_BASE1 Access=RW " name="CFG_FINE_GRAN_REF_MODE">
+            <field Type="RW" name="CFG_FINE_GRAN_REF_MODE" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00003C10" description="IP Blk = MC_BASE1 Access=RW " name="CFG_TEMP_SENSOR_READOUT">
+            <field Type="RW" name="CFG_TEMP_SENSOR_READOUT" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00003C14" description="IP Blk = MC_BASE1 Access=RW " name="CFG_PER_DRAM_ADDR_EN">
+            <field Type="RW" name="CFG_PER_DRAM_ADDR_EN" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00003C18" description="IP Blk = MC_BASE1 Access=RW " name="CFG_GEARDOWN_MODE">
+            <field Type="RW" name="CFG_GEARDOWN_MODE" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00003C1C" description="IP Blk = MC_BASE1 Access=RW " name="CFG_WR_PREAMBLE">
+            <field Type="RW" name="CFG_WR_PREAMBLE" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00003C20" description="IP Blk = MC_BASE1 Access=RW " name="CFG_RD_PREAMBLE">
+            <field Type="RW" name="CFG_RD_PREAMBLE" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00003C24" description="IP Blk = MC_BASE1 Access=RW " name="CFG_RD_PREAMB_TRN_MODE">
+            <field Type="RW" name="CFG_RD_PREAMB_TRN_MODE" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00003C28" description="IP Blk = MC_BASE1 Access=RW " name="CFG_SR_ABORT">
+            <field Type="RW" name="CFG_SR_ABORT" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00003C2C" description="IP Blk = MC_BASE1 Access=RW " name="CFG_CS_TO_CMDADDR_LATENCY">
+            <field Type="RW" name="CFG_CS_TO_CMDADDR_LATENCY" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00003C30" description="IP Blk = MC_BASE1 Access=RW " name="CFG_INT_VREF_MON">
+            <field Type="RW" name="CFG_INT_VREF_MON" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00003C34" description="IP Blk = MC_BASE1 Access=RW " name="CFG_TEMP_CTRL_REF_MODE">
+            <field Type="RW" name="CFG_TEMP_CTRL_REF_MODE" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00003C38" description="IP Blk = MC_BASE1 Access=RW " name="CFG_TEMP_CTRL_REF_RANGE">
+            <field Type="RW" name="CFG_TEMP_CTRL_REF_RANGE" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00003C3C" description="IP Blk = MC_BASE1 Access=RW " name="CFG_MAX_PWR_DOWN_MODE">
+            <field Type="RW" name="CFG_MAX_PWR_DOWN_MODE" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00003C40" description="IP Blk = MC_BASE1 Access=RW " name="CFG_READ_DBI">
+            <field Type="RW" name="CFG_READ_DBI" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00003C44" description="IP Blk = MC_BASE1 Access=RW " name="CFG_WRITE_DBI">
+            <field Type="RW" name="CFG_WRITE_DBI" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00003C48" description="IP Blk = MC_BASE1 Access=RW " name="CFG_DATA_MASK">
+            <field Type="RW" name="CFG_DATA_MASK" offset="0" width="32">0x1</field>
+          </register>
+          <register address="0x00003C4C" description="IP Blk = MC_BASE1 Access=RW " name="CFG_CA_PARITY_PERSIST_ERR">
+            <field Type="RW" name="CFG_CA_PARITY_PERSIST_ERR" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00003C50" description="IP Blk = MC_BASE1 Access=RW " name="CFG_RTT_PARK">
+            <field Type="RW" name="CFG_RTT_PARK" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00003C54" description="IP Blk = MC_BASE1 Access=RW " name="CFG_ODT_INBUF_4_PD">
+            <field Type="RW" name="CFG_ODT_INBUF_4_PD" offset="0" width="32">0x1</field>
+          </register>
+          <register address="0x00003C58" description="IP Blk = MC_BASE1 Access=RW " name="CFG_CA_PARITY_ERR_STATUS">
+            <field Type="RW" name="CFG_CA_PARITY_ERR_STATUS" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00003C5C" description="IP Blk = MC_BASE1 Access=RW " name="CFG_CRC_ERROR_CLEAR">
+            <field Type="RW" name="CFG_CRC_ERROR_CLEAR" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00003C60" description="IP Blk = MC_BASE1 Access=RW " name="CFG_CA_PARITY_LATENCY">
+            <field Type="RW" name="CFG_CA_PARITY_LATENCY" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00003C64" description="IP Blk = MC_BASE1 Access=RW " name="CFG_CCD_S">
+            <field Type="RW" name="CFG_CCD_S" offset="0" width="32">0x4</field>
+          </register>
+          <register address="0x00003C68" description="IP Blk = MC_BASE1 Access=RW " name="CFG_CCD_L">
+            <field Type="RW" name="CFG_CCD_L" offset="0" width="32">0x5</field>
+          </register>
+          <register address="0x00003C6C" description="IP Blk = MC_BASE1 Access=RW " name="CFG_VREFDQ_TRN_ENABLE">
+            <field Type="RW" name="CFG_VREFDQ_TRN_ENABLE" offset="0" width="32">0x1</field>
+          </register>
+          <register address="0x00003C70" description="IP Blk = MC_BASE1 Access=RW " name="CFG_VREFDQ_TRN_RANGE">
+            <field Type="RW" name="CFG_VREFDQ_TRN_RANGE" offset="0" width="32">0x1</field>
+          </register>
+          <register address="0x00003C74" description="IP Blk = MC_BASE1 Access=RW " name="CFG_VREFDQ_TRN_VALUE">
+            <field Type="RW" name="CFG_VREFDQ_TRN_VALUE" offset="0" width="32">0x1E</field>
+          </register>
+          <register address="0x00003C78" description="IP Blk = MC_BASE1 Access=RW " name="CFG_RRD_S">
+            <field Type="RW" name="CFG_RRD_S" offset="0" width="32">0x5</field>
+          </register>
+          <register address="0x00003C7C" description="IP Blk = MC_BASE1 Access=RW " name="CFG_RRD_L">
+            <field Type="RW" name="CFG_RRD_L" offset="0" width="32">0x6</field>
+          </register>
+          <register address="0x00003C80" description="IP Blk = MC_BASE1 Access=RW " name="CFG_WTR_S">
+            <field Type="RW" name="CFG_WTR_S" offset="0" width="32">0x2</field>
+          </register>
+          <register address="0x00003C84" description="IP Blk = MC_BASE1 Access=RW " name="CFG_WTR_L">
+            <field Type="RW" name="CFG_WTR_L" offset="0" width="32">0x6</field>
+          </register>
+          <register address="0x00003C88" description="IP Blk = MC_BASE1 Access=RW " name="CFG_WTR_S_CRC_DM">
+            <field Type="RW" name="CFG_WTR_S_CRC_DM" offset="0" width="32">0x7</field>
+          </register>
+          <register address="0x00003C8C" description="IP Blk = MC_BASE1 Access=RW " name="CFG_WTR_L_CRC_DM">
+            <field Type="RW" name="CFG_WTR_L_CRC_DM" offset="0" width="32">0xB</field>
+          </register>
+          <register address="0x00003C90" description="IP Blk = MC_BASE1 Access=RW " name="CFG_WR_CRC_DM">
+            <field Type="RW" name="CFG_WR_CRC_DM" offset="0" width="32">0x11</field>
+          </register>
+          <register address="0x00003C94" description="IP Blk = MC_BASE1 Access=RW " name="CFG_RFC1">
+            <field Type="RW" name="CFG_RFC1" offset="0" width="32">0x118</field>
+          </register>
+          <register address="0x00003C98" description="IP Blk = MC_BASE1 Access=RW " name="CFG_RFC2">
+            <field Type="RW" name="CFG_RFC2" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00003C9C" description="IP Blk = MC_BASE1 Access=RW " name="CFG_RFC4">
+            <field Type="RW" name="CFG_RFC4" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00003CC4" description="IP Blk = MC_BASE1 Access=RW " name="CFG_NIBBLE_DEVICES">
+            <field Type="RW" name="CFG_NIBBLE_DEVICES" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00003CE0" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS0_0">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS0_0" offset="0" width="32">0x81881881</field>
+          </register>
+          <register address="0x00003CE4" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS0_1">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS0_1" offset="0" width="32">0x00008818</field>
+          </register>
+          <register address="0x00003CE8" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS1_0">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS1_0" offset="0" width="32">0xa92a92a9</field>
+          </register>
+          <register address="0x00003CEC" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS1_1">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS1_1" offset="0" width="32">0x00002a92</field>
+          </register>
+          <register address="0x00003CF0" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS2_0">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS2_0" offset="0" width="32">0xc28c28c2</field>
+          </register>
+          <register address="0x00003CF4" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS2_1">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS2_1" offset="0" width="32">0x00008c28</field>
+          </register>
+          <register address="0x00003CF8" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS3_0">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS3_0" offset="0" width="32">0xea2ea2ea</field>
+          </register>
+          <register address="0x00003CFC" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS3_1">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS3_1" offset="0" width="32">0x00002ea2</field>
+          </register>
+          <register address="0x00003D00" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS4_0">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS4_0" offset="0" width="32">0x03903903</field>
+          </register>
+          <register address="0x00003D04" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS4_1">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS4_1" offset="0" width="32">0x00009039</field>
+          </register>
+          <register address="0x00003D08" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS5_0">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS5_0" offset="0" width="32">0x2b32b32b</field>
+          </register>
+          <register address="0x00003D0C" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS5_1">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS5_1" offset="0" width="32">0x000032b3</field>
+          </register>
+          <register address="0x00003D10" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS6_0">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS6_0" offset="0" width="32">0x44944944</field>
+          </register>
+          <register address="0x00003D14" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS6_1">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS6_1" offset="0" width="32">0x00009449</field>
+          </register>
+          <register address="0x00003D18" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS7_0">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS7_0" offset="0" width="32">0x6c36c36c</field>
+          </register>
+          <register address="0x00003D1C" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS7_1">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS7_1" offset="0" width="32">0x000036c3</field>
+          </register>
+          <register address="0x00003D20" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS8_0">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS8_0" offset="0" width="32">0x85985985</field>
+          </register>
+          <register address="0x00003D24" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS8_1">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS8_1" offset="0" width="32">0x00009859</field>
+          </register>
+          <register address="0x00003D28" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS9_0">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS9_0" offset="0" width="32">0xad3ad3ad</field>
+          </register>
+          <register address="0x00003D2C" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS9_1">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS9_1" offset="0" width="32">0x00003ad3</field>
+          </register>
+          <register address="0x00003D30" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS10_0">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS10_0" offset="0" width="32">0xc69c69c6</field>
+          </register>
+          <register address="0x00003D34" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS10_1">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS10_1" offset="0" width="32">0x00009c69</field>
+          </register>
+          <register address="0x00003D38" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS11_0">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS11_0" offset="0" width="32">0xee3ee3ee</field>
+          </register>
+          <register address="0x00003D3C" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS11_1">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS11_1" offset="0" width="32">0x00003ee3</field>
+          </register>
+          <register address="0x00003D40" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS12_0">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS12_0" offset="0" width="32">0x07a07a07</field>
+          </register>
+          <register address="0x00003D44" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS12_1">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS12_1" offset="0" width="32">0x0000a07a</field>
+          </register>
+          <register address="0x00003D48" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS13_0">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS13_0" offset="0" width="32">0x2f42f42f</field>
+          </register>
+          <register address="0x00003D4C" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS13_1">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS13_1" offset="0" width="32">0x000042f4</field>
+          </register>
+          <register address="0x00003D50" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS14_0">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS14_0" offset="0" width="32">0x48a48a48</field>
+          </register>
+          <register address="0x00003D54" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS14_1">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS14_1" offset="0" width="32">0x0000a48a</field>
+          </register>
+          <register address="0x00003D58" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS15_0">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS15_0" offset="0" width="32">0x70470470</field>
+          </register>
+          <register address="0x00003D5C" description="IP Blk = MC_BASE1 Access=RW " name="CFG_BIT_MAP_INDEX_CS15_1">
+            <field Type="RW" name="CFG_BIT_MAP_INDEX_CS15_1" offset="0" width="32">0x00004704</field>
+          </register>
+          <register address="0x00003D60" description="IP Blk = MC_BASE1 Access=RW " name="CFG_NUM_LOGICAL_RANKS_PER_3DS">
+            <field Type="RW" name="CFG_NUM_LOGICAL_RANKS_PER_3DS" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00003D64" description="IP Blk = MC_BASE1 Access=RW " name="CFG_RFC_DLR1">
+            <field Type="RW" name="CFG_RFC_DLR1" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00003D68" description="IP Blk = MC_BASE1 Access=RW " name="CFG_RFC_DLR2">
+            <field Type="RW" name="CFG_RFC_DLR2" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00003D6C" description="IP Blk = MC_BASE1 Access=RW " name="CFG_RFC_DLR4">
+            <field Type="RW" name="CFG_RFC_DLR4" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00003D70" description="IP Blk = MC_BASE1 Access=RW " name="CFG_RRD_DLR">
+            <field Type="RW" name="CFG_RRD_DLR" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00003D74" description="IP Blk = MC_BASE1 Access=RW " name="CFG_FAW_DLR">
+            <field Type="RW" name="CFG_FAW_DLR" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00003D98" description="IP Blk = MC_BASE1 Access=RW " name="CFG_ADVANCE_ACTIVATE_READY">
+            <field Type="RW" name="CFG_ADVANCE_ACTIVATE_READY" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004000" description="IP Blk = MC_BASE2 Access=RW " name="CTRLR_SOFT_RESET_N">
+            <field Type="RW" name="CTRLR_SOFT_RESET_N" offset="0" width="32">0x1</field>
+          </register>
+          <register address="0x00004008" description="IP Blk = MC_BASE2 Access=RW " name="CFG_LOOKAHEAD_PCH">
+            <field Type="RW" name="CFG_LOOKAHEAD_PCH" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x0000400C" description="IP Blk = MC_BASE2 Access=RW " name="CFG_LOOKAHEAD_ACT">
+            <field Type="RW" name="CFG_LOOKAHEAD_ACT" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00004010" description="IP Blk = MC_BASE2 Access=RW " name="INIT_AUTOINIT_DISABLE">
+            <field Type="RW" name="INIT_AUTOINIT_DISABLE" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004014" description="IP Blk = MC_BASE2 Access=RW " name="INIT_FORCE_RESET">
+            <field Type="RW" name="INIT_FORCE_RESET" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004018" description="IP Blk = MC_BASE2 Access=RW " name="INIT_GEARDOWN_EN">
+            <field Type="RW" name="INIT_GEARDOWN_EN" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000401C" description="IP Blk = MC_BASE2 Access=RW " name="INIT_DISABLE_CKE">
+            <field Type="RW" name="INIT_DISABLE_CKE" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004020" description="IP Blk = MC_BASE2 Access=RW " name="INIT_CS">
+            <field Type="RW" name="INIT_CS" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004024" description="IP Blk = MC_BASE2 Access=RW " name="INIT_PRECHARGE_ALL">
+            <field Type="RW" name="INIT_PRECHARGE_ALL" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004028" description="IP Blk = MC_BASE2 Access=RW " name="INIT_REFRESH">
+            <field Type="RW" name="INIT_REFRESH" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000402C" description="IP Blk = MC_BASE2 Access=RW " name="INIT_ZQ_CAL_REQ">
+            <field Type="RW" name="INIT_ZQ_CAL_REQ" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004034" description="IP Blk = MC_BASE2 Access=RW " name="CFG_BL">
+            <field Type="RW" name="CFG_BL" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004038" description="IP Blk = MC_BASE2 Access=RW " name="CTRLR_INIT">
+            <field Type="RW" name="CTRLR_INIT" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004040" description="IP Blk = MC_BASE2 Access=RW " name="CFG_AUTO_REF_EN">
+            <field Type="RW" name="CFG_AUTO_REF_EN" offset="0" width="32">0x1</field>
+          </register>
+          <register address="0x00004044" description="IP Blk = MC_BASE2 Access=RW " name="CFG_RAS">
+            <field Type="RW" name="CFG_RAS" offset="0" width="32">0x1C</field>
+          </register>
+          <register address="0x00004048" description="IP Blk = MC_BASE2 Access=RW " name="CFG_RCD">
+            <field Type="RW" name="CFG_RCD" offset="0" width="32">0xC</field>
+          </register>
+          <register address="0x0000404C" description="IP Blk = MC_BASE2 Access=RW " name="CFG_RRD">
+            <field Type="RW" name="CFG_RRD" offset="0" width="32">0x00000007</field>
+          </register>
+          <register address="0x00004050" description="IP Blk = MC_BASE2 Access=RW " name="CFG_RP">
+            <field Type="RW" name="CFG_RP" offset="0" width="32">0xC</field>
+          </register>
+          <register address="0x00004054" description="IP Blk = MC_BASE2 Access=RW " name="CFG_RC">
+            <field Type="RW" name="CFG_RC" offset="0" width="32">0x25</field>
+          </register>
+          <register address="0x00004058" description="IP Blk = MC_BASE2 Access=RW " name="CFG_FAW">
+            <field Type="RW" name="CFG_FAW" offset="0" width="32">0x1C</field>
+          </register>
+          <register address="0x0000405C" description="IP Blk = MC_BASE2 Access=RW " name="CFG_RFC">
+            <field Type="RW" name="CFG_RFC" offset="0" width="32">0x00000076</field>
+          </register>
+          <register address="0x00004060" description="IP Blk = MC_BASE2 Access=RW " name="CFG_RTP">
+            <field Type="RW" name="CFG_RTP" offset="0" width="32">0x6</field>
+          </register>
+          <register address="0x00004064" description="IP Blk = MC_BASE2 Access=RW " name="CFG_WR">
+            <field Type="RW" name="CFG_WR" offset="0" width="32">0xC</field>
+          </register>
+          <register address="0x00004068" description="IP Blk = MC_BASE2 Access=RW " name="CFG_WTR">
+            <field Type="RW" name="CFG_WTR" offset="0" width="32">0x00000008</field>
+          </register>
+          <register address="0x00004070" description="IP Blk = MC_BASE2 Access=RW " name="CFG_PASR">
+            <field Type="RW" name="CFG_PASR" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004074" description="IP Blk = MC_BASE2 Access=RW " name="CFG_XP">
+            <field Type="RW" name="CFG_XP" offset="0" width="32">0x00000003</field>
+          </register>
+          <register address="0x00004078" description="IP Blk = MC_BASE2 Access=RW " name="CFG_XSR">
+            <field Type="RW" name="CFG_XSR" offset="0" width="32">0x00000024</field>
+          </register>
+          <register address="0x00004080" description="IP Blk = MC_BASE2 Access=RW " name="CFG_CL">
+            <field Type="RW" name="CFG_CL" offset="0" width="32">0xC</field>
+          </register>
+          <register address="0x00004088" description="IP Blk = MC_BASE2 Access=RW " name="CFG_READ_TO_WRITE">
+            <field Type="RW" name="CFG_READ_TO_WRITE" offset="0" width="32">0xF</field>
+          </register>
+          <register address="0x0000408C" description="IP Blk = MC_BASE2 Access=RW " name="CFG_WRITE_TO_WRITE">
+            <field Type="RW" name="CFG_WRITE_TO_WRITE" offset="0" width="32">0x2</field>
+          </register>
+          <register address="0x00004090" description="IP Blk = MC_BASE2 Access=RW " name="CFG_READ_TO_READ">
+            <field Type="RW" name="CFG_READ_TO_READ" offset="0" width="32">0x2</field>
+          </register>
+          <register address="0x00004094" description="IP Blk = MC_BASE2 Access=RW " name="CFG_WRITE_TO_READ">
+            <field Type="RW" name="CFG_WRITE_TO_READ" offset="0" width="32">0x1</field>
+          </register>
+          <register address="0x00004098" description="IP Blk = MC_BASE2 Access=RW " name="CFG_READ_TO_WRITE_ODT">
+            <field Type="RW" name="CFG_READ_TO_WRITE_ODT" offset="0" width="32">0xF</field>
+          </register>
+          <register address="0x0000409C" description="IP Blk = MC_BASE2 Access=RW " name="CFG_WRITE_TO_WRITE_ODT">
+            <field Type="RW" name="CFG_WRITE_TO_WRITE_ODT" offset="0" width="32">0x2</field>
+          </register>
+          <register address="0x000040A0" description="IP Blk = MC_BASE2 Access=RW " name="CFG_READ_TO_READ_ODT">
+            <field Type="RW" name="CFG_READ_TO_READ_ODT" offset="0" width="32">0x2</field>
+          </register>
+          <register address="0x000040A4" description="IP Blk = MC_BASE2 Access=RW " name="CFG_WRITE_TO_READ_ODT">
+            <field Type="RW" name="CFG_WRITE_TO_READ_ODT" offset="0" width="32">0x1</field>
+          </register>
+          <register address="0x000040A8" description="IP Blk = MC_BASE2 Access=RW " name="CFG_MIN_READ_IDLE">
+            <field Type="RW" name="CFG_MIN_READ_IDLE" offset="0" width="32">0x7</field>
+          </register>
+          <register address="0x000040AC" description="IP Blk = MC_BASE2 Access=RW " name="CFG_MRD">
+            <field Type="RW" name="CFG_MRD" offset="0" width="32">0x00000010</field>
+          </register>
+          <register address="0x000040B0" description="IP Blk = MC_BASE2 Access=RW " name="CFG_BT">
+            <field Type="RW" name="CFG_BT" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000040B4" description="IP Blk = MC_BASE2 Access=RW " name="CFG_DS">
+            <field Type="RW" name="CFG_DS" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000040B8" description="IP Blk = MC_BASE2 Access=RW " name="CFG_QOFF">
+            <field Type="RW" name="CFG_QOFF" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000040C4" description="IP Blk = MC_BASE2 Access=RW " name="CFG_RTT">
+            <field Type="RW" name="CFG_RTT" offset="0" width="32">0x3</field>
+          </register>
+          <register address="0x000040C8" description="IP Blk = MC_BASE2 Access=RW " name="CFG_DLL_DISABLE">
+            <field Type="RW" name="CFG_DLL_DISABLE" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000040CC" description="IP Blk = MC_BASE2 Access=RW " name="CFG_REF_PER">
+            <field Type="RW" name="CFG_REF_PER" offset="0" width="32">0x1860</field>
+          </register>
+          <register address="0x000040D0" description="IP Blk = MC_BASE2 Access=RW " name="CFG_STARTUP_DELAY">
+            <field Type="RW" name="CFG_STARTUP_DELAY" offset="0" width="32">0x27100</field>
+          </register>
+          <register address="0x000040D4" description="IP Blk = MC_BASE2 Access=RW " name="CFG_MEM_COLBITS">
+            <field Type="RW" name="CFG_MEM_COLBITS" offset="0" width="32">0xA</field>
+          </register>
+          <register address="0x000040D8" description="IP Blk = MC_BASE2 Access=RW " name="CFG_MEM_ROWBITS">
+            <field Type="RW" name="CFG_MEM_ROWBITS" offset="0" width="32">0x11</field>
+          </register>
+          <register address="0x000040DC" description="IP Blk = MC_BASE2 Access=RW " name="CFG_MEM_BANKBITS">
+            <field Type="RW" name="CFG_MEM_BANKBITS" offset="0" width="32">0x3</field>
+          </register>
+          <register address="0x000040E0" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ODT_RD_MAP_CS0">
+            <field Type="RW" name="CFG_ODT_RD_MAP_CS0" offset="0" width="32">0x00</field>
+          </register>
+          <register address="0x000040E4" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ODT_RD_MAP_CS1">
+            <field Type="RW" name="CFG_ODT_RD_MAP_CS1" offset="0" width="32">0x00</field>
+          </register>
+          <register address="0x000040E8" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ODT_RD_MAP_CS2">
+            <field Type="RW" name="CFG_ODT_RD_MAP_CS2" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000040EC" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ODT_RD_MAP_CS3">
+            <field Type="RW" name="CFG_ODT_RD_MAP_CS3" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000040F0" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ODT_RD_MAP_CS4">
+            <field Type="RW" name="CFG_ODT_RD_MAP_CS4" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000040F4" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ODT_RD_MAP_CS5">
+            <field Type="RW" name="CFG_ODT_RD_MAP_CS5" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000040F8" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ODT_RD_MAP_CS6">
+            <field Type="RW" name="CFG_ODT_RD_MAP_CS6" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000040FC" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ODT_RD_MAP_CS7">
+            <field Type="RW" name="CFG_ODT_RD_MAP_CS7" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00004120" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ODT_WR_MAP_CS0">
+            <field Type="RW" name="CFG_ODT_WR_MAP_CS0" offset="0" width="32">0x00</field>
+          </register>
+          <register address="0x00004124" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ODT_WR_MAP_CS1">
+            <field Type="RW" name="CFG_ODT_WR_MAP_CS1" offset="0" width="32">0x00</field>
+          </register>
+          <register address="0x00004128" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ODT_WR_MAP_CS2">
+            <field Type="RW" name="CFG_ODT_WR_MAP_CS2" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x0000412C" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ODT_WR_MAP_CS3">
+            <field Type="RW" name="CFG_ODT_WR_MAP_CS3" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00004130" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ODT_WR_MAP_CS4">
+            <field Type="RW" name="CFG_ODT_WR_MAP_CS4" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00004134" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ODT_WR_MAP_CS5">
+            <field Type="RW" name="CFG_ODT_WR_MAP_CS5" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00004138" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ODT_WR_MAP_CS6">
+            <field Type="RW" name="CFG_ODT_WR_MAP_CS6" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x0000413C" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ODT_WR_MAP_CS7">
+            <field Type="RW" name="CFG_ODT_WR_MAP_CS7" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00004160" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ODT_RD_TURN_ON">
+            <field Type="RW" name="CFG_ODT_RD_TURN_ON" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00004164" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ODT_WR_TURN_ON">
+            <field Type="RW" name="CFG_ODT_WR_TURN_ON" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00004168" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ODT_RD_TURN_OFF">
+            <field Type="RW" name="CFG_ODT_RD_TURN_OFF" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x0000416C" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ODT_WR_TURN_OFF">
+            <field Type="RW" name="CFG_ODT_WR_TURN_OFF" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00004178" description="IP Blk = MC_BASE2 Access=RW " name="CFG_EMR3">
+            <field Type="RW" name="CFG_EMR3" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000417C" description="IP Blk = MC_BASE2 Access=RW " name="CFG_TWO_T">
+            <field Type="RW" name="CFG_TWO_T" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00004180" description="IP Blk = MC_BASE2 Access=RW " name="CFG_TWO_T_SEL_CYCLE">
+            <field Type="RW" name="CFG_TWO_T_SEL_CYCLE" offset="0" width="32">0x1</field>
+          </register>
+          <register address="0x00004184" description="IP Blk = MC_BASE2 Access=RW " name="CFG_REGDIMM">
+            <field Type="RW" name="CFG_REGDIMM" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00004188" description="IP Blk = MC_BASE2 Access=RW " name="CFG_MOD">
+            <field Type="RW" name="CFG_MOD" offset="0" width="32">0x18</field>
+          </register>
+          <register address="0x0000418C" description="IP Blk = MC_BASE2 Access=RW " name="CFG_XS">
+            <field Type="RW" name="CFG_XS" offset="0" width="32">0x120</field>
+          </register>
+          <register address="0x00004190" description="IP Blk = MC_BASE2 Access=RW " name="CFG_XSDLL">
+            <field Type="RW" name="CFG_XSDLL" offset="0" width="32">0x00000200</field>
+          </register>
+          <register address="0x00004194" description="IP Blk = MC_BASE2 Access=RW " name="CFG_XPR">
+            <field Type="RW" name="CFG_XPR" offset="0" width="32">0x120</field>
+          </register>
+          <register address="0x00004198" description="IP Blk = MC_BASE2 Access=RW " name="CFG_AL_MODE">
+            <field Type="RW" name="CFG_AL_MODE" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x0000419C" description="IP Blk = MC_BASE2 Access=RW " name="CFG_CWL">
+            <field Type="RW" name="CFG_CWL" offset="0" width="32">0xB</field>
+          </register>
+          <register address="0x000041A0" description="IP Blk = MC_BASE2 Access=RW " name="CFG_BL_MODE">
+            <field Type="RW" name="CFG_BL_MODE" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000041A4" description="IP Blk = MC_BASE2 Access=RW " name="CFG_TDQS">
+            <field Type="RW" name="CFG_TDQS" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000041A8" description="IP Blk = MC_BASE2 Access=RW " name="CFG_RTT_WR">
+            <field Type="RW" name="CFG_RTT_WR" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000041AC" description="IP Blk = MC_BASE2 Access=RW " name="CFG_LP_ASR">
+            <field Type="RW" name="CFG_LP_ASR" offset="0" width="32">0x3</field>
+          </register>
+          <register address="0x000041B0" description="IP Blk = MC_BASE2 Access=RW " name="CFG_AUTO_SR">
+            <field Type="RW" name="CFG_AUTO_SR" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000041B4" description="IP Blk = MC_BASE2 Access=RW " name="CFG_SRT">
+            <field Type="RW" name="CFG_SRT" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000041B8" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ADDR_MIRROR">
+            <field Type="RW" name="CFG_ADDR_MIRROR" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000041BC" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ZQ_CAL_TYPE">
+            <field Type="RW" name="CFG_ZQ_CAL_TYPE" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000041C0" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ZQ_CAL_PER">
+            <field Type="RW" name="CFG_ZQ_CAL_PER" offset="0" width="32">0x27100</field>
+          </register>
+          <register address="0x000041C4" description="IP Blk = MC_BASE2 Access=RW " name="CFG_AUTO_ZQ_CAL_EN">
+            <field Type="RW" name="CFG_AUTO_ZQ_CAL_EN" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000041C8" description="IP Blk = MC_BASE2 Access=RW " name="CFG_MEMORY_TYPE">
+            <field Type="RW" name="CFG_MEMORY_TYPE" offset="0" width="32">0x80</field>
+          </register>
+          <register address="0x000041CC" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ONLY_SRANK_CMDS">
+            <field Type="RW" name="CFG_ONLY_SRANK_CMDS" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000041D0" description="IP Blk = MC_BASE2 Access=RW " name="CFG_NUM_RANKS">
+            <field Type="RW" name="CFG_NUM_RANKS" offset="0" width="32">0x1</field>
+          </register>
+          <register address="0x000041D4" description="IP Blk = MC_BASE2 Access=RW " name="CFG_QUAD_RANK">
+            <field Type="RW" name="CFG_QUAD_RANK" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000041DC" description="IP Blk = MC_BASE2 Access=RW " name="CFG_EARLY_RANK_TO_WR_START">
+            <field Type="RW" name="CFG_EARLY_RANK_TO_WR_START" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000041E0" description="IP Blk = MC_BASE2 Access=RW " name="CFG_EARLY_RANK_TO_RD_START">
+            <field Type="RW" name="CFG_EARLY_RANK_TO_RD_START" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000041E4" description="IP Blk = MC_BASE2 Access=RW " name="CFG_PASR_BANK">
+            <field Type="RW" name="CFG_PASR_BANK" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000041E8" description="IP Blk = MC_BASE2 Access=RW " name="CFG_PASR_SEG">
+            <field Type="RW" name="CFG_PASR_SEG" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000041EC" description="IP Blk = MC_BASE2 Access=RW " name="INIT_MRR_MODE">
+            <field Type="RW" name="INIT_MRR_MODE" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000041F0" description="IP Blk = MC_BASE2 Access=RW " name="INIT_MR_W_REQ">
+            <field Type="RW" name="INIT_MR_W_REQ" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000041F4" description="IP Blk = MC_BASE2 Access=RW " name="INIT_MR_ADDR">
+            <field Type="RW" name="INIT_MR_ADDR" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000041F8" description="IP Blk = MC_BASE2 Access=RW " name="INIT_MR_WR_DATA">
+            <field Type="RW" name="INIT_MR_WR_DATA" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000041FC" description="IP Blk = MC_BASE2 Access=RW " name="INIT_MR_WR_MASK">
+            <field Type="RW" name="INIT_MR_WR_MASK" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004200" description="IP Blk = MC_BASE2 Access=RW " name="INIT_NOP">
+            <field Type="RW" name="INIT_NOP" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004204" description="IP Blk = MC_BASE2 Access=RW " name="CFG_INIT_DURATION">
+            <field Type="RW" name="CFG_INIT_DURATION" offset="0" width="32">0x000029B0</field>
+          </register>
+          <register address="0x00004208" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ZQINIT_CAL_DURATION">
+            <field Type="RW" name="CFG_ZQINIT_CAL_DURATION" offset="0" width="32">0x400</field>
+          </register>
+          <register address="0x0000420C" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ZQ_CAL_L_DURATION">
+            <field Type="RW" name="CFG_ZQ_CAL_L_DURATION" offset="0" width="32">0x200</field>
+          </register>
+          <register address="0x00004210" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ZQ_CAL_S_DURATION">
+            <field Type="RW" name="CFG_ZQ_CAL_S_DURATION" offset="0" width="32">0x80</field>
+          </register>
+          <register address="0x00004214" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ZQ_CAL_R_DURATION">
+            <field Type="RW" name="CFG_ZQ_CAL_R_DURATION" offset="0" width="32">0x0000000b</field>
+          </register>
+          <register address="0x00004218" description="IP Blk = MC_BASE2 Access=RW " name="CFG_MRR">
+            <field Type="RW" name="CFG_MRR" offset="0" width="32">0x00000002</field>
+          </register>
+          <register address="0x0000421C" description="IP Blk = MC_BASE2 Access=RW " name="CFG_MRW">
+            <field Type="RW" name="CFG_MRW" offset="0" width="32">0x00000010</field>
+          </register>
+          <register address="0x00004220" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ODT_POWERDOWN">
+            <field Type="RW" name="CFG_ODT_POWERDOWN" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004224" description="IP Blk = MC_BASE2 Access=RW " name="CFG_WL">
+            <field Type="RW" name="CFG_WL" offset="0" width="32">0x00000009</field>
+          </register>
+          <register address="0x00004228" description="IP Blk = MC_BASE2 Access=RW " name="CFG_RL">
+            <field Type="RW" name="CFG_RL" offset="0" width="32">0x0000000C</field>
+          </register>
+          <register address="0x0000422C" description="IP Blk = MC_BASE2 Access=RW " name="CFG_CAL_READ_PERIOD">
+            <field Type="RW" name="CFG_CAL_READ_PERIOD" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00004230" description="IP Blk = MC_BASE2 Access=RW " name="CFG_NUM_CAL_READS">
+            <field Type="RW" name="CFG_NUM_CAL_READS" offset="0" width="32">0x1</field>
+          </register>
+          <register address="0x00004234" description="IP Blk = MC_BASE2 Access=RW " name="INIT_SELF_REFRESH">
+            <field Type="RW" name="INIT_SELF_REFRESH" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000423C" description="IP Blk = MC_BASE2 Access=RW " name="INIT_POWER_DOWN">
+            <field Type="RW" name="INIT_POWER_DOWN" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004244" description="IP Blk = MC_BASE2 Access=RW " name="INIT_FORCE_WRITE">
+            <field Type="RW" name="INIT_FORCE_WRITE" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004248" description="IP Blk = MC_BASE2 Access=RW " name="INIT_FORCE_WRITE_CS">
+            <field Type="RW" name="INIT_FORCE_WRITE_CS" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000424C" description="IP Blk = MC_BASE2 Access=RW " name="CFG_CTRLR_INIT_DISABLE">
+            <field Type="RW" name="CFG_CTRLR_INIT_DISABLE" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00004258" description="IP Blk = MC_BASE2 Access=RW " name="INIT_RDIMM_COMPLETE">
+            <field Type="RW" name="INIT_RDIMM_COMPLETE" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000425C" description="IP Blk = MC_BASE2 Access=RW " name="CFG_RDIMM_LAT">
+            <field Type="RW" name="CFG_RDIMM_LAT" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00004260" description="IP Blk = MC_BASE2 Access=RW " name="CFG_RDIMM_BSIDE_INVERT">
+            <field Type="RW" name="CFG_RDIMM_BSIDE_INVERT" offset="0" width="32">0x00000001</field>
+          </register>
+          <register address="0x00004264" description="IP Blk = MC_BASE2 Access=RW " name="CFG_LRDIMM">
+            <field Type="RW" name="CFG_LRDIMM" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004268" description="IP Blk = MC_BASE2 Access=RW " name="INIT_MEMORY_RESET_MASK">
+            <field Type="RW" name="INIT_MEMORY_RESET_MASK" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000426C" description="IP Blk = MC_BASE2 Access=RW " name="CFG_RD_PREAMB_TOGGLE">
+            <field Type="RW" name="CFG_RD_PREAMB_TOGGLE" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004270" description="IP Blk = MC_BASE2 Access=RW " name="CFG_RD_POSTAMBLE">
+            <field Type="RW" name="CFG_RD_POSTAMBLE" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004274" description="IP Blk = MC_BASE2 Access=RW " name="CFG_PU_CAL">
+            <field Type="RW" name="CFG_PU_CAL" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004278" description="IP Blk = MC_BASE2 Access=RW " name="CFG_DQ_ODT">
+            <field Type="RW" name="CFG_DQ_ODT" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000427C" description="IP Blk = MC_BASE2 Access=RW " name="CFG_CA_ODT">
+            <field Type="RW" name="CFG_CA_ODT" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004280" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ZQLATCH_DURATION">
+            <field Type="RW" name="CFG_ZQLATCH_DURATION" offset="0" width="32">0x00000030</field>
+          </register>
+          <register address="0x00004284" description="IP Blk = MC_BASE2 Access=RW " name="INIT_CAL_SELECT">
+            <field Type="RW" name="INIT_CAL_SELECT" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004288" description="IP Blk = MC_BASE2 Access=RW " name="INIT_CAL_L_R_REQ">
+            <field Type="RW" name="INIT_CAL_L_R_REQ" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000428C" description="IP Blk = MC_BASE2 Access=RW " name="INIT_CAL_L_B_SIZE">
+            <field Type="RW" name="INIT_CAL_L_B_SIZE" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000042A0" description="IP Blk = MC_BASE2 Access=RW " name="INIT_RWFIFO">
+            <field Type="RW" name="INIT_RWFIFO" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000042A4" description="IP Blk = MC_BASE2 Access=RW " name="INIT_RD_DQCAL">
+            <field Type="RW" name="INIT_RD_DQCAL" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000042A8" description="IP Blk = MC_BASE2 Access=RW " name="INIT_START_DQSOSC">
+            <field Type="RW" name="INIT_START_DQSOSC" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000042AC" description="IP Blk = MC_BASE2 Access=RW " name="INIT_STOP_DQSOSC">
+            <field Type="RW" name="INIT_STOP_DQSOSC" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000042B0" description="IP Blk = MC_BASE2 Access=RW " name="INIT_ZQ_CAL_START">
+            <field Type="RW" name="INIT_ZQ_CAL_START" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000042B4" description="IP Blk = MC_BASE2 Access=RW " name="CFG_WR_POSTAMBLE">
+            <field Type="RW" name="CFG_WR_POSTAMBLE" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000042BC" description="IP Blk = MC_BASE2 Access=RW " name="INIT_CAL_L_ADDR_0">
+            <field Type="RW" name="INIT_CAL_L_ADDR_0" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000042C0" description="IP Blk = MC_BASE2 Access=RW " name="INIT_CAL_L_ADDR_1">
+            <field Type="RW" name="INIT_CAL_L_ADDR_1" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000042C4" description="IP Blk = MC_BASE2 Access=RW " name="CFG_CTRLUPD_TRIG">
+            <field Type="RW" name="CFG_CTRLUPD_TRIG" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000042C8" description="IP Blk = MC_BASE2 Access=RW " name="CFG_CTRLUPD_START_DELAY">
+            <field Type="RW" name="CFG_CTRLUPD_START_DELAY" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000042CC" description="IP Blk = MC_BASE2 Access=RW " name="CFG_DFI_T_CTRLUPD_MAX">
+            <field Type="RW" name="CFG_DFI_T_CTRLUPD_MAX" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000042D0" description="IP Blk = MC_BASE2 Access=RW " name="CFG_CTRLR_BUSY_SEL">
+            <field Type="RW" name="CFG_CTRLR_BUSY_SEL" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000042D4" description="IP Blk = MC_BASE2 Access=RW " name="CFG_CTRLR_BUSY_VALUE">
+            <field Type="RW" name="CFG_CTRLR_BUSY_VALUE" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000042D8" description="IP Blk = MC_BASE2 Access=RW " name="CFG_CTRLR_BUSY_TURN_OFF_DELAY">
+            <field Type="RW" name="CFG_CTRLR_BUSY_TURN_OFF_DELAY" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000042DC" description="IP Blk = MC_BASE2 Access=RW " name="CFG_CTRLR_BUSY_SLOW_RESTART_WINDOW">
+            <field Type="RW" name="CFG_CTRLR_BUSY_SLOW_RESTART_WINDOW" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000042E0" description="IP Blk = MC_BASE2 Access=RW " name="CFG_CTRLR_BUSY_RESTART_HOLDOFF">
+            <field Type="RW" name="CFG_CTRLR_BUSY_RESTART_HOLDOFF" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000042E4" description="IP Blk = MC_BASE2 Access=RW " name="CFG_PARITY_RDIMM_DELAY">
+            <field Type="RW" name="CFG_PARITY_RDIMM_DELAY" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x000042E8" description="IP Blk = MC_BASE2 Access=RW " name="CFG_CTRLR_BUSY_ENABLE">
+            <field Type="RW" name="CFG_CTRLR_BUSY_ENABLE" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000042EC" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ASYNC_ODT">
+            <field Type="RW" name="CFG_ASYNC_ODT" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000042F0" description="IP Blk = MC_BASE2 Access=RW " name="CFG_ZQ_CAL_DURATION">
+            <field Type="RW" name="CFG_ZQ_CAL_DURATION" offset="0" width="32">0x00000640</field>
+          </register>
+          <register address="0x000042F4" description="IP Blk = MC_BASE2 Access=RW " name="CFG_MRRI">
+            <field Type="RW" name="CFG_MRRI" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000042F8" description="IP Blk = MC_BASE2 Access=RW " name="INIT_ODT_FORCE_EN">
+            <field Type="RW" name="INIT_ODT_FORCE_EN" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x000042FC" description="IP Blk = MC_BASE2 Access=RW " name="INIT_ODT_FORCE_RANK">
+            <field Type="RW" name="INIT_ODT_FORCE_RANK" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004300" description="IP Blk = MC_BASE2 Access=RW " name="CFG_PHYUPD_ACK_DELAY">
+            <field Type="RW" name="CFG_PHYUPD_ACK_DELAY" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004304" description="IP Blk = MC_BASE2 Access=RW " name="CFG_MIRROR_X16_BG0_BG1">
+            <field Type="RW" name="CFG_MIRROR_X16_BG0_BG1" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004308" description="IP Blk = MC_BASE2 Access=RW " name="INIT_PDA_MR_W_REQ">
+            <field Type="RW" name="INIT_PDA_MR_W_REQ" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000430C" description="IP Blk = MC_BASE2 Access=RW " name="INIT_PDA_NIBBLE_SELECT">
+            <field Type="RW" name="INIT_PDA_NIBBLE_SELECT" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004310" description="IP Blk = MC_BASE2 Access=RW " name="CFG_DRAM_CLK_DISABLE_IN_SELF_REFRESH">
+            <field Type="RW" name="CFG_DRAM_CLK_DISABLE_IN_SELF_REFRESH" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004314" description="IP Blk = MC_BASE2 Access=RW " name="CFG_CKSRE">
+            <field Type="RW" name="CFG_CKSRE" offset="0" width="32">0x00000008</field>
+          </register>
+          <register address="0x00004318" description="IP Blk = MC_BASE2 Access=RW " name="CFG_CKSRX">
+            <field Type="RW" name="CFG_CKSRX" offset="0" width="32">0x0000000b</field>
+          </register>
+          <register address="0x0000431C" description="IP Blk = MC_BASE2 Access=RW " name="CFG_RCD_STAB">
+            <field Type="RW" name="CFG_RCD_STAB" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004320" description="IP Blk = MC_BASE2 Access=RW " name="CFG_DFI_T_CTRL_DELAY">
+            <field Type="RW" name="CFG_DFI_T_CTRL_DELAY" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004324" description="IP Blk = MC_BASE2 Access=RW " name="CFG_DFI_T_DRAM_CLK_ENABLE">
+            <field Type="RW" name="CFG_DFI_T_DRAM_CLK_ENABLE" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004328" description="IP Blk = MC_BASE2 Access=RW " name="CFG_IDLE_TIME_TO_SELF_REFRESH">
+            <field Type="RW" name="CFG_IDLE_TIME_TO_SELF_REFRESH" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000432C" description="IP Blk = MC_BASE2 Access=RW " name="CFG_IDLE_TIME_TO_POWER_DOWN">
+            <field Type="RW" name="CFG_IDLE_TIME_TO_POWER_DOWN" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004330" description="IP Blk = MC_BASE2 Access=RW " name="CFG_BURST_RW_REFRESH_HOLDOFF">
+            <field Type="RW" name="CFG_BURST_RW_REFRESH_HOLDOFF" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004384" description="IP Blk = MC_BASE2 Access=RW " name="CFG_BG_INTERLEAVE">
+            <field Type="RW" name="CFG_BG_INTERLEAVE" offset="0" width="32">0x1</field>
+          </register>
+          <register address="0x000043FC" description="IP Blk = MC_BASE2 Access=RW " name="CFG_REFRESH_DURING_PHY_TRAINING">
+            <field Type="RW" name="CFG_REFRESH_DURING_PHY_TRAINING" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004C00" description="IP Blk = MPFE Access=RW " name="CFG_STARVE_TIMEOUT_P0">
+            <field Type="RW" name="CFG_STARVE_TIMEOUT_P0" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004C04" description="IP Blk = MPFE Access=RW " name="CFG_STARVE_TIMEOUT_P1">
+            <field Type="RW" name="CFG_STARVE_TIMEOUT_P1" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004C08" description="IP Blk = MPFE Access=RW " name="CFG_STARVE_TIMEOUT_P2">
+            <field Type="RW" name="CFG_STARVE_TIMEOUT_P2" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004C0C" description="IP Blk = MPFE Access=RW " name="CFG_STARVE_TIMEOUT_P3">
+            <field Type="RW" name="CFG_STARVE_TIMEOUT_P3" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004C10" description="IP Blk = MPFE Access=RW " name="CFG_STARVE_TIMEOUT_P4">
+            <field Type="RW" name="CFG_STARVE_TIMEOUT_P4" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004C14" description="IP Blk = MPFE Access=RW " name="CFG_STARVE_TIMEOUT_P5">
+            <field Type="RW" name="CFG_STARVE_TIMEOUT_P5" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004C18" description="IP Blk = MPFE Access=RW " name="CFG_STARVE_TIMEOUT_P6">
+            <field Type="RW" name="CFG_STARVE_TIMEOUT_P6" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00004C1C" description="IP Blk = MPFE Access=RW " name="CFG_STARVE_TIMEOUT_P7">
+            <field Type="RW" name="CFG_STARVE_TIMEOUT_P7" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00005000" description="IP Blk = REORDER Access=RW " name="CFG_REORDER_EN">
+            <field Type="RW" name="CFG_REORDER_EN" offset="0" width="32">0x00000001</field>
+          </register>
+          <register address="0x00005004" description="IP Blk = REORDER Access=RW " name="CFG_REORDER_QUEUE_EN">
+            <field Type="RW" name="CFG_REORDER_QUEUE_EN" offset="0" width="32">0x00000001</field>
+          </register>
+          <register address="0x00005008" description="IP Blk = REORDER Access=RW " name="CFG_INTRAPORT_REORDER_EN">
+            <field Type="RW" name="CFG_INTRAPORT_REORDER_EN" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000500C" description="IP Blk = REORDER Access=RW " name="CFG_MAINTAIN_COHERENCY">
+            <field Type="RW" name="CFG_MAINTAIN_COHERENCY" offset="0" width="32">0x00000001</field>
+          </register>
+          <register address="0x00005010" description="IP Blk = REORDER Access=RW " name="CFG_Q_AGE_LIMIT">
+            <field Type="RW" name="CFG_Q_AGE_LIMIT" offset="0" width="32">0x000000FF</field>
+          </register>
+          <register address="0x00005018" description="IP Blk = REORDER Access=RW " name="CFG_RO_CLOSED_PAGE_POLICY">
+            <field Type="RW" name="CFG_RO_CLOSED_PAGE_POLICY" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000501C" description="IP Blk = REORDER Access=RW " name="CFG_REORDER_RW_ONLY">
+            <field Type="RW" name="CFG_REORDER_RW_ONLY" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00005020" description="IP Blk = REORDER Access=RW " name="CFG_RO_PRIORITY_EN">
+            <field Type="RW" name="CFG_RO_PRIORITY_EN" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00005400" description="IP Blk = RMW Access=RW " name="CFG_DM_EN">
+            <field Type="RW" name="CFG_DM_EN" offset="0" width="32">0x1</field>
+          </register>
+          <register address="0x00005404" description="IP Blk = RMW Access=RW " name="CFG_RMW_EN">
+            <field Type="RW" name="CFG_RMW_EN" offset="0" width="32">0x1</field>
+          </register>
+          <register address="0x00005800" description="IP Blk = ECC Access=RW " name="CFG_ECC_CORRECTION_EN">
+            <field Type="RW" name="CFG_ECC_CORRECTION_EN" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00005840" description="IP Blk = ECC Access=RW " name="CFG_ECC_BYPASS">
+            <field Type="RW" name="CFG_ECC_BYPASS" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00005844" description="IP Blk = ECC Access=RW " name="INIT_WRITE_DATA_1B_ECC_ERROR_GEN">
+            <field Type="RW" name="INIT_WRITE_DATA_1B_ECC_ERROR_GEN" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00005848" description="IP Blk = ECC Access=RW " name="INIT_WRITE_DATA_2B_ECC_ERROR_GEN">
+            <field Type="RW" name="INIT_WRITE_DATA_2B_ECC_ERROR_GEN" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000585C" description="IP Blk = ECC Access=RW " name="CFG_ECC_1BIT_INT_THRESH">
+            <field Type="RW" name="CFG_ECC_1BIT_INT_THRESH" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00005C00" description="IP Blk = READ_CAPT Access=RW " name="INIT_READ_CAPTURE_ADDR">
+            <field Type="RW" name="INIT_READ_CAPTURE_ADDR" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00006400" description="IP Blk = MTA Access=RW " name="CFG_ERROR_GROUP_SEL">
+            <field Type="RW" name="CFG_ERROR_GROUP_SEL" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00006404" description="IP Blk = MTA Access=RW " name="CFG_DATA_SEL">
+            <field Type="RW" name="CFG_DATA_SEL" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00006408" description="IP Blk = MTA Access=RW " name="CFG_TRIG_MODE">
+            <field Type="RW" name="CFG_TRIG_MODE" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000640C" description="IP Blk = MTA Access=RW " name="CFG_POST_TRIG_CYCS">
+            <field Type="RW" name="CFG_POST_TRIG_CYCS" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00006410" description="IP Blk = MTA Access=RW " name="CFG_TRIG_MASK">
+            <field Type="RW" name="CFG_TRIG_MASK" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00006414" description="IP Blk = MTA Access=RW " name="CFG_EN_MASK">
+            <field Type="RW" name="CFG_EN_MASK" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00006418" description="IP Blk = MTA Access=RW " name="MTC_ACQ_ADDR">
+            <field Type="RW" name="MTC_ACQ_ADDR" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00006430" description="IP Blk = MTA Access=RW " name="CFG_TRIG_MT_ADDR_0">
+            <field Type="RW" name="CFG_TRIG_MT_ADDR_0" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00006434" description="IP Blk = MTA Access=RW " name="CFG_TRIG_MT_ADDR_1">
+            <field Type="RW" name="CFG_TRIG_MT_ADDR_1" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00006438" description="IP Blk = MTA Access=RW " name="CFG_TRIG_ERR_MASK_0">
+            <field Type="RW" name="CFG_TRIG_ERR_MASK_0" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000643C" description="IP Blk = MTA Access=RW " name="CFG_TRIG_ERR_MASK_1">
+            <field Type="RW" name="CFG_TRIG_ERR_MASK_1" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00006440" description="IP Blk = MTA Access=RW " name="CFG_TRIG_ERR_MASK_2">
+            <field Type="RW" name="CFG_TRIG_ERR_MASK_2" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00006444" description="IP Blk = MTA Access=RW " name="CFG_TRIG_ERR_MASK_3">
+            <field Type="RW" name="CFG_TRIG_ERR_MASK_3" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00006448" description="IP Blk = MTA Access=RW " name="CFG_TRIG_ERR_MASK_4">
+            <field Type="RW" name="CFG_TRIG_ERR_MASK_4" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000644C" description="IP Blk = MTA Access=RW " name="MTC_ACQ_WR_DATA_0">
+            <field Type="RW" name="MTC_ACQ_WR_DATA_0" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00006450" description="IP Blk = MTA Access=RW " name="MTC_ACQ_WR_DATA_1">
+            <field Type="RW" name="MTC_ACQ_WR_DATA_1" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00006454" description="IP Blk = MTA Access=RW " name="MTC_ACQ_WR_DATA_2">
+            <field Type="RW" name="MTC_ACQ_WR_DATA_2" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000652C" description="IP Blk = MTA Access=RW " name="CFG_PRE_TRIG_CYCS">
+            <field Type="RW" name="CFG_PRE_TRIG_CYCS" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00006550" description="IP Blk = MTA Access=RW " name="CFG_DATA_SEL_FIRST_ERROR">
+            <field Type="RW" name="CFG_DATA_SEL_FIRST_ERROR" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00007C00" description="IP Blk = DYN_WIDTH_ADJ Access=RW " name="CFG_DQ_WIDTH">
+            <field Type="RW" name="CFG_DQ_WIDTH" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00007C04" description="IP Blk = DYN_WIDTH_ADJ Access=RW " name="CFG_ACTIVE_DQ_SEL">
+            <field Type="RW" name="CFG_ACTIVE_DQ_SEL" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0000800C" description="IP Blk = CA_PAR_ERR Access=RW " name="INIT_CA_PARITY_ERROR_GEN_REQ">
+            <field Type="RW" name="INIT_CA_PARITY_ERROR_GEN_REQ" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00008010" description="IP Blk = CA_PAR_ERR Access=RW " name="INIT_CA_PARITY_ERROR_GEN_CMD">
+            <field Type="RW" name="INIT_CA_PARITY_ERROR_GEN_CMD" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00010000" description="IP Blk = DFI Access=RW " name="CFG_DFI_T_RDDATA_EN">
+            <field Type="RW" name="CFG_DFI_T_RDDATA_EN" offset="0" width="32">0x14</field>
+          </register>
+          <register address="0x00010004" description="IP Blk = DFI Access=RW " name="CFG_DFI_T_PHY_RDLAT">
+            <field Type="RW" name="CFG_DFI_T_PHY_RDLAT" offset="0" width="32">0x6</field>
+          </register>
+          <register address="0x00010008" description="IP Blk = DFI Access=RW " name="CFG_DFI_T_PHY_WRLAT">
+            <field Type="RW" name="CFG_DFI_T_PHY_WRLAT" offset="0" width="32">0x1</field>
+          </register>
+          <register address="0x0001000C" description="IP Blk = DFI Access=RW " name="CFG_DFI_PHYUPD_EN">
+            <field Type="RW" name="CFG_DFI_PHYUPD_EN" offset="0" width="32">0x00000001</field>
+          </register>
+          <register address="0x00010010" description="IP Blk = DFI Access=RW " name="INIT_DFI_LP_DATA_REQ">
+            <field Type="RW" name="INIT_DFI_LP_DATA_REQ" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00010014" description="IP Blk = DFI Access=RW " name="INIT_DFI_LP_CTRL_REQ">
+            <field Type="RW" name="INIT_DFI_LP_CTRL_REQ" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0001001C" description="IP Blk = DFI Access=RW " name="INIT_DFI_LP_WAKEUP">
+            <field Type="RW" name="INIT_DFI_LP_WAKEUP" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00010020" description="IP Blk = DFI Access=RW " name="INIT_DFI_DRAM_CLK_DISABLE">
+            <field Type="RW" name="INIT_DFI_DRAM_CLK_DISABLE" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00010030" description="IP Blk = DFI Access=RW " name="CFG_DFI_DATA_BYTE_DISABLE">
+            <field Type="RW" name="CFG_DFI_DATA_BYTE_DISABLE" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0001003C" description="IP Blk = DFI Access=RW " name="CFG_DFI_LVL_SEL">
+            <field Type="RW" name="CFG_DFI_LVL_SEL" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00010040" description="IP Blk = DFI Access=RW " name="CFG_DFI_LVL_PERIODIC">
+            <field Type="RW" name="CFG_DFI_LVL_PERIODIC" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00010044" description="IP Blk = DFI Access=RW " name="CFG_DFI_LVL_PATTERN">
+            <field Type="RW" name="CFG_DFI_LVL_PATTERN" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00010050" description="IP Blk = DFI Access=RW " name="PHY_DFI_INIT_START">
+            <field Type="RW" name="PHY_DFI_INIT_START" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00012C18" description="IP Blk = AXI_IF Access=RW " name="CFG_AXI_START_ADDRESS_AXI1_0">
+            <field Type="RW" name="CFG_AXI_START_ADDRESS_AXI1_0" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00012C1C" description="IP Blk = AXI_IF Access=RW " name="CFG_AXI_START_ADDRESS_AXI1_1">
+            <field Type="RW" name="CFG_AXI_START_ADDRESS_AXI1_1" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00012C20" description="IP Blk = AXI_IF Access=RW " name="CFG_AXI_START_ADDRESS_AXI2_0">
+            <field Type="RW" name="CFG_AXI_START_ADDRESS_AXI2_0" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00012C24" description="IP Blk = AXI_IF Access=RW " name="CFG_AXI_START_ADDRESS_AXI2_1">
+            <field Type="RW" name="CFG_AXI_START_ADDRESS_AXI2_1" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00012F18" description="IP Blk = AXI_IF Access=RW " name="CFG_AXI_END_ADDRESS_AXI1_0">
+            <field Type="RW" name="CFG_AXI_END_ADDRESS_AXI1_0" offset="0" width="32">0xFFFFFFFF</field>
+          </register>
+          <register address="0x00012F1C" description="IP Blk = AXI_IF Access=RW " name="CFG_AXI_END_ADDRESS_AXI1_1">
+            <field Type="RW" name="CFG_AXI_END_ADDRESS_AXI1_1" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00012F20" description="IP Blk = AXI_IF Access=RW " name="CFG_AXI_END_ADDRESS_AXI2_0">
+            <field Type="RW" name="CFG_AXI_END_ADDRESS_AXI2_0" offset="0" width="32">0xFFFFFFFF</field>
+          </register>
+          <register address="0x00012F24" description="IP Blk = AXI_IF Access=RW " name="CFG_AXI_END_ADDRESS_AXI2_1">
+            <field Type="RW" name="CFG_AXI_END_ADDRESS_AXI2_1" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00013218" description="IP Blk = AXI_IF Access=RW " name="CFG_MEM_START_ADDRESS_AXI1_0">
+            <field Type="RW" name="CFG_MEM_START_ADDRESS_AXI1_0" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0001321C" description="IP Blk = AXI_IF Access=RW " name="CFG_MEM_START_ADDRESS_AXI1_1">
+            <field Type="RW" name="CFG_MEM_START_ADDRESS_AXI1_1" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00013220" description="IP Blk = AXI_IF Access=RW " name="CFG_MEM_START_ADDRESS_AXI2_0">
+            <field Type="RW" name="CFG_MEM_START_ADDRESS_AXI2_0" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00013224" description="IP Blk = AXI_IF Access=RW " name="CFG_MEM_START_ADDRESS_AXI2_1">
+            <field Type="RW" name="CFG_MEM_START_ADDRESS_AXI2_1" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00013514" description="IP Blk = AXI_IF Access=RW " name="CFG_ENABLE_BUS_HOLD_AXI1">
+            <field Type="RW" name="CFG_ENABLE_BUS_HOLD_AXI1" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00013518" description="IP Blk = AXI_IF Access=RW " name="CFG_ENABLE_BUS_HOLD_AXI2">
+            <field Type="RW" name="CFG_ENABLE_BUS_HOLD_AXI2" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x00013690" description="IP Blk = AXI_IF Access=RW " name="CFG_AXI_AUTO_PCH">
+            <field Type="RW" name="CFG_AXI_AUTO_PCH" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0003C000" description="IP Blk = csr_custom Access=RW " name="PHY_RESET_CONTROL">
+            <field Type="RW" name="PHY_RESET_CONTROL" offset="0" width="32">0x8001</field>
+          </register>
+          <register address="0x0003C004" description="IP Blk = csr_custom Access=RW " name="PHY_PC_RANK">
+            <field Type="RW" name="PHY_PC_RANK" offset="0" width="32">0x1</field>
+          </register>
+          <register address="0x0003C008" description="IP Blk = csr_custom Access=RW " name="PHY_RANKS_TO_TRAIN">
+            <field Type="RW" name="PHY_RANKS_TO_TRAIN" offset="0" width="32">0x1</field>
+          </register>
+          <register address="0x0003C00C" description="IP Blk = csr_custom Access=RW " name="PHY_WRITE_REQUEST">
+            <field Type="RW" name="PHY_WRITE_REQUEST" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0003C014" description="IP Blk = csr_custom Access=RW " name="PHY_READ_REQUEST">
+            <field Type="RW" name="PHY_READ_REQUEST" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0003C01C" description="IP Blk = csr_custom Access=RW " name="PHY_WRITE_LEVEL_DELAY">
+            <field Type="RW" name="PHY_WRITE_LEVEL_DELAY" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0003C020" description="IP Blk = csr_custom Access=RW " name="PHY_GATE_TRAIN_DELAY">
+            <field Type="RW" name="PHY_GATE_TRAIN_DELAY" offset="0" width="32">0x2F</field>
+          </register>
+          <register address="0x0003C024" description="IP Blk = csr_custom Access=RW " name="PHY_EYE_TRAIN_DELAY">
+            <field Type="RW" name="PHY_EYE_TRAIN_DELAY" offset="0" width="32">0x3F</field>
+          </register>
+          <register address="0x0003C028" description="IP Blk = csr_custom Access=RW " name="PHY_EYE_PAT">
+            <field Type="RW" name="PHY_EYE_PAT" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0003C02C" description="IP Blk = csr_custom Access=RW " name="PHY_START_RECAL">
+            <field Type="RW" name="PHY_START_RECAL" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0003C030" description="IP Blk = csr_custom Access=RW " name="PHY_CLR_DFI_LVL_PERIODIC">
+            <field Type="RW" name="PHY_CLR_DFI_LVL_PERIODIC" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0003C034" description="IP Blk = csr_custom Access=RW " name="PHY_TRAIN_STEP_ENABLE">
+            <field Type="RW" name="PHY_TRAIN_STEP_ENABLE" offset="0" width="32">0x18</field>
+          </register>
+          <register address="0x0003C038" description="IP Blk = csr_custom Access=RW " name="PHY_LPDDR_DQ_CAL_PAT">
+            <field Type="RW" name="PHY_LPDDR_DQ_CAL_PAT" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0003C03C" description="IP Blk = csr_custom Access=RW " name="PHY_INDPNDT_TRAINING">
+            <field Type="RW" name="PHY_INDPNDT_TRAINING" offset="0" width="32">0x1</field>
+          </register>
+          <register address="0x0003C040" description="IP Blk = csr_custom Access=RW " name="PHY_ENCODED_QUAD_CS">
+            <field Type="RW" name="PHY_ENCODED_QUAD_CS" offset="0" width="32">0x00000000</field>
+          </register>
+          <register address="0x0003C044" description="IP Blk = csr_custom Access=RW " name="PHY_HALF_CLK_DLY_ENABLE">
+            <field Type="RW" name="PHY_HALF_CLK_DLY_ENABLE" offset="0" width="32">0x00000000</field>
+          </register>
+        </registers>
+      </ddrc>
+    </mss_ddr>
+    <mss_clocks>
+      <clocks>
+        <registers>
+          <register address="0" description="This version incrments when change to format of this file" name="MSS_CLKS_VERSION">
+            <field Type="RW" name="VERSION" offset="0" width="32">0x1</field>
+          </register>
+          <register address="4" description="Ref Clock rate in Hz" name="MSS_EXT_SGMII_REF_CLK">
+            <field Type="RW" name="MSS_EXT_SGMII_REF_CLK" offset="0" width="32">125000000</field>
+          </register>
+          <register address="8" description="CPU Clock rate in Hz" name="MSS_COREPLEX_CPU_CLK">
+            <field Type="RW" name="MSS_COREPLEX_CPU_CLK" offset="0" width="32">600000000</field>
+          </register>
+          <register address="12" description="System Clock rate in Hz static power." name="MSS_SYSTEM_CLK">
+            <field Type="RW" name="MSS_SYSTEM_CLK" offset="0" width="32">600000000</field>
+          </register>
+          <register address="16" description="RTC toggle Clock rate in Hz static power." name="MSS_RTC_TOGGLE_CLK">
+            <field Type="RW" name="MSS_RTC_TOGGLE_CLK" offset="0" width="32">1000000</field>
+          </register>
+          <register address="20" description="AXI Clock rate in Hz static power." name="MSS_AXI_CLK">
+            <field Type="RW" name="MSS_AXI_CLK" offset="0" width="32">300000000</field>
+          </register>
+          <register address="24" description="AXI Clock rate in Hz static power." name="MSS_APB_AHB_CLK">
+            <field Type="RW" name="MSS_APB_AHB_CLK" offset="0" width="32">150000000</field>
+          </register>
+          <register address="28" description="DDR clock rate in Hz (clk rate x 2)" name="DDR_CLK">
+            <field Type="RW" name="DDR_CLK" offset="0" width="32">1600000000</field>
+          </register>
+        </registers>
+      </clocks>
+      <mss_sys>
+        <registers>
+          <register address="0x00000000" description="This version incrments when change to format of this file" name="SYSREG_CLKS_VERSION">
+            <field Type="RW" name="VERSION" offset="0" width="32">0x1</field>
+          </register>
+          <register address="0x00000004" description="Master clock config  (00=/1 01=/2 10=/4 11=/8 )" name="CLOCK_CONFIG_CR">
+            <field Type="RW" name="DIVIDER_CPU" offset="0" width="2">0x0</field>
+            <field Type="RW" name="DIVIDER_AXI" offset="2" width="2">0x1</field>
+            <field Type="RW" name="DIVIDER_APB_AHB" offset="4" width="2">0x2</field>
+            <field Type="RW" name="RESERVED" offset="6" width="2">0x0</field>
+            <field Type="RW" name="ENABLE_1MHZ" offset="8" width="1">0x0</field>
+            <field Type="RW" name="RESERVED1" offset="9" width="7">0x0</field>
+            <field Type="RW" name="MMC_CLOCK_FABRIC" offset="16" width="1">0x0</field>
+            <field Type="RW" name="CAN_CLOCK_FABRIC" offset="17" width="1">0x0</field>
+            <field Type="RW" name="RESERVED2" offset="18" width="14">0x0</field>
+          </register>
+          <register address="0x00000008" description="RTC clock divider" name="RTC_CLOCK_CR">
+            <field Type="RW" name="PERIOD" offset="0" width="12">0x7D</field>
+          </register>
+          <register address="0x0000000C" description="ENVM AHB Controller setup - - Clock period = (Value+1) * (1000/AHBFREQMHZ) e.g. 7 will generate a 40ns period 25MHz clock if the AHB clock is 200MHz" name="ENVM_CR">
+            <field Type="RW" name="CLOCK_PERIOD" offset="0" width="6">0x5</field>
+            <field Type="RW" name="CLOCK_CONTINUOUS" offset="8" width="1">0x0</field>
+            <field Type="RW" name="CLOCK_SUPPRESS" offset="9" width="1">0x0</field>
+            <field Type="RW" name="READAHEAD" offset="16" width="1">0x1</field>
+            <field Type="RW" name="SLOWREAD" offset="17" width="1">0x0</field>
+            <field Type="RW" name="INTERRUPT_ENABLE" offset="18" width="1">0x1</field>
+            <field Type="RW" name="TIMER" offset="24" width="8">0x40</field>
+          </register>
+        </registers>
+      </mss_sys>
+      <mss_pll>
+        <registers>
+          <register address="0x00000004" description="PLL control register" name="PLL_CTRL">
+            <field Type="RW" name="REG_POWERDOWN_B" offset="0" width="1">0x1</field>
+            <field Type="RW" name="REG_RFDIV_EN" offset="1" width="1">0x1</field>
+            <field Type="RW" name="REG_DIVQ0_EN" offset="2" width="1">0x1</field>
+            <field Type="RW" name="REG_DIVQ1_EN" offset="3" width="1">0x0</field>
+            <field Type="RW" name="REG_DIVQ2_EN" offset="4" width="1">0x1</field>
+            <field Type="RW" name="REG_DIVQ3_EN" offset="5" width="1">0x0</field>
+            <field Type="RW" name="REG_RFCLK_SEL" offset="6" width="1">0x0</field>
+            <field Type="RW" name="RESETONLOCK" offset="7" width="1">0x0</field>
+            <field Type="RW" name="BYPCK_SEL" offset="8" width="4">0x0</field>
+            <field Type="RW" name="REG_BYPASS_GO_B" offset="12" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVE10" offset="13" width="3">0x0</field>
+            <field Type="RW" name="REG_BYPASSPRE" offset="16" width="4">0x0</field>
+            <field Type="RW" name="REG_BYPASSPOST" offset="20" width="4">0x0</field>
+            <field Type="RW" name="LP_REQUIRES_LOCK" offset="24" width="1">0x1</field>
+            <field Type="RO" name="LOCK" offset="25" width="1">0x0</field>
+            <field Type="RW" name="LOCK_INT_EN" offset="26" width="1">0x0</field>
+            <field Type="RW" name="UNLOCK_INT_EN" offset="27" width="1">0x0</field>
+            <field Type="SW1C" name="LOCK_INT" offset="28" width="1">0x0</field>
+            <field Type="SW1C" name="UNLOCK_INT" offset="29" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVE11" offset="30" width="1">0x0</field>
+            <field Type="RO" name="LOCK_B" offset="31" width="1">0x0</field>
+          </register>
+          <register address="0x00000008" description="PLL reference and feedback registers" name="PLL_REF_FB">
+            <field Type="RW" name="FSE_B" offset="0" width="1">0x0</field>
+            <field Type="RW" name="FBCK_SEL" offset="1" width="2">0x0</field>
+            <field Type="RW" name="FOUTFB_SELMUX_EN" offset="3" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVE12" offset="4" width="4">0x0</field>
+            <field Type="RW" name="RFDIV" offset="8" width="6">0x5</field>
+            <field Type="RSVD" name="RESERVE13" offset="14" width="2">0x0</field>
+            <field Type="RSVD" name="RESERVE14" offset="16" width="12">0x0</field>
+            <field Type="RSVD" name="RESERVE15" offset="28" width="4">0x0</field>
+          </register>
+          <register address="0x0000000C" description="PLL fractional register" name="PLL_FRACN">
+            <field Type="RW" name="FRACN_EN" offset="0" width="1">0x0</field>
+            <field Type="RW" name="FRACN_DAC_EN" offset="1" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVE16" offset="2" width="6">0x0</field>
+            <field Type="RSVD" name="RESERVE17" offset="8" width="24">0x0</field>
+          </register>
+          <register address="0x00000010" description="PLL 0/1 division registers" name="PLL_DIV_0_1">
+            <field Type="RO" name="VCO0PH_SEL" offset="0" width="3">0x0</field>
+            <field Type="RW" name="DIV0_START" offset="3" width="3">0x0</field>
+            <field Type="RSVD" name="RESERVE18" offset="6" width="2">0x0</field>
+            <field Type="RW" name="POST0DIV" offset="8" width="7">0x1</field>
+            <field Type="RSVD" name="RESERVE19" offset="15" width="1">0x0</field>
+            <field Type="RO" name="VCO1PH_SEL" offset="16" width="3">0x0</field>
+            <field Type="RW" name="DIV1_START" offset="19" width="3">0x0</field>
+            <field Type="RSVD" name="RESERVE20" offset="22" width="2">0x0</field>
+            <field Type="RW" name="POST1DIV" offset="24" width="7">0x1</field>
+            <field Type="RSVD" name="RESERVE21" offset="31" width="1">0x0</field>
+          </register>
+          <register address="0x00000014" description="PLL 2/3 division registers" name="PLL_DIV_2_3">
+            <field Type="RO" name="VCO2PH_SEL" offset="0" width="3">0x0</field>
+            <field Type="RW" name="DIV2_START" offset="3" width="3">0x0</field>
+            <field Type="RSVD" name="RESERVE22" offset="6" width="2">0x0</field>
+            <field Type="RW" name="POST2DIV" offset="8" width="7">0x3</field>
+            <field Type="RSVD" name="RESERVE23" offset="15" width="1">0x0</field>
+            <field Type="RO" name="VCO3PH_SEL" offset="16" width="3">0x0</field>
+            <field Type="RW" name="DIV3_START" offset="19" width="3">0x0</field>
+            <field Type="RSVD" name="RESERVE24" offset="22" width="2">0x0</field>
+            <field Type="RW" name="POST3DIV" offset="24" width="7">0x1</field>
+            <field Type="RW" name="CKPOST3_SEL" offset="31" width="1">0x0</field>
+          </register>
+          <register address="0x00000018" description="PLL control register" name="PLL_CTRL2">
+            <field Type="RW" name="BWI" offset="0" width="2">0x0</field>
+            <field Type="RW" name="BWP" offset="2" width="2">0x0</field>
+            <field Type="RW" name="IREF_EN" offset="4" width="1">0x0</field>
+            <field Type="RW" name="IREF_TOGGLE" offset="5" width="1">0x1</field>
+            <field Type="RSVD" name="RESERVE25" offset="6" width="3">0x0</field>
+            <field Type="RW" name="LOCKCNT" offset="9" width="4">0x8</field>
+            <field Type="RSVD" name="RESERVE26" offset="13" width="4">0x0</field>
+            <field Type="RW" name="ATEST_EN" offset="17" width="1">0x0</field>
+            <field Type="RW" name="ATEST_SEL" offset="18" width="3">0x0</field>
+            <field Type="RSVD" name="RESERVE27" offset="21" width="11">0x0</field>
+          </register>
+          <register address="0x0000001C" description="PLL calibration register" name="PLL_CAL">
+            <field Type="RW" name="DSKEWCALCNT" offset="0" width="3">0x6</field>
+            <field Type="RW" name="DSKEWCAL_EN" offset="3" width="1">0x0</field>
+            <field Type="RW" name="DSKEWCALBYP" offset="4" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVE28" offset="5" width="3">0x0</field>
+            <field Type="RW" name="DSKEWCALIN" offset="8" width="7">0xd</field>
+            <field Type="RSVD" name="RESERVE29" offset="15" width="1">0x0</field>
+            <field Type="RO" name="DSKEWCALOUT" offset="16" width="7">0x0</field>
+            <field Type="RSVD" name="RESERVE30" offset="23" width="9">0x0</field>
+          </register>
+          <register address="0x00000020" description="PLL phase registers" name="PLL_PHADJ">
+            <field Type="RW" name="PLL_REG_SYNCREFDIV_EN" offset="0" width="1">0x1</field>
+            <field Type="RW" name="PLL_REG_ENABLE_SYNCREFDIV" offset="1" width="1">0x1</field>
+            <field Type="RW" name="REG_OUT0_PHSINIT" offset="2" width="3">0x0</field>
+            <field Type="RW" name="REG_OUT1_PHSINIT" offset="5" width="3">0x0</field>
+            <field Type="RW" name="REG_OUT2_PHSINIT" offset="8" width="3">0x0</field>
+            <field Type="RW" name="REG_OUT3_PHSINIT" offset="11" width="3">0x8</field>
+            <field Type="RW" name="REG_LOADPHS_B" offset="14" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVE31" offset="15" width="17">0x0</field>
+          </register>
+          <register address="0x00000024" description="SSCG registers 0" name="SSCG_REG_0">
+            <field Type="RW" name="DIVVAL" offset="0" width="6">0x0</field>
+            <field Type="RW" name="FRACIN" offset="6" width="24">0x0</field>
+            <field Type="RSVD" name="RESERVE00" offset="30" width="2">0x0</field>
+          </register>
+          <register address="0x00000028" description="SSCG registers 1" name="SSCG_REG_1">
+            <field Type="RW" name="DOWNSPREAD" offset="0" width="1">0x0</field>
+            <field Type="RW" name="SSMD" offset="1" width="5">0x0</field>
+            <field Type="RO" name="FRACMOD" offset="6" width="24">0x0</field>
+            <field Type="RSVD" name="RESERVE01" offset="30" width="2">0x0</field>
+          </register>
+          <register address="0x0000002C" description="SSCG registers 2" name="SSCG_REG_2">
+            <field Type="RW" name="INTIN" offset="0" width="12">0x60</field>
+            <field Type="RO" name="INTMOD" offset="12" width="12">0x0</field>
+            <field Type="RSVD" name="RESERVE02" offset="24" width="8">0x0</field>
+          </register>
+          <register address="0x00000030" description="SSCG registers 3" name="SSCG_REG_3">
+            <field Type="RW" name="SSE_B" offset="0" width="1">0x1</field>
+            <field Type="RW" name="SEL_EXTWAVE" offset="1" width="2">0x0</field>
+            <field Type="RW" name="EXT_MAXADDR" offset="3" width="8">0x0</field>
+            <field Type="RO" name="TBLADDR" offset="11" width="8">0x0</field>
+            <field Type="RW" name="RANDOM_FILTER" offset="19" width="1">0x0</field>
+            <field Type="RW" name="RANDOM_SEL" offset="20" width="2">0x0</field>
+            <field Type="RSVD" name="RESERVE03" offset="22" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVE04" offset="23" width="9">0x0</field>
+          </register>
+        </registers>
+      </mss_pll>
+      <sgmii_pll>
+        <registers>
+          <register address="0x00000000" description="This is a compulsory register for all SCB slaves and must be at the same offset in all slaves to facilitate global soft reset of all SCB registers with a single broadcast write from the SCB master." name="SOFT_RESET">
+            <field Type="RST" name="NV_MAP" offset="0" width="1">0x0</field>
+            <field Type="RST" name="V_MAP" offset="1" width="1">0x0</field>
+            <field Type="RST" name="PERIPH" offset="8" width="1">0x0</field>
+            <field Type="ID" name="BLOCKID" offset="16" width="16">0x0</field>
+          </register>
+          <register address="0x00000004" description="PLL control register" name="PLL_CTRL">
+            <field Type="RW" name="REG_POWERDOWN_B" offset="0" width="1">0x1</field>
+            <field Type="RW" name="REG_RFDIV_EN" offset="1" width="1">0x1</field>
+            <field Type="RW" name="REG_DIVQ0_EN" offset="2" width="1">0x1</field>
+            <field Type="RW" name="REG_DIVQ1_EN" offset="3" width="1">0x1</field>
+            <field Type="RW" name="REG_DIVQ2_EN" offset="4" width="1">0x1</field>
+            <field Type="RW" name="REG_DIVQ3_EN" offset="5" width="1">0x1</field>
+            <field Type="RW" name="REG_RFCLK_SEL" offset="6" width="1">0x0</field>
+            <field Type="RW" name="RESETONLOCK" offset="7" width="1">0x0</field>
+            <field Type="RW" name="BYPCK_SEL" offset="8" width="4">0x0</field>
+            <field Type="RW" name="REG_BYPASS_GO_B" offset="12" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVE10" offset="13" width="3">0x0</field>
+            <field Type="RW" name="REG_BYPASSPRE" offset="16" width="4">0x0</field>
+            <field Type="RW" name="REG_BYPASSPOST" offset="20" width="4">0x0</field>
+            <field Type="RW" name="LP_REQUIRES_LOCK" offset="24" width="1">0x1</field>
+            <field Type="RO" name="LOCK" offset="25" width="1">0x0</field>
+            <field Type="RW" name="LOCK_INT_EN" offset="26" width="1">0x0</field>
+            <field Type="RW" name="UNLOCK_INT_EN" offset="27" width="1">0x0</field>
+            <field Type="SW1C" name="LOCK_INT" offset="28" width="1">0x0</field>
+            <field Type="SW1C" name="UNLOCK_INT" offset="29" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVE11" offset="30" width="1">0x0</field>
+            <field Type="RO" name="LOCK_B" offset="31" width="1">0x0</field>
+          </register>
+          <register address="0x00000008" description="PLL reference and feedback registers" name="PLL_REF_FB">
+            <field Type="RW" name="FSE_B" offset="0" width="1">0x0</field>
+            <field Type="RW" name="FBCK_SEL" offset="1" width="2">0x0</field>
+            <field Type="RW" name="FOUTFB_SELMUX_EN" offset="3" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVE12" offset="4" width="4">0x0</field>
+            <field Type="RW" name="RFDIV" offset="8" width="6">0x1</field>
+            <field Type="RSVD" name="RESERVE13" offset="14" width="2">0x0</field>
+            <field Type="RSVD" name="RESERVE14" offset="16" width="12">0x0</field>
+            <field Type="RSVD" name="RESERVE15" offset="28" width="4">0x0</field>
+          </register>
+          <register address="0x0000000C" description="PLL fractional register" name="PLL_FRACN">
+            <field Type="RW" name="FRACN_EN" offset="0" width="1">0x0</field>
+            <field Type="RW" name="FRACN_DAC_EN" offset="1" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVE16" offset="2" width="6">0x0</field>
+            <field Type="RSVD" name="RESERVE17" offset="8" width="24">0x0</field>
+          </register>
+          <register address="0x00000010" description="PLL 0/1 division registers" name="PLL_DIV_0_1">
+            <field Type="RO" name="VCO0PH_SEL" offset="0" width="3">0x0</field>
+            <field Type="RW" name="DIV0_START" offset="3" width="3">0x0</field>
+            <field Type="RSVD" name="RESERVE18" offset="6" width="2">0x0</field>
+            <field Type="RW" name="POST0DIV" offset="8" width="7">0x1</field>
+            <field Type="RSVD" name="RESERVE19" offset="15" width="1">0x0</field>
+            <field Type="RO" name="VCO1PH_SEL" offset="16" width="3">0x0</field>
+            <field Type="RW" name="DIV1_START" offset="19" width="3">0x0</field>
+            <field Type="RSVD" name="RESERVE20" offset="22" width="2">0x0</field>
+            <field Type="RW" name="POST1DIV" offset="24" width="7">0x1</field>
+            <field Type="RSVD" name="RESERVE21" offset="31" width="1">0x0</field>
+          </register>
+          <register address="0x00000014" description="PLL 2/3 division registers" name="PLL_DIV_2_3">
+            <field Type="RO" name="VCO2PH_SEL" offset="0" width="3">0x0</field>
+            <field Type="RW" name="DIV2_START" offset="3" width="3">0x0</field>
+            <field Type="RSVD" name="RESERVE22" offset="6" width="2">0x0</field>
+            <field Type="RW" name="POST2DIV" offset="8" width="7">0x1</field>
+            <field Type="RSVD" name="RESERVE23" offset="15" width="1">0x0</field>
+            <field Type="RO" name="VCO3PH_SEL" offset="16" width="3">0x0</field>
+            <field Type="RW" name="DIV3_START" offset="19" width="3">0x0</field>
+            <field Type="RSVD" name="RESERVE24" offset="22" width="2">0x0</field>
+            <field Type="RW" name="POST3DIV" offset="24" width="7">0x1</field>
+            <field Type="RW" name="CKPOST3_SEL" offset="31" width="1">0x0</field>
+          </register>
+          <register address="0x00000018" description="PLL control register" name="PLL_CTRL2">
+            <field Type="RW" name="BWI" offset="0" width="2">0x0</field>
+            <field Type="RW" name="BWP" offset="2" width="2">0x0</field>
+            <field Type="RW" name="IREF_EN" offset="4" width="1">0x0</field>
+            <field Type="RW" name="IREF_TOGGLE" offset="5" width="1">0x1</field>
+            <field Type="RSVD" name="RESERVE25" offset="6" width="3">0x0</field>
+            <field Type="RW" name="LOCKCNT" offset="9" width="4">0x8</field>
+            <field Type="RSVD" name="RESERVE26" offset="13" width="4">0x0</field>
+            <field Type="RW" name="ATEST_EN" offset="17" width="1">0x0</field>
+            <field Type="RW" name="ATEST_SEL" offset="18" width="3">0x0</field>
+            <field Type="RSVD" name="RESERVE27" offset="21" width="11">0x0</field>
+          </register>
+          <register address="0x0000001C" description="PLL calibration register" name="PLL_CAL">
+            <field Type="RW" name="DSKEWCALCNT" offset="0" width="3">0x6</field>
+            <field Type="RW" name="DSKEWCAL_EN" offset="3" width="1">0x0</field>
+            <field Type="RW" name="DSKEWCALBYP" offset="4" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVE28" offset="5" width="3">0x0</field>
+            <field Type="RW" name="DSKEWCALIN" offset="8" width="7">0xd</field>
+            <field Type="RSVD" name="RESERVE29" offset="15" width="1">0x0</field>
+            <field Type="RO" name="DSKEWCALOUT" offset="16" width="7">0x0</field>
+            <field Type="RSVD" name="RESERVE30" offset="23" width="9">0x0</field>
+          </register>
+          <register address="0x00000020" description="PLL phase registers" name="PLL_PHADJ">
+            <field Type="RW" name="PLL_REG_SYNCREFDIV_EN" offset="0" width="1">0x1</field>
+            <field Type="RW" name="PLL_REG_ENABLE_SYNCREFDIV" offset="1" width="1">0x1</field>
+            <field Type="RW" name="REG_OUT0_PHSINIT" offset="2" width="3">0x0</field>
+            <field Type="RW" name="REG_OUT1_PHSINIT" offset="5" width="3">0x2</field>
+            <field Type="RW" name="REG_OUT2_PHSINIT" offset="8" width="3">0x4</field>
+            <field Type="RW" name="REG_OUT3_PHSINIT" offset="11" width="3">0x6</field>
+            <field Type="RW" name="REG_LOADPHS_B" offset="14" width="1">0x1</field>
+            <field Type="RSVD" name="RESERVE31" offset="15" width="17">0x0</field>
+          </register>
+          <register address="0x00000024" description="SSCG registers 0" name="SSCG_REG_0">
+            <field Type="RW" name="DIVVAL" offset="0" width="6">0x0</field>
+            <field Type="RW" name="FRACIN" offset="6" width="24">0x0</field>
+            <field Type="RSVD" name="RESERVE00" offset="30" width="2">0x0</field>
+          </register>
+          <register address="0x00000028" description="SSCG registers 1" name="SSCG_REG_1">
+            <field Type="RW" name="DOWNSPREAD" offset="0" width="1">0x0</field>
+            <field Type="RW" name="SSMD" offset="1" width="5">0x0</field>
+            <field Type="RO" name="FRACMOD" offset="6" width="24">0x0</field>
+            <field Type="RSVD" name="RESERVE01" offset="30" width="2">0x0</field>
+          </register>
+          <register address="0x0000002C" description="SSCG registers 2" name="SSCG_REG_2">
+            <field Type="RW" name="INTIN" offset="0" width="12">0x14</field>
+            <field Type="RO" name="INTMOD" offset="12" width="12">0x0</field>
+            <field Type="RSVD" name="RESERVE02" offset="24" width="8">0x0</field>
+          </register>
+          <register address="0x00000030" description="SSCG registers 3" name="SSCG_REG_3">
+            <field Type="RW" name="SSE_B" offset="0" width="1">0x1</field>
+            <field Type="RW" name="SEL_EXTWAVE" offset="1" width="2">0x0</field>
+            <field Type="RW" name="EXT_MAXADDR" offset="3" width="8">0x0</field>
+            <field Type="RO" name="TBLADDR" offset="11" width="8">0x0</field>
+            <field Type="RW" name="RANDOM_FILTER" offset="19" width="1">0x0</field>
+            <field Type="RW" name="RANDOM_SEL" offset="20" width="2">0x0</field>
+            <field Type="RSVD" name="RESERVE03" offset="22" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVE04" offset="23" width="9">0x0</field>
+          </register>
+        </registers>
+      </sgmii_pll>
+      <ddr_pll>
+        <registers>
+          <register address="0x00000000" description="This is a compulsory register for all SCB slaves and must be at the same offset in all slaves to facilitate global soft reset of all SCB registers with a single broadcast write from the SCB master." name="SOFT_RESET">
+            <field Type="RST" name="NV_MAP" offset="0" width="1">DDR3</field>
+            <field Type="RST" name="V_MAP" offset="1" width="1">0x0</field>
+            <field Type="RST" name="PERIPH" offset="8" width="1">0x0</field>
+            <field Type="ID" name="BLOCKID" offset="16" width="16">0x0</field>
+          </register>
+          <register address="0x00000004" description="PLL control register" name="PLL_CTRL">
+            <field Type="RW" name="REG_POWERDOWN_B" offset="0" width="1">0x1</field>
+            <field Type="RW" name="REG_RFDIV_EN" offset="1" width="1">0x1</field>
+            <field Type="RW" name="REG_DIVQ0_EN" offset="2" width="1">0x1</field>
+            <field Type="RW" name="REG_DIVQ1_EN" offset="3" width="1">0x1</field>
+            <field Type="RW" name="REG_DIVQ2_EN" offset="4" width="1">0x1</field>
+            <field Type="RW" name="REG_DIVQ3_EN" offset="5" width="1">0x1</field>
+            <field Type="RW" name="REG_RFCLK_SEL" offset="6" width="1">0x0</field>
+            <field Type="RW" name="RESETONLOCK" offset="7" width="1">0x0</field>
+            <field Type="RW" name="BYPCK_SEL" offset="8" width="4">0x0</field>
+            <field Type="RW" name="REG_BYPASS_GO_B" offset="12" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVE10" offset="13" width="3">0x0</field>
+            <field Type="RW" name="REG_BYPASSPRE" offset="16" width="4">0x0</field>
+            <field Type="RW" name="REG_BYPASSPOST" offset="20" width="4">0x0</field>
+            <field Type="RW" name="LP_REQUIRES_LOCK" offset="24" width="1">0x1</field>
+            <field Type="RO" name="LOCK" offset="25" width="1">0x0</field>
+            <field Type="RW" name="LOCK_INT_EN" offset="26" width="1">0x0</field>
+            <field Type="RW" name="UNLOCK_INT_EN" offset="27" width="1">0x0</field>
+            <field Type="SW1C" name="LOCK_INT" offset="28" width="1">0x0</field>
+            <field Type="SW1C" name="UNLOCK_INT" offset="29" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVE11" offset="30" width="1">0x0</field>
+            <field Type="RO" name="LOCK_B" offset="31" width="1">0x0</field>
+          </register>
+          <register address="0x00000008" description="PLL reference and feedback registers" name="PLL_REF_FB">
+            <field Type="RW" name="FSE_B" offset="0" width="1">0x0</field>
+            <field Type="RW" name="FBCK_SEL" offset="1" width="2">0x0</field>
+            <field Type="RW" name="FOUTFB_SELMUX_EN" offset="3" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVE12" offset="4" width="4">0x0</field>
+            <field Type="RW" name="RFDIV" offset="8" width="6">0x5</field>
+            <field Type="RSVD" name="RESERVE13" offset="14" width="2">0x0</field>
+            <field Type="RSVD" name="RESERVE14" offset="16" width="12">0x0</field>
+            <field Type="RSVD" name="RESERVE15" offset="28" width="4">0x0</field>
+          </register>
+          <register address="0x0000000C" description="PLL fractional register" name="PLL_FRACN">
+            <field Type="RW" name="FRACN_EN" offset="0" width="1">0x0</field>
+            <field Type="RW" name="FRACN_DAC_EN" offset="1" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVE16" offset="2" width="6">0x0</field>
+            <field Type="RSVD" name="RESERVE17" offset="8" width="24">0x0</field>
+          </register>
+          <register address="0x00000010" description="PLL 0/1 division registers" name="PLL_DIV_0_1">
+            <field Type="RO" name="VCO0PH_SEL" offset="0" width="3">0x0</field>
+            <field Type="RW" name="DIV0_START" offset="3" width="3">0x0</field>
+            <field Type="RSVD" name="RESERVE18" offset="6" width="2">0x0</field>
+            <field Type="RW" name="POST0DIV" offset="8" width="7">0x1</field>
+            <field Type="RSVD" name="RESERVE19" offset="15" width="1">0x0</field>
+            <field Type="RO" name="VCO1PH_SEL" offset="16" width="3">0x0</field>
+            <field Type="RW" name="DIV1_START" offset="19" width="3">0x0</field>
+            <field Type="RSVD" name="RESERVE20" offset="22" width="2">0x0</field>
+            <field Type="RW" name="POST1DIV" offset="24" width="7">0x2</field>
+            <field Type="RSVD" name="RESERVE21" offset="31" width="1">0x0</field>
+          </register>
+          <register address="0x00000014" description="PLL 2/3 division registers" name="PLL_DIV_2_3">
+            <field Type="RO" name="VCO2PH_SEL" offset="0" width="3">0x0</field>
+            <field Type="RW" name="DIV2_START" offset="3" width="3">0x0</field>
+            <field Type="RSVD" name="RESERVE22" offset="6" width="2">0x0</field>
+            <field Type="RW" name="POST2DIV" offset="8" width="7">0x1</field>
+            <field Type="RSVD" name="RESERVE23" offset="15" width="1">0x0</field>
+            <field Type="RO" name="VCO3PH_SEL" offset="16" width="3">0x0</field>
+            <field Type="RW" name="DIV3_START" offset="19" width="3">0x0</field>
+            <field Type="RSVD" name="RESERVE24" offset="22" width="2">0x0</field>
+            <field Type="RW" name="POST3DIV" offset="24" width="7">0x1</field>
+            <field Type="RW" name="CKPOST3_SEL" offset="31" width="1">0x0</field>
+          </register>
+          <register address="0x00000018" description="PLL control register" name="PLL_CTRL2">
+            <field Type="RW" name="BWI" offset="0" width="2">0x0</field>
+            <field Type="RW" name="BWP" offset="2" width="2">0x0</field>
+            <field Type="RW" name="IREF_EN" offset="4" width="1">0x0</field>
+            <field Type="RW" name="IREF_TOGGLE" offset="5" width="1">0x1</field>
+            <field Type="RSVD" name="RESERVE25" offset="6" width="3">0x0</field>
+            <field Type="RW" name="LOCKCNT" offset="9" width="4">0x8</field>
+            <field Type="RSVD" name="RESERVE26" offset="13" width="4">0x0</field>
+            <field Type="RW" name="ATEST_EN" offset="17" width="1">0x0</field>
+            <field Type="RW" name="ATEST_SEL" offset="18" width="3">0x0</field>
+            <field Type="RSVD" name="RESERVE27" offset="21" width="11">0x0</field>
+          </register>
+          <register address="0x0000001C" description="PLL calibration register" name="PLL_CAL">
+            <field Type="RW" name="DSKEWCALCNT" offset="0" width="3">0x6</field>
+            <field Type="RW" name="DSKEWCAL_EN" offset="3" width="1">0x0</field>
+            <field Type="RW" name="DSKEWCALBYP" offset="4" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVE28" offset="5" width="3">0x0</field>
+            <field Type="RW" name="DSKEWCALIN" offset="8" width="7">0xd</field>
+            <field Type="RSVD" name="RESERVE29" offset="15" width="1">0x0</field>
+            <field Type="RO" name="DSKEWCALOUT" offset="16" width="7">0x0</field>
+            <field Type="RSVD" name="RESERVE30" offset="23" width="9">0x0</field>
+          </register>
+          <register address="0x00000020" description="PLL phase registers" name="PLL_PHADJ">
+            <field Type="RW" name="PLL_REG_SYNCREFDIV_EN" offset="0" width="1">0x1</field>
+            <field Type="RW" name="PLL_REG_ENABLE_SYNCREFDIV" offset="1" width="1">0x1</field>
+            <field Type="RW" name="REG_OUT0_PHSINIT" offset="2" width="3">0x0</field>
+            <field Type="RW" name="REG_OUT1_PHSINIT" offset="5" width="3">0x0</field>
+            <field Type="RW" name="REG_OUT2_PHSINIT" offset="8" width="3">0x0</field>
+            <field Type="RW" name="REG_OUT3_PHSINIT" offset="11" width="3">0x2</field>
+            <field Type="RW" name="REG_LOADPHS_B" offset="14" width="1">0x1</field>
+            <field Type="RSVD" name="RESERVE31" offset="15" width="17">0x0</field>
+          </register>
+          <register address="0x00000024" description="SSCG registers 0" name="SSCG_REG_0">
+            <field Type="RW" name="DIVVAL" offset="0" width="6">0x0</field>
+            <field Type="RW" name="FRACIN" offset="6" width="24">0x0</field>
+            <field Type="RSVD" name="RESERVE00" offset="30" width="2">0x0</field>
+          </register>
+          <register address="0x00000028" description="SSCG registers 1" name="SSCG_REG_1">
+            <field Type="RW" name="DOWNSPREAD" offset="0" width="1">0x0</field>
+            <field Type="RW" name="SSMD" offset="1" width="5">0x0</field>
+            <field Type="RO" name="FRACMOD" offset="6" width="24">0x0</field>
+            <field Type="RSVD" name="RESERVE01" offset="30" width="2">0x0</field>
+          </register>
+          <register address="0x0000002C" description="SSCG registers 2" name="SSCG_REG_2">
+            <field Type="RW" name="INTIN" offset="0" width="12">0x80</field>
+            <field Type="RO" name="INTMOD" offset="12" width="12">0x0</field>
+            <field Type="RSVD" name="RESERVE02" offset="24" width="8">0x0</field>
+          </register>
+          <register address="0x00000030" description="SSCG registers 3" name="SSCG_REG_3">
+            <field Type="RW" name="SSE_B" offset="0" width="1">0x1</field>
+            <field Type="RW" name="SEL_EXTWAVE" offset="1" width="2">0x0</field>
+            <field Type="RW" name="EXT_MAXADDR" offset="3" width="8">0x0</field>
+            <field Type="RO" name="TBLADDR" offset="11" width="8">0x0</field>
+            <field Type="RW" name="RANDOM_FILTER" offset="19" width="1">0x0</field>
+            <field Type="RW" name="RANDOM_SEL" offset="20" width="2">0x0</field>
+            <field Type="RSVD" name="RESERVE03" offset="22" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVE04" offset="23" width="9">0x0</field>
+          </register>
+        </registers>
+      </ddr_pll>
+      <mss_cfm>
+        <registers>
+          <register address="0x00000004" description="Input mux  selections" name="BCLKMUX">
+            <field Type="RW" name="BCLK0_SEL" offset="0" width="5">0x8</field>
+            <field Type="RW" name="BCLK1_SEL" offset="5" width="5">0x10</field>
+            <field Type="RW" name="BCLK2_SEL" offset="10" width="5">0x0</field>
+            <field Type="RW" name="BCLK3_SEL" offset="15" width="5">0x0</field>
+            <field Type="RW" name="BCLK4_SEL" offset="20" width="5">0x0</field>
+            <field Type="RW" name="BCLK5_SEL" offset="25" width="5">0x0</field>
+            <field Type="RW" name="RESERVED" offset="30" width="2">0x0</field>
+          </register>
+          <register address="0x00000008" description="Input mux  selections" name="PLL_CKMUX">
+            <field Type="RW" name="CLK_IN_MAC_TSU_SEL" offset="0" width="2">0x1</field>
+            <field Type="RW" name="PLL0_RFCLK0_SEL" offset="2" width="2">0x1</field>
+            <field Type="RW" name="PLL0_RFCLK1_SEL" offset="4" width="2">0x1</field>
+            <field Type="RW" name="PLL1_RFCLK0_SEL" offset="6" width="2">0x1</field>
+            <field Type="RW" name="PLL1_RFCLK1_SEL" offset="8" width="2">0x1</field>
+            <field Type="RW" name="PLL1_FDR_SEL" offset="10" width="5">0x0</field>
+            <field Type="RW" name="RESERVED" offset="15" width="17">0x0</field>
+          </register>
+          <register address="0x0000000C" description="MSS Clock mux selections" name="MSSCLKMUX">
+            <field Type="RW" name="MSSCLK_MUX_SEL" offset="0" width="2">0x3</field>
+            <field Type="RW" name="MSSCLK_MUX_MD" offset="2" width="2">0x0</field>
+            <field Type="RW" name="CLK_STANDBY_SEL" offset="4" width="1">0x0</field>
+            <field Type="RW" name="RESERVED" offset="5" width="27">0x0</field>
+          </register>
+          <register address="0x00000010" description="spare logic " name="SPARE0">
+            <field Type="RW" name="SPARE0" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00000014" description="Frequency_meter_address_selections" name="FMETER_ADDR">
+            <field Type="RSVD" name="ADDR10" offset="0" width="2">0x0</field>
+            <field Type="RW" name="ADDR" offset="2" width="4">0x0</field>
+            <field Type="RSVD" name="RESERVE18" offset="6" width="26">0x0</field>
+          </register>
+          <register address="0x00000018" description="Frequency_meter_data_write" name="FMETER_DATAW">
+            <field Type="RW" name="DATA" offset="0" width="24">0x0</field>
+            <field Type="W1P" name="STROBE" offset="24" width="1">0x0</field>
+            <field Type="RSVD" name="RESERVE19" offset="25" width="7">0x0</field>
+          </register>
+          <register address="0x0000001C" description="Frequency_meter_data_read" name="FMETER_DATAR">
+            <field Type="RO" name="DATA" offset="0" width="24">0x0</field>
+            <field Type="RSVD" name="RESERVE20" offset="24" width="8">0x0</field>
+          </register>
+          <register address="0x0000001E" description="Imirror TRIM Bits" name="IMIRROR_TRIM">
+            <field Type="RW" name="BG_CODE" offset="0" width="3">0x0</field>
+            <field Type="RW" name="CC_CODE" offset="3" width="8">0x0</field>
+            <field Type="RSVD" name="RESERVE21" offset="11" width="21">0x0</field>
+          </register>
+          <register address="0x00000020" description="Test MUX Controls" name="TEST_CTRL">
+            <field Type="RW" name="OSC_ENABLE" offset="0" width="4">0x0</field>
+            <field Type="RW" name="ATEST_EN" offset="4" width="1">0x0</field>
+            <field Type="RW" name="ATEST_SEL" offset="5" width="5">0x0</field>
+            <field Type="RW" name="DTEST_EN" offset="10" width="1">0x0</field>
+            <field Type="RW" name="DTEST_SEL" offset="11" width="5">0x0</field>
+            <field Type="RSVD" name="RESERVE22" offset="16" width="16">0x0</field>
+          </register>
+        </registers>
+      </mss_cfm>
+      <sgmii_cfm>
+        <registers>
+          <register address="0x00000004" description="Input mux  selections" name="REFCLKMUX">
+            <field Type="RW" name="PLL0_RFCLK0_SEL" offset="0" width="2">0x1</field>
+            <field Type="RW" name="PLL0_RFCLK1_SEL" offset="2" width="2">0x1</field>
+            <field Type="RW" name="RESERVED" offset="4" width="28">0x0</field>
+          </register>
+          <register address="0x00000008" description="sgmii clk mux" name="SGMII_CLKMUX">
+            <field Type="RW" name="SGMII_CLKMUX" offset="0" width="32">0x5</field>
+          </register>
+          <register address="0x0000000C" description="spare logic" name="SPARE0">
+            <field Type="RW" name="RESERVED" offset="0" width="32">0x0</field>
+          </register>
+          <register address="0x00000010" description="Clock_Receiver " name="CLK_XCVR">
+            <field Type="RW" name="EN_UDRIVE_P" offset="0" width="1">0x0</field>
+            <field Type="RW" name="EN_INS_HYST_P" offset="1" width="1">0x0</field>
+            <field Type="RW" name="EN_TERM_P" offset="2" width="2">0x0</field>
+            <field Type="RW" name="EN_RXMODE_P" offset="4" width="2">0x3</field>
+            <field Type="RW" name="EN_UDRIVE_N" offset="6" width="1">0x0</field>
+            <field Type="RW" name="EN_INS_HYST_N" offset="7" width="1">0x0</field>
+            <field Type="RW" name="EN_TERM_N" offset="8" width="2">0x0</field>
+            <field Type="RW" name="EN_RXMODE_N" offset="10" width="2">0x3</field>
+            <field Type="RW" name="CLKBUF_EN_PULLUP" offset="12" width="1">0x0</field>
+            <field Type="RW" name="EN_RDIFF" offset="13" width="1">0x1</field>
+            <field Type="RW" name="RESERVED" offset="14" width="18">0x0</field>
+          </register>
+          <register address="0x00000014" description="Test MUX Controls" name="TEST_CTRL">
+            <field Type="RW" name="OSC_ENABLE" offset="0" width="4">0x0</field>
+            <field Type="RW" name="ATEST_EN" offset="4" width="1">0x0</field>
+            <field Type="RW" name="ATEST_SEL" offset="5" width="5">0x0</field>
+            <field Type="RW" name="DTEST_EN" offset="10" width="1">0x0</field>
+            <field Type="RW" name="DTEST_SEL" offset="11" width="5">0x0</field>
+            <field Type="RSVD" name="RESERVE22" offset="16" width="16">0x0</field>
+          </register>
+        </registers>
+      </sgmii_cfm>
+    </mss_clocks>
+    <mss_general>
+      <mss_peripherals>
+        <registers>
+          <register address="0x00000000" description="GPIO Blocks reset control- (soft_reset options  chossen in Libero confgurator)" name="GPIO_CR">
+            <field Type="RW" name="GPIO0_SOFT_RESET_SELECT" offset="0" width="2">0x3</field>
+            <field Type="RW" name="GPIO0_DEFAULT" offset="4" width="2">0x0</field>
+            <field Type="RW" name="GPIO1_SOFT_RESET_SELECT" offset="8" width="3">0x7</field>
+            <field Type="RW" name="GPIO1_DEFAULT" offset="12" width="3">0x0</field>
+            <field Type="RW" name="GPIO2_SOFT_RESET_SELECT" offset="16" width="4">0xF</field>
+            <field Type="RW" name="GPIO2_DEFAULT" offset="20" width="4">0x0</field>
+          </register>
+          <register address="0x00000000" description="Information on how Crypto setup on this MPFS " name="CRYPTO_CR_INFO">
+            <field Type="RO" name="MSS_MODE" offset="0" width="2">0x0</field>
+            <field Type="RO" name="RESERVED" offset="2" width="1">0x0</field>
+            <field Type="RO" name="STREAM_ENABLE" offset="3" width="1">0x0</field>
+            <field Type="RO" name="RESERVED1" offset="4" width="28">0x0</field>
+          </register>
+          <register address="0x00000000" description="MSS peripherals configured in this instance of MSS Configurator generated output. 1 implies it has been configured, 0 it has not been configured." name="CONFIGURED_PERIPHERALS">
+            <field Type="RW" name="EMMC" offset="0" width="1">0x1</field>
+            <field Type="RW" name="SD_SDIO" offset="1" width="1">0x0</field>
+            <field Type="RW" name="USB" offset="2" width="1">0x1</field>
+            <field Type="RW" name="MAC0" offset="3" width="1">0x1</field>
+            <field Type="RW" name="MAC1" offset="4" width="1">0x1</field>
+            <field Type="RW" name="QSPI" offset="5" width="1">0x0</field>
+            <field Type="RW" name="SPI0" offset="6" width="1">0x0</field>
+            <field Type="RW" name="SPI1" offset="7" width="1">0x0</field>
+            <field Type="RW" name="MMUART0" offset="8" width="1">0x1</field>
+            <field Type="RW" name="MMUART1" offset="9" width="1">0x0</field>
+            <field Type="RW" name="MMUART2" offset="10" width="1">0x0</field>
+            <field Type="RW" name="MMUART3" offset="11" width="1">0x0</field>
+            <field Type="RW" name="MMUART4" offset="12" width="1">0x0</field>
+            <field Type="RW" name="I2C0" offset="13" width="1">0x0</field>
+            <field Type="RW" name="I2C1" offset="14" width="1">0x0</field>
+            <field Type="RW" name="CAN0" offset="15" width="1">0x0</field>
+            <field Type="RW" name="CAN1" offset="16" width="1">0x0</field>
+            <field Type="RW" name="GPIO0" offset="17" width="1">0x1</field>
+            <field Type="RW" name="GPIO1" offset="18" width="1">0x1</field>
+            <field Type="RW" name="GPIO2" offset="19" width="1">0x0</field>
+          </register>
+        </registers>
+      </mss_peripherals>
+    </mss_general>
+  </mss>
diff -ruN A/boards/som1-soc/uart_device_list.c B/boards/som1-soc/uart_device_list.c
--- A/boards/som1-soc/uart_device_list.c	1969-12-31 16:00:00.000000000 -0800
+++ B/boards/som1-soc/uart_device_list.c	2023-12-13 01:55:54.636290603 -0800
@@ -0,0 +1,61 @@
+/*******************************************************************************
+ * Copyright 2019-2022 Microchip FPGA Embedded Systems Solutions.
+ *
+ * SPDX-License-Identifier: MIT
+ *
+ * Allow overrides (per board) of default UART ports
+ */
+
+#include "config.h"
+#include "hss_types.h"
+
+#include <assert.h>
+
+#include "hss_debug.h"
+
+#include "drivers/mss/mss_mmuart/mss_uart.h"
+#include <string.h>
+#include <stdint.h>
+
+#include "hss_boot_init.h"
+#include "uart_helper.h"
+
+extern mss_uart_instance_t * const pUartDeviceList[];
+
+void *HSS_UART_GetInstance(int hartid)
+{
+    mss_uart_instance_t *pUart;
+    const bool postBoot = HSS_BootInit_IsPostInit();
+
+    switch (hartid) {
+    default:
+        pUart = pUartDeviceList[0];
+        break;
+
+    case HSS_HART_E51:
+        if (postBoot) {
+            pUart = pUartDeviceList[CONFIG_UART_POST_BOOT];
+        } else {
+            pUart = pUartDeviceList[0];
+        }
+        break;
+
+    case HSS_HART_U54_1:
+        pUart = pUartDeviceList[1];
+        break;
+
+    case HSS_HART_U54_2:
+        pUart = pUartDeviceList[2];
+        break;
+
+    case HSS_HART_U54_3:
+        pUart = pUartDeviceList[3];
+        break;
+
+    case HSS_HART_U54_4:
+        pUart = pUartDeviceList[4];
+        break;
+    }
+
+    return pUart;
+}
