Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr  3 16:30:17 2025
| Host         : donaufeld running 64-bit major release  (build 9200)
| Command      : report_methodology -file GateKeeper_BD_wrapper_methodology_drc_routed.rpt -pb GateKeeper_BD_wrapper_methodology_drc_routed.pb -rpx GateKeeper_BD_wrapper_methodology_drc_routed.rpx
| Design       : GateKeeper_BD_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 71
+-----------+----------+---------------------------------------------------+------------+
| Rule      | Severity | Description                                       | Violations |
+-----------+----------+---------------------------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation                             | 52         |
| TIMING-18 | Warning  | Missing input or output delay                     | 14         |
| XDCC-2    | Warning  | Scoped Non-Timing constraint/property overwritten | 5          |
+-----------+----------+---------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.018 ns between GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[1]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.019 ns between GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[6]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.040 ns between GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[3]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.045 ns between GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[11]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.050 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width0_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[7]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.067 ns between GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[10]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.072 ns between GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[12]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.080 ns between GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[0]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.086 ns between GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[15]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.108 ns between GateKeeper_BD_i/control_parametros_0/inst/window1_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[14]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.112 ns between GateKeeper_BD_i/control_parametros_0/inst/window1_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[12]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.157 ns between GateKeeper_BD_i/control_parametros_0/inst/window1_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/FSM_sequential_state_reg[0]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.159 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width1_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[3]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.162 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width1_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[1]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width2_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[11]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.163 ns between GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[2]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.168 ns between GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[13]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.168 ns between GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[1]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.171 ns between GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[9]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.176 ns between GateKeeper_BD_i/control_parametros_0/inst/window1_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[13]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -1.181 ns between GateKeeper_BD_i/control_parametros_0/inst/window1_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[11]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -1.182 ns between GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[8]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -1.193 ns between GateKeeper_BD_i/control_parametros_0/inst/window1_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[15]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -1.197 ns between GateKeeper_BD_i/control_parametros_0/inst/window1_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[5]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -1.201 ns between GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[5]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[4]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -1.203 ns between GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[1]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -1.206 ns between GateKeeper_BD_i/control_parametros_0/inst/window1_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[4]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -1.207 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width1_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[10]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -1.210 ns between GateKeeper_BD_i/control_parametros_0/inst/window1_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[0]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -1.211 ns between GateKeeper_BD_i/control_parametros_0/inst/window1_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[2]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -1.212 ns between GateKeeper_BD_i/control_parametros_0/inst/window1_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[6]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -1.243 ns between GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[3]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -1.259 ns between GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[2]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -1.266 ns between GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[0]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -1.281 ns between GateKeeper_BD_i/control_parametros_0/inst/window1_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/FSM_sequential_state_reg[1]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -1.287 ns between GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[12]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -1.298 ns between GateKeeper_BD_i/control_parametros_0/inst/window1_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[7]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -1.302 ns between GateKeeper_BD_i/control_parametros_0/inst/window1_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[9]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -1.303 ns between GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[6]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -1.305 ns between GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/FSM_sequential_state_reg[0]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -1.310 ns between GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/FSM_sequential_state_reg[1]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -1.325 ns between GateKeeper_BD_i/control_parametros_0/inst/window0_reg[3]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/c_reg[14]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -1.358 ns between GateKeeper_BD_i/control_parametros_0/inst/pulseShaper_width0_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_0/inst/GateKeeper_reg/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -1.361 ns between GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/FSM_sequential_state_reg[0]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -1.418 ns between GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -1.422 ns between GateKeeper_BD_i/control_parametros_0/inst/window1_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/GateKeeper_reg/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -1.430 ns between GateKeeper_BD_i/control_parametros_0/inst/window1_reg[0]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_1/inst/c_reg[8]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -1.447 ns between GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[13]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -1.534 ns between GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[9]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -1.535 ns between GateKeeper_BD_i/control_parametros_0/inst/window2_reg[2]/C (clocked by clk_100MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/c_reg[14]/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -1.679 ns between GateKeeper_BD_i/GateKeeper_2/inst/c_reg[10]/C (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0) and GateKeeper_BD_i/GateKeeper_2/inst/GateKeeper_reg/D (clocked by clk_400MHz_GateKeeper_BD_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on JA10 relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[0] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[1] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[2] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[3] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on btns_5bits_tri_i[4] relative to the rising and/or falling clock edge(s) of clk_fpga_0.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on LED[0] relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on LED[1] relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on LED[2] relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on LED[3] relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on LED[4] relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on LED[5] relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on LED[6] relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on LED[7] relative to the rising and/or falling clock edge(s) of GCLK.
Related violations: <none>

XDCC-2#1 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on btns_5bits_tri_i[0] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/srcs/Zedboard-Master.xdc (Line: 367)
Previous Source: c:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/BD/GateKeeper_BD/ip/GateKeeper_BD_axi_gpio_0_0/GateKeeper_BD_axi_gpio_0_0_board.xdc (Line: 3)
Related violations: <none>

XDCC-2#2 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on btns_5bits_tri_i[1] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/srcs/Zedboard-Master.xdc (Line: 367)
Previous Source: c:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/BD/GateKeeper_BD/ip/GateKeeper_BD_axi_gpio_0_0/GateKeeper_BD_axi_gpio_0_0_board.xdc (Line: 5)
Related violations: <none>

XDCC-2#3 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on btns_5bits_tri_i[2] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/srcs/Zedboard-Master.xdc (Line: 367)
Previous Source: c:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/BD/GateKeeper_BD/ip/GateKeeper_BD_axi_gpio_0_0/GateKeeper_BD_axi_gpio_0_0_board.xdc (Line: 7)
Related violations: <none>

XDCC-2#4 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on btns_5bits_tri_i[3] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/srcs/Zedboard-Master.xdc (Line: 367)
Previous Source: c:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/BD/GateKeeper_BD/ip/GateKeeper_BD_axi_gpio_0_0/GateKeeper_BD_axi_gpio_0_0_board.xdc (Line: 9)
Related violations: <none>

XDCC-2#5 Warning
Scoped Non-Timing constraint/property overwritten  
A new XDC property IOSTANDARD on btns_5bits_tri_i[4] overrides a previous scoped property. It is not recommended to override a scoped (typically an IP) property and could result in unexpected behaviours.
New Source: C:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/srcs/Zedboard-Master.xdc (Line: 367)
Previous Source: c:/Users/danie/Documents/GitHub/GateKeeper/FPGA/GateKeeper/BD/GateKeeper_BD/ip/GateKeeper_BD_axi_gpio_0_0/GateKeeper_BD_axi_gpio_0_0_board.xdc (Line: 11)
Related violations: <none>


