# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do proj3_phi_equipe0_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/User/Documents/UFPA/6 Semestre/Projeto de Hardware e Interfaceamento/PHI_VHDL/projetos/proj3_phi_equipe0/testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:41 on Oct 29,2022
# vcom -reportprogress 300 -93 -work work C:/Users/User/Documents/UFPA/6 Semestre/Projeto de Hardware e Interfaceamento/PHI_VHDL/projetos/proj3_phi_equipe0/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity testbench
# -- Compiling architecture comportamento of testbench
# End time: 19:20:42 on Oct 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/User/Documents/UFPA/6 Semestre/Projeto de Hardware e Interfaceamento/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:42 on Oct 29,2022
# vcom -reportprogress 300 -93 -work work C:/Users/User/Documents/UFPA/6 Semestre/Projeto de Hardware e Interfaceamento/PHI_VHDL/projetos/proj3_phi_equipe0/maquina_de_vendas.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity maquina_de_vendas
# -- Compiling architecture comportamento of maquina_de_vendas
# End time: 19:20:42 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/User/Documents/UFPA/6 Semestre/Projeto de Hardware e Interfaceamento/PHI_VHDL/projetos/proj3_phi_equipe0/BO.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:42 on Oct 29,2022
# vcom -reportprogress 300 -93 -work work C:/Users/User/Documents/UFPA/6 Semestre/Projeto de Hardware e Interfaceamento/PHI_VHDL/projetos/proj3_phi_equipe0/BO.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity BO
# -- Compiling architecture comportamento of BO
# End time: 19:20:42 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/User/Documents/UFPA/6 Semestre/Projeto de Hardware e Interfaceamento/PHI_VHDL/projetos/proj3_phi_equipe0/BC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:20:42 on Oct 29,2022
# vcom -reportprogress 300 -93 -work work C:/Users/User/Documents/UFPA/6 Semestre/Projeto de Hardware e Interfaceamento/PHI_VHDL/projetos/proj3_phi_equipe0/BC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity BC
# -- Compiling architecture comportamento of BC
# End time: 19:20:42 on Oct 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.testbench
# vsim work.testbench 
# Start time: 19:20:48 on Oct 29,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench(comportamento)
# Loading work.maquina_de_vendas(comportamento)
# Loading work.bc(comportamento)
# Loading work.bo(comportamento)
add wave -position insertpoint  \
sim:/testbench/Clk \
sim:/testbench/M \
sim:/testbench/B1 \
sim:/testbench/B2 \
sim:/testbench/F1 \
sim:/testbench/F2 \
sim:/testbench/NT \
sim:/testbench/VT \
sim:/testbench/valor_moeda \
sim:/testbench/preco_r1 \
sim:/testbench/preco_r2 \
sim:/testbench/m_valores
add wave -position insertpoint  \
sim:/testbench/int_maquina_de_vendas/NT \
sim:/testbench/int_maquina_de_vendas/VT
add wave -position insertpoint  \
sim:/testbench/int_maquina_de_vendas/F1 \
sim:/testbench/int_maquina_de_vendas/F2
restart
restart
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/int_maquina_de_vendas/inst_BO
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/int_maquina_de_vendas/inst_BO
# WARNING: No extended dataflow license exists
# End time: 19:22:54 on Oct 29,2022, Elapsed time: 0:02:06
# Errors: 0, Warnings: 3
