-- Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
-- Date        : Mon Dec 20 16:53:43 2021
-- Host        : AW13R3 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               v:/srcs/sources/bd/zxnexys/zxnexys/ip/zxnexys_zxrtc_0_0/zxnexys_zxrtc_0_0_sim_netlist.vhdl
-- Design      : zxnexys_zxrtc_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_SRL_FIFO is
  port (
    Rc_Data_Exists : out STD_LOGIC;
    Rc_addr : out STD_LOGIC_VECTOR ( 0 to 3 );
    Rc_fifo_data : out STD_LOGIC_VECTOR ( 0 to 7 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Addr_Counters[3].FDRE_I_0\ : out STD_LOGIC;
    Bus2IIC_Reset : in STD_LOGIC;
    D_0 : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FIFO_RAM[0].SRL16E_I_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    Rc_fifo_rd : in STD_LOGIC;
    Rc_fifo_rd_d : in STD_LOGIC;
    Rc_fifo_wr_d : in STD_LOGIC;
    Rc_fifo_wr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_SRL_FIFO : entity is "SRL_FIFO";
end zxnexys_zxrtc_0_0_SRL_FIFO;

architecture STRUCTURE of zxnexys_zxrtc_0_0_SRL_FIFO is
  signal \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1__1_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal \^rc_data_exists\ : STD_LOGIC;
  signal \^rc_addr\ : STD_LOGIC_VECTOR ( 0 to 3 );
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Data_Exists_DFF_i_2__1\ : label is "soft_lutpair29";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[1].SRL16E_I ";
  attribute box_type of \FIFO_RAM[2].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[2].SRL16E_I ";
  attribute box_type of \FIFO_RAM[3].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[3].SRL16E_I ";
  attribute box_type of \FIFO_RAM[4].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[4].SRL16E_I ";
  attribute box_type of \FIFO_RAM[5].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[5].SRL16E_I ";
  attribute box_type of \FIFO_RAM[6].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[6].SRL16E_I ";
  attribute box_type of \FIFO_RAM[7].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I ";
  attribute SOFT_HLUTNM of \sr_i[2]_i_1\ : label is "soft_lutpair29";
begin
  Rc_Data_Exists <= \^rc_data_exists\;
  Rc_addr(0 to 3) <= \^rc_addr\(0 to 3);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_3,
      Q => \^rc_addr\(0),
      R => Bus2IIC_Reset
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \^rc_addr\(2),
      DI(1) => \^rc_addr\(1),
      DI(0) => \^rc_addr\(0),
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1__1_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_addr\(0),
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFF00000000"
    )
        port map (
      I0 => \^rc_addr\(3),
      I1 => \^rc_addr\(1),
      I2 => \^rc_addr\(2),
      I3 => \^rc_addr\(0),
      I4 => \Addr_Counters[0].MUXCY_L_I_0\,
      I5 => \Addr_Counters[0].MUXCY_L_I_1\,
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => Rc_fifo_wr_d,
      I1 => Rc_fifo_wr,
      I2 => \^rc_addr\(0),
      I3 => \^rc_addr\(2),
      I4 => \^rc_addr\(1),
      I5 => \^rc_addr\(3),
      O => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_2,
      Q => \^rc_addr\(1),
      R => Bus2IIC_Reset
    );
\Addr_Counters[1].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_addr\(1),
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_1,
      Q => \^rc_addr\(2),
      R => Bus2IIC_Reset
    );
\Addr_Counters[2].MUXCY_L_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_addr\(2),
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^rc_data_exists\,
      D => sum_A_0,
      Q => \^rc_addr\(3),
      R => Bus2IIC_Reset
    );
\Addr_Counters[3].XORCY_I_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A208"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__1_n_0\,
      I1 => Rc_fifo_rd,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_addr\(3),
      O => \Addr_Counters[3].XORCY_I_i_1__1_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D_0,
      Q => \^rc_data_exists\,
      R => Bus2IIC_Reset
    );
\Data_Exists_DFF_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^rc_addr\(3),
      I1 => \^rc_addr\(1),
      I2 => \^rc_addr\(2),
      I3 => \^rc_addr\(0),
      O => \Addr_Counters[3].FDRE_I_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(7),
      Q => Rc_fifo_data(0)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(6),
      Q => Rc_fifo_data(1)
    );
\FIFO_RAM[2].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(5),
      Q => Rc_fifo_data(2)
    );
\FIFO_RAM[3].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(4),
      Q => Rc_fifo_data(3)
    );
\FIFO_RAM[4].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(3),
      Q => Rc_fifo_data(4)
    );
\FIFO_RAM[5].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(2),
      Q => Rc_fifo_data(5)
    );
\FIFO_RAM[6].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(1),
      Q => Rc_fifo_data(6)
    );
\FIFO_RAM[7].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \^rc_addr\(0),
      A1 => \^rc_addr\(1),
      A2 => \^rc_addr\(2),
      A3 => \^rc_addr\(3),
      CE => CI,
      CLK => s_axi_aclk,
      D => \FIFO_RAM[0].SRL16E_I_0\(0),
      Q => Rc_fifo_data(7)
    );
\sr_i[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rc_data_exists\,
      O => D(1)
    );
\sr_i[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^rc_addr\(3),
      I1 => \^rc_addr\(1),
      I2 => \^rc_addr\(2),
      I3 => \^rc_addr\(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_SRL_FIFO_13 is
  port (
    Tx_data_exists_sgl : out STD_LOGIC;
    Tx_fifo_data_0 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].FDRE_I_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FIFO_RAM[0].SRL16E_I_0\ : out STD_LOGIC;
    rdCntrFrmTxFifo0 : out STD_LOGIC;
    Data_Exists_DFF_0 : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    \FIFO_RAM[7].SRL16E_I_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_rst : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    rdCntrFrmTxFifo : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    Tx_fifo_wr_d : in STD_LOGIC;
    Tx_fifo_wr : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 1 );
    earlyAckHdr : in STD_LOGIC;
    callingReadAccess : in STD_LOGIC;
    shift_reg_ld : in STD_LOGIC;
    scndry_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_SRL_FIFO_13 : entity is "SRL_FIFO";
end zxnexys_zxrtc_0_0_SRL_FIFO_13;

architecture STRUCTURE of zxnexys_zxrtc_0_0_SRL_FIFO_13 is
  signal \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1__0_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal D : STD_LOGIC;
  signal \^data_exists_dff_0\ : STD_LOGIC;
  signal \FIFO_GEN_DTR.dtre_i_i_2_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal Tx_addr_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^tx_data_exists_sgl\ : STD_LOGIC;
  signal \^tx_fifo_data_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.dtre_i_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.dtre_i_i_2\ : label is "soft_lutpair35";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[1].SRL16E_I ";
  attribute box_type of \FIFO_RAM[2].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[2].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[2].SRL16E_I ";
  attribute box_type of \FIFO_RAM[3].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[3].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[3].SRL16E_I ";
  attribute box_type of \FIFO_RAM[4].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[4].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[4].SRL16E_I ";
  attribute box_type of \FIFO_RAM[5].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[5].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[5].SRL16E_I ";
  attribute box_type of \FIFO_RAM[6].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[6].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[6].SRL16E_I ";
  attribute box_type of \FIFO_RAM[7].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[7].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_I/FIFO_RAM[7].SRL16E_I ";
  attribute SOFT_HLUTNM of \cr_i[5]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \sr_i[3]_i_1\ : label is "soft_lutpair35";
begin
  Data_Exists_DFF_0 <= \^data_exists_dff_0\;
  Tx_data_exists_sgl <= \^tx_data_exists_sgl\;
  Tx_fifo_data_0(7 downto 0) <= \^tx_fifo_data_0\(7 downto 0);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_3,
      Q => Tx_addr_0(3),
      R => Tx_fifo_rst
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => Tx_addr_0(1),
      DI(1) => Tx_addr_0(2),
      DI(0) => Tx_addr_0(3),
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1__0_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(3),
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[0].MUXCY_L_I_1\,
      I2 => Tx_addr_0(3),
      I3 => Tx_addr_0(2),
      I4 => Tx_addr_0(0),
      I5 => Tx_addr_0(1),
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => Tx_fifo_wr_d,
      I1 => Tx_fifo_wr,
      I2 => Tx_addr_0(1),
      I3 => Tx_addr_0(0),
      I4 => Tx_addr_0(2),
      I5 => Tx_addr_0(3),
      O => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_2,
      Q => Tx_addr_0(2),
      R => Tx_fifo_rst
    );
\Addr_Counters[1].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(2),
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_1,
      Q => Tx_addr_0(1),
      R => Tx_fifo_rst
    );
\Addr_Counters[2].MUXCY_L_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(1),
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^tx_data_exists_sgl\,
      D => sum_A_0,
      Q => Tx_addr_0(0),
      R => Tx_fifo_rst
    );
\Addr_Counters[3].XORCY_I_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3__0_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => Tx_addr_0(0),
      O => \Addr_Counters[3].XORCY_I_i_1__0_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D,
      Q => \^tx_data_exists_sgl\,
      R => Tx_fifo_rst
    );
\Data_Exists_DFF_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2F2020"
    )
        port map (
      I0 => Tx_fifo_wr,
      I1 => Tx_fifo_wr_d,
      I2 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I3 => \Addr_Counters[0].MUXCY_L_I_1\,
      I4 => \^tx_data_exists_sgl\,
      O => D
    );
\FIFO_GEN_DTR.IIC2Bus_IntrEvent[7]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Tx_addr_0(0),
      O => p_0_in
    );
\FIFO_GEN_DTR.dtre_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55D55555"
    )
        port map (
      I0 => \^tx_data_exists_sgl\,
      I1 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I2 => \^tx_fifo_data_0\(0),
      I3 => dynamic_MSMS(0),
      I4 => dynamic_MSMS(1),
      O => \^data_exists_dff_0\
    );
\FIFO_GEN_DTR.dtre_i_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Tx_addr_0(3),
      I1 => Tx_addr_0(2),
      I2 => Tx_addr_0(0),
      I3 => Tx_addr_0(1),
      O => \FIFO_GEN_DTR.dtre_i_i_2_n_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(7),
      Q => \^tx_fifo_data_0\(7)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(6),
      Q => \^tx_fifo_data_0\(6)
    );
\FIFO_RAM[2].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(5),
      Q => \^tx_fifo_data_0\(5)
    );
\FIFO_RAM[3].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(4),
      Q => \^tx_fifo_data_0\(4)
    );
\FIFO_RAM[4].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(3),
      Q => \^tx_fifo_data_0\(3)
    );
\FIFO_RAM[5].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(2),
      Q => \^tx_fifo_data_0\(2)
    );
\FIFO_RAM[6].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(1),
      Q => \^tx_fifo_data_0\(1)
    );
\FIFO_RAM[7].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => Tx_addr_0(3),
      A1 => Tx_addr_0(2),
      A2 => Tx_addr_0(1),
      A3 => Tx_addr_0(0),
      CE => CI,
      CLK => s_axi_aclk,
      D => s_axi_wdata(0),
      Q => \^tx_fifo_data_0\(0)
    );
\cr_i[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FFFFFF"
    )
        port map (
      I0 => dynamic_MSMS(0),
      I1 => \^tx_fifo_data_0\(0),
      I2 => \FIFO_GEN_DTR.dtre_i_i_2_n_0\,
      I3 => \^tx_data_exists_sgl\,
      I4 => dynamic_MSMS(1),
      O => \FIFO_RAM[0].SRL16E_I_0\
    );
\data_int[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^tx_fifo_data_0\(0),
      I1 => shift_reg_ld,
      I2 => scndry_out,
      O => \FIFO_RAM[7].SRL16E_I_0\(0)
    );
rdCntrFrmTxFifo_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^data_exists_dff_0\,
      I1 => earlyAckHdr,
      I2 => callingReadAccess,
      O => rdCntrFrmTxFifo0
    );
\sr_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => Tx_addr_0(3),
      I1 => Tx_addr_0(2),
      I2 => Tx_addr_0(0),
      I3 => Tx_addr_0(1),
      O => \Addr_Counters[0].FDRE_I_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ is
  port (
    Data_Exists_DFF_0 : out STD_LOGIC;
    dynamic_MSMS : out STD_LOGIC_VECTOR ( 0 to 1 );
    \FIFO_RAM[1].SRL16E_I_0\ : out STD_LOGIC;
    \Addr_Counters[1].FDRE_I_0\ : out STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    D : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    ctrlFifoDin : in STD_LOGIC_VECTOR ( 0 to 1 );
    rdCntrFrmTxFifo : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_0\ : in STD_LOGIC;
    \Addr_Counters[0].MUXCY_L_I_1\ : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ : entity is "SRL_FIFO";
end \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\;

architecture STRUCTURE of \zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\ is
  signal \Addr_Counters[0].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[0].MUXCY_L_I_i_3_n_0\ : STD_LOGIC;
  signal \Addr_Counters[1].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[2].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].FDRE_I_n_0\ : STD_LOGIC;
  signal \Addr_Counters[3].XORCY_I_i_1_n_0\ : STD_LOGIC;
  signal CI : STD_LOGIC;
  signal \^data_exists_dff_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal S0_out : STD_LOGIC;
  signal S1_out : STD_LOGIC;
  signal addr_cy_1 : STD_LOGIC;
  signal addr_cy_2 : STD_LOGIC;
  signal addr_cy_3 : STD_LOGIC;
  signal \^dynamic_msms\ : STD_LOGIC_VECTOR ( 0 to 1 );
  signal sum_A_0 : STD_LOGIC;
  signal sum_A_1 : STD_LOGIC;
  signal sum_A_2 : STD_LOGIC;
  signal sum_A_3 : STD_LOGIC;
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute box_type : string;
  attribute box_type of \Addr_Counters[0].FDRE_I\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "MLO";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "(MUXCY,XORCY)";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "LO:O";
  attribute box_type of \Addr_Counters[0].MUXCY_L_I_CARRY4\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Addr_Counters[0].MUXCY_L_I_i_3\ : label is "soft_lutpair33";
  attribute box_type of \Addr_Counters[1].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[2].FDRE_I\ : label is "PRIMITIVE";
  attribute box_type of \Addr_Counters[3].FDRE_I\ : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of Data_Exists_DFF : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of Data_Exists_DFF : label is "VCC:CE";
  attribute box_type of Data_Exists_DFF : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of Data_Exists_DFF_i_3 : label is "soft_lutpair33";
  attribute box_type of \FIFO_RAM[0].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM ";
  attribute srl_name : string;
  attribute srl_name of \FIFO_RAM[0].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[0].SRL16E_I ";
  attribute box_type of \FIFO_RAM[1].SRL16E_I\ : label is "PRIMITIVE";
  attribute srl_bus_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM ";
  attribute srl_name of \FIFO_RAM[1].SRL16E_I\ : label is "\inst/rtcc_i/axi_iic_0 /U0/\X_IIC/WRITE_FIFO_CTRL_I/FIFO_RAM[1].SRL16E_I ";
begin
  Data_Exists_DFF_0 <= \^data_exists_dff_0\;
  dynamic_MSMS(0 to 1) <= \^dynamic_msms\(0 to 1);
\Addr_Counters[0].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_3,
      Q => \Addr_Counters[0].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[0].MUXCY_L_I_CARRY4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_CO_UNCONNECTED\(3),
      CO(2) => addr_cy_1,
      CO(1) => addr_cy_2,
      CO(0) => addr_cy_3,
      CYINIT => CI,
      DI(3) => \NLW_Addr_Counters[0].MUXCY_L_I_CARRY4_DI_UNCONNECTED\(3),
      DI(2) => \Addr_Counters[2].FDRE_I_n_0\,
      DI(1) => \Addr_Counters[1].FDRE_I_n_0\,
      DI(0) => \Addr_Counters[0].FDRE_I_n_0\,
      O(3) => sum_A_0,
      O(2) => sum_A_1,
      O(1) => sum_A_2,
      O(0) => sum_A_3,
      S(3) => \Addr_Counters[3].XORCY_I_i_1_n_0\,
      S(2) => S0_out,
      S(1) => S1_out,
      S(0) => S
    );
\Addr_Counters[0].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[0].FDRE_I_n_0\,
      O => S
    );
\Addr_Counters[0].MUXCY_L_I_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[2].FDRE_I_n_0\,
      I2 => \Addr_Counters[1].FDRE_I_n_0\,
      I3 => \Addr_Counters[0].FDRE_I_n_0\,
      I4 => \Addr_Counters[3].FDRE_I_n_0\,
      I5 => \Addr_Counters[0].MUXCY_L_I_1\,
      O => CI
    );
\Addr_Counters[0].MUXCY_L_I_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_0\,
      I1 => \Addr_Counters[2].FDRE_I_n_0\,
      I2 => \Addr_Counters[0].FDRE_I_n_0\,
      I3 => \Addr_Counters[3].FDRE_I_n_0\,
      I4 => \Addr_Counters[1].FDRE_I_n_0\,
      O => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\
    );
\Addr_Counters[1].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_2,
      Q => \Addr_Counters[1].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[1].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[1].FDRE_I_n_0\,
      O => S1_out
    );
\Addr_Counters[2].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_1,
      Q => \Addr_Counters[2].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[2].MUXCY_L_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[2].FDRE_I_n_0\,
      O => S0_out
    );
\Addr_Counters[3].FDRE_I\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \^data_exists_dff_0\,
      D => sum_A_0,
      Q => \Addr_Counters[3].FDRE_I_n_0\,
      R => Tx_fifo_rst
    );
\Addr_Counters[3].XORCY_I_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20228A88"
    )
        port map (
      I0 => \Addr_Counters[0].MUXCY_L_I_i_3_n_0\,
      I1 => rdCntrFrmTxFifo,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      I4 => \Addr_Counters[3].FDRE_I_n_0\,
      O => \Addr_Counters[3].XORCY_I_i_1_n_0\
    );
Data_Exists_DFF: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => D,
      Q => \^data_exists_dff_0\,
      R => Tx_fifo_rst
    );
Data_Exists_DFF_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Addr_Counters[1].FDRE_I_n_0\,
      I1 => \Addr_Counters[3].FDRE_I_n_0\,
      I2 => \Addr_Counters[0].FDRE_I_n_0\,
      I3 => \Addr_Counters[2].FDRE_I_n_0\,
      O => \Addr_Counters[1].FDRE_I_0\
    );
\FIFO_RAM[0].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Addr_Counters[0].FDRE_I_n_0\,
      A1 => \Addr_Counters[1].FDRE_I_n_0\,
      A2 => \Addr_Counters[2].FDRE_I_n_0\,
      A3 => \Addr_Counters[3].FDRE_I_n_0\,
      CE => CI,
      CLK => s_axi_aclk,
      D => ctrlFifoDin(0),
      Q => \^dynamic_msms\(0)
    );
\FIFO_RAM[1].SRL16E_I\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000",
      IS_CLK_INVERTED => '0'
    )
        port map (
      A0 => \Addr_Counters[0].FDRE_I_n_0\,
      A1 => \Addr_Counters[1].FDRE_I_n_0\,
      A2 => \Addr_Counters[2].FDRE_I_n_0\,
      A3 => \Addr_Counters[3].FDRE_I_n_0\,
      CE => CI,
      CLK => s_axi_aclk,
      D => ctrlFifoDin(1),
      Q => \^dynamic_msms\(1)
    );
\cr_i[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFF"
    )
        port map (
      I0 => \^dynamic_msms\(1),
      I1 => \cr_i_reg[2]\,
      I2 => Tx_fifo_rd_d,
      I3 => Tx_fifo_rd,
      O => \FIFO_RAM[1].SRL16E_I_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_address_decoder is
  port (
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ : out STD_LOGIC;
    Bus_RNW_reg_reg_0 : out STD_LOGIC;
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    \WDATA_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\ : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\ : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_arready_INST_0_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[2]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[1]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[4]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[4]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[4]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[4]_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[6]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[6]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[6]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[6]_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_1\ : in STD_LOGIC;
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[3]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_0\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in13_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    AXI_IP2Bus_RdAck2_reg : in STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_address_decoder : entity is "address_decoder";
end zxnexys_zxrtc_0_0_address_decoder;

architecture STRUCTURE of zxnexys_zxrtc_0_0_address_decoder is
  signal AXI_Bus2IP_CS : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^bus2iic_wrce\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal Bus_RNW_reg_i_1_n_0 : STD_LOGIC;
  signal \^bus_rnw_reg_reg_0\ : STD_LOGIC;
  signal \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\ : STD_LOGIC;
  signal \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\ : STD_LOGIC;
  signal \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\ : STD_LOGIC;
  signal ce_expnd_i_0 : STD_LOGIC;
  signal ce_expnd_i_1 : STD_LOGIC;
  signal ce_expnd_i_14 : STD_LOGIC;
  signal ce_expnd_i_15 : STD_LOGIC;
  signal ce_expnd_i_16 : STD_LOGIC;
  signal ce_expnd_i_17 : STD_LOGIC;
  signal ce_expnd_i_24 : STD_LOGIC;
  signal ce_expnd_i_26 : STD_LOGIC;
  signal ce_expnd_i_6 : STD_LOGIC;
  signal ce_expnd_i_7 : STD_LOGIC;
  signal ce_expnd_i_8 : STD_LOGIC;
  signal ce_expnd_i_9 : STD_LOGIC;
  signal cs_ce_clr : STD_LOGIC;
  signal \^is_read_reg\ : STD_LOGIC;
  signal \^is_write_reg\ : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal p_24_in : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_7_in : STD_LOGIC;
  signal p_8_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal pselect_hit_i_2 : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_7_n_0\ : STD_LOGIC;
  signal s_axi_wready_INST_0_i_1_n_0 : STD_LOGIC;
  signal \^sw_rst_cond\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AXI_IP2Bus_RdAck2_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of AXI_IP2Bus_WrAck2_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of Bus_RNW_reg_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \FIFO_GEN_DTR.Tx_fifo_wr_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \GPO_GEN.gpo_i[31]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \MEM_DECODE_GEN[0].cs_out_i[0]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \RD_FIFO_CNTRL.Rc_fifo_rd_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \cr_i[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \ip_irpt_enable_reg[7]_i_2\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of irpt_wrack_d1_i_1 : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[0]_i_3\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[0]_i_4\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[1]_i_5\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[2]_i_5\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[4]_i_6\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[5]_i_5\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \timing_param_thddat_i[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \timing_param_tlow_i[8]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \timing_param_tsusta_i[8]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \timing_param_tsusto_i[8]_i_1\ : label is "soft_lutpair50";
begin
  Bus2IIC_WrCE(6 downto 0) <= \^bus2iic_wrce\(6 downto 0);
  Bus_RNW_reg_reg_0 <= \^bus_rnw_reg_reg_0\;
  \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ <= \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\;
  is_read_reg <= \^is_read_reg\;
  is_write_reg <= \^is_write_reg\;
  sw_rst_cond <= \^sw_rst_cond\;
AXI_IP2Bus_RdAck2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => AXI_IP2Bus_RdAck2_reg,
      I1 => AXI_Bus2IP_CS(0),
      I2 => p_18_in,
      I3 => AXI_Bus2IP_CS(2),
      O => AXI_IP2Bus_RdAck20
    );
AXI_IP2Bus_WrAck2_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => AXI_IP2Bus_RdAck2_reg,
      I1 => AXI_Bus2IP_CS(0),
      I2 => p_18_in,
      I3 => AXI_Bus2IP_CS(2),
      O => AXI_IP2Bus_WrAck20
    );
Bus_RNW_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => AXI_IP2Bus_RdAck2_reg,
      I1 => Q,
      I2 => \^bus_rnw_reg_reg_0\,
      O => Bus_RNW_reg_i_1_n_0
    );
Bus_RNW_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus_RNW_reg_i_1_n_0,
      Q => \^bus_rnw_reg_reg_0\,
      R => '0'
    );
\FIFO_GEN_DTR.Tx_fifo_wr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_15_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(5)
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_24
    );
\GEN_BKEND_CE_REGISTERS[10].ce_out_i_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_24,
      Q => p_24_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\
    );
\GEN_BKEND_CE_REGISTERS[16].ce_out_i_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => \MEM_DECODE_GEN[1].GEN_FOR_MULTI_CS.MEM_SELECT_I/CS\,
      Q => p_18_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_17
    );
\GEN_BKEND_CE_REGISTERS[17].ce_out_i_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_17,
      Q => p_17_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_16
    );
\GEN_BKEND_CE_REGISTERS[18].ce_out_i_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_16,
      Q => p_16_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_15
    );
\GEN_BKEND_CE_REGISTERS[19].ce_out_i_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_15,
      Q => p_15_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      O => ce_expnd_i_14
    );
\GEN_BKEND_CE_REGISTERS[20].ce_out_i_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_14,
      Q => p_14_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[25].ce_out_i[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_9
    );
\GEN_BKEND_CE_REGISTERS[25].ce_out_i_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_9,
      Q => p_9_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[26].ce_out_i[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_8
    );
\GEN_BKEND_CE_REGISTERS[26].ce_out_i_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_8,
      Q => p_8_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[27].ce_out_i[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_7
    );
\GEN_BKEND_CE_REGISTERS[27].ce_out_i_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_7,
      Q => p_7_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[28].ce_out_i[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_6
    );
\GEN_BKEND_CE_REGISTERS[28].ce_out_i_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_6,
      Q => p_6_in,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[33].ce_out_i[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_1
    );
\GEN_BKEND_CE_REGISTERS[33].ce_out_i_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_1,
      Q => p_1_in_0,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => \^is_write_reg\,
      I1 => s_axi_aresetn,
      I2 => \^is_read_reg\,
      O => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i[34]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      O => ce_expnd_i_0
    );
\GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_0,
      Q => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      R => cs_ce_clr
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I3 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(2),
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => ce_expnd_i_26
    );
\GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => ce_expnd_i_26,
      Q => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      R => cs_ce_clr
    );
\GPO_GEN.gpo_i[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => p_8_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \GPO_GEN.gpo_i_reg[31]\,
      O => \WDATA_reg[0]\
    );
\MEM_DECODE_GEN[0].cs_out_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3),
      O => pselect_hit_i_2
    );
\MEM_DECODE_GEN[0].cs_out_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => pselect_hit_i_2,
      Q => AXI_Bus2IP_CS(2),
      R => cs_ce_clr
    );
\MEM_DECODE_GEN[2].cs_out_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Q,
      D => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4),
      Q => AXI_Bus2IP_CS(0),
      R => cs_ce_clr
    );
\RD_FIFO_CNTRL.Rc_fifo_rd_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_14_in,
      O => Bus2IIC_RdCE(0)
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_9_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(4)
    );
\cr_i[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_17_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(6)
    );
\cr_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888BBBB88B888B8"
    )
        port map (
      I0 => s_axi_wdata(4),
      I1 => \^bus2iic_wrce\(6),
      I2 => firstDynStartSeen,
      I3 => \cr_i_reg[2]\,
      I4 => \cr_i_reg[2]_0\(0),
      I5 => \cr_i_reg[2]_1\(1),
      O => \WDATA_reg[5]\(1)
    );
\cr_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08080808FBFBFB08"
    )
        port map (
      I0 => s_axi_wdata(3),
      I1 => p_17_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => cr_txModeSelect_set,
      I4 => \cr_i_reg[2]_1\(0),
      I5 => cr_txModeSelect_clr,
      O => \WDATA_reg[5]\(0)
    );
\ip_irpt_enable_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_24_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => E(0)
    );
irpt_wrack_d1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I1 => \^bus_rnw_reg_reg_0\,
      I2 => p_24_in,
      O => irpt_wrack
    );
reset_trig_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^sw_rst_cond\,
      I1 => sw_rst_cond_d1,
      O => reset_trig0
    );
s_axi_arready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_axi_wready_INST_0_i_1_n_0,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\,
      I2 => AXI_IP2Bus_RdAck1,
      I3 => AXI_IP2Bus_RdAck2,
      O => \^is_read_reg\
    );
\s_axi_rdata_i[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF444F444F444F4"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \s_axi_rdata_i_reg[0]\,
      I2 => \s_axi_rdata_i_reg[0]_0\,
      I3 => \s_axi_rdata_i[0]_i_3_n_0\,
      I4 => \s_axi_rdata_i[0]_i_4_n_0\,
      I5 => \s_axi_rdata_i_reg[7]_2\(0),
      O => D(0)
    );
\s_axi_rdata_i[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      O => \s_axi_rdata_i[0]_i_3_n_0\
    );
\s_axi_rdata_i[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_24_in,
      O => \s_axi_rdata_i[0]_i_4_n_0\
    );
\s_axi_rdata_i[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1110"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \s_axi_rdata_i_reg[1]\,
      I2 => \s_axi_rdata_i_reg[1]_0\,
      I3 => \s_axi_rdata_i_reg[1]_1\,
      I4 => \s_axi_rdata_i[1]_i_5_n_0\,
      O => D(1)
    );
\s_axi_rdata_i[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(1),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in16_in,
      O => \s_axi_rdata_i[1]_i_5_n_0\
    );
\s_axi_rdata_i[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000101"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \s_axi_rdata_i_reg[2]\,
      I2 => \s_axi_rdata_i_reg[2]_0\,
      I3 => \s_axi_rdata_i_reg[2]_1\,
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I5 => \s_axi_rdata_i[2]_i_5_n_0\,
      O => D(2)
    );
\s_axi_rdata_i[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(2),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in13_in,
      O => \s_axi_rdata_i[2]_i_5_n_0\
    );
\s_axi_rdata_i[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAEAAAEAAAEAAA"
    )
        port map (
      I0 => \s_axi_rdata_i[3]_i_2_n_0\,
      I1 => p_1_in10_in,
      I2 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I3 => \^bus_rnw_reg_reg_0\,
      I4 => p_24_in,
      I5 => \s_axi_rdata_i_reg[7]_2\(3),
      O => D(3)
    );
\s_axi_rdata_i[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555010055554544"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I2 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1),
      I3 => \s_axi_rdata_i_reg[3]\,
      I4 => \s_axi_rdata_i_reg[3]_0\,
      I5 => \s_axi_rdata_i_reg[3]_1\,
      O => \s_axi_rdata_i[3]_i_2_n_0\
    );
\s_axi_rdata_i[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[4]\,
      I1 => \s_axi_rdata_i_reg[4]_0\,
      I2 => \s_axi_rdata_i_reg[4]_1\,
      I3 => \s_axi_rdata_i_reg[4]_2\,
      I4 => \s_axi_rdata_i[7]_i_2_n_0\,
      I5 => \s_axi_rdata_i[4]_i_6_n_0\,
      O => D(4)
    );
\s_axi_rdata_i[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(4),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in7_in,
      O => \s_axi_rdata_i[4]_i_6_n_0\
    );
\s_axi_rdata_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000101"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \s_axi_rdata_i_reg[5]\,
      I2 => \s_axi_rdata_i_reg[5]_0\,
      I3 => \s_axi_rdata_i_reg[5]_1\,
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I5 => \s_axi_rdata_i[5]_i_5_n_0\,
      O => D(5)
    );
\s_axi_rdata_i[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(5),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in4_in,
      O => \s_axi_rdata_i[5]_i_5_n_0\
    );
\s_axi_rdata_i[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000001"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[6]\,
      I1 => \s_axi_rdata_i_reg[6]_0\,
      I2 => \s_axi_rdata_i_reg[6]_1\,
      I3 => \s_axi_rdata_i_reg[6]_2\,
      I4 => \s_axi_rdata_i[7]_i_2_n_0\,
      I5 => \s_axi_rdata_i[6]_i_6_n_0\,
      O => D(6)
    );
\s_axi_rdata_i[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(6),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in1_in,
      O => \s_axi_rdata_i[6]_i_6_n_0\
    );
\s_axi_rdata_i[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF01000101"
    )
        port map (
      I0 => \s_axi_rdata_i[7]_i_2_n_0\,
      I1 => \s_axi_rdata_i_reg[7]\,
      I2 => \s_axi_rdata_i_reg[7]_0\,
      I3 => \s_axi_rdata_i_reg[7]_1\,
      I4 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0),
      I5 => \s_axi_rdata_i[7]_i_6_n_0\,
      O => D(7)
    );
\s_axi_rdata_i[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555557"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_16_in,
      I2 => p_9_in,
      I3 => p_8_in,
      I4 => p_17_in,
      I5 => \s_axi_rdata_i[7]_i_7_n_0\,
      O => \s_axi_rdata_i[7]_i_2_n_0\
    );
\s_axi_rdata_i[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0800080"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_2\(7),
      I1 => p_24_in,
      I2 => \^bus_rnw_reg_reg_0\,
      I3 => \^gen_bkend_ce_registers[8].ce_out_i_reg[8]_0\,
      I4 => p_1_in,
      O => \s_axi_rdata_i[7]_i_6_n_0\
    );
\s_axi_rdata_i[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => p_7_in,
      I1 => p_15_in,
      I2 => p_1_in_0,
      I3 => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      I4 => p_6_in,
      I5 => p_14_in,
      O => \s_axi_rdata_i[7]_i_7_n_0\
    );
s_axi_wready_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => s_axi_wready_INST_0_i_1_n_0,
      I1 => \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\,
      I2 => AXI_IP2Bus_WrAck1,
      I3 => AXI_IP2Bus_WrAck2,
      O => \^is_write_reg\
    );
s_axi_wready_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => s_axi_arready_INST_0_0(1),
      I1 => s_axi_arready_INST_0_0(0),
      I2 => s_axi_arready_INST_0_0(3),
      I3 => s_axi_arready_INST_0_0(2),
      O => s_axi_wready_INST_0_i_1_n_0
    );
sw_rst_cond_d1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \^bus_rnw_reg_reg_0\,
      I1 => p_18_in,
      I2 => s_axi_wdata(0),
      I3 => s_axi_wdata(2),
      I4 => s_axi_wdata(1),
      I5 => s_axi_wdata(3),
      O => \^sw_rst_cond\
    );
\timing_param_thddat_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \GEN_BKEND_CE_REGISTERS[34].ce_out_i_reg_n_0_[34]\,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(0)
    );
\timing_param_tlow_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in_0,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(1)
    );
\timing_param_tsusta_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_7_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(3)
    );
\timing_param_tsusto_i[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_6_in,
      I1 => \^bus_rnw_reg_reg_0\,
      O => \^bus2iic_wrce\(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_cdc_sync is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_cdc_sync : entity is "cdc_sync";
end zxnexys_zxrtc_0_0_cdc_sync;

architecture STRUCTURE of zxnexys_zxrtc_0_0_cdc_sync is
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  signal \^scndry_out\ : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  scndry_out <= \^scndry_out\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_i,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^scndry_out\,
      R => '0'
    );
detect_stop_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scndry_out\,
      I1 => sda_rin_d1,
      O => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_cdc_sync_17 is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    scl_rin_d1 : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_cdc_sync_17 : entity is "cdc_sync";
end zxnexys_zxrtc_0_0_cdc_sync_17;

architecture STRUCTURE of zxnexys_zxrtc_0_0_cdc_sync_17 is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\ : STD_LOGIC;
  signal s_level_out_d1_cdc_to : STD_LOGIC;
  signal s_level_out_d2 : STD_LOGIC;
  signal s_level_out_d3 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\ : label is "PRIMITIVE";
  attribute ASYNC_REG of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is std.standard.true;
  attribute XILINX_LEGACY_PRIM of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "FDR";
  attribute XILINX_TRANSFORM_PINMAP of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "VCC:CE";
  attribute box_type of \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : label is "PRIMITIVE";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\;
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_i,
      Q => s_level_out_d1_cdc_to,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d1_cdc_to,
      Q => s_level_out_d2,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d2,
      Q => s_level_out_d3,
      R => '0'
    );
\GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_level_out_d3,
      Q => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      R => '0'
    );
scl_rising_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4_0\,
      I1 => scl_rin_d1,
      O => scl_rising_edge0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_dynamic_master is
  port (
    callingReadAccess : out STD_LOGIC;
    rdCntrFrmTxFifo : out STD_LOGIC;
    rxCntDone : out STD_LOGIC;
    firstDynStartSeen : out STD_LOGIC;
    cr_txModeSelect_set : out STD_LOGIC;
    cr_txModeSelect_clr : out STD_LOGIC;
    \cr_i_reg[3]\ : out STD_LOGIC;
    rdCntrFrmTxFifo_reg_0 : out STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    ackDataState : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    p_3_in : in STD_LOGIC;
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rdCntrFrmTxFifo0 : in STD_LOGIC;
    earlyAckDataState : in STD_LOGIC;
    firstDynStartSeen_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_rd_d : in STD_LOGIC;
    Tx_fifo_rd : in STD_LOGIC;
    earlyAckHdr : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_dynamic_master : entity is "dynamic_master";
end zxnexys_zxrtc_0_0_dynamic_master;

architecture STRUCTURE of zxnexys_zxrtc_0_0_dynamic_master is
  signal Cr_txModeSelect_clr_i_1_n_0 : STD_LOGIC;
  signal Cr_txModeSelect_set_i_1_n_0 : STD_LOGIC;
  signal ackDataState_d1 : STD_LOGIC;
  signal \^callingreadaccess\ : STD_LOGIC;
  signal earlyAckDataState_d1 : STD_LOGIC;
  signal \^firstdynstartseen\ : STD_LOGIC;
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rdByteCntr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdByteCntr[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdByteCntr[3]_i_2_n_0\ : STD_LOGIC;
  signal rdByteCntr_reg : STD_LOGIC_VECTOR ( 0 to 7 );
  signal \^rdcntrfrmtxfifo\ : STD_LOGIC;
  signal rxCntDone0 : STD_LOGIC;
  signal rxCntDone_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of Cr_txModeSelect_clr_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of Cr_txModeSelect_set_i_1 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \rdByteCntr[2]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdByteCntr[3]_i_2\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdByteCntr[6]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdByteCntr[7]_i_1\ : label is "soft_lutpair1";
begin
  callingReadAccess <= \^callingreadaccess\;
  firstDynStartSeen <= \^firstdynstartseen\;
  rdCntrFrmTxFifo <= \^rdcntrfrmtxfifo\;
Cr_txModeSelect_clr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => \^firstdynstartseen\,
      I2 => earlyAckHdr,
      I3 => Tx_fifo_rst,
      O => Cr_txModeSelect_clr_i_1_n_0
    );
Cr_txModeSelect_clr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Cr_txModeSelect_clr_i_1_n_0,
      Q => cr_txModeSelect_clr,
      R => '0'
    );
Cr_txModeSelect_set_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => \^firstdynstartseen\,
      I2 => earlyAckHdr,
      I3 => Tx_fifo_rst,
      O => Cr_txModeSelect_set_i_1_n_0
    );
Cr_txModeSelect_set_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Cr_txModeSelect_set_i_1_n_0,
      Q => cr_txModeSelect_set,
      R => '0'
    );
\Data_Exists_DFF_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^rdcntrfrmtxfifo\,
      I1 => Tx_fifo_rd_d,
      I2 => Tx_fifo_rd,
      O => rdCntrFrmTxFifo_reg_0
    );
\LEVEL_1_GEN.master_sda_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAAAAAAAAAAAAAA"
    )
        port map (
      I0 => Q(0),
      I1 => rdByteCntr_reg(1),
      I2 => rdByteCntr_reg(0),
      I3 => rxCntDone_i_2_n_0,
      I4 => \^callingreadaccess\,
      I5 => earlyAckDataState,
      O => \cr_i_reg[3]\
    );
ackDataState_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => ackDataState,
      Q => ackDataState_d1,
      R => Tx_fifo_rst
    );
callingReadAccess_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => p_3_in,
      D => Tx_fifo_data_0(0),
      Q => \^callingreadaccess\,
      R => Tx_fifo_rst
    );
earlyAckDataState_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => earlyAckDataState,
      Q => earlyAckDataState_d1,
      R => Tx_fifo_rst
    );
firstDynStartSeen_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => firstDynStartSeen_reg_0,
      Q => \^firstdynstartseen\,
      R => '0'
    );
\rdByteCntr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABABABABABAAABA"
    )
        port map (
      I0 => \^rdcntrfrmtxfifo\,
      I1 => earlyAckDataState_d1,
      I2 => earlyAckDataState,
      I3 => rxCntDone_i_2_n_0,
      I4 => rdByteCntr_reg(0),
      I5 => rdByteCntr_reg(1),
      O => \rdByteCntr[0]_i_1_n_0\
    );
\rdByteCntr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B88BB8B8"
    )
        port map (
      I0 => Tx_fifo_data_0(7),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(1),
      I4 => rxCntDone_i_2_n_0,
      O => \p_0_in__1\(7)
    );
\rdByteCntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BB8"
    )
        port map (
      I0 => Tx_fifo_data_0(6),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(1),
      I3 => rxCntDone_i_2_n_0,
      O => \p_0_in__1\(6)
    );
\rdByteCntr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => \rdByteCntr[2]_i_2_n_0\,
      I3 => rdByteCntr_reg(2),
      O => \p_0_in__1\(5)
    );
\rdByteCntr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rdByteCntr_reg(3),
      I1 => rdByteCntr_reg(5),
      I2 => rdByteCntr_reg(6),
      I3 => rdByteCntr_reg(7),
      I4 => rdByteCntr_reg(4),
      O => \rdByteCntr[2]_i_2_n_0\
    );
\rdByteCntr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => \rdByteCntr[3]_i_2_n_0\,
      I3 => rdByteCntr_reg(3),
      O => \p_0_in__1\(4)
    );
\rdByteCntr[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rdByteCntr_reg(4),
      I1 => rdByteCntr_reg(7),
      I2 => rdByteCntr_reg(6),
      I3 => rdByteCntr_reg(5),
      O => \rdByteCntr[3]_i_2_n_0\
    );
\rdByteCntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBB88888888B"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(5),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(7),
      I5 => rdByteCntr_reg(4),
      O => \p_0_in__1\(3)
    );
\rdByteCntr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB8888B"
    )
        port map (
      I0 => Tx_fifo_data_0(2),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(5),
      O => \p_0_in__1\(2)
    );
\rdByteCntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      O => \p_0_in__1\(1)
    );
\rdByteCntr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \^rdcntrfrmtxfifo\,
      I2 => rdByteCntr_reg(7),
      O => \p_0_in__1\(0)
    );
\rdByteCntr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(7),
      Q => rdByteCntr_reg(0),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(6),
      Q => rdByteCntr_reg(1),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(5),
      Q => rdByteCntr_reg(2),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(4),
      Q => rdByteCntr_reg(3),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(3),
      Q => rdByteCntr_reg(4),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(2),
      Q => rdByteCntr_reg(5),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(1),
      Q => rdByteCntr_reg(6),
      R => Tx_fifo_rst
    );
\rdByteCntr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \rdByteCntr[0]_i_1_n_0\,
      D => \p_0_in__1\(0),
      Q => rdByteCntr_reg(7),
      R => Tx_fifo_rst
    );
rdCntrFrmTxFifo_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rdCntrFrmTxFifo0,
      Q => \^rdcntrfrmtxfifo\,
      R => Tx_fifo_rst
    );
rxCntDone_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \^callingreadaccess\,
      I1 => rxCntDone_i_2_n_0,
      I2 => rdByteCntr_reg(0),
      I3 => rdByteCntr_reg(1),
      I4 => ackDataState,
      I5 => ackDataState_d1,
      O => rxCntDone0
    );
rxCntDone_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => rdByteCntr_reg(2),
      I1 => rdByteCntr_reg(4),
      I2 => rdByteCntr_reg(7),
      I3 => rdByteCntr_reg(6),
      I4 => rdByteCntr_reg(5),
      I5 => rdByteCntr_reg(3),
      O => rxCntDone_i_2_n_0
    );
rxCntDone_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rxCntDone0,
      Q => rxCntDone,
      R => Tx_fifo_rst
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_interrupt_control is
  port (
    \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ : out STD_LOGIC;
    p_1_in16_in : out STD_LOGIC;
    p_1_in13_in : out STD_LOGIC;
    p_1_in10_in : out STD_LOGIC;
    p_1_in7_in : out STD_LOGIC;
    p_1_in4_in : out STD_LOGIC;
    p_1_in1_in : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    irpt_wrack : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    Bus_RNW_reg : in STD_LOGIC;
    p_26_in : in STD_LOGIC;
    IIC2Bus_IntrEvent : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_interrupt_control : entity is "interrupt_control";
end zxnexys_zxrtc_0_0_interrupt_control;

architecture STRUCTURE of zxnexys_zxrtc_0_0_interrupt_control is
  signal \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal irpt_wrack_d1 : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC;
  signal \^p_1_in10_in\ : STD_LOGIC;
  signal \^p_1_in13_in\ : STD_LOGIC;
  signal \^p_1_in16_in\ : STD_LOGIC;
  signal \^p_1_in1_in\ : STD_LOGIC;
  signal \^p_1_in4_in\ : STD_LOGIC;
  signal \^p_1_in7_in\ : STD_LOGIC;
begin
  \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ <= \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\;
  p_1_in <= \^p_1_in\;
  p_1_in10_in <= \^p_1_in10_in\;
  p_1_in13_in <= \^p_1_in13_in\;
  p_1_in16_in <= \^p_1_in16_in\;
  p_1_in1_in <= \^p_1_in1_in\;
  p_1_in4_in <= \^p_1_in4_in\;
  p_1_in7_in <= \^p_1_in7_in\;
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(6),
      I4 => s_axi_wdata(0),
      I5 => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      O => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg[0]_i_1_n_0\,
      Q => \^gen_ip_irpt_status_reg[0].gen_reg_status.ip_irpt_status_reg_reg[0]_0\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(5),
      I4 => s_axi_wdata(1),
      I5 => \^p_1_in16_in\,
      O => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[1].GEN_REG_STATUS.ip_irpt_status_reg[1]_i_1_n_0\,
      Q => \^p_1_in16_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(4),
      I4 => s_axi_wdata(2),
      I5 => \^p_1_in13_in\,
      O => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[2].GEN_REG_STATUS.ip_irpt_status_reg[2]_i_1_n_0\,
      Q => \^p_1_in13_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(3),
      I4 => s_axi_wdata(3),
      I5 => \^p_1_in10_in\,
      O => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[3].GEN_REG_STATUS.ip_irpt_status_reg[3]_i_1_n_0\,
      Q => \^p_1_in10_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(2),
      I4 => s_axi_wdata(4),
      I5 => \^p_1_in7_in\,
      O => \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[4].GEN_REG_STATUS.ip_irpt_status_reg[4]_i_1_n_0\,
      Q => \^p_1_in7_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\(0),
      I4 => s_axi_wdata(5),
      I5 => \^p_1_in4_in\,
      O => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg[5]_i_1_n_0\,
      Q => \^p_1_in4_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(1),
      I4 => s_axi_wdata(6),
      I5 => \^p_1_in1_in\,
      O => \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[6].GEN_REG_STATUS.ip_irpt_status_reg[6]_i_1_n_0\,
      Q => \^p_1_in1_in\,
      R => SR(0)
    );
\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFF10FF00"
    )
        port map (
      I0 => irpt_wrack_d1,
      I1 => Bus_RNW_reg,
      I2 => p_26_in,
      I3 => IIC2Bus_IntrEvent(0),
      I4 => s_axi_wdata(7),
      I5 => \^p_1_in\,
      O => \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\
    );
\GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GEN_IP_IRPT_STATUS_REG[7].GEN_REG_STATUS.ip_irpt_status_reg[7]_i_1_n_0\,
      Q => \^p_1_in\,
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(0),
      Q => Q(0),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(1),
      Q => Q(1),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(2),
      Q => Q(2),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(3),
      Q => Q(3),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(4),
      Q => Q(4),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(5),
      Q => Q(5),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(6),
      Q => Q(6),
      R => SR(0)
    );
\ip_irpt_enable_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => s_axi_wdata(7),
      Q => Q(7),
      R => SR(0)
    );
irpt_wrack_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => irpt_wrack,
      Q => irpt_wrack_d1,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_read is
  port (
    RREADY_reg_0 : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    rtc_ready_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_cState_reg[4]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_cState_reg[4]_1\ : out STD_LOGIC;
    \FSM_sequential_cState_reg[4]\ : out STD_LOGIC;
    \FSM_onehot_cState_reg[4]_2\ : out STD_LOGIC;
    \FSM_onehot_cState_reg[4]_3\ : out STD_LOGIC;
    \ARADDR_reg[8]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk_peripheral : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    rtc_ready_reg_0 : in STD_LOGIC;
    rtc_ready_reg_1 : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \wr_data_reg[7]\ : in STD_LOGIC;
    \wr_data_reg[6]\ : in STD_LOGIC;
    \wr_data_reg[6]_0\ : in STD_LOGIC;
    \wr_data_reg[6]_1\ : in STD_LOGIC;
    \wr_data_reg[5]\ : in STD_LOGIC;
    \FSM_onehot_cState_reg[4]_4\ : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_3\ : in STD_LOGIC;
    \FSM_sequential_cState[1]_i_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reset : in STD_LOGIC;
    \ARADDR_reg[8]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \dato_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_read : entity is "read";
end zxnexys_zxrtc_0_0_read;

architecture STRUCTURE of zxnexys_zxrtc_0_0_read is
  signal ARVALID_i_1_n_0 : STD_LOGIC;
  signal \FSM_onehot_cState[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_cstate_reg[4]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_cState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[3]\ : STD_LOGIC;
  signal RREADY_i_1_n_0 : STD_LOGIC;
  signal \^rready_reg_0\ : STD_LOGIC;
  signal dato : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rtc_dati : STD_LOGIC_VECTOR ( 7 to 7 );
  signal rtc_ready_i_2_n_0 : STD_LOGIC;
  signal \^s_axi_arvalid\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[0]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[1]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[2]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[3]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[4]\ : label is "stRead0:00010,stRead1:00100,stRead2:01000,stWait:10000,stIdle:00001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_11\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[1]_i_10\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \wr_data[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \wr_data[2]_i_1\ : label is "soft_lutpair74";
begin
  \FSM_onehot_cState_reg[4]_0\(0) <= \^fsm_onehot_cstate_reg[4]_0\(0);
  RREADY_reg_0 <= \^rready_reg_0\;
  s_axi_arvalid <= \^s_axi_arvalid\;
\ARADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(0),
      Q => \ARADDR_reg[8]_0\(0),
      R => '0'
    );
\ARADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(1),
      Q => \ARADDR_reg[8]_0\(1),
      R => '0'
    );
\ARADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(2),
      Q => \ARADDR_reg[8]_0\(2),
      R => '0'
    );
\ARADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(3),
      Q => \ARADDR_reg[8]_0\(3),
      R => '0'
    );
\ARADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \ARADDR_reg[8]_1\(4),
      Q => \ARADDR_reg[8]_0\(4),
      R => '0'
    );
ARVALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDCC"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[2]\,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      I3 => \^s_axi_arvalid\,
      O => ARVALID_i_1_n_0
    );
ARVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => ARVALID_i_1_n_0,
      Q => \^s_axi_arvalid\,
      R => '0'
    );
\FSM_onehot_cState[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg[4]_4\,
      O => \FSM_onehot_cState[0]_i_1_n_0\
    );
\FSM_onehot_cState[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_arready,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg[4]_4\,
      I3 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[1]_i_1__0_n_0\
    );
\FSM_onehot_cState[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_rvalid,
      I1 => \FSM_onehot_cState_reg_n_0_[2]\,
      I2 => s_axi_arready,
      I3 => \FSM_onehot_cState_reg_n_0_[1]\,
      O => \FSM_onehot_cState[2]_i_1__0_n_0\
    );
\FSM_onehot_cState[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^rready_reg_0\,
      I1 => \FSM_onehot_cState_reg_n_0_[3]\,
      I2 => s_axi_rvalid,
      I3 => \FSM_onehot_cState_reg_n_0_[2]\,
      O => \FSM_onehot_cState[3]_i_1__0_n_0\
    );
\FSM_onehot_cState[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => \FSM_onehot_cState_reg[4]_4\,
      I2 => \^rready_reg_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[3]\,
      O => \FSM_onehot_cState[4]_i_1__0_n_0\
    );
\FSM_onehot_cState_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \FSM_onehot_cState[0]_i_1_n_0\,
      PRE => reset,
      Q => \FSM_onehot_cState_reg_n_0_[0]\
    );
\FSM_onehot_cState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[1]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[1]\
    );
\FSM_onehot_cState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[2]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[2]\
    );
\FSM_onehot_cState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[3]_i_1__0_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[3]\
    );
\FSM_onehot_cState_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[4]_i_1__0_n_0\,
      Q => \^fsm_onehot_cstate_reg[4]_0\(0)
    );
\FSM_sequential_cState[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100111"
    )
        port map (
      I0 => Q(4),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I4 => \FSM_sequential_cState[1]_i_5\(0),
      O => \FSM_sequential_cState_reg[4]\
    );
\FSM_sequential_cState[1]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(3),
      I2 => \FSM_sequential_cState[1]_i_5\(0),
      I3 => Q(4),
      O => \FSM_onehot_cState_reg[4]_3\
    );
\FSM_sequential_cState[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000BE82"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \FSM_sequential_cState[1]_i_5\(0),
      I4 => Q(4),
      I5 => Q(1),
      O => \FSM_onehot_cState_reg[4]_2\
    );
\FSM_sequential_cState[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBFFFFFFFBC"
    )
        port map (
      I0 => \^fsm_onehot_cstate_reg[4]_0\(0),
      I1 => Q(5),
      I2 => Q(3),
      I3 => Q(4),
      I4 => Q(2),
      I5 => \FSM_sequential_cState[1]_i_3\,
      O => \FSM_onehot_cState_reg[4]_1\
    );
RREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[3]\,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      I3 => \^rready_reg_0\,
      O => RREADY_i_1_n_0
    );
RREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => RREADY_i_1_n_0,
      Q => \^rready_reg_0\,
      R => '0'
    );
\dato_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(0),
      Q => dato(0),
      R => '0'
    );
\dato_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(1),
      Q => dato(1),
      R => '0'
    );
\dato_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(2),
      Q => dato(2),
      R => '0'
    );
\dato_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(3),
      Q => dato(3),
      R => '0'
    );
\dato_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(4),
      Q => dato(4),
      R => '0'
    );
\dato_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(5),
      Q => dato(5),
      R => '0'
    );
\dato_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(6),
      Q => dato(6),
      R => '0'
    );
\dato_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[3]\,
      D => \dato_reg[7]_0\(7),
      Q => rtc_dati(7),
      R => '0'
    );
rtc_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rtc_ready_i_2_n_0,
      I1 => rtc_ready_reg_0,
      I2 => rtc_ready_reg_1,
      O => rtc_ready_reg
    );
rtc_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040044050405040"
    )
        port map (
      I0 => Q(0),
      I1 => rtc_dati(7),
      I2 => Q(5),
      I3 => Q(3),
      I4 => dato(2),
      I5 => dato(6),
      O => rtc_ready_i_2_n_0
    );
\wr_data[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(0),
      I1 => Q(5),
      I2 => p_1_in(0),
      O => D(0)
    );
\wr_data[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(1),
      I1 => Q(5),
      I2 => p_1_in(1),
      O => D(1)
    );
\wr_data[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => dato(2),
      I1 => Q(5),
      I2 => p_1_in(2),
      O => D(2)
    );
\wr_data[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_1_in(3),
      I1 => Q(5),
      I2 => dato(3),
      I3 => \wr_data_reg[6]_1\,
      O => D(3)
    );
\wr_data[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => p_1_in(4),
      I1 => Q(5),
      I2 => dato(4),
      I3 => \wr_data_reg[6]_1\,
      O => D(4)
    );
\wr_data[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E20000E2E2E2E2E2"
    )
        port map (
      I0 => p_1_in(5),
      I1 => Q(5),
      I2 => dato(5),
      I3 => p_1_in(9),
      I4 => p_1_in(8),
      I5 => \wr_data_reg[5]\,
      O => D(5)
    );
\wr_data[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8B8B800"
    )
        port map (
      I0 => dato(6),
      I1 => Q(5),
      I2 => p_1_in(6),
      I3 => \wr_data_reg[6]\,
      I4 => \wr_data_reg[6]_0\,
      I5 => \wr_data_reg[6]_1\,
      O => D(6)
    );
\wr_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E200E2E2"
    )
        port map (
      I0 => p_1_in(7),
      I1 => Q(5),
      I2 => rtc_dati(7),
      I3 => p_1_in(10),
      I4 => \wr_data_reg[7]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_reg_interface is
  port (
    IIC2Bus_IntrEvent : out STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Dtre : out STD_LOGIC;
    Tx_fifo_wr : out STD_LOGIC;
    Tx_fifo_rd : out STD_LOGIC;
    Tx_fifo_rst : out STD_LOGIC;
    new_rcv_dta_d1 : out STD_LOGIC;
    Rc_fifo_wr : out STD_LOGIC;
    Rc_fifo_rd : out STD_LOGIC;
    \sr_i_reg[1]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \GPO_GEN.gpo_i_reg[31]_0\ : out STD_LOGIC;
    Msms_set : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    firstDynStartSeen_reg : out STD_LOGIC;
    D_0 : out STD_LOGIC;
    Tx_fifo_wr_d_reg : out STD_LOGIC;
    p_3_in : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[7]_0\ : out STD_LOGIC;
    \cr_i_reg[7]_1\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tsusto_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \timing_param_tsusta_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tsusta_i_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \timing_param_thddat_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_thddat_i_reg[6]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \timing_param_tlow_i_reg[8]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \timing_param_tlow_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\ : out STD_LOGIC;
    \timing_param_tlow_i_reg[2]_0\ : out STD_LOGIC;
    \FIFO_GEN_DTR.dtre_i_reg_0\ : out STD_LOGIC;
    \sr_i_reg[2]_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\ : out STD_LOGIC;
    \sr_i_reg[5]_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\ : out STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]_1\ : out STD_LOGIC;
    \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\ : out STD_LOGIC;
    D_1 : out STD_LOGIC;
    \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\ : out STD_LOGIC;
    \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\ : out STD_LOGIC;
    Bus2IIC_Reset : in STD_LOGIC;
    p_0_in : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \FIFO_GEN_DTR.dtre_i_reg_1\ : in STD_LOGIC;
    Bus2IIC_WrCE : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Rdy_new_xmt : in STD_LOGIC;
    New_rcv_dta : in STD_LOGIC;
    Rc_fifo_wr0 : in STD_LOGIC;
    Bus2IIC_RdCE : in STD_LOGIC_VECTOR ( 0 to 0 );
    Aas : in STD_LOGIC;
    \GPO_GEN.gpo_i_reg[31]_2\ : in STD_LOGIC;
    firstDynStartSeen : in STD_LOGIC;
    firstDynStartSeen_reg_0 : in STD_LOGIC;
    \RD_FIFO_CNTRL.ro_prev_i_reg_0\ : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    Tx_fifo_rd_d : in STD_LOGIC;
    rdCntrFrmTxFifo : in STD_LOGIC;
    Data_Exists_DFF : in STD_LOGIC;
    Data_Exists_DFF_0 : in STD_LOGIC;
    Tx_fifo_wr_d : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Rc_addr : in STD_LOGIC_VECTOR ( 0 to 3 );
    Rc_Data_Exists : in STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC;
    \next_scl_state1_inferred__1/i__carry\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \s_axi_rdata_i_reg[2]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_axi_rdata_i_reg[2]_0\ : in STD_LOGIC;
    Rc_fifo_wr_d : in STD_LOGIC;
    Rc_fifo_rd_d : in STD_LOGIC;
    Data_Exists_DFF_1 : in STD_LOGIC;
    \sr_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \IIC2Bus_IntrEvent_reg[0]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_reg_interface : entity is "reg_interface";
end zxnexys_zxrtc_0_0_reg_interface;

architecture STRUCTURE of zxnexys_zxrtc_0_0_reg_interface is
  signal \^d\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dtre\ : STD_LOGIC;
  signal \^gpo_gen.gpo_i_reg[31]_0\ : STD_LOGIC;
  signal \^msms_set\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[6]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg_n_0_[7]\ : STD_LOGIC;
  signal \RD_FIFO_CNTRL.ro_prev_i_i_1_n_0\ : STD_LOGIC;
  signal \RD_FIFO_CNTRL.ro_prev_i_i_2_n_0\ : STD_LOGIC;
  signal \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\ : STD_LOGIC;
  signal \^rc_fifo_rd\ : STD_LOGIC;
  signal \^rc_fifo_wr\ : STD_LOGIC;
  signal Timing_param_thddat : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Timing_param_tlow : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal Timing_param_tsusta : STD_LOGIC_VECTOR ( 8 to 8 );
  signal Timing_param_tsusto : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \^tx_fifo_rd\ : STD_LOGIC;
  signal \^tx_fifo_rst\ : STD_LOGIC;
  signal \^tx_fifo_wr\ : STD_LOGIC;
  signal \^tx_fifo_wr_d_reg\ : STD_LOGIC;
  signal msms_d1 : STD_LOGIC;
  signal msms_set_i_i_1_n_0 : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in3_in : STD_LOGIC;
  signal sr_i : STD_LOGIC_VECTOR ( 2 to 7 );
  signal \^timing_param_thddat_i_reg[6]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^timing_param_tlow_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^timing_param_tsusta_i_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^timing_param_tsusto_i_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Addr_Counters[0].MUXCY_L_I_i_4\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of Data_Exists_DFF_i_2 : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of callingReadAccess_i_1 : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \cr_i[5]_i_4\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \s_axi_rdata_i[0]_i_7\ : label is "soft_lutpair31";
begin
  D(0) <= \^d\(0);
  Dtre <= \^dtre\;
  \GPO_GEN.gpo_i_reg[31]_0\ <= \^gpo_gen.gpo_i_reg[31]_0\;
  Msms_set <= \^msms_set\;
  Q(7 downto 0) <= \^q\(7 downto 0);
  \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]_0\(0) <= \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[6]_0\(0);
  Rc_fifo_rd <= \^rc_fifo_rd\;
  Rc_fifo_wr <= \^rc_fifo_wr\;
  Tx_fifo_rd <= \^tx_fifo_rd\;
  Tx_fifo_rst <= \^tx_fifo_rst\;
  Tx_fifo_wr <= \^tx_fifo_wr\;
  Tx_fifo_wr_d_reg <= \^tx_fifo_wr_d_reg\;
  \timing_param_thddat_i_reg[6]_0\(3 downto 0) <= \^timing_param_thddat_i_reg[6]_0\(3 downto 0);
  \timing_param_tlow_i_reg[7]_0\(4 downto 0) <= \^timing_param_tlow_i_reg[7]_0\(4 downto 0);
  \timing_param_tsusta_i_reg[7]_1\(7 downto 0) <= \^timing_param_tsusta_i_reg[7]_1\(7 downto 0);
  \timing_param_tsusto_i_reg[7]_0\(7 downto 0) <= \^timing_param_tsusto_i_reg[7]_0\(7 downto 0);
\Addr_Counters[0].MUXCY_L_I_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_fifo_wr\,
      I1 => Tx_fifo_wr_d,
      O => \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\
    );
\Addr_Counters[0].MUXCY_L_I_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rc_fifo_rd\,
      I1 => Rc_fifo_rd_d,
      O => \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\
    );
\Addr_Counters[0].MUXCY_L_I_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rc_fifo_wr\,
      I1 => Rc_fifo_wr_d,
      O => \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\
    );
Data_Exists_DFF_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFB0000AAAA"
    )
        port map (
      I0 => \^tx_fifo_wr_d_reg\,
      I1 => \^tx_fifo_rd\,
      I2 => Tx_fifo_rd_d,
      I3 => rdCntrFrmTxFifo,
      I4 => Data_Exists_DFF,
      I5 => Data_Exists_DFF_0,
      O => D_0
    );
\Data_Exists_DFF_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF2FF00002222"
    )
        port map (
      I0 => \^rc_fifo_wr\,
      I1 => Rc_fifo_wr_d,
      I2 => Rc_fifo_rd_d,
      I3 => \^rc_fifo_rd\,
      I4 => Data_Exists_DFF_1,
      I5 => Rc_Data_Exists,
      O => D_1
    );
Data_Exists_DFF_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF4FF"
    )
        port map (
      I0 => Tx_fifo_wr_d,
      I1 => \^tx_fifo_wr\,
      I2 => \RD_FIFO_CNTRL.ro_prev_i_reg_0\,
      I3 => s_axi_aresetn,
      I4 => \^tx_fifo_rst\,
      O => \^tx_fifo_wr_d_reg\
    );
\FIFO_GEN_DTR.IIC2Bus_IntrEvent_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => p_0_in,
      Q => IIC2Bus_IntrEvent(0),
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_rd_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rdy_new_xmt,
      Q => \^tx_fifo_rd\,
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_rst_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(1),
      Q => \^tx_fifo_rst\,
      S => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.Tx_fifo_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IIC_WrCE(5),
      Q => \^tx_fifo_wr\,
      R => Bus2IIC_Reset
    );
\FIFO_GEN_DTR.dtre_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FIFO_GEN_DTR.dtre_i_reg_1\,
      Q => \^dtre\,
      R => Bus2IIC_Reset
    );
\FSM_onehot_scl_state[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \cr_i_reg[7]_0\
    );
\FSM_sequential_state[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_state_reg[0]\,
      O => \cr_i_reg[7]_1\
    );
\GPO_GEN.gpo_i_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \GPO_GEN.gpo_i_reg[31]_2\,
      Q => \^gpo_gen.gpo_i_reg[31]_0\,
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(4),
      Q => IIC2Bus_IntrEvent(6),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(3),
      Q => IIC2Bus_IntrEvent(5),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(2),
      Q => IIC2Bus_IntrEvent(4),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^d\(0),
      Q => IIC2Bus_IntrEvent(3),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(1),
      Q => IIC2Bus_IntrEvent(2),
      R => Bus2IIC_Reset
    );
\IIC2Bus_IntrEvent_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \IIC2Bus_IntrEvent_reg[0]_0\(0),
      Q => IIC2Bus_IntrEvent(1),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.Rc_fifo_rd_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Bus2IIC_RdCE(0),
      Q => \^rc_fifo_rd\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.Rc_fifo_wr_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_wr0,
      Q => \^rc_fifo_wr\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(3),
      Q => p_1_in3_in,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(2),
      Q => p_1_in2_in,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(1),
      Q => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[6]_0\(0),
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(4),
      D => s_axi_wdata(0),
      Q => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg_n_0_[7]\,
      R => Bus2IIC_Reset
    );
\RD_FIFO_CNTRL.ro_prev_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \RD_FIFO_CNTRL.ro_prev_i_reg_0\,
      I1 => s_axi_aresetn,
      I2 => \^msms_set\,
      I3 => \RD_FIFO_CNTRL.ro_prev_i_i_2_n_0\,
      O => \RD_FIFO_CNTRL.ro_prev_i_i_1_n_0\
    );
\RD_FIFO_CNTRL.ro_prev_i_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF6FF6FFFF"
    )
        port map (
      I0 => p_1_in3_in,
      I1 => Rc_addr(3),
      I2 => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg_n_0_[7]\,
      I3 => Rc_addr(0),
      I4 => Rc_Data_Exists,
      I5 => \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\,
      O => \RD_FIFO_CNTRL.ro_prev_i_i_2_n_0\
    );
\RD_FIFO_CNTRL.ro_prev_i_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \^rd_fifo_cntrl.rc_fifo_pirq_i_reg[6]_0\(0),
      I1 => Rc_addr(1),
      I2 => p_1_in2_in,
      I3 => Rc_addr(2),
      O => \RD_FIFO_CNTRL.ro_prev_i_i_3_n_0\
    );
\RD_FIFO_CNTRL.ro_prev_i_reg\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RD_FIFO_CNTRL.ro_prev_i_i_1_n_0\,
      Q => \^d\(0),
      R => '0'
    );
callingReadAccess_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => \^tx_fifo_rd\,
      I1 => Tx_fifo_rd_d,
      I2 => \FIFO_GEN_DTR.dtre_i_reg_1\,
      I3 => dynamic_MSMS(0),
      O => p_3_in
    );
clk_cnt_en2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_thddat(7),
      I1 => \next_scl_state1_inferred__1/i__carry\(7),
      I2 => \next_scl_state1_inferred__1/i__carry\(8),
      I3 => Timing_param_thddat(8),
      I4 => \next_scl_state1_inferred__1/i__carry\(6),
      I5 => \^timing_param_thddat_i_reg[6]_0\(3),
      O => \timing_param_thddat_i_reg[7]_0\(2)
    );
clk_cnt_en2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_thddat(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(4),
      I3 => \^timing_param_thddat_i_reg[6]_0\(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => \^timing_param_thddat_i_reg[6]_0\(1),
      O => \timing_param_thddat_i_reg[7]_0\(1)
    );
clk_cnt_en2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_thddat(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => Timing_param_thddat(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_thddat_i_reg[6]_0\(0),
      O => \timing_param_thddat_i_reg[7]_0\(0)
    );
\cr_i[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^tx_fifo_rd\,
      I1 => Tx_fifo_rd_d,
      O => \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\
    );
\cr_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(7),
      Q => \^q\(7),
      R => Bus2IIC_Reset
    );
\cr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(6),
      Q => \^q\(6),
      R => Bus2IIC_Reset
    );
\cr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(2),
      Q => \^q\(5),
      R => Bus2IIC_Reset
    );
\cr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(4),
      Q => \^q\(4),
      R => Bus2IIC_Reset
    );
\cr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(1),
      Q => \^q\(3),
      R => Bus2IIC_Reset
    );
\cr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \cr_i_reg[2]_0\(0),
      Q => \^q\(2),
      R => Bus2IIC_Reset
    );
\cr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(1),
      Q => \^q\(1),
      R => Bus2IIC_Reset
    );
\cr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(6),
      D => s_axi_wdata(0),
      Q => \^q\(0),
      R => Bus2IIC_Reset
    );
firstDynStartSeen_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => firstDynStartSeen,
      I1 => firstDynStartSeen_reg_0,
      I2 => \^q\(2),
      I3 => \^tx_fifo_rst\,
      O => firstDynStartSeen_reg
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_tsusto(8),
      I1 => \next_scl_state1_inferred__1/i__carry\(8),
      I2 => \next_scl_state1_inferred__1/i__carry\(6),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(6),
      I4 => \next_scl_state1_inferred__1/i__carry\(7),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(7),
      O => S(2)
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(7),
      I1 => \next_scl_state1_inferred__1/i__carry\(7),
      I2 => \next_scl_state1_inferred__1/i__carry\(8),
      I3 => Timing_param_tsusta(8),
      I4 => \next_scl_state1_inferred__1/i__carry\(6),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(6),
      O => \timing_param_tsusta_i_reg[7]_0\(2)
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => Timing_param_tlow(8),
      I1 => \next_scl_state1_inferred__1/i__carry\(8),
      I2 => \next_scl_state1_inferred__1/i__carry\(6),
      I3 => \^timing_param_tlow_i_reg[7]_0\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(7),
      I5 => \^timing_param_tlow_i_reg[7]_0\(4),
      O => \timing_param_tlow_i_reg[8]_0\(2)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusto_i_reg[7]_0\(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(4),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(4),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(3),
      O => S(1)
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(5),
      I1 => \next_scl_state1_inferred__1/i__carry\(5),
      I2 => \next_scl_state1_inferred__1/i__carry\(3),
      I3 => \^timing_param_tsusta_i_reg[7]_1\(3),
      I4 => \next_scl_state1_inferred__1/i__carry\(4),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(4),
      O => \timing_param_tsusta_i_reg[7]_0\(1)
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tlow_i_reg[7]_0\(1),
      I1 => \next_scl_state1_inferred__1/i__carry\(4),
      I2 => \next_scl_state1_inferred__1/i__carry\(5),
      I3 => \^timing_param_tlow_i_reg[7]_0\(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(3),
      I5 => Timing_param_tlow(3),
      O => \timing_param_tlow_i_reg[8]_0\(1)
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusto_i_reg[7]_0\(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => \^timing_param_tsusto_i_reg[7]_0\(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_tsusto_i_reg[7]_0\(1),
      O => S(0)
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tsusta_i_reg[7]_1\(2),
      I1 => \next_scl_state1_inferred__1/i__carry\(2),
      I2 => \next_scl_state1_inferred__1/i__carry\(0),
      I3 => \^timing_param_tsusta_i_reg[7]_1\(0),
      I4 => \next_scl_state1_inferred__1/i__carry\(1),
      I5 => \^timing_param_tsusta_i_reg[7]_1\(1),
      O => \timing_param_tsusta_i_reg[7]_0\(0)
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^timing_param_tlow_i_reg[7]_0\(0),
      I1 => \next_scl_state1_inferred__1/i__carry\(1),
      I2 => \next_scl_state1_inferred__1/i__carry\(2),
      I3 => Timing_param_tlow(2),
      I4 => \next_scl_state1_inferred__1/i__carry\(0),
      I5 => Timing_param_tlow(0),
      O => \timing_param_tlow_i_reg[8]_0\(0)
    );
msms_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^q\(2),
      Q => msms_d1,
      R => Bus2IIC_Reset
    );
msms_set_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE0C0A00"
    )
        port map (
      I0 => \^d\(0),
      I1 => \sr_i_reg[1]_1\(1),
      I2 => \^q\(2),
      I3 => msms_d1,
      I4 => \^msms_set\,
      O => msms_set_i_i_1_n_0
    );
msms_set_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_set_i_i_1_n_0,
      Q => \^msms_set\,
      R => Bus2IIC_Reset
    );
new_rcv_dta_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => New_rcv_dta,
      Q => new_rcv_dta_d1,
      R => Bus2IIC_Reset
    );
\s_axi_rdata_i[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg_n_0_[7]\,
      I1 => \s_axi_rdata_i_reg[2]\(0),
      I2 => Timing_param_tlow(0),
      I3 => \s_axi_rdata_i_reg[2]\(1),
      I4 => \^q\(0),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\
    );
\s_axi_rdata_i[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^gpo_gen.gpo_i_reg[31]_0\,
      I1 => \s_axi_rdata_i_reg[2]\(0),
      I2 => Timing_param_thddat(0),
      I3 => \s_axi_rdata_i_reg[2]\(1),
      I4 => sr_i(7),
      O => \GPO_GEN.gpo_i_reg[31]_1\
    );
\s_axi_rdata_i[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF550F33"
    )
        port map (
      I0 => Timing_param_tlow(2),
      I1 => \^q\(2),
      I2 => p_1_in2_in,
      I3 => \s_axi_rdata_i_reg[2]\(0),
      I4 => \s_axi_rdata_i_reg[2]\(1),
      I5 => \s_axi_rdata_i_reg[2]_0\,
      O => \timing_param_tlow_i_reg[2]_0\
    );
\s_axi_rdata_i[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sr_i(5),
      I1 => \s_axi_rdata_i_reg[2]\(1),
      I2 => Timing_param_thddat(2),
      I3 => \s_axi_rdata_i_reg[2]\(0),
      O => \sr_i_reg[5]_0\
    );
\s_axi_rdata_i[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => p_1_in3_in,
      I1 => \s_axi_rdata_i_reg[2]\(0),
      I2 => Timing_param_tlow(3),
      I3 => \s_axi_rdata_i_reg[2]\(1),
      I4 => \^q\(3),
      O => \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\
    );
\s_axi_rdata_i[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => sr_i(2),
      I1 => \s_axi_rdata_i_reg[2]\(1),
      I2 => Timing_param_thddat(5),
      I3 => \s_axi_rdata_i_reg[2]\(0),
      O => \sr_i_reg[2]_0\
    );
\s_axi_rdata_i[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \^dtre\,
      I1 => \s_axi_rdata_i_reg[2]\(1),
      I2 => Timing_param_thddat(7),
      I3 => \s_axi_rdata_i_reg[2]\(0),
      O => \FIFO_GEN_DTR.dtre_i_reg_0\
    );
\sr_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(5),
      Q => \sr_i_reg[1]_0\(3),
      R => Bus2IIC_Reset
    );
\sr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(4),
      Q => sr_i(2),
      R => Bus2IIC_Reset
    );
\sr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(3),
      Q => \sr_i_reg[1]_0\(2),
      R => Bus2IIC_Reset
    );
\sr_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(2),
      Q => \sr_i_reg[1]_0\(1),
      R => Bus2IIC_Reset
    );
\sr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(1),
      Q => sr_i(5),
      R => Bus2IIC_Reset
    );
\sr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Aas,
      Q => \sr_i_reg[1]_0\(0),
      R => Bus2IIC_Reset
    );
\sr_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \sr_i_reg[1]_1\(0),
      Q => sr_i(7),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(0),
      Q => Timing_param_thddat(0),
      S => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(1),
      Q => \^timing_param_thddat_i_reg[6]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(2),
      Q => Timing_param_thddat(2),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(3),
      Q => \^timing_param_thddat_i_reg[6]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(4),
      Q => \^timing_param_thddat_i_reg[6]_0\(2),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(5),
      Q => Timing_param_thddat(5),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(6),
      Q => \^timing_param_thddat_i_reg[6]_0\(3),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(7),
      Q => Timing_param_thddat(7),
      R => Bus2IIC_Reset
    );
\timing_param_thddat_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(0),
      D => s_axi_wdata(8),
      Q => Timing_param_thddat(8),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(0),
      Q => Timing_param_tlow(0),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(1),
      Q => \^timing_param_tlow_i_reg[7]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(2),
      Q => Timing_param_tlow(2),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(3),
      Q => Timing_param_tlow(3),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(4),
      Q => \^timing_param_tlow_i_reg[7]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(5),
      Q => \^timing_param_tlow_i_reg[7]_0\(2),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(6),
      Q => \^timing_param_tlow_i_reg[7]_0\(3),
      R => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(7),
      Q => \^timing_param_tlow_i_reg[7]_0\(4),
      S => Bus2IIC_Reset
    );
\timing_param_tlow_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(1),
      D => s_axi_wdata(8),
      Q => Timing_param_tlow(8),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(0),
      Q => \^timing_param_tsusta_i_reg[7]_1\(0),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(1),
      Q => \^timing_param_tsusta_i_reg[7]_1\(1),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(2),
      Q => \^timing_param_tsusta_i_reg[7]_1\(2),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(3),
      Q => \^timing_param_tsusta_i_reg[7]_1\(3),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(4),
      Q => \^timing_param_tsusta_i_reg[7]_1\(4),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(5),
      Q => \^timing_param_tsusta_i_reg[7]_1\(5),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(6),
      Q => \^timing_param_tsusta_i_reg[7]_1\(6),
      R => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(7),
      Q => \^timing_param_tsusta_i_reg[7]_1\(7),
      S => Bus2IIC_Reset
    );
\timing_param_tsusta_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(3),
      D => s_axi_wdata(8),
      Q => Timing_param_tsusta(8),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(0),
      Q => \^timing_param_tsusto_i_reg[7]_0\(0),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(1),
      Q => \^timing_param_tsusto_i_reg[7]_0\(1),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(2),
      Q => \^timing_param_tsusto_i_reg[7]_0\(2),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(3),
      Q => \^timing_param_tsusto_i_reg[7]_0\(3),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(4),
      Q => \^timing_param_tsusto_i_reg[7]_0\(4),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(5),
      Q => \^timing_param_tsusto_i_reg[7]_0\(5),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(6),
      Q => \^timing_param_tsusto_i_reg[7]_0\(6),
      R => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(7),
      Q => \^timing_param_tsusto_i_reg[7]_0\(7),
      S => Bus2IIC_Reset
    );
\timing_param_tsusto_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => Bus2IIC_WrCE(2),
      D => s_axi_wdata(8),
      Q => Timing_param_tsusto(8),
      R => Bus2IIC_Reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_registers is
  port (
    update_i_reg_0 : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \refresh_reg[6]_inv_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \last_rd_reg_reg[0]_0\ : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \last_rd_reg_reg[5]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    din : out STD_LOGIC_VECTOR ( 14 downto 0 );
    p_1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rtc_0_update_t : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    \wr_data_reg[7]_0\ : in STD_LOGIC;
    sda_o_i_6_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sda_o_reg : in STD_LOGIC;
    rd_reg_i : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[13]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_3_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_registers : entity is "registers";
end zxnexys_zxrtc_0_0_registers;

architecture STRUCTURE of zxnexys_zxrtc_0_0_registers is
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data0 : STD_LOGIC;
  signal data1 : STD_LOGIC;
  signal data3 : STD_LOGIC;
  signal data4 : STD_LOGIC;
  signal data5 : STD_LOGIC;
  signal data6 : STD_LOGIC;
  signal data7 : STD_LOGIC;
  signal last_rd_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^last_rd_reg_reg[0]_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 to 6 );
  signal rd_data_o0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rd_data_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \refresh[5]_i_1_n_0\ : STD_LOGIC;
  signal \refresh[5]_i_3_n_0\ : STD_LOGIC;
  signal refresh_reg : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \^refresh_reg[6]_inv_0\ : STD_LOGIC;
  signal sda_o_i_10_n_0 : STD_LOGIC;
  signal sda_o_i_11_n_0 : STD_LOGIC;
  signal sda_o_i_13_n_0 : STD_LOGIC;
  signal \seccnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_3_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_4_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_5_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_6_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_7_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_8_n_0\ : STD_LOGIC;
  signal \seccnt[0]_i_9_n_0\ : STD_LOGIC;
  signal seccnt_reg : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \seccnt_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \seccnt_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \seccnt_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[0]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[1]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[2]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[3]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[4]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[5]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[6]\ : STD_LOGIC;
  signal \seccnt_reg_n_0_[7]\ : STD_LOGIC;
  signal \^update_i_reg_0\ : STD_LOGIC;
  signal wr_data0 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \wr_data[14]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[14]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[7]_i_1__0_n_0\ : STD_LOGIC;
  signal NLW_data_reg_r1_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r1_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r1_0_63_6_7_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r1_0_63_6_7_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r2_0_63_0_2_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r2_0_63_3_5_DOD_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r2_0_63_6_7_DOC_UNCONNECTED : STD_LOGIC;
  signal NLW_data_reg_r2_0_63_6_7_DOD_UNCONNECTED : STD_LOGIC;
  signal \NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r1_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of data_reg_r1_0_63_0_2 : label is 512;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of data_reg_r1_0_63_0_2 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of data_reg_r1_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of data_reg_r1_0_63_0_2 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of data_reg_r1_0_63_0_2 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of data_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of data_reg_r1_0_63_0_2 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of data_reg_r1_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r1_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of data_reg_r1_0_63_3_5 : label is 512;
  attribute RTL_RAM_NAME of data_reg_r1_0_63_3_5 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE of data_reg_r1_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of data_reg_r1_0_63_3_5 : label is 0;
  attribute ram_addr_end of data_reg_r1_0_63_3_5 : label is 63;
  attribute ram_offset of data_reg_r1_0_63_3_5 : label is 0;
  attribute ram_slice_begin of data_reg_r1_0_63_3_5 : label is 3;
  attribute ram_slice_end of data_reg_r1_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r1_0_63_6_7 : label is "";
  attribute RTL_RAM_BITS of data_reg_r1_0_63_6_7 : label is 512;
  attribute RTL_RAM_NAME of data_reg_r1_0_63_6_7 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE of data_reg_r1_0_63_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of data_reg_r1_0_63_6_7 : label is 0;
  attribute ram_addr_end of data_reg_r1_0_63_6_7 : label is 63;
  attribute ram_offset of data_reg_r1_0_63_6_7 : label is 0;
  attribute ram_slice_begin of data_reg_r1_0_63_6_7 : label is 6;
  attribute ram_slice_end of data_reg_r1_0_63_6_7 : label is 7;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r2_0_63_0_2 : label is "";
  attribute RTL_RAM_BITS of data_reg_r2_0_63_0_2 : label is 512;
  attribute RTL_RAM_NAME of data_reg_r2_0_63_0_2 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE of data_reg_r2_0_63_0_2 : label is "RAM_SDP";
  attribute ram_addr_begin of data_reg_r2_0_63_0_2 : label is 0;
  attribute ram_addr_end of data_reg_r2_0_63_0_2 : label is 63;
  attribute ram_offset of data_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_begin of data_reg_r2_0_63_0_2 : label is 0;
  attribute ram_slice_end of data_reg_r2_0_63_0_2 : label is 2;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r2_0_63_3_5 : label is "";
  attribute RTL_RAM_BITS of data_reg_r2_0_63_3_5 : label is 512;
  attribute RTL_RAM_NAME of data_reg_r2_0_63_3_5 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE of data_reg_r2_0_63_3_5 : label is "RAM_SDP";
  attribute ram_addr_begin of data_reg_r2_0_63_3_5 : label is 0;
  attribute ram_addr_end of data_reg_r2_0_63_3_5 : label is 63;
  attribute ram_offset of data_reg_r2_0_63_3_5 : label is 0;
  attribute ram_slice_begin of data_reg_r2_0_63_3_5 : label is 3;
  attribute ram_slice_end of data_reg_r2_0_63_3_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of data_reg_r2_0_63_6_7 : label is "";
  attribute RTL_RAM_BITS of data_reg_r2_0_63_6_7 : label is 512;
  attribute RTL_RAM_NAME of data_reg_r2_0_63_6_7 : label is "inst/rtcc_i/registers_0/inst/data";
  attribute RTL_RAM_TYPE of data_reg_r2_0_63_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of data_reg_r2_0_63_6_7 : label is 0;
  attribute ram_addr_end of data_reg_r2_0_63_6_7 : label is 63;
  attribute ram_offset of data_reg_r2_0_63_6_7 : label is 0;
  attribute ram_slice_begin of data_reg_r2_0_63_6_7 : label is 6;
  attribute ram_slice_end of data_reg_r2_0_63_6_7 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \refresh[1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \refresh[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \refresh[3]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \refresh[4]_i_1\ : label is "soft_lutpair93";
  attribute inverted : string;
  attribute inverted of \refresh_reg[6]_inv\ : label is "yes";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \seccnt_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \seccnt_reg[8]_i_1\ : label is 11;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of \wr_data_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of \wr_data_reg[0]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[10]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[11]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[12]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[13]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[14]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[14]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[1]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[2]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[3]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[4]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[5]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[6]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[7]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[8]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[9]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of wr_en_reg : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN";
begin
  D(3 downto 0) <= \^d\(3 downto 0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \last_rd_reg_reg[0]_0\ <= \^last_rd_reg_reg[0]_0\;
  \refresh_reg[6]_inv_0\ <= \^refresh_reg[6]_inv_0\;
  update_i_reg_0 <= \^update_i_reg_0\;
data_reg_r1_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => dout(5 downto 0),
      ADDRB(5 downto 0) => dout(5 downto 0),
      ADDRC(5 downto 0) => dout(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(0),
      DIB => p_3_in(1),
      DIC => p_3_in(2),
      DID => '0',
      DOA => p_1_out(0),
      DOB => p_1_out(1),
      DOC => p_1_out(2),
      DOD => NLW_data_reg_r1_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
data_reg_r1_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => dout(5 downto 0),
      ADDRB(5 downto 0) => dout(5 downto 0),
      ADDRC(5 downto 0) => dout(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(3),
      DIB => p_3_in(4),
      DIC => p_3_in(5),
      DID => '0',
      DOA => p_1_out(3),
      DOB => p_1_out(4),
      DOC => p_1_out(5),
      DOD => NLW_data_reg_r1_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
data_reg_r1_0_63_6_7: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => dout(5 downto 0),
      ADDRB(5 downto 0) => dout(5 downto 0),
      ADDRC(5 downto 0) => dout(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(6),
      DIB => p_3_in(7),
      DIC => '0',
      DID => '0',
      DOA => p_1_out(6),
      DOB => p_1_out(7),
      DOC => NLW_data_reg_r1_0_63_6_7_DOC_UNCONNECTED,
      DOD => NLW_data_reg_r1_0_63_6_7_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
data_reg_r2_0_63_0_2: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRB(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRC(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(0),
      DIB => p_3_in(1),
      DIC => p_3_in(2),
      DID => '0',
      DOA => rd_data_o0(0),
      DOB => rd_data_o0(1),
      DOC => rd_data_o0(2),
      DOD => NLW_data_reg_r2_0_63_0_2_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
data_reg_r2_0_63_3_5: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRB(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRC(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(3),
      DIB => p_3_in(4),
      DIC => p_3_in(5),
      DID => '0',
      DOA => rd_data_o0(3),
      DOB => rd_data_o0(4),
      DOC => rd_data_o0(5),
      DOD => NLW_data_reg_r2_0_63_3_5_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
data_reg_r2_0_63_6_7: unisim.vcomponents.RAM64M
     port map (
      ADDRA(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRB(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRC(5 downto 0) => rd_reg_i(5 downto 0),
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      DIA => p_3_in(6),
      DIB => p_3_in(7),
      DIC => '0',
      DID => '0',
      DOA => rd_data_o0(6),
      DOB => rd_data_o0(7),
      DOC => NLW_data_reg_r2_0_63_6_7_DOC_UNCONNECTED,
      DOD => NLW_data_reg_r2_0_63_6_7_DOD_UNCONNECTED,
      WCLK => clk_peripheral,
      WE => '1'
    );
\last_rd_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(0),
      Q => last_rd_reg(0),
      R => '0'
    );
\last_rd_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(1),
      Q => last_rd_reg(1),
      R => '0'
    );
\last_rd_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(2),
      Q => last_rd_reg(2),
      R => '0'
    );
\last_rd_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(3),
      Q => \last_rd_reg_reg[5]_0\(0),
      R => '0'
    );
\last_rd_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(4),
      Q => \last_rd_reg_reg[5]_0\(1),
      R => '0'
    );
\last_rd_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_reg_i(5),
      Q => \last_rd_reg_reg[5]_0\(2),
      R => '0'
    );
\rd_data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(0),
      Q => \rd_data_o_reg_n_0_[0]\,
      R => '0'
    );
\rd_data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(1),
      Q => data3,
      R => '0'
    );
\rd_data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(2),
      Q => data4,
      R => '0'
    );
\rd_data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(3),
      Q => data5,
      R => '0'
    );
\rd_data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(4),
      Q => data6,
      R => '0'
    );
\rd_data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(5),
      Q => data7,
      R => '0'
    );
\rd_data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(6),
      Q => data0,
      R => '0'
    );
\rd_data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => E(0),
      D => rd_data_o0(7),
      Q => data1,
      R => '0'
    );
\refresh[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => wr_data0(0)
    );
\refresh[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => wr_data0(1)
    );
\refresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => refresh_reg(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \^d\(0)
    );
\refresh[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => refresh_reg(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => refresh_reg(2),
      O => \^d\(1)
    );
\refresh[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => refresh_reg(4),
      I1 => refresh_reg(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => refresh_reg(3),
      O => \^d\(2)
    );
\refresh[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF5504"
    )
        port map (
      I0 => \refresh[5]_i_3_n_0\,
      I1 => seccnt_reg(21),
      I2 => \seccnt[0]_i_4_n_0\,
      I3 => seccnt_reg(22),
      I4 => \seccnt[0]_i_3_n_0\,
      I5 => \^refresh_reg[6]_inv_0\,
      O => \refresh[5]_i_1_n_0\
    );
\refresh[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => refresh_reg(5),
      I1 => refresh_reg(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => refresh_reg(2),
      I5 => refresh_reg(4),
      O => \^d\(3)
    );
\refresh[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => seccnt_reg(24),
      I1 => seccnt_reg(23),
      O => \refresh[5]_i_3_n_0\
    );
\refresh[6]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => refresh_reg(4),
      I1 => refresh_reg(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => refresh_reg(3),
      I5 => refresh_reg(5),
      O => p_0_in(6)
    );
\refresh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => wr_data0(0),
      Q => \^q\(0),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => wr_data0(1),
      Q => \^q\(1),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => \^d\(0),
      Q => refresh_reg(2),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => \^d\(1),
      Q => refresh_reg(3),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => \^d\(2),
      Q => refresh_reg(4),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => \^d\(3),
      Q => refresh_reg(5),
      R => \refresh[5]_i_1_n_0\
    );
\refresh_reg[6]_inv\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => \^refresh_reg[6]_inv_0\,
      D => p_0_in(6),
      Q => \^refresh_reg[6]_inv_0\,
      S => \refresh[5]_i_1_n_0\
    );
sda_o_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data3,
      I1 => sda_o_i_6_0(0),
      I2 => \rd_data_o_reg_n_0_[0]\,
      O => sda_o_i_10_n_0
    );
sda_o_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB3B"
    )
        port map (
      I0 => data0,
      I1 => sda_o_i_6_0(3),
      I2 => sda_o_i_6_0(0),
      I3 => data1,
      O => sda_o_i_11_n_0
    );
sda_o_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7,
      I1 => data6,
      I2 => sda_o_i_6_0(1),
      I3 => data5,
      I4 => sda_o_i_6_0(0),
      I5 => data4,
      O => sda_o_i_13_n_0
    );
sda_o_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF00470047"
    )
        port map (
      I0 => sda_o_i_10_n_0,
      I1 => sda_o_i_6_0(1),
      I2 => sda_o_i_11_n_0,
      I3 => sda_o_reg,
      I4 => sda_o_i_13_n_0,
      I5 => sda_o_i_6_0(2),
      O => \cnt_reg[1]\
    );
\seccnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEAAAAAAAAAAAA"
    )
        port map (
      I0 => \seccnt[0]_i_3_n_0\,
      I1 => seccnt_reg(22),
      I2 => \seccnt[0]_i_4_n_0\,
      I3 => seccnt_reg(21),
      I4 => seccnt_reg(24),
      I5 => seccnt_reg(23),
      O => \seccnt[0]_i_1_n_0\
    );
\seccnt[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => seccnt_reg(26),
      I1 => seccnt_reg(25),
      I2 => seccnt_reg(28),
      I3 => \seccnt[0]_i_6_n_0\,
      O => \seccnt[0]_i_3_n_0\
    );
\seccnt[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005555FF57"
    )
        port map (
      I0 => seccnt_reg(19),
      I1 => \seccnt[0]_i_7_n_0\,
      I2 => \seccnt[0]_i_8_n_0\,
      I3 => \seccnt[0]_i_9_n_0\,
      I4 => seccnt_reg(18),
      I5 => seccnt_reg(20),
      O => \seccnt[0]_i_4_n_0\
    );
\seccnt[0]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \seccnt_reg_n_0_[0]\,
      O => \seccnt[0]_i_5_n_0\
    );
\seccnt[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => seccnt_reg(29),
      I1 => seccnt_reg(31),
      I2 => seccnt_reg(27),
      I3 => seccnt_reg(30),
      O => \seccnt[0]_i_6_n_0\
    );
\seccnt[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => seccnt_reg(9),
      I1 => seccnt_reg(10),
      I2 => seccnt_reg(13),
      I3 => seccnt_reg(8),
      I4 => seccnt_reg(12),
      I5 => seccnt_reg(11),
      O => \seccnt[0]_i_7_n_0\
    );
\seccnt[0]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => seccnt_reg(15),
      I1 => seccnt_reg(14),
      O => \seccnt[0]_i_8_n_0\
    );
\seccnt[0]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => seccnt_reg(17),
      I1 => seccnt_reg(16),
      O => \seccnt[0]_i_9_n_0\
    );
\seccnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_7\,
      Q => \seccnt_reg_n_0_[0]\,
      S => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \seccnt_reg[0]_i_2_n_0\,
      CO(2) => \seccnt_reg[0]_i_2_n_1\,
      CO(1) => \seccnt_reg[0]_i_2_n_2\,
      CO(0) => \seccnt_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \seccnt_reg[0]_i_2_n_4\,
      O(2) => \seccnt_reg[0]_i_2_n_5\,
      O(1) => \seccnt_reg[0]_i_2_n_6\,
      O(0) => \seccnt_reg[0]_i_2_n_7\,
      S(3) => \seccnt_reg_n_0_[3]\,
      S(2) => \seccnt_reg_n_0_[2]\,
      S(1) => \seccnt_reg_n_0_[1]\,
      S(0) => \seccnt[0]_i_5_n_0\
    );
\seccnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_5\,
      Q => seccnt_reg(10),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_4\,
      Q => seccnt_reg(11),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_7\,
      Q => seccnt_reg(12),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[8]_i_1_n_0\,
      CO(3) => \seccnt_reg[12]_i_1_n_0\,
      CO(2) => \seccnt_reg[12]_i_1_n_1\,
      CO(1) => \seccnt_reg[12]_i_1_n_2\,
      CO(0) => \seccnt_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[12]_i_1_n_4\,
      O(2) => \seccnt_reg[12]_i_1_n_5\,
      O(1) => \seccnt_reg[12]_i_1_n_6\,
      O(0) => \seccnt_reg[12]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(15 downto 12)
    );
\seccnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_6\,
      Q => seccnt_reg(13),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_5\,
      Q => seccnt_reg(14),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[12]_i_1_n_4\,
      Q => seccnt_reg(15),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_7\,
      Q => seccnt_reg(16),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[12]_i_1_n_0\,
      CO(3) => \seccnt_reg[16]_i_1_n_0\,
      CO(2) => \seccnt_reg[16]_i_1_n_1\,
      CO(1) => \seccnt_reg[16]_i_1_n_2\,
      CO(0) => \seccnt_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[16]_i_1_n_4\,
      O(2) => \seccnt_reg[16]_i_1_n_5\,
      O(1) => \seccnt_reg[16]_i_1_n_6\,
      O(0) => \seccnt_reg[16]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(19 downto 16)
    );
\seccnt_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_6\,
      Q => seccnt_reg(17),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_5\,
      Q => seccnt_reg(18),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[16]_i_1_n_4\,
      Q => seccnt_reg(19),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_6\,
      Q => \seccnt_reg_n_0_[1]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_7\,
      Q => seccnt_reg(20),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[16]_i_1_n_0\,
      CO(3) => \seccnt_reg[20]_i_1_n_0\,
      CO(2) => \seccnt_reg[20]_i_1_n_1\,
      CO(1) => \seccnt_reg[20]_i_1_n_2\,
      CO(0) => \seccnt_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[20]_i_1_n_4\,
      O(2) => \seccnt_reg[20]_i_1_n_5\,
      O(1) => \seccnt_reg[20]_i_1_n_6\,
      O(0) => \seccnt_reg[20]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(23 downto 20)
    );
\seccnt_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_6\,
      Q => seccnt_reg(21),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_5\,
      Q => seccnt_reg(22),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[20]_i_1_n_4\,
      Q => seccnt_reg(23),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_7\,
      Q => seccnt_reg(24),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[20]_i_1_n_0\,
      CO(3) => \seccnt_reg[24]_i_1_n_0\,
      CO(2) => \seccnt_reg[24]_i_1_n_1\,
      CO(1) => \seccnt_reg[24]_i_1_n_2\,
      CO(0) => \seccnt_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[24]_i_1_n_4\,
      O(2) => \seccnt_reg[24]_i_1_n_5\,
      O(1) => \seccnt_reg[24]_i_1_n_6\,
      O(0) => \seccnt_reg[24]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(27 downto 24)
    );
\seccnt_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_6\,
      Q => seccnt_reg(25),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_5\,
      Q => seccnt_reg(26),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[24]_i_1_n_4\,
      Q => seccnt_reg(27),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_7\,
      Q => seccnt_reg(28),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[24]_i_1_n_0\,
      CO(3) => \NLW_seccnt_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \seccnt_reg[28]_i_1_n_1\,
      CO(1) => \seccnt_reg[28]_i_1_n_2\,
      CO(0) => \seccnt_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[28]_i_1_n_4\,
      O(2) => \seccnt_reg[28]_i_1_n_5\,
      O(1) => \seccnt_reg[28]_i_1_n_6\,
      O(0) => \seccnt_reg[28]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(31 downto 28)
    );
\seccnt_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_6\,
      Q => seccnt_reg(29),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_5\,
      Q => \seccnt_reg_n_0_[2]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_5\,
      Q => seccnt_reg(30),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[28]_i_1_n_4\,
      Q => seccnt_reg(31),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[0]_i_2_n_4\,
      Q => \seccnt_reg_n_0_[3]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_7\,
      Q => \seccnt_reg_n_0_[4]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[0]_i_2_n_0\,
      CO(3) => \seccnt_reg[4]_i_1_n_0\,
      CO(2) => \seccnt_reg[4]_i_1_n_1\,
      CO(1) => \seccnt_reg[4]_i_1_n_2\,
      CO(0) => \seccnt_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[4]_i_1_n_4\,
      O(2) => \seccnt_reg[4]_i_1_n_5\,
      O(1) => \seccnt_reg[4]_i_1_n_6\,
      O(0) => \seccnt_reg[4]_i_1_n_7\,
      S(3) => \seccnt_reg_n_0_[7]\,
      S(2) => \seccnt_reg_n_0_[6]\,
      S(1) => \seccnt_reg_n_0_[5]\,
      S(0) => \seccnt_reg_n_0_[4]\
    );
\seccnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_6\,
      Q => \seccnt_reg_n_0_[5]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_5\,
      Q => \seccnt_reg_n_0_[6]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[4]_i_1_n_4\,
      Q => \seccnt_reg_n_0_[7]\,
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_7\,
      Q => seccnt_reg(8),
      R => \seccnt[0]_i_1_n_0\
    );
\seccnt_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \seccnt_reg[4]_i_1_n_0\,
      CO(3) => \seccnt_reg[8]_i_1_n_0\,
      CO(2) => \seccnt_reg[8]_i_1_n_1\,
      CO(1) => \seccnt_reg[8]_i_1_n_2\,
      CO(0) => \seccnt_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \seccnt_reg[8]_i_1_n_4\,
      O(2) => \seccnt_reg[8]_i_1_n_5\,
      O(1) => \seccnt_reg[8]_i_1_n_6\,
      O(0) => \seccnt_reg[8]_i_1_n_7\,
      S(3 downto 0) => seccnt_reg(11 downto 8)
    );
\seccnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \seccnt_reg[8]_i_1_n_6\,
      Q => seccnt_reg(9),
      R => \seccnt[0]_i_1_n_0\
    );
update_i_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_0_update_t,
      Q => \^update_i_reg_0\,
      R => '0'
    );
\wr_data[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFE"
    )
        port map (
      I0 => \wr_data_reg[7]_0\,
      I1 => \^last_rd_reg_reg[0]_0\,
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => rtc_0_update_t,
      I4 => \^update_i_reg_0\,
      O => \wr_data[14]_i_1_n_0\
    );
\wr_data[14]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^update_i_reg_0\,
      I1 => rtc_0_update_t,
      O => \wr_data[14]_i_2_n_0\
    );
\wr_data[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => last_rd_reg(0),
      I1 => rd_reg_i(0),
      I2 => rd_reg_i(1),
      I3 => last_rd_reg(1),
      I4 => rd_reg_i(2),
      I5 => last_rd_reg(2),
      O => \^last_rd_reg_reg[0]_0\
    );
\wr_data[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0000FE"
    )
        port map (
      I0 => \wr_data_reg[7]_0\,
      I1 => \^last_rd_reg_reg[0]_0\,
      I2 => \^refresh_reg[6]_inv_0\,
      I3 => \^update_i_reg_0\,
      I4 => rtc_0_update_t,
      O => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(0),
      Q => din(0),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(2),
      Q => din(10),
      R => '0'
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(3),
      Q => din(11),
      R => '0'
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(4),
      Q => din(12),
      R => '0'
    );
\wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(5),
      Q => din(13),
      R => '0'
    );
\wr_data_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data[14]_i_2_n_0\,
      Q => din(14),
      R => '0'
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(1),
      Q => din(1),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(2),
      Q => din(2),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(3),
      Q => din(3),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(4),
      Q => din(4),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(5),
      Q => din(5),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(6),
      Q => din(6),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[7]_1\(7),
      Q => din(7),
      R => \wr_data[7]_i_1__0_n_0\
    );
\wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(0),
      Q => din(8),
      R => '0'
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[14]_i_1_n_0\,
      D => \wr_data_reg[13]_0\(1),
      Q => din(9),
      R => '0'
    );
wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \wr_data[14]_i_1_n_0\,
      Q => wr_en,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtc is
  port (
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    update_t_reg_0 : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    scl_reg_0 : out STD_LOGIC;
    \wr_reg_o_reg[5]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_3_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_o_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ptr_reg[5]_0\ : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC;
    update_i : in STD_LOGIC;
    \wr_data_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \wr_data_reg[13]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \rd_data_o_reg[0]\ : in STD_LOGIC;
    \rd_data_o_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sda_o_reg_0 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtc : entity is "rtc";
end zxnexys_zxrtc_0_0_rtc;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtc is
  signal \^d\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ack : STD_LOGIC;
  signal ack14_out : STD_LOGIC;
  signal ack_i_1_n_0 : STD_LOGIC;
  signal bcnt : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \bcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_5_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_6_n_0\ : STD_LOGIC;
  signal \bcnt[10]_i_7_n_0\ : STD_LOGIC;
  signal \bcnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[4]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[4]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[5]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[5]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[6]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[6]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[6]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[7]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[7]_i_2_n_0\ : STD_LOGIC;
  signal \bcnt[7]_i_3_n_0\ : STD_LOGIC;
  signal \bcnt[8]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[9]_i_1_n_0\ : STD_LOGIC;
  signal \bcnt[9]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[0]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[1]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_2_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_3_n_0\ : STD_LOGIC;
  signal \cnt[3]_i_4_n_0\ : STD_LOGIC;
  signal \^data_o_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal i2c_rw_i_1_n_0 : STD_LOGIC;
  signal i2c_rw_i_2_n_0 : STD_LOGIC;
  signal i2c_rw_reg_n_0 : STD_LOGIC;
  signal old_scl : STD_LOGIC;
  signal old_sda : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \ptr[0]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[1]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[2]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_3_n_0\ : STD_LOGIC;
  signal \ptr[3]_i_4_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[4]_i_2_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_1_n_0\ : STD_LOGIC;
  signal \ptr[5]_i_2_n_0\ : STD_LOGIC;
  signal \^ptr_reg[5]_0\ : STD_LOGIC;
  signal rtc_0_wr_reg_o : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal scl_i_1_n_0 : STD_LOGIC;
  signal scl_reg_n_0 : STD_LOGIC;
  signal \scl_sr_reg_n_0_[0]\ : STD_LOGIC;
  signal \scl_sr_reg_n_0_[1]\ : STD_LOGIC;
  signal sda_i_1_n_0 : STD_LOGIC;
  signal \^sda_o\ : STD_LOGIC;
  signal sda_o_i_1_n_0 : STD_LOGIC;
  signal sda_o_i_2_n_0 : STD_LOGIC;
  signal sda_o_i_3_n_0 : STD_LOGIC;
  signal sda_o_i_4_n_0 : STD_LOGIC;
  signal sda_o_i_5_n_0 : STD_LOGIC;
  signal sda_o_i_7_n_0 : STD_LOGIC;
  signal sda_o_i_8_n_0 : STD_LOGIC;
  signal sda_o_i_9_n_0 : STD_LOGIC;
  signal sda_reg_n_0 : STD_LOGIC;
  signal \sda_sr_reg_n_0_[0]\ : STD_LOGIC;
  signal tmp : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \tmp[7]_i_2_n_0\ : STD_LOGIC;
  signal tmp_0 : STD_LOGIC;
  signal update_t2_out : STD_LOGIC;
  signal update_t_i_1_n_0 : STD_LOGIC;
  signal \^update_t_reg_0\ : STD_LOGIC;
  signal \wr_data[9]_i_2_n_0\ : STD_LOGIC;
  signal \wr_reg_o[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_reg_o[5]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bcnt[0]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \bcnt[10]_i_4\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \bcnt[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \bcnt[2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \bcnt[3]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \bcnt[6]_i_3\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \cnt[0]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \ptr[3]_i_3\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \ptr[3]_i_4\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \ptr[4]_i_2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \ptr[5]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of sda_o_i_12 : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of sda_o_i_3 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of sda_o_i_8 : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \wr_reg_o[5]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \wr_reg_o[5]_i_3\ : label is "soft_lutpair98";
begin
  D(5 downto 0) <= \^d\(5 downto 0);
  Q(3 downto 0) <= \^q\(3 downto 0);
  \data_o_reg[7]_0\(7 downto 0) <= \^data_o_reg[7]_0\(7 downto 0);
  \ptr_reg[5]_0\ <= \^ptr_reg[5]_0\;
  sda_o <= \^sda_o\;
  update_t_reg_0 <= \^update_t_reg_0\;
ack_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444444444F44444"
    )
        port map (
      I0 => ack14_out,
      I1 => ack,
      I2 => sda_o_i_3_n_0,
      I3 => \cnt[3]_i_4_n_0\,
      I4 => sda_o_i_4_n_0,
      I5 => reset,
      O => ack_i_1_n_0
    );
ack_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => ack_i_1_n_0,
      Q => ack,
      R => '0'
    );
\bcnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => bcnt(0),
      O => \bcnt[0]_i_1_n_0\
    );
\bcnt[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => reset,
      I1 => sda_o_i_4_n_0,
      I2 => \cnt[3]_i_4_n_0\,
      I3 => sda_o_i_3_n_0,
      O => \bcnt[10]_i_1_n_0\
    );
\bcnt[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => ack14_out,
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => reset,
      I3 => \bcnt[10]_i_6_n_0\,
      O => \bcnt[10]_i_2_n_0\
    );
\bcnt[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => \bcnt[10]_i_7_n_0\,
      I2 => bcnt(10),
      O => \bcnt[10]_i_3_n_0\
    );
\bcnt[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => sda_reg_n_0,
      I1 => old_sda,
      I2 => scl_reg_n_0,
      I3 => old_scl,
      I4 => reset,
      O => ack14_out
    );
\bcnt[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000AAAAAA8A"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_7_n_0,
      I2 => sda_o_i_8_n_0,
      I3 => \wr_reg_o[5]_i_3_n_0\,
      I4 => bcnt(0),
      I5 => \cnt[3]_i_4_n_0\,
      O => \bcnt[10]_i_5_n_0\
    );
\bcnt[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFFFFFFFFFFFFF"
    )
        port map (
      I0 => bcnt(9),
      I1 => bcnt(8),
      I2 => \bcnt[9]_i_2_n_0\,
      I3 => bcnt(6),
      I4 => bcnt(7),
      I5 => bcnt(10),
      O => \bcnt[10]_i_6_n_0\
    );
\bcnt[10]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FFFFFF"
    )
        port map (
      I0 => bcnt(7),
      I1 => bcnt(6),
      I2 => \bcnt[9]_i_2_n_0\,
      I3 => bcnt(8),
      I4 => bcnt(9),
      O => \bcnt[10]_i_7_n_0\
    );
\bcnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => bcnt(0),
      I2 => bcnt(1),
      O => \bcnt[1]_i_1_n_0\
    );
\bcnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => bcnt(1),
      I2 => bcnt(0),
      I3 => bcnt(2),
      O => \bcnt[2]_i_1_n_0\
    );
\bcnt[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_3_n_0,
      I2 => \bcnt[7]_i_2_n_0\,
      I3 => \bcnt[10]_i_6_n_0\,
      I4 => \bcnt[3]_i_2_n_0\,
      O => \bcnt[3]_i_1_n_0\
    );
\bcnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAABFFF"
    )
        port map (
      I0 => \bcnt[6]_i_3_n_0\,
      I1 => bcnt(0),
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => bcnt(3),
      O => \bcnt[3]_i_2_n_0\
    );
\bcnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_3_n_0,
      I2 => \bcnt[7]_i_2_n_0\,
      I3 => \bcnt[10]_i_6_n_0\,
      I4 => \bcnt[4]_i_2_n_0\,
      O => \bcnt[4]_i_1_n_0\
    );
\bcnt[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAABFFFFFFF"
    )
        port map (
      I0 => \bcnt[6]_i_3_n_0\,
      I1 => bcnt(2),
      I2 => bcnt(1),
      I3 => bcnt(0),
      I4 => bcnt(3),
      I5 => bcnt(4),
      O => \bcnt[4]_i_2_n_0\
    );
\bcnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_3_n_0,
      I2 => \bcnt[7]_i_2_n_0\,
      I3 => \bcnt[10]_i_6_n_0\,
      I4 => \bcnt[5]_i_2_n_0\,
      I5 => \bcnt[6]_i_3_n_0\,
      O => \bcnt[5]_i_1_n_0\
    );
\bcnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => bcnt(5),
      I1 => bcnt(4),
      I2 => bcnt(2),
      I3 => bcnt(1),
      I4 => bcnt(0),
      I5 => bcnt(3),
      O => \bcnt[5]_i_2_n_0\
    );
\bcnt[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000010"
    )
        port map (
      I0 => \bcnt[6]_i_2_n_0\,
      I1 => \bcnt[7]_i_2_n_0\,
      I2 => \bcnt[10]_i_6_n_0\,
      I3 => bcnt(6),
      I4 => \bcnt[9]_i_2_n_0\,
      I5 => \bcnt[6]_i_3_n_0\,
      O => \bcnt[6]_i_1_n_0\
    );
\bcnt[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000100FFFFFFFF"
    )
        port map (
      I0 => bcnt(0),
      I1 => bcnt(1),
      I2 => bcnt(2),
      I3 => sda_o_i_8_n_0,
      I4 => sda_o_i_7_n_0,
      I5 => ack,
      O => \bcnt[6]_i_2_n_0\
    );
\bcnt[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^q\(0),
      I1 => scl_reg_n_0,
      I2 => old_scl,
      O => \bcnt[6]_i_3_n_0\
    );
\bcnt[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_3_n_0,
      I2 => \bcnt[7]_i_2_n_0\,
      I3 => \bcnt[10]_i_6_n_0\,
      I4 => \bcnt[7]_i_3_n_0\,
      O => \bcnt[7]_i_1_n_0\
    );
\bcnt[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(3),
      O => \bcnt[7]_i_2_n_0\
    );
\bcnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFDFDFFFDFFFFF"
    )
        port map (
      I0 => old_scl,
      I1 => scl_reg_n_0,
      I2 => \^q\(0),
      I3 => \bcnt[9]_i_2_n_0\,
      I4 => bcnt(6),
      I5 => bcnt(7),
      O => \bcnt[7]_i_3_n_0\
    );
\bcnt[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82888888"
    )
        port map (
      I0 => \bcnt[10]_i_5_n_0\,
      I1 => bcnt(8),
      I2 => \bcnt[9]_i_2_n_0\,
      I3 => bcnt(6),
      I4 => bcnt(7),
      O => \bcnt[8]_i_1_n_0\
    );
\bcnt[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF000020000000"
    )
        port map (
      I0 => bcnt(8),
      I1 => \bcnt[9]_i_2_n_0\,
      I2 => bcnt(6),
      I3 => bcnt(7),
      I4 => \bcnt[10]_i_5_n_0\,
      I5 => bcnt(9),
      O => \bcnt[9]_i_1_n_0\
    );
\bcnt[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => bcnt(4),
      I1 => bcnt(2),
      I2 => bcnt(1),
      I3 => bcnt(0),
      I4 => bcnt(3),
      I5 => bcnt(5),
      O => \bcnt[9]_i_2_n_0\
    );
\bcnt_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[0]_i_1_n_0\,
      Q => bcnt(0),
      S => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[10]_i_3_n_0\,
      Q => bcnt(10),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[1]_i_1_n_0\,
      Q => bcnt(1),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[2]_i_1_n_0\,
      Q => bcnt(2),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[3]_i_1_n_0\,
      Q => bcnt(3),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[4]_i_1_n_0\,
      Q => bcnt(4),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[5]_i_1_n_0\,
      Q => bcnt(5),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[6]_i_1_n_0\,
      Q => bcnt(6),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[7]_i_1_n_0\,
      Q => bcnt(7),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[8]_i_1_n_0\,
      Q => bcnt(8),
      R => \bcnt[10]_i_1_n_0\
    );
\bcnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \bcnt[10]_i_2_n_0\,
      D => \bcnt[9]_i_1_n_0\,
      Q => bcnt(9),
      R => \bcnt[10]_i_1_n_0\
    );
\cnt[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F1F1F100F1"
    )
        port map (
      I0 => ack,
      I1 => sda_o_i_3_n_0,
      I2 => \cnt[3]_i_4_n_0\,
      I3 => \cnt[0]_i_2_n_0\,
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \^q\(0),
      O => \cnt[0]_i_1_n_0\
    );
\cnt[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => old_scl,
      I1 => scl_reg_n_0,
      I2 => sda_reg_n_0,
      I3 => old_sda,
      O => \cnt[0]_i_2_n_0\
    );
\cnt[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAEA"
    )
        port map (
      I0 => \cnt[1]_i_2_n_0\,
      I1 => sda_o_i_3_n_0,
      I2 => sda_o_i_4_n_0,
      I3 => \cnt[3]_i_4_n_0\,
      I4 => ack,
      O => \cnt[1]_i_1_n_0\
    );
\cnt[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444000000004440"
    )
        port map (
      I0 => old_scl,
      I1 => scl_reg_n_0,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \cnt[1]_i_2_n_0\
    );
\cnt[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444440000000040"
    )
        port map (
      I0 => old_scl,
      I1 => scl_reg_n_0,
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \^q\(2),
      O => \cnt[2]_i_1_n_0\
    );
\cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF6000"
    )
        port map (
      I0 => old_sda,
      I1 => sda_reg_n_0,
      I2 => scl_reg_n_0,
      I3 => old_scl,
      I4 => \tmp[7]_i_2_n_0\,
      I5 => sda_o_i_5_n_0,
      O => \cnt[3]_i_1_n_0\
    );
\cnt[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55F355D1"
    )
        port map (
      I0 => \cnt[3]_i_3_n_0\,
      I1 => sda_o_i_3_n_0,
      I2 => sda_o_i_4_n_0,
      I3 => \cnt[3]_i_4_n_0\,
      I4 => ack,
      O => \cnt[3]_i_2_n_0\
    );
\cnt[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5556FFFF55560000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \tmp[7]_i_2_n_0\,
      I5 => \cnt[0]_i_2_n_0\,
      O => \cnt[3]_i_3_n_0\
    );
\cnt[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => old_scl,
      I4 => scl_reg_n_0,
      I5 => \^q\(0),
      O => \cnt[3]_i_4_n_0\
    );
\cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[0]_i_1_n_0\,
      Q => \^q\(0),
      R => reset
    );
\cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[1]_i_1_n_0\,
      Q => \^q\(1),
      R => reset
    );
\cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[2]_i_1_n_0\,
      Q => \^q\(2),
      R => reset
    );
\cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => \cnt[3]_i_1_n_0\,
      D => \cnt[3]_i_2_n_0\,
      Q => \^q\(3),
      R => reset
    );
\data_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(0),
      Q => \^data_o_reg[7]_0\(0),
      R => '0'
    );
\data_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(1),
      Q => \^data_o_reg[7]_0\(1),
      R => '0'
    );
\data_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(2),
      Q => \^data_o_reg[7]_0\(2),
      R => '0'
    );
\data_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(3),
      Q => \^data_o_reg[7]_0\(3),
      R => '0'
    );
\data_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(4),
      Q => \^data_o_reg[7]_0\(4),
      R => '0'
    );
\data_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(5),
      Q => \^data_o_reg[7]_0\(5),
      R => '0'
    );
\data_o_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(6),
      Q => \^data_o_reg[7]_0\(6),
      R => '0'
    );
\data_o_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => tmp(7),
      Q => \^data_o_reg[7]_0\(7),
      R => '0'
    );
data_reg_r1_0_63_0_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(0),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(0),
      I4 => underflow,
      I5 => dout(0),
      O => p_3_in(0)
    );
data_reg_r1_0_63_0_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(1),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(1),
      I4 => underflow,
      I5 => dout(1),
      O => p_3_in(1)
    );
data_reg_r1_0_63_0_2_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(2),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(2),
      I4 => underflow,
      I5 => dout(2),
      O => p_3_in(2)
    );
data_reg_r1_0_63_0_2_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(5),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(13),
      O => ADDRD(5)
    );
data_reg_r1_0_63_0_2_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(4),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(12),
      O => ADDRD(4)
    );
data_reg_r1_0_63_0_2_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(11),
      O => ADDRD(3)
    );
data_reg_r1_0_63_0_2_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(2),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(10),
      O => ADDRD(2)
    );
data_reg_r1_0_63_0_2_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(9),
      O => ADDRD(1)
    );
data_reg_r1_0_63_0_2_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => dout(8),
      O => ADDRD(0)
    );
data_reg_r1_0_63_3_5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(3),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(3),
      I4 => underflow,
      I5 => dout(3),
      O => p_3_in(3)
    );
data_reg_r1_0_63_3_5_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(4),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(4),
      I4 => underflow,
      I5 => dout(4),
      O => p_3_in(4)
    );
data_reg_r1_0_63_3_5_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(5),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(5),
      I4 => underflow,
      I5 => dout(5),
      O => p_3_in(5)
    );
data_reg_r1_0_63_6_7_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(6),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(6),
      I4 => underflow,
      I5 => dout(6),
      O => p_3_in(6)
    );
data_reg_r1_0_63_6_7_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EB28EBEBEB282828"
    )
        port map (
      I0 => \^data_o_reg[7]_0\(7),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => p_1_out(7),
      I4 => underflow,
      I5 => dout(7),
      O => p_3_in(7)
    );
i2c_rw_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3B333A3308000A00"
    )
        port map (
      I0 => tmp(0),
      I1 => ack14_out,
      I2 => i2c_rw_i_2_n_0,
      I3 => sda_o_i_4_n_0,
      I4 => reset,
      I5 => i2c_rw_reg_n_0,
      O => i2c_rw_i_1_n_0
    );
i2c_rw_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \cnt[3]_i_4_n_0\,
      I1 => bcnt(0),
      I2 => bcnt(1),
      I3 => bcnt(2),
      I4 => sda_o_i_8_n_0,
      I5 => sda_o_i_7_n_0,
      O => i2c_rw_i_2_n_0
    );
i2c_rw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => i2c_rw_i_1_n_0,
      Q => i2c_rw_reg_n_0,
      R => '0'
    );
old_scl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => scl_reg_n_0,
      Q => old_scl,
      R => '0'
    );
old_sda_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => sda_reg_n_0,
      Q => old_sda,
      R => '0'
    );
\ptr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8FB0"
    )
        port map (
      I0 => tmp(0),
      I1 => \ptr[3]_i_2_n_0\,
      I2 => \bcnt[10]_i_5_n_0\,
      I3 => \^d\(0),
      O => \ptr[0]_i_1_n_0\
    );
\ptr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EE6A226A"
    )
        port map (
      I0 => \^d\(1),
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => \^d\(0),
      I3 => \ptr[3]_i_2_n_0\,
      I4 => tmp(1),
      O => \ptr[1]_i_1_n_0\
    );
\ptr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE6AAA22226AAA"
    )
        port map (
      I0 => \^d\(2),
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => \^d\(1),
      I3 => \^d\(0),
      I4 => \ptr[3]_i_2_n_0\,
      I5 => tmp(2),
      O => \ptr[2]_i_1_n_0\
    );
\ptr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FF8B00"
    )
        port map (
      I0 => tmp(3),
      I1 => \ptr[3]_i_2_n_0\,
      I2 => \ptr[3]_i_3_n_0\,
      I3 => \bcnt[10]_i_5_n_0\,
      I4 => \^d\(3),
      O => \ptr[3]_i_1_n_0\
    );
\ptr[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sda_o_i_7_n_0,
      I1 => bcnt(3),
      I2 => bcnt(8),
      I3 => bcnt(4),
      I4 => bcnt(6),
      I5 => \ptr[3]_i_4_n_0\,
      O => \ptr[3]_i_2_n_0\
    );
\ptr[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^d\(1),
      I2 => \^d\(2),
      O => \ptr[3]_i_3_n_0\
    );
\ptr[3]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => bcnt(2),
      I1 => bcnt(1),
      I2 => i2c_rw_reg_n_0,
      I3 => bcnt(0),
      O => \ptr[3]_i_4_n_0\
    );
\ptr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66AA66AAE6EA262A"
    )
        port map (
      I0 => \^d\(4),
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => \ptr[4]_i_2_n_0\,
      I3 => \ptr[5]_i_2_n_0\,
      I4 => tmp(4),
      I5 => i2c_rw_reg_n_0,
      O => \ptr[4]_i_1_n_0\
    );
\ptr[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => sda_o_i_7_n_0,
      I1 => sda_o_i_8_n_0,
      I2 => bcnt(0),
      I3 => bcnt(2),
      I4 => bcnt(1),
      O => \ptr[4]_i_2_n_0\
    );
\ptr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F707F808FFFF0000"
    )
        port map (
      I0 => \ptr[5]_i_2_n_0\,
      I1 => \^d\(4),
      I2 => \ptr[3]_i_2_n_0\,
      I3 => tmp(5),
      I4 => \^d\(5),
      I5 => \bcnt[10]_i_5_n_0\,
      O => \ptr[5]_i_1_n_0\
    );
\ptr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^d\(2),
      I2 => \^d\(1),
      I3 => \^d\(0),
      O => \ptr[5]_i_2_n_0\
    );
\ptr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[0]_i_1_n_0\,
      Q => \^d\(0),
      R => reset
    );
\ptr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[1]_i_1_n_0\,
      Q => \^d\(1),
      R => reset
    );
\ptr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[2]_i_1_n_0\,
      Q => \^d\(2),
      R => reset
    );
\ptr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[3]_i_1_n_0\,
      Q => \^d\(3),
      R => reset
    );
\ptr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[4]_i_1_n_0\,
      Q => \^d\(4),
      R => reset
    );
\ptr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => \ptr[5]_i_1_n_0\,
      Q => \^d\(5),
      R => reset
    );
\rd_data_o[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^ptr_reg[5]_0\,
      I1 => \rd_data_o_reg[0]\,
      O => E(0)
    );
scl_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE40"
    )
        port map (
      I0 => reset,
      I1 => \scl_sr_reg_n_0_[1]\,
      I2 => \scl_sr_reg_n_0_[0]\,
      I3 => scl_reg_n_0,
      O => scl_i_1_n_0
    );
scl_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => scl_i_1_n_0,
      Q => scl_reg_n_0,
      R => '0'
    );
\scl_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => scl_i,
      Q => \scl_sr_reg_n_0_[0]\,
      R => '0'
    );
\scl_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => \scl_sr_reg_n_0_[0]\,
      Q => \scl_sr_reg_n_0_[1]\,
      R => '0'
    );
sda_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE40"
    )
        port map (
      I0 => reset,
      I1 => p_0_in0_in,
      I2 => \sda_sr_reg_n_0_[0]\,
      I3 => sda_reg_n_0,
      O => sda_i_1_n_0
    );
sda_o_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888B8BBBB"
    )
        port map (
      I0 => \^sda_o\,
      I1 => sda_o_i_2_n_0,
      I2 => sda_o_i_3_n_0,
      I3 => sda_o_i_4_n_0,
      I4 => sda_o_i_5_n_0,
      I5 => sda_o_reg_0,
      O => sda_o_i_1_n_0
    );
sda_o_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFFF"
    )
        port map (
      I0 => scl_reg_n_0,
      I1 => old_scl,
      I2 => i2c_rw_reg_n_0,
      I3 => ack,
      O => scl_reg_0
    );
sda_o_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB0"
    )
        port map (
      I0 => scl_reg_n_0,
      I1 => old_scl,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => sda_o_i_2_n_0
    );
sda_o_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => sda_o_i_7_n_0,
      I1 => sda_o_i_8_n_0,
      I2 => bcnt(2),
      I3 => bcnt(1),
      I4 => bcnt(0),
      O => sda_o_i_3_n_0
    );
sda_o_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => sda_o_i_9_n_0,
      I1 => tmp(1),
      I2 => tmp(3),
      I3 => tmp(7),
      O => sda_o_i_4_n_0
    );
sda_o_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000010"
    )
        port map (
      I0 => \cnt[3]_i_4_n_0\,
      I1 => sda_o_i_7_n_0,
      I2 => sda_o_i_8_n_0,
      I3 => \wr_reg_o[5]_i_3_n_0\,
      I4 => bcnt(0),
      I5 => ack,
      O => sda_o_i_5_n_0
    );
sda_o_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => bcnt(7),
      I1 => bcnt(9),
      I2 => bcnt(5),
      I3 => bcnt(10),
      O => sda_o_i_7_n_0
    );
sda_o_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => bcnt(3),
      I1 => bcnt(8),
      I2 => bcnt(4),
      I3 => bcnt(6),
      O => sda_o_i_8_n_0
    );
sda_o_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => tmp(6),
      I1 => tmp(4),
      I2 => tmp(5),
      I3 => tmp(2),
      O => sda_o_i_9_n_0
    );
sda_o_reg: unisim.vcomponents.FDSE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => sda_o_i_1_n_0,
      Q => \^sda_o\,
      S => reset
    );
sda_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => sda_i_1_n_0,
      Q => sda_reg_n_0,
      R => '0'
    );
\sda_sr[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset,
      O => p_1_in
    );
\sda_sr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => sda_i,
      Q => \sda_sr_reg_n_0_[0]\,
      R => '0'
    );
\sda_sr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => p_1_in,
      D => \sda_sr_reg_n_0_[0]\,
      Q => p_0_in0_in,
      R => '0'
    );
\tmp[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \tmp[7]_i_2_n_0\,
      I1 => reset,
      O => tmp_0
    );
\tmp[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFE0000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => scl_reg_n_0,
      I5 => old_scl,
      O => \tmp[7]_i_2_n_0\
    );
\tmp_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => sda_reg_n_0,
      Q => tmp(0),
      R => '0'
    );
\tmp_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(0),
      Q => tmp(1),
      R => '0'
    );
\tmp_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(1),
      Q => tmp(2),
      R => '0'
    );
\tmp_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(2),
      Q => tmp(3),
      R => '0'
    );
\tmp_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(3),
      Q => tmp(4),
      R => '0'
    );
\tmp_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(4),
      Q => tmp(5),
      R => '0'
    );
\tmp_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(5),
      Q => tmp(6),
      R => '0'
    );
\tmp_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => tmp_0,
      D => tmp(6),
      Q => tmp(7),
      R => '0'
    );
update_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0010"
    )
        port map (
      I0 => i2c_rw_reg_n_0,
      I1 => \ptr[4]_i_2_n_0\,
      I2 => \bcnt[10]_i_5_n_0\,
      I3 => reset,
      I4 => \^update_t_reg_0\,
      O => update_t_i_1_n_0
    );
update_t_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => update_t_i_1_n_0,
      Q => \^update_t_reg_0\,
      R => '0'
    );
\wr_data[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB282828EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(2),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => \^d\(2),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[13]\(0),
      O => \wr_reg_o_reg[5]_0\(2)
    );
\wr_data[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB282828EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(3),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => \^d\(3),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[13]\(1),
      O => \wr_reg_o_reg[5]_0\(3)
    );
\wr_data[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB282828EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(4),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => \^d\(4),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[13]\(2),
      O => \wr_reg_o_reg[5]_0\(4)
    );
\wr_data[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBEBEB282828EB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(5),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => \^d\(5),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[13]\(3),
      O => \wr_reg_o_reg[5]_0\(5)
    );
\wr_data[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^d\(5),
      I1 => \rd_data_o_reg[0]_0\(2),
      I2 => \^d\(4),
      I3 => \rd_data_o_reg[0]_0\(1),
      I4 => \rd_data_o_reg[0]_0\(0),
      I5 => \^d\(3),
      O => \^ptr_reg[5]_0\
    );
\wr_data[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828EB28EBEBEB28"
    )
        port map (
      I0 => rtc_0_wr_reg_o(0),
      I1 => \^update_t_reg_0\,
      I2 => update_i,
      I3 => \^d\(0),
      I4 => \wr_data_reg[8]\(2),
      I5 => \wr_data_reg[8]\(0),
      O => \wr_reg_o_reg[5]_0\(0)
    );
\wr_data[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBB8BBB888B8"
    )
        port map (
      I0 => rtc_0_wr_reg_o(1),
      I1 => \wr_data[9]_i_2_n_0\,
      I2 => \^d\(1),
      I3 => \wr_data_reg[8]\(2),
      I4 => \wr_data_reg[8]\(0),
      I5 => \wr_data_reg[8]\(1),
      O => \wr_reg_o_reg[5]_0\(1)
    );
\wr_data[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^update_t_reg_0\,
      I1 => update_i,
      O => \wr_data[9]_i_2_n_0\
    );
\wr_reg_o[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044440444"
    )
        port map (
      I0 => reset,
      I1 => \bcnt[10]_i_5_n_0\,
      I2 => \wr_reg_o[5]_i_2_n_0\,
      I3 => bcnt(0),
      I4 => \wr_reg_o[5]_i_3_n_0\,
      I5 => i2c_rw_reg_n_0,
      O => update_t2_out
    );
\wr_reg_o[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => bcnt(6),
      I1 => bcnt(4),
      I2 => bcnt(8),
      I3 => bcnt(3),
      I4 => sda_o_i_7_n_0,
      O => \wr_reg_o[5]_i_2_n_0\
    );
\wr_reg_o[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => bcnt(2),
      I1 => bcnt(1),
      O => \wr_reg_o[5]_i_3_n_0\
    );
\wr_reg_o_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(0),
      Q => rtc_0_wr_reg_o(0),
      R => '0'
    );
\wr_reg_o_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(1),
      Q => rtc_0_wr_reg_o(1),
      R => '0'
    );
\wr_reg_o_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(2),
      Q => rtc_0_wr_reg_o(2),
      R => '0'
    );
\wr_reg_o_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(3),
      Q => rtc_0_wr_reg_o(3),
      R => '0'
    );
\wr_reg_o_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(4),
      Q => rtc_0_wr_reg_o(4),
      R => '0'
    );
\wr_reg_o_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => update_t2_out,
      D => \^d\(5),
      Q => rtc_0_wr_reg_o(5),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtc_reset is
  port (
    s_axi_aresetn : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtc_reset : entity is "rtc_reset";
end zxnexys_zxrtc_0_0_rtc_reset;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtc_reset is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of reset_n_reg : label is "xilinx.com:signal:reset:1.0  reset_n  RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of reset_n_reg : label is "POLARITY ACTIVE_LOW";
begin
reset_n_reg: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => '1',
      Q => s_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_shift8 is
  port (
    \data_int_reg[7]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_int_reg[7]_1\ : out STD_LOGIC;
    shift_reg_en : in STD_LOGIC;
    \data_int_reg[1]_0\ : in STD_LOGIC;
    \LEVEL_1_GEN.master_sda_reg\ : in STD_LOGIC;
    slave_sda_reg : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \LEVEL_1_GEN.master_sda_reg_0\ : in STD_LOGIC;
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_int_reg[7]_2\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    \data_int_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_shift8 : entity is "shift8";
end zxnexys_zxrtc_0_0_shift8;

architecture STRUCTURE of zxnexys_zxrtc_0_0_shift8 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_int[7]_i_1_n_0\ : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_int[2]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \data_int[3]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \data_int[4]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \data_int[5]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \data_int[6]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \data_int[7]_i_2\ : label is "soft_lutpair7";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\LEVEL_1_GEN.master_sda_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFAFFFFFCFACFF"
    )
        port map (
      I0 => \LEVEL_1_GEN.master_sda_reg\,
      I1 => \^q\(7),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \state__0\(2),
      I5 => \LEVEL_1_GEN.master_sda_reg_0\,
      O => \data_int_reg[7]_1\
    );
\data_int[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(0),
      O => \p_2_in__0\(1)
    );
\data_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(1),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(1),
      O => \p_2_in__0\(2)
    );
\data_int[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(2),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(2),
      O => \p_2_in__0\(3)
    );
\data_int[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(3),
      O => \p_2_in__0\(4)
    );
\data_int[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(4),
      O => \p_2_in__0\(5)
    );
\data_int[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(5),
      O => \p_2_in__0\(6)
    );
\data_int[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => shift_reg_en,
      I1 => \data_int_reg[1]_0\,
      O => \data_int[7]_i_1_n_0\
    );
\data_int[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Tx_fifo_data_0(6),
      I1 => \data_int_reg[1]_0\,
      I2 => \^q\(6),
      O => \p_2_in__0\(7)
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \data_int_reg[0]_0\(0),
      Q => \^q\(0),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(1),
      Q => \^q\(1),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(2),
      Q => \^q\(2),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(3),
      Q => \^q\(3),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(4),
      Q => \^q\(4),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(5),
      Q => \^q\(5),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(6),
      Q => \^q\(6),
      R => \data_int_reg[7]_2\
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \data_int[7]_i_1_n_0\,
      D => \p_2_in__0\(7),
      Q => \^q\(7),
      R => \data_int_reg[7]_2\
    );
slave_sda_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFCCAAFFFFFFFF"
    )
        port map (
      I0 => \^q\(7),
      I1 => \LEVEL_1_GEN.master_sda_reg\,
      I2 => slave_sda_reg,
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      I5 => \state__0\(1),
      O => \data_int_reg[7]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_shift8_14 is
  port (
    detect_stop_reg : out STD_LOGIC;
    \cr_i_reg[7]\ : out STD_LOGIC;
    abgc_i_reg : out STD_LOGIC;
    shift_reg_ld0 : out STD_LOGIC;
    master_slave_reg : out STD_LOGIC;
    \data_int_reg[0]_0\ : out STD_LOGIC;
    master_slave_reg_0 : out STD_LOGIC;
    \data_int_reg[0]_1\ : out STD_LOGIC;
    aas_i_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    srw_i_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    detect_start : in STD_LOGIC;
    aas_i_reg_0 : in STD_LOGIC;
    aas_i_reg_1 : in STD_LOGIC;
    shift_reg_ld_reg : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    master_slave : in STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    sda_sample : in STD_LOGIC;
    arb_lost : in STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \data_int_reg[0]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_aclk : in STD_LOGIC;
    scndry_out : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_shift8_14 : entity is "shift8";
end zxnexys_zxrtc_0_0_shift8_14;

architecture STRUCTURE of zxnexys_zxrtc_0_0_shift8_14 is
  signal \FSM_sequential_state[1]_i_5_n_0\ : STD_LOGIC;
  signal abgc_i_i_2_n_0 : STD_LOGIC;
  signal abgc_i_i_3_n_0 : STD_LOGIC;
  signal \^abgc_i_reg\ : STD_LOGIC;
  signal i2c_header : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shift_reg_ld_i_2_n_0 : STD_LOGIC;
  signal slave_sda_i_3_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of abgc_i_i_3 : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of slave_sda_i_2 : label is "soft_lutpair10";
begin
  abgc_i_reg <= \^abgc_i_reg\;
\FSM_sequential_state[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => master_slave,
      I1 => \^abgc_i_reg\,
      O => master_slave_reg_0
    );
\FSM_sequential_state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDCDCFFFFFCDC"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]\,
      I1 => \FSM_sequential_state_reg[1]_0\,
      I2 => master_slave,
      I3 => Q(1),
      I4 => \^abgc_i_reg\,
      I5 => \FSM_sequential_state[1]_i_5_n_0\,
      O => master_slave_reg
    );
\FSM_sequential_state[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEEEFFFFFFFFFFF"
    )
        port map (
      I0 => sda_sample,
      I1 => arb_lost,
      I2 => Q(1),
      I3 => master_slave,
      I4 => i2c_header(0),
      I5 => aas_i_reg_0,
      O => \FSM_sequential_state[1]_i_5_n_0\
    );
\FSM_sequential_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAABFBAAAAAAFA"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]\,
      I1 => i2c_header(0),
      I2 => master_slave,
      I3 => Q(1),
      I4 => \FSM_sequential_state_reg[2]_0\,
      I5 => \^abgc_i_reg\,
      O => \data_int_reg[0]_0\
    );
aas_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080800"
    )
        port map (
      I0 => \^abgc_i_reg\,
      I1 => Q(0),
      I2 => aas_i_reg,
      I3 => aas_i_reg_0,
      I4 => aas_i_reg_1,
      O => \cr_i_reg[7]\
    );
abgc_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000044440400"
    )
        port map (
      I0 => aas_i_reg,
      I1 => Q(0),
      I2 => abgc_i_i_2_n_0,
      I3 => abgc_i_i_3_n_0,
      I4 => srw_i_reg(0),
      I5 => detect_start,
      O => detect_stop_reg
    );
abgc_i_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FFFF"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => i2c_header(0),
      I4 => Q(2),
      O => abgc_i_i_2_n_0
    );
abgc_i_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => i2c_header(4),
      I1 => i2c_header(7),
      I2 => i2c_header(1),
      I3 => slave_sda_i_3_n_0,
      O => abgc_i_i_3_n_0
    );
\data_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => scndry_out,
      Q => i2c_header(0),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(0),
      Q => i2c_header(1),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(1),
      Q => i2c_header(2),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(2),
      Q => i2c_header(3),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(3),
      Q => i2c_header(4),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(4),
      Q => i2c_header(5),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(5),
      Q => i2c_header(6),
      R => \data_int_reg[0]_2\
    );
\data_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => E(0),
      D => i2c_header(6),
      Q => i2c_header(7),
      R => \data_int_reg[0]_2\
    );
shift_reg_ld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFABBAAABA"
    )
        port map (
      I0 => shift_reg_ld_reg,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => detect_start,
      I5 => shift_reg_ld_i_2_n_0,
      O => shift_reg_ld0
    );
shift_reg_ld_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0000F00C00000"
    )
        port map (
      I0 => Q(1),
      I1 => i2c_header(0),
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      I4 => \state__0\(2),
      I5 => master_slave,
      O => shift_reg_ld_i_2_n_0
    );
slave_sda_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => srw_i_reg(0),
      I1 => slave_sda_i_3_n_0,
      I2 => i2c_header(1),
      I3 => i2c_header(7),
      I4 => i2c_header(4),
      O => \^abgc_i_reg\
    );
slave_sda_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => i2c_header(3),
      I1 => i2c_header(6),
      I2 => i2c_header(5),
      I3 => i2c_header(2),
      O => slave_sda_i_3_n_0
    );
srw_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => i2c_header(0),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      I4 => srw_i_reg(1),
      O => \data_int_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_soft_reset is
  port (
    sw_rst_cond_d1 : out STD_LOGIC;
    AXI_Bus2IP_Reset : out STD_LOGIC;
    \RESET_FLOPS[3].RST_FLOPS_0\ : out STD_LOGIC;
    ctrlFifoDin : out STD_LOGIC_VECTOR ( 0 to 1 );
    Bus2IIC_Reset : out STD_LOGIC;
    sw_rst_cond : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    reset_trig0 : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Tx_fifo_rst : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_soft_reset : entity is "soft_reset";
end zxnexys_zxrtc_0_0_soft_reset;

architecture STRUCTURE of zxnexys_zxrtc_0_0_soft_reset is
  signal \^axi_bus2ip_reset\ : STD_LOGIC;
  signal \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal \^reset_flops[3].rst_flops_0\ : STD_LOGIC;
  signal \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\ : STD_LOGIC;
  signal S : STD_LOGIC;
  signal flop_q_chain : STD_LOGIC_VECTOR ( 1 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FIFO_RAM[0].SRL16E_I_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \FIFO_RAM[1].SRL16E_I_i_1\ : label is "soft_lutpair58";
  attribute IS_CE_INVERTED : string;
  attribute IS_CE_INVERTED of \RESET_FLOPS[0].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED : string;
  attribute IS_S_INVERTED of \RESET_FLOPS[0].RST_FLOPS\ : label is "1'b0";
  attribute box_type : string;
  attribute box_type of \RESET_FLOPS[0].RST_FLOPS\ : label is "PRIMITIVE";
  attribute IS_CE_INVERTED of \RESET_FLOPS[1].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[1].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[1].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \RESET_FLOPS[1].RST_FLOPS_i_1\ : label is "soft_lutpair59";
  attribute IS_CE_INVERTED of \RESET_FLOPS[2].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[2].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[2].RST_FLOPS\ : label is "PRIMITIVE";
  attribute SOFT_HLUTNM of \RESET_FLOPS[2].RST_FLOPS_i_1\ : label is "soft_lutpair59";
  attribute IS_CE_INVERTED of \RESET_FLOPS[3].RST_FLOPS\ : label is "1'b0";
  attribute IS_S_INVERTED of \RESET_FLOPS[3].RST_FLOPS\ : label is "1'b0";
  attribute box_type of \RESET_FLOPS[3].RST_FLOPS\ : label is "PRIMITIVE";
begin
  AXI_Bus2IP_Reset <= \^axi_bus2ip_reset\;
  \RESET_FLOPS[3].RST_FLOPS_0\ <= \^reset_flops[3].rst_flops_0\;
\FIFO_RAM[0].SRL16E_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_wdata(1),
      I1 => \^reset_flops[3].rst_flops_0\,
      I2 => s_axi_aresetn,
      I3 => Tx_fifo_rst,
      O => ctrlFifoDin(0)
    );
\FIFO_RAM[1].SRL16E_I_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => \^reset_flops[3].rst_flops_0\,
      I2 => s_axi_aresetn,
      I3 => Tx_fifo_rst,
      O => ctrlFifoDin(1)
    );
\RESET_FLOPS[0].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => S,
      Q => flop_q_chain(1),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[1].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\,
      Q => flop_q_chain(2),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[1].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(1),
      O => \RESET_FLOPS[1].RST_FLOPS_i_1_n_0\
    );
\RESET_FLOPS[2].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\,
      Q => flop_q_chain(3),
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[2].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(2),
      O => \RESET_FLOPS[2].RST_FLOPS_i_1_n_0\
    );
\RESET_FLOPS[3].RST_FLOPS\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      IS_R_INVERTED => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\,
      Q => \^reset_flops[3].rst_flops_0\,
      R => \^axi_bus2ip_reset\
    );
\RESET_FLOPS[3].RST_FLOPS_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => S,
      I1 => flop_q_chain(3),
      O => \RESET_FLOPS[3].RST_FLOPS_i_1_n_0\
    );
\ip_irpt_enable_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_flops[3].rst_flops_0\,
      I1 => s_axi_aresetn,
      O => Bus2IIC_Reset
    );
reset_trig_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => reset_trig0,
      Q => S,
      R => \^axi_bus2ip_reset\
    );
rst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_axi_aresetn,
      O => \^axi_bus2ip_reset\
    );
sw_rst_cond_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sw_rst_cond,
      Q => sw_rst_cond_d1,
      R => \^axi_bus2ip_reset\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_upcnt_n is
  port (
    Q : out STD_LOGIC_VECTOR ( 8 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[1]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[7]\ : out STD_LOGIC;
    \cr_i_reg[2]\ : out STD_LOGIC;
    \FSM_onehot_scl_state_reg[7]_0\ : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \q_int_reg[1]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \q_int_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[8]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \q_int_reg[0]_2\ : in STD_LOGIC;
    \q_int_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    stop_scl_reg : in STD_LOGIC;
    \q_int_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \q_int_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    arb_lost : in STD_LOGIC;
    \q_int_reg[8]_1\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_upcnt_n : entity is "upcnt_n";
end zxnexys_zxrtc_0_0_upcnt_n;

architecture STRUCTURE of zxnexys_zxrtc_0_0_upcnt_n is
  signal \^fsm_onehot_scl_state_reg[7]\ : STD_LOGIC;
  signal \^fsm_onehot_scl_state_reg[7]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^cr_i_reg[2]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \q_int[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_4_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_4_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[4]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[5]_i_2_n_0\ : STD_LOGIC;
  signal \q_int[6]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_5__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q_int[1]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \q_int[4]_i_2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \q_int[5]_i_2\ : label is "soft_lutpair5";
begin
  \FSM_onehot_scl_state_reg[7]\ <= \^fsm_onehot_scl_state_reg[7]\;
  \FSM_onehot_scl_state_reg[7]_0\ <= \^fsm_onehot_scl_state_reg[7]_0\;
  Q(8 downto 0) <= \^q\(8 downto 0);
  \cr_i_reg[2]\ <= \^cr_i_reg[2]\;
\FSM_onehot_scl_state[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \q_int_reg[0]_1\(7),
      I1 => \q_int_reg[0]_1\(8),
      I2 => \q_int_reg[0]_1\(6),
      I3 => \q_int_reg[0]_1\(2),
      I4 => \q_int_reg[0]_1\(3),
      O => \^fsm_onehot_scl_state_reg[7]_0\
    );
\FSM_onehot_scl_state[9]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \q_int_reg[0]_6\(0),
      I1 => \q_int_reg[7]_0\(0),
      I2 => \q_int_reg[0]_5\(0),
      I3 => stop_scl_reg,
      I4 => \q_int_reg[0]_4\(0),
      O => \^cr_i_reg[2]\
    );
clk_cnt_en1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(8),
      O => \q_int_reg[2]_0\(2)
    );
clk_cnt_en1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \q_int_reg[2]_0\(1)
    );
clk_cnt_en1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => \q_int_reg[2]_0\(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \q_int_reg[0]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => DI(2)
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \^q\(8),
      O => \q_int_reg[1]_0\(2)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      O => DI(1)
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      O => \q_int_reg[1]_0\(1)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => DI(0)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \q_int_reg[1]_0\(0)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      O => \q_int_reg[1]_1\(3)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \q_int_reg[1]_1\(2)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \q_int_reg[1]_1\(1)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \q_int_reg[1]_1\(0)
    );
\q_int[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \q_int_reg[0]_1\(1),
      I1 => \q_int_reg[0]_1\(4),
      I2 => \q_int_reg[0]_1\(9),
      I3 => \q_int_reg[0]_1\(0),
      I4 => \q_int_reg[0]_1\(5),
      I5 => \^fsm_onehot_scl_state_reg[7]_0\,
      O => \q_int[0]_i_1__0_n_0\
    );
\q_int[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \q_int[0]_i_5__0_n_0\,
      O => p_0_in(8)
    );
\q_int[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFEFE"
    )
        port map (
      I0 => \q_int_reg[0]_1\(2),
      I1 => \q_int_reg[0]_1\(6),
      I2 => \q_int_reg[0]_1\(8),
      I3 => \q_int_reg[0]_2\,
      I4 => \q_int_reg[0]_3\(0),
      I5 => \q_int_reg[0]_1\(4),
      O => \q_int[0]_i_3__0_n_0\
    );
\q_int[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA8080000A808"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[7]\,
      I1 => \q_int_reg[0]_4\(0),
      I2 => stop_scl_reg,
      I3 => \q_int_reg[0]_5\(0),
      I4 => \q_int_reg[7]_0\(0),
      I5 => \q_int_reg[0]_6\(0),
      O => \q_int[0]_i_4_n_0\
    );
\q_int[0]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => \q_int[2]_i_4_n_0\,
      O => \q_int[0]_i_5__0_n_0\
    );
\q_int[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \q_int[1]_i_2_n_0\,
      O => p_0_in(7)
    );
\q_int[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(6),
      I2 => \q_int[2]_i_4_n_0\,
      O => \q_int[1]_i_2_n_0\
    );
\q_int[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011101110000"
    )
        port map (
      I0 => \q_int[2]_i_2_n_0\,
      I1 => \q_int[0]_i_3__0_n_0\,
      I2 => \^fsm_onehot_scl_state_reg[7]\,
      I3 => \^cr_i_reg[2]\,
      I4 => \q_int[2]_i_4_n_0\,
      I5 => \^q\(6),
      O => p_0_in(6)
    );
\q_int[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \q_int_reg[0]_1\(0),
      I1 => CO(0),
      I2 => \q_int_reg[8]_0\,
      O => \q_int[2]_i_2_n_0\
    );
\q_int[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \q_int_reg[0]_1\(7),
      I1 => arb_lost,
      O => \^fsm_onehot_scl_state_reg[7]\
    );
\q_int[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \q_int[2]_i_4_n_0\
    );
\q_int[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \q_int[3]_i_2_n_0\,
      O => p_0_in(5)
    );
\q_int[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9555555555555555"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \q_int[3]_i_2_n_0\
    );
\q_int[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \q_int[4]_i_2_n_0\,
      O => p_0_in(4)
    );
\q_int[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95555555"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^q\(3),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \q_int[4]_i_2_n_0\
    );
\q_int[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \q_int[5]_i_2_n_0\,
      O => p_0_in(3)
    );
\q_int[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9555"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      O => \q_int[5]_i_2_n_0\
    );
\q_int[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111000000000111"
    )
        port map (
      I0 => \q_int[2]_i_2_n_0\,
      I1 => \q_int[0]_i_3__0_n_0\,
      I2 => \^fsm_onehot_scl_state_reg[7]\,
      I3 => \^cr_i_reg[2]\,
      I4 => \q_int[6]_i_2_n_0\,
      I5 => \^q\(2),
      O => p_0_in(2)
    );
\q_int[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \q_int[6]_i_2_n_0\
    );
\q_int[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011101110000"
    )
        port map (
      I0 => \q_int[2]_i_2_n_0\,
      I1 => \q_int[0]_i_3__0_n_0\,
      I2 => \^fsm_onehot_scl_state_reg[7]\,
      I3 => \^cr_i_reg[2]\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => p_0_in(1)
    );
\q_int[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000002F"
    )
        port map (
      I0 => \q_int_reg[8]_0\,
      I1 => CO(0),
      I2 => \q_int_reg[0]_1\(0),
      I3 => \q_int[0]_i_3__0_n_0\,
      I4 => \q_int[0]_i_4_n_0\,
      I5 => \^q\(0),
      O => p_0_in(0)
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(8),
      Q => \^q\(8),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(7),
      Q => \^q\(7),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(6),
      Q => \^q\(6),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(5),
      Q => \^q\(5),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(4),
      Q => \^q\(4),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(3),
      Q => \^q\(3),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(2),
      Q => \^q\(2),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(1),
      Q => \^q\(1),
      R => \q_int_reg[8]_1\
    );
\q_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__0_n_0\,
      D => p_0_in(0),
      Q => \^q\(0),
      R => \q_int_reg[8]_1\
    );
stop_start_wait1_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(8),
      O => S(2)
    );
stop_start_wait1_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => S(1)
    );
stop_start_wait1_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_upcnt_n_15 is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    sda_setup : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    gen_stop_d1 : in STD_LOGIC;
    gen_stop : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rsta_d1 : in STD_LOGIC;
    tx_under_prev_d1 : in STD_LOGIC;
    \q_int[0]_i_3_0\ : in STD_LOGIC;
    \q_int_reg[0]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_upcnt_n_15 : entity is "upcnt_n";
end zxnexys_zxrtc_0_0_upcnt_n_15;

architecture STRUCTURE of zxnexys_zxrtc_0_0_upcnt_n_15 is
  signal \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\ : STD_LOGIC;
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \q_int[0]_i_1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_5_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_1__1_n_0\ : STD_LOGIC;
  signal q_int_reg : STD_LOGIC_VECTOR ( 0 to 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_2__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \q_int[1]_i_1__1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \q_int[2]_i_2__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \q_int[5]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \q_int[6]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \q_int[7]_i_1\ : label is "soft_lutpair13";
begin
  \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ <= \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\;
\i__carry_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => q_int_reg(0),
      I1 => q_int_reg(2),
      I2 => q_int_reg(1),
      O => S(2)
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => q_int_reg(3),
      I1 => q_int_reg(5),
      I2 => q_int_reg(4),
      O => S(1)
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => q_int_reg(6),
      I1 => q_int_reg(8),
      I2 => q_int_reg(7),
      O => S(0)
    );
\q_int[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sda_setup,
      I1 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \q_int[0]_i_1_n_0\
    );
\q_int[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45551000"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      I1 => \q_int[0]_i_4__0_n_0\,
      I2 => q_int_reg(2),
      I3 => q_int_reg(1),
      I4 => q_int_reg(0),
      O => \q_int[0]_i_2__1_n_0\
    );
\q_int[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => \q_int[0]_i_5_n_0\,
      I1 => scndry_out,
      I2 => sda_rin_d1,
      O => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\
    );
\q_int[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => q_int_reg(4),
      I1 => q_int_reg(6),
      I2 => q_int_reg(8),
      I3 => q_int_reg(7),
      I4 => q_int_reg(5),
      I5 => q_int_reg(3),
      O => \q_int[0]_i_4__0_n_0\
    );
\q_int[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44F444F4FFFF44F4"
    )
        port map (
      I0 => gen_stop_d1,
      I1 => gen_stop,
      I2 => Q(0),
      I3 => rsta_d1,
      I4 => tx_under_prev_d1,
      I5 => \q_int[0]_i_3_0\,
      O => \q_int[0]_i_5_n_0\
    );
\q_int[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5104"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      I1 => q_int_reg(2),
      I2 => \q_int[0]_i_4__0_n_0\,
      I3 => q_int_reg(1),
      O => \q_int[1]_i_1__1_n_0\
    );
\q_int[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5155555504000000"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      I1 => q_int_reg(4),
      I2 => \q_int[2]_i_2__0_n_0\,
      I3 => q_int_reg(5),
      I4 => q_int_reg(3),
      I5 => q_int_reg(2),
      O => \q_int[2]_i_1__1_n_0\
    );
\q_int[2]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => q_int_reg(6),
      O => \q_int[2]_i_2__0_n_0\
    );
\q_int[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51550400"
    )
        port map (
      I0 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      I1 => q_int_reg(5),
      I2 => \q_int[2]_i_2__0_n_0\,
      I3 => q_int_reg(4),
      I4 => q_int_reg(3),
      O => \q_int[3]_i_1__1_n_0\
    );
\q_int[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFF8000"
    )
        port map (
      I0 => q_int_reg(6),
      I1 => q_int_reg(8),
      I2 => q_int_reg(7),
      I3 => q_int_reg(5),
      I4 => q_int_reg(4),
      I5 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \p_0_in__0\(4)
    );
\q_int[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => q_int_reg(6),
      I3 => q_int_reg(5),
      I4 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \p_0_in__0\(3)
    );
\q_int[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => q_int_reg(8),
      I1 => q_int_reg(7),
      I2 => q_int_reg(6),
      I3 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \p_0_in__0\(2)
    );
\q_int[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => q_int_reg(7),
      I1 => q_int_reg(8),
      I2 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \p_0_in__0\(1)
    );
\q_int[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => q_int_reg(8),
      I1 => \^generate_level_p_s_cdc.single_bit.cross_plevel_in2scndry_s_level_out_d4\,
      O => \p_0_in__0\(0)
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[0]_i_2__1_n_0\,
      Q => q_int_reg(0),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[1]_i_1__1_n_0\,
      Q => q_int_reg(1),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[2]_i_1__1_n_0\,
      Q => q_int_reg(2),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \q_int[3]_i_1__1_n_0\,
      Q => q_int_reg(3),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(4),
      Q => q_int_reg(4),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(3),
      Q => q_int_reg(5),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(2),
      Q => q_int_reg(6),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(1),
      Q => q_int_reg(7),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1_n_0\,
      D => \p_0_in__0\(0),
      Q => q_int_reg(8),
      R => \q_int_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ is
  port (
    EarlyAckDataState0 : out STD_LOGIC;
    \q_int_reg[1]_0\ : out STD_LOGIC;
    \FSM_sequential_state_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : out STD_LOGIC;
    detect_start : in STD_LOGIC;
    \state__0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    bit_cnt_en : in STD_LOGIC;
    EarlyAckDataState_reg : in STD_LOGIC;
    EarlyAckDataState_reg_0 : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC;
    scl_falling_edge : in STD_LOGIC;
    dtc_i_reg : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[2]_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_3\ : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_4\ : in STD_LOGIC;
    \q_int_reg[0]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ : entity is "upcnt_n";
end \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\;

architecture STRUCTURE of \zxnexys_zxrtc_0_0_upcnt_n__parameterized0\ is
  signal \FSM_sequential_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_7_n_0\ : STD_LOGIC;
  signal bit_cnt : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \q_int[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \q_int[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \q_int[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \q_int[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \q_int[0]_i_2__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q_int[0]_i_3__1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \q_int[1]_i_1__0\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \q_int[3]_i_1__0\ : label is "soft_lutpair4";
begin
EarlyAckDataState_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAAAAAEAAAAAAAA"
    )
        port map (
      I0 => EarlyAckDataState_reg,
      I1 => bit_cnt(3),
      I2 => bit_cnt(1),
      I3 => bit_cnt(0),
      I4 => bit_cnt(2),
      I5 => EarlyAckDataState_reg_0,
      O => EarlyAckDataState0
    );
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E2E2E2200000000"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[0]_2\,
      I3 => \FSM_sequential_state_reg[0]_3\,
      I4 => \FSM_sequential_state_reg[0]_4\,
      I5 => \FSM_sequential_state_reg[0]_1\,
      O => \FSM_sequential_state_reg[0]\
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[1]_0\,
      I3 => Q(0),
      I4 => \FSM_sequential_state_reg[1]_1\,
      O => \FSM_sequential_state_reg[1]\
    );
\FSM_sequential_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE22E200000000"
    )
        port map (
      I0 => \state__0\(2),
      I1 => \FSM_sequential_state[2]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[2]_0\,
      I3 => \FSM_sequential_state_reg[2]_1\,
      I4 => \FSM_sequential_state_reg[2]_2\,
      I5 => \FSM_sequential_state_reg[0]_1\,
      O => \FSM_sequential_state_reg[2]\
    );
\FSM_sequential_state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000003FFFBBA"
    )
        port map (
      I0 => detect_start,
      I1 => \FSM_sequential_state[2]_i_7_n_0\,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => \FSM_sequential_state_reg[0]_0\,
      O => \FSM_sequential_state[2]_i_2_n_0\
    );
\FSM_sequential_state[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => bit_cnt(3),
      I1 => bit_cnt(2),
      I2 => bit_cnt(1),
      I3 => bit_cnt(0),
      O => \FSM_sequential_state[2]_i_7_n_0\
    );
dtc_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => bit_cnt(2),
      I1 => bit_cnt(0),
      I2 => bit_cnt(1),
      I3 => bit_cnt(3),
      I4 => scl_falling_edge,
      I5 => dtc_i_reg,
      O => \q_int_reg[1]_0\
    );
\q_int[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFEEFEF"
    )
        port map (
      I0 => bit_cnt_en,
      I1 => detect_start,
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \q_int[0]_i_1__1_n_0\
    );
\q_int[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \q_int[0]_i_3__1_n_0\,
      I1 => bit_cnt(1),
      I2 => bit_cnt(0),
      I3 => bit_cnt(2),
      I4 => bit_cnt(3),
      O => \q_int[0]_i_2__0_n_0\
    );
\q_int[0]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00D2"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => detect_start,
      O => \q_int[0]_i_3__1_n_0\
    );
\q_int[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \q_int[0]_i_3__1_n_0\,
      I1 => bit_cnt(0),
      I2 => bit_cnt(1),
      I3 => bit_cnt(2),
      O => \q_int[1]_i_1__0_n_0\
    );
\q_int[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000414441440000"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => bit_cnt(0),
      I5 => bit_cnt(1),
      O => \q_int[2]_i_1__0_n_0\
    );
\q_int[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004144"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => bit_cnt(0),
      O => \q_int[3]_i_1__0_n_0\
    );
\q_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[0]_i_2__0_n_0\,
      Q => bit_cnt(3),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[1]_i_1__0_n_0\,
      Q => bit_cnt(2),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[2]_i_1__0_n_0\,
      Q => bit_cnt(1),
      R => \q_int_reg[0]_0\
    );
\q_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \q_int[0]_i_1__1_n_0\,
      D => \q_int[3]_i_1__0_n_0\,
      Q => bit_cnt(0),
      R => \q_int_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_write is
  port (
    BREADY_reg_0 : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \AWADDR_reg[8]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    clk_peripheral : in STD_LOGIC;
    \FSM_onehot_cState_reg[4]_0\ : in STD_LOGIC;
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \FSM_sequential_cState_reg[2]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[4]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[5]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[3]\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[3]_0\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[0]_2\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_2\ : in STD_LOGIC;
    \FSM_sequential_cState[2]_i_2_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_cState_reg[1]_3\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_4\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[1]_5\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[2]_0\ : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    \FSM_sequential_cState_reg[2]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[3]_1\ : in STD_LOGIC;
    \FSM_sequential_cState_reg[3]_2\ : in STD_LOGIC;
    reset : in STD_LOGIC;
    \AWADDR_reg[8]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]_1\ : in STD_LOGIC_VECTOR ( 9 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_write : entity is "write";
end zxnexys_zxrtc_0_0_write;

architecture STRUCTURE of zxnexys_zxrtc_0_0_write is
  signal AWVALID_i_1_n_0 : STD_LOGIC;
  signal BREADY_i_1_n_0 : STD_LOGIC;
  signal \^bready_reg_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_cState_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal WVALID_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_awvalid\ : STD_LOGIC;
  signal \^s_axi_wvalid\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AWVALID_i_1 : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of BREADY_i_1 : label is "soft_lutpair75";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[0]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[1]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[2]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[3]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_cState_reg[4]\ : label is "stWrite0:00010,stWrite1:00100,stWrite2:01000,stWait:10000,stIdle:00001";
begin
  BREADY_reg_0 <= \^bready_reg_0\;
  Q(0) <= \^q\(0);
  s_axi_awvalid <= \^s_axi_awvalid\;
  s_axi_wvalid <= \^s_axi_wvalid\;
\AWADDR_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(0),
      Q => \AWADDR_reg[8]_0\(0),
      R => '0'
    );
\AWADDR_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(1),
      Q => \AWADDR_reg[8]_0\(1),
      R => '0'
    );
\AWADDR_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(2),
      Q => \AWADDR_reg[8]_0\(2),
      R => '0'
    );
\AWADDR_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(3),
      Q => \AWADDR_reg[8]_0\(3),
      R => '0'
    );
\AWADDR_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \AWADDR_reg[8]_1\(4),
      Q => \AWADDR_reg[8]_0\(4),
      R => '0'
    );
AWVALID_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[1]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \^s_axi_awvalid\,
      O => AWVALID_i_1_n_0
    );
AWVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => AWVALID_i_1_n_0,
      Q => \^s_axi_awvalid\,
      R => '0'
    );
BREADY_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[3]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg_n_0_[1]\,
      I3 => \^bready_reg_0\,
      O => BREADY_i_1_n_0
    );
BREADY_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => BREADY_i_1_n_0,
      Q => \^bready_reg_0\,
      R => '0'
    );
\FSM_onehot_cState[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => \FSM_onehot_cState_reg[4]_0\,
      I1 => \^q\(0),
      I2 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[0]_i_1__0_n_0\
    );
\FSM_onehot_cState[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_wready,
      I1 => \FSM_onehot_cState_reg_n_0_[1]\,
      I2 => \FSM_onehot_cState_reg[4]_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[0]\,
      O => \FSM_onehot_cState[1]_i_1_n_0\
    );
\FSM_onehot_cState[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_bvalid,
      I1 => \FSM_onehot_cState_reg_n_0_[2]\,
      I2 => s_axi_wready,
      I3 => \FSM_onehot_cState_reg_n_0_[1]\,
      O => \FSM_onehot_cState[2]_i_1_n_0\
    );
\FSM_onehot_cState[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \^bready_reg_0\,
      I1 => \FSM_onehot_cState_reg_n_0_[3]\,
      I2 => s_axi_bvalid,
      I3 => \FSM_onehot_cState_reg_n_0_[2]\,
      O => \FSM_onehot_cState[3]_i_1_n_0\
    );
\FSM_onehot_cState[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_cState_reg[4]_0\,
      I2 => \^bready_reg_0\,
      I3 => \FSM_onehot_cState_reg_n_0_[3]\,
      O => \FSM_onehot_cState[4]_i_1_n_0\
    );
\FSM_onehot_cState_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      D => \FSM_onehot_cState[0]_i_1__0_n_0\,
      PRE => reset,
      Q => \FSM_onehot_cState_reg_n_0_[0]\
    );
\FSM_onehot_cState_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[1]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[1]\
    );
\FSM_onehot_cState_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[2]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[2]\
    );
\FSM_onehot_cState_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[3]_i_1_n_0\,
      Q => \FSM_onehot_cState_reg_n_0_[3]\
    );
\FSM_onehot_cState_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => \FSM_onehot_cState[4]_i_1_n_0\,
      Q => \^q\(0)
    );
\FSM_sequential_cState[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEEEEEFFFE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[0]\,
      I1 => \FSM_sequential_cState_reg[1]\,
      I2 => \FSM_sequential_cState_reg[0]_0\,
      I3 => \FSM_sequential_cState_reg[0]_1\,
      I4 => \FSM_sequential_cState_reg[4]\(0),
      I5 => \FSM_sequential_cState[0]_i_5_n_0\,
      O => D(0)
    );
\FSM_sequential_cState[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"005500110F550011"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[3]_2\,
      I2 => \FSM_sequential_cState_reg[4]\(4),
      I3 => \FSM_sequential_cState_reg[4]\(2),
      I4 => \FSM_sequential_cState_reg[4]\(3),
      I5 => wr_ack,
      O => \FSM_sequential_cState[0]_i_10_n_0\
    );
\FSM_sequential_cState[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEAEAEAEFEAE"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_7_n_0\,
      I1 => \FSM_sequential_cState[0]_i_9_n_0\,
      I2 => \FSM_sequential_cState_reg[4]\(1),
      I3 => \FSM_sequential_cState[0]_i_10_n_0\,
      I4 => \FSM_sequential_cState_reg[4]\(5),
      I5 => \FSM_sequential_cState_reg[0]_2\,
      O => \FSM_sequential_cState[0]_i_5_n_0\
    );
\FSM_sequential_cState[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003010D310D0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[4]\(2),
      I2 => \FSM_sequential_cState_reg[4]\(3),
      I3 => \FSM_sequential_cState[2]_i_2_0\(0),
      I4 => \FSM_sequential_cState_reg[4]\(5),
      I5 => \FSM_sequential_cState_reg[4]\(4),
      O => \FSM_sequential_cState[0]_i_9_n_0\
    );
\FSM_sequential_cState[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFFFE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[1]\,
      I1 => \FSM_sequential_cState_reg[1]_0\,
      I2 => \FSM_sequential_cState[1]_i_3_n_0\,
      I3 => \FSM_sequential_cState_reg[1]_1\,
      I4 => \FSM_sequential_cState_reg[4]\(0),
      I5 => \FSM_sequential_cState[1]_i_5_n_0\,
      O => D(1)
    );
\FSM_sequential_cState[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF737FFFFF7474"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[4]\(4),
      I2 => \FSM_sequential_cState_reg[4]\(2),
      I3 => \FSM_sequential_cState[2]_i_2_0\(0),
      I4 => \FSM_sequential_cState_reg[4]\(1),
      I5 => \FSM_sequential_cState_reg[4]\(3),
      O => \FSM_sequential_cState[1]_i_13_n_0\
    );
\FSM_sequential_cState[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[4]\(1),
      I1 => \FSM_sequential_cState[1]_i_7_n_0\,
      I2 => \FSM_sequential_cState_reg[1]_2\,
      O => \FSM_sequential_cState[1]_i_3_n_0\
    );
\FSM_sequential_cState[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBAFFBAFFBAFFFF"
    )
        port map (
      I0 => \FSM_sequential_cState[1]_i_9_n_0\,
      I1 => \FSM_sequential_cState_reg[1]_3\,
      I2 => \FSM_sequential_cState_reg[1]_4\,
      I3 => \FSM_sequential_cState_reg[1]_5\,
      I4 => \FSM_sequential_cState[1]_i_13_n_0\,
      I5 => \FSM_sequential_cState_reg[4]\(5),
      O => \FSM_sequential_cState[1]_i_5_n_0\
    );
\FSM_sequential_cState[1]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04070004"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[4]\(5),
      I1 => \FSM_sequential_cState_reg[4]\(4),
      I2 => \^q\(0),
      I3 => \FSM_sequential_cState_reg[4]\(3),
      I4 => \FSM_sequential_cState_reg[4]\(2),
      O => \FSM_sequential_cState[1]_i_7_n_0\
    );
\FSM_sequential_cState[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000040004"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[4]\(5),
      I1 => \FSM_sequential_cState_reg[4]\(1),
      I2 => \FSM_sequential_cState_reg[4]\(2),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[4]\(3),
      I5 => \FSM_sequential_cState_reg[3]_2\,
      O => \FSM_sequential_cState[1]_i_9_n_0\
    );
\FSM_sequential_cState[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4040FF4F"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[4]\(0),
      I2 => \FSM_sequential_cState_reg[4]\(1),
      I3 => \FSM_sequential_cState[2]_i_3_n_0\,
      I4 => \FSM_sequential_cState_reg[2]\,
      I5 => \FSM_sequential_cState_reg[1]\,
      O => D(2)
    );
\FSM_sequential_cState[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8A8AAAAA8"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_5_n_0\,
      I1 => \FSM_sequential_cState_reg[4]\(5),
      I2 => \FSM_sequential_cState_reg[4]\(4),
      I3 => \FSM_sequential_cState_reg[4]\(3),
      I4 => \^q\(0),
      I5 => wr_ack,
      O => \FSM_sequential_cState[2]_i_2_n_0\
    );
\FSM_sequential_cState[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000E00EE000ECEEE"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]_1\,
      I1 => \FSM_sequential_cState_reg[2]_0\,
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg[4]\(0),
      I4 => \FSM_sequential_cState_reg[2]_1\,
      I5 => \^q\(0),
      O => \FSM_sequential_cState[2]_i_3_n_0\
    );
\FSM_sequential_cState[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFBBBFBFBFBBB"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[4]\(2),
      I1 => \^q\(0),
      I2 => \FSM_sequential_cState_reg[4]\(5),
      I3 => \FSM_sequential_cState_reg[4]\(4),
      I4 => \FSM_sequential_cState_reg[4]\(3),
      I5 => \FSM_sequential_cState[2]_i_2_0\(0),
      O => \FSM_sequential_cState[2]_i_5_n_0\
    );
\FSM_sequential_cState[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBABAA"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[1]\,
      I1 => \FSM_sequential_cState_reg[3]\,
      I2 => \FSM_sequential_cState[3]_i_3_n_0\,
      I3 => \FSM_sequential_cState_reg[3]_0\,
      I4 => \FSM_sequential_cState[3]_i_5_n_0\,
      I5 => \FSM_sequential_cState[3]_i_6_n_0\,
      O => D(3)
    );
\FSM_sequential_cState[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC00005F5CFFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[3]_2\,
      I2 => \FSM_sequential_cState_reg[4]\(2),
      I3 => \FSM_sequential_cState_reg[4]\(4),
      I4 => \FSM_sequential_cState_reg[4]\(0),
      I5 => \FSM_sequential_cState_reg[4]\(3),
      O => \FSM_sequential_cState[3]_i_3_n_0\
    );
\FSM_sequential_cState[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000770F00000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_cState_reg[3]_1\,
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg[4]\(4),
      I4 => \FSM_sequential_cState_reg[4]\(5),
      I5 => \FSM_sequential_cState_reg[4]\(3),
      O => \FSM_sequential_cState[3]_i_5_n_0\
    );
\FSM_sequential_cState[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA80000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[5]\,
      I1 => \FSM_sequential_cState_reg[4]\(1),
      I2 => \FSM_sequential_cState_reg[4]\(2),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[4]\(0),
      I5 => \FSM_sequential_cState_reg[4]\(3),
      O => \FSM_sequential_cState[3]_i_6_n_0\
    );
\FSM_sequential_cState[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011101010"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[4]\(5),
      I2 => \FSM_sequential_cState_reg[4]\(4),
      I3 => \FSM_sequential_cState_reg[4]_0\,
      I4 => \FSM_sequential_cState_reg[4]_1\,
      I5 => \FSM_sequential_cState_reg[1]\,
      O => D(4)
    );
\FSM_sequential_cState[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFE2FFFF"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_2_n_0\,
      I1 => \FSM_sequential_cState_reg[4]\(5),
      I2 => \FSM_sequential_cState_reg[5]\,
      I3 => \FSM_sequential_cState_reg[1]\,
      I4 => \FSM_sequential_cState_reg[5]_0\,
      I5 => \FSM_sequential_cState_reg[5]_1\,
      O => D(5)
    );
\FSM_sequential_cState[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg[4]\(4),
      I1 => \FSM_sequential_cState_reg[4]\(3),
      I2 => \FSM_sequential_cState_reg[4]\(0),
      I3 => \^q\(0),
      I4 => \FSM_sequential_cState_reg[4]\(2),
      I5 => \FSM_sequential_cState_reg[4]\(1),
      O => \FSM_sequential_cState[5]_i_2_n_0\
    );
\WDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(0),
      Q => \WDATA_reg[9]_0\(0),
      R => '0'
    );
\WDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(1),
      Q => \WDATA_reg[9]_0\(1),
      R => '0'
    );
\WDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(2),
      Q => \WDATA_reg[9]_0\(2),
      R => '0'
    );
\WDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(3),
      Q => \WDATA_reg[9]_0\(3),
      R => '0'
    );
\WDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(4),
      Q => \WDATA_reg[9]_0\(4),
      R => '0'
    );
\WDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(5),
      Q => \WDATA_reg[9]_0\(5),
      R => '0'
    );
\WDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(6),
      Q => \WDATA_reg[9]_0\(6),
      R => '0'
    );
\WDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(7),
      Q => \WDATA_reg[9]_0\(7),
      R => '0'
    );
\WDATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(8),
      Q => \WDATA_reg[9]_0\(8),
      R => '0'
    );
\WDATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \FSM_onehot_cState_reg_n_0_[1]\,
      D => \WDATA_reg[9]_1\(9),
      Q => \WDATA_reg[9]_0\(9),
      R => '0'
    );
WVALID_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F1F0"
    )
        port map (
      I0 => \FSM_onehot_cState_reg_n_0_[2]\,
      I1 => \FSM_onehot_cState_reg_n_0_[0]\,
      I2 => \FSM_onehot_cState_reg_n_0_[1]\,
      I3 => \^s_axi_wvalid\,
      O => WVALID_i_1_n_0
    );
WVALID_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => WVALID_i_1_n_0,
      Q => \^s_axi_wvalid\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 83104)
`protect data_block
8p7l+4+vHhoZRvmCVAcRhoGdvJj+xWQW5zSC6dfWIFe1VhXq1FQfMP0C95ItMOzy5hvwbfyKnt9z
LDhDo24H3Raidlh5xp0LF2LcottFbppWEmbg1enlskhVCamIdD9IgDJ88JydtWrq+ekmpDLI/FmS
Hk6pLEC34p1lAf3gYbes3KIcw1WnqIq5WqQaFFmvQUfbohKcG7ACNZvJT263v7ogYnB7MXabyTG2
xFJZwIgboYzvloeEDsij5NNXfEu74gXugRMQy18Gmoqei1Q+eD/RO0as/dDx4G4e3iGOqg2qj+hx
XfiDdOUE+k0fvu0ibFb8xlu0XomHROP5aEIsEPbSdWAd9FN/1fbZhdiipoHf9QxH82SGRscHHahF
rH43teVuIp+1yQ6Z7QcE+7rHaJYucfAOXCxg6XW6fsxyQEBI45V27TvjtfHj8a0OkhG+DaQhyZ1W
wAI1y3gXK0XDjUKZmi3hqvkfSOYqcpHHLhjcW0L0i/uaCPUa+7US5EriB2qFmw5vXw9i/oOcldtg
Aj2LGmBdGQa3ND1AjaXAQz/VDW3B5ed7mZQHMcoTBsBZJupY0OYMWmNU7osqo2BVslN9NYUrvFVm
kZXMXRrAKLxvrQ/g37dSMvCYBgpYWP4JERAMM7CRN0RpgQumVWeAJxpWIREowWqLLWmB1NjOUxtN
FXnv3YW0W2E70i8jIuGZbkc36Ic6ScVo8jLcWoZRpH8x1NOO0tW/cb5otK2EJyNIYZCFK9imaIFd
TjO79LmfQRDy9KT4HyXKBYN/CVUvR0g0E3WsYLN58Lbf1O5RlAdJPxVA13HlJ3WqKN9Uyd8W4GvS
lVwDXkJX5EjqXquTxq3FESO3oxm2o/Otx0oQCl7rCRzZjxv13XJZFJeQCM9nUyGy34WD4sqKRyKm
V9hwlhifRqgccYAw4k5R7uBJlOyrBOk51B0Lf5tICvgf2io3xR6ld16ApqBc2TsQ0LrtiV+1DJIJ
Ayu06IR/JY2QbEuKvL8sAgvx2ToQcs/qDh4B0TiRFruNBCdXyyDzagOs6yDAU086th//sXoi5DA/
dx0PdCUQ+xDsnlVQxLLNLGcihvnzmQmxaxOh+pUhx0GhE+BwOrUUSn/R0rf9lzulY54AZjTCuLEK
nekzl59ny3PMopk41hYghyp0jvj58omBywzX1i54m+60lWznqxY/aZTDDQHhyH1FjBShTJnSC5qV
G3UAxjl0+aKHu3JycHUF2LE6q3ee2xr1tzLKCrCrGHND+P1yUklAQ/dgE7vXtm4I7r4q+K7YRljd
hlBWLP+SFv657MgfloDwk6+6+kOQoda2cInm9Z/d6am7g7qCmCXqjxguhbrSj8WRJb3cGP+BM2rc
TsQB2Wl5lBgGKxSHDp4T15KUvI/9AM7S1msaFBwBMX8OSMRYBdGHY/wBOVvebLkj6PN6iqLEJceo
ODqlkvzSlI5S4oJur5ijzlgiP5loAVDecqmHlfhVnPQIASFKOsa4wZXjz7Bfi8qENzWqdLlFBh9z
UO9RqZf2lIrt3XixRbO3C/2USR2EBIddsvAVvy4gXQdQUZnYHyHwy/U2jHHr6enwk2MR2odO0H+e
pvIL1o+PYyN7Y0b3aPkh3ay8Z1Y01NsCC8Aj4RwTMbs53XAEtsfCThM8ZSPWGfXp/35ewXAiNZ0A
NvAYFhH6mjDQjaIh0g9Lh6d4Q2ajrIf+6+v9PtSujAh/jnjQ3PmYRFOXy8z4RY712SAe5U9c+x5R
xHLHTpkXTaDyFeb6FhRRR/hfHIF+wEPVpXDe0cS8f8cH0wPRMTOvmm2vonC9v3ofFOE2pxWRsFwR
eNl8QC02WyD6rw0WGtMGwvNNxVvA2HzO7SUq0Rf6eiZwdoxWwFA9ZnyuusPQ7AL0TxX8k9njQdej
8CqhBlIcHIwMwTmmTD+VLbAI4NS6iDwIA3BRB3W7JkJHJ9fJRG2aqB9OtkvgsmuQARE2T36wOWwB
mprx801AfzXGSXWFZfqTIYVVJFdFkOCuaU8Tjd8Ap6rUNWip5dM+1eFajsoaqm4hEnGZ0U8roGgL
s8jd2TZp3mtMyYvvI9u8upq697ZlX9QQrd4A7syq3scKLOOQ1gkz09hA8qOSMtlVl3TxVR3HLZi+
wytQpE68z2c0uWPYcySSB+pQ2rUnBZQSJHaEDwI5JPHaPHgGGnjCB6l2Ah+F/uHE8JmKd17ALYDv
YDkZmdTBp4wdacQs/irTDtKvgYywOlTTF2pRbDT85qStf8/7LUhwR6pTlrVPVlcF9Oxny4rKmhsv
JRyAoLRYg1FTFObZPk55PY4kmww1yPrZR7R28Dqe4PJB4opeqgPWhUtn0RKcYMzVEiQFpFTchZLJ
3arI22GoPjaeom6mizID2kQwsCgG3sipDuFwOdFHxFTaxClleaB63uSCpch5wnGV6OmvZAVYbOIa
yw/wp8H178fVP0X8qgYSlwGektaov1MlnB62VpXw9WB6GOTmS4hKxNu21zruxCti9SbfBu9EqH90
NdPr33Kj2aLK6kY4QyGFGh+7YzA5k4b7/rYNErT64MU8UVJWacRsKDDkEsV861rOFrcoyGOWkpW7
o1452tJQ9qDLfTR/PhKOS3ZkIyVjRKJifpFjiRr6/yYgMZTTdYXqPygPTaexPnVtpsHUISF6TH11
IhVapcmsva5FR4WaYU1XSMRxwcDUSSuqyy66aITEKr0CGotWRmOFU6/HGJLLnYzOHvCFbf6sb2NS
fS7hUJfjNzjw7XV4HJ3KXEm1zCRI5mHnDRM3QLZue+dD2r6Q4iH7PBlxOPFk/zANhMhOX+pNv54Q
m5bErHnsv5mbl8XSHdEC+iNyI83BBowJ7lgSSwNoZwhr+awjtUx7Fmw8ofUzEO8ag6FQ/TpJsh69
vBDboiux/4twv6OEN8tdN1Hxon/zuCI+aH0NSBJjuVrd9n5cDvgatbhTPNGgFJmvzjxXNwph5a9V
ur2Q45mZ+H+GaBCxmrjLAZCWStwAvTl7Gkm+kFNHLfElZ+jSL4DT1GKXemsg/zRzuIAkxFTqjO++
zLrjaxv0v6wvRMNvnr6yTD7osQWe4+MAMKLno6NHujC7vnvybzzv6eTj5R1z/uAe+tK2/PzPgjTZ
eIF3hitI+MKzjFNRovf486RbdLSh4XlhMs2Ha/CZdU0sHyDTVrMIjwTlurguF9AAtZ0Oz8ktJXis
ICfEQ06aBxuqRxojj8GrNXOoGZ002jPS976J39alAZ9lTUnGsXSNjLiXAkyJyt51WgkGgEPN9gI+
FTKbi68x4YIt9VumQsrV/tuHHI8CJ1j59/a6E4NX1yeu1ub87bQrO1nfQI7Kc6ZXqd50gSjqAOe7
xW/NryBv1igBMlzXqVxdd0o2Vq5VQIN+LizVK908rz2DQYEbAK3BMed9U9vFLwSCBO5ktlhByYN8
YAC0KSiNEDnqBjNbOVL6xunc2n1mjm0tmaKpPIUzqTWsH/md4WmnN4Fh9PorEnZieCI6QuYfMlEK
zH9o6dMU6i+45sZN31Gh0GipC3RMC74UKoQDqLLxpGQYk2V+7HzZfdlw2RdB/bco13ALzM30/9oj
nd6vL5tixul6MRB2AkQ6vDn77F/DgwI2zdpuGyq9qnqZy26sknhz7X4QZ8VOyn39kzvK/J/sARvG
vbjCMR8PGFn9Vry0tikGG9EOfB7AbL+QFWIkE1dShZpeqpLOaS57QbmPTPMXZMjf7NfuKnL3xDem
wXe8AfBiEta0JwXG6zAOqaLl/Z8bqg/YcGki2EpMqjDnrslk5spziX1t4U5B6pMJ5M1HfL1QaHl8
QxUV/fYi7f0a/WFbbgH09q+hoejwq8q94xB1iZe0/t7V0ugMW8qEfjY6ycBax7HUIlzvx1S6Pzfa
xMVtTk5R1DTpw11ltqlK/ENLgNr3aPrroR9RJef9iRPAkX7PKLAkpYEJiuQZ0WeCwXl1gZd1Ni3E
hySTabj/IiQabo/Cr8IqHoqIAp4bmw5bddTvJ7Lai4lvgJNmB/PYNhY0BGhzZBfyHGlvpxAQiCHp
pVIwp86WiPdSx0U43fa4ZezrIwaF4yGrwQA6zGo0vYuG9nI79z6vriz/G0WmR6p1mMkkXk7tmlGZ
//hoY5NXoiycii8CPuDOcn+W5w2MvFoNg9ekUTVr1kwnzsLnlFdYWWbSmtEoEFbFyuiX+zOQNGDZ
FmMuDcIJ6ER8iU6zCKcKLJqRkY2SX2kTdvTRX1m2t+b58jUN1xA3yGYyjrCHPmNqOjYniV/B3bvh
D7CISinoun8JByyyGlxsStrEiTgLJzKpQ2eJleJALOlozIViUBx40ZP97j69iRwxjt0nknswhNzU
80TmTMcxReD71vPVb3moVVhlw3nZ5hrZuP0I5psgM0J1GKT0dPSQQURk91aPcf31m7Dz4+TGvghh
bUt7+jDl4JAjWnQQ5zIn8hoRXgYV6nnVNkUfwH3gSRbvP2Kl02tM1x2w5//QDlzzQuBC+D31cuSb
rQkN/MK5+X/rhk2y/JYunK6qA4WeQ8C7lIiUFoXca3GjLArukdzUMcyjS+XZTMEXd6UIbZ9GgmE8
Z8ZLxb3tyeGNs/r0D4pAVb/oTMZgioJq+gtT47beJIr7klXmH3gcxYI+AvpiGrQ6hhxNCxgkYvdb
0dXgoZ8/W7Tc/NB2++k7rboIEAHjuwxBTodDKKNpc7/gsFBPUr7ZiYbMtwwrs59r9fRU7ISI/AnX
wwUzEs1JtagxSW6nWAdyGVKo2wVB1AjjZWucPpTjmVIWrA3a63ZTBZHJD4Q5y9stfW3y9L6WOYFl
6yGrJpwRIhqS4hFgwpQt279LcYiUktqUj3tyhVrGQKFSqf7Ak+admF6jaXpmwlTCGGe380tVsbWK
uvDmp9uONls33ednJGKyYSRLdC3lx+2wZKQ7nt3/VITAv0UEovBBkEuqwr2XeV7SWC1hUe+bPlrR
lxN1Ulv60f+KbO3Xg7X4m25NbnGb665qD5F7Q2oVfhkZ0HJUXOlM1l9NntYK6d72MIIEKKha1EuJ
alC7DPHVmLGTIT0V7ki8kBgkmGPbKpKwn/VekM0lAFJStNK/MV/G1UrTvZK6N/+vIKgOt8Dg3jB8
Krk3W827i5nk7rJMxLMZYLSEVburVtgxYsLAfLhCvpNUgQR64ooB9XW6Yxfaw+1Xm9NKLiJ6w2dH
esaXtMwAR6xkgXgPoLwA8gMNU4ae8Htg48YL+6gVv0fZPMb7i1hQZuyA2xe3pnEgRhcMvFWak2Dy
I1K2HZxKDRbRxerG1VsDJfGRtGW9dVqOZffDYyo+rDBQfTHhIv2ijX6OT9iAVDdCP/5nPEbVyOXE
TEYjQPBA2nWnlWLEPV63jW4ZRkGFFZBZRWi9hDVoUwEMf4w8dqO9lYBnsAg48IdoUG/QeTTKZcGu
hU4mEBv6l2kel0mpkCBX8ZjCAko4cvnKj7ISdEfAH7KQi/sZ5PEJC+GrF3e3IX1lfsV5/MpnDXZs
WKy867QfH1cKA70zjUiZHsb14dZqv8ividdqu4K3cHIMsiTyuJcRmnAynnJN/smJPGAg5rBPqe+c
/E5wzuBSf1+n910eSk+jdZ4/jHDqdbpffA5MlXUbf77HB+c9ftCbF17WVaFrwHOFE+BfROFaJ3Ly
dJ0vpNiiTsq2FbLBfFLp0mBgKgwauOcA2ZiO0y+10U1dfm/9nkRvl4YFW+mLpK85QMfHGH1DBm4p
kytWMmHCR/Ni+Vsbq8UpdjXxXOrurZkNl0Rw5aUwobpl2bFqhxZq7N7+7G1bt6s6uQlIUcnsDGEY
x9VFd03jjXK8Q+zkmuHtgZ6xRmHm7Mu7l+k1cxenOdlL+OMX7M8g0+6GtRIjjzOyoow6z1ce5oSm
U4wWec9RMIKZDrS/30A5hCgiThFdD8in7dEVwbWGmFMVOutZKomqKUSBTuRl7No8UCa2bUpRGZLR
csNQasuxwyfA65hW7GPm7gdwhYm9jIUEkX6vRRiR6Tzxkf5zwyslg2D2pPL5zPK1cjmsvc8FfvWH
dLJPQwEFBos8sVVCOmBzbIlu8hYCm3qtxJK4SLxU9FPMwBTc1gy1x6WpAxnT3xDLy9Q1Mo8Fq5Zv
QJ5rR2vWaq/dDUpCnC8iEUBOnu4p8TC37o2sJB6yEs8+EPmgSbnuzf9MfzHb2Q6w9L17bsaefktb
do4Kmubg42Bc5PjVQ3EN7ciUGJ2wC9QMXr7J25Wx2t5aGI/CXd80b7d8Ypa+MnEjQ7a4JVdYZff3
ts9IZWFwWmofS/6S2mRlbK5NmwAAPTEQwNYxajWfy+CUMaGDqYrmbIVc+yaA8hTReDfVWpJNlcz1
ybLaqzgxIP+e5GW9ysuI97O6FvyrBEWsrWvC98ykbIGgKeT89A2cYC38ncDov0fXJdn8U+pPtk4z
gErDSk6fdpY98L+YJGUe+4NnRtafbBdMwo+3zNUwA8MmstRyYzN/lXDQl+gjWYa3AgQu9CO18L6x
D5eQc/7ueOvF+GvnmuE4mQ3UZFveXJD/52WQHCfHVOuD+idt7v7UuHnqG01jQjXeJfn5rhE4NO11
9rcaS+YL5bscKYrssuc54WiOtbxZFfl3mK4TGOtd8lKCQeg4mPJjrmJrn4KCXKfAFQPo14Uk5RhX
fpXfeZa56Ee2Ejo/zAW2wqPAOIBCGAQ65jD/UUJmJqnNn97LlPghip+3ZzDdPTR/Q8emrkSMWj3S
ZQk2I5ZPfHLcLHmQMKILuekZUa0/WTPGmsGaGaSKY8LAMF289K1LUeSnPEGXIfxEpigHIaVcdq/U
6C9QmlIljB2cm87RmjzX4d9hiesJ1p6qqAVAA+UVVbxJZTmm55VTEXv6/hvjYsWceBMSUmmP1eC3
+7tYIi9v5uo7QPVuvwqk4YaGqG1zQlqIiWM6dYqrrGbxKQuxEMSTCLM/u21Jq8E6rSg580HipqqW
gpoRZMsmFhFRdKGsLKGxkDXoM5xbyFJM2DEVwQxwc2ranaU/x2P/6klHKpqyCHaWRZHaAQaBoGCM
OKPLfh278n1WSFkGp5q6d04E+yt1WAHak8eQzdH77zDmj2zA2gaoRkcxiiOs4xyHDaqvoTwuaqT0
LQB/XVvI5xSzmdraJF1OYfqFeDVrpmTMCAgWRDuQPHMo2n1HJpEo7Gy4gALQlMv1rEbEczlkEj6T
3jVKKcLctYcH2x7ZgGixu/+PU2ljT4GiIoCJnjlkmyArqCSqrlCq/OWQF749swt04BiDaI7wD3s6
RvZd50I2yPwHBGKef4Z5Y9QM9zc22M5lWQ0zt6qR5/AMGU4FLu9zznoEfR758/xd998SVYGoiTF0
smmienUVGf9IH8VGyvBXQZs3a9lQ1yvoHiyveU6IGn1QyP0bOQ+N1j3rVJ+ZcKTGwNQm8uVrcLgI
ZGDzN0VD++fOGOUVL2gpmeRLOCb9LoakM+Kf2F/ett7QCWUfpGd9nWHWzHZBN8djDEtMEeXKWwOo
elBCdVWwSc8CUNpO4OSwUksANlGMgIXTW+j/RefmjYTHOMwLFkTr+3nA2xpOxOsu5oRYua3UnEwu
nDSdUW5ECl2+aIjPI7EcYiSfGzAD6K6kgb4VeY/hKtdSdeWQpdjfpwn8g51nxIlMjOQju04Z7ae1
HmKQqMi6LqXJcrUmYwEdyrGPykvadmoi70/fUA0DecmeBaE6EkRBuf9lsIlVauwr0h3Mm4SKWPOi
BjjgqJMnt+FSzgDA9xGaWm6+sreKb3U9wSczTkMAjewFGP7MTjs2qk/HD3U/e4+G8DpXkmslo4fn
WnZuQo8IjAQhwdmsHEPoyfvNKCz0ZpJqykcq3Ip1CsbAPhMl4eyolU+9fJd1vXooYMJZAEdKujb0
1vBBpRq8l6kn17otzS2aICPrqshpC+UgopgQNmymtLbE3tpuQu+CS0xPr7agENyg1Z15tyDjb21/
erKM+kbC65RNTHvTuZ0DgN6ZF8kw+WXDzlh9IkSh1ts4b9xdTxqBFU5akg1EdIdiOEm+dO6a1fbo
FfmMxZNJwDHy9VS1b/Wx55hMBGI5+tdJ5s+jtqePN8uF326YcDJXd3lNIAiRPpnWqT7xmRM/EfgV
8ddc+A0gVu6l719hXUL1lPXbA1Uk1Ai4O8E+s38mJYHDWX3tO1V6j5xlG6GUA6bMdr8uQa50bECP
r6MTzPvarSLAa++tC+/o16cx6rpRhLz8LDKkvVN2Mn5QkSE55Lz9lGInjlZezt9ydaPndij0bdaC
FWvvlBNOWW4tueuJtu2KXU/Pg530XDMLEIGonSylgNyYlDcSNaqSfXIiW10GYbjCb+1KgFM22ALS
PiyyGyaJ+cnlgfT+2HNh+NbH13qRX4X23Va6cQa6x7zIM1+FIhTLyjQKNo+AS+rtWhkAF6sJWdna
yDoS7DjzJQEqQ9xf6vpx7F8R0iNUPI22lDYZ6R/5pISk491oHi/4ZvXoDm/Uu3Op7b2MLpWe3Cz0
jGfG8q8HHhgcVhroCNUQu2VoPY5Zk0Ciee1IEZfLGxyLVB7h/FpzH9loXBbKWGSNbo8i0hgWs7n0
Lgts0x/W3Chr5TZlrlcbTHvH0+Grj+cyLUV+f/fnn9tRYjktbOdGHaKK1x7OzeAmMkoVJYkvrdga
nYr8af1+1+3hr50bbT6EjjwhIUNEvhcNmFz8fuLOnOe7PYVpRjywQ0NHni6L+wGNpvPY6BpcPqUR
8M5/61PbotkIjbImziOHY/+CL3CzLLIewVoCC6Ihp+pt0utGM8ce6x6BL0CVgGRge8yPyfhzaFx3
1mpyCEZjYg31he9gKHIYGWlBk16NJJNhhJLlIHqWb8zqqAwl8NGmixXKuFyVmFQ9O7zI+OMtGpV/
ExY0IlCdCbMeSsyBAkcNo/Vg45gUl12meMtyQhq6w8ziGWiE0TlL5ttWNB0CGYPUam8lh7rmxqFL
V1AqJ28kH7mLR7tUevHVrL53/717y2GHv7lk0tw572YJk6SvjtYh91X+c/r31Lis2RgMvrrBzIoS
64RIh5xmvKbcR2h+I/gtTmZlzULX+PH35AR1gNIHVb6GyXUxuZcmCCA0oC082dH3gQeCSWLIxgyq
Mm/3XyckmpGC9ZVvfL2816FTIreQYLtFgRamp2HtA06JPiMAmz51fLTAbddWmoVZJyfpfFYMi8OK
7DSqvOuBJLGkvJPWK96ydPcLLAbYnrBb+W1N/QPXLx5zkIEuymHrZnt2KTYKYuO+FBnvWdjtvsXj
vmqfVm7ePrD6mDdcvVXbe3iK/PzgtdTYkOHJqAqELVdcBjSen4TCjMPKlEr2cgDz2mcyA3Hn2P+s
3+KLAoR0XMsNWF5tF8MgAYE4yY0D/EMW6ZJvsrpATS+y9SclW5KV+U3AizTnCEwA9t/sB1UnBPs3
fIA019yHJOA1RGNPzXCd3kp3FtnK+UAJuuh6cKt4CexJJQhk93fUI1kcGBRSleqE6PsmCVWoEdMn
Nz3pnh3PZV8GckzLv26cj/csvyqYwAaq6qS6jrdBgHusOh9CKom5fiL1aKWwAkTQm6bZdo/TMlIh
KsOH2PzskHs0uI1FdmLmlV9cEKatARv1WOpRdmAUag3E4t5qibnVvWKkmhZmWyHCvWKHy/B45Mqx
oKBztpKaVbWQrKQX56tQG1+dc7c6FvFhDk2VwzG4mETuJF4CegKe0sxSidjn/+VaOjOWFwtcOXJv
IYA/PvZ902ZKBGllPqmtcEaFFEkaOC1zDFJWvwri8qNfG1gqw0Yw5MEcWuvaaeAy7oghdl750bBk
WSHgFQlogMfv3CYv/Bsy3oRJFxkSh+CR9rbT/eqItCNekOCrX1Ii6nd50TsqRtaAVaU6Sp0cIUnf
4yUQd3BkYlngH3agiTZZK4k9MsQMrudSxU7VPBsR41TlVE9CHyTDgGNpd49ovqVLFYG2qFqJqxg7
/UQfLmgBcS7Cd4mpkiu68W+3YfQHIEHaNh48L/LcRcaubExEJ3QdIgZF798PuZOqAaqvQI4Zr6Lq
vJ9yxNKHAY233pZ3gBeGmQq4gWukiFoKWmjtZuJa1/EzouRbmXcHFQPhWT68A0U69AIwylIKpWDL
9+H8f5PII5PI2nyh9Ex09AcpSyQH1HcfAU1sMbA87w3jqB7DRkTIDJXoQuykDg26DmQ9PlTg6dBV
US1CFQFoEtWz7L3hj/PIHW9QjmdXSMregZ7CCAekTQYBuf8NfRNvmGNo1fdBVi6WX+lMvkBB3G+S
4XBoi8CBBs1IDDgUagm7iK+8ov+cthodnAiEhkweXJNcFr874hAU7ccuAgePriY7o252KfO57PrO
tN+CkvKqySVieFbPLHh9GaCVW9qeRWIT+rm5bqEjulsXkpr78xPDzGzX0o6I6sVHZF9eYS49+U6o
RxQP+YMo/ntnj+LCxbQ4jCh5v5nTsI8YHvaEwddZAvpfCU6yAAwzByyD6NdVDrz3JfUVieDWqyPb
onf5T0EIn+C3HlC9DBGVEqGPVDpODC4cNyWoXx77JGCeH4zueQcILcdFksTpB1MG3/RTtz+bhSwQ
Y3RaagX8oIIwm0JRCgArmrPA58mC/mBKQJZ5dgOpJkXOf/nFYDSWJ0kH2mb+mdckwauchehesGxy
vA2aTLfFMY/8vJTFTp7Qm//7EDwDvTHbfVvXoVKpXY74U//KcslBeHu1sDnd1TwchrfgfAsNFwht
imm7ZAPqIgZ05++29M4cOrcTQl3hFYZN52zQBzxaSRzZZoaLfMqiHQBCX5Ad+sakhik0HtjizjRo
6gHxqVSda7h6XcHyFPkomGbAh4en7JvabgvZFbXABZpDgKEIzKAE475bpzA4Dy97pMOA7MHNh8/e
A++vT2znlCCRMjAt3UzWZSO1ePx1/B7te7yNraj/zLMDS/xydT5MN1/j3TVpqB/SEykIOxRqN0bZ
UURPvLG85TBoKCpHFA5966n4TsQLEdd4sjFNgAShoaIt87t1M5wbQGtAffbcOJAROhEbqZAkPZjl
31vU2UU9Lywup4Jat8moO9TppWxSFGovu8zb9guhR6YwlYJNYo/ETziyiZLsTA/BEVlFVgcdlzzU
9uubbf3pDTTgTiY5Q1+qZyAllTj2mcps4hN8Htfre7QoGW/jMX3JJiWoF92FzkYvLu4ALjRyXrcC
DKJAvYD4zRo+zNSHEPNr67aA2ecZVaKVfXNSl/oM+OvpYQIBuuLuEmSA9WxmMnHT0D/1FlWT3dBN
YyIF/GZUUlNfUqSRh5Y99rcwsEqEvhMxdFKPYbVhYfbWgB+iIot+KRPvY8qL780+ykZHffzVmSFJ
Gjnc7JpNWL9h7sNrBk03ugV1BvVMpKYgf22weYOQ7viDEUKh9bk7YNvUtMB10ylywqAu3vtNMn5M
i9TVWgDw1fu2jmdUgPpyFi9aHR0bos1UlgXwDanKpC3tjroMGee3hJv/2FJymz/e/DHaaUdRvIfx
zJ2Yxxt/PV7G50mnbUr6akif1+G5l4dOq+A0YfPNJMOTQXkfyeY2QeIzG6YsJ74M18cNfFAOaHmC
ImtYMISt4MjTQIKY3aMp2nChyezmfHr/x7rRxEuuQZxx1kQUmm0QPFIWkjYKYw5Tur9tgN+LMZLj
ByPz6lgYjjqj/RKRNxtkVYABW97PdVHxfU3fGCMYgYRbzkbHw2sd+NFDGLgL5ZQXeNPZlmuIWXUG
26/3a4f3fJO7TVKPlXM8hjJhogdesn8OYsr3aLfux6DHEtwGvKAAh5DafNjjXU4HjTPDn/vGATH+
Mez/Vmg4XYRtBlYnAlcu0Sk0SGCq42YgUWViTYDPKcZzjP1kmG4yQS5CQv9pte3wrUvWjGTKTVVi
6HOCnxWHXsVQnm7E5Ko9qAZ/aNimXezKdYbr6bxchzGCo0YcU4erwzY/tJbNiBaHPGdOCa9IRAk+
Wqoj4BKaft8Jeaz3cQhULwpDXWhhiMRGAsbKN3sCFM9yaOWDimEPo0rL9tTVIxnIfcHQoWWXFpU6
WAQAVAZjMiHvCbJ+0qApl1HmrzrAvLpdxLRQpQw2xfiT3/3tbe0unrBMqWX/i7X02RDdBMuvNxMI
VoRAG8g2C+N9ilej8MaSerNhRllfi23YYzSLswgNMrRePCgzDyLQDTWgj93MVqJnTl4tqG5HihH7
Uhej8lel/0MF/2RCjLCuUv1xGH3PjZAmKBRcmVHb74Pl+vQS3UvOT076RzbWl2ESfukBTD8bSNxl
JGyxTUaZ3WgnzsK1GK+eXlPHwN/yixZyeuJaW9IRrIbob4gC2QWLBqI0fW/CVvDRLFHqvU3eCcOY
5Dc0Pbd5BqLRRElFeTXhzoSHN4Mt3nFpfhF77mMK1oYDYnuHCLb5TRWaMiP+d9V6icijQ13IuHDh
ynHhZGqiGXLFmV5xdy3hv90CM+FrUHuyjXSMOhfaIfkh3TGihXNo1h22fJQYd6Ye6/4FmdVTrevR
8VBO1hRfU2/nTZxhdT3O0k3l6190F81AXqEm6ux1vuEjc8vzIiknawnWde6RIvmtJEe2WNqX1isv
smqeiVZ3jzEhF975Zhc3J2QZWiuIQAcbdko+xpyFdc+Tme68W/4b/5pMSHVERjw14czYPuHTcIY3
Sa3I911+PwKb5xCGwMvbdf2DAU+Tg/4HVdECdqX7pQ/17nnBEoOwakfBwEu4SgGnAz0kgpYps+kK
D0czsnpDmDQTpBBkoH5gQ8peUUCDKyNr9F6NEzjldEk4ED8dGc4Hty0c1QNY6UjvdbQz8gwm0Zi1
XpTwca8OmPS5uj5BzDmvRHs4GiIaNd1XgZSTUOR3d2ES1LKbVtLy/VrM6Ql911RYTz36BidxPDhQ
9sETQyWL0Ujwj9yecqj4fBlCe36U0jwyNASmhgBCAZpmE4TcXzqIX15jkL9jNWwBB0Q4J42+DWcY
B8Lpzwo9W1XACgdbBKa0/3+fCu+30xLevQll7a46h3/PX6IB/M2B+yrPxKtFuqCuFYWFNOhJk5NL
xY8hoHqWAfgsRpMu+NAu+4oRv1pnRv1p+mh6QnzrVBVic4mPpdIDt7YJgpMTDzIUxAu/mz+awNh4
9y7DEHjSbPYgUZRmqlaKahmYPGKp5bc1wYhALxmy/WVqsXgg36/SvOmklO0douHHVCPq0qUt94VL
bgMvyuIl/cdvytImS+UfXHbGbo0ALee5hhbo1InaOwcb3sGFVGVZrv16dGE5GFPPz2PdjWvhQmQR
aExDN4ocG52r5scblp1PvIlNT0BLSPSYFDgvgZFkmXvfW8D++o9ULkwuhKCSwWYKfSHmLJMx4VJ3
oLEL2xlL3+J4DVBCuOqnopr6R4Ae/Eurosw80HQ6GoRRszaibCSGVrcPn2ZLFyC8uS5We3Ur+BOV
itwbgO6vRKjjQG3cJTwkgTvSzuT4Bk3ius+frLFZ9xeqmh0K4uW2Mplv+OoXKtlFkiVy6qf1aqAF
j8j8r7FfVLLWGxVtEbeliIi6cM55Jy82JiAIJ3okaYeqdlqhKwuvYTegunLMlSz1Nz8Dppmc6DGP
lFq07+Q3rhJ3aae/SB59xSv/83ZcVVYxE+Mo2gVJw5ENpT2RTdYYYAPOgRcHTGt+17XAMU1F+f0k
CicR7i6tPwkX+B9Hn//IjqGCmzp/f+KmdHm4JuPYTmVI1aTXpKVX1oVB9of/qMZ8ICKxAVM6sVyL
O2eGzlWcvliLcux0oU5NtqG09Wnw8plT1s2z+RYJOlg5RtzTMALkU+3pB5dIdcdLXRP6qcn9xTwj
bGtKJNrVIG0toiobbpJsLwLDWG1RYiBLRUH/mAchpG9GyTtEmx57gxxyfLAPLxTGd0Pwx0kVdqYj
Y3FR4mTRhytURN5ME215hFLsIDIu8kFlkB7k2r+mUS8lWcOxu3jXbr86R6imILYOPP0b9lfqQZxk
V4X6PBMiDGozSTLd+hiY5G0rTLXc9YQSpmRjpTn1OhTT5cM5ofNvW8qeM+bthcMJMWqT6CHIiT9D
eNs9xDW0zj8dMdrkmOYHBcZswMsAKa1AQCnUm0leVBCmW0AW3Qt7t+8IrtiI2Btt5vVkb0MRkLZp
h1vmiGJz5RxmleXdUl34YOCnrbQHWmzUxCcz06f44K/UZUSqfTAovmZ9BBKlMyDSFuqOvc44WGHE
DU0s7ynSEVa35EWNJrv0oPEOUlS9e/bxycjHljajHOOdthGdnf71clvRDeg8IDIjMloGsUIb98LH
Ny2Z/x6ddfAezlbKs6jyTfoU2XHR2dxsKe0bwQI2YqIU0hyykn/OSTIQovKFOp5nuk2DdinPEAfL
LXJcLThZrI0C4eXquRg0M2Kgi67nef8YeHDTE4L5kch237irA8xeu0BABCkilwLuFm6Z6lMpZAG0
BpbGxh6CO731MlAgBFMxzOMmdssuzAhFRyPFtWiOwCaAn/oUjPMUruVDYuD/ijJ7HHr+QrJ79avW
gRJ3PWHZlc46qOjvHV7iPPdJstqBxP00KLmLOqIjwp3vKkNp2IxzdWG1lRnVBqR34+a+qYSawBD/
uZ6q3Wq3TVzen1TQJwghyDF/ErlwhuOYaL1+o3DkKDS0TIOICaWuxXuM7vkZt1Sxz2bgbdkpa48o
8ngPNOyyiKoJQVemMluGc/6UKHsFUV6mfzlcXZQrN6c2bpG3PxRkGjCNFYXcLhtO2zwYakJZWRKO
kG+jAD9PS3UAbgzpM/91iGELhUXLJNJg2Jn7iaCsyEyf27Xh1S7j01dDeT6DqmRoXykyfeL45BfL
DOUZMn4Eg1Mlxti9dMdlTh9Pbp1pfIaijZE3qLa/eihKifLBE0V8sEM66xMEjNNmc3AWSzhK9s7n
1LKPprDa3W2x7ixySEMyLy6PU/k7LMpuZDfj1ys3Y7IzXygjKx+yw8p+pHUmY9xa4iNBVsyIEqaR
G83ARQs7Xv2Su9OmQlk/KE+qKx5xyr36ZlrFprD+MKK2in2szF2wifmc5F9df0OPEfuj478C6ziQ
nL5xf+52RDELrdBJ22VGeSQpKwUana+D2uajJNEubZ/gjRapTTOFBdW2+GDnuw1bogswF5b5cVlu
QNu1iMSNLJSr2dXmzuBDRB9ZaGuTrVh8FSYhAdvCJPIPc5NkB+hPtxdeUS3bACn9ONmkrv4oAwHv
maszuBzuIrdUp7Fe5swmDIdd+fbjput4+4gpL0bNsKd9kG5GvlKMC/RyYtI+zdBW1ku93C46uF57
uNOW2XMTT8zW6vZNLaVuka/xKCJCBXRsgfTZxvD5sN8RQ4Y47bbNOYCTWT89DMK4ryH1oM9LL3dC
3R3RT1aaAX3oVIO6bVyY541jxkqhK1GSFS4qt52C/BCy86k+93WWCradC/OiBh2YgPV+TX+Cb4z5
mBte7w2SoD+XkFaQEfZ+G861ce24/ADcALEyEfQ8la1sfKk5WtBVEPaaGYh5nxSFHtvTixPZf5XX
h4Qk5OA9XTfo8jBTSK9bFGoopZw1TXNFlDBdjCuXGIYZTW6O6p5k8OFZeHZ5b75ZXSDzxFGJUzRD
/qH1IYN3Tus26tC4r/hicDvoWKFTfcpIT/N3s0u7tznNO9K/RDeJMJsAdcXaTJpy2RhpnmdpF3gn
7VPw6mq9m8KBNH/z1vbn+XZq3+jQWkrG/iF248tgi3xILM8u/N48t8vBJdLCL8ByspVGuqMPaTNa
Ee7StK0kR6RlIejUuRQZXDTZNyrfiGJiIJKoOMERVfua9EQG4Ri2AS/eN9VliL98n0AsyKWViQCU
aEqX8hsSUDk8EoIKLZlCDSBebsVSoNbAhItis7kkbZBZoSFY8n6VYWtGc97HNa45Cshr08DJS3Wm
dTEhznub/O82kq0/YmH9eH+oe5t4YQlmVyrf+2FXjDtLlv3EZRhc4dIwTsFY7dlQmhnU8yd4X8Nd
EwRwucQ81Jot9vmVFGnOxEjlxj++dfjPR3Uj+QVMoIrvAZcb2jlaArV4cIcgR901huhApZIsgSkT
reJpf2HbrRAALgxojOBvcdW4R+a/97AYH50OZesIkvuhVrlKACiJF6QevWdiPeQ62RnBfdM26Pvu
xYqTdXTtaoKNmu+A6D/2aKXXFEd7uwSjf9nGImxRh8tFi3pSRr9aQOg2QPIRqYtYh5kRX3i1WAM1
2+jFpBj5dIb9TzMduuYicb/M/kDNI1M8xAYU6JON2MM+eC6Sx2PML9Vb2Zj9Qsyf09rguZNhucAB
qz3Ox4j4KrZ7ui7Dd1bSE8G4Bh43lkenwoVO2CF7JqQGIPyDTOsxgVZfadIFlkzIxOJZ/TfKQ+Xa
+xT6dCUjhAIW5D8w40cueaYWzLaSwYZ5Ue8rqsG9QpI/fSHmiLEpGd5Knim57yuSGhCCP/rTnYwM
BdxK6Vb1AT8zUFgVDi6GanM15pVtqzc9AYkqBrix+r0YKtorgo8UX0kbC/dUnA7Wm5mi3BZhHEMw
qlMGNiYXSMBBlfXJ/1rU8Puzkrpahk5/Kllf3pOziTdOwXCDnAHaAm3PQs2pOCCjLvZNc8rqOJPy
gIxik0z5B7wZNIB7Q/+HOWDKl0JGMyXVamkCk7TSEFxzzz7zYoH3tXqtul7H0yHxpReogs9VpN/S
HAqHhQUO7An8OkCyllVfX2DLLruITiEHzmPgZMVRspAmIeoKMEToc6YWA1WZDuT2S0DUHfkBwF1z
PBePVSVU0O8NlnHEw9KV8afie7GSB4bOocW3UJvBwMLzymfiFYHBQxTXGonLx9PefPh5bme/B9sA
NpXd+UYEIvdsG6C/iA0309pMXs63mf8hiErKYvPQIDeeGLOfQQ4Fj2RKsPSycIr9DPzQFYVjYrL+
7remkjPu3c2L5GMatenrb1vulP2Pc023Nu8Yphsls5QPWkVTRZaKKEyE62tS3XOO2tGU71xEAXoe
SwykGXE8CVPxhJK7EYlFRo3VL8O5q6ym1N1qSa5W4LtHDMh603lMzdkS73ONmn6YYJbG6zKo5G73
5yVFA5d8PJt04Kvhgr4Dqj0Wu//yb/eH5VC9jcphZDucJGQHkxjFjuqzyEz93MkOUOqM51dtwPx9
YEdQ9u8ZA+wBqk69BcnmWjQ82iRE+bawKBdy6Zhgvx0PMPJn4+I8BNT5W6dTe0DU1NvD25qeIUDt
QJaMpaXDX0YoXZMYjPp4BzMMRsOlLqLYgbj/0S8NN1KdFO5KFu7B6osq7T7TqArUV0xZfTo1h1Sf
tsrLsqrnHGDbRWXI82dlS+tzse3dVkbLFfu0ZY9t4AWelCrNWRphnbYp8duxmdfVWPIJLxtorTV6
DCIg+xUTFDLKcPfPj2RljM1y7li1k/5JPvMqNjmmqkNXrr7qq8OTEENz1Qp/hGbpRHsxspWmnx6w
au8/h9XEQnIYbP/7j7mokMAOT3ITlLCCeyaq4VRhBYtlFdpB6XEyG+dCzUKe6arXfmB71SLYghXQ
I1Haz8AzAbkjjsdqy/7VZLN1XEHMABuNawtrRZZvZf3HDAnUnM2XsJGvd+ctc140o8d0uo6WgSU4
TlLNyQrB16jxv+ao17Fx8e41BkQVIYCi6N6S0rA+YEO7qSQ2WkXL7Ptopxr81yKZHziLoXflzMs7
VqoXIw4MFjrw/c0yghyLgJyr7Vbp2aHeGzUp+arMa+OOybBrbDTZRR6uSW2NYb5Q026RQzwuloab
bk1cImlEQo3xMs6FmKWMgaGMOIrLSZierGCpiFRgD0bj55Cwg1Giacrb127misyE3qF35k1j77mD
sn9pbLQR1e8GbnyXhtopqO4td6LpZ6iDmIxGeqyeN/Q8LHEFrTskwRA5SYTxHKBS6TcAPgmCXnXV
VqIjkwObGFbZhwMg1FhLxh5YKkFH9URBne/lsdhGtiG18k7YzhqYwrrkFzyVYAmtS4LH7i2X4UwP
HHsz0sdY7StCTJFdwgngLf5nupUZ83ugMpDSaoj8gbzB1M7waw8yiIRMmlm6ysOOfrs4tD2F6jYJ
5JmXiwoXah7HncNRnyuHOMyUvkBJv9G8AplnCj+4OZE0MTN7/ky6zMp6/Rx1hh6yoMWFnHRlSasn
fq28byvVF8QNk6+aTqHtY8wu1O/HMj7bN/ILQOL70JkfKxpiFch3YKjhzw3a3Motv7AuvPAtP3PX
zqPfXsaPqx4TaHfzHkgEMmYRtFAae+uEc/eNRA16xIx/vi1TVIj78/45gwlJolf3tpfMTpcCzZmU
UPLNaX50i3746jP1osEpAkXjrKh7pYRQ0DavFuxmXliAl4YWgpmh3Yog2q+UM/lhLJUYC+qKOgeg
neEu9ahyS79BCCIKt4FWgJXf01tHzQCcVTecO//syKALrbUx4H+s6FGKD03fqrzhl8LAfSxwmFag
Hv1luJn4lGsHHqbnPV/YdUGi6P6tNTi5Fn+JoapaBaqsolh4tUQsRJVZEr1+vyVLK1MTyXDAqdk1
8VXMapgOV3cciCUxIkN459qioZXnzV4y29laVmB40zC5BCAb9ufjM4nwQss57zBGxzLmEh1ulOgF
eUemkD6OBiNCj2FAy0kHgjvlkdV8JFt5tPkIETZcYn5LYtDJR1bwbgv5Uu9ncLzF5x/9rIBuPdLe
W5QPzG0PeiOCGDlKhMb10e2+v+OwaNFbakwV6aULYOw0zPjpQNeXQsksu1psy/VcLKb+lv78vsdp
i/AfDjOU8h24hVCsouxHZFvS46W0iszkNZw/FBzpoAFfvhZosMLpeKwMeuGn8ZcR4ZHJ4gKfy0FU
UPhwCJWtAWWiihYPvmZzViRsvE89gGz3QqGLm/xDZyxDlsZHJlq+Fzhw77TaiKTSFeJYzbFv0ATY
4VPhVBpRP03wqXFobKW9heVhSO+OfHXGgC7nw6yFJsAT43tdHBx6MNPvodPq+2oZS08d+fZcHuOp
PtC+3sVzIGjrxPaCnAnNQSbudhjew9Wi57SOlf9f4nl7mY2lQJ1nBDQ3I53UTZyAdanKgXcBl2N8
21u4Sx8eFXNtQij2rrKshLIjGHQYSlBMPicRlepQQNsTTiS8560NFma15ANONWyI66QWVbUthfqW
HBDiAQwvUeqJD99FGRUD45cT+o4hqMxQxNSmgDvurcvNBv4TFQEVm37cxfPvJqnPnC7+TMOm6aWH
XkvcZP8zM3DWkeQH9d2vAYHa91ZbcTNoTFQaFAUy2UClg1QM6pQoHwoRAelF/q9JpMkpWBnqQSLe
yh+iOJTFm1cspktxVfx2yDZ2GTqPXFrwGSbvIGAwm1oQI/5jos1WJQuQcc/L9M+A/YbpKsbx8/ic
ZMeAi04L7ibNctV3mMNnjJph5JAMchGxOi8Ag0i38yocIK5ck5DBVPBzt5DQZs4KJAgOH7xMFD3/
MKNT93z7Nn+tds1JRNUr74RQHjCECHxrqNXLxOE8WBdVVLrsUDzhHxFX8VHM49h2T8vsozUMzwb6
+gSa9DY7Y1LMcj5Xktjd2Lo6ByWixTF3Jx3dwR8RDg+eY/jvKDT8G/2bU3snwkOBBjfiNFUug9C7
S9NThS6GEEhJPM6k3p9GMh9xVQfWQ7Hro0UDjm9cxFfsrVqZQs1PXfVU3Yg3TwhXUyf2VRZ6G8Zz
IT7BWDdh8+cBmwR31sUa6G18Pc17fU7Ri8UR2Ki4MTU7qVXzKqdIASHaKmwPLpCiH8p086z5o5uN
jqIwRMQ/ko2gutpJIW4ZiiiSiN/7YTlBxrh4zUDpBl1VZakAql5s5+bOFA/0JJQDFCQri0LiuZui
VOv4gDyozCJhwXtQ6nULz5x2UYwRWsLazcOa4Llmw1M7YjrTnKNwwZgWoKRgwsCpAUW4Xf9Z3X4+
v3KOwKpYSWMeG+VrhRFZPe8VEzwOoG5hXGoVF81J0tlfwuKHU2GBhzaI5y0uJ8LkM1HLw5VkHMvZ
Gk9CvSuHiJ/hbw/0Dz/8wdlj9oEq0BSI2dKzBr153m2gzvW2dzmvHd77UTNFWSnPqn1v8SN0YeP1
2Pi+4YLKGI01Q2U2W+Gti8Ry4TdHdbzdTQ5wPhnm4MAGzOuVAXm7MLcDkC7pPyRqEnBHHoNpJdA/
+Ug83ZLypobEyKYkQN51cydVFzOSO+QPRdDXX2IQ5v11TKvLJrSdL9d/4USDqM0UKSmPWXLFn8gu
wVDYEqVyFBsp6gyG8NWsEJ6y+CEXBhqKJUSX5ysx5453WeJWA1ZUlk5QyKFQnbg/nzCV0KlnWhBq
JOupOKm4FpJiqFN5PCVTii6l1jpcfp9CP+DCZUycxn2cUkdyUrVFhTTzVA5NWHbarI6gPItFkbqJ
bEk7545RVz0oC4BvJuwYxO8HROiWDWHI6KOs0OcKnIj0N2/wd4G1tgsG3cvPTyXYnSd+IGP4YWNB
n8oFSGZS3mYxadJLdShW8luAoSBlfnS+k/o8F4u+OyFt0n1GJVnWL4huXCRizYWH4WOMAWUdLyc8
6oQ+zB6jOQ08JId0i+ZsLrlpH35Df+yHfbMwlTNWXTmXmlXp1sN3EYl6qOqeov70YJ1Xl3GLBlZ/
fNtsZ/6ToyebrxG/M8SwFPXpmRl8aeW1Wq2WwVpC5C35CSedMWMa+wVAsqIEwI46V38DvxDQLeaK
7Ycd9pnwPNHJwxYaKCuToXhJmZN1ne+91gGWFf0M643bKzrtqfGPw72q+ipmx8xTqu/daSVgpT+P
vKx9VhaUYCuqyJVzvkOw6h+2hRmXWPIP3/Nh6spRSzu64wH1FD2YsyF/EJ8qcvTD9ZeNebONBNK5
PGCt+wyMrshqd8znj5AiZftjF4j1MfQhoy8sYqwXf/aVkfwnB1iXDQHJP1tFcG0ELv1lz35NGKwI
paH2XAdqIwbPk4jA1qusxTqyXW2QHhsvTVsnT+m5R6h2aP3aL10mSOU8LylpO5CAm8LF9rl+CxZX
yarIytfwt35L894VA7cvNH6cCPK0RwptK1qAsjBmtQwWdLgiozdeTpj76evESIR3i5VHdoUBesJs
acNIVe7gFGTgvntF7r5mpIWaLwd3VfXPScMYbtYd41Km5yNKp5hDj93YLkAYNPfeEhcWWadNgqPZ
8xONofzbNB2rA3Uw40luJLGup44iZJApKjL5lZW7iHfbCxESoehS4QpJjLhuZAS/+tS73l60mKHD
7Y5EqyMvo3TU0VwnNyKG6u1zc2vA5aI9EqE2iY/Rpzaouy/2AKI8/nS7jBj/8/pqnl2+o+ewxQHX
lpbozGvt8x1zh+cZkkNrXmew1qzjfXNCNgdhVxtGyJmoQp3Vr0ohtDSAZIJzUghBN1P1z6tz2Srn
UEUM/iyeeXLJEgm8rtlWu2OiSnDoJ85iE7yMhY+4HeKBFrIB1PPhtAMvsRVZ+uIYPFw7JlsO95de
VgdfMlA9PWQypnR1ZB7geLH5zYncfmnqdlFTecjjJ/D7PZem+VfkiNpNk8F1d4UGuwWLCGoqvTsF
wXse99TxiGSoJqAR2Mx6/irXcjsa0bFw9n4ulYgV/TU4n071sCH4nyqd2dE9qc8Dyr0Bm6xhMaVr
n0uEMq0ADmFAP+uiKlrhqZm9iZwsGvckSrJCED8A9umWUysoHfcZA22W4viNkLJJkQ0VrawQ9+DB
K4csrTH3v972Qlh4a4QiZ+u1/tJ+5Xz3oq2DIxKylY6HX8UllJhNXmvC5LjIMvhDNgrQI4EGW6g4
SfxbvzsjJqUa6ba8cdMRa2o7ILuFEVRydbf33nh5Tw9TbEnvJ5f1U25ZeW2u7DcRgr4dqYy9Rifv
E+1lFtkpAKs2XV7lAV90wBgnujO1xpOnwaKdfI7yL7DUxFNATD3Fgjr37z9sNUSWA4WKVQdaA7Zx
kPYd5X59jgLQDpJMaNz2scy5HbbfCrc3IYm2CT+BY+fWzKkr//t/bUVCcJb7THVRkKJQhUhkqlFK
7zWPnc/4EfnYxZhf+kUVgRMvB7kaMO8Jt/MCOnC+/7RBE/Qt5UKUzFlxNtqE/xm2lCQ3+EG5ZHCG
PIbfiwiYnZd4bFEtjuFCF3WgH7R10cSXZZsR4DSNsEByXu3+Bk0iyEozseGMC5Yts7V6JDGQDuoL
3b5IuNDz0x60AGuvCr14XahmeHQedgAZB18RgRLDh3vQCtJMrUpXZG/zHLirLHVPmq3NHKp4tyH8
+5rmRNLAMt3AAhk74c9rz0awcRZlEc+uZKtM0WlPVHzMAbfY+RWg4Sn7L1NsUEM3iVjRPly4GJGn
s39KWcXY5fpfuQOn0RgGUWTZPwmwD8E8vsRDIY7jKTn69Gtr+HCehEasSx5MKIVqZrJfkOkYsZtJ
EuTJKc9T+ZTFTah/nYOGnk2twUIWp/47FEbQaTGGan2mOAYNTynImTB0aUXJRTUTJ2+eDFiLBThg
AOOcJGotMyZMON461ov6LiBfeJ6phXrz3J3NI3xubOJwTdxbgDjpojC2BffyQPRn6y24OSoq3R1V
YM/hOLotoZ42WUZiMcztTciKldvGO2s1IBL/y1aYoc0GKxXBWM2pZuI5YgMOe5GHDzA8JlvnMTKq
fFJob0+yKAnSijfHhJaPXel+RRBNqnnGnwotZFOUnOSj3UFmv79LVVKhjo/lgX/Fcla/i8CPKwue
8fNvpIXBfls6dEbbV8ri4T92J5q3+ht0cTrMCY2NzyzdDGNqMkWl57eqjXnwtA9rnemi2RSwjVZN
mwRHEIAi3NTt0ltfsXKVHb+xSWIUHALzNydvOxOH3KjqN4bz0iFHtSkym0zPGREesqF76npIMYKJ
weIW2d4GOgqsHzT7ZzZZUzKPQ0+JJiUHt5sm2fHV9cgLc3eo0ztEEqPGuuEl0T65Gl+Z65auqxc3
XBdXcFp3qXznSAAfo5SIrGEgaTa8bTKNRaPZuH6M3Yc5bCzx03UBbjMKCy+Ef5uYUtZAyBuAUKpD
HNZle7VmAKuRvFRd8zeCd/ykKl5ZbZGzWOaVQXjHfMAGRt09ytUILcuOdnHUGeUI2tLZa2eTJwwl
lTrPtNsZmx4VCNS0R9SiDWOUoSuf4IC2SApN7xOaugZorN1Tpu4vv71LVPWJg+gZGdxWK5YkyIIn
y7mQJfxjEdKC4emtwq7kZ8n0Ysx4p+CsyFyYr6dAK22Zgxei3BzZzi5fLa2veYFz7S4I6bQVmpp6
K3pCkw4082CDx/2BkKV2CsuDzGQD8/d3oOlPguhGefIxsEF6HhhQn4RR41EVFHFCbX8PqADlJZ72
LI0VCRaNAntPdJUstb5iBJEFeShBDJBpOP4XeJU1wFepLuIg27G5Vsm2sLIjjRg+RIbgEBrUf1H1
W/E7bRxfBIy1VRw4BszcVs3zxpOYi4WKJKmh5De2G6KiABMgBOsbPdm8JlYiuHaBqyP4wGTBdhoQ
QEaFKYR1LDdPVZ4PIL/xgSsE0VIEf+pvRHNTt0kymie5lb5biZYAsUNXvu5A62N/kTiUidvlYjFp
fha7nIdeb35Y7WqXG0JkDJ2bOhAjHPJUM9nuGAqVYyDktmGui9jNgN+zo7PcmPF//TABLqtRV+or
Lc7jn7bC104LUdwfYJnnTaFSwb9DkM1MnGH5CIZCfx5YdRLa4G8TSIaSbQyTePllPdv0lrAPWwuO
8SuEXW0Dz9ImtIva5ffLFcXQF/t2NFnQcpWmUDY+sxlqg4yAgSnSgwspiImUe/RE/yLDKVcAfk8w
9Vz/JLCCfs8XuF5/Wc5LyvWO3ZozmqbLE4ahsvUuKH2Ad74uWzqlqGpzBADBooHU+ADY7kbC0+Yj
CokU50yYieDFDqW61Udz3uTdluosjHOEYCjnW8N3/D7KBV9e/E81GlxesemchcP2hE7RT7pbp5Vo
BuEqnw2cEu7WScGisGpTjDOKPYT77mMP7iNG4gChn4uJaGFyoqAZ0+Wgkkt/l7vdeJTnYmoWb98A
dXvLcxFKLCXNvm8TpYey01RNPdlJTJ9eH7nbVRB5f/K7v1DQeNcdFqETg2WdI+igIDreeaaycALj
HBXmpikMDeYQzOZA4zMe2V1CK8I2hInPpBYNVGzIE1x5Wz9CQpqzh2Oc7Hz0dGZBR8qfuLhQIXU7
bZVgFPm2e3EQBdOHqJm/jBEoTvINUx6FQYRFC8PGqQw8XSmkENxuaoJPPQEvGFpdIFv+TlKODRS7
b5lCSY33sv09JMtAzmoV2d78sdRKEaXmgJAMyg6lezhZyeqD0D27FtqIRyuOGJ16LNRrd5J8QC7a
8bir930d/IpONjlozszgdEKkXlRkzQpU89OkSk1N1Y4ZFSk1QCoSDZQfY3L182IAkY1JSSAShQn/
VYsxQSnXFdpKOkT2gGj4Eoyt+zv2NLq7C65vookCgqH82uuO/orR5DOYjmLeOREJK5hAqj6vnTZd
Qv3JGhlxAZ9f5JsMXnV3HHdLDp9h1TGsRL1fWqDrt/VW2yUf9DVtouD9BsTh5yX7Cpuf5CShjwlw
o0LBnWYpzOuaEU6EuxcmqHqKhILhr/WjQH2/dAqgCfm3nJx1THus7po4TQctzX2xqu9caABpWael
v1t36Y4D99tOk0gNZeUzOTuVfOrokjHpew9pJiK5uyqbwD7dYbp4+Gjl8OmxUhGIJq9jQHHzooHK
Op2Dz/o+pKXiNZKcI4EVYtY5AHUcp7RGx2n3SjcrmcLq2PHu4wGyk/u7WMVF9+tKhjsvXzMnP9HQ
2h2P5qr75e3+GXgXBzoyVqkUv/J7Nt9t9Ck1MfVhNLHqbL2UfqM9pt70hIoehumUTy2cKJujZiK8
rm7uX49HrwL0t+Wq9QUc8w3p7fMADHHcAWiRTTOMuB2qWa+wf6HwvqCyYilKGehpyRF0d1r7MgyJ
DFYXMgYBZLA3o3hDxlEMnlttitUDix8rc4JKNDzoEtFyAfpvMaVdmmmdu0FvxhDTli4KPrrUZbmf
TKBeYSfLaGhtqtPQ9DyrMdXTjWZEl5faOCTr19RpEMT7ynAdLG4rzHIeN/jDnpvPvBmbYZq6xIKy
Q8tXKB/ueqjy6eCyTpBeg++ZoPAIuFO6wPHw/V0NtaqF7QC7B3gK7f96KzKAi1LnDm/QrGqOPFwD
Y4rXP+Yelc1OgIVRdX9FB6ardNuJ/pH2cFM6mMw9FnnZyYncxNQiHAh7y0DGVKp/ds+k81JAaCol
iFScE7DsoGIqszhqJ2bJOPTAIxya0fV8niZ8IisLX5Tdtz9FTQH+jU4Q8cflp4KZogjBjmnvUQIf
fIBswZBWog0PRQ8zq++JNHiQoEp0fo27iI+UZvocRZOiX5yLA/a4/Zw7o4XDYBNLwEDmI6UqeBbR
rErrJ6P1YmORmd9Rn2IQO+6oN38bWPFjpWOqFchOj+bDfVeO86ZdTdGz7syT7epU5s/QWi2zbt1o
vr3NBkoKgrmEewuKLvRE4tqU8pvpH6cn4BgUzW7uU8RO/QdZaoMMATrm0ZZVT/02TUAxiAtjJO2N
EBDd6DhZIkuY5up4FvFHN4jUzj0O7z3emO/enDDRr5V6TMLvCUlEb+DK3CSZvyKvzQRaVqyhBwEt
81jM67JWbPuEH3T+aunD6/Xhc2Px3lKywot4imr3PhZdErP7mV94gjYInb9pZK0aUNZ6YO0BMNHE
Jfg7NqlX1PoJcaeUB0ht63GlJAKHMr44ttxYUvZo+zyvm9HL+BsoTa6Q3MSEZbK2zqs0ZNq4VHBG
xKbuwCWim6INibGXvee6rd/cvKNPa5R0b9vt64p8WNfQligL6CS/LUfmOnAsbX4qP2GMet8FHi44
X1uZmOUSyTGCJwfJDbOfZxBq+kaiurGVBN3Y/WjXl6YTlft6e3KEaVooUfXPosIRdncFmQb+HIEf
v9FsjEn4M/XRk+TsB72M9mcEDWhUPxE+cNqYOi9NnN1Lww3qG6GQ65XXZtGPDU6yq5haNTN5Ok13
IOFth+a1QyUtZi0iQZKaTYy9jMgypV8nGNl5QzsZCFNAN/GMIcJtRKmjOESJBEyOF+/KeWrtMqtu
9jMYL/e23euTEAokUNU0CQAu2DwSIJ39Zkhpd9X+riOrn37HN3Xn+nMfBb5d7RQGI/yNA6n1Zt5p
IFoRgPA5E4LT3rUlxOQbTuSgkExjY/+5oMo5/H749iWNJM4Btx6P8+S1kx7p8x4yo5M6wPUgjw5X
W9HDZTlLcR/iVZSqRrEXg2z5fb6hQpQdG99racT11nRuN6jJcafc7tadHT5uydJIFxo/FTHqJmVE
puToJ3Pq56uX0SgWOe5IF+YO7vb+Jqnp1Piq1r28+QSwSNK9/ew/q+gS6fwJrZ9B5bn5CWB6PpeT
MaluhNppGcUy8r9BXhQLfMayyHxWk9PhDsr/rhsaw7DliIpcKx97b9at9AMD4S7Mi/juHn0v5pIp
H17aRnJ4zjVj1UgLq0rwprj+Z/CX+Y2YQcklsT/+Gu7LV0khWi/Kl9AQTcFWDKfO44xo/QmV9jg7
IfG/pcUwkMNSXgQZYEgjcuG47bDgr7XH9Y/pDZl/BC0Y7yAwQS2r19Tq09+yJPrZ+v9c8MFKbh9+
egKJTT4dYA8N05cGlzhT+KgyRgnsbxBqUeZbLEju/sJPkQF+yxQbuOK6NO4eGbGQM7caEZlf9R+Q
X6oYC97PFqbdpUbOpeC2DeKWwq4BdeiocTPqQ2A4LEH7M2F0vMTsUL1/bdZ80ZrIpyy6OG3Yve3i
zWSIHdFyFTZ2rr05AsJu1KZAi1h1IGCLJ/2WdA/uey2Fkagc9yP1S0iJuZvRBlRvqRc4neBEGRD7
zLYxvpIRiXAIEkxdRs1Ig06MJye7PLpL9LMCOVd9JO0L3s6axzpIaaWBdRnbYQx5nR5sZ1vMaVPX
Def4DP6+EmxpXOcGFzK9Ps8mk6p97VVxYne2ApTBQh2ldoluT+oH5wQC329KyDPRIpVvV3g1z435
tl6JPF/XYLIMo4nrUYWYVMtNNhWi9UeTzDi3oCC379YR8xfNjXlJuEdbRHcWEybak80m0qlw1Cpi
YPdEYM+Dn3t4B4OA882SFJ08Xlaxt6qZurmCr4pWhrxK+eXzxz7SqjPo0SPRlPdLc8t6RIYGKzhg
b2dL/8kGs95/dW95lMIPW2dOiq+wyb2ZyiG5VHMwN6mYjcytiAHeMu3N84p0aXzmliWPIuAJy/qv
hzq9dl2meNvy07Ja7bge+1kyMhlxm5J24uBbvd4FG42CdgCM7I7R1K7wydefVOb1seyhNv+J/P4g
lefoTyiqRPorTaQBMOaBqo00H8ziFCEEAfCGRKsICozzRye/HLYpbKnoHjGXkgY7nofNKUnHtVbv
sGrz1YryI7j1/mhBLfnI3YXlDqxBlWV4M83IueAXe5xQEyTwN5zVvhyC/+EqhkrzOe1KHE7rRYqv
7ZdXBxQSQlYRd4/hfD2pdxNaJIPM07NG3SHHS2uJu/pcVW7LYyTSa5W5aptm7f+StoNxNetddIy3
i7VaKmNO7jcDr5rcyVjATWYfvblXvv/K65gBjA3MQdzJR94DydN53tVmrYy6N6dHIHkxuLHpkpE9
icznFpuYYS0FljoK8l5hYuXQ9z6svpiQma0iqdILNzBVPxgXNjXsy7ER94QzonfkKmy9Wl7CCAoG
ZN0jcHdQeax6wu+TDeDDlcl+Vd2v3/A5m/PL/sprGwvEWz0c71khEXkFVPW9mAQqihv0qNshZWen
azYyrDIApqPnCYUgDCgI43idwC36XuIb9aCvLDHj8oK9JuR/8cibfQOuHK7orpIWIXOzQp4COhwf
yjba+v0gDHuLAJNHhaXXkIRdKtubYUVD+XN/U3xspcrIPAKp4l2R5jwIhLipyIQvXqk0ogtZKVB9
GqwA5Bs2O226M/6Vsj2jouS4b2wpMLH1pXcEtcvn+TA/qVKbwc7+xd+nrsnoa06poTwE0ZOqobW4
lUMYugVAK36mBAzF9wtg1D8ZkJSvXD4FadVX036+SoiPQooOgxbl0guW7u9bu2wfQz0SG/gdiUwO
s+wyXO43ENJxxnYL1TEkfbrbxVZXN/Ymp4+kQi/t+mk66S1ct5ZbMXlPv4kfd+GtphztriUqGC4Q
poFRVJrmYAcpRDiLuEpgQjOlwZmJBUAP/k6fdyivAXKQUHysNtPp4+aep+qi8BtXBuGAwosxBiuf
Y3NAJ0IXhgsPUSNofYe79lnznvY2gQ2iREHsld+KVluhbGc/YqcZITJhCLGZQGy9IYNvr0ApjYX3
kd0AJPTD7y8Sxc0CMk/1Tc1S4WHGWuiUy32IC98nqKWjKfDKWgSimo+yCPQSjb/FESr2uz911Brq
53qOrCcOPuKoMUiFYNBvvvB/jb+C9n0yAMkuCdXKLlubbEjHYFieuvincreqpPalczzOGQ21VxTT
UH1Y9jfNyf1/fLIrbUpMwGcDv0qy238KTcVjbwkio07wkBA+INVRnj4UysVFuMBRRHEknRhG3kA5
O6hdWPHDzSRqg+K3SnygBZHsM6r9fmcyyvwjjXCk7GTTUPbOy+1wcm9H5sGN4iYLeL7cVgDiFhfB
9dZBTir2isHFaLEOwNUzZU1khJK8rwKlKWWLPUkZK7woQqehcPmUyrWeFd3tvMOaScUwP846dkKk
t5i1GEUCzxpR+H7BdxlZheCiyhCaqrTmiv4RfNc/uCslMhATTvPGWj+MhYz9B/MVuZ3I0MyD1Kz6
NGfdKWpIXyeUYLJQjFTGI/j/z0782zyYWVwpwok81LiFz3DZU4LLOiyCHiFyTN54B8ANAnH31tjG
YGJ32uqCLWfNcFBUcCtY8v2geUH+zikPelqTIDTwpPdpZDgBPkTb/tuVIfimUtnOztoYS0tzUKAI
vLNxHMCwpN581qY9JlZHb901BkOPjLA8iif4vTizKLP4JmHYx6dOCe6+mTcQ4TEPaPOoPsV1NwG9
ywhWPeu2Hbz9Dx4rFcEc8p+uqlouidFIFFaE4C7gmfEzBvKyQjFetrTckKttHYx1LnF2MVMdxfZP
9iJPvP6LHzY6hY2ja1DHMRZCaGo7YIrDd6Y00GaitL8np/zQgarRfXcS1YR736QELpAQUbGvSG6r
EFLT6B+OJ7Cv14CvysvZvH3oyLXq7Y1lJUDvJlR7GmMUZOGB/DTKgv9pU10NYCIvMeJeOAq1SHrS
skk2yBa7LFyruGKcAYG8EXwVoe8N/nAUJHMMhuayJ6ke7UuE70jBOj/A4lBYPUkDNHZ/A5L7JC+d
RZeJ6Ay35BGZYHkN15c0HJp/Jdw2Ed7OS6Ybvu77dwOeHCZP14dtPoOEkMjHLDNJNsKevuu49AZ1
uuqeLCFYQHav9OSDaytZyubmK7uQ3j3JkuyIBdI8rJDiYr7su8X43/N/mkaTlpepU835qD8bXAI7
HD0xK0IinmWX5KnNQwawfFritqA1E/M7fmgBeZiWF40GfdaXD3gOcIoodHjNKlT0V3D4xr+lPrSr
dWoGuBKY5Wa9xdJt9lXChhZm6o58J8YiIY5SmD85pIMgC/6RpuFmtNMnjbKGiuEuCClXx9kjMbjJ
kQoOdB/GEaGpRmLCabU/8ka1KOlY+WB4+61EDuFjmWGb5StXAYKixqkGMbwcI1nR/rhvFPB1UGz1
YV9O28ipksuPs3bEcVevt9K7e0/2bLXBZgmPrBQJXpGRYju8LEeoTWtaVqH61OU+gJjRHdnmTnf7
3vTkM1FkdB5emn8v6MEDxPfFDEH4xaNY7fjoOGo6otMB48pQ/BQVnrfkdIUKqSb97WY/8Y6XkNnL
QYMPVnSRLQzFtHLTygmFwADx4VLus7ZRoZyahHMYsqB1ho3ujrzXsdz9D9pvb7y9wxrHS2rCi1Zm
hM9rC9wLb61nfv/0y+2i9Hu60cHIzwRFeNkCvY3f9IfmVpBJ8iyHnoTAv9HxmIqJbRH83744HqcK
PV+SstHGdoCJyH1kiMxStTO84U5uemaqG9vqbZM3nxi4Jf8hjIPXdnLA9k2WDtL3KuODd9v9HCqb
dHq+SeDYi+U05oKpDjT9aO94k1d9NHStiN0b7OD9GnCbwzl0I8+d2a2ZP9WOX0AkNpPd0Jvjx8lI
lUQ6UpPo4n5N0qaTC+VSZYXqOH2YJaFPJK7OZXBW/mnzGvavTwFkcNCJ1qXWru9MK0jlbMXcXYbN
GU2VkgI3K3kz2M1NAi7sdbQIK75st36RwZ0y8WJ9j4fTP7BxWOFrZ5wwHP2eDqAXUfx6pI9I9nOs
LwrxPn+voBBnP2nPMM2Q8MklLuhvAuVU9Bn+1UhPruZtUiniUrLSktxCkzvuXk9WkkxRLM+x9bRF
910VI6+ZaZvxN5uR1Wd87i+bmWvBOEQx5bQ8gAMlilZv+FGBcXesyPbQL1Ft0s7v8x+d7aEqS9+L
wyLt7ns2Zo+YIUvXEhUJ666QhwkNZUUN0iiTvvfMssSOijExwN0oJEWSNx2U3VyIdDjj5pvgWG95
eemKs7cXHsAfQ54KYxd78azdhBLVHPZ4JGMMNz5tGdQxPpYSDQsBOl1vJgK1JsUDpsrONNODFgR9
WmD0GcIgNpJf+HoaPzk8LlsUqJZYSoHKmy38Nwmvzzulv4Q6etJPybVdheAoBA2yVP24MNvfTxUm
dIj+FAPGEaspObthwS1JqyAIy6Lz/wHHteJrUuakS549WwWiemUhQpqSRaq4d2kQeb03S7DWJkWm
nkzd0iz1c0QnsafiJAJpJQ1NfIVm38kANKasnmIYV9kgdk6S/4Q04wdE2jViwpPc38p2S2E1YBj3
Zkgtwp3aDSR6yryztR+LplEeyCxu9YuyvPsl9wkxolPyLTKu8GYu0j4UaKy4J7kkgzuroBJHdJsQ
RhX/cejvwxqTa6IMO8S2a5XFInVQs7Xzvwntyp5vLMVMROxLNwlqOHKM/hlGS1yy3uI7w3EEN1At
yvZTR0cztoCmrGL2asohqEor3fJVL6GRLR9oGQDqBWG5CiDU+k1qfXkMZK9sqRlycPpj7h3hCjst
whdFZN3AFnvgZs0fyr4QlsY2NjQ88ot5804PktTy5r/jdqJe9H7N4LU39Wv0N4mehBnYq6hJa3EO
LbDPd5G5CdPRvj1nS1fUKoSVxGajWkpTCXhjsqPr+eBaBwVF3Q+B0jLzUYUh5hbjxV55fQOYwic4
hqrB6DJ1TWNBwsTwh5SlCJxhs282VRSYW4XP6TmiOi9MTnO39i+A2TEf4dVVZf0Ru6nCTNBAAR6a
7Jd0Cb35VnHq0NfPdSQG4bQimRNfjxhto+samfnuTa4BJdni0iWQLgzeyR8U2wVHSBFuB9FI/ves
/voaIUDz4PAS8RUZyDYBnM4kjizBfJpY1l+gGFvz9Fa35RSTLEcKKAzkFhCk1nYCuuLcCXwRgJYw
iagrhi5HmxDe3dlyNanuJp1mgBBtqk1j7PGt3DdSdsJKTUm+KaZ+6jXBlHZAyNPoBv4P5Lp0L469
77UPIuNbwmh++HAPD2idNPV/B5LtTd8INTyJEU59uDsN2qvpcxpz3n9YiMcdOXtKBEePY6wSrJ0+
v6HBGX4vhjUWjICrccb4CXEZVU4AdxrMLwc8NwpCKtdKeCvEAeABNFCKhR5hpARHemZqjlExR+jO
akX8wLpgEAwy34OmC0Ugt0UEeSE4VAFznbBhWnGaCipmccvjimYUH6VNdA5oaEC/GsH1wWPG+Aav
gmHx/IxRFhB7cAkx3IGlKvIsnPkjrcS3NHkfxQe4NnXFi52Zy7YDVvsSTC9FMxYmNDHg9dI+5Oc9
2whzxJSIYAoLSVCgIp1Db5u/Ak+Mi3hoUjZqze83FpJ+FfF2qTVfOwE6LBhuKqt+Pa11a1fqiw8X
7gnIDUuxsTmnJuYD24trtY9ExcPMihAVRcPaqp9JYaL4EIVrvqB+ElW0BZYlEGc4CfBRDvCcAu4E
PiDEGECmhxPczswV0JREfKos3KXKUdEnMCgcGcXFIMsd+WsckTVYAfjeCxSZ4p/aWiJLnRiZExTq
ajhH2tO2iLVkRl2CNQ8Y3gu0gPiMYqkk8UOpAYlpPvmjNXxmOcDBRV9FiS/u586G7CHCLqv/zAFq
zqm+Xn2dLO47xY21XhMCWvjy+ocxtxaoyhOte4t0X5K6jzFvpJOVtznecbSs7DHQte0sTDP5usd4
wc/e7OFZ4vrdpGL96zfCoo6CN4LjuLvprGipc5GxS7ULoBqLIcENLnIbPKXLSnMAJ6E+ReVj4/3h
L1yCWlmBIAphmq0/oJKuHHMTTecaPPsyozpCvEwJbmIygTlDmgX04HlXhbAxQf90LEzJvhSH2Ynr
j6tC14moRTt6XGYQ8OA+/p20A3CC4gsIiXq/fdBCewJCMzcthqkZnu5oQUxMaIBOQCyJAxIFxRH1
QYr2oFqNyWtST4BjyO/2SNunXuu+1FFreUN3VrW4A9hDHZYHgeJO/Apizc1sEgAOmzVDeQwzSIZ8
mxMWYys94aT9spYx1ClinCzho9fGPnBzbiJB+B4SbWV2j71YnFUr3uILcys+vokeJ3s4R8HB6N09
FgFuenUxAHAMCPcHMBQMXIwvwQOyf358hXSqE9/Cu56w4nLSgLtW2UFF+/SY3nFtCLa0xOukbX6O
5uTvh0R5D3zPcpqffbPoAReWkWuVZWd4gfGQaV4Hm+6lEYRdiYjXm38+hnvYa6tONHpXb1N9spgS
NaRFh1BfFOvVy7XAnDRLs7UqZaOQcKx3ooy14SJwDdy97+NmAjByJPcDfIEjk0Vb3ZVqoXClfF+z
/o3ubiFlnXKDucokX0nDXDdMOuOcx+e6DUzDRjjQAXqMY6JEg31f6otoVVzvV/F9BauHa+D58l1O
cCrUiQyqnhsyIJaVr8AjFMHD19WEBNY40z3Dimz3DwVkM0RJzfzpie6wvlArmT1gOz6XmcBs/xk0
y+NeUtp6B2SMYLd8KzECFBqoyw9uYeoyfFDmtj9BU4GRFdv4QNTu4kzTucfesYB1zuJ3ylCHz94h
EbMfr7gHyPdLw53Qh20JLa9MXidE2SzIJOaOSeNArTEs5EGB7BrVAZn3ZZhrzE14halZ//ljuSI6
nyyyefZzE74eC/4EfW3bZMr7GnS3mNvBCGRKEWj2CU+SY/pjyitKcnEVMM3OIwcXZEqETxTnoL3X
WoJeYr9M2BpxT6rOlwimPYw7NW8LjkKxKs0tzlVAObOp6sWzyJCmTdFlDqr0ADyEsn1xnjOQOzHM
wdxGyJbQLVN5ZULE6kcmcW0swTyBpyO/emW0blMdxaT64j99iV21t1/Ccp9s2LAX7OVu2iZxDjGn
7y5MPs7VrJyArlTIKOREVivo+tS568TysAYbz5h/Yw1l9P7mQ35Q7irjxdxkx78e+n7gXFCVUcDL
UFFyvYMOjb5hJcV8f5dHUr0nGn38x1dic8iQjgjyCvIW4CTEfcecpmetgAeIp/YaeeTgS1FRF1HW
Gdc9SxCB5BAlnOt8VwzrFD0ja/LzMrpA6Vh+s9cWk6VB+UwewD7tdfqU0qQVyZf6fIsyPr+sY5dQ
SCm9BlrWbICKfjsHaCZ/+pLSOdXjuKU+85BAVNwfSGWCdBMi1eNXTsTVbcbr/yrZwm9hf6AX5SQE
94qysX0dfL1aTEfaxRsdlSsiHT8J5YAnqw2QeV9xw2mAb47HV95VSDLdqzexjS3Vhyug5Uu9tAbg
cHDHp3OqpdMoADxcA3TYfvgHPNUacrb0IideqFXDYO5bn56XrXgQ4WXt4v/yd1pvAQuShPfI8/Tk
b4auZGMSBDBlEHgQR+DQ22LvtfoN89hhha18tTLf3+LvpK7JjO2kUHYG5O0oIoSY+gtnkNm0qKSc
XdegMl4utYTOl5pjReKK35BhuBzYExMOBggCSH4/yZHpRCkn3BfJcij7QgPyNzCHk1vutHhXcwqb
Mt9f2xOSUxaXEkqraSgx7P9rnSjTPkr7C3kW4/vZdVZ+io1ZKCtLl3qthPOXzs6dH3dguz1CUCYh
AiKaMeHagSWp0vsXmY09qbNAfJUewrQ5dmG6tMc2dVCHZgYNsY+lG+BxAhFGvmTBnJmIQXoN36xl
27s5gCkmKUK5PFk7hghS/5rZbJhIiFEsdY85xnv5V/juTf+mKmFpuY6Q2+RIgHYEgBzD36yi2Wfu
XiT8aPITauv2y59ZPyB2CK4AusNhMEdxTvTC1bzMdTtRkLkj/3Fqi4TsDBZfobxu4cwKql/k8Dpe
ojYRHV3k7X6ZU0YCQrTmP+tvZZ8wYMMJOgEPUIRhV9fdb3TuKFIriNL4kwCLifC+5mbdpqgRxtjO
R0azS2V4iy6NvpC9+aQniwmB5ZQWtLGEtC34v7Ij0tzZeRn4RQrHD1FcGa5C1zqgpal/+5WDM1wm
G/CQXTTNz02d93XzzGZv4hC6r8/NK6Xuir9BgfiFE3MlzpNFwAP1d576OqCtujSxS2i2r+dDqi09
lQEwNq5ftXNvNfgKLC1yYAGVfbkDpCkuvIfUKx04ugfJPvx1IaW3Ce50vkjskdUb2SccH3BjbUOu
ewxPXWhO9dvHptCClmlL9Ud9f43xL06vPnlCVLERUYpIACP4eHzm5SL8NuARTQhw6aUM4CMx+ra6
b6SV/hmph2hMziMuWwTpp8aE8x5I9/HqmDWnsVBaZSo3FyFTb7cHnGrCXcG7Oe+WRUwsqNqTYwiZ
0DnX4sR714Gm5LZTc8mjxKsbEZHs2pBvp1gsfyETIK6YXxiVjQdxeCaSNTWy1nXy1NBLMB964xL9
r5fIf1OPmN/GSpL0jYaO2xD9sXRsfcZg6ElBlBG1PqQFPv0gibevdvftI8cV3GubnI5JiMOxxC08
Kn2zukm6x+TRx0fEoJMVEqlKqpoXJnMhY+vSGxKogVHmnQ0vBIS7TJyxGYuN5GvAH1zjciG5fU7d
IhhqNXLMzmlneLBvjQqAv5FWaKMebVFYq2O9pYA1Ts3SDJ1kjSIAepvWIT6giszQL9vkymIovvxe
YUibZ5QxZBG/gd0VM+00RuZMb390Ub0O/qr9ApuikHs1kZ3qb0d8+UFDgzSYlSuv81hrZx3IIldV
d0qG6MdcjxpZLgfrBToG2Z+D9L+YcAG7RnA+TUCHMooeRV1cPU2Mef5f7i55nrBeQy1JxYAa9uwr
F98hb2mh7euhNER0CbPw6HmgQP/nths6AH74t3JXsmHov/ijugb/CK/8bysHNrM7mTRZhjpyLG2T
JUxbuZtQAvj2jsbQTflfxxCCoLMvV0CjoHNxf1dEWImiGTf9ctodFZao6+o792XZFRe097iT1/ua
H7oOIComoYUtiwu14YGJOXohBE1FXUh0C2aowxF35Fq8vPfIl5TBLQIgadAPzuQdV9k7z/rXhfgQ
Ko9tPNfMlVu77rwEWJGQE933HGct7v0JJqj4BUZjA8Xpj9DcR+VjNL412jxOWVQXjW1rO0J1jBO4
0c+ePZXPrbdi3rRDsYBdZAKJNop+P/ZH/C13mqPdhDvfNC0VUByGj84h6drU49WeE1G9eSNUs0Fe
5Cvxgm7smKynZLvznnwyRARm2NTydHT1g/9EdGT2Jd+odhouiUf2vTmMvaTgF3EJnAK5ecyeNKO4
8af/GmNrwyWzwmlo0iq+P1/EiapYM7oWYcSrKvpGIzWpcnoEAFUXcjh29NkCQ+8UPE13iiXjVlkF
HCUX04d/j7nnWCbJa4uk7/eX3QFWI9+xUTHflJLzeMv5dBECjS2+SNhEU7nv3NSrFpo29Gc4D7qb
DDoODgzZUYZ4xXW424xHpUrJunBcxcp+4IUNMxiVoPzV5AtRFoopUXdXHeJFxdAl8DdQYCpfKJ21
q2G9VPxWAzgt0mLG6fC8jhZxZl5j8JF0WzPFNkfCnbMecMAzOrl+iSulFVIESAUSRdV9w23nCcar
40mnhePUdVMcG//lEI3orfFp1H6dafTuPIq37NHQa/k2V9tjTuSfR+1PNIL2SmLYmf6BXksJJjPe
ZzMQmYd9BZzDxs+WARjdP1CMi3jwdB9iQw9TbyGlTpNIAzIYRuZdmhqvjNA7hTHF1gkngfpKVqF8
GRQ/eCVoHgkvGtmRpCi4FvKrIfluduNbu8/2Jnx0Dv4ML9cNRJtADgdsTw+kvUYOrD5w5BnWpfAF
TNl/h7OadC6KofWat6V6Vor0VaUw/xbA0JNZ0NjA17JgucnNlBH5I8XDv5s0uvU7p8cktMpnzF1z
JFunQvHJ2vkh0GHkh358mf+pBniBmqDx2uWBLh7HJDElWcuwo2Uo7pRa23y8mO3he+HKaYUAC+oz
YAhAXwJDDBlFTYlzfpbQzHsJH2nqwaEVtLAD7tcQ9YW7X83jLy7f1m5ARJ7r00cFWWG1QWPw8BhB
cyrcognqPdMXDFSI0D6mgfpoDT7McDQaOd9Rcn0H02EKPQyzQTcZeos83QkNKGzZFHByw7aG6FYm
BOjSxMTvvJrMgHxHS4pbeO8s1llT4/lwYgQTBINIM/FTaoQdeR8+pxHdNOsYHfVwAperrWkWBPT/
/rJObnz82eFtqUyLLEtYU/aDii0ROavHhJ2C5bBoXFSIOJ/jczr9gNm180sJ080kde/Ng5O80jBu
50H58vrOTAEOx7W8ngEQeAZ+3NveqcyQcRRAIh48TCx/0D6Hc7hToZ21D3pGRzEj8wEQSBkK2TLD
GXwSTQmzLNU9+HIUS11HkKxvqdtDOzhQ4N2ArYoAkhgN+nNW80/x+D0XynaiNkdohXdGY6ALZ9OG
KNVHnEGmarai33GkG8lRWKN8248LBlGTdBbqmaWoPeOg4ySwYrtwHbdDBw/Lsj4UDh0jETlsJcda
XR1tJt8T5l3mkuAFcEE4SVgKkjzpuuJtsImfrGoA9cAiIseApFx0HT9IU+IQjuBe3yvhquuS84C9
xYIT2dZdWZ54NjXOjG9Wu34f90XKbHukFWo0bphcMJH2q7zVWWHv7/yoeMoWv3T7Y4m7nMZ0xTQL
Y1azqx6bZGMqGixf+SsbZeAtKwG7nyVnmjGPt0wCzQ9iyhgEMxQdVfSuvIDK32UTJOyyuJ3NyRu1
V881k1tKs5o2hnq9uMS9utkbbEvSOK3lXntTFl1Lipl5B88kNQA0jGMUT7s8lPjkI4HE2rclZVpT
X+FPdxUirnB+LjrqqrkQ057i72/ZYmTJssli7VwD+3lFIszhioc2f/xblgg405TUCfG13KqQ7LnB
OaSlV4YepiDbPwpUvB1aFelj4sfva1u3awAKSX5+2PzPP/gREOE3fJBOiohlny1PPu3k569cHJhF
HodEaBO0NDgmkOmESj+vQo57H1J5l/kKBCwC4KP7Z8yJDLSCv85LCJFrE/AxLnA6BjF8HKqNF8be
jdqfZ4fE9C6WO8C7Ui3tiALH5JCPU2hFSuXGyEj5KbNgHRWCrv65Squphvj/7rwbB7pfpFnzmk4f
505SOYyhuaQlXE2lknNpIm+4EUOt2pTvQb6GZ1hXEPR3ZEcIj8DkT3T7ZTWys3tWzZ6gRlSsPAW8
sFL0nTHPOeFLvQw6lFzFkEjErzcA48X+xl4CxkU1EAJZAsAL4wsWCj2mBzMxk27w8CrgbewUW/8C
7fMrfnbbhJYDQieNvvA2DU4cxwee+PjXWT/x3Jt8g5vCWQBAA2HAvPYuH2xTJmDs3vtFauW1uLs3
uJDTD3VcB1e6BMQ8yuMjw9xu6WYz13FI2V+b7CijmTYYUVlV9yj/Wy2TyptNoHRVvVfxV6H4j5aV
s1scMr03s6UNHZPm+eoap1eL2qeH+nVVaYQnmoT5mBmHkQsoAatSS44OfuJ3rpyL8tSfogs0RMCY
vdKaC7qNGmQhZ0zBl+ixQOy+FlL5wQhB3L6jGwoX9cluJ7UGR/ofdG7zIbWe58FDzsMwokuM409p
8Qyegd0WuqsNykRCyYtE62+gO9L5qAibOMTuOS8D6zSb9wAWxgb/mOzHhY8sTioPeM0XswPpPR7F
77xFgoxO0Q+FpLkNGCC14VtYM8eeQvnrVfFz3HERx/rPd4eur+HZlbDucTvP+8KMiyeYT1zfy98b
F+Cy5tAdng4dsKizNyRNyUuaD5S0oF5wjrzoW3uVN6bSjdmUtNZUlyIPbs4ZvybiTnUUpBSEJdg6
zP5nDniiLd+fCES+WzcfbnFI/EmMGlXkyp6Wa+behS04MCTBQfsiSrgsxero6AfL2voi5PI6vloQ
vadV5c/iwyPrI8Y9AJOYPO7uZXS7WMw2MstIRxJQyeLtkiBSbAJdgBuFCDvkIVO6MF3QUcL0SDua
+Div6ICMVHwg5YKsL7CXEQIJu+kvqFbKuPVb4oeeOp81RuF3ucFdhEmDeMtab2Zj6uvzNPImWduv
T3DW2QVSihIWf5NkpmVxAH2USlbvI5g/hx4bNgXgFlJp3YnZzOLt45LKJtTJXkR2fa3O9kSYvj3N
N6dPsWk+GtDFgfqNQq47XaMSPwbrF89JvEvGdcDU6Delq0lsKOR98F1TpzsQa1ytYBkEp7Pfcwxo
E7+3NrurYrM8GiPbC4gRta/+bWFztdr/cE15ZXNs7GPwWy4cuiVkpjWVLbG3I7/WhTq4hWJXcUnY
RHO2StZudEj4THbRuqQNwa3UdMhoFO+bmEmLqEFaykC4GV4aram5FL4Y5fHuaz4clVS+rxNiFb9K
5SYNsLHvVvy/8+chs7uyH3komChe31oTFY+ssy620jJsKuC4ck2Ru4Z5WwHoBTKTkdBswcrLxdCC
10R7JUoLJK6rx7VAihD9+0SOqCk+uh0T6mCeFN6+kX8BpNi/ezepaDh0HJ59Riy6a2nrAz16VrNa
YOdFCd2YCNPikiHOE7Tr7TqZECUlJ4MfNLFEbbyXb0vE3NwcEOw7Nvd7R6sWakk1Nn8bba28uuv2
FHYLc9/KefvoX9I+Yn1V7e/6mL3FR4CqjZ8O934uTpt2f+//7FeqOz5yHFStcyeuq/5OinlKn/fQ
kCmA8B91W0jJvgeMb5MbNxI9MrmtggawH8U5RK3wd0gV1sVhRdjP3jGkg0E8EX4oJQB27dcllQAe
+VEaeTQu8LSqnIC7qcNzb5q3RBOSxBaBYj3mLGn98kNdU/dlgO4GA8hfPJaQwFwvDIKlRx6rJj2R
CLePtiVxupHSCVcwgc+oQfHEhQU72GIQh5JcKhdD20FomzJLvI4ri+8X0tqA+Dbe6vqV6ae2+nNu
qu6FJpEPFzsn8lE69mwTT3eEQyyGwEcJ44JZbFdy5agVQk4PK//h5brqUs+yeKuRN/wdrJPzQtwv
mLvNgqy8WYShseFuj+LU/FlcM5ZZLPgLbw3v/4rglBslafdrZ5AnHgSj7r8eDST+Rmbp3f/jjIMX
qmuJHaqWCCn+Km8DpOiqlPElXI2sZdwacX3px5nnTkP3V893/nrIeLuFnZOKGyNh8DnEsy44iyp/
sNaqShlQEaoX1KdHgwzx7ZCPaeNwedM9c6wjopQ2ItrrcFHP9WOJB4dHE8kPELqWPyKs1043rGJc
Tn9Yj4caMN8xCrms6SPRYfTSLWVShP68Lc1Y/iG1MpRzhcvhhIHe8ssmWaouAxczTkb98XShcnix
SkD7/0Blhc/x2rTBFYZTIdDsB5yWMOo98eBRKoCh4rr7QEQoF7VZhm0uKmQOm1haerfagBisWhAc
QsLI9g0P90qk3cdw8GZDi0lLvC51UZ0jyCVBOQzFLhYo6K6umNsPtuifyhuEWjPL3FwMa2RWT0JL
DMlCCf5mYpz1C3S2pGAwfh5m42891jQPlJHNYh41vNMS5OCfVZNEm9eOU+klj6IqVIKBbLMk2SrZ
0lrtyQ2hPJUJpES12xvicJAcLpYP/45KAQqsrgmWaBWQ7p8N15iyiSuo6By/I7zofYqbac3OYYqw
Hfq2P9yVZ/QzftGhtvY+yEME5NU5j/ZaiI9K28ewjDtyKTnYK1zXskDRej62Eqhubt5Yy8GQoALg
gnjhBOZP0SdUfDu7EsW9DmS8dUmek1C5eHN1GvaSlgmXYXWqdxG3+9QHNEHdHo3lqTTbPPfKbo0Z
J9HjPjIO9GME7/sKYlv+Sr+42p5KPWlCRBKlYIBDxTCIGza5praFunlaTC6BKtWXDcCzuafKYAbk
FsLwM9DfrWV4qeM3PTO3C8m7S+oWelht5XWZiCf87HuxBLbdi7J80ABhoVcb7wRzG52prqDdoKi1
gjVk+S/dWn62G9QBAmLG5O84LnEP/DRAi+d6irMrjP36MMqYbddMyNhMsDGl9h+Q7KcfnP+4kHIG
fffBnWvVpbgbIRAMtUfJ7jXUnb0SIyaGuK8tVHPL73dUEGx63MVXOo160DWHei5kT+2GkQw5Rgv/
bR0dGS7VVo2Z3+l32U4Pw75OeBuxjWC41UZwyq4eicOAf/ihusffoszaUeJLXyqKlVd4qzfMzU+y
vBwK48yi1y1+OiW8awCoZ4uSdSAmJwM2nsInQd1USl/mfqS9eZv1or/aUkBcKdGNPVYQAu58iXuT
tV6lcXf5GAJMZnjdyCmdb0saxsCznS6sJ0C4UEXDAyP/XE+D6BJQ85zQLjbP6UFYSnris2g6Aq8X
M8CHFw4gundzf2sqhOr+ja9z+46K2ir6pPHnyeSpFAWYwzA3lIfBdvXu9giXMHte3JTpPEhFk6+v
LT/I516XMFSpCdkaDWFLiZ4epIBqDbuGMbplLQ+Fvj/vxx1DDK0Nls9kCjNHG7bUDc6cA3ANsIT+
jJ2aWRt+UkUOya2qDB84ij84WUDuXOS4fwVU8hbtTmwYZwRgMSsePd87qDgWhzj6UwZfvi6Z1tXW
gKeR5JP2t9kGGtGXDBgF/C2LZlCfzrfzDNpMje2+A4rxRoTB8O8SrSjjshggkb41qnoKqtSuUgdC
wNIVfuamnRLnfewulWRjpNexePvlj6iZk6IJCq1LraPBngPMti/x8NBC949vNo/LJh5D2y94JMZW
bIelkcxJX3AHh9dtFczxQsPj5DgNIU+XOw4kmHTYf/+MevGCfJfCT43yl4wl/jU3MNB2tkkkW76c
F+rAW6hkFCNigne3UDmX8hBOHnlxvxBBpb3D0bmmwgRhjVWG221F9xsyFg7UcvdqkX0k0X36w9Uv
AClyjxgD1tg2hSxD2AfFR9A2NCRpwSlxEVUdSEF0gu+Auc3nsn1TeyXfAe5boUlZUltvQg74mO4Z
UFiwt2WbR2e2XJbDEweG/jKh3Ycb+2Jo78kpraBnqLpJsRYiVypBnaMHoc4kOdZ7GfbAMPWemEYz
xrdYzJlrKWd6/gxqUdcIHv8uxSpcTGiMzzGYshDMuu+xJU7TL3DNQgHDS4dL5/4JAC+RxsZM3/5i
+uaL5Wf7p+euzqLQm3DppvdaU2h9pScYZOAxXhsSkrmKW0KcPyY5zIbRD8KcF4kt+7Ty2HE3V96H
56JoDP3a8MQxexZIpn74NZm3knchX1j+Jrs9vX3pW8kVxw2xX1A5dWZ/08WItrzggD4/8mHUGcF6
J4Bgj4KcZcFbOuOss99X6mu2FWufe+1uVSpqBPUx9FB8eEZ+fOo9/5XXiJ28MJIytsM+xNflWmGM
BakwkPUhnRCOqVb8lCOV+dAXu0i0AVlG8Rx3wWzLmwVuSgNNAC+Fa+RaO91lntuCAuxeSlnSVVXo
wsB7d1tGhhtRR+Nj6m864ICsWa6IYPZw2C0OjiMMik7m7YswGww/aeVXwxTd3YVhx1USPfJ9NBHT
gRECvcbOw+7HQ+/jRvkVGdBin0SG6uCYgeq+upzbTltb+QAAaqnT7GDp+R/QT1yR/h2ZmsMlAFOG
8gcuogkAO9Xz8+otEsvGvFU+f8IuARH4fGBG6kv0SBzFsf/4t0uEN08m/pgmccXeTwRhdgNbip3n
/QyxaD6kGyOwiFBX1WfR9oy2jZGHkNhnj3pSXSjDGq3KJKHPufoaM7jny7exde7vW3z5X8SVJRNq
+IQFoxIrxGlYnCfUdP0UJF8SnZARa5lK8dddb9zYiCVX/KacwmZG+erNi51DW7dHNzbdMRwYVzVi
BzAEhOtzjL6hSfmy+nhyhvQaNXNYvIGeGMLYqlA82jsnhhY9HyKrC1FL9SOVEfUMikaO0aQ5hf22
JkqrKMLg1tTDKeb9MXKKq50QEAehRpvC49E5youeGoat9jdWQ/yHAH75T4Btr54H0gGKj9AgHqB6
SgcX+CLqIGMyJFSZ4Z29FaKufAPajvmTiNj8WWTZ6BiqB1oEqwKGJvedPBrBBaE+k8fCDONd9tPy
RmtAxJW8XeN/MZUAF0+5nXOUyEc/vEtRwVq4SbLmjFU2eN//QR/OSEKuBaJDDZwLp0Jg26GT8SuG
NjgtxUQIPM51CKhOoDe84xRQR591lkSvidbVGg9rXvHE5ynLNMQLWNBECio0Dz/V/mWkbTHPeu6m
U8penpbMJun/Ooei6TiUjVYA57WAnUfECB9ctY4qze1WiaoDHoCpoM356xtJ3G8XqIbtplJIn0No
urowmsDOCQhin4xNaCxBQd5qL0I2iIIbvR3h00I2AOmOnL4uqSrOJ+UZ6U4Y90AVK8oR5ZCs7H99
MuGnE6k6CyP2N8KUbAqHS9rHB4zTrZs41ClwVFs5O2bllOVquhVJnxt+K+sEMaBtG7WUxkuD0UiY
Lq07qjr34umXAkTrJf6u9MWPqZBcrx9v8Q8MVZv36u1KjJWlpCaBrYthEnoSsBj4BiA+as2l8+Tp
8h0tjGPR03YZ3qXMZMOlutF0yju5g5TmKi7nbaRc7TZ1JOJqc2ADhIkAqqwymxYfYnlJlQ9Pl58F
V0s1X5K0RSxOJWbukrtmSBKLkdQkkh14ULnkjURCjo/NTUP43DTuPGkXDvGi0aDUDwsvVyudaVz2
A7+oGfwhZ3FEM0TXUxgV91gRQeksji3PT2UUQvnnPFDDiGOOQY99ofPkCrgpvYneMsnZza7F64cB
qKb80F3sURrvhWhBBLgz7k3kJUwDqxTW0WelMLzeOJBIproHLdJOOJzId/YbZF0pkbbD5RFU04So
lUXtRWLI+xnnMWVVewEKrs9exraExe/koVFllEEAlqQs2kAZOUkWRyxj3DRTALAXZzNyJG0Jwawo
0sz/J7c8KArnObM9cNtLTtV3mzgH7JZTxg6Xn1lhZgs4jpFmS/7hR1Jzo3oErdMBB9+7o5rQ5s3U
la0qEe/1ZZ80VKBlyQt6FSfigBk8oiu2cPDg1mQzfWPXwBXuBWAp2tXUpTHHtjg/5PbTPvUE4Ne2
mOV+VvvGyoZll9R4yETRaObPw/4oZfsrsjpuW703P10RaUfJFp5Ckj+9yUEmg/jflOvvrWKTgjoQ
+g60+IVpjTySDFNjklwq5xHGixQzSjT78TFOt4E6GPeJ5rCs6K6kibfz1+FpCQnNnkqHEoOgLkwP
Bwpdyco3/+OkQTx2mpQOZkcdBk3P6lliYKIyfrDuXRjf2zbK162ZKvoBNzquswI2pGc2Lm0erQi9
cN9XUBgsKtCN4/SydaNWDKsx5u3Mwd0xznCtpAthxe/SA0h1ricFAd3sczUgnuCXCqnbD754Pjf+
oF8i9Mq/bTT9B9NSN9jrYvHjRIzGCw/jMK0xH48wevl42awNIClQezbJYcGP8uoK7cko5fLEDuuE
gcn8MVO48wb0E/szzk1B4/0QeHn7DOeajW28yMXBQo7K3d0lX3hNejFylSk7bvyFHH+UpXZWL+4u
sLaWYnCQxMarBHgPpdf/fzsu2p14DlgPF95RpJJBkWN3qtQ93PIhQ0C8fNf27jZ80uc3rs0kNrNV
gN8BaOTmNLZdfGdrDr3o4nQGXnK0gqeImedzAeLcVOQD4DPgrDDuQrgq4na4giyyaQkCT7mFVI0N
A7ypo7BASw+2Zdn0/9H4U5bquvTWXqEckRlcXWBqBf6WeXDHdEYOB3bKIJylQcaGsI1rfUk5av+9
49XpWfZbLT84uYTa//o0YMx0+PUPcrfyhIREIft9Zd+E/6b4rwb4pp66peCQKu5BxyLMbQxKHb98
Ln/pXo5+1je5WmiNK8gicJ85Zx3OgTZ8w6aLRrOsCJt1SjzXjYDVDqby/cRxyoIkTATRsArx0Vhq
Q1TJezr/T4zGLt0xAo3YP1DAoPMOJvIlJ+Gw0iNei/rkwBkYEOaGjmOyXWxD7RXTfi6bHYebHMjQ
/ciPttoQcLICTIdJYVlll1S4NxNWDVOT04hAjtEmy78oJheQrruRx+3UyS5zt2gvtARTNMKEpXoI
j5OSb5tt7T7Iz1Z5vyxoZLOuddyl2cooQfOJtFj/jwe8oFT+7cRpprhE/7wz2+c/jRXw5YRL/Z2C
YHk/p4iZmvsFfP/5qtTv3Pir+pU7v64/dQwmWsFRKTXlMGu1YdYOnjJMI8QxcMBCodqytjs448LN
HJ1Nuj0IuEhJi5u7S8FLsOBd7UEOSGV3UTuYwPG+G0lMqxrIFARr6jQWFJ5zPZpSFOPpp5cAOcJa
a8VKqcuIKhyOJgZtNYe6ylZQUef3Sw44QdX4k7Nj+2vM8p7i13FPtItp9GSsDcRfLO2jUm+OXEVA
22Fj+3dbLtcFSm8p24pNMnuJBfauMmP3pWpKajAvLscnt+PrVCPsr8jYKHkjaqxoNwPDLlG/vU7r
gX+57HzXf1leq9Ma5iztbzIssoHTJKoncJg5ntxdVOkO4Oos1TwgNpS6bohLj7r/xPLJIfFAOeJv
INrLEnltAZyGVtZWg+Ly4QJaXpS2yPgkOkM+Zhbu0dBreezIfk2kNKeU05vKZP97iKlx5p309ntx
rarXmEgeHSq8m+fv5PGLLbmE5POvGbPDkeeeYFl8d7myEcHnoVObGfAfIYjFofrs4mtfNkXH1F5V
WpM4MQv0xKVcHHvwzZNBq727Z8/lLKag+YZ0M2Dpg0OBcsdOCWKs+5zXJnNK6zry61E0zwTNUvYj
gWipcP5So2Mr56WDD5psULADLzvNebbfI4KzGyEo/3SOzNw6uW92CFaypcGGbrTitbDEOjxBXhv+
g15Zjg4/zDo40I7iwoGaHrExOkWfvnGdcphhSNNf4EAGSF49UvQdLsYFOW2/jUsQgVPPD5IoZnHr
MV0O0zZL/cEg5Et/wZdd8pVMzdrUFwY7TGzEBNJNe/7CBKfdu76nX6SJcydrnPINlGX9KFQRMF13
Ut8DzxNsDkkHOj4qZFKyOSbea/daT5y6sI1Fd6pJKJDC7AABtUPaEPd79V0Kpx2OEMNh75iF2MSK
GtpE6RdCoV9XpC85Zq+0Z09J4On8nK3UD1qef/hKXClFN6fyfVSnsXJ/aCWVZZhXBizvg6c6j/D7
LLow2qQxRVHCa0+zoZLrzJtkCwf7XIO39UkhUUfmPYPu7mkHu/7Od4HzssiBPCf1Od4tUrqmEO6h
f1etj33Tu79ODxIq2CSDfsEx0t76qkYLzguRMYb3cMooQWt1q8VaXOJozgzLW/EZL0AzvGobIeOT
edzFwA3W5/awGJRt0CCCDJtNkIEQn+Rb0MxsPF1YXlY0M7cUE+7VdAycl6fru9wKDpqMr2GIwJcw
0w2rUtaIK0rA70+bXxnwwsXOlMSBV51uuxj4bib/ZQitDn6/BadDVyoEOWltaw2XbXGFZu7+rSPy
b93rT+o+iAa0bDf7cqCUCKWLB3pyCCPMtxiqUEOepeYz6ESuanvYRRTNTXWyJ5XdKAF/J5RE6WUB
wjnMEqlQsEvpLO3YsuAb61PlSUqolIeafqgccvjJ4ap7iWGXKR55Ixcl1Lx7Tcc0oDWXxI3bolc4
6uCV8pq7kId3UyyXbaz1fZRQFryAkFJs04hSUc4jNJgwkiLInPRw1UEXSceUr79c485kHZnWKpPA
h+vJcQOQym0ldO9HwmsNFahQY4d+pbfaNEJzNIZntEFPQ8x8sXP0SlfBGkphxut2PnRAivETXAk0
njhFOJq3DdLKsR+z4NM9zi9oIjGalaVGPVd48tUKKHgROs2wvvp4+gawrXXLZYB5Abv6fcuZZJd5
AHtSl7+KU+trMoMSSh8aPUsu3+rAEMDAq0X/+mPruZcckdPiNTak9ehzmyqDVKkfI1vFDGxdR+qD
4oYGIPSQpV/AMhg2Re9tn0yxLzmQ1F/axMXHS6PuIe5gJoHz8d8Yu/P/6ronu2KIPorvRrTb0QlG
BC34rdvPSYN1sBLoevf/6v1hErMvKppXQ++t1QFafAyhOgjrbTS6geeMCYIWB151dKRquWioBiho
9WzUQynfbqlcRJBkZMkLHz0PsrZclrNOmAZvwZyqm2L1cwH62M4hjPOAA3rRU/0fsiJvov2QExpj
xCm8e7p9APQjKpNMvQwP5J291BbvAZ8tw7MFAaH1+IVOA3iIprLHkKgnduy0iVeymuD/Tnp79Ui8
PsPFmzPdQHKBDFf6cvjpE8uddRzpS1G4fUIaLsT7ZRqTeKesaGliEn6LbnpPXjYbnigY0zGmrXhk
+vQYTaC+PWNDbGG+VlYKeRgahtlgBQcwn1lrQVMBRbS8qEhA0XtWCM7Anv1d6oKQKyknxEehkgS4
JFRy4LcgKzWhROJ0WbyRI01BcF4Jmtv8fCOrq8EWhZHJCdtZH3pGn1SEb1Qy5tdQBbt0RMzXVzpG
8SoXtKQsP78OW3Pyn62F9yb1w9aHDvPOl8dkUAfTsXsMI8fawYj2hlnlryAhUMbeab1DfuXpgKIB
o0hyaY86cQThZurzi8UUlDf0jm8FYOnlumBMviWXVEZ8CX9jPYjQboLlmDVIzr/ANGAOWn5nj3PX
E7xYinIgHf512AR/6IiwRvsUGCu1x443Eo8x2DJJxuXBcfRRzIZxYcma0kNxI/MdS4gcs8CvF1eo
sUXXt2jOvGdF+DsZNStrlskNQzV1fmKh6YbDqbkU/sgRJSoEiudvxNzzSWFpt3iy8FsQ/cs0TztO
0YS9ByYEFTGU/Vv59RQiLI9hvglE+AMNNzvkUZx6uZCiQ+fiwkYtrBx7Ng7/3eF+r1dm+CaEargB
o5lyN1H1KkY9oPr612BJ+fBn1rCyLRWWurY2MPnOUQYXl8CRQIELxmVXj1YWLg8/f0CU53jEGb8W
sNmLoTB+ftxRzr0maZ70BjpHox+j+0rJeso/QUIBz49Bj4Y/o3Mgoheyag4OvtMUN21z0l09Dykk
xuj7adWEb/OStK0LcD4WczQeDESsD6/wZpxxyuZ0L30goNCSQBfceugyX4vYoYyQwr7v8bLcBMtD
Ag4PZJGRyj2Ket6ULRoner7G/sgNsoIO5vz8t6EcxYd8xcfZfw3ERoguHM5hgcC/TsdY4CTr1cJN
s1Og/1z1EMIl/bb+xbHH3weIQS8zWFpG6XsSZVzAqseRLwNpCqiG6fHmZXGSFlQANUqRnybsGRMT
U2bg4Gsx9+fT7QwWP4bP8fSk4eptDP7LCVPuDR9LQLIOw8P6KTi68DXhbueJNX88Op5VlbBugPHr
NQIfUD2Ne1RKdi7Otuu1N6WAOkdRZDL1rkbzru6xijjGxq0oye3AAZPZnkolp3bsdD4mnBRBnda9
LLrTsxBibikTCQNZHWj6xkEz7oUuhcIzhWC+TBFubidiZJsg2u5/JS4vuk/iSFnmXiniB0RiFdNs
AKC4Q5WzzPDacXORYGxbSY+nobmdlB31xj7pF72jV53UwG7Lj4TIJgVJ4/ngonRnapEDFKKu4BqF
c+YRqL+yewW6VlDcVZBJbbMEiutbL4hYDdM3s3ixj0gRqe2I9FkEwHUkM4JXsN6jy3k2YTZYrlwN
A68RPvdArLWXNUIt+l/WQzcGS9uKYq5elac5NMxyYXrjlp+JhWVJqR+QdSkeHAQGBDiacj3tDTJA
Lmc96Pi4g6wQHhqca3Jp1E8CcguR87COhoA8J92dIAjO94ADKx7Z8Yeorkidu8YAGlXAlucVr+gn
PjTtPaelFuEXJglOg5kIL/IS6zEU8J5Ue6Azsja7ABXAXo0jbbl3oNEoNEV72LWMGX0vrNYGZvE9
aDQp2iJSdVXupGwB3OWf0dLpQZBPOolO7cmFzcsN9QF3UD8tCmdoCkGmiN8eWFCHOwD7BSYKdC+8
xJ6/iJiWgrCRAiDUirKc+gvukQi9KFvLTU7/eAkMcf1bePUtQn2ly4ovQH8eFxLMVGJ+U2+pG0Hy
NbCwZsEqOJg8cV4dxgxHbCve2gwDUknVDi2RiYxmA92/AxOpw25r+PxCc+8aD16EbWo9QwfaPjEq
rvV+mlmS9EjKmLemkg17fTnKXCOf+FegTZunjGfr9qml8iVd9Im7RpbcmdvOvWc0zw/RR6hcEsFT
lDj8OcPT3UPLX+3CoAWTcyjoGWLWjYdtijVH8HtKQKXpCpkiD4XxCMr5nmRXlvPL1NZukd+xiW/l
+3BDZYb0NwD0z8zpcg/Vsyv5dDNQkCA3F/Fc57/PzG7BNbkbvKSZpLeTtMf4s8nm+tdRBuURHAlm
Y/8r3gLnlAv3d6L+N4hayOVarXcbTeYiH0nFoVM+wwtr682PE3MJXjXt0qHhzdiymx2zQ4QBdm6z
g4RfSu6t4xRt3ds9LAQEOCXdbXldsvw/n0TpNvSuE7dDAj9IEx+BSOuw+k+pK1dk+VcDX3dUtkzd
nJhq/3gSwi0jb15KJUesszKZSUQEKyXmiRmB0o7Y1scWHGdSBJ9BSslJQ66KnmnMOJffzslSsWfR
4VVArPyvOkIXMeAYcD6HVXrZ+mkuQWOsm+ngFwB0FzXtGgN3iGhCGFWd/DvnMi+kZKfSMnn2cFGH
gyRQorI6Q+ClcwppwmIOMpwWIXJW05aiiIx1v8Oguv3ZaI+iUvAifodPVDQ9QsWJFhWqAD2vX2gH
BmFcbfpJD6U9yWUuEhNul0B7zZeCoeQ+Eu2Z3NHHqQpkd3NTSBK4hG3ykfygXo40JsZd1MXi4UlN
TQO6Yzboxezh29MTxsrX8zr1ODhmBAYdTG5qGsFVqDn9t3WpkU4GaW2Wf/mgrdvM6tW7WFRXJ6dd
mHZ37q/71At9ITUaR7IcCPLWWFSDjXd/rZXdDflZPSCE2g10lu+tLzjSwBs9cqYnF7oPU9ISm/bw
qojrs2usM/dx/EowodeZv2+5OHbylnZGfDiaMFjTb7IzW1dcfx0Co/5sH6Rqhpbq4lKAa9LpjCEw
lUM7uHAjT/RdqwTcYzpNMx0NemfDrN6SJz/ad3in3m7obHoFydSAXFP13q0UKJ2sE/m7h3I4nJp8
BRtIY6kezqc/jkZpRmo868JFCgWJ5VVRrnmt7xv6vEaDOHOxb9hIKnTX7H8eITyGFXRzUILoSB5K
4ajIs96eNXPUX0IfCvxzLKUH33PjLyXFuhFVZBNTSD+U2EuWUmxwgjs5VtVJv/I+wcmVyskYjK3Z
nZprvNK09hRYZeSKti+tMc9TUzZ2ljfKKhjymURFvMS+ZSb4+kdt40Z6oqROqjm/ckMhYRnLDDGJ
fpL1D90oV8U9dcpIBHbxZj2tHLdXGOhsFoKa0nJBLppSqbmuFgwIUZBHqhjeDkH/QF2giiv/dpZS
Z5ACs619NqSqcjXAh8i+Krta+1WZ0HTL2LjXhF4D7nSvoIVOJnYudhpppfZDL95XWMmRo53OIs7k
K2Tl7fpUdfX5ZYKyGtpwn8NxJM8+fTSLfvFSlz5Ilql8fu3zrsvCaCdqWO5t1Cxv15xFZypde66g
5wfWt8AkNPwtjN8KgFlb6DYPjPv/hWHqRAlHvsSosctvG+Bsft98pZ6dFV25SMvMAeHnSEeQ/V/l
Ja0W5z+MDyQwkCVa+zFmVbuQOE0RhmVluFSlAv4eYjFe7AMITPm1NDTeg9PztZNYUClgRm+zIoAV
NZV0mxNjTqTt7E0I8YR8HwYhCAz8FtSB3n4B4RQHsczoVg9mfNJQ2XVWMTZ2OMBpX1/kR7Ewkwk6
gEgfRvbN1FhdGKK+CxFXXZDTHIbewcWcM8BnXGh8IGDTMsa/BHRe06SawQpwUp4YzkF6GoEuDTGu
1sLhkjbe4aTfLY4AgIfljZQ/JsRZZAUNBbYa9q97jj8UOvMLuV61x1M1vL3LUy6r3zsB8eBTTG0h
VCUr5PQsa8g3yL9fZ22w/QuNDAJiRA5nsu7ldYPV4gKIX3L/vmq/JR/uEyNsdZwl7x7d+MY3TiMU
UwGDw04brXEn/OaPWOz7LZCHLHw5Bh4hY/8FWAMfFNSBcgxhrhcRDZpLOpAT/avVgRLxY6GBon6v
d+8yesgs8Lt0EnYmgPG+q5BH3uVgpSmmfJlds1BTDJiW9wSUuuflvdFWrT9c3O0w7pC58sCYrckO
C49DN2qPe+5sCo+ouhuwZZ/hpUZFf7zPubfswaFFwKA+sAD1WNobakRt4uQGuiu1BxzWrrXeDzrf
EHfZ1jXi26QDOx/SxRqe0RYtVPfhHYK49Kzn688390wDY4NfGKWC8OjPD1WuxhA27KK3ORIHA9Yg
r0182aR2kS1+UjRpB9ziTGNH5qqCJJbEfexFpfpXU5npFt4u1dfrlubPndJiPKET2JdY0mfeRLYg
lOb8PzDqXAyj1N+La1CnwyjffudvDiVM+0fsoVV76NhbMcb1SjTcBcXkg8AmL/sD9MW2SpWx280y
vZszmZqv15Z4AV7za8u4m/CaW3Yrqxp4Zs27dn4mC2+2GB5GjpVUhAS/SATifQRWub3bz004uDxE
ijcmFA2VAv0XgQtgxx4zVqxSqCYuaBYtwv7qdQ7u2hx0C4c2nQC2pIPROtMQuzD5D+B+L+qjk85R
goJa4xN+9IGf6VV5tryOmHNpdMQDiXOjH5RASEbgh5HPAMq92zGd6obeb0wKYISeo7Icd0aVxY/u
P4/+xQFLu27LMFWOkhWFz/EFe3Z9aPbdRMuXiuj5efjYfwgph1kINdZrhC+0xl/QVk+CY4qV+eGs
wIPDvisq8QBh9GL9l1Dp8EbwVN8NK0MqrdXGtK4iYnilZs20W5ixfKEUUVKmDcQipTqIShoLWbWv
S7YDFAa5v0j6Qpt0vl+WU8w0ztn97yiJvopSoicGajgTCOF9h8iNrOQB4GklWf9YJm4jnnREQj77
8upMcOV8Rr0cLokqhlMOC8pR/52yahF0qz6X+6WvnjHhGkdv94DicugYcfzA/MaSxkd7Cg+/lL68
1vIoizmSSTtU9lyY+PeyUv84zpehiR0A3pOmbTn+Ntaxr9QUFyaUED8cix76oiaANnxD+lYR+8pW
NTyAxy3E2YR+PZrEGV5nXm55Z/BodyY/p8G3x3z4iEF4eXwJGZjRCN8D7eomfD2WVT20UJ4RdV3D
coigM2/6U2kJywSEXrjLBTVExgWMjWwK/Fes0f34yE8QkvxwQVHQSkOSehSOFwY6/f/ZOHrLbBta
SjNLTOegaHmBZPGgsUJU4+ziDzgOkXA3yQE9eRzP3S/WBpvfUM8iB2LvLjYTJfnmJYUYMRSE1Y4F
Q7a7BtKrPDnUaplWizdjnEPII/izVYuirJEPHgLtnMxqbgsR3q5zOvaaF+IlQD6RSaB5n/9Jv5eZ
+p6rtAGyFmAxlrLA8P6QLJQxCkl13EjsYqLxU/VeELNf9S1MPaR2DPt6vBea0NppWmi0pmrQ6YM7
QpK3AQKuPA5SBfU5uNwCVOH1An4RSfowj7RRMPNK1zcdh3Ac4r7HUz4R9aEE46JAJBqCfjd53jns
/0EMqGwIx35rJ3WOXm7bss5MoVjYw/aYatIBlLj8x5Vf/zTmdjQpCtqfih4/HkEnzphsZJkwrChE
9g6jJFVI5v2kzT+mYHBWwXkzTDOIdE+0hNXSVDr/h/CwmkIm7BLPZMrbFyOkj0cfFlvo+HLKCIq8
CIZLraB1wgF2Z0KgPRQjnP2XMTz/UXhEminuJ/OxtJ32/O6IbHnnJtweW2Jw+lzqIItjlOx/JKlP
llJnnQMEHMdKv9LXyhM5gPy/IP4S5yao09fG8MMotbNPtLDHmeRbehQoTTIcslNy0/UmUqMUAg+z
Q05d6CGpr2+q7x7MOl+qXmP8cCeNLS8cgJcdT9R0QqmVMHkxxWLBrCbmG8qOe87O5j+g+nm+g8uJ
ox8Xn3aC2lXSiOP83PhjpsOFmtCx1XNG0Q5wPojWxSu9wUtM3xUFp4/89ugmoLb9yeyY5OlqrRnL
Mi1/9CP+l8vTRx7T8yA1RBqbIIgen4XATDTD9oiGIZtpXfI6zL68QVwLwz5z7mV0Ej/TqJcIgR1H
GevU5nO37gaFUDe5El/K2AvdS96hNUoctVwQlwWRcZnUvXYOUkv4jkT/Qwa4MrTlneLXtPm2kB5H
PLG+C+xwREveqc8wVItJQON7y6gcy5AN0DJwJpD74srkJecSwRU+vZfaSI8CAijKF3EnsvDlEgzR
ETqRngRGiqdc9Prv9EDWOfXLMe9vCugE/A9zlj4tReloNJkhlD9b/yRjwrAVDR5Pg5R2R5AdTYzR
3BNQNUF+i/VuxephDbsRrsY6OO/IXHXkM8TQ67GxoVXeTvA/aFLOyqYr2ck4tMrqMgH/777pzx+d
mQYZQjK3e5+dlonX1fePd+zUDrlFMKPLZ9Y2v4TaYsfgjfGI58FRk4NMfPZZhULqfCQ+PDRFCCNJ
N0WxLwB48lpOWcZZy2Mxo1XWsiPAP3oEiolIuFxwTyGc+0MfNy4MSL0taWyOvU6P7BPRmehcVjnZ
DGIlYYHOzA3C1Vfd8ae2U6ky1s+exFlxsmsvZZZW2AQYANHdwhGI2dPC4FaMlRpfJYTOYNfajmq3
0+xDGb2Y3Sli/8lKuJ6lFNUeAKmjcAcv1/tjKYPRrF2/ZU8poUgmd7dWDpwlh5Sa3J8Fg8MBSo7G
YXRHY/ITVJ6DYglx6bxvqqoJV+7nZZetwSHQtWQuheplq+RcT34eqm8oOqAH1J25cBNsjQwiuFzy
3yyfU5nmax4WTEQ6YhgF2jJTANHwUdbN3xKLuJiDkgQkwjOOzVQYOScXVVjhU3ngiPWDJiKc+0Fp
czULqebfKTkQRbWjIG/Gn1w0y20/s2/2mpuGUz4NjIUvHQQEA+mMiRU4Z/J+aoWtWMUm3aFkJmVQ
oIq3HXyjGZhSfRXLec0BzmVsJQSBbqQ5JAqtADDRIk2ulw2Vo0mv4HDhvEILBMzTg6PxkS4e7UOB
6lEb91sd7LQtKCOEyTzDvalNMfCDbJBQhiOgc1la8Tmwa6XM0PRRHNYyaPHWbmk7S5oJVcoFof8Q
IRK2v6ffGhvMywo/v7C+I44YFJEqvtQkpf8rf4az05SB8i+NrSUuXejJFmG90g9kC2voPF4fW8jt
m90+wsiz/z+n21dsTgM9GjeFv7snGHn8VUt5qJOz1yMRhp5HLrt9u4/rHVkuHKlSJPKX56PhZJPb
qQ0wykM4Qx2xPy2V0NRMS/Kz36HZ1bi9LR55uC4VM3iL3X0vCCyCY7oyPX5CcrQckdob0+zS0Rr6
SUx0kk6NAwdiNgPaXABfLb6aCmfpPdWSx08w8MFQLfYt4DRb3uOiYROSOi47X5MsH/lut5VINFDB
uExr1gZOrmmSkku+rS8hbqIqr+XisT32G8emjMLbKPkk3O9MpUvmpgHLlaI60a7j3vVatpK4Kimm
GcXDQaQ3ZPxThlr+wbyieWPHNig3DuY5oArtUPBBp19xFG8Do1IxrbJl3EEcbdN3RpK7pV5LMkHQ
RClE6cvBPj6pj1fGFnqkQe08uXDjKys+BBccn+x9C89VWnbcxnO3e4kxPjQWG8NdEcuIppYJCi6C
D/XeiEQpq3b6ShmZtmcG+pOrg3mYmtTzLYXsLoyX2ZSSfIJN2xX9eyECgWacKfa7VXO/5/eCKhR2
rh7l1FgLprNnjDVUr2b4iUbFFCmbNqhEjntJ5vP8uTSvHCYsy7caJCDhBqqAu+I6uCcipH1FCzon
xdQ/xQXurdAZiK9URtGmuoRXVumrE5e48n/DSAkxcvkb++mSidW2tZJilzM7ov0+jv5+u7AaRSed
xuCEYnjyztpZG9OYKzmrCc6Q1bs4rRF4Ms73YDbc5NzoYc4WvGX9wkeafC8UV4w+NSwKzK01g8f7
YW8dVH2PyUXpSZ1QvOk54GStxlP9VCPY1ax66LZPkBkgqzNesX8xLRsQngemSu1m+GHbOUnYvMsN
QjpgzxTOfdG0xvmM7pmkn0TvMElEcE8gZPaBy1AQw6TC0jzVI9xRrzEEFBKMD1fWzFRXbj1zQdRV
0nsXyYRDmZJPsi0LoNT1J/mLLbMDrvm04my/dYWguKJhTU/inalsK8Qv91hpyUxKoAKZ6OcNLC20
jKYiV+hQ22iMdXYSGyltFBL3DVkTyWSY9uP6ynHLrytoiwNN8RqVjTjQl9RFUgr/4liXEZ8nbDY0
xL2S5cbwKnX4S4yc5GEJgpdDJEzpTctkr2xx1Yw7P9wtSp0w7HDzFG9a3gF80MTQxsiC4qMO7qSY
kFahwlrcucnLtFavAp7l3Pz/g26inda3zUawV12RJaZB5XCb1jF6PQFX2W3CuXmVQoBsJorKhJoK
HsWdkUyb9U9QrljdysW4XBwerwb/wjprpnMUqHntaRlNtDfSnf/+b4ieHxfPmJd10ufdJXpUO9a3
r4temg+4P06APc/p4GCeQmo3mbFVMsmncbffD2TIKLfkFWSKM7q9ylUQab+yjlj0Uo8DWuEvRenU
z8fJqEPBTMVDUNuHSKEkzgmFfEVXNF63oxjtfHExtjBTDyOxr6fmj4FyMF00T5EEFHEN8JPH+5WF
sT675vdMy3Z6z/U5ksjWGH4ihRhbAlL3NxjGFXjUZzZ1+RHvnLBfl8F2ZK5vD02CXP3sGtxOGflz
JYKbIx4XnGCv0lP3uYEUGb13g/2AL9XHwjWzHd7AvG5Vyi1fu+8533l9AAAGluzpfgbrwxjPxyuc
fx4tf1QfnnI01swUVIyULl8Gj5ktr9PILv4UWjYvVXLxU7cso1X44jWogPRBQg21gQ2TDpLzvHEs
7OgsDitgg5HDqg26RguCrTmBWigU0NA8LER9gEjAgtT3BwfBaEkR1rELAqApwJ3PXA2+8nZvcLno
ljqN8n4cJyhgKYWnMeq456y1P6ZuUoOedPa3EZGN8a08w0BMzIT2T+PBVoGZIKKeYqDZG8xEt7xY
2ep0q2paUqk1jhw5KVihyFUsiYFKUyswlmW07/TGKyl0CFA4srDXZaCU8xZIuhe40BLhCZIMXcjr
k/MXTKjpa0gmfLmjxpk5UFggDJmjrJn0PvitiHr97hcsmfaK53s+BxPq6fB65GsYIEZp8H6PgwEr
/TKZyCifr+7k/EYtuLFvi1vVMDQfD/VKQedmencDQcSjZ+tpmVR1cvjzPziaQNQkOKrl6nHpkKAo
76bMED5BZaC7RjHJEqjIndheIPR2hW+A82W1FGSz6x53iLcKQvn6slABjiHrqOe5lKjw5bmJJSXC
u8ob20nNW+n/DKEJ4HYxlLJdJjUoI6IVLSLAI2NgFzP3zuO8UwFOAmmfBBe/cXpnW6qkPjCBwrY7
14UoxHloyJexXLuTRS6u3WfZjuLcFzX10XIJJFXNHU+KeO5qr8AkDQChry9sQbGcaOASMD4nkKEO
122Tg85INlwKoulLn6+huwTND3h7dTPhtZnDibR4zwqxUSQ4nYqHDo0xx4d2n1y23YpUi+Ke0Aqq
bGD/A/0Fli4vTQgHUyKPx/pKCSTsaFcK+9U88sPzqmljML5jIpwX9wjIW+bxR9B0vTuOJALGAXuq
1V+KkzlZFrwQvJeLD7u/YrfOE4m5YgU52DQkeV/TjHjgfPaOm6T7poQ2EG1l13BQWrl1vfRB/Pd1
cOjXp66px69D+qgnW+Rfctiiefxlfa6XYmFT64CB8GkAnCG3Adry8CBBVgx1uHAlvaEVWfVKx1Ok
1h1Ui71mVnAXwMOKQG+mghy0Jyva+AS2NsV6xb0m1y8LUMHKQ6S3pheNkZas2DwPkIWlu8uQiC2I
/ZtNrSAhlncKTTcUs1Pik3G6/hKAiQwcgtiTvpHibNLXmqXujucMK7olNWyWu5czjWP0l9Ru9hpT
Uv1V0LzFs0+ctO/6El9cTHjiiGnrL/YTP9RpFXtAKFUzJm1J4+HZJylGVLDCfxwNhvEIgcXKJmw5
K0Xgm07kfGN2QhrJiCCp1oQGkYd1JHZpfnOYdMpW/1pKvLYZ9KfRBpUjpZjQdKIH7sDNLfmX9t0j
B6ZFmlxD+H+Mog9i8vpQ0Vey+7agAIfs7SA4me/59edI0BCsnXA/fr3hv5kwkHCC0c4obRO8Zr1R
4MmpVP73w/kwgqV5T3UtlqFN3tjjegGIgoAGFzFn2sFgBgoC1jQ2aTDvfgbGQ2L92yBM3YXOg5N5
H5CE1m5VFQfMj7kWTPdpaaCTzdHVebp5Lwe1qP5gW7lgjc1PHADfxGn8As1UGfxM8uck31vNOxOF
F5ebduPY23ok0qaLtwJVeFkIGZSQscrzqh3CQDZeFJhTsbnIljMJIIFSlj92PPy87htqFWJY77eT
To4hJ2qoTXviAml63riUOgRKuJygb3U5Q0TvNOKgLLe1wxGtLZcCCMa5Q0OxtP57jMkcprlinuUe
O+LIXHJQRuL4JLRsZh8gB1T4g9ZDylDXHYA8Xxojqh3DclfvFFSeVZsHfelwhPUfszJxuiPbZYSW
d73k5vE9cPoB7JdDQlEhFSMjaHQVR0h8hdLXCoa5/vf+rq1FLNBjsH2hAjQ8P+eKzrO6OHYKa2wO
97NAYSbB1CZwlMzD+MpPzjCurlzUdztzPzfRwQrQq/m6i7rtkK7VEdRq+tzuW3g03Ty2/QSy3I1Z
73cQyMX/PauVgL5whGc4Wn/1vJRWSSE812fPVkuJsGfVLTkx/7+b1+3tYNxrtbjhmadvFMH5mFdr
0jW6L/9gu9YV0WZ8RDgsNG4vJUEGbA6TmT/uB9/UPuuqXl0wqrxjXSKq40rnYYGnN61FQsLTHMkU
CQFXPyBXseFv0YfPQW2gK3Yq4MYtAuPrVXxPHyDKLQkekdL0BrAeIkC/Mzx2I+Bx51sEteNcE8Mh
I0rP+o9IrETM40JbaJ3mky7NyleNYIzoWKqRlDDHhB937njRWMMLmdkqzOmVnNR75Z5SSNwKnvdM
foOnwZYR7H03maCxskIURWDklpBFgi1Mmu6FbFxyx+G7+mqj+K1nTisezaxyD+CkPVNBZXiWCWzM
wxHCrKjW9wDT6C3zj7fgS8LIv7Fa17gwmtOA2W8zWIV/6gTTH6VL+3dUY9+bNl3S7Q/K8r6Tx5b/
vaLRKJeZjo85530+0g5dwWHGgYrk7TUK6flCRHNC2zoIVfLSxB23wnhLlcrB6stbZonbml6FNOjZ
v7Z0ujHmEfOO3Ib8NuLQQyfrJzuDs8uBxJYPEMBnyjXXOgWEL/foYXrT7CWYdVyJwXo9NDEnHkuy
+JpSkLfxsgLS5th/I1w+THp3oSEn0GCYLyUid0PK+0uA2tEzcobvGybiRBWD05fd66/F1S9qJ/Ec
7teZOxHo5Rrw3eLSuEV1Bf6vrYlVBPReMHX9RmvSUAQOPb4IllvyFJXnSWqw+Lbfbh0HSmSR8ZmU
KUsLFLUCuOKZDWPQS8UREW4YJziB1B4lF4PHFde+DsvQnHKI8BRzUqauiMuzsr8UDLdP2FEycGIF
jS3I3hm5Lr9B+0ljkrUBNbr4KPICXiynr47K8VqhFNXXzIxhOOmLgGATY2HQPgbo/HngtIgpf7JI
Yu375gEeA/HyqY+J2RlhN/dgMT1DPIBPvkQbVjjGkBlzk6SO5N7KlDywggx9mOIang4WGzrBKdx/
uzbjeXVw0BPvuz0gGN1RxJ8J8ljpEM01LBUd/0skqEp4PSho3NRhb/ZwtLcHu/yo85GM7h4eWJz8
uflj5jwGo1L18EEClYll7IEHGZ548/VuN/I64CvgDRb5yiMt/7pr9B5eirPsAhlphf/zi7M0Qovt
wYZ0VHXry+7OgwLJHRqlV/QPl2Gj8a+r1JuM+CDRQ/qJTCnGcttDy5PLOSUXLIexDFuX9aVaHFYc
CsYp0bbOGZw+e8Kg65QG5MkbdMRoO0bfqEcillRf49AsWeCj/ij+pw8+he54Ppip9TXapkFAfXF5
RVhv52sSQDiO5mYAbij0wAroLcUKnqDOk4qKhqvoDtE/e83NgT3P9YG9wbNI9NQVL3u5Io9udQvG
sId4TPr6JlP10idnTpfu84YMdoduyf0JCH3+VkwOpz+RIc7lbhmk53StvTYg0PJ4N4b5oZlOD5Bt
B2d2STBWpiRKooj/AiG/EeyGzEAD4Zcc7VW7sG7EfBHXgvrOUzIYv9bVjCndpZx5rRzumWpHIdOm
2m1bMzX6pPLwcr0qi74M83HAbW8psP3Vo4zyeqDzQGXsZy/sMMgi/+I3Nja+WxfLVlqn1KNA2Twj
zeooDLfYq+WDGIVbnx7K6WoEeIWPr9KPZrvbht5eA+Dow8i9y9hxJql5AB0QWMAdUOPMcXsI3vCq
9JJ38vtJRtJMNLp5HPW/BNzYHIDo/GoluyjTL+T2epsbMCTN83aufMhaKon3yJ5J1DFJSyKSgNSM
lRBc4FBwsLGX1JrietZcPxpwB7KeL5qd47eSEK0KVHMmqzocIqgR0nR3lV2brSFf+YY9RS2e4c4e
OYgTBUiLRjowY6Njgmz8Dte/sSszjadBm/o4yK17ufNdCq48RTPeUdVXE1iGksxwjeiSIgSJGqdM
/FSO1FpDpGggZYRfa4iL4Ha9lCtIMaKlOB1r6SKUTE6tQxqx+iET/+D/mNWFmjhby0IZ3zCoL+GJ
JXekbtkGITQVR7FmwooHbMxi5CV70VWSwpByaPL6X8vt+uKcgijH0LSDLAgR10SQsgmvU5zxAlGN
XF7cZQrl4faHv1bnfAVO2L+HrvC/XxT55Cj7ax838mdsr2UV06S4w6QPVDw4aAcCASfKQSqqXzY0
l7c+0a1u3LnKCD0ehGh1H+OmSN+3GzgAxBBLNhCun5Uk1VC1SHGpvHhhd4TIY1hxzkLC/hb/cCyb
yNfdK+5EJkmJHwq2PeW88n+QUY1dAjp1pMetCKJC4SkFvom+s/4hTlLbN53Dq6rmrxW3Pk27+05y
/hDoimuhRA/PGGo20OTSNEyr2YZImtYPz1UWN38Hi1Onr1cV682Av0a7vaGyY2dpyfqDRGyLvbCA
1gR2xERSnYGFPV55beHOEGcb10kwggJFLpQGhmJZaqHYSSXuF3Zo3zgaDEYwJzdTnEFoBar52kXe
77eJc+/aWTHJQpuCMoW4sBEMnBggDFUDPLZp3bVQwWa15Upi4mx6TXP84kNOwpVhVIxhmUq0OWl5
oOyWH/Jv3PMnm4CS2Cl90COzBLWxqgZ0z7cNm0Q6m72G15xCOIC1eZiILzox4zhQtPpEB/9vtNPN
tqLn5QVu4FsMBlT9MAmMSzHAJT8LV8C85z8l7yj2Shp0WNIINjoTdWB4x+RfIP4rqlvz7jzDCB6D
l7tiHIHT51sIkIyG1X55C3qcHDnJby2GeWM6t3fvpALiHsxS8oGoZxdD+alKlJ+hNjy9HXutZqjP
HskQ7Y9BHvJFND0Lorv3yELXOn1Y69Vto9pBn1dEObWPfeNjmGMNk1sF7mCWBct6NvYx/zyX2t3H
eX/Zbj9jiaoVnj+B6drk7or+OVm36K/wmAjebkmxnlDJXRq9PZH0bq3fKz9zwboljXTqT4R7xGN+
eLmPat6MonwCcLhEiq+F1SX0C81NBhler/uewYG/vEcveHAXw20DPigUtnz9iQQ/SQw8pMCHIgSv
v7IBYjjmqiNOyTTITLevI3rzfTBAlWl5D9L1U+vUMwhqJOIexxDx7RREegnsxj7mDJBTv1ugJxW5
Jf9cqbyq9lFTZ/zeyRPAZMbW2C8flfe7IcS/eYBoqlNjiVrpGIUHnlTf8szjxdQxr9nPzQSMkLb7
2PWUSvhPljsHZTpF1co6CghFPY7ItG0D3J2AGNbBztnlko5K+eszGvbE9VFEC9L+gRVTOX6KqZEI
BJU5nrnr2392whnn+iudh5b3TIvFTVOolvIG48pOxWHdZ1ckaaYBZcM2Ufbt9lUrSfj8j70xrAIb
TVJn+d/UYXBSePrDrWUO+TkjXYIvkYlVeTKlDetAXRhQEsKq9VGmlqFXB1YWAfdqN5BF7ZB3A2EA
+9jNOCRl4pYmP5lk1dRektPndJ7mjrQ9zB5MvdRJ2yRTPsjgsjRrC9lXLUuLZGblFDeN2lHa5yRK
wyLXLZp8keTXiJyuI2Bg2mS02/48ZmpMLrCYSsKDONRifffQyWEMN27cUIDyb1RlBG3z4PWgmNB+
Fct0RuHHcsmY+oBswVJHqsKjmC5r1Bi/z/+DcSf7gGSKec1jcCityt1/xb/P1dQi2GNB5eimMMuh
mOvy53qGZ+zeQGuR4D21QyH4Ylaq2ac2JJI9okk3GvfRgTebjoz/NubtM8udOokLqh4RfQrQ/n88
t2Fl6batzaJMhlocGagIA4TOErH5zV+97o1wP/EdEGJlI0oggp+AWO27hjjbXoeLFT7Vfrt9GJGV
5cFmyBEn7C1C2NoL30+TvBYTuk87D47wuwkM8Hj5W+thOSKThkQ4YNiKC/ishMbCofxtuft6s3Oe
mUodf5+RIw9/S15UNgYZCxH+Ey4+tQrOCwI1dKPT1du0nFpkHToR1uQFvIYbVKoYy5lfDzj+Gucf
tD+VB69IT2BIbVw67xIxsCv5qWRw2pPKWEYs4PsAOS4vnNEWyfAMTZEBvEPtBOk+60roSFgwWyXP
XC/mumCQEgPg2xJ8NKfBrvkRCYPMU+KV3/mM/r7aa/CV1nvefI+YHoo40UoaT1b4SOHCbnrnYWIV
gWAH4GQ5nuJYOm/51jJ0dt7ZzXPx7UriaOQlIK9ANKWHCGbLk5XAFyDkb8hZDlU0BL1vydwmW6M3
VRywS1HwYL6DQuRhoCKx831UP8cpBEnTtz/jxoWk7hoHJNAnj1K5xuHGNPc9kKNpIU9VruEgkMk3
pzCoTnwcngj58TXMxmHmqjzkwT210xMTMW1n2ZUqRQxOci2Ez2xkKL4RYy744fRohGX2PlcMREk+
qPHFhXq7KBwzBskMIrGhTvck8QACG/9QdZe1mRLlDsR3Do/0UyOgOPkNn9zOrUu2ymIUVPDGotqu
AJUgq0CcSpyhstUehyS0HDFZ7KJU9s+yTgachTsA+DxOeK3tKNHW+JlYNZGnqEi5y3PJboibTxZP
d/Fez5Def/WBC7dtIBFC87arcHFxngV3gZpyH1QwuvCAirLZGHm7Jc3Zw1s7qj1oT+4DiQYWzzIn
GjYoIadzf884EBC1U3gkSLRYJAuzrQUvdsJ6qw79tdefU74HvzDnejzenllFMZo1KLXzPw8HKCD5
lcb1NxiyVdDJ/ZKk5IDe7ZaZhWWMDQ9fF3VYyaVMzvKhDH8htRH6xSKEfNu+fCKvbujbMcwbVEM5
mwoL8rbmfz1WLx8AmOVEOMirvkKqViBey4CFaQecv8uWqaHF0TVdpS7xPXIr0XjDtdLcrkmXWvVX
eMaNn5PlroiIQesXZFxlWPC0h5FkdqN8dRdm3pfcd/I1iY5cO7Dr/X/AA56qhy+6t3VHXtdBhe4f
4KNZW9SYh/c5GJ691q1KquZWcK50PIvNSMJbcoJ5TPz/1XSUI6j3uZKEs1bc94wEQhn8DYxc5hkD
x9WPBS9NuM2zujTYhU8i9CB5W1mf6gKmO8mxRI6Y34idwrlOAKuqTtXq3I504Rqy8dl0Jjca3SlM
s6uweh4Ps5VWnUJPAu7IWV46dN+UGEaZjoqTFk/CK9DwKmX1VuBvrQceNxoK/o2bCy6ZeTmA5/5d
6cYECYXPFZJv62rffZ1hzbnGJOS8aeQbem6EenddKM6Vcbd0azcGSkkxdethKGipSIfXvMsALk5t
G821bJIL11EQdxpNRzC0/kRKxWja0dRkc4DUsedrDmwbZ47ZEgcaMBie9U48y6mrgugtfdeqRUep
Q0jQG0CJXcX5VT4xZzqDd77DGJAmYePg6+KFvIrmpTO0fwIHtAmDbgRipd4e2j6y4Z1YyLHhg7jB
TuOdOCW8B0pf99V6hFJZrbzqotOUG2p9tPoGwt5GEWzLRvVFRb1U1qsfpKWSxcaUDFgFWhU32Fde
5TaIV9aGgp2l+yXySvoxagxw+eRgVE2JYu5jiqLPsphHGySFUEoOhgEIu1NzApdqDpGIKYnG+uVI
mEQtRppZnd9NZ1XqfGPEuS87q8+71L8Jeasu/W2cCEVWBNvl2rBUl7oBjXqPaXsNEShXzpESblZx
8svdIl36sNi0vAA29YtYpIWQMbTxn9Z7UGKHgQ7UjiERfYHCkdfuJd/t8K6I67J8mMTfEyhbBP4o
MzEfx1LWYOnv08X3wio0EjjBA+iDKqHrFIiYgDoPyIFr8Q5PC0+gLEU775cYMGBoV7hx699E4qNj
wE6Jdbt2Y+wekFBnx2+CE8gsV+zZYECZK27y7s2t9wqa8j7lcMAafmGYT9zuNRX11dJWZEYvSkhh
3CWc3PevOUy3pN7Frzx6GEc5y4GbUXeuiPmkqACAQA18Ziy1Y6v7KAqtcI8h7ixIvSY/KmJcfw2b
MznBXdSTNEGbDTv8cnQq2GVZ6SACoypOPU9WA8oOoSd75EKLHRSQx97TlRnVO4R7CTcA75LWc7OA
opBwPCvFwldYRIx8mAxOT1rT3QiQI/MOyxdA0Fl4znztNbW3XxOcMqRgsSMBG1THWAONXNVTGhuC
c+NMt11v3xfBXRNtAr24eHM3jwfZC2vJ7XLmJpo5xC7Lth3a6ndgreXfdcTG1q3A4R+xUnLgw+H3
wRag3qcPHLEZH2XdRXn9VGGfZu2pqD5V9k9Dc6sIvrKrR6cXSPkjQeCuz7pNjtGJR6HHumImtjud
2OHpLskNNVm5OklymmNNRBrt7jt/RhDrWo7+NNLlq7A1ityW/kkAq55JcNUiEmTgrn8/VOP8PRFW
75msFLeSYbHlzWrFd3EtMPIAMyhPb5x+8Wg9MZWIcVr2Zc6hl015y+Bj92PrvGNTFn9S7iVdD45/
gqEQcm2CcEMiZAgLoNDnn4sTkCZYZj+1HJ1HgdBC1Ie5/E5fsEpyxtO7XgPi10L3h8XJ68EAeBS7
BPoAmuVLtFcyQNFrCHX2nfSFPdEkiDgs/qR78uKmOCgciJzdJrA0x2JZ0Vd8/JnT4hiXFt4I1IC1
dj5zrxceaEILC7Mn4XbbuMaCcOJdsK0Wj8qqKifxgewgm1e4OpvwntF/1IEwtLoACOdkXTOULfvF
b+UtPeMdHIxQpxVwcV/lBPMZaTY2sxei4ZwCHy+dI8Q/hEHES4Qe7O0D21tT5AbnCvmY5lmBfuHg
T2cMx7+U7rIGjG/sXHcfy1/MuEajSRcQck3ZRcOnyCGZabDVZn6R0I0EA1jI+P6v+v/ILVzOkByX
EFXmfiYlZbwVuL4r0WO1yMzR5LRLVyarEiDClpUEbeDK7OvtrSxgc9gHcQ74fqSu+whT4rR4wZRb
h3rCtdhP5PvBapE0gBkiE57BnqmqMv++L0AoRx6R9vAbEw+cOg57ZTEffIIkG++W7p7zGYOumIjB
o/4uXdQ7reJmc62dFJF4RKe/+QNIvdof96XHNrbH0wQCaspgRVxkGDlTQUw8KmNMqw31qbkX+7t0
KNDILjACKK+x1sd65kmR49XJ1Y0icIWCu8bpFoX51vFtO+ZLyEHA6+528cXdF4PP+MJDxGNLiETj
8TC93Upogdx9D8EfrguAffqy7HXbUGXr3+5MaJDFvsoLb4PyLjIdTXxDii233Tc/38Nee6P6Nt29
RzvJpBuEh3YEwWuR/kmSe5NcqmRte+1ZCiAHEF67uwa2E3CZAlJKhpTwK2QhdJ9eieWOWP0srAlh
l6SnbFQezABXn56GbXWOc9P4cv4NPGdCdDvGJ852hiygnI/X17HfC32XWGAK7pspmZ7JXd0xdhAN
FoKG7zfw9GVqe9WBXeswWs7oqmJdmYkKLHJUydjl5v442tTguFs1vF809BPNzpFaot1Dh3n9DGYv
xgg02OxupoP9dJHS/D0U9AETvs0mpMcTb132jsmZpRYwW7c7GzjHTfT/2+AzG4EZY7MO9TWXU0AT
exnykDp/xGZ1oMBPXCR7RWcrBFIWHLcqK+15kRPxff68ZIZ6GnWnwZFWsRGUuNbUfPFhCUZg58mi
Dz237+EyR0L7ME8UYNLg2/H3HRRu498ZnEtODdbuQW/jKsgbP1V9VnIK117/2FfyjmxGYvu9pfVk
obv6bhab1qYttJ/ZRNsVbpUL7tZ1l3Mqz/21CIbqLWRpJ+mhcLgW/jMiBF1jVAYoCMwUNE3k7GRY
OliPfeovqrc8t+RBE6X0hlCuutOseCtwgRd8mZadi4bfwwMzTuPTT7qOBAw6/jQTN7LIZn4qTyEN
xUREcqxrD5BjHjwgaDgJ1c2YmpJ6PcKiFB3lm9uISGFHt17x09S9WfmadCXyw+XK+s+aE8Ba4/To
zEcXtn9eLPqlGedsj7YkFrAD6OCKZOazTeIYLabAo6mopp2L12lWmDK5PVClWwiFx4ujMe5Lgt6t
hUgoMhI/JaGmt+dhu/Kjqdf7Agpt2/PKgj6zQA0/n3aH7Ypy6AjqnTJJMKUVYB3+Hii8ScnimqXO
mTqBVSh9lMzbGI3Y5KzfiTgntjCOG7DP0RZfaywfqDusQSE64WWsS93KvvroofvzaLyr48AOrPwX
hGVA71vLvZeAvvchL2/g1ywCE9HZPWvD8L0jjurhE9OvFN+IY87k59HYSacVs9FpIA/kKPBSnrMi
slde0E0Ehf7reR7wtfuCt5sHTPOZ1LL/fwi3UZ9HLVDnpLaF7ymwJMd8OwICOakhpcyxkxhykkmg
q5UC5IOafhTcCDwEQOD0ErXpcQj2+aQW+urFV6J1DacDTw8zfcHrsKUeqqCiB7CokAX1rplEo5pt
k+/PcJZNfEuQfDpGOoZpHDGVvnRelQIxYM22WEerBe8AvUJnkImgoaiBRqQUyJJ8xrZUjZlGV4d/
VZTY76dbgFYA4RxLm+08msag3GKh01ztYhlA+zkEih64jUVm7vus/NMPsbWazP87QJhjs8I5GaN/
I6lX02Z3m8wybBBGnFFVM+/e4+RWdkToKSadVh80G+br6qrfAfR+YX/SOtuuY1hBLwA8zENZsEdz
491rysFU9Jt28Ch5E2RRKgAO463p7TxymuM+CJ8noDYO/VrMQwGQ5z4bB3a36pDKbf0IcSYU9/wU
iSAQxy+XQs/XPyJdQFL9bI/Du3rPex6tkPY4RXJF9WiXbwxEz1rULf+o46BlCdXs7B1aaH3Qk/0m
Ja/jV/GAP5rjKVQteckXUO1LOwpnKXXOXBWD0FVc4cmmDp/G0XkaiaOSLn0YDS7UiKvxotRxzhd3
uefdxbM8tOf275JYU631BjuABE/qpRjqwdqHYhiVlRvFLTMD+gosyYr+RnJX2OLZYfE3ggz4c9g2
0a4PRXXCZzXiwuUYw7b1FcZuTIx2mpuHolwat9SHtQdCk9BOISyI7hBwV3tF93SGdDGLcbOqMi6/
If8HmbxMX9wCqbpKkTM5oIVi5wRb3A6T4DU9euiFqSBAimnQn5B9huOasCW1vF7u1l9HHNSuq73+
/xw8MTMGhiJuUZkb1HGSl23FX1Md6Z3IYti9TkdB7PZbx3huDXrV4f2Ym4py5n4nZhuusuoR9eVt
h1Jj90vBT92bbyGiZYdffQv/jHqy3RfA2zPA31qOTc0tKATdR/FpeVvx5yFnPY+81wp29cadTJVa
qOWxgF9FRt7WohS7ki1ek7nIveDB01wmhsnyMBmkR59SCO+kZbMXDchZnGN+n3u1AEfTS3CHrOlb
WbZKT+2i9s1SplkbE/ZoXdgAkqexQF9UTAVgLCCImqPmXbqDMIts/SO5v2qYDeSMCQuPBbPaXSex
Afz4rJCc9rmTbUzOc7j37ZJSYrCH5x30RvHoyrAlk3e1rKKnMvJ98KhAGRp0OATmfmAnhM7H+gsn
xel/AMe2dG7Qq0Y9aDiWztR6R2eNS2ao024bvRkVUlrqAcUZCbeqoC0v9lgfuRikIqxRydV+khVL
OpKsNol6PA9WX75YiETFRhMrL7OtjVA1zLfQRWO25e3Cf/llpW8iclHeuDEZuYo1lKZDqWxV1XhJ
/CGwNhkYxIbfkRgaiabZeCTzsZ54PwYKPIWjg0ICqx7MxLZhPeeQACPgTkfx40UHP0/kQy6WS5QU
Lj2/2fDLStsa7rHozOJZT5c37m8ZVablscbVt3Kcsirv3JZgO2xeFxMTeNy5FCcc5cXv2sgkw8Eh
IhDu/swIntW4psCYbEQC0IUrbxd3m3Ep1nZb3LO8n+4DcoBca7vJujty3n9gYLXc097QLmHVzD6q
YB8o+MyGNbXDjWY5rI3VgqUZ722w49qSQQG5Q6dAiDT8zLshMhXD+fFH+Ro/oK6iPnwJr/xL+d5M
MHQxIoLpDRzlr+9oMQowH4s3P4Eir9t3bJ+i9OxDvYW1jBzCD4oWxCMFx1+THt16i2LsYzFsIpnH
QfReikEAirOGlStLCLmRHJ0lgsGWAoGk/zlTO5z0/l5wVL/RmrBLicdJJXTyiEbfGxUlwoAqSpji
6P07x+SnyCh5t8ErN6Cm57w1vnadOkj56r8/315VwBJ1hsNXRjIPmRT4FAelmuvqo8T/2VfcUor+
NLWpAYNLpSdZOcnXhtdWdTbaemD27V0O4f7PfqhIaCQS+qBBT/ES+7R4YW0NtGCGxN4Rgz8JFvDS
ef2Z3Gh0G4NxfZ4t/VO9k3DjwC5+r1faDKvbKh7JR0y5GAikH8R/YDRfegzFMV3Mt4s0YqSjYfmo
UYXSIJbYjOkqI+yGLrykA3gukNSerAZqjSXLP3eq5LhYzDYnVQgQIoe6+ocHmJV4+69CXFPU6NVG
UwkTSgLwg5130bRim2MhqIOmtO74N49+s2wlfy9F850BszAcunoQSqEg0EjLpxhDxQLlfFlGty3A
Z8zoZpVLMc6GtNUIDCAPxwhhVWRBeTnFXTLIQDsX34btgPl+Bucf1pkYg5H3VUGPFOoGIRurEP1T
AS7erlMiQnhSztSbRJYjB2sdgVhaWjpm/kHefvhBiay3KrKk9EjwNwydsMmae3SNzZoc3kq+bOds
Qzz1mmtRnSVcfRshFQqIsnffEDSw4Apfu2ZbELiTG3vXBH4ncnuf37AbqsrXaPUZ1b1aljm8ca28
fkZHvVD42WUO3PRccJPYVa5dFojcYbVF7XFeI161hlYYWxo13vPwhPHkseukpUkdefAb93xYHzYQ
+vazfH758ZTLs1MV3J4hrOB8lu4cQbGZKz2uccc5xEWbATnooQPIIw148Fdy5m43bY+VjYuP29Ke
Ds3Kdb8mZGakJ1e7dkph8t1b+rqxDUZE70kzJLTgIH5fqL3Bcq/zHLSPQeyFKwGvl2AXFMVjJ4Jz
z4psd6OjR+lJfF+Jcmvo06hHZ23GY9/iZYdX/sO0qnGISBjTYmRXr1wcyj+vrvdZTEPnzhBUpFAB
G8cfu0hQT2VCnFLqRQxHa9FE8XHu4Jn5E65mhJfTCNdudGZ37n7SMjvhAgVIKvwGZTV90/BvnxOo
Dri3+H93hnIDISksuOdKi2eGKwKlh1eVYSGOK3XjMoFJeZgfmQNSNVvJiDS1M9mJxrYXmq5kR/oK
zIgvSmKXFW/DSnQZi2N5r8P0gYP5RfJdc5DHtcvIunGWzmH/eUSJr6qoka6v3Gy7HLV7E/gc9Kk8
QEzKb/6MLttjZcWQn4h/fTwuucsyxJuabmvam8omXqkUC5XqZEgtHN3WFd9nq8k4kTQXNUnL/wTn
Ao58FdpH/eAEofuzuai3cRQHAPYvPRuGpB8otzD0D5FeCL+tY9jl5Ig+NfCEdLa/CvlbxRVkvMyc
qQ6zU9tvea7P7lkEhbu2DCJGzCBRagT96JpQbSBwMBDWZHP0PzuuB4ldzLc7crfU31Wfw409CmMJ
MpfkM/Y8YpsXy7Sl5XWCg/KgUsfr7jimffu6LWDvfC2c5BtsV567SpWIw1SeyMweFPE09c4IL4om
MPocsrrrJmtFRSoFLzlnpDEQZEMQlO5rvoLGvoAQyf+EebTPF6OSFGPFMXdJ4wb48joeDm4gJ9kv
tq6aZQhDc5IBco40cair1M32tPtERGyOCfjmOawKeGhEflWn7IVK+P6lYZnDCdE/tkqGQnfybjW0
mzSDDpxnuikXRgaJp9jPt/ao6tgMJBuSd0ki/xxPWG/x3P3XnUjaeirhYMu7DXgYJ9uz2akVfzQx
43entt/NUOssqo7oo83HXyGPCN/5fXz/UPB30ScnOkd7mbKtjgKfVJp4aGHRbZhLwdXrccK/VK4i
SCXrvFptqTLmK/bfirUlcOSzN1KA/8P4Dm15XRq2/Df+adCNHEnug2zqNz8ZUc8Hi47oeIbgcLLw
+N/Oe6ceUBiT7UykqO3iRmOb6XsSoKyC2Q+RmPCtHBwGdM3ZEXHGINyGEBivWE58PReLZLwXFtcx
BA/m97UmuBSaGENFObdjFQ2RmmwP8kNrUrQhu5bT4cY59Dos3ynQg15+5LTiUduJGX6I6S4G+TWj
SX6RbjZaiLgkDxjj8wZmzctNQ44zYd5cKUACLghCyTO7TU4LDr77eg3gu+JquUjIeGAdiB04QJTM
QQGOnEZyNuU7EKsFH55p9bqQw2rgYBiAAJ38eDBxGfUOoyujiF6hOBOZDRmbPtSgs1w0MAlxAURq
pqlHlWlboOOATvVZpQElckgXONqV5FGKQeP85leR8cN9dWgAO53i78mGcYO5wPWdIRmgSyFazIE0
NHyZnHJXg5uTBpCABU/p7sAsxGrTs1hNITCvyu1+hhwgb+RzzRivEMWDHto23QuZyP+o42Ddf/5H
83pJuCY0QvI4uzZOYCm0GLOOObDVEU/wvDv3mOlUPM8LQMBiihcSS5kdbnDFqJNbTcmwWtdofYC5
DHXfnPmQMVhyJU1J8j8z5tqbNOMhl59jP7oiHnArtiBezt/fGG2QVC1FiCJNk/816RY3vs2OTx3A
tl/puqBblb+G4e92aPuhSHUfuFM0A8D5LAa2nNzRZeM8tY0srlVjIGRHoJ13ZzAbGmcDg+ZjoWm6
oh+JLlrzEQeMkzQKSi35YTMzYRJgkMPm9oe9TrORJAH/nQy/BAnfmVuyhNYNRHYKL4QsSebDlPWh
DJ4lhvD2aBd12/5PWCcDgHof+sx1ez8L68BE5KEkRXw6691yiLy0ByZWY8ROZLGqtn4gxfRJ+9hD
RDYLKMmOpuE0Du+fG/gLL4kLRdv/6feUGYywsHJlmE8FyzMAJjRVytzHIHl7s4/jGfXSG3yU7bAE
2N5+IsCtOsvtpGV08KvfJpT3xqdrCYTLT+J+Oxwf8d1KKWsM0mJEU2H2lqvApE8EQgMOJk+CRzd8
l06LbnTdFJSLvEsQ0YOsdubOQFvzZBdkmj9zDxESPWwjQhn/3wLtjbRXQXfy4deT6MEpP6eJx7Gj
7Oxn/pmHxjvyxPQN7FM2+0QB3nDWThrhGXQWyIw7JOAiv3MXXkjvzA7dt0hrDV4kfccjd8q03C/n
dd5E0HmIJt8qu2K1OsAGXgdEZUEFrTprSzrz0MSZodjJUlqsBdEj34CPWEWna1qSzLSYOq2SclYw
17E/i+zTQeCoXMx6zuhVY6Ij8YKhTM90/HhwBIU2w0iV+fAUV5XWjOZKR4RkUZkv0ZM1hyDJlazt
TXszL7c8kRARdOGsrlNHcWRx+e2WSmJEeVnMA2XrgB7DW9+uye1WMCbI6ZieNPCTcGchMM7YCM5N
xu80h8mKN1YcoG7Z1fYiPcZpA/0ER6TZiY52dhrLUoMBMepLjf6tXAXi4qfiD5mMQRy75KJMzOVy
nbgQDEHIbQGDTuDgrLR8mW0VOw1BFBLr2sZxbZlcJwrJOhFMFDfA0DDu3kArHLJ33LMzfUtQRr2i
wVTAXE7RHTTYPWQb5TgMWZsANppPYOyjMwUfKpsj5jcS+DN8rEdKJ3zPNmh2ZSZviBOKJxV8h4uw
mna1QHHEbm4vhEtwn98r/WWM9JPWdK/2N8csT6p/WxwpfzzglsFWo3saI8UPpzBr+9OOKEcAArc2
6LpGKvpYbSH9t4yLoyakORR6P4SPMAzaYAXqGKF0uA+jdkab3ch4EE7QDMtMuXiqEoJMOUv2YW03
oyPxcH5KoyURES1rQl1cCdUmPRXYM5Wp8mU39/kUKgs1vU1F+Dl1NwkfAseS0KrOTBwdG6/M4X2f
bztHQzIPhidYLD5CXLDFPN3rIsIEjMJ2AFMY4AMviJfoShZst7zGWfTmYVwsZ4paHM1ylf8Xo6bM
nedu0xQGPOH5hYvwdtG5rftAtdyKdOQ/i0uN3y2gWKymadpTt2Ocr34KTqtRSATSOeN9Xx1EY00q
Iog0OHVZxcPcPLKH0afQri7vVx+v5wIQLji6SY2YTbnDPBaD1jBlxq2XAs2bDVMGxUAprLScbszd
Opgar/ppsWmV5wiv4xCDE+5e20H9M1i0ePU0ERc5osHHAfFL9iU1Ye9KH+k3MgQlIY664X/gw3Tg
7ckVK8tdOY62OcHMUHgkVjXSb0YYIkd4PWjBCYbysLVJMU+WauywF6AkH3PG/8Y65s8BQ5e0yayQ
bXeg4egvx6577nmTxPNPvanspPIhZBtbjrTwv2pNOnzqp7Wg7h9JBYsNhwQWC9kg2rbt10QiHmz3
xl9xH3VQUE/adLeHZXHinOX/d99nUShOzD41lj8r3iUCLmnCgPMXGpIfDm6Ba8KnvJ/yFr53oh/b
CCTd3a+Dju/b/MOx91IwSszeD6QqOSydiiSW9PSkh9cgV8GDDP7fu662mGBRKB2nIFWOjdy5x2pR
BVzxnyoZMk5Q9yUxEIzjemtXEYJqx3QjRNaW9Z4x9qAKPpg2yVI06t7+syqjOp55fnRk4OYGtnGg
RpCLsZr9GSsAfT75TpJPynoVK1o4m+Chp2qgtXMWWCKCbed6YULNb2iG/rPEutBJZKaSZZZdWuoB
rDOnLosnOjC5joiMdKQuywknUfAMZo6Yh3H+RWdLTWGTxJiDsTuJIOs10pK5XpZ9hOY4bWxpo9lx
px3JkKSimReMiVtxV7WhF19OLKlGljT/AHQNrAMuIPkpNFFndFGeqdTB40ERFboI/gfWwaR3cHfo
w0wjNZBhk0TrT2cw48PGtQvib97J/SHYFDBbMPj3RXSHwGRxho5BEZ+NQ+R49Wa3gxrBRzi/fXHR
HqKxepC+EiuqnH5N6F+8z+RC2X7HZtjjKS22kDQwElhw9q0u0feyPFMpnnAIdqbhdCPVJCoRKnCy
21PhP/XlMWRCHbCeYkAZxeARTuC20J0QwaCuj/cVVt71P1qNEf6LQQEBAz74UEL9suiSyNYAg1DN
1b4PkkwlrgziGMy7bZp0yKm7MssYXRid6xf8Upu84DgWvR1K36yfZY/wVfHJKXLh0Y5z5jbuHbBB
IsZjIV1iCJsNNw6/AnHS0mxrMSIBatiVzfbxx3gYemTLGVItCzr5t+3AKOP0gbwsMWqANfnlIpgg
i/X4sBBShEcr3H6dH/j5PRXMCHT0UvkGScbHBgWhW7iHiYpUyItus+4Nr+Q3x8uYyJuyGtveohp6
B6jPg1MfrhXJDgmLIEs8WXzbdcAdjrPoqsJH0Rg7u+6AnZO2cAhYfZmjwitZQ+fBJ3jqCwVNnG9q
qoji7T9tKQdcStzvHFkynQw2sGfl7zlTNo4yfzQbfHXEz0FXYl4EPl+KNMBWtcgd2fcVVzoQI2Uo
xi6nNCttyuabPM0qBtBwi/Bxt64Mo/ObkcaG7GTlaFjTSZCucwdt0TQnr90QuBayRP3BxW1uadIm
ToZ6PxrgGHV5g+TEnqxn/83e4LwpeHtCQM+hg7bCuZHcFRAJfsPExvO0QecNyN34b+GJJh9AKIWR
8cxY9JJWjC7K/n2XL/8PyodUTx+NS32EDughsrawgCSlb8nT1hS4LVex2rYWPoIlicRm86wjfhaM
fc/u3ssDyXvsWg9VkcoimQZ9Lk2Xe6VB9NmsMz//+TQtusc9oKCA/VtqI5ySWUilBqEkCWuxjOtr
iAPPwfhuFY8J4RMPm0nwqDmeN9vcaM5Q97PeqdOXQQXklqPBMzxv4ywVhDBCMuP00GrGOm8IGZaW
d9Ee0EQPOSnSOFCApgGEFrWwLAls8/es7rfFhXvX3CWXrOv8zLl92d0UtKjJ15lhmOnc6IRuKC3q
qEyhaD1S70U4qaS/PH0N8Ek24JOLavJF/aI9efqCBGaU1l8ShyUIp+eQiCKt7HW82ZCmmbJmK28U
nq4Dg6YhcSdag7T3eVOY5cRWg8IHYVVEFaC5gT3dx7AsDeoOFwHvu274gZPo3m5Ljnp8HoCkx/Hg
OhTOG2NqT9YivFpnP6B0JeEyuloOVKHoWybCk9AWfSv05nUtictcELZZglWSRG+bCkm2lSJiZWpU
L2AsoWXnV8+Bx/a94It9NGkzYEFQn6gcTB+3ROZ0HW9Wy+bzj3liDciAPOhPVUdl3pZBFl/N5AXH
BEobNRQLAXPpiPwEMDu21d5LWJgfC8TW3Qlxrkv49fSnlbRmT5rwsGk3rx6ayaHydNbOa5k+hFmO
t4Z3F/QhQaM5FPmOu/+ZmrrDKeH/JiBQuscUR7AEAkBcrKK6+oFJQhhCYRLW64U0y5RKw9naFJNI
83OQn2mO+wke2gvPUKs9Z1m2dz8hPCEToEWZ5bgxooyhIwMoY4gPKrY7/2XUgqV0tgFHh3RPR6O8
aKZeiWUKX/Wuhp8MeJcoEbNLWYPuqAfFOmC1LEujjn9ZpB1XF0mWIeH+z1puo8e6Y9wSA1DOPM57
P4NdN0J7JGgsEexSL08Rr+3Tozb1jmHHmjssG7PjxaUkgh+/FQX2gdPmyylYOuRhLUx6hQKZeAzq
Rs6OF3CisFsZFtE12QtT/ViPhV5rFIxIrK8PmZyNeQzgDt+a6TwpkVuKW0xvoo2FWPTMZHYh3dbq
Scjsdphfv/qPRQkd4aShaU+sE5gv1Oo0OtpcqAbHY6cvaSxz0lCzODa6Q3etyzvBV1KqL1bIyJaz
HW6a0lradl2Gk4XmMB1sjfz/h4n90ahoEGk3VJLRJIl4dcjBIcCiX5S4QbBvIaPoX0FdjCPC8F2f
ocSIORCmuvVF8ap47ubNuR4NbLU5bKMX+70Xoiki9YsjYXHAufTYXg7T0a34xwUJYLaPBjUXm9yR
YwLlRjbdz9pHzsaU4A1on060FmWFhPG5JBIQZ4ab/8QCh4p+/Lhsma0v2YnX8OGHRhd1YzCfKAU9
icpVO8I/IBLMFNEHaafJa9coO9XkUV0U4KHnxvyv88TQLU62ni24FvygRI/zbEuX33BOlwUFDn82
f4AoMI5Q5SoV7g6MYoEZidY1BXMER+bU0pLMkG9fDn9i6cnBT1TpZ2cyYdfKYjmdlFIJeu0FPrYp
F+PK+PCb3nXR0ULE9gjopjMU+sQkOHkIlmkCaK1bM5XGWXu/cfNGzCLfLyL+L0XLCewS5VHAcAMF
LbjBRC5VylAlQXYPvGwMQq9SxvO/EdjglVTOyQXhe+UyxcMpVvmtnZVLvDxdE9sH7EfODM32/h28
0oi2aTTicRiGXxN8mb5uJE3ZFULbTZZ9ytscZs4Ddu+Sh0uL8pEc3Caga3wEM9KOqhtojSVVMRgS
uvJSCUeuBH0exBMl+Fa8K4q6QI3JoJqQSPRG26jfWtHLMI/zk8qXESj84RPhQNqmHOhRrxGGPd+H
8h7pLyA1xm4aAeHKri4LCMkYrfFXGVIj5qs2RuZObex8JJDeNq4N0pP2tpYoO+JpLPfYd6cWbTFL
G9e1xDNONrner2Q6HVxvoq+uGuzW5izphu0EMpXvUywIWwPTtmxbX3kQB35WUjjp0jsvA6j5eVHY
Akr321CcVb4W/Di4WhSElVPFEOFDzG/wu1TQM0whPsT2LEo7ArTWGHscVN30wnus4ooSmvPJzX7R
zmZc0lw4YLrds2ACEkCPNL8m6ejO0BT8eLDpcWT8ehIH8UDfuV3GZ8pcuegN7b8IVsp5Zk4YJWhM
aLGIt3ltH5pWjkCTrusVfjK/NCODBDZ0PbXZhXEbbKvHDjUC2/mV9ug5IGIjEpB6j+ELZ8aw6+qa
TU/kr5GQKN9L0Y3+TY+GFickGpy9kQ5WFYPdeChj9wNm7nt/OZ/zKcwty5G4FN4cJ/hiiwDQiM0A
LE5rOtwBIE3sJGNT0xelPA+Ov4bPU2YFEvhxS08EbZEmrYaJigseSoiPsUfqFFKU8JKyebM4oDqG
uYsgtLmmeJduJwqFzeMqSYyqAnAnJzLh1BXrqek0h1Su15m0/3Gqq4/0FpiynV3T/pNql6mhS33k
FZnSiYvOGk5QNuBzj18d/NTFuKNEALs7kAtE0c3KAjDdCgZQBJPBo+scd0H5/Tf/KYXUtgt3Haea
dzophgAl5MmsU7d++VHcvM172JOQpRQsUod2OFZq6XRHRJD6ymLN1ggJd+9Vw2ZACBHR6pOws5ll
QU4GEDJLGXTeit4L6lnWLggr7BovoEsyRh/R7X6WNoaLxuQoZr+52and6eqH0YtfY3+AJuiLXo/w
SZ5qMhVKV3HH6bjG58HTszTsY3LnYAk/HKuku4y9SWouAT1jp/xP1PUCTeNGOO0TA9GFqIir7MwR
Pv9GKCr6D35hhnN8wv/F2SUmrxi8YuNCBcBMwQBwCF2Z2DX/vaOHP/Ep6Ev2OD8K93ghfjUoKRod
WLlOs33l8R1B1556nzCEL1syVh7c5o1k0GLtu+sq1rJso22xnKqVlcI1U1l9hxujC7MYyOiDlpYm
iyB3v/CiEKHz0fSLGXtyMfTgr0RxIzkO9Wqi8wVlU1f0+nS0lVAgmVM7tDXYw1IgkSC9aWfq695v
CnyzoSSyb4Hnw2IpXYUeIdUCJUiBgj3/iSA5E2ozK/H3fCnoil9Ph9Gxo9JuPmlNNCe48xYmLHx/
mHyYHCGH6g0mbe0ISSt89fK1TKIvgb8Hif41SZRTxZZNhPP0pMfB2SXCU7SthkSz+vYmmKEK9qRP
2iKUrUpaXdx7lsYqsSnPAuIX21ZZpS6Vt4t0uiT9hVoDhJw0nGgd7SAhYsuNf1pGPG44A4YXdQL0
xxMcNL4UE8HoJEROrSyAGgd8rboWTs/2n2YURoWjsbP6grCQZcbFbvEMcNIwSQG0IzTIL+UbbXI2
etO1hlruRL6GWW3+xygcLEBhNfLkUFBHQcEwuNPq97XTxjG5w1Uj1MbT2k75LhQdlEj4UPeNaRoL
xTXRprENVkXrTCE9fkKv4cCMEnz/eTKbuN1HoIAutVctpLcumLOmTyaGA+g79wBU4dvtimogvlne
qze+YSH7nDqfJrZS2AGJ4GQiYNW4UFh+MgYUawlDvTRG98M7MBPm7hI0zJs+6b2h8bMHq9DoYeeV
y4LPgrK76DKdNyBtX4UoaKbBKQMJbFZkYWe2G18ZqZQahHWPjzHvReXfEsDfu8eQZ2Ze0vboKZ+b
vufKIFm3Ig54dHVuUGakjCHHO8R6idXKu33En16CmQa9Q1hqZLvhF0dCe8+0jxSZ8ksRniQqFwNq
3Lr0tlyrXbu3AAKGSYEurmxF7i83JbMWp8OkmNEo+eAM9qU5EErRuOG5N04rNJgpV7NGBz0QTiGw
8YlzSnaqjfo9SlYA+LFipFHcCur+Mj+RfSRUuugTVc8cnCGjoCvSRJ62U9Wd9ZE9sF8tBkN5XCnL
rUy2A6MGdgmJZ54nRh1hw6K4udJWcfarP99UMfUp7U3u1HfzbyUYzEmhYec8Huldfa4mgWNIXKB4
DJol1l31xRUP4TPokcdg75Uy1oOMWRUQ9a5D6XldDPRg1yPglzsH/xDSWTZyVVlqN5IxWa7JkJTl
GRgpZrL93JfgMtqQ+y+6WZ2Sm1fWrgge9Cw5U04RpSGNwcrXYcqyahWFacNS/oLzocH5kznDtASN
aRtAPmfferlQ7lnEVumDQSWcYYSML7KHqF0O+9HN/hXc9+1KYezxXjmkJq6a/UfWYDOV5Gx+0Qlp
wx65AImD/ew/XoqW4SyX0MPkrQlzYfIi92xm1qu2XWhXJkX04FB9jJnfrLyNWH+G4yV48qxwu0vi
dUGllq5xX6S4WVPPCx2Ha/zRZCqZSysuCPlM8+g55EBNBg85CAayKKaCFT6kmNH33CBMbm4tMnjC
VbquYPND5Mx3tb5QJG5mufC1JcnpqR2tuEST+KpYOtASc7Qlo4D6g5fOOhdZaMCbp299bTuV4hsg
sFuVFgG+r9akMBqrWuMeQyeMa9IwKGcxZqYFNymOGD0pYcA1wS+iuUX0b4ZLHtwAFQ+Qkg2vrWnS
J2VfsmEePVaXK275yAyMlglbuxbsPqRBI5HxUkZ4wc4znVvgQCyeqL7vY++Bk30JfHAcKne84jgU
JCYaM49K3vwnuLRE+4AodDQTFwgqeKYe5cJdrS6JnM1jdJ9pZVKuFzPUfb0EJIbGPy9Iu8YImiHe
/OoDQ4DpRtPBg+6eJDKWv2en1G84cC0XbzmPDlNU1vApieNp2BVjRPDfCSmOB4Icw4l2uH+2HGmZ
NwRGTNynxt35QrnNEJYj2jlAIwG06jY6So+E3vPMKoedoftHapZSr01zTtUaqsMTkQPMTX23NITF
a9TfyNvb0Toyp8KB5a+lP1uz4kLr986jU2c3/R/urRIyRwOT77WAzvgCrIxLYOTYj45i02MQ+FkP
YNJPTVDrVl7xpOrHOCVVIrbXpF0dgRO1aDe8QRs+OyffcBsRDFkckvl1bLZaSzfTyN1Xl4ry2b+/
t1DCsDESyVdCllntR/OhhfUEPqguWbifNFxgLeWaaLF+e2mZ/MyTk51WrluLpTE4B1lbe6AunnJr
ndPw3v9OyWmogIQIWfg1nTe3h5dRFnn1Zzo1136SJ9cBOQPRM0FpYjq2qNT6xc2sPn9QjyX7FaEE
u4eLUyYnNBOxNhWihO8Hwr2cvoihfsMWALbHhzeEcZLZ65wg+Sfeo/5DdkER2EyLJ6zt7yq3koH8
m8NZvgLd9nhIisArHZsl2jeoFoks9cAulP924rE/1UJ1UrsmeCa/6Ba5q6mR3lHoBX3oGhAr2bnu
SZwwb94XGUcXLFfDgp4lBkd9JenlVNiTJ3IR4mE6pUSz3dUx8eyrMALDoenC4rghYLMqFhviiSao
MKcba8juqDYgxUGsEZ5RT5DAc4mKDZvMLL/psdUoEVJhzGlX6HnuLL/cv21ZOjdAtv2F8sgRvoTT
yX6X/DdJjEN0J80GrnGtEE9hVeiqQqty4Z7BdT6PFpmPjw5InmG0qhHgOlRQBC06fPAhGOcLG+ld
OO2APgn54ZMx9bD25JpkShu41s3nai1AkP3IYz8hTxjuksm3XtUcCjorjQSx2bYWCK/v/8ggd3SO
P2EzuGRd8859Zu1Cz05GY1W8pPEa81rtwukPZ1IAyi9nNfLues6y+FGjH7Dy8TUukON5k2Q4HIyv
dk+dzw+DYE5T7P0LqcWxjZqy+L2yL3LgqwbIHd/1NUUPCWdPB85b3op/jHI+38++W7HX/WGnRJbe
Hs+tMf9DHMPJBbAs0HHrbG47KLrkRxXF2zX363KRkXxwhkOzBTo13oCPebaOI+2roiwOXb1kHBMj
6cp/GGkwPAgxcvhMWhSOaN/14aBty9zOpIn8t+fYd+vFBi2+kDSqNeFStInbSKWyqEvxbgFm9LnL
a44MYNlHLU79bhY7QHhU/t9yHiDrzD68Bo2tcHsX5aO8cheOQ5wInwsRj3p9VOlcoQSiEan3yCjQ
CBRXojSGpk4yYaAxy/oT09QnptVrUJyhJ0X/4McwDG/wbb+thx8EIscHZkePhT4LhaN+WvV7ncHT
ZfDNjJ4ad5DD6ZWjf5toSs540itEG59impQRxqgJgbS76EqzGNaL1uxi6BRSq3+GQgzwZzEB0ifJ
lLP57Y8HfhJQjjsvBjdQtYOZS1jj1yc2ZcvUevSkpwKLkF2SIrbqsLI3em1SFPQ/QgcDGIYstk1M
I9EmUEzb9FLIjYrjU6XGlakkfh7ELI+aI+ufslQRHG4b1NKHX/ZC9H+KGi20EinZVs6KIZdKv0o5
UceTc14Vi+wuMrESJ7DiijiHWVnzL+EWCgqbF6iDD637jlMDVPa+CqU8rKo9LNB71fR7aKHDDfo/
txabph/Z+EV5uZ5HjsuFdBZ0rCoUnrjscO923xV+2hTnHFy/zaE7tSTVB/TSyi1s0Kq0+R8CR8hP
9mOYlS2kw3uFJS0PC5wFQd3PHE0fSuc4oTNp5e3Qt0bcASnpjrk2ojMgk9aBNbXNIzfzrZk0lItP
aI4PJAefz1oHBJA4xiSA3b+G/cQ543K34RddDYuPMFyCKKid8JJ3fQKfn1o3bGuIndZz8VSAjQJ0
vzf5aIBtErA9z+/Iq+1WP5tzZyGWXEno1otnkFWzCmTbDuu/z+6Ks8uoSkMQziCyZXU3NRq0a5+Q
DifQ2l2Wa5TUhvcqTYlu6sBExTYg4fBGscdwBbuECGe4yzsrEwd+dzaifvJXwvk76HACUydMH8Ez
N1SBx9pjw036O/+1fnamJgR8AuuVCiN++OLmep4Z1s4OSb5PG/Zt/IYybSjKTAvC1fxM1wmshbgj
b/PGMqX6T15u94RGGtFFYm+O+ymEQg2tStHnjykUITY/ZB6OFon6tz89+CDJw4+1A6hz8sh4G7E6
ABrfXGF1BcJvjfg7cV3zHWY2t79Qcf21ER8ibl+rf3S3Gbr9outVgJSS7C4L9iBTDmRo5zM44+0F
Req2qa4qZYBSowISsiHs3NP9xyBxRLkGVoRXafOWbj5MWYCYOm+ZI8vJMmSg0GRNEQwvX5xwbFRx
/uFdhjDEorXHycXyaiFBRsGs/+xMmDS5VtM95jHnqTRYYVqoHhDykwNsdt5Xa/xPxm5yPJkb9Q7k
C7Cmm3nna0+yss7Pq3axuFur+1NQesni/7vanuoo6AtKZVbBHfEZkJb721+Jtp0ek7vpfG/I7/Ie
tleH3QAJGk14lbSDM7kbSWOemmk4zmtPBR41nlVEg5PbC1ssijghnoDGhF2co6OfBGehjKA7nksB
3p+VSWZBkJd1pRs/Z38ooueK3zjtFdg0kERn6hulPMuObgvCMxgfuMyk4ZZn9kqavCV9vx5fdvrU
03SroBtnUKn09aFJ8W8te8RXgVqq2cmae+7KPO8I5tNAj3qj2xiNSoSyLioi/iXK/p4hldS4DGN2
A7/Fdt/IEsXU2h1FJFHOjV2ErdzE9cczfAsu2pJ2PXnP1MT5XIFHeA2PJbjW19ECS9S63uWpohlu
GvcJhuyizZzXWgDwZhUH5HcsmOqw9xFdK4vvMIXrux0o2K0pmk3ZnzCIajUFVcL/JxS3QeyHFdHz
tuvF1otmfcB0092j6laJcDGhbLNU1X5moCgIyrWJ+F2vc60nB1yzndpbFn7hA3quUQxGLUJlI3EY
3volhjXHu77zMb+l3m8F0JdO7+ShgJFJ+L2g0vvCHtamf/0hao83+taHlz0Q7386404gM/DD75ep
V2oJIxr60c2l22NsTMlkgnD6d45PK36Uw4Vp0oskePrRjdwtOFjNCrqgtYTsNsehPnQOS5nOZZ5+
05vdojf77jOLIKhOh2MJzcXIStTBAysr6+voPqnHgcuWEWvOsQIAoCcdcz+nn3dre0Poimme6DeB
215iQJXOSg7sbT0yeDR86amhjViL4o8chxGDmdQYPjza0mY5W0S7SbdXczBa9JhV/yaLFvx0hZ5g
Xkpz0S9rO8t3Bm8Ok7v8O9JeVwKqNRyuk1PaeM00ACIucYQbbb+DvHM5q0LSzfQU+EiNfI0wnLEA
5RXsDBD5IRjRKwaY3aU7nlQS6MnKroGt9IvErchlY4OiL4vqYN2WgeiMU3YTDfR6pY2D59LdfTm8
W23XJU/j7aS9gnxXyqAsskoPZUqyapjB2vlHhJOEzHPeBE5tGHhBzoxXHV/Nenem7lNUsPbCDnX6
CjN0OCTXWEoqU/VXIvrechO6VtSYClCV5QAjpT8AJSqai1JiWi0wiaM4/RlI5dxUK5fA1Kmhce1+
d/4kgpOCcJj+zYj6Fw+34o4wf6CKaL++nesO2YFWnzjpuLG/ey6UEea37GR07JkLa6nmOMrz8x+T
mXDby/8O/ldRq4oBejO8XHwJwyRw3896eXsm5C3I+fy5kadZyTBFi02Kwp+6kt/60VgsfGHPSpF4
ZuT3/GwT+U1qAUH81jCVGsoJwKeMegSIOY3FHe6FNUs3ghgyndzKiibGjJpfl5uGeOlWE/caPd0O
58tZUbTzaCeiBnXh18mMsU7HO1YeQXBpb7hIQSWhcb+t9y3CGIVhFINGRbCZjvoPhwx8LaWPdvwM
7CBdsYDPiJqyXSZftam3D0PJ3Pc4XzVQzPf0jZ4C1ndqDZHBw6r1l0FtZLzs1sS6SbDC9rjUPNtG
LCQpQMBrFRAqz0rIRAYyBvkryqWIorrAUTG4PrtbI2CwvzgvrNpRBKNTK07SM8iGk8AJB59SnEm5
mFHo0toDfuhRamFagUsmW1o/+V+C2/uIgLi3xKMSptgJ/9K1SJyDcVo4OMupgTVpl86B0kfSsTLc
0vz2vj1LDuiXU2m8RCgBZkROVm+FEWWgpIYjNsuk0MmWJRSTDJMzYhCAWYUR77jY52A/iNqIPFd4
cvO7UkjZNTsS8a9f2pxt+/cUSfJbmukquc/Ivb9akiF0arNc91HguloZWElbOkZTlTOLUClG+k/C
nxMbzJxpqfWCopSIfa8GD2U/Jh2BYZJI1jH1JPc+ky2dSm2FVSB3BZTAKMv8g0ULOFwNjdvLgIC1
6CEh5qatTQeM++WFMFRlR+OAA/+JqNS/wKjTVsBnRimRQVSHz34bMNzrrYje2JVYqihTEzmmekVo
0PzpNFug9VcwBRMZ0DB3Ui+JqEGrVm4LsQshgCBgMqy2uP6VpbnUIZ1pI5pHs+Pxw1ZWetY/C1kq
S+1k5+5FTgLxYIJp/7sOoYUXcX/IKsMWLm/9JivFE1CUXLSFYihVtU0bQFuGR/FBdaEHC29eE+aO
oUxc/CaaT8zZw1TL1sxwkfBHmn54VSswGFAvTWAuqrUzjHgURXlZx4uZkLTnSQWzNlpJmhrT4Z2U
YbyZsLI2lWOghkzQVqAvSDqHg289LxIZ1GlWyQUxJ94hth1oWdob/jSH/MFNDJ709MsKaTebFw9n
ZQwRs6EV76OE437ritmbFgCPts+uIWknDeWjjcQkbsBAcsa3HrDeDeNzmutju8Gy6Fm/AJT4Qs2i
x36dJqB95T4PneCG31KEbd2EbvrfF79EWWlu9h7qGTL1A0LCvF0rGMriMSBDbpjESq/qUJGXBQoY
uo5BEb4xBz2IpGNBmcQp2gshXvkPaNdrbVcPkiGvcadPHDaS2l0KMgUh9dfhHLutABWdVigho7Ti
PEm0p6kvGrdlLopm269Xp78M/FyE8vNUSo2a7aPFGCUEL+uRT0iSH+HSdH0c7BQeIrwXjda/+0j/
KBeINP5azU5pRI2nDDvYvOZHKhqs911/Oi+mjziy+InVaSCaNPLz8hfJ4Hy7nLpKiiuEURjdjrpD
LmkwbpzIKD0vU7bP/PNaVapNxKSOIbtZndRw1SMNXW7fpmJU/ArI0zF9+Nmlt5ovf0b5ELPYjL0q
d5XLHt8PudX1Q++mYyLJt1kVd35OmhbZ+PZbNbtNAPp6L8yFJUjvfjV7iXmEek8sGrsCRINZKi5L
X08C2pUTZ9M/km1z9mqhm4TZe2Qh51Hm3VBHbL1fNLp/y1FRpBv1HljgYHgBqlxLxaQ0sOE2qNCj
6ZT0RgXPU4FliRjPiVENN6z3WSiOU7DqTIvOi17LUvY2tH9dl5HaEIJRyILkj40t+83eVWIwBrS3
yEuWEEH1TFX5XurQ5U/6yabd1rNVRX6cyR8ftKYZz8U7UTwnDTWDpEt8ZTxXBvVQbCRlVYrMA20p
9TEpWM6ph0umJ1fvqFeIJUHaD0HZyq8evNvqLELnD0D8TfphO8xAKkvU7gKr+r9ooQGXBMU2pvwc
Nfn+TqFNBCsJcNawCJHnCFTmNs950gnMI5g/Dom4Ac50smyfMgtLMO0nBPoAA2DOFcrjWUihRmfA
8YVoFPGbe/4LNm1GsV7JCBtQ2UEjvObvUcGkJvZAsmfvHIcmlyy5K3af8tf4Tf5eqpZlM3N0YBc5
be/s2Z/dR/w3kwFa9db+eLHEcmNznjWoHWmwwwfGKST8xhiDQ5+GoztH0Hja+1fDaI+h94FK+olx
j0UPDs7rbPzq699CT+o0DT1aAe+4ZpkASja7fb8xCYlj2VZUJEM+RrEvvRVF4QcWYzlcTXuhGZFt
X/mBF8Zx9BBeLc4LewVs/P7owsrCXlHirPQtVd8dNRJWLoKkZou0aHmchwgNKQ2+CrXYqWP2F0P5
i+l7xTBtjtxJc0dD0LfrX3UblGVq+E/BuAIWdKADSMWnMXDtH6Kqmhz6idDd4uQqpYwZBDVPqbYH
zB8gkHCwk3EPSuv6Pc2TBDtD6YqE4MyhFUFn8SQMGpjCtDp7+PYb7BLoWs0o/pHBAnxI1J45XZrt
iJJ4Qt9qTjM/ggx0l6PdwywXpboLmtf9GsAHnucfVHSV9kmur3zdKmmwWpZ/j1BVew6zIpXXVRZG
FvZxzIdfIP8NVkfNUuExPz6t202L5sUv8laHbfqCDhrhhwAtkRKp4fI2IyPHExGYRl1rnJk7dwe1
juJL2TwFFjEl4kXvmoc66c9SszKwCouHSkCjrPf2xYThNAEZxxtwBExNY+UpWxaDuzvFJsc+gYHq
36bq5/E9gDaVAKkYPwj+TMloDDuELJhPGJL1w0Cofcdeym8I+kJxGOgdcAD/rxOf+em0PeyYCzWq
rZbXdby3/uGEK7PCp3yRJh44wkxY46u7TAzJkGKZhkWEUimaFtirolYhZ4RH7/9sw3WFT5PPWktF
1FOxz7+GJxK2ZBq1MkSG/DGGr68sa247f8qk4PH8PToHqp93LrrjYXudTFIDDb0aFi9MA9kAQVjk
ehtM2iH2yq4iUmmMxsMFadEpKDhVrlkARSc33mb+NfRqNbpCDYEEhE4mz08X3A1JnbOR+lVF3oPx
tcOq3z9xuvDZ8bbljW2AAcoIH20dTxU/md32bDXKBVvwSAXkf4u9foNCWRDgILCPuHoQc4tct3GP
itTjz9JM1hjfx01Mca3AOUHwXMjLTDgOlaiAqWXzFSXHdDhRC8npT5vpRg9KL64LU511SD8T8Pws
AFQOYgpYcFPgnPEaX9Q+oLhYWEf3ZmtYJQu1v0jzzh4lDr6c5HGe6PII/TrzLhIcJgPCGXEkQJQr
bPYP89BGX1upS/lmCPyTdimP/qqXX/omfnYjm7qE0e03QnuXBEN7GF5HMXmbyR0+8qfprGHmIsFr
rCfR/zeNLS4GzXnDOxaF50BN8Xoml3Veu1mnoyy0N4MuXR4wXRymIZ3hRSjph3VNgsU2HtMPx2oT
nHZxjdvNLQlEAifcdVRgKM8kWyJlHspld+8Rx3GCzogaGXm8kjby+fv4XIn1BAInj6rRVEfkKf3m
RJYqY6wWDwMM7h1fdUnLhGvNrUWZxSVpxn+qO5czr8Fs1zPVUW451jAttChbC/e320BJA+/WstaO
51xJrZL5+PrHlNKUE4/YtG/1fwNlYrk1urUewBP+tPbxqipjhxL46ARZWfHLbZi9hjz4wVy1dDjS
mRS2OjTum6oqhJnPDwioTN2aJBOwj5jK87gDGiNIo+Gq4vPKczPE/Gwg7uqgNFDtiLWZZoIjp+ui
ze5tI4OkXbQbJTBZPAyVd4+rql3wOZYhHycoMu0AsgTiFrYF3Alt20NHMCAMdhJVaaGCPJ0H6HVj
QUaSn4ka7gyZAzAF5haU6C3EOrYXBOH6IDaKDQQUAWJbMnUkQFIBs1xjXuqe5qv75InVlSY/j2DL
VibLRMbzlA8mhAnPP8fYykThhwEgu0jATaO6isGLb4zRI/LN7PROwS6O/v1Cgc0GI9PNdPYkx78k
9OPdS4qo8X0WG7V2rDbAKbXbZHZqQu1pagb900TZZOMAXBko6koKqAOBqCO5+Bid2Z3ZJV2fGNFh
D2XsyqufKZrw23y6GL3L0usQJAC8+w+ilRtMKxN6RKpO18QDticaa3q4cWC5+UloJXJIk18IyXhH
Evt8MtLMf3P+CeS0INpj9BKpRrLnssMFlr8V0FSjOWWdOWyUiyAM07b3BM7T6HtrDTJo1TB44YLh
NaUgm89ClbYvdEmaGK3/XFMZjQPRkkcPTdd6ERcCLpaZYK7pn0+VcXKXbVik4g2roWUTrWWqiumO
YpqrwU087Lz69vP/4v/3CdQRDpOxPSx8NDUG7icpwpk0t0Dwg03l8fnoMSDTWas40RSCQVm5UyWm
M6zN1pd4IEylOp8nhmvrMRk2ieGJLHHjp92mtKBm9cRVXxSr8FFIz77TKOTDW5xGJyc1+Km6SZR3
j6inWi7dIHVhga7VtGLsakIa2qg2iTm5VKFI1aXByX+GcFCm006QVRNB+1/Oh1VKbxrXP0wdN5Kc
FiuVGnNjXwu/2Oaqt1G9QuVw8o5g4PIYI32g5cjiLncZ5/BVwNXhquoW5cFK8nkQsFWIjW1OqZjX
8Kb7TBHmDkKlGVE8joUBssdfO9lfEfEA/jYRng1OJ8TLMtrkj+RkO/GT/W9FCsafk9hb9iJdVvGg
SH2FuGbCjFISYSbb5kG0TSJHVlhqhpptiaREep/6DAvX2FAba4h1OmmuWIE9Vdiqvni0twIgcLAZ
R6AhOZB/+Jj9s5Bw2+aDSwILELUHQ86izI/WQzqIOA3i5mvvkpjxvvL1bgJcSz9A1mumnnsXD0Q0
STjrNj3sflLROSk4qoPr0HoGW+49XShbzbif2yd5E+1cGqwNS7PeduaG7iv170ILK0sTyct5ojf2
RrYUF7ed69Y7+YX544LQlqUl/uZLtykHva06YvPXXOQlNorAzscBgkFV6+3R4b9hIzzucZgO9xsE
ySeCwko7+VOFDYg0xK8td/ta3J+u/e41nEmIu2qoc2pmP0v35MKtt5U40gBV7RTd3LtJGIPgKrzP
QXTuECyi435T3Qm8hwW0y67WXTYjSoyPbqhppRwPjQDnkf9VAyuBDKmbhObXMl7jkYy/wO6BY03N
gNIj1+dHPm1dv/TwwX3UomzXZHEYVSgG05pv4RkOQpaOdKZRe4UyfIZzBWjignxCIr/QugQhfPEv
YlM/PzAg/7Pa+bNq69xcfUDaezeH5efR2lEQKjnc2JPaJ9lxO1Y8OLqMchUlUkn8/jgSVFq/fEqj
o38qHISV2peXtp/j8O6XbArb/K8r+BJbwEHE4on7YLxdXD4z9E1/7yImWn8by+YJsByLnA+eXVz+
kMR0eXxUvhG9cOxJmNnybDRJrbyzcF/3FZEdloNYwbT0j76+rNF5FgvxC6FIa9i+CaS5wZbMVuRH
X/fXl8oIDVN8FUzMaBYBzSHTLIW8emt2vKTwECsfLlsTBa5DKaQJdPJT11vXV07skUZ8txzRPH3o
4FqCCL1g+eIy5fA44NXCASadtCF2oleHtoPyJD6wzW/GOonPBDUHfgxlo6TJKHXJ4aL6wO7q01oT
JNDkDkdgxUvDsZFGvoCzQV+0uZ1naZP2OjrkcHkT7meB5cpfGrCVcmLHRKGpfNx9CFlYXoTZ5LtW
Yjgn/yiHiWWxtxlx8cqScIxBCbfqP7kffrJqGg9eEgQZfvgY1dyfLdblEsrrjcUx4yTeltQbCb9z
TXR4oYqaYB5JeVlNZqGkHbqdfe7IyIdylHmbm0Fx7u6sTpb0flD0aaUvz09s1aQNlsFlIw2KZvKZ
3YE7cfz+WwfSipES97+jZWRCVAhe8q3TFLv9PV+uTiqvg1z+e3I8CaK7l2Ix43tmuBeVsB3uP3ue
8ocjYFPy1AUM09y8ahIfIWdtYsKji9rhHAGp1CarLQRpcuHsfSLrLecYLEnEFGDMvLbaPpzQ3ktm
Rlufbe+WaZt1LiCSKjHmzMdlRaqhGiNAfkOCN1yElVnZcAtTmkvgMoam3N8L1jsrtq+kU4ZoyYkw
3eH39ikgViEIWkgvjDyba2xYm45eYxbLNgFUa1PY1PfqeEFOI4QxlpsJ5WspUpWfZVyFdzzUSMf4
A7GBnkIQHTV7TCMArOfUEI7UfkgOc689PGk910ujZs39HC/+2C65V9yUxnr47u++c6g7JDuK7/cO
F/BCaBThIUsI+OVKkQUEH7LCfrvk/oC3c4A02xULM/bxOkDapmsCILd2KS8lyd6zCK/wgHj5z8rf
vy2QhNGnC0M7Dzxc+Yd+m/7StGA75EmF7LepC9EDRE06hZnr8ww1BIgyAL1mi/ZFy9IrQ+rJZv4Q
oXmKuGL6Da5D04kJEsVykLole+M8kEIhOf4IB/g39iH994hrJqQ6hrSzxxOfG2PiBzlLIHnTWebJ
d+Ji1zdnP2xfyytXFqhjs4RmygC7+zexgU3mnyl+AOOKECiOdWtxhgrPgz6+d2p604jBayqyrPqD
WxAY5Efc5MLliFny2YvjcTzDdskgOl6ypEI+h7sEi5nSToO7p4iEbHW9mmHTp2rH677KXrUCQDyo
4hKj4KNHN2yx4lURybTwJL2oF5hA6/2fvRYP+req1z4ci64qLUYDm2JxP39dh55zqBrswO9VMu9O
vW9Wy8anhBstyc0r5/lQ1JbrGa4lcOFmzF3Sg16Z0/czzX4FYXJEAhtEog39ue2VLHgDaubpjhTM
55MbCvHJmTSymo+DbYswUj7pVnWPdJxL25tVvyoNU3D5hFn2nsGvDzxWa1WuR7/49+S9S4xp7NLI
I0ZvZF75TZVx9CshrQ4fmqmfCtOW9o1t86dx96QF9BR906LecB0rqXve/TIcf+jMSzV7YL7YnNtN
8WZgNCAPXY9X0nc1TSvFo21YDKLiErkpKwPZYa9/rQgKqJyQGEDAdFOWra3cUDZBARqUZqRhfciv
BBohNNR0BbEEqkXxvJWbmFf9UwH7696RVR8ByP48WiBMC08rwnXchmGLEzpbsBvnzc6pXwT9Etwk
6n/3r8cn5Kfo/WlqKqm5wKwge/ww3flY8bgC6Vr7L9lMvIjKQwi7AvY1U+5eFWhJ42ZmHetEtNrY
58FCVKgNnQyDl895CPhpnTkSVAszvGpI5Cb2UsuJOfF9giwVDj0DytpTXYB5HpB+GDjMNkfGHEUV
yc1JotlUdgv+LrZ55XSStI9n7OpS7EKeB/flYoQYpV3AFKYNxWr7ZtLONq5DHvGAgDyPLb2HkF9K
6uNtWSHoi3Mk++xO3NI9PWV/eIj7bdgrinkFLUuOttUtOKFx+HbMv3X1ow0M/RxtXCQxFngJor17
nmUnYv7Lm2GEy4cu+8Toi6vZDQXLQbFZv/qXks28sxUMTJcspwR3ctIH2TNXrJL1jAzlsIRHUkqv
xfxGSc5FDvakgUKEPlZG8sfJbvB528G88sWZgQ4+oG+Wrr43ZaHVeyQYKlaJoJs/5Jfs6SFz/wS0
RdRDVdmW+MpgUlZ//tX8rISJy+lZ/XW2bah7FkS2gHysRa3DtWqfS7LW3/fcvaPN6TXz72Tz/e8H
QDV+sMdhligoSopFg0Zn7NeVkTwEe93nq36MpqT5FjeZ11AbqIq+yQOdDnynQe7N9P0e1m9WUAsS
wANrZFmWWPh1UUH2WP3fF/srizS+P60HjyH27QDOgRizxN+9QXKOU3JYVS3jZoRacAXcYB/Wkqhe
Ki20ycyyvChZr90CazKuPuvKXKTt2RUXXXy5myVzYn4bgEdsdrWZfB5iE7tDS1qlBg+OHigawBRO
ZRVFsXHwSQQBP64qqqDRFn43AW1VCKUH709tC8gR/ZGFfy82Fhkywt1YkRB/ZA3S4EPh4xWMXoHq
Vfxl7ll3AKVo/Y/pzDNR1fpmK/2bGjVD6GKAxQ40jQxavK8lQHZbYIywFLqDJiF4Hls2A1FNjTLj
fxA0UEZotY7WwhKdYvhyJJr9JcluxGO+O0NrXKGudBc0Y3lW3tu0FpyDw7djMrN8y3yT7MZJMwkr
kIZjHTgCVlvst3yv/bASr+etYE/dFxeMwPXtQ1VaX97r47dZ78kONBCm6338w6sbgyHfzsOQGoCN
S4E2VHFhzSKX9qFkMSXA/WFQ7o053iUqhQlKJen4Ll+XFi40c/q/efU0ZBUQdefpWbVrTXNJmk7V
76Wt41NocD3QMF+0zPGBYZ/PufrYZyaAb0t1/OVSWoFzVdiiG7Q7h3nbOUgQOOWwou4h3mgnDTzJ
bQOmDT1VLWvwHTwcKxii3LtaPjpi6R3kwrvcXu5ARXvkHwpo2nb2aemXxjQ+04NPMJkpU2p37nzt
0yBdn147Jooigp28B6iF78XnerxMpaWDulT4e+6NO99smad+rKglcQH65u2OwxfpqMB+lT6EQokV
kxPVqUSuXaTQ77Nzl2TUGCBTAuY0pgyJZQ/HEDQM57rMIgbfS31HcqeJP3uE7gxFHE4/pRplulOc
XZVQt1n+REDyc+zOESSh3wNJvgla+NiyIxXBAPzOhiuj7tb0ZRIgPsrDok8s3ePh370hA2OBG7a4
XdTbrl3luOrbk6a6SfwLtE1KvS6nEvTrZKLkPO1v6AYuDqfAYZ8lNmf2FEC1wmolbLkQxJ0VnKN2
MaC70+BZUcu22OB9z8+ulj0bPWOYbQ0pAqOqc7YmhreQSmumGzJhUtG9Y6BvpU2W/CvuoIDJT1+z
6zcE0UjZ9od56k8IWJIPogKLJNCT1PgHDvBPQJ8skRVKRAY8yRBTl4xmupBLIwc/h1HigRxUcKWj
HN2ssxOvhy52suGEFr24CCHcBZ4l7lLognNJu1h0QAJNUirtK+2Th+Y43wNwJguK0AS7yJ9gH3Hs
B5Txbo2mkZDiUjD0bRzplxgyD6SiTg/80xLByTRnRpsVYxGIlDL0/s6xdSd1eLR7boxNvJnnjKPs
3/rwLZ+/f1JjgI0J0w48bDoA1hAaZPP+PUbkCmL9WHs5hFoJtykldM+MR1gC7K3npBIm4E6pH/81
AuBj3bIR0Tnwy0aViZ74a8tjIXo4bwd+Sm50mrZg7JsHkcaR170Lx1f3X8l81CXxTxpFT/K0RvGZ
nliVgPr5whd1xxgPuJHoe7dwbqmYYCvnCRVUr/nvYeEcS0aY2a2bvw2CbT5HNzK7IEvTtTxR+vRN
GRLSkdzKbHE5PC5bQs0/wM1o3HaPw+ifpG5k1bGkREwqMVZppNdKXbiqI0QqouvCW3oOHC+JK6gG
Fb2fJv4GUjr62wb5jmxoCGcXXDoPAhHX8AwOJr9RUr0yRfzCfWcfibNBTrspmKdGJogXIiiOf4j/
NIt08vi1Irvh/WctFePDWxqOa3i3Gcr+7jLBbXjPe+wnUKWhdGUlRhJqmfJ71I7o7ABZmtCDW6hE
6x1RXSDubd/s4nx3stp1zhUf9XpxhwPtauCXnC8KlFxV17jZt1VzkPdwHlroI1mc3DXZNy1QKFSA
9kgjywB5hxcd5nfNV1vv0O5S9Z7pixhyGcDvfKACtytK4+at0+++15jll+WJb10P0xiZajUAWaPV
eaU2zntNdCDONbq7sX7FvOvubb+JSzu8gGX0AvdBiR6R6fg3yNKxlgDdgZMaQPpNQhMmfs6WSYzV
udQRm7zQvOXvLcclpp0xzCWQ5XXtHNtkCgUkk72Qxh5N2g7vhcdy15HilXqTjvMciMfQg7gVF5bn
IK/TpSuJU/llp1rzm6gFUIPN9KVGsTDaQqlnpeTnhdLJc5PxHUIL0UyrAr893kz0FDjFz19kHvI0
b9vgFIG6qMSma3rToeYk/YV3mk26WYc+Tdr1WMDTvfJqOOcfg8wOAwyZQtU6rw4uHXTvk3JLjWjh
VIb1sanWqcHlrHRHBbgv4FFQQAocnvNzmJkWtLf7pZXjkdO9Jo0Trir21m6bejqvIifEoXRFycJW
xLyybFF7xv6g6XQeQgBU0cUBP1+eyWtLba0LNBnfkYzS/QRzFmFfcUHGIt/0uokBTJc+AvlI6jj0
jbxzd7bNBqXpFfjjovcagjOLMIQadUO4ZSxCWWV5WuoAL5skVt28D09f77tfYe+qNR7bF+b1VEEp
9H8jvzQ9ol3EEqACYPmxq8ZUGn4kvAgOeXSCKTWwc8gsCST49Vwg6MsIa9dy7VooxW07ZjfsjqD7
QZvFKJ55VX4027At4M/6z+BtxdM0RxlBwj874jtru6fvQyYScjPIVzume0Bnb8nVkTN/Z/srPXYG
3KkTY9bph3VEFFkYGFssaeDWpZ0i6t1GSrGdHpMQ4fuXckIA/BUiEK6bZ6DhooPTGhwoLjFTCUhL
MHChsdQSopLI0SJn/EbOcsbUOd6t241P10/4MUr8tIdJkt8mBQ4LeuWkKi8qp0wgyqSjZ9PO1Mhh
3NJRJxoXvIuNsOti8G/QqkOEPo04vEpBkYKTSkHo8uz1zbkiqWn//U+CA2sUumpUJtgRFVdH4dBd
LCx0hyWlLu0fB8XyQTyR6Cwt+mDRN/1REt3lrXIiveFxZRDlzze1HrgEJEH1yf9WQKCpTytTYWqH
7iEVS6oqqayyq5qzCqO8scSHeCmprsR0Lke3oD3F5VjzeGVMcEgk5XIcQGl2VnR/Za/5ijLW391i
PVhpI5BMKwnKVlSUkFvvlHl9aHEUvemw5Om4rgK32O0/ACnv+zWR8tVSJPX2KeL0cvdSQASqKoYs
ZB1gxiFZy3dfqBFjeKFBgvcceNgE3eidVQ+DyPFQYv4wEuYzMUHVSmsKdLFzNYLcuQpBK7xHRqVl
uk/5mJfgksIocpq+PAjdY2cZoxl7FPrtRO4/ZsacSvAA3/UMUr7uV5PURIurnFJLKSjqXQLI7nA+
WcnWV4gfD2n3qaB0SXOzwjQkBWuCIRKE+kf7tAzjdY0VBdixl9UPMM++g5pFwiyZdXhhdcgcUZwc
sFy7mY+XdkBRZcPRoPxa8b4ko/MdSdHOJ6Cs0dAvO2lCjeC8o2F9GxDHSWKWlZdBXr6dF74ANxIh
fOUHK9slxPDj61FodZWJdHv0kMPYPKTsRUx3Xq7LHDazetqJVwt3jINLKmx9HK/UCRDZva2rOCbs
eIr9stmmYjGVcies+IzgLaqq88I+TxvWTKkaVfSPwAeGOxbbTlWcs7/ATfWQe0xkffIUF3BFeYVc
8bts8aWfB7g1wIvDSWlIZyJlpyf2gpwF5V2PMP/R16BfQcAEuoDRuN1e7mf/VmPL7Tx5mQ6fNKdd
/055yCdYzPanfZA2DiHIA+luMcgETa3YEsh5qz4lwTXQDsvSx2UE2RUOH0ajvKWU4LLuI8et6NX6
w/7drzdGdKItRcxQcJx2m2yFUd8m0O+L1vcgs8PVORcrlw8/tXyK+Cj+mQ/bEpb9kIsuoxSOkS9p
YyvjxP30DT2aJKfKkgWttexY7L4Aguaj9nh0fLUXFOW0lbfKg3abmtWG+rvQzFIiSHYwYvsXiBky
WJmqBs/0NkxauweoLYEAkK+FqT4eV46QwCPfrVspdoP0KaDVa89XYrTt5oTZF5ddnrtbCDvdyp3r
mFQbmFLhF0gJVCopnBn/P8pXmVHMCCWoqgDMfFxOgkk428xc9MjdWfrrCZ+hcXDAPP8bTWQs9hVT
/xZ5FJv8USUSexB34yx89k7txkBuT1iH1P2xYZ916AikQCvC3yIj4IOK4ZT9H7k48WeKH6avbXG8
7LC8be30tgIiZ9c5Epm16Oqj8nB2rDHMZ01ndu7Lh2QuAhPTq0LFaOaq7gioaFv70OcLWWdY1yvP
V0ojc8LkCgg7n37JUR4Gz8IVs2Bhh2lUMjRLIaHJuKOTu5VRn5qeT+mMttoEsXpV65Nf40S9miJc
npbEUEgwlPFulidsxFdqgYkhpDEwNgylPuXSLxaTl4EdHE+Fb8zR77wgXB5YImGXPxHofiXy+kRJ
Q2ohQz2PeSi92dfD/rcvpdUIL37Zc9IhXBKpvo3pmg+GsjBT368MyNFT8R4fBvSb9VaJZDwQSEzJ
TSsynlWPxl2fDylbpxBOcqKYmMZOHkVwvDi+HUyGCSvNRfkg/P+7UOlr7/tRv64ZW0PnJaX8221w
T9TbBIP39O2z4fnj6QsSVd/k8pGYcquBHouckGxnRelFX1l/Ho7sMhhI421KFuroTYJ7M5lbJ+3Y
+VtrOdAwQoTS22L5cTNp53aR4VpHG7unll9I662IRBg53pHc87G4eBs7/476UAc0TQpK/DUlcx87
2J38S/Y5cHfY0l69npJ4Zu7XTyFzo8EvSo23s4wVJtQ9EgxC+SV9P2t6wVwBde0Tk4TANwXCftzd
WWoYmW95oh+hqkABWnH1poEyH1WNmaEcgDAfFdFziqXIvc7Sum3SP+o7YGm5LCoP4a+OypF0feBf
Z00hIW9a1qEaXIiQ+2etkugH+6PinNol2H1ToCwfqz7ECR09eLQ0aANVH4cirV7ufupjNpSdvOoe
BmbylZbNCLeEir6WfmVox66HLk8blA0r6Q2rB3gWXKfe/6asn6WKND5wMe0RpO04bdtmIUF7f2Hz
5FhR3adrwZ8sdzxUrO/DDjcm9vrv6ob3uYykjpH7qAAo/992/tddE4LaHEau6kxT9O+LJ4DX75x1
Vzngi5Mh9dg53F1o6lkOlnzLbwVSXvvrj1rGatDjU0cYpYlCGYbLLTksuHbruOdNiD2ldZGvdOxq
E4g3VNewqKwbwXBCB03MRHdUnEN+10ktPb2wtgpxPD00Jb6hIvpeQPoLpLJq6o+9xgz/HH21hcBB
rxHbfE69Pt1CxLY5/yDXMwGiKxkHXZIj4rjwGIQ6wjxC70QHOt65oPWlC5v22724MfFxCh0M+tc4
Eq//alSqCF3YZm1d9/TMpXxKFW73Atk49viZ4Jj9kV+gakXbjLtRxpWOHXFf4a2S4d6nTqBgkgRK
8BSoNCdwlZhQNwAaSLkLNCGv8MYGnVXVLjD8caFI1NZM1N3/Wh08tQg5wN6l2/daiLO3BuKct0Xe
mg2F8z/e5wZBUFi1C8/AO5NSqXZyWxVlFkO/fuT/aAiykvfQYQ3fhGGZVYePi1st9vfwCt8y+qXQ
NYZ8ZhJcXNqqpPvDDfF8utoMVpbLoUmnuQbShv6shAJKtoysNZyJba2Yi1Q1RJIpfDo0xKHLa2nA
3PmD7RYq9V33PBzVRAQ0dmzUnudq85m+bFwzVFdogErvWDEPTh7OFlQYNujUf8/XrnYVRAW8MRkQ
MZNO2WYjgLwJESJtoWJe4rFsF8L6i0rxsPGUDSaiQOaMtEf3wFY5QSl0dQBNvecxxnm1LSWRYgFx
ECs4mLdUfbrLEG0V9io/aFd9GWepf7x0ddkUkev9134wD+mC7W+Vukru029jQI1jnM9FVr4lK7iF
7xOrzPpyZCR41LHAnswOYOnwwghuyPE/XN44kFy8W/xVglfulxzVPdVEbPeqVvTF0m3rB2Opzwx8
vg8YnCzDJq2S9ZRDNb3RRQBqfHlEpjFa4ia6BtFR12PcbcklbHd+WK1sv8eRBNVwRDc5rI7PeWBy
hRt/XSPNT2t2/Fv14ViT4aOKWOCujGhx22rDktQAs8d36KbN81RYs9dZHQs8Te/0w8WCDSoBctZ0
1D5DWU2KhWCmKr+smfAtQGoOrXixO5hMlruUzcQFl71iraEAGRvZenVWj7UMq8/X+V6u+dOnrVJf
oTSpVfAoX5iCatRYAxXuA6o4vxnCJp0ha8ebkhk7PqQIlB/f4AJscGPYSc2pYpw9dz/wKQ0si6Sk
V5m7xOwB9ASuMQW8NH2g1EbmDVQYQpAFGywBFaeF/2kAqhbb4t+gH0TVL2hjGNwh3wWMrU3+yaG0
7CJg/dtFbtFHSMs5YKSfIMp5zjl8pmr4WBl2I8UKACTT0ieAhPaFLy6BNecLMFUiH7q/tdFynOiB
C7HcxzXk6Gxqw7/qTGoQiWvfylTblTxdpJtKUMNEKo5Z7DBz7QTY1Oc9P4KNN/MH/wJigxCd1udg
TdI14fgVQ+U2f1d3WrlEnuzDP5czzYsN2MkcRMiFJVEf4abFlI1xfQrJbp6XNCaAOwKy+H2z3Zd9
hpMdTvHbW6c3CHoDk2OUsgiaOJndwNPBiGhetkSxPnh/SPpDZB92woQ6l1/W00sR+dadbBZMjm2J
LzenG7A54p84n6cwcPl+0/aaAmCKC/X5EC6K01rZeLn7t6D1LAzyymvBLqKsw03TlhUGxio+vOwE
0uVWIA/tbd3aKeVs0sFIQPe2kMOTfK2z1moq6Z3dvG+tuVJBV4gEsyxETT4/jGRJxc410Lo5nOqr
/nM+HtGryl2m3AcCZWXzU2tSjTG3P0vfqkXnmNLoJ3kpdT9JR3MRtV/QqO+4PX3y3GXVvBwCpHOR
Bqw2D1b0IscxuoTFyd1nKBwAPV9dEYEMDghVXNp0hA6R5OY5sM+TORnDN1bsE3t3bmHyyGa3yxTg
xXlCNoQLVwkQje0hXnRqTe3QG1iOnIRKqyUfOrlRwdbiwyCY4lRF8HIbzVUS9LLoUv748W8PkcWM
1R6oU0xvRVgF1XkZoh58cJsuRwzgLnuq/rkaqgbrI2D0KVVICQDZt7oanLR6gsH3AywCNN20wHyo
ibrE8DT3/FXyO5zpoWDxL6zAD8h5d0aWbVOsFUXKQHDIMQ9PUJk8SvxuUSF6jILqcFq2bdCZ/4oE
P1nPLNcy5uNE2EYZPLqNf+ql5Enjn116ggqfD6UmN4vmi17IRFm7AQfy2ji4O2vxiAG75L3G4oVJ
nrNGSagFe/guBisF3Cddk77zKzBfUOgCKqrjP1SKVGQxxghXtKboxyeohypSOeE58iFDvDAvgeWd
ylKZ1vD1Vdx8LVosdDNlGafrBm7Z/Sy5xDuFIwY+f3WN7x2aXLPFykaN2u7ur79uWKvBDbMS9RRO
JVb/wL6VQ1+XlNJeb90SOth/t1DbkhENVzbtHGIQIttmdmot9n+II5jq5rS2y9zV3tqbq0YsLG6H
hwBwOexZzipzLo6MW+nGIsPVTsPe6zzYE/RRkbCI/ZJW+uN793De2C8FaT4jpKCpP01gXDMrFIyt
Yy4/Oyw0JXxnEDDkDnBzIEF++dQpiQjfpNaTTOVnpkL6y1l+e5KUX5NCmD5Qexn3UsMuj844f4lk
ttjzuiiL8paBcD2a2PnHsGg3aj+Dfl8gN0S3lXod4w8VKdQkD2532IwRcD4VzoGNbFHya6VsYSlt
jYU29UYDl7N1ObXpFmepnUoOH8jk4jNYUNZcUybExM0dw2ADxdkbl2dIudR0uaZ53ZxX37um0Apx
mwLxs9/B909tVbAFRh70F+WanWGgn+PDX1jsRuRrHiBENRVCrvijE72b6DVEbBI44k8TfFt/lac4
mtN2hQiNrHXILJXyc/vSXH23VEFs3WnDiHbyRSYiz74tta9fc2MW+RmIdt/NHYVl5pv/zKtLrqn7
FXKQ2wgAn3aH8moLOLq7R9s4pCxN832DxGIQMlOmIHlgo4sYIe5fBLjSyzMlZSpsy/qHaURSz7zY
TLGoELUdiuihnz3zd649ziDi7380N74mA8qSgmA/VmVk7fNdsJ6db3++9fmMqipYwFaNwvPdvnZ8
UgvB50PH/M7NIPFJ4DKZtmFja1ooRw4DEdTk+TDmXw6WpSXF9FsjW9wcitDz9I9/3yaza5kS/dc7
WgNTiAmuiSlEmyAzoJ3PllECZnV7LQQ5skVmxQShiEm7mvDgozXSrwOfVn3Ba96p6o9cjH5gkMHJ
Uo7R5wZkIxI9VdEL5Hb/fpwra/6aQskeJOSlcdwcRclWc8Tb5bRqjoZn2ceM09EpQPQgWdSKSM1L
J43JqEwIzNEEywFcYzIehRZK+8EQfLJ/SyVhCKRWCQ4PbUESV5KBVXxj+N/jUVgRHNMqLVhNU8YU
yxF2TTsKs79bxHYS/Tj/6w0ZAWi+A/Qf5gfwbhtXDlpoThy7y87H4Hn3DECNhCVSiNb9MCdmwuqV
/vZjDPkij/pDeh1XNQm2UF5VZpDH3U1zh8p/si5doymAuSLRQqQ9VZ5tbZQxzYbOg/x8hVG8WDQL
DF+4BQ805CNBRwy63whHt4rcmEvZrpUuMBCu71UX2R0lA3M3iYTO6LINA4hr6a52KQIB6oIhnb2B
fwDE6Zlr4ptSZM5VK+iazryuAT6+x+a2xPeJKUO/x10Hji4Eu1XE1KF8SrOqRMPmAuKKg0OWuDVd
4MqvguGUd4HOkNHEwF6fDqqZZ1dDYdCmkdH3cvLI1xAVL+qKimJf7fOQooydbjmN4aGS8b6JPk4w
jsHL3C5rcPGsg2LQ60csvhhFcwxq+DIrpZbM0FpONSXFvDXS+DyyusyopSU2x1ePv7kA2NkHLlks
9/dzTdAYsHjXQYXH5FGnTy/D3j0Bngg1E9jqhf3B6f7+gcqHJDFrldTE/x5Ed+Vcrf64AiImQYUY
hdFkJIYlRfLvE+2pB71ccpJzhS7TUBRT6hDJEI/sunYwkShbIGAMMGTHxffsdfkjegLAP18ovW6X
k+h/dhpRdyYnOcNLdmyGKS2MlA6u4V8Fw9w3PP7C2U04QhP3Fi1Os9F32lGxPz0I0xWWi6MWRk/M
H0DAeaTfAGUl7dPamFAALkCTDi3vsYvXlUCHBhaH8FYtUYwDU3t/pHsiNyxA/qenQZPNATmu6eUn
0iaQsn7XW3V2Q5DKNSBELGD7GhRgeF4m+mMIrtG4RaRIlpHQVuICONGlb+4ZtGry9ig3G1iWarAg
64zSw5uBwpJcBnBwJ4wTq7TepEWterOaWuHswfMGzjUNR/MxkbuIRIcBAPpMyWBu54xt9l4erIag
jUNBu2wvge3fe7tpapkBYnX2mPa7ILj1EaK2LdSTFs4Di70ixM3QFCG4BAljfilahoEZhgeJ7XUY
a2ASHqutSTU5oaWAxiMkPhgfKq/N+fAC0Z7+ZSF5W38mm3wkKDgDTQMtYXB1pJsvqG4XaooJJWqM
/EArrVKoMrHQ9QlWzKW7/mJr6lST2fR3P4/7J0S46PZWRjfsVp9wQiNjLt/K/wW0bKvwlvf9njxS
RICdbMwR+/ub1r7/SRqpbmw0+rdhLfrOj46AwEsuJFt6oW86r3elPv67Dc403774gOazlDXRTpU5
8iiUNsGBoMJ4OlmOPh9VW54A2cWRRHS4vq3xOxKLi+brf8w2bIDruQYZmFoO3YgX/ZgHU0K56clD
+uHU9nqmJ5TQOvwq3tZQqrRTNg8jSHKWv+IsW/YuGz5u3+db08CG+FcT5lyJqORdTAt8DZkTBuMl
Fg2ozsZsHqklZ4lB3OQ0TUiWfHNEWfY1+Yb3Qe55jD6geiNckw1SRKEzbZE1H+aWUQuSCtbUA27O
V4Xvd62y6ZUSqNY2Rz5aW80pkxwaEN+CXFsGZTpTd0mHyr1lbToaEyXaROnIZ3paMghfFYdWiXaT
UDDhJQ1HCIJyPxL4EfY716JX0G9fhEeRdBci0wQZCjCJi/dlmd10Ni/X5TuaiXnA5EbCH1Yx5clF
dkZkExmorse/r/I9G+Z747yudSuieIuZCDyps5tJqjQGiScz5ltQAdgzn4n/m++cDWC8zJzztF5C
B0hz0iaMkhKN/7K2kGGZfRcwZTlqHU/96igYXCfbbwPqtFaSudLxOUKbyALg6ePG5zTB3SmLqXvb
JJVEomA2LHpDT/BozeY+WNe7YinPRkXgKkg+tKnmYNWgsvtXgcfZwZQR9ha6lIaCPzYhLHKyN9ud
TBLzAYdPK4I9Fph903AdME6jTtQJZIzrXr2lA5WKvjQopzSxRP1vElgnZNQknPe6DUP+FLXwxQJ/
ShfiL6cuzcqGnpm1fDvPWf30QAcNkhyfsY/ZQWNPfd9FCaA5ArAGZYbFa4BUhjz4lc/n2XKIaCoJ
h7pCzHr4iwufPNBoBksZPsPHMlozaUhMz0g2Nqc/DD5Be9o4vFfUeMJ4BWnKft2UAFdetOKK0evP
zD2h8WP6P4RkAttKKoiKmTZXQaGaB6+F03/jXULgu2Fk8Xd5BPIyB/J3Xc+YGcpmaZNUX0aO83Do
F5Ou0O/a/SWQiCvaldxXvcq3M7Ntsi3wHPBhtaPzJ69exnn0g4RAdc/wKoDjlcEJQAt5PltBEZWS
6cRS2TZc1VwmeB61TFfkhFCd+tW55VjMVCcFnft7vX8kZ/HGBpGfFKPBwfQnub60XvotRyQ4rR+w
uBAxbRcFVJvgNupwACENGRqKXW+j0oi2ZWmY6HXA92pMw41xN1Qi2QY4C3twHcrPAyYVEgZwk2jq
GFbgdWItOb8r6UEin3D1jY6DzmsaJCNshl8qSl5YffUjsf11hopxOeuMrkaZp9dqnnKO4t890glK
LV4CuHZROuNTdk9nx4e3z/FuQY57P6ZLpmNImapkqM2djiMWZdsvWr7AeAKqb7mZKFOe+wTy3cj8
7Jc6LQXpQRX5huXSohA5z10n6QjtFenaSpnSdtW57kUdEpp0c8o2TsdK/6wUPQppVtFHCsrSWdrZ
rvkTyN+SsrW8yZX2+cCOtdXyfWMr59cLIOLx8hYLYtmGlirRo5Hasp3Yo7CWYKZRVH9iX+bS3MT0
hpprdCnxdVUtkIjm6GLX5jLaWETCWKgiFhhVf/dayJ21KLTpiY8T7xRffHrk2+kl5h7xntS/FYRL
SjIaakhFLfdM4nJXdZ227CpzRDS7k1+tpjdSTJlFOjkimBrnBncY/zUfqQY6eHiddfU1n62cSHyZ
HaK9wNcr/9/WAH4RbM1mGaAF/3zlWMBzLkuYYSb6rHUkLch2eLDA5l0unnEvr62q/QyFVbTCvxTx
PYJykneGdk4QkBeqDHgr1FGOIUpxhH/s+jXgy3HgGrLtJmYYIbkTlFItT22J4VoGKmLaikLGzR8V
ssLl5COyn+oiYpzOS7hEQq9zjHC1M6zza/8AJyN/zOXbymnVGOXcTA1J6rYzy5O9GZdGa2HpHKq5
EGCRa5W7dn3jWXqRtCJGxwOfmNCgW/jICrldiZXziGiwOaKVULcvBKah+Hc0EG5bNz7lNpmhf+dS
y5SwBXo3tWzRK/GjC/3r5D5n02VN0rbNxaH8KlS5zFiuiKNp8QWeQZuCK9acfwfNpF5aBMCVZhnJ
/W4qKnkuGLm5tZUnwadiAGUoJj4TdBlUzs7Mygb1zaNhzWtQ8Xk0urERN+VZKgvKaSzh34sgYBXh
QJfJ2x8ojQek99+MQgohr/g5Vu4d9G8UHQ2dPC5JATrPeXqWLqvmq75qyFQRe6l2foIUYldawoK+
qrRsSQ2XiUQBPrtYw3QaMBtUOTzhO81B9ldd2wVVQYyrYNgspGNa10cyU2Ict4BDsa3CXE+UAjvk
6m0JsQs0lExtU7eWUmWL8+6kg9Rc93Cw4CdUlzhxT+0c4+9TJKe9llvdLvIJrJR/o9se6LhY+88D
VJYy7aWviA32WQS1go4Tv3ozr+h26vkomSnkUfeIti0aChzEVJFnw0zq1Y2LrNP1Z1aV3HttAsRV
BmFAV9gCX4h+x7piDwzbx7vkld9+iiDny3ZgxaXvCbEenX27tGPfmTKCS4/SzfAV1lAqh7LZL1Hs
yVdGtd24PtQ5FEK2rfnmwnnTJaY2s+i2IHZpXWDLrdPgqheCtSplf9Lp0lS/cTUgkjHi2KSKG6pb
L/xrb1ETHBEcCnZ5lHlwOdljtcEEpS4ytOe+GEPyGUmBQGrKXp3oPWx53AnIOXSnRRK/0o0a+ydW
8hU6YpQODVTdx9RFMpQJOjtzV3mE9JrKbv66Z4yPFAe9G749YAT/CsQrFhoweOYrICtt/7PTRWBW
tiYls3LSWOOt540DDtkqzt2JxjcfXSdkaEi3VGCL5GJkKZvhxYAfOdi0vm6EBgVJW7qePrIoNNoV
wg0vRutROCqgD5M5lfu0MPS2bgYiNhBcXhQJiUXfQ/W4b8WdVBUdwirQ77R1Ptyr5qcwlNSkDGsP
58UDMhWigiItUFyCOZ9jzRxTriakKPbiPNv+8gw+95i1Aw2/jtsmS+OINM0oMG1whoqNiA1k3SK2
an+UJoJSa1Q0XK9w+eEnkpK/MmCzemGXkIPrMWxfkqnS+Bp1GZ0sZkm9Q0/SIeOtSfh8D2hgA+Ue
fpvtYRZZKGApNWfQe7anNAa2kv1IsxjE52D3OUHjRAqYnOoKFty/5FRJb2sry+Wr1lD65idgf0lS
aeKzPQQecDlrROnzIR0uY31IxTnXZ6JKb/DJLhgfsn8pvShV0bV2/PXFgVGajICikno0Xlt+WE4W
uPGnT1PDG3U+xqOHYbbKX6TPCj6R+tYUuyus8q7sTbUarqexo/rWxmMUrnhQCbIA8ZSptDepqEjU
uo0Y4KsLtH+uay9B/2pBHDhqytn13GmtkkMQudQfcTPoG0c4ky1lnNt6nYlzbQ+xSdkvkZ3bYSwW
w4YimPnzPCFdcrUa5iUdQ0VAInqQhk7UaF/pPuxnwOFqbYcqQLn/UMvz1NkerraSBxVaIXwmXo/L
KeTyvh2Huimq3/L72LQ2IKmbCiyqqy2+JziU0ieq4CBendNVjqAU+GinUwfE5g1ekMU6o0GEirVQ
pRVPXhEe5Ri9i//XEML94hpJxi22xI76FCNQ702x0PMMhtjDkuEzquTdThFoz2cqleU2Qk0OWD1/
hnd5J0oUrD2+gJyHCLk/Hg56pdVPnOtRE5ZgkvpCJtAOQYhJEPOXUOA2kJPe1BTkxO28j/blhjTx
6DkbIV9SENbKlDb5/rZ1Woxne6+J1BDjSSywhiNdlrtGAawOzaE3OM9d7viSKhOWjh4m+DxD71ET
4aMBPVTr/wTiOC2RxzotU0QLBLiTzT117cWhVBTjwS+PheUf6mGfsVWNsB/nL4Wgz73fBOycV0Yn
GNPzmNPuYuJLbVn4tbQVmrKE/zR6S4EEtrxs6jnbb/jWaWzi1IcnJI25/9NqfNJZofCu1gF6CXX5
7RUQMllUo3/8iLfpkdODvwD49+yg3Em/ooSxsx963sjDjmToWKb40Nwyrjnt2VtqYK+PXpdHCaCx
l49xbzIhk/1XNFE+dRU+A4LxY9KzBacJ6x06bcQuaGSLp0GvMY3rwUoJhTvECDKA0Y59bTZWVXyg
cxqwWT87WanvHobfph0gwhrwS1OcFOAK272vQMVZj/dGYf14845VipQf7lKcykRNtZGeXuIbXNuK
zm0z+C3mJzmt0mtz4IcU0RDDcSu4tw5MySNcY/88ftsKHvHKVqcvbigA3Y9Q5CzZeLYv97ahIQSF
kQH0zrG+3lVdfOxpmfPCQSj5M4b6jHZ1Y6yXZPBnMP7L+snEjVwYO+3L+Yj5IEmjzDpzQLldXrzD
gOXGCpfZPbul7uIjsYWEOpNjpkTHnUp3nt0/XKDxmX51tIPDw8sTnOca4E8CRFxdoNTlSjQl5EPt
Hzo0oj5qiFAekk6CWTmpvW43sm+N/asf89iq3rpY77e572gj2SvA9kAckEry/q/tR2Bx5DnFSAeu
jD4LcD/1WAeQW3m36NUNiH5Y7pZXTFwiBo0Dn4gWlM3YsFbkIbj/MFTod2WJZn1LizHZP692tj04
nxnRFhYUDAM5Q2j5eWw5/a695PKzIiZKbRunBM7mSLDvFuoLvqlSIn97Y8Owav/G3jWdVeVpD8g2
EjqbAH2RcgS2bVXmmja8Mg28cz0AmwMobMJxt4d8fWuTnttPJGYW9+uvwthnLrUK97czqIa7v61J
h3oFzECCLEP5yPp0SQtV4ZrxF+7BPUxBhF2fpFMDHRZ98vsGnwEzlhnV4XCROQQo0JT+v/ZLV3kh
+i+JqQxU/imwhawC05zgUb4/nihoMLj476t7WNfkBXUO+8p+VgDam5ia27wu1gsd7lOLMIBfYVB3
G67gxY9kgJkPzvKcTLqbfodx1A6yYIGiBfbGc6rbNbpxoyyrdhrCCjbo45w01Ha1P9lqIg+BLuJU
QQHblOsvIFh3ll/tBW8kksYDoxZDXqZ8L1B6oMEoEVN9/IAWYPNUv/hYEQ6W4AdbDp38CxKtJHi0
P8Kx5NpLDfuwRr9aBqGi+f5kFg8W64A9WZejMLVXKAlqXCuTA383/zUOzBuqlVZyj9z+j4vD7LDY
uffrXe2bBtt8tEMVZcczfF0MoqIng0bMjwfKsrr7DGX/mqQtbvdbfMBfHM0F5sWO3qsZz6vBZ7WF
xDzDZ5NFtWiCeH/9J0pXrTVi0unCTe1PLJsVvW7pTpzTcuJRJnMTy2udLrqwnDJwd57Td/boTIu1
vBaCWanfqH7S0oWbV9gQ8YBxa0I3pFdMNDAFsDtmkPkC5gbxbkAl8B161L576aDP754qrtPSLfkA
MLhefMoU0yL9/7sge+x+1sHxIyZ/hP5zQBAzR/9v4hFuiPz2Yhg+vRTpqCKm6gLQzsY0waqJpv9b
PSW7gzkw9WCZWj3GtOdfTVSzlOWI6JGiby/5VAqBC2aWNVjc9YOUdbfMjUKTEpHfZ8+hfDZV/kg6
Q9npyETYUn9g8kUpqIslxOBW/FWF759QMcSl0DqPzPY9Ltrj1uj4jhyXFgXuGJJcA1aZ7bzctuHk
LFTUShRiWLTjGpsA4wMOB4kbHBp40NR98VD06zfKDhxiqz/nG1wt5EgQzKpF0u8UoCHpL3oxfIAH
JcyZSiXxPcREcqG+lyIt9OOKzgq4sArvc3U+95uoIOjhIp3rd090QqBz09Xam+JJg1O7PExX8jJd
ZlQX/oRqbHoEQpt5k8kr6d0e2r0Gkj55i0ITHK/z+oatBWevv2wqqRoFM/Pk72INy7l0h2WUiwsz
JpNz+8Mz1HiDIMebmAI3qAQ1VBSlxXCtW9Z4s4wXOSBEq7jHXhPaXrvhUYaH18WR4/7ThvYv2oAB
xp/o1vkthzgfZ4ykADlkR82fLoPty0IwjYQ467d676fA6y16zPUE4tiuyiWkmUexW6WrCdROAT+0
aHIgNCDpKes4rcwt3RoqNrf3nKmGpcAvOrQ+/FGY/JSDAdN0GDMz430TPdvOurJ0WCKVljxer7Cb
YDw+jRH/sMbphQy2ebx3HhSe6O6T6zG/rn9dPuaSBRIIiBC3NjD5IDK4Y7RtRE4BqqrBWzT2Ftiw
1FVstJrQ3PZ5A8KKtDMicpgOMwfs9KmrGRC9GVlRcWbQgvHgaNv/T2XPD+rCB71PMnHy1mget9q4
aFlgyjQL24B7sb8OKMJBAMxU9HdRqB+vyojkbnXBB+NaTi6ylUf9XeVqS70pBVcea9iHoDjP5xhf
6Ri8W9xXKLqEZ8m9pt50tTOcMx+0YGpvL/TtZ1MKpxDVsKcbpQE2Bro/agTeiayX5wnD12jFbM/M
LUXuDGBHP798NwsWXTRMQATx7Np3HOEGGTrrpdF90OFfInG9xV5jJLoCVXeryX53kqAjzMz0+s1c
4Ke/lV+pwdNlLIrQs8IvuTxqA9DQP6KoB1+Zz2ImmNwK0AqZ6rYDs12r9AOAgorbHMUR0AreyL4h
bSX+l1uNNTgKKDABMXIMrdefnpdp1k3impCJH3SiYToKm17b5y2wCjLoiaTR0l8BT6mRIynaZYDP
CPSEPgVR31KUAy4CslURB0rfJZ67/A1p2TEdxHpdcZkXG2KvPwVpkBM780Jp9W1vcFRT7AEIGY45
9x2ZBF4ZjI4P+JD7xpGZFluj4BOXp1I6nhGdRpbLvU0qcP/DX9u4PVsilQshIuH2d+C34kqjfkFG
uzipmlbfl6BTO10i6zvt61mGVrSFpO2yDDb9+/i7JdKJo+4YN8lp52pBVNBuetzNJ9Epo/j8yyRc
33cwAeyhB1OIGTd3AWUKls2j859tEtdXa+CC1OAr6yCUVW+EZqgDHInf8s9nLAAdNXqjKBBPipwc
yShprb/ed0ixK0V5SFbsMzVujHQsDVWpeEkIhENFgpBigzSiXrxJUs1uf4ChEPhqbqcvpzAP162k
Oga0cd88eT5x49vg3m3FGk0OAKivlA8mlMUzWs/deiFVRKR1TT/CXI7HhRN69BKqYnTszUJZEOeq
wm0en4qHZJ+qTCtH/cW3tuPH3Ro9f8ums+PTuuh9sYFAPwcAuS4DGGiOHHOpY5uMQBIOA2EI3cGR
OJ66qOs6Qg0grOnXaNJ+2vN1w/H6MmGjZTqe+lLbui+knV9GaE5McpERiKQS8871manyl2jb1YLW
psh2wub9va4GVO1uTE/pbGBLuwZ35BsXmTMdS0S05nppQfNZIpGuc7GZadtYH4bTW7qtXnGzUxsb
ZRdyjsDbwk2w42wlVlLFBv15N95o0jOVpaPV5QPMGhKaGyQuA4VJ0UPnX/tecOQqVXF0kL7X9BSD
UVLbLvrS+o2CDjDLk/56wYsAd0BDrweShHCp+p0zT9r9NUeiS3oZF/OUgKt8LkNvBdQ0iYTh2+iW
Y/1vXjqXBA51DxYNiU5PAvblopj1LGDiSmjG4dm3/OlTB6vHMipeAwfFwAerFGaPBXiWvMsD0a0Y
zv0J0xjR9ovr1wZN1NzJaV9Xy7ELjLw+eKEVs8a3l3h8VFOoNeSN4Xg+YklRHuwNSDllKxUjFVz5
eIOYXTcJokZzTxF6ecKCw0NO9+zHaWXH0NrZSmBtX0/edbOlH8UKOt+9a/kz7EoZ5ILXZwA3SapL
5lHSWQPDGjv3LXwBEDBuXDkZliZ+6Mef2J/yma6arN4WL6ZWRTVx5gVmxp2WIotJH7mrVHdFwnG3
q0icO7b3A1PXAEfag6PIoJWd6wOof3raiztqeTlwpnZonQNBgxeujRduVfFOiamy+W1w20ySGnrU
4MOzPhYRpH/41GZkZtPTEeY40ZwzCfFLCOVcAf3kO6LrtnXIiTt6BFDhVkpqOm+7smgE4iAoCP/D
LyMwlvC8EAb7Y8aIJzXX4qEQ2DQIFlobmOEfgXWMsJVh/ei87gFsYL4FVavBrq3cdR9tTp/p4l3+
wiL1GBpUTXFEuZcOjbH2wUZJmDuXUe9puwjcXoix3CYSCHfjOcLc9ct0a0cv66iSExPo8J1R5OYo
nPyco5b7ItD35HdOmPl623+N5YL/+QwzG9nHSMyaHfgjNl2Xrye/2BMee3Qd0qMGTb2HS3HAuSgy
1YImCUhOj0HFo4zyoH87RELbIvqRIrNPFPH9qczukwWuUIrX5HTwMA4neaOG3kxOCp0v+bvfjD7y
0/2c1pDH+g3fex+5+Bg1+L5rs9AKSpqjmz2XBN12S5c/DH7vxucuj5UFxwHxWUTVjoMyKJP9RxC0
nb3DsqrukT8LrlvgNuCmv7jxOKS1f1vQR6UL8rdRSt+i5k4LHbDLxonfpbvZGTVvJ4QiohgfW2Wy
gjPFxRN28+w0KzcVEn3hqmN5Zkt8qHiWTVkDWqeb40H2vu13pdrOfozJbF0SeXwP6msqESassQbT
uitZ1+SIiCyAjHmoNyg8JngUJmxWIi6NHFj0mGnnDxluOuBMd32zm8uBpZIY+HTbslYnkQ04oc0y
F5ZNFfOZEXEjrDsocYUgJTf02TpiAvN3b/FA5S/uvzAOcUsryctOeaIdSPZ2PlYVMTX8anR/cFTB
mP2PL2vxAhtYZ6o1MSb/1L/hapGZyHx5cNFdw+2SprH7EEUkce47OofCWEjhDKsdzBa+A0ewz9JT
96plHTiFlYRwrH8Da9CaBPxv0/8rVoH2SqsIRstC9JY/X1XZt0GDNsuSmhGoXUiP4z7UOnsLn6hu
zXY607Xe18688Y90KnB7xIN9rNAlOB2SHuEupgovIZXERBY6phmWqVW+KObNRkQ+OQkPBiwZq5jo
S6FZbEUNa10t+Qr4prn2xkKG+W7ZeRtC6M3PAp2Na5JgfDOHRqyDepUCkiWvtcUih7aQN8Nkqhhv
BpdFlvS6tDA8uDylKFbIaiNnFDLisWIc6DDiCSAdNgXIw4krD/eexpeGKMo55yh+bA+D9i312zeA
FfEpF3+WrfGusbp5kp+BLTf4sWZKj/RG4j4vu0wHhh4Axz/TPlb6q+xLkyt6g+B/82b1kgWmApyw
BpEyblREbpHr89/Gaqavp2JzR1m+NtSym1rFZBo51JSEBB4H6V8BA3dVmNeYxKhEubd+7HeAdXbV
5stQt25DVVfPBjba5F6ICQYC3YzkOBDHFupBfPcUPgiUQg/xV6wKJPJn1qwCEJZ0fX5tPU+W3APd
FBLoZLt1TzZwBc96QE+Yfjcm+lqvQl9RgE659CqrbOsh+GFncclPXIjeJJ1YJ6FhzsFtpBDv9E8G
eRe2sRDxs9ZLMZTRtfrkabzXqw7LJSIBH7WTc6Uvzip5mu6joojrTz6VknBCJLHoEMu6VZQNbTNq
NbaKKdhNOtGnWIqkUuEzm5taowptpyLRbFw5GHpA1ElMbElyMyQwdc+Vgxl8uLmaoROSqV9mVFiM
yPo5iSvHQZm7Hr4VpkDpbmiR0MgznFu41+0jyYC0nn/uidLpzuaunQUlhzaSKOXy1eFScvnls+wt
GriQv4UTPgIbCe6JwQv5/a0lwmw/gfdSaU8PMLe1yseQ34Eq6qZre6/ZqpCtB6SmCiE8R7e7qlm5
UO4wHUK1urOTSW/GgZmCN47teYRJq5y5QsHwekNWcA8pK/zbsl3WQu+jxBCt3BN9obomKeAWM6+M
YGWozOXvsUCx1HJcKGUdKrt/4EfbwKPOIS1AG3YAOqfR2knE1kvoRepOIk64ZIr0WjYZ1bq4K8mV
KtzZGyR7Q9A0VqdnW8eZgmpdEsmAk8N2nRYP7+TDWDXpJY/lN9dYlAm06Y8/jStzOfxs05P6aUje
PFhQd2B2dZBNMqiu/jtLTYyD+yQ/vOCxdq0B/C4yugsJyqlWWR9F5UpbzC/SzMBr+R/jrcTNbM7+
vRYnS5zE138ao6NsrtoSjvNXGMhEpGw2PqSIxqunQ+kbJzZoty7IyEgMa7IuiFzuX5nb8WxrGga5
XtYfOvGaxTmUweYxtwQl20FXZQRDxB3lFV4cDOiEEsC1EuEi0mNRNhJc2zh9FtBn8mMqebOWbnL9
YVVk9ayQN8ZVpD5QyFGyaF3oGWXnY7IcPmy3AGft/BHQ7Z7KfYMYvRdf3Jg9SQcosAULkPYot2Mn
v6hxHqTv4b5K1vK9aI8liYBwIpdudZMMN281RYInGCfYD5yZ8YYJwQ74oSG/zjLwTPFtqhgx2EPn
8hpw545YxDqUwu/AgWs7MCfL2WTps11bonzvYTJENUoSvvySgOfX5bhKGsqWgczS/XK+DpsIJeUd
J+S5ijJ+xMMsCuvnz06F51Q8ij43GvWYwTE4pi+bbt3pfQOiCN/WmcxqTSa8iZOUV1ZMlv7ZbVwc
LgshIu2RRsj2PWp4iWVQcuS5Xq5ecqovnvrjJsGkIaBibfnZ4KA9qEWigOtYM7rKzrDEpc1Tdu61
MqTlklyu5vd8TMJ8k4M4fSb7HgPZoWuv8vz92uxnbPNf0PXLVboEf5xFzKeOnX8Vu5ZPruJ/f6+r
rzzdKoeZ4DPCk94QoXOh6FPBOQpJ8tkpGhFH97B6EeGT7iPpKxQSw0j3bFRDZE9axpnpxrls7LT7
OYNQJxkcpfFetULHv3/FQLADC+csmAJL9SSrxpWww3JT4CX9hKETPIvTr+tUwOE8H3oGjTR+yo7L
3RkT2p+t/oiEfrwxscE0VhgM74Pj6IJuydIkw6yj9AbonXinIZt7/zYhe3cYKIFojDHjpHYrtjbj
OEpMsTPo9g4YDJ7XpmxpcI+kKzdnsBUOXUEFb83pbmIxGUVo+qNK5hoR/1BwZQgeOmjUpXovdLK9
jBYW9vTeGDbCijaAN9bal9QYwPhQfzHrmoSAxIabjzpZ3URUQA6B4ajO11XFmqDmgITNemNsVeb6
WE0sLm2AE5GyxHQKf28eStva+d77Fsdpy9Pc4LC5gp71MXgqhJOv3mAu7EHvsCBNtANpHhKzBaup
DLFP0WatKJ6VlJ3DaF1kSU76BYvSeM7qxcR/rlIx5ZvlyxqJiGKHdC+PUqtZIEPfyDWS2KJPY93y
qDqOfqFCkJ+L8HXBUxZC+c+Y43lK2d/lhYbQhEut78AMVQTH2NowIVyAbrbE1+FzNcjPPynvXPJb
pRn5uoDmnrHZ+A+dkm+KYgIQBfL0vCaUKZCEHYAIhNEb4r7ZBl3f/B0nlWVRPCCph4CughmdE/Bx
GhI7EPR1BhwxD9EAO+WQtUFXP0K9uJbGOMBWd6Ms2qsggzM7ggHvIhTU4HAWdRGEBgIxBwpSRr5a
3YT3ESJdGP9CPPiyJlU5ZGxNc5qA11Q4dAEcf8XoUschQuEIzkPLC6NkFwRQCZpPoUBBcVL9l/4o
t+3owTAN3DbPFguPq80KTJELmglXluA2L2H8xEaDBOuDc1TuVkLGtdtMQnGcLz+SeADWsnsq9UD0
2w0qiFP2xOGw/ihpJKmioL6GDx2TK/HrvfqRh5Z5Y8TRSc0Ew2/Z4H2ktTiI2LKeM8Ed4NepTC+I
LaHJeWsf2ONR9dmLvi6vC8eFgxg82GzAYKcTAzmDN2ZOi3R/tH8OCMz8JZMgxcO7PBsbG62MY0PD
UF0n8lcjFWeynue//LDfDHW+bDZuPh9/PGQj7/Vl92JafLR8KUD/GUC3MJuR8RO1c5Qb9mW5hVcQ
b2SKyk9S8n6orCZAnZBm8K7qJVXDGoXVGQ4wXWWUBpRAT5jTLjPLsG2pyu+sN+z2h5tbD/epGOek
VfllXCuXhWH1edGCVJ5TS4gmG0txdQ+yl/iIUsygVApqcQAK4u6Kk7yWbAF0DK/XUyfgwdgSL7Br
+mymqHwufkbavU7q1ugHJ2axMJWd1cWr3sikq55LoYocCxx4GBGePHat/BOY8q/OnmdKX1ehve+H
BS6mSYe7a7mo8Q+q0XIIV0F1XToxz9ywmT8y/g2FQfHdP5ZKKWPNWktPNXWR8R+AqSALBqGD9Dgq
4eNCdPJcf/8Cb8EPnm4CQkoL4Po9Cec6TMfh+U764Ff803mE1mg6P5OdvoYfnryJrvVqPLYU1KuJ
2p3/kdPSJOQxYFndEGM58Lwsl9LVlyFmLmi74VAy0xy3LEt3UftLnq7AuUY8GL+ffEqCc4pPZ6im
2OKnNe7VswghAG4KyYa+SI9Mlm15ZxCAJ36ghk5ir+wC2BOyfWMT9djO4IC/3lZ72OlTZ9B17yrC
hnYwbuuOSsCqBhOrJG2qqR14PPhSD1hAO5E2Wc9Dtt6Ar2B5fUEEeZ7ycS+RvN+mMIk4964Luar4
YCk+81ggPQgNNuX9cvo9eIHhQr+OmctXRWR8sk8V5OBf14A1c1gXiVTiRVoO/93y9kqNt17eMnS6
w9WSA8AcokhI7AoaRtDuXh2Ix7Q2ojqzs8ER35aqyDu9l27+ypF7CwkuP50HU5iegUNzeDGr3MtE
pSVDQZxYXA0/uRj2eNrrgplQonTvn8jkx81466AvjYWXVy1PUAKctp1W1P7FJqv3JNKbTRWXIj3O
Ie7Z4Q8M2CPsqGUh7K7OUfCfurasZGtPy3njKWJen59Y9o8AexL9u4fmIB5FULtYeNoNgqlCbsUy
TBv8aiuYUPVegSNuZ36tOeDxNWf1pNPfzitmXrCKE6oudK5Pq48h26UpnA/3N3LYEbW+baTVMPUJ
Jn+2MG7xCrrz4DoJWK7gFr0nCNVSjlPfvDQcji6RGKtyY3fBQ411iKk04L0DeVkOLAYoihPHmbV/
TE8Uxdab8kva8nA/YtCbzgqBmY4gKEeeEpWsAj8VYpo/HfPv0sWEqF28xBT/bBn5wk6DnahqothI
RliWUmejR+k25byt9DFKMOnsmVvOVfvN4C1P6um16R50c7ndLHeVioQzKEjoDxAWPcCglm6xihCH
CeZbAQVjp4nhHR0BGQL3banaKEBD90yCgQMXOw8yJYrNJ6OGU+ouSCsPXkI/hPkh9b8Xb2ghysBe
zX3zPKQn89N2QqvGl/qvCeTU0lhWEwYo3FgRNvMapivE6twAH0UGSrEfHdFOE+PIuRDX4xQfL3nm
wf1h2um99L4YjlljYlrvK3CYSapfQoolKD3Wh2cXOA93eriCVoJh6cqz+ObX5Z9htCQSS29KyyGU
9CD6szXPyrj/qOZoBtQ065zDyer7W/hN+ZqTK/j/bSDLb0KbzOk+82FVutoc+1FKE0oTmL8deLAZ
6UJMvywylpPRoa4h9gguGTTA79PIXAVsXd89/gIlhlHkrnCK1k419YsgV5gW8CeDFT1oiGboJiNH
fhSq+10BElN/u1ipk7SAdTkeRNVSvL714v7Ooobhpwxzlhv2NFMxkHO+48qh/wvwXvF6GhpS2Jwn
Uc6/od54BWjIbLyKCXzgxXdg9NNNtM1pT1OCbjbDZOo8XxqshMihG89iC8WsbgRFCYWZspw6e0oA
Ms+jOKWOEvEovHMzcSTovLSAci3h/l/+PCZ5IBm0VYdc+iqhu18WaZWNxLGEYIfYQ6sb6vd4/2ny
fNKD0+FyDwDImKT92WGVVtPW94g4/v/b7Un70Xl70txbmPwZE5W2yDS6gp20F6VyORBSIVZc/+oQ
Uj7TzGyIhTsD8+nZJT6XcreOhBJfhKsQsWE5kyukEa4ddifUeIUkL+RtjlfjPaaBYVk5FNHxjRZH
t8Dcd14biaPwU0qP8mrgC6KTo5OUEZ/i5nHuaUSWCOO4DSpaKcXYcyKMwM3xgded9He6pu14N6k9
p0/gqLJ9dxeGvgy+QHHO2nj9nafzM89BhMOeWH4BK97NkCE30+vlRUdmNkI4cwG4UAbw/KajMjAj
o4jg9PhwZGpgzqmqITd52ddE9Tb69bEAmNPSTaOweV6Khy50/2xTjWXN2mf+y4aBKr/jyyOcp/mh
ib9twX1340WtSmDy0OXMEHp4A7k1E4wbUc41rWz8Wityw1vY3fqPJzkfwep8unRAZqdd/u4qTAfM
7vvFaM3oVqGYPfnyLheJYt1z9rp3BkrzKq2h8RsckjIgm81wCfZq0zSAKp/t+SmpZ7gRQoUDNTjT
YgV0pTGUDoOqrRFzjF4pLTBm65J13o0dpFQ4s1+0f/BKcTaaGYhn6plel9SnrndD9EcZHSagHq7V
RkYUNyKPO9GU693ZJVD2tbU3MMId4kO5CNOGve8MfkzZO8q34zUmaS/YNPUDygbXZZfYBNsfpsU5
XZGmkCdCVopEBxNQDEbUm4hxq5ysCMlVEPotcgnu7QR/qQD1cxk4Q3ZdwBLHmkPs4UYTJa1rvaGn
DypdMcOF2UOXUtUUi8ItzAtAtjmhnklN6Ar0YVuXrW5WCu4EEXtIwjB9KHfyxelx4+uAF4GpJfCZ
uMz28VqFRBvm9W7FS94XeJmY3OjxGJpseMLQXCPTaaWsbTYd8Jhxelg+NQO7Yxgsd3roycbzJy+Y
e18F10NnIZlyCoAgqgWvkew3nxGYgDipwhkYuQMrBMMgwYeoU+UooMr9mVF1IFXgja2mj+XSxg==
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 25200)
`protect data_block
gvofXrj35Skw1vmjCCK1MChlov+yYO6fACbdaTS4JIa6scK6Nm+JZdnR9sZvjvaO9aRYN/McH33v
OhkIgmPrZ7uORfU5YxpGZJ0hJO6g0t7QKzj3JQ9qIUJJwyz210dhx250FPpcbs1211VQZZY2sDQq
ZBsJO4wH9AxpwjhmSOxBa//SSqSDYG8V7ihIcvTvLn3yNcH3eYA1VoxYC92Rn4J2Ac6xBztW7ipW
X9PazzF7hdRtYNpVSn9ewK+/ZFL8q4cvLz9t4xxDne3nvsJW1kJ0t1qYHCxr+YLkaMis75jJqMsT
VLZHvC1RVEjHyUS1dtE/HUx1BA7gGHsAlwHck5VxFUe2KxiV59FVbgIjfIMHZa07AqYO/i3mFC37
HmyZAffMroXwntvjrVS8tIQKB4gKHSd4533hu7rMTGnJS9/HhmTGBmwq28HUJrFIiABtM03yMxrl
m74PmzjfZ8A+SdAYUxGU8mFx1BEYp18Vvw+YOAv0bDr0mVnhJfHBg2BkUVV8KL3KJA8e0aU/NWJd
jsG2FpFFXBs9NxTombDKg7qYWoX1W3G85dE4GdOzxOAvrcyWgh4PKHfGCsotnWTcbyBR7dA0rTzP
fe7XJB/Z5k5QObGcr2YHEKO8uk3nGVpl/7HxtkTVpan+uZ0KmHJdDmewSM0Fttm+oAYzneerRekf
7/FfAIVbEaegblLq441T4fDX4UDGuaN54v1Un8RvkzInZB8aZcahHNicBt1Fl+PVJyIUbQGhpBsU
2v3TPXSo+pgqojAVc32MFJxIKVqOwMCfFahaSfhWD3thRUhwjYQQFsTdHotczkCHQTaGB6hH7xa3
wTdUOCc8tuAkaBeeNhuCGEwV6YKJ1z2FbMuDBu1GvxBwsvTiBNRWwzLpUazD9/6+GtCB2YASKqjK
k9M/vF9Pju/BrPOWmOCoR9HHbUj5p0SHSprlrmDBF2ZVDerVV+Cmq4YGvh1bCuJuZauAVvTd2SP4
pez+MJ+1StQR6elXKJRSdnyV7oYq4K2T2NkvRBs6NL/CX0BvU6u7fMLj9XNGIwvcyDGyHcGbbnLe
zI1ZpVbJh2oJTBwHNPXMUcFgkfRGBiMxNEw81PiWhEEurS43ADrVQVv/dW64iGIoVpxsa0OjDRUl
i6jCVH0qsS91o8sKO8N0byyq6UEzYBxJslNa8KaApAeecPb26a/sPp8C68hbRzfis9iO2ljlbZkd
G6f8iSN+WHAuD9BBsSTOMyRU2ozZZeo4LNdiwKff4SpayqSriSFULcOIx/v0tNTkYTP37L0HWBxy
jZgTSnv3QJZhZ6nkGbL9qCeS9HmhKb5P6M18C1nTi1dIiQOgd5mVSOBYy8WJdvQSpkkOWP+dzwuE
mG0aIF+aLzExyVjkAIr+LafOnxisjlTRBxuYNu7eCssCBY8E7uV0g+liNXU2n8fCg1gtLMgKYKDf
8wHtIOlV1nobT0/Yw2njRhgm1YawdR5zsYAjvLadjUXosZJXDZc1dhKR6yLPH5XD/E9Yc15f4Z3n
FRMUET/d9IEZvFAyHQq0BlwViSgi9xUx1qPe8sHadHoIQyjimj5jGBQGaYoHsa1zDRxkdcLUwpW3
x/hx+IvL69h4uTkKiI/DpmsnZAPv3gB8z7vIXv9ZNb/Su8Ky22FIUUF96LI9L1VXDbNgfDQPlMnT
dR15Z0qPoatzRGwsHN4JzZ4nqgiTabnAQpUPyuN+JNQOQwQpW68DA429BIfch6IbMnBdpdYIbY6h
frtIeNPUsQmmVlvCL7DRphJ8IWYPgTUZQRkI4co+BNCrSJ05bBOB9lCpNlyi31Wt0qOsi6fDElS9
EQY+JA7XJ6NJ7jnol2ag4+/Umo0CX+bggYo7540YSFR/yY3o8NYQJSmR77MwvBZ97Dw+tMqbLMA4
tGTis3SijqkAcX6M5rRisjU8xHqPgyrGlX5I+D64N13epLgTDcLR5NJ3NQeAivUebwMZiUjcqton
X2tOMyd2c4sOMdJTfUEMcE88o7kV/ePH5cfpiVw655ePoWyB3mbpVUJ7ASjWrSJCM0P3YU6x/DCO
R7LNTuL9QR7WGMUUBifb8IlBdw/0mg1CX5Z8STAF587vYmJZRZBkeEVMoKyiyViHe4qW9RS56u/a
hJcgd85pxF4Fq1XW+g6wuYjYh7oe5Jj/KMrRpZ7Fnv909nBwLi7ItdqQCJsG1SaQueciAr/Y9a2V
TqT88EIx6ubb+JHwViZe9Njuo7vUHn6KkwKT0ko3xVjkxYyaxYC+uzmSHhdj0OICkKS/hGMZm8F+
5tfPgKTARPxysljZF+/FgqXNTjSEVMCMTZLXOO64KeuWCyZ33vVxdeDatONfC5wuGaXrf1Bsy1fj
y90Nqp6PT7RYJBVZQAamNQqBaSM2+KiJrwMVV7fRctShfj3nY9+ewhnRhiYRFSRiJ2vQrR3SRUOF
zPRiiLTJqya467ApQQlx6wpxjDnqN3mNrbzPwF/YRj/gSyK5vgdoD7G6/v2a+JWGslvv7KUKwGNV
JTnedm6M5oPgVVv7e2WycSPLGLt0v5co6E8FM6g7qyQ8RA3SRFk+U6KgsyynT+wpBRu+8YfHjyde
/XtXv4g5QzRh17VnsoZAGTphH8mHrg3xyzySFsXXle1pv+P/UuEz3LrdK+01ULi5RTvfNUXJxTsB
FkauzkrxrsvE2LR+3ZBBH3PROXKmiL5V8vtqR+ByglM0RQlveq7a4qUOoT0Nep4Yb4h6DvSUMz6M
J167r0vP4PuvLKeLVhJGN+vpXa2935ncoRXyi3HCKXLVWYwR9cNV0uugYHqLXcuaTRxqzbidiqVt
mx2XjtKqlclf3L/GoBrKNCMUy/Zfkut+2kPw6R2uWnyj+pvt375DJ90yEi1IbVzFopbcCzx5ODEo
6BOxqNGjCOUk/OioTukOuKP+gC2qKyLG/zWuGdKVxzYTmS+wLlb3KPEKFvaHo2dmq/xG9GkwNdze
D2e9HDHbna7Xqz5WWr+xis0JPmariZbu1+jOM5JDNIJTHv6IGtQmLaC9y88bDqHuKaxlSEO63K88
yQCZj19r2C/ayXACs/EjShcOjcUoFPdsvylj0Ch/aQ3z8a3ffpb66/77orwVru7Auus3qkMO+4zo
1KU+h1UnlXNVDxMhIp6yGqxu3LYFdQ2a/4h1+v7pcecP3oWTvtqbmDNPy7u+9xcPPKept5XJUcWF
LYVYPl+M7xPkz69MWzULNYK+YXw2svvzEkNAEmRWzyZ2i4bSD/TkIIYmS2C7hyZHHiheJFuikQOy
J+vq0k9rjAKXhbui00iNs+aOsZrWkUhA3JecQPWG23BgZrYXawnAXSxe5ITBV+0dQlfEbmp0Or7c
LRIh2dFmqlIM713GIe7OPOtHdvyFG2KeLeMpic/DLsMT/fjR8mEuvaA1YP5Q+TcFX+j+zY2UVFis
styCq8XJgsrj7KCNjnx3d8ebQtyKDXVVyKP13AE1A2p+ypxt0isa7kj6kSYcjVfqNIKMpOeHN1vT
HK8soDsMkbURCc7uF/PfM6gzhotelNo9hE68E0pp3b7fm96YewudyfJcptXTK7eoPsGeXOHYPSyK
QAIoXtAX4iLeDq4R94jdFFby0Wm5czad/Bu3mL1lwyR8Xx+schvrdMJZ95LBsYDYa5vyTeKpGN3W
bdYEnl1vUmF2pHITmddg4dN59iWGoWJTR7ZQ2Y6TKZ+shkualvRX6Xg5jKS2tB1HkOS/+aoniwkc
TQKyi9vuCDzVURLgfcWTR+AhluRmKqiJu0SyyCIdnPGz1Wq8XVii7JFFcihjuJszccD1E6OB1vZ4
lk2+VuVC/7dIuGPln8AEX/dxkGUQpYTq4gBJqzlMezHNrgHfM+aw4pfjjHIftZsJS2shViqllszR
wcRVk+S4TJ2JE7GUG8YuvC8OEMBGMkRkIt1IlrIhjLAdZOmIYA+Ch8dM8Lf2r6IK1OouQKhJn4AF
ui5OnqtHiCqembPxIl6Ye3/zURhw7HcYRPyCjJvcriI7BW6ycHiwKuRU+ZF03mHpKGJQmo41rB8Z
GdmE94vEqlk0eTOtD5aXMfNSkZKj+mgKCqq12uPblIoQl0Bflw7GZMJbDsmMFcIqSSP6T3E72SZ6
8kB6jttQSWHSM6bo9qso0qCOLY4ki6WMISueyYqdPC1K7T+9rhwFg1ZzhNWvR60+JVHiccY5ycb4
X5LbFjdE4wj5jq6blJ4KRb+SRLjgZF2ciEf2w5RIfUpaMPbAAHNFcghxJUFz7bWSTHjl5GDcnfdd
gRB635PChz2ef142R8PueDavk7X0xK5Cyvs9AVjYMs6Vo7jQChJR/Ma2KyRYqMGftiWwblSPmbca
Mc5w72zHmag5UlrOeQtxJHY1jupVGZ+RgBCIbjtSXFNyWGjNN1GOFF4FOsK/C2L7qvlX9AXRhCPB
n/2rKasKVPXvL5LnoDg1CiAHaGDRAHwbF+LNn7nc1nPUNgwWe1ib7dmDyTD+oOEJqx8Xaq1SKksK
5XydmHnNx98Hm6izWDguI0YHMvSy5PHLHkyzX+IWahlwxKzd9fzyoH/XkPLHuq7MSYbkQY4Dys2F
3RVZJQbNhx2n7wJPbb/3inOuarTF7rjmOuCKcvpP0wPTBcPiFCwNs4BvofFxpwjxtz1l+J/zPKQm
sVSRVfx/VVN3sgDED6Io6F7pbKm5KOmjcdOMVmnBU0EhP61Zm2r+s8WrDLnp82ZDT0doffirNZED
kEzDDAUbA1NKtXLcm3oYHKXI7+aaLSEiEpQAV82u6QCNwpEKu/Jx7BguH3Fqe8pI/JXfUtJ4vtQq
MkZWU3qD8+KJja+7nQhTf3GkRNp0nJibiqFpMMNX2vll6h7F4CyjuhjGTWNEFK0Tkx8llpW2QSz6
UiDzOJBuXvtoWyfJ7esZnWI3Gemdivs5YdmZEfvZhfsBbU2DdbtE5feJsrrpJUV3IdHpumQgWK24
5dwkhT9kjQ0B225GEVziAJjo4GN1XWxEooCZsvhpy7R1DW9nIUVNztSCHDp/rOYT/BcPsvT/8ZQG
nB/6bF8v5RTFm0IuD3ITu6srrzgFM9eG1RQWWByS5NYrivpfzj4n3O1m7CiKZRytt8zteewBIuuW
nWdOU6cFjcWJtC2z+yDu0MQzY0oPTOqW1HvuEQZ1LXKRBzTobZrvLcKQ6eUU/aWCrlPqKiD6NLvE
4a7cGVBtfXQyo568H3J9T3YgcJX5E2KzaYaCzpjUS7ouYu0F4nPiQSphP4b1U2hLzAJNBkjaVhh4
IlguDD72pzYL5nmua7pETeMd9yy2s1dpOsLg0eSztra0tG/lC4NeOxvLuN7VqOPwO7BlxcNgYNxZ
GAxmM7QTLV8haeHbN8UOxEqAwGJ3PRyrzOLf7pxYwrHW7O2cP+tk8buZZ1BTJG1FygkiT40U1P9z
iCo/oB9yWjAvCA9K98xxrHhUgHiT3md3J6Ms3pg64f9vhpl6OEg8MF1u8lOM8H3pQ169KMgobXKo
VSKGnhcM6jQrsw0BLGM/G3/OXs59YawtnnPodVAsNzda8PGzY/jCXogOW8Vt+B3KsBiyh0pl+a9T
1HyEgixxi6jB+3bd/9P+x8xVq6gJinJdJ6RJLMJONHSQiqWJAQMcPxAZeIDRA3cmx7p0A+w0Xwbt
oT/e0a6ogDUm992DV8s8JrsYeXES+807LoLgohVMGmKLPr+MLU8+tBzG8mtj+x2mQ+5JepMYtNpI
pocCIUSFyuEtE4bPhZ9pqtXxCKPlwX+lzByUKfwqbM6IzS1l/OwcP4QCNNuvTa/OX5YbtLnV/o7l
wKmi4WaUfFSNnhKMJbnOvcnuo2hZyx5KKbAjLXPna3eeQ3g6UPLJhpwdf44Qd7ZqzfxkmfETbKmb
3/K8lzSypS8wnz+bDVtNndyuAwW2WL3sFA+QfXg3+HEGlzXL+90JArNvdefZGkxJe7Ddg+pKwCXf
KUhDilLNu+dZggm/5WnStafzR1MKpgaW0RcxSIUhhP/oS8rkeF+XcIxj5vmN02aCQUZUloxOkGfA
5jhn7G6AnszCaeG46uJuxOmfQiPdgmZ6gSrB5jNj3Yr1eyRPVliecQ4yxtATeM7iW+Qw25QA47Cu
hiNTCn3/6iR1Gmtx5oHEBGhhiODp8TFhB3Q5eJWTSXJkqkA+M+qQzmECg/BLldtSYajpvIfSRUGq
o2d6p01ISLkX3xZ0qQ07IIDevzlWdToFOUv640uTJe5Ige0/lmNTeKIw7wypl6vH1UCp3eTyG25V
BOCltT9VG73akp4ngHkuGdrv3vmfhoAqTR+JujPBdhJlKJmVyrskhcB9Gepov7nFJZ6oSLQ5blKI
DOlJVRSit/6XV3Xr9geQBasmyhgiQJAThIIgd571Pohd0oHr31jftH2+m4SLjGPxuGVGFqORkc7S
z5nlNhhqqTsylBL7ZgkLGAH1Tk1a1+wV8Z5RZSJjDqOEWaAdqxXUNc429leFCviA+tPkky0AAn3C
dFHGqGaCchquOGDCet+89oMX9j9W1+BT56uDVTa+514uhCKnzOueK9QTwBT7AQxHU49pwA+NU/r+
nWeQgmjRKpXyM7h+c0ROJ76WLnMja+C/8nUHtGq7HK4sXT8mdDIF9/uP33iaT3pTJstGHmgpykWD
bPMR21QPR6+ZGQIJN+AcxXmfms10xsfzd+m6N+oeG5VZX0sHKES8dom7jUp/5Mbs/kjJROTfo8l9
029c3Q9gbGoaEA2MC8xtiDaxFbK/oSwXdsUmtG7TT9bpWhAYgXkHrfZIqrr/hIpDG/mNlD8CC5AI
ltiYIOZ0x7zXEyPaamrC8XwbT4+jrMvs8LQr4IOQOK5mBpL0YIHpJ57eB/3fXvMibRVZn86O+trn
qIbajPhDca3fC6BAGDoQqoVVBveUGcAGTfjwQc/prBAW05Z704+lj5jDhpc43mtV5s0GKLMA4V5j
8/xeGdRcfF+7R+QMqgvcADnXAmgSQF8N9vQWirTulOpxTIrXz7xgZBnfk7ZF3JJRzX+oQmyU1LDQ
H0/AYjP9z5gYRMiIYk4ecPGo+/9hC0I7PTz1r3ihPTY6pHdMVYKTOuyALlf9OCh8i1efIkpeJbOR
ULdxH1WQ2r+lEdUsMvoCnI7I0c+e0tE+XAskQLYGBsQefn2pn79mVqYQUYLmPnjmmNm1O57hikyA
/zkKre4df6e+6oUV0DxFxvl1eus6Au1pxSaH5SHX88DSihwFIE7MNBN9x3ioLV37hKHy7eBxfvPS
paInzHD/Kophr2e1qVAfFlzuTij0F0xQTifY6XYdnnhZc0pmiCchaduqAcTNubdD9YwwrMr/CXvC
gxBxaAyu2gtSQpztiGkMvXWGMc0w1hmnfBQ5mgOuXq/ulmJJeVYLF5/x13koYgjAiix40T2fK+jj
Q1AE3Q3UwYpVgb4S+9LucT/LkOEPD9R3G1vgoMQdhar0HeKrLR3X6F2NbdEdXQBAh86dpLn/MDDQ
uYOtlANd6jE3xPmrUnMae/GzHDeL6lSUS6eyFYTzVx2en9XTBsBXl8LM8Dt5XM/ZXikhjIe+gv0F
1Cc1LHprMMeVUQTJuRxl2mRapx5nCL2jz6epwt2YffttnFuQQyp0Y44uw1HyapU60P6hfGRI7TYi
CpVL18u3zDaGDaxNw45nSbjl9CWl8/IXA2YjURa78IWrzj8vkV4p5Gqp+wmJQqUqletct9HzpsJA
OfK0JxXnJCPXqeLtAl1xG8WviPscvlVSsFiTDT7/21Mw/k2Iu+yiPgtqyEMBLe7y/R+u/jy711R+
JX0OTshM4QA8m1uUOI/qd5j98xRkyyBzd+d8BECKU8BRRZWJn1WyC7rTU4g39tFgJE/KxigHHz1E
d/3TwvANkopw6I1m8L/jeHK/OyOV72+R3hi5anWpRmP9EjNLu7P3QUS44VX/dQFRH7f6kngZqRyp
sn2oENhHgkRyAax5zBJCey+fnnEzzP54CBbYEY7daddALRk/uvvK7NZGPhI/fAtR3vMPz0lhpicS
fDEFsKAmWlr42jDVKO7b04c6Lh20dhpbTxCz0K11WXTld8jA7wrHtkeNa6e1Gf+Kt23mfWn/E7Oc
9rox+N6T4IQIF/bhShgwtLBAAEcb38vkjKs2wiQyh/oF47ZLccPGPQYiLvlIeI/L4lBPTlsNybjO
tyq366wYKAAoHigsqerBdmX0BQwzT6BuOWqCPJZ39CwhjZRH6WG2iRiZcWkNbVPI0KeT2ToeK2fl
L+y5ZoKZifbmupQqfua0cl2CX3PV4dygk6SkHYvJ3wYlktJNxWX0IEKipjW6V+H5gMSwBF5pIJ6g
ae7dLWQnLUD446Y5NqfxxOPiA703hvv3U5VSNzLWp2FcfQtRghpmzao0RJiBf0Q+8n7fINOjWDwb
eBWhUgZWczckf9usNnNxV0+iq+3G+NX9A7v31RanXQAgWeYuWmHelMht3fxBLA8zKiBixX14HOHk
YTxa1b4UFEGBRKGMS3VQapivEnV3203vodbS2gNPVBSCBUGeMtk0oJC541WEYOfSD0mYLjCKrhde
Ftrcv//lgpCK5AStMneZk+1vXhqpt54t7Lffa8jcRuMaCPJficfa5zbL4nJARA2ADeEXQkPzGxyQ
R0TqqC+n3a5WWg2ByZJtZzT3JGyYA7N+V7Sm9XJvBc4RK0g2n1QbxjuLGBWlzqC41bUpm5vS7rdB
dh58cdOjCivvdWeTPeapsg7PGepnysmfiAxo/NqvEH+VDc6z4cedmvO6UMeVVB9zN/rcWYLFE9TO
AwC8xRxpHuNh2SRuuYxf12U/WkjsjHivJmqORivwGbEfKc1nemS/hw8a2VZ2sEBKB8Cvsyi+zlma
HFKklVFVginxrjNFQwUoXI7IIlI5ycbu75rN1vnsN6IaDb6Xkbr0QiWJuo0TWgjvsixnPFucAK6C
gyYCyyDQnYye5BPmsZKjx6e92Asqa+onKPAS/37ZLzBcCyIo+YT5qwtmq2Ut+qj5JHDNNJtiTIsq
JidgV/BIocKlRDjhRTNFmaTp7Xp9jvR7epW97M5/Iocm9YkToLDSAA15u/qAtHBZ48YsXvSa79WO
REzePnGvijSv+4MikCLmcw4gHMUIW6bIBepDUDhCfn/mehLbnQUJfh5tme/u+BDPNI1edsSmAiPi
OEGVhNkYa2rP6EcYcLiWKrQpBNRzKEJeNCD1xG40wbsA4LX6W6UT7IMWcxPxsG2h4fH8Oii1b9fK
/kTPOubVbRxr6yuT6i35RAk9+3dQw3BXTkZIVL3FFw+T52NMFmlApM+aQCG4ZFTQRJpmw8vke8f4
GmsOOp4CYokubUPRK2sGc6NSdd5HRO8yByGKDjBuMF2TCHmk/60H/fMDbjo3dtEEan6inLqVx0M9
sztF3ZeK9sHfeuwXy0Raq38+sBYcnGM0ZcUJ6273usHQZsw2nnDRo32N7ypO0/uAnsey58zaO1tD
xXvLQUA04ZA3YK+gjOPEEWDYLm5hur5B1YCTJyJjxt2fZWZhDg6260FHUi4Egt3qJMZSMPq000rn
UY6AHzhDOK42/g3bouxo6TBgGg4uN1ZYT1p13lp4BiQgzzeOXxTaIYEoQMrFdhlPWPYd3IzBhkQs
OPw/kKzptQRhxgw0qNJ47iLYz0iNBcn8fjbsu8uNw0MOMvNsae+v5wLQbAP+AjNjULNTpOLZm7xl
sVR+EMLuKOKiIJqKGKQfVSvharetSQ4/gpGzsz4Xj14jlr8eYbkj6fvPbkZOl7tD4Ug6n5nXSShD
tGU5bMM30WY1KlBHT4zbzKukm5bQ0VbZPVjdMfnwavK5H+VlZV3pCnbkClIzkBnH2XPQuLGPa5dX
zSAoVbQvVzPssVKvk3gu2LLhWjGk8WM4EypkY4JHLAXXTi5PV4z3j5BllG9HPEbb3tI9duE+qZPn
8mgwza1+DSkHLzjeDwjMksHEnSHAckBToeoZRvRlCgHThNYZ4vXJjolQ3PFM7Tl3OdV2rQ/365mk
dUfz2Tydrb666WEpbZpZdyE0VCir0hrVWEC1YZ30iiu7B35BXIIQdgxe1rIZ/0w7UnN3iAW6VBY4
DdVEkfOG6Qd9jLzb5MO9RYtfK9JbnUaGx/GShFDDRnx17j8LIQ7/L49DODoSVKG1JluoBrWzFqnn
eKfOMchL4DkhZ7XCldxZ2uazXT4A0LxBwtg7Ad4EwWQHC6IJCfFzlu10siATWHtJRBe4i6IVYAzN
OoKmcKqTnNh/e/38LYl1DB7NvizabiaI93l0C54J+TJbfkLIr/kfrlrubNLHqVPkzAW1rqk2TQeu
Y9HAIxf7/XqgKAoiyLraQQvT3ziCeK6Rh8NzAJbS56RhyttAlvNIjS8oCybOh5gVXVYffzuyHrSO
8P9BtCfbGQ5S9OHqfxPFnQ90Kwx2DgR1w4JcCil4KLkK2Gz3RdaZGNaly7bFalMv/1mhHNX+jWix
lTCa7zFKKfFpBaUu3S9tLwsGikIR8Lm8kx7CJwcmlMBsC1LuJHmtq+FURpvKXZsNBlDiRHjlpTg1
swhklxQtBcuRhOy1xxQwiphKZsbpZXDo6v4ORPsjXyl2a91n+xksK8QJrlIAmW9xsqLib+1V5LPZ
Xo11B/IENc6W0PXJ7ckNthBRT9UEhmog0Q8ctysyyWks7e9O5IisxqA0ynIKK8rIvn8GCHVRnysU
tTkkSn3+8ZQ04bsoml8Faldnr/9StLo20qv2JSyaln6GftC/ZSHajJ6CHknDSTvLUYa3ZFz1cgn1
iagQrXZwygIxeT7DTPyYSd5k5X13PbVyKtygGkPSelZ9JM8RHqW6PAjmzVQAGQqGDYuvQewUbbVk
c77eRZkxCYFtkrClMOXt/ZL2bH4FlYCdoS+9/afWpF/o2/LCN5ooVUC/UklcfoEtZf/sK0MOaq81
9lN2ZepFXRVaF5x/fiQrv5zbSf8S+fhvfR4kpvmDLpmOhqmbyKBcLX5p0k2kzId69fVKsgssFmxA
LPdA7OQ70/705cMq9W5gh5VDvZJX2ooqHUM8Kk6t9LexU+wAfi9U+tXHGqJN9LrgJvo7JxJId2ck
X38o54gFOslDbc6x0xq+iu1pqII0l1wD6vGVrh3yrCxEt7B2UAavOzpUVc1uE0lBPrBh2tuxjL/r
c/eRFhPHpPMoN5jtBHHbQcp1FRZnwYuU3Rs2BozpryxVlb16VlzELHxFy/U3ZfXsW55hpFL3k37w
1hr82JWjTCjngrDf7G80SouB2tQ1v1P49dm1Uv/6KSBpg0sayPCVDw/Zqswppnen2FOcuJzJxro3
Ds386t2fz4W074R/LzMKypjgfRhxKmI9T0T34HmAD0+dmcl9MalSQIbeB1eycOEdwXLlCqx+JvBQ
8HuypHGxsZXkt5DeuLCIqp8Qn0YoiRWgskTxHNQCT4DXyG/uNv7bxEz0di9uP5XRdDSiHckn6bRz
ydfG+zs7IrZ/J/NS3vmyGxfpPVwa5FsaxSA/KEpHwxcN4Sd1t9qXbQDmEvZQqqj5rwcP5O9KrOoy
ygwa7a9GT5YShJOM6t/3To5RfAWwlb43j07LWD9NU69Qo+e7yec9dj5ZxxthTZ/vD6ZaJVrZ34T8
fkAOJcOf7908hUaQ9iltz8Sw8vmF1GCR5YQTG/GdmHTXymbZaqqBbwhIrj847cVTAyTvylM1LJGi
uaSVu15ZahnHbRep4fM/YDq/MFZ6jdGy139jJfUGLr/tsi8I/OLrXTwZZTPFJBPj+vOJyHbrFJSI
tGo3wHpVH3SQeZyWc6kwrh8zwx+5jhoZ/KMFlWiT7sfW0HpkzXYMPTgwknOGBAC9tTCv4B6vxzdF
pBqozDFJZrFHRqvnnDkPH/gbD9/UZkF3/z9BQi/5CdHkzR0wiHbKM6RuROSSOleOlJy8vPNT/ei9
VEbGKN3JXagTErCeB0A0+FY4vI3yL9d4k/8GZ87ZfSCHFo5vkV9lGnjwJa1uCPxgD9Tu81so530Y
qtzNppF/1CHBnQH2WvM7hk7fZ7agSyWtau3d08P6JmVS+a6bxCcwHMZXQYAfaCggxhBFX8KYVPy3
7/dPJujLoryO4oqgWAx/050KSUBbtlUGhUDGROcCu/xZ1kLk07nodFrbeQ9hwCj3jVPQw556B79m
kmINWIbh5cEwhCWYlJATIYuRKPthVO64Pd4KJIMp/qtqtNvc5vinFiGC/59t4V1+E6AphlWoNk5i
3K5bem+mPjNnNIEggPOP0sYrvA5iIJMTc738fAdeLdzDuThPpJwstgA4RzxGjfcps7H+pCoNO7Ed
aK8M4BVKoWttEGKG1mpUHpQ4aX6NQ/bXZ95rbIz1WRKO3GC4U6a1Gz7Tk+BgyqaYA38CwBeWnCdO
QLU1kEgICpCwfy8b4d9gHyZxZiVkkvxxdmdSPmXh4kV1DzdZLrfuWjWE/x4q8Ojafv7rOTpvlf9r
lEThyOVbQJKzBWlXn2Yn7PcoaRBr0+rQFb6IHMZOokAUDHDmyapRqiuxpx15COxqTEwCtQ/r6Fo5
+bP+/Tgv0kUkBeDz3DUcDBO/I5zxaw9SUQNYWkAFw5G7DAJbKTyCE8VzBlGG6uLzp+SKXlBN8ZyQ
wh8ghaVjt7z0sC7iMGFBtrh2T6kzBBWhumj3RwQW8kXNYU2oAkptwcBOg6m5qivP4E9P0PO0+i11
gdcetL/Pq6Wrl1ftR8jgx2zrGXsj38P2ErPrkPUR0CufbTvvlWvjZOi9xDZVkDG8OdltwsN/RDSE
Taczbogn+wt6ADB0UXMHgUV2hxYV8W+9i0qWbWcvF6Bg0Wtm0pkdKBO1ErqM+8qDILzQFPkqRGd+
Nx08BVAOoIO8SgUfeN2mmH20kW3DsXhbvy/UGxiw5U82v5+vZOXyTR5dGe+KRqAahYLNixkxJQvd
RIsovUCue6RyeQzv+2wHVQeRJvL2MLaBFV89bXtzlJc+MczzJi/c4GKvStGpbd1HvbxK/EGckPl9
poTKtcMnbgfCiDqED0xVcotpl+gnuc2HBbqp3t+X0pCljz6B5sEvORCPh83P4Q4x0bvWapuUC7Aw
kuht7nrKba4o4XRG1Ispm8sFjkS49j0vRb4prPsfPmStpb+6ECEM0lG3hjl9v9f8iq81DqyNAg4Z
aQs7WZulcuGUtvKNUUozXExNlNG0rAGmkd87wDOEC94RhXThXjMUUweH0hsGinzlaZRLZRNWA2W6
Yii0y9cGuDdA9NZUIcjL1KasKnfdqjpFyQYWC08CzROJswnLy70QUlfaPKyjSrOUl1O4qCCMRHIc
r/IC9OuSwWBd2FVc1cUCDwJsUsN/yRNzZniRjldKNzed1aQslVNu0A/Berv7sKlvqr8vhlMEa37x
DtDUfvYrYZ92xCsLUWYV5yMRpBtufMEFCSTSRHIE4bubyVZdH8j+8S8lGHyKW0/OnO0Q8FizzIFs
e9SadrI5Ugu/zmO6soVuxZUx6mbR7fZdbhB9xx3T2fKgHNn2oeleu/FOz2f8/StefWQw7PrnMDtE
l1euOL0XmCr67aXd6YR0jzssuQPAErui6Yikt1UR47OrsRbCiV0je1Qmzy0GdxPZAec293UlQFZW
iNsce8CVo6VB0kyuSfXlMGr9mi23NHp88rNNHyMXNHYdKbDz70z+HQAnVAmHSDQvumQimBufyqbv
3TgGO8tgkkqZEF2w05mCuQ/O2z0dOz8XbRvg6hjTgGkJKIJF9fL1Oou2GRYLFbmhxShOSaUBzKp8
hQDJcCStvm0NoDYG9hmRBNHCDlYLxWCnExacfWp3QdlfjeTcTMgBvOWBw16+d2IT2S56E/GJ6jCc
lJohdm7XYXjG/taX2m++VpDGsCjO0GfK/G2ExTC8ilOC53mXST/KxqqjuKeijLEsWYuOyLsxPPx3
0q/7AsKUFAUjiu9Zf0ErjDSEyuAyKFCBKFrSZroSUWRmmxvaYv3+HRL9UVy+hM2X6OEZvPAHL+8y
5eyC5WmqbrBLO67WI2zAuDX2IZxM3FfRwRfmgP0cvDnMMQLlBkDD7hCnMHKaW5dqVmkH3TIk3NwX
a9TExwwdU8ruZaFpE4obg+PSTyCbS2GkJh3g44Bqn9TD2fkESga4v3rXYYgV8Dwk82rhjL2zEkOO
ZjwVBhJ6X9JH9e+CSwzcf/r4aPN0qRPZKBKw2bOAnw3qVIUuWHBWiQYU5tUR16KSVEmIs+4091rZ
oYZt0CddvoNy5HKddVSyjUVW18KAU/sOoMHw/ySqEr5chSQPYr0AKLGq/bqg+qRTHL+SE8WRsg3I
DFTa3WTnI25VLqIj6yPAHbkgs2LNhC48kqkOj42IsKXLkbvfbZs3vu5CSjO2b1878mkvKl5L1mPW
45k1MCwcBZm79d5PJK163Nuc3IlOML5Qp3DFWmEWkYu/SgjglLrKcEnTp7CSJXAXSxLg1PVccALY
fKSfFkZs81MpZuacc340eOWFzd/xPcM7SREj5ouxVtiBHAlceUHBBGEXDPZiy8DcGxfDxkIUyYbd
9F3bk5qmEleNYYglp7vBC0jEFy+8xyCSeLi2azbkqJooJ2dy/QlvsWjYrqcuNy5mkSlW1CMv1Fh6
5G+0+NFvInBJuPI+9VtoTW/ft441JBQlLEktOYBD+t9W0jPmFSVwr4c9AyLioc+bFq7UBfaVzg2L
UmuPJiRBQS2me5pTcBMIJJGS2UqmbBpLSzrwZLInzm2YBgGqZLpyu0s4ZWddDKc+MZpBNUxVqr7U
d/YxOAp6WNHw0YlLjh6dAxjwcpNMpBdECjIsuUlwbRxCHeyHOmnVaWwgoJD69r56559H12yvATEu
OnsKmiLcm6Kp27JmAgM7ezSibns+FGoKdJ6nhawJkf1l+qFnaaUv2asrC1+GWc5VsdH0LoSwgXkw
50VxJibKMpREs5GuGSCAIxpCBo7Uynt0bUyIWNv7QXZBmCt5GJIrvY+hW8p5uQmkFFYYjqWmvLfW
ZMYfP59My/+f1+EVae5RDcgVOFDeY5G419kJSmY6bvNlrJQFYnWw550xFFPpjjBd3Cn4BmLQiclv
FjscIbTSecqwJ1NTUfjehpDJe36on0kUyYF7VbfulkDM90t0irzGnJ0dnsTyPppMGTiMBUzqjTeS
MujFjdWGjV010RSUeIoYqFA5x55vbe3MrhALLCO8qGlRBc1Vq36/0vl2yXkUgzT0R4/M6PaF0DAb
y3YwBNoQJ448cJi46CCetMhtUDSPTMVX0hw3htpfSuHIsWA2PS+UZV2x8F6tiW5y7CZ/RJn2ud18
uHF5pJRt+dcVMo7YoG4dqaFptepNr83xCpJ9C9cMcPfeyEFQ+WuFqWwkTVwF46u4bpBVa0cI3AA8
AxM2omcB8tlXYyoB2Mqe5l6B1HUAEbkcQFx0aBEatonyDw90TDbItEd3RiooDUq/+F3c5n/b/VEu
0IjAFigEzVBwO5E7vH5W7oy8BFkIjFpspWvQDiKyfj6gVORUVgc3EASVmDkJckKekJu2H34dkVIo
QzO/eFY1vvLxLYm2beV5a2x7G3Hcty/+vXQMITa+bGY2PvObx/lfIlz5Sz0H3LSb7RCSeQ2NYhr6
oL5lnOn+JQIUm6fNovkdvnl4W7UrW8KrgPbhqft54d91zv3F+YdMcRmobrLvTrkF6/GvDhgYtNne
aCFfsqfMknlE+rIAeFZsRwWamHN8A5rbBs4v0ox4792CZs2GCeeqDE8TV1vn2ZAmn6Dqz5rit+k9
auWLtZQGKVKG+Qi8S9YJWmX29WPVgJI/YQUJe5/aOk6uzCO26ghx5iDG4dx+3KsDSRFBBBLtgIxD
Dm6URCf3a48JbysuKCan0E4x/Ct8eWHDAo9uL2RjUgQXxA/ZiHO/NdTz6xmew6k4K6teuRxVix/g
v8vY4qOiwq+U2HIDK4LL5NRB3h/CesLmLEbpl12yDbIVUbzkagMH4JMzcAr8zWcPjcM7EGaW4Hqv
o4vH2H+86fZYFPOJu4LZhtNovQCMKc5Q5pVidiNO2T1AyFneqgjwh2S1uRHLStjxmY7BwTPyz9UQ
cLnKCJOBX23p4+2JDVB1Qtw4O97wY9CNZr6db4l5jdZYCLv4LGXqM7s3cfURcLwwyZGEkrx/nL22
lR2Z5YMbm+8f3w76/yW6V0+hjUd/kBYb+b81qUPx5MWuUAZWVqYNlH1h9IEKmHSvqgCrJT10KzGq
N3umPA0yJF5n1qZvueH4L1VIaAmp3VRZmN3XmGSefeuKb+Lzovee3TvkWiJUemIoe9Lf4ownFalE
OMIMm02ajC24mt8kfeRrwAljVk8rA2J2ph3euCZmx4uUyb33PUFub+5+vEEj2nI3L6g9CTyb8JIK
7WEBXWdKe75V3Z0bhq2KSHu3lTkwO46EqNvdEdm3xia9se+o9RTFqiWEEGuBdFePEjwg7rwkLVMb
ZcZzw8i2WI9XECIFXSjlR/5JcClsYpvD3A9boOIVNtTicN4laB56s6RUuro+HhRqmc/RmCPq/Ocl
t6DoBWcos/M1jLGkugDnoYesWhno03FfIpbqG4aCLNu8tn2RX4VykJC/3yDQT2FK70mq22NHP4p2
98b3q1gHPWX6c9YHi1gPmKmr3w6dqF6Mmk/hfJbPwFWCu8ADthj7myMjmd2HmfMFBmtwSQAmeh4/
xzhfflLttIIHbpIR9yxbwaDOG1MSz65OEUozGxHgRXHDxxSuROVo1MvfbQv51unA6JYETcIFHD5x
wCn0wdvjjioph0AzbTsxrGE0wTL4iRMgHvKZkRzAB+sfrg/dHIhvx9CMR/TLkHFM7mixCVD8WybX
jZHJb5KTa5oAQhRu/acm1S/V6fzpCs/T1V6RmFoaXD/GPEjcSRUZqQdz9WD3iQoylgrsbxmtaNn1
K4C21Gs7gChTFA/fjZIhWZIyvLmBj4jSGtLD34m2ArYrnE9EyOOgVrQIXhIzi5/vs1h0KiYvljJu
Y/2V0GDZZBvzlSwDmipNH5NYTgbLesNLkF+p96fDXg4rRaPj7+Esht7rqTq2metGXWKe/oId4jRE
Po7+ymm8ox7et6Kois+SOXGM7osJDkKift0c7hws6ZXy4QhySe7LLKZal9PjyYguVe+zB0awh15g
0aNs/p9hDu5kri1Ku2M3G4w6gnf1v9KAG2zIxVPCse4kKKPmzPhZmP0xnuWD9Cdy3BV0fUxNs2f7
ZQ15kR/DFLPif1q3tV6uLBOPlTNtlfM3twMXHmX//b2ET9Ynz+IuI+2sPXUyygUGVAjviKyHT8go
da9v7T2cNnHPZjGJ1eRez0VetXei/RvzLxyxSvox/07aBN8zLnpx/zkrNRYSi/H93yc4AklF28Ac
7bSijWyU/wejGsq1pGWcOH6XqIPVo6tqL20hcdzy2LyZ8t43/AL97SHJh1MaPVQWclH1/OeVGtO0
RsRRgCmQA001413Nd7hQC6Ea+ZVxEwSgt7bCkS/s0MsPilC/hC9clounRHJDtorc2YN610O0yYFL
hUfRQ0YC3IaOC4GPlqslNQ0jfVPOwfcbcTrLGuEYNT5WIin+luozxUwGrG/m0lNX1XkCrRy2uElA
hLX9pqMq3m8hLchCIV6AuR1sK4hqctzb7AjxEtEL3PeVYITWN7RPixmOgU5cSG0FFTFt82O5gz/M
ZTE/NKSqckrKxZkOIIinvZl1vX89llnhWrrxJRejgydyObgIpED1IoA/hSMdWbYmcGUVKpI8Q+dp
6rXalXRYJkG9AZMI+ViWySsqd/is3zYI5TZEFFbJY1iuKUK+TahEQtfJAlmZoT2kUksSGNUC2RhN
VULbxyZH0F7SkVpAj6BQsX+SVnqjcUMDr7EgXJyYy51vgElMOI3QIj/btcLOkxR8DlFbtsXzTh58
guc2p9xsXUVoOUS9OzhpwHxFGGUwngDegJTN5xfg36V6OXL2VfdVFfB3HjwrSN/PrwtQvEYEzt8O
V8CchY4l0yEerV6qSqEHVnNKDvsWntsOld6z632Qoy10DLmwmlYhkq7AVjgIqZuyeJVT0xejhfst
kkIza0jB8So6KOB4p7Vg/EfLLorcPBYP9Evd6Jxj7Of7BXgzW4dTJ7uqlY3540zS9KEqGOM3prwT
cL9xgnfu8LV9F4MXjuf6aoWPZBh1ybL10Z07GToejfIWKxPax7tejUREw3SndCoSspnz/UI0RQWe
b8dvLIBGXNZQb/IYiqAey5pvmpiic4YPemj7OaHJdLlLGZqsYbmzRfSwWAYiuiKJvwNYGD86rMC3
BJvUZD+qsAQ/LvgNgu2iFPtgyu8uXlgDLf06ElYFHuy0kEpK+Qjo6OeTVvU1jgePctlJ8HcuVtcR
1VHi8KPta5MkoG8omfMX2JVCvfpRnViJ2rsepqvG5PrKab8jVCJUXuPpGpQLOczJUUPgq1TOZBLI
6h1b2V0X7knJOnIUmLxmW1l5iIgYq5FMYx/Hzaj3yWc4ULJyVkU7XBuCXGoGuamw8PszZF5P0FIL
OqZ0hpVM/3PtiaFWwqTIklLUH4l561DpDIm7s3+MfGWPBG8vFzflGR/UGvbkMyQ+LMbI3KB8MXOi
4oW6vo5P/mafTPnogTsfFWGHF4rp4a99iVh7xh7ayI57/ualrVnXfwQSf6EwHnbwJLVCZRu1lhMa
QIpA/ObtFrARHQO0qzbz6byH5omb3uC22e20UgkAgb1e4zXxFJpgNh7aFbKXjgQqokak7f4yWFUh
PqpH12edpM8EjivzwcehELpg5bOlL7XiNm1JpmLJBo9Kwk3M547dxS6iJTgFbAHZ5HDZklaY2V+U
vk/ROv8Et/KXEGJHAw4fLHXMzSaFSzwb7/arciE/znn66Aq8eFtW1S6zEReLKjbLyMYvPB7tbifM
emKbsxtYhQ0t8J2tOb+YAHUchk+SxfqIZ7o6BDjSMDktO6kKeYeii5qZcHHBe9KJJfBP2mcm0fQG
U+F/wqTPz3dr42jo6E3g5aLWFv1a4nLfLsUl31XnNAwcgqIFOIKWvIgoklAsBzOiQJ1Ed1lZxvsh
deDO8X+MI3eXT1qLZuZY3yuJyhPsKyooDRkZKrza8AprenRROwOh1v8UU8Y61bzcyyEgi4HubvLR
K00Dll7cBX4MCzRY3GENQLhOWRlhLsNmjsd6Xu5GGcdzgnthSAVu8MsvmIDhrodKAQbC0wJPaM2S
w24ULuItc9M64/r0nNIZdKNxPX/UDpB2TAXgxrdUYE2K1k1V55fvLt6gBqs7n1ztaogM9fbSb9M1
4cqEZKzDst9cuRebri4SXTPMUYSPNUQHQvdqStNuWQ/XvMaf3dU9P5uZusCSwvOODgMNazBxKq9f
0CZaGdvdYF7wkkCckl9ovgdZNjQdNQJfFh4BYHSFxMMDV9zdxSde9cw2DNMeYPYzexN3JXTKhat/
sSMqulIUwxgR5vFI0bb7F1Q3Ev/wFQKeqe6th5GAeqM7OHlqyNdaKPnQSptflCrUApkJ0TJalFv2
haLUjERTAMX6kUpKjAAQguF5ULjrxL6MLyLBO3TX947aiHS2l/aNzPoq6SjJLGMy+KtvrgFVgUNA
g9f+8xLseBs+nYaF1Pv3inFICR2bjBQAtWw9CxLIQDAGa1sfrJrfIersXJiG6VJ8XrR3sKLmsXQe
hPOKxgZQ99qFDk5tNWpbIS7SEEcbjqbYJ4FAXE65UG3x6KQmyATKuJpfJ6dGEwhnJObT1Gp3UYyr
krZYB4JMMQlER4bsSFw2RKh+9KkXZi38D3/nJL+k5APoyaabyuelZs79yAc5Hj2dQ4lQ2bodDSs2
py4JhhM+lEqBrCSNTM82KGERse+abz9ReBEUqfafO84tS1E+9gjAF+kQtP0ChwR6Vb/w4Mn7L1MA
YdW5gjLJfbh8Gv5jqk/U5hMRkQrX0cG8sdcIkLzqxwPXJmUgT4TYvkLukxUvSOWV24w/3mDB6NJv
6+aPSAdzaThD7fr9jlsrlRJWrb+mU9L2lddmDf0nD66ogSSygnJ5vN3KF/fqptSVyHFX2/1tmuws
mYjmxmebblhqxWnHSGZjTGF6VgE2XXOXrryYwO8DoDAEm0D2wHJjanySFtNOyja8XwwrQ4DZgbTv
udh2SIuJWXtCgaW+vvULkgZAW30JQUBeRm1+ePvAzh8HxvR7Mu9//8rPZvd2Dz4djBJexqi+jaUY
hcDHnkO0AMqszaH6RhcOId8ipmt8qjU10rBMMvUclnVnL14X+YmJB5tk5Sf4sqGZxKMlvfXpBbLt
fBzq0pC0ZGwyZl8LgEG2dnDLUEvxxI65Lb7GTqJ8fEL2rCXhSkg63DjDVfw/8rhUlVGxTYV+4JP4
pdDQbVW6PE5qUGcDqi7cuoZLnzIAS/mWlXnfLwehmDeiztzIjqJ/8bTcB+vvRnqpNuRLQvl22Ff+
ZHdcYNS2Qj78wIEpAgRs6PZwJcMMxHG97IAY3K21AGg0y3uHgTrZwU+94TXylQ70UXzWTkOrt96s
l9Pz0Yy22HJXNV/O9WIL3ACy34/jRm0GCSwtiMTV2fnj3i66keGHuGlq6QsLbnXfx6JoI9ji/E5k
x1JCiSqI3E5XwZV+pLEboi9CnXqkEtPHbTXj1FseXlXPDdQtrEW+fKaSXgqzJPo9lObQGdp9JVft
/m+kRIpa1LSySg5OGpaT1QqovB9st1mU5kzjYxz2nGOOoomZQGcK65sl1LtpiKxcrrGI7IgrOz2H
PIG6iVwvhSa5h/CqJt7ds8cRubEP2bHOgoij+kLV3u0tZbQ7LFJ8aJaOaIPm4XkoPp5DDw/CIYGP
/2iNIfkbLGIoFrecvcrdZutaU9ITE29gvP82UeJibRa4Vq3dEPKwMG72cFILmk3G7DmD5WYJLNqr
BWIqlBZff1G689n62WYs2QDHILGLneGeG/JNenkrFkcSvZToVJGtqMG2yhOdY/b+CTcGB82+KRbR
reIc7LSdzY7/6TTq513YaFlwvW+xYVs6ykC+A1HNXyCLItRXIcFf+SoIvDlY2HOE7fmYfYCGi2jL
g7mwWEDZ2IpqW3Mh7L/ilMmNsmCmC9m0mQksZ0oPWytnNEN5PjAZXCyhgQOJzoLo49lH07DIfaZK
m6IaEXn3rCJv8BunvF8AjNls2VeelANEmy7c8SrPo8oXyOug2qKx5XRwdIZWhlbNUeiKuo/l87wS
dw2lgp3w0qW61LZCsYU6tZPPlFPGNWk6m+fAKJLpxBwwqQWuI49a88zF7UhMOyFqxCinW67yYGLQ
7Gadk9Lo9AzuaJtuY8KMrliHnbizhUvW41HEnXaCi5tzzE+ecTLYV4CLLu2rQgSHKOdqCurkTAe1
N3i9h2q+wDGd80tB0VetGKrc/dnsyfz0cxk7swlP0HfSNFZ0TBsRv72emnO9xsZvsnlWjKmeWqwj
KNdeKIuJqifbukRxTvzNwMpcx8D2tCA8FfOGzkDKD6U7KQl93RuTH1UpIMiugCV+IX67x142A72J
DU5AjF3AOx3N9jZEBogJjvzANDLTss1hLwGbPt31Bi/V6HfQgOIxvy7AHhP5PbDQgqzSqQVN9v93
t5/NdzwnefK6DcdqtbfgtSU/Zcs3U+lUvvVLIdLffjd4hPNXARr2tZPtWJ19gnpmLsFYkjUWc115
zSIf71UMymzX23fIxVOC0xZ4z0hUnXfmQ3S4kp0yYY3a5NthXl3WuCNowG+tnkupiPqHJJy9/r7w
s69JengGN3zOEP6fjVflldpplMndzEdpCKECVRIoNNfvD/tXK6/OmH3/4yeIWryGtaxlwGIoXR4E
i3t2u/yLwG737OTiTriP8Qgta4nScRAs6zPiozZjLpfdhDCvcJCNepeidJWYdOVZOvTe2aPRTbb3
ShLABekp/0XA/4Lhlbyhg+a80pSLLwJYeKpns+dRoXsfQSghvKpZuKmPgIlC+b3d+AepEqdeIerq
O37bHxuF/jjTkQLOVdgWS+X1U/Pt9eWyvibnRvFp5Z4H4dVHffrCdjA47q5ZlcDgIW8FMtkxMLfZ
DcpHs9Gs/EWFLyOkGUuJNuEKW0XPY/Wo8VZewafXCfw4lJ76MLDNZGx2H1qzoYswB77RFrbIfHFt
QKQ36mM5kUPv10IKB9rA8cRHIgOgHoEpD52n8sHb1Sl0ccEeXChNrlW6AWthVV1anE21zRFgxi35
m8DOIpLXqmQ6ABuwE6/VPXwkMl76Pn1AvuHLpC8WPy8X6wQ13QU28exim7/YpEzX8bNJofWw69GP
12YzctON4zcGpw6CNNOmGvBUKN/C5VMVGcPjYwk3t3C/Gx2qtm953FcE2rbWUm/EOSQW3Z3FEsgd
c6Go5zreObaQBQOzlVMTY9JGvk7KEu4V7E9vgmjwlLC1lPZnw4uU5uLyAM9EuXOJBPZILkAAF0Pm
N5oCLeY6d0Yj7Bki22dJCM81YUPv8oVFOj4Nmjz4FVOV/YYCLyboDXAsQcRmt8BelbyAEdMnh7Hk
T7m2zdygpJ9q1VoPlnn5nwmncu//SVQRznhxs6mQ8zM/lz9sMl6OJooUvXvx45/TrsqxtI3XiNBb
enow83FjnCWJWIU58FbI8fsnYr9S2YVj/bZ3iWTqG8rhRhHMklhu/tppbPe6Fx2RQAyiaJ9WN3mh
/sXOuCfUa7PoGvBiSulpgRoOui10x1wL01eF4xpsPM2Sd/iv5zbYxr4QbLM9LnBTiP+1oMs/P41/
bND7NGPvc4tkK9c6uGjscdpXJCY/Z/S+t7wkRPU92Aug81pOlhItX80LJ5aSHHzGZKXXt4wsSFYQ
pbRLoQUwnBcEwSSL70d6R1RSEmL0ClDCU1yI2I69E4zuOOqT4lqsFpcnnfm9KCewAIiSvBBXoAIs
SbLSmiKyRoUIV21EiNZ3sz4+qSj7dNfGtic9GCUlDExjuCy7w47rSJcSzMSJhIhvQ6V6gdoCLpSf
Vw/+yGDmIK3DRxNWF//f+1PR83qNMtBVeh6BC29d05BU/pEA/A1v16qj4kWdBvpZHeOlcOlZT3tS
K8Jg9i8nHIOZcIAMHGY6d1wo5fLgYx0b1TAm6ImE1GtJCQt9kFRauAZOdle4M5Win8GeBKN+1zSe
svKFowOu7sUa478nUQiZrMsuitPwy32SNwfs4660hZ26cJ2iLarEOob64CBocGfO04q5+mkVDh13
XpYoS+ZQemJZYtDnFA/80whakztGviUsxsBSgI+JTUR2AqsvFj6jvX9aZQm2N9/Kmhqs8+4Qz1Dq
pMLJjzcXQOiaAJ8+DOgt8/JnAiOnOEJ25eFhFonu2m0dfArRnuy3zdaQythjEQxp8tBcMJ9ueXZt
iqmu1fTiBHrzGXEqU/izvEarN/3UO0HffaG7xWLs+OH9YKUgfheFXDLfbXZjXOQVC7/aLUABKlla
7zqu88TEjoypAA/7WE+OywEJftoyZVwZ8GRXu+8/Iop9E4t2ZV57vSQKkWlil9MzypBjk+mg1AC6
xK3bwcQY0cGJv4p0AT5cFHrgG2Gsv3nCva4bsss9XjmhKYDJFHKC+Lcqtp6SYHGHlhL0DcNJx4Nd
4EV7whvPrjYTuRbSvQoLS8n5ncQt9nnTOQlD5UHY8m4HvbBuk84Q7Q9sJUjI/8ZNENQHepfinXgE
NdEAS7BDOYVFtdWjUNVoRq+fjxVNgPBz//fC+ebpvD0yX3Bf4wv4JWP7Tdf9+8NkQaLUCX2l5i2w
6VL3JVQtgsc5MK73yq7ULtSNNuP/LxH3Td0yC3FF0Q8u+jQHVbuBpDelRDCl4EXC5mWJp0clmnnj
XnInro/UB8e+J1peX2BZFpE42llLa8qu8kGNDPeSoFlmjbfUhpEbL0/MhNYO+jkGxD83ifhsA3Nn
7BX+D7zz6aoO+zLBUcQWaUtr3yh0AxBS60ms7CpEMP4BjSHfogZvNmSdiy3WSuYRsd6lXPk/9wGg
6wNgOnBxPk5ph32a5EOt7ArvMfbQS7N213eUk/KpTxfX1NGctOh3EOhEmy1aH7Pb0g7JApqGW1Cc
EQoioH3+wt9/3MPaTYo88kLyt9CMbxRaAog9aq3Zx+WqiAGMo6paX6c0hCHpG8ykr6wY6wBvdx26
9HAm6jI/C6kQcdNg2GzyaJzrLWmdy9mM8Tny2oJKyGdC8jhyxC2JDYVZ4tbfJelhUP6WdIL4j6h3
TErUoa9xRK27qqLFzrzqNmPiMcT0HzVd3hAyyicieuM9ldLYmCyodK3+U/iNInVYTU5AwRq4rBHe
fBH4dPuhtBjNT99wty+F1TF/PfRJP9Uiu6+JiTloUfSDsqLrbf6oNMKQwvUqDzdY+tE01I9NbtIj
vsZ82C6zd7xjXf/L8SZGp1UapWcr1NRw9YJyIw2hKGadCzDEpp/3apKN1xieMzWa9f1F1Hq3OH57
jSkTkQvaEcOVFwmP39+6rgop2rg7vgkqjnLWlqRfXkYc0Xjhdiw294xnup2WvgqXbwLl2eIu1jxc
G4zwv2XKZqQb3bmcKDhd4ki8u+2swKdN2Lb6db/KcJBUWaOtM6UaP77I5cuP9uKnOw3JGxvJVs/i
rL8X9z3HTfcpT1LqA+AgQjIypHLW9fi2mSNdIytZpNBs4AFKjbAlGDOhO53LrckAB6JiaaMQM2dZ
xWXcA6SHLs3cDf06a4aF1ngr65xT6m7Z7L3qJ/MyyW+DT0M6MH360lBRebuE3cFgeh9HSMpJ34OX
HiNKW+vuSzFGaO5gGAbsWcm3jrY118VrhC0yVqo6GTr8OReYXP4s5AnHfx6d+FmiOv/Wl/r5wUfn
8ciHOHbhDlr0PpOVZMEBJ4dbVb1VypO2njMTrzyRTjXFNkffs9pwGA9nlP/8wqKpCpP+r0c/prwD
Ecz26vG198yinjdNGleRyD85AbERPpQSquYNOHAk/HYnVSxspVaw2MVYFrlKJUAVAHkmOPNDcpO0
sLMPN+dN1vqQYO/SHXPwzYQ3YOyHdbZryXzhsg6COsZhWU2LniY+NtFE6AGj4ue17wOX5kkwwVWI
zRlCFGAwpSEKmehrY4fRcTwjIdJ2s3fxA4jusmiAfVlCL43Od0yVuiZt+BAX6Jjy1nEiXuRlqUu3
ZVrNRdWYtoC/tQ/XuGGW032s4/pos1uFyZVWgRRBreguorraWAXzw6YPuAi5Y7xiVuFQdhgfHBRn
poIExf/wAVHC8ClYs2E4SFnbwbo6k85OsN6TaJfN9lBemcmueBwqGtZQ/QrzRZ4m9rp8UdGKn7Ac
tFQLaZtgNYQRidWiXItPNJsntBb9RRviSEfbsSm9z3OBNtX6tCLNlCuCEHzVI0gNPfbRiHitF+zU
slsHaNxe19MHvGGkiYP7TgZa+nuZN0vxHj0e9J3dR0OH55aqVtuHiRb69WxFWTmXwADg81u3wQpg
PPAzMASpp+mYlFoZQHbmXO+Ep+15+tayfYTi8lEAqDx2+nZCUbPcnsjJIbbD53gnoQt7ukBCc9Xp
CQ3TPyRvJF8iWbttwKxPTjEqgen2BYUflxu8qAy1VeJaw8jwnnw6sSr67diP8MBNtOF4AbqDMAF7
9x/Zj+g/3mzn0jCIGUbmmQRxPGNsObaWIlZTiFPDBf1HrCXo/135klcFYP9fXEGUSFF9xaJ/sufx
12k9Mw/AeirQHyv61iE7tTG00wISZPaa4xRwG63jOy7ZtnVg4CMLYCBgVN74KWNQZLW8wrOf9ccr
yleyKmzRDK8S3bEt8MJxb4WsAsxiljNLaSCl0RGUqharXl4JpL5hDk9xsI38W2vuen9XRbxaMZtq
OiRNe585ndmRHnc+JMIKQpGIbocqZp9lIoeeo4tmwnjz2BtLmg3LQ0y7EO3UHeIUjYgw52T99Jw7
p78zsXmy4+NRcfCKx/lcQcTyZlPZZv7CEPk8u9ZnpaXpE70RX+IeozgYefEEgUuxcpqiMc5j0+f0
ig8WCCUPnAujdwLgNTl3npR88pxsVJRekhSzuiHSPn2vAGTcywCvFAVokcqeY2Ul6yZ1Kznsfey0
AwUAzSjep6Tnd6RbmzerCZ+URyTEOhz6dWh0/2SKOLeZ103kGk/7QcUf8o2eQnLOh9Vkja93qy/g
ytrOE8Cv+iO/KdfFh/UxlOpDvML1W3pIciPyBMTJUS+PppmP4CimP8gkYaU6eMZRCo6qJvFJbNPa
Q9mDGGoBeewF53TR0/BdDCipV5/d5t+jDpw2Ud3irCF94YHbCE5yQf7P9ttRzwwBy3URAViVn37C
mE8MTxnlByo6tjBaE1BXEdNKxc6NtqVGhVclrsYt1+YfpWLcyj9AYKP12qgWCijiLq+O20kXbf/Z
HtvsJuVinr5O54lPAkYCNVcDPcmLs1u6DhwansHA1sUDDKZ/k3cyx6rtgg7GUyvuBv1LxWrcEdL5
nDmu1ucINibTu6VbOLmE8G/CnfGLytASDFkPUzrdEmEshzhlGx3io7D28kf+FXt3f1SXOnmoDZpV
/db0ZAyKinc6L68LBz4116GgVBBGBi2H7jKV9Ab136/sJlj5Fk/VlmBWTQi2oa7lkYK6tMokSZ2a
7Q52EwOTKYWmd4PECWof2sUUCJuKnQUxL8esiZuer7h7KBSmOf7NVDk4Vrnk3/EQ7Xk8gnW7eGIt
ZksSBfHtuiyMuJ/GJqYLFpGzKnV0zWuiD5on3lqWCuUi2K2Z1uTDHM5E5FBOOWpd7Tca/8aHV3AT
xl2Ept1v85p9d71iXELZRvJNU0S1cA/b502X84X0ShawVBSXun19tq0BD73Ujjuy+TrMvSXqEWeQ
Tm3T9bRoq7LJP+GFfKdTYh+mk/e/rNEbOFIHkR8qSG66bDwO9V0ONxrlK338hCQzFkWXZPHuhSd3
m387ASZGNQ7qlU7b2xLPKhPhlVNcm0I3YGOpnSTH4iQaI6DJWAwK2tVBY3VtgRUps4WlbVY3lySh
Srqi+3vROUsFbUyNKdHmVONdgw4wwYuP0uTOn13JVp3iSHbETOaltu8u/WTnwSNP3jj4ta/fdZK5
2tZTV4Or07Umi81hPxJTe4zeDcg6fA+PkqskL0vYXyDR+i4i1Q/G8CUYD1zklo/UhLcpypZa5r3M
VSUVcaeDoXkuGy/Er2auk9muyVuuj8vkEMCGW/jSTByjsA2r+oRMFlCIY8YYU5zD4JZla44WsncD
776xV+1MOwcQFG3OnU0MrcHyd9XNFy0Dr3x0Cp/muilIIBwvE2flMtB3tzwW4f72znkoyc+RAKBA
iGodJ1c3jHa1MU7SENGo/Y/u1te03yAO34O7O6ki1FC2bjo926i0WmPIT6FU1wtOGWKajbxp557c
b4n3yniI87anEJouUplR8dCnLGCJd+evSObRW+5XpoahTtV8uWjNpLhZqfNTZE5aZPCMHrjFTFEs
EQp83fh45TWCDZicmAzbnBi/FDFfnROgz75hNZXbY+Lm8gP5tPAtEI85HFJSJn6G9fEgJZ3YCPig
kVuBPkRjG+fjvzdwrlG96R90U21rUHFyVT1bOaVw8Z8ho1mMM7R39H+HYrtXw2ln7xjctLaDicQr
7LEkvpD2Yw50O2NbNqROJNi9Ul237Xpm6h/Q+JdHC5490NSpjYEcECIPr1UrD3Z7H5TRX+KtrE2/
QH6XM1fD+uqqKuf/FCjt4uxv2zkx32/dHNZWRnno9BY/QqstKGrAjOv1aw4Bxn3M9iVvYdRoFUwp
O7YXFuAUporkvJsEUvKCtpWaDrvFseahoIVx244HwfPl7LOzn5XP92uLWlRJARj61LMQS+uv80lC
WBmpJq6SoIIHTrfQtRJK2uK6bWFEEqLt4LCJEFZz5v0WdeN3DXEStV5hGfUiFQJrQljkLwG7ChQh
Eg8tNL9wrzcbBudEtKOFN2pYcwCo412CPPjD+gtJpvj81jGBnSr2JSIeT5Cfw+ePcTJUZuYTfd+v
t1YUJdmWv4yK5B1Qc8wcMx8q8OVwaOnl6dTYDqzDnvBVh5nfedX9intB/Zj8icQctRcseIkvYE2B
AH/Ty+E5YQJ6DWio5oIyxd91htEzmCfXf82cvJQJmfEpU3Y3xGcaZhx7soU/cgbiMF0ot7OFreo8
w0J8FCgBKzmcp/lfl7PxeB57z7spvfvC8YcwjNiMIiZ/ZCWWj+kXYid0NNEBxA8giWRNV/M43DrH
gmtbB9lnT52kP8HuNuEfPq1b2T7wFVzjKeKRlFOMIEkzn+36RST0TkZREd/ijt8Kh9j4HJuve5Yu
fQluguO6MjyOSXLwPNWTPjdUvY3+m4xh2BNIXBgxa7f9BquSi2p/IyJbTvmoTBZuY0a+f8BHv5Qw
UUZ63rbo6Y74Q/kURM3i0sINIuqzMpDdYZ7iXroW4iHDJFByBhFISPKPoZREU4RpfOMaz31mBCOk
QsIt+hnpPCYuCKNW7hAAy0PjZFU1CIqifNK23jYos+debux0wyXDhGSkDJzk0NzQzIRamMXqS6Q7
EpdqdKBPcYLHVh/djlnhs5el8dCtJPzc+CehTq9KMqu5C8z9eK2/4036Be/i2arbM6d510XeUH+w
DLHbJBEcUMUER2ZuJ0xe00Y2DfNR/jJ3H/qXy8+MFW1QmqwHjfL20Evd/6Ee5LnHVvViXidLjp7o
T4KuFr06xDsKPKO6EcX/x0QOITNoU3el/M/p6f251zuri484ILK+fAEe29/K8lYG2cu7XQ+gR+iX
vTmC8ugL8dur9CkHkK6d2RcRD5oEhYvXcjMcrUIWpJ9DqJcCsJ4iyCGUhnJhLnOqd2Rb/5hjFqRy
bXv/5Fg4zAQgyf64v5OA1Puohmi9ip0cXxoxb3fXu3W4rZnTO9q23DnxMeN9/pNcKSIDbiFfaBUh
ZK7Xd5+ISfLDD/hwQ2cfVwkHbeIOU0mXkUDjIH9wl/CnLLzcxJ77/38MB9dUeqUVcNYFkDhVxXL1
cGt3H50vPzwkfhQmab8ysJT6z3cf78cQPK/cno+objIOb7WhQMcakhBUAyP+p+ROswvBCFdLtqQ+
jbrXD7Yjny6DhV2SECxebJf1Ph4XuCVjjYqoYdV4a5ikqDqbHxzDIYWP/E1nne3eODl2V8PV6G31
jK2wKqVwzFsUZS3/PEMlGHwL3B5gz2aXN79z72JNggE1FF1QDu+1DHn7H6y4G/Xg8essp+Y30cZh
Uavn5XW1zGuFKv322uMb/mXKrdgv8drDgLIk4X8nB5f/eS+LrbZfTnoZOBGHD75q07uppClv6mTb
rYHQdBNUjIHpUyYVPHJ6hvpPsqMf8txh6J1sWejHU98GaE61A+u5WoJfCrqY+NN6GdKVdNTfYH+C
OInaVf8KrviC5x+09vNHckFKxSEEXIU0iWQ1PAvt+F9pSsLG6vb5UBDr9RvY//SAXSbvFP8G88Aj
vt0U31Vh5Pkc6ldytFEtRmAfvLnnkN+wq/cOrrAUmSvc6g5RuPIRqLZ2FKeIV+ElbJ9ySWlRqoIN
DoHJ+dZmoY8ZxqswDAAMNxKg5mbjoBT6UrZXhVZaMyQIqW+htfp+CDQ8/U7t5LECHqJt5uOrMEhr
FK7Z84agzFwkmSJplm+sWHMgeqSMJvJEEPRlmEdj5fUrGoC6JtdY4wFxnuKL9ynVV9sHA41xOxE3
eSlbVx08hmf5utFpRBJtNvx3mcftxYISpqdUPEC6oJNBJDiNq5ShKh3LVO88LZBFFuzozyq066jX
ZUQVTPwUsQopVx255Pt2wb7YcMtwO29UY71+0KDsyy3OPrd6f3ffav2Un07dCa/jlyKO1HrdhcdN
DKqHAQRMi+Dfd6c8TjL8c6aaRR1cxaVJXct6QnvvsF1ZF8xTBZBQsq/Zh3ZMwNPxQqHOxUj5VP1L
TYEw6g96GFC55ifxS5e6m18u5OndnO823ux/hNvIt/yq8xgloibkdZrAVr1j8h8KTJD3uZZY3Jpq
X7cfqJNiVW7xedmRCRjrsgpSgg9+r7VxcrkaPCp/bgiEr5zJdcUEcdYQH2vBMBsidEYd8YNG1wx1
OYgusOLDQ51NIU224fhmIiTd04kIHBm/avshzCmDBl0WUM/q9zYR2LMSnHjLSCGZSbAlXzTfOrqV
nCvgmV/ct0WmIW1TxD0C4KBBQ08ZLQWwFdVissq8zRXMZCPSvlKJ7QV+UeHIy4bmik2B7W/3GVX0
3I/L5jQRA11A8QpOM0TvwSJISuOUW6zEOVFlIDZEG7hS2e81lxcyIBcZKILd30jkN63SD/7MPNCT
sIX+XrAP+Yxim0mDiEdhH2XSGAcHvztg7zE2ozBiRpbDgSrT/fXbguCFJY7RpLrBqn9IDjgPkw3D
MlGQ/TY9fTER1PUXsi9GDvol2RKKyGCnDSFvfuHkN7AwPf3IvXk93wsB1Y6qMBpXmCjtATAZ1Id7
Wqh3aQTabwQZYRko6U6XsMVf4+pqo7+xUtCzMgW4vEUpGkcyoB1Lmb+nrKilgwLyzxA70Mw8fz0h
hbbTsw7decIkQNvTrJk1FNLh9NB8kMDryi8wzPRxMq0NDZIHg9Pv+QJA2CW6OHHL3MJzgnrg3S4y
S8+kXhcVFIEXqceYYo5oGS8qPHZ4hmWgyEA8u/3+9wKARiCxQYKIG0oV60naJrA69/bUcfPrBud9
k0bMCgxr9/azEem9bkFs35zeYgawsNSW8SySn7MH9Uk5FCEOeqvcozE8NJynaGFD4pReMXCAgMlR
IZiWcFdmEpN03AXc8ZYBtFkiJHn3bau/rSErd3NNnrT5B6KAIj85dF+r5qs0qJqdRZPUwmOOhJcR
t1qFv1ZLmeD6t7Y2N7zA2vnwtjsVav4UCF3ZVBo+09E8fkLWS/ftdPTQ2B0aGHOhFj6+mow/rW4N
g/xHBvD7CfcOqSazJ0Obtkn2Kuj7cbv6R5nAuURn1O3RtNy/FIURVuCGHTeIx7+J9k1mCu/etLF2
I+jyL2acY3vAHByHsXAgRINFtN6KAzIjoxL1b2arc4H5EP5W7VxwRRcRqg6r1hn0dCUtrMWQ3mqz
bTnaBDQ5YHWsSDHGwFbHZ5LCmPfN/vQUbLAQlmk8UttxKIXm3hVk3NHeWYkaDFcXiE87JZIuqaA4
qOh8riE5c9zlryJgc2pAAOP/kLXc0n2ffDCLLtde85zWFUNzM5AXD5pvmiL9Qy8D3KvX+5B+5fVf
4+0S0APjdI2aWMRs1Reg3WpX4muDuf0DSKW8OO3jK6emFA8dOLCPoeEABwX0xN3t2GFJJGHqO3F6
9ySnZLvEBhjV3Ql9HIpBBA5MnxfHWHA1s9CB7cnBxrS2BTOFvXB/Umo8ScfOnhAFfpueKA/P3Wu2
N24+l5/pCxQ55xFr6SRnGwQBWo0CnQvki40f0cdKTmkP/zc67fOAZsPErRCkp8k/BHCLq66oNdVn
nIOi1seGtJo6MAFmLCYc8R3+WzdYVlHn9s9lbVzW4rQGhFbGHS9kmi124oCgo6FkPygxzy9dsu1m
P5ZwotT3NJQJMI8GII1KSJYY06/9adN+I9OUstPo9KHbyWM/BSCZCXkB/ODxvkRcMNIXGzAAtITi
BJ5E6vEgxA88OD0VqSERAdto5d+le2bboWxt5u3ZhMp+9/PyebsLzVplRPRXhs8tpcZ+Qb/gSuoZ
8cYurZaLg3xeZvaXsh1MNQLagUxsNCJBoIWHXugQULMNTrr64vjiDL8rVJjn5oyNIpRoTz+3R7Xj
Au1Qf60l0UCZgtnLqrovWQYZ8hdTyiXqO4NrBWP4JHDib/BUOhUDGb5G38cJhEL9NOrj3IaJAGEM
zJh7uTwyUylIye3dP4hrFTOUmEQOqKLc6mLp9W8wFWeaPKdmX3kdx+HXcypbUTtlHaUUfxbbU7cc
aw4y0A2S1T3v+8nHVQPY/ph7sEVqSQb1+iNYqk6sJ6kdIKS3FIoOGtKZhaH3p4pTmJ8Je3T2jSf/
bIqV1WmnfFORtgZqNdBa1rxYimdEhqlE+q2t16FCXc90h2W3OJ8gvKpSmdLcFtNnIistaBZAU2DM
u2pi+MospjiuhG7Mv3EcEsWnSoyixVMOPQvsm31M6SRvAvZ/gzHWv5YtG0+ypFq2PZxEaB3dGIKl
qQEmEZQ2y9zfzlJjeDc8nmldWcIRshZWeZPQnysxOVHj3kL3hSMUsrbU3X7XE3FNbJkSeeztnNgZ
5MIqBChmlQ0OVwvE9HXKLjvlAGDTw2AybIZGrzIj+PSXd0ybnzKVOyPTFvtTtrlk+1jNx12Rh+RB
zJGJpMd8GyvYImN8VCmF9GDQ4cxkPmYLKyfpMK9yDWHprcl4z89wU3yU+VBDiMcKYAw+HNH0tKqn
RDSrqRiL52zL652WmKk3DLrNmuZtGoSO6oalVk0tDrtEFRVxW2/fgDlesOgsiU1EXwi7wdWb1rY4
vfnh71JSp/zDrkVA2q/yT+EkFAeAkXsttb1/SV8943nFqIS5GdzkMmnh4LfCF4X8cAfUdIWj8jT3
DSUDyEhUZIc+nhQx5ame+Z7GHbPSr+YURvvEkw0CJA7eCC582T+fLnLhzyofMjpYV4afDZtVXY0H
g0HxixWn9QbdKmU3ZVWjPBtpcu3GnJNdg/B1OctVzvc8Rijeos9MjEwqdU/YPLUyZ3QgYe8S6kIi
vdqXEXN4U9DqEcOWCX+y+EhSasF+3Bg8knKoqLkqPm+exaSrjl9XPsj7+QnnXLgXxtgu8JmEJUrX
xFMnmR44qNc5pzEFwSZz9UTmf5Wyfuafq5DdMbkRc8QcHDXhSsdr/CJECawyU5I9Li5Hezmb/+zp
y+dv3vKQv3VdZDD9hOF78Tp6aQDAc+2LdvJDV/vtpE00s1Qltv8+NU3ld1SCH0VfasTLG9QkaHZH
nkqbiZv/p65twYZHm63jtr51arV1m7/atVY6t6a+0iv/qv/ypwMf3TOT3mRAmmnPheKRL3pd7iyQ
aYtAS0orB+tQX2ej41mbXrHRSAy/18ZjWbelAEWBg1flMFtbkpvcGpLwIKQak5/iCwsCQyuqNDp5
4y0HQUQosIy2RLK7tjZ6jcy1zVTXFU3q7nQp1CSjuIafy/28PPqR5+MAjMuHM37B1b1SM0Zs64wv
gII+wmBoDi7yexWZREJZL5n7VUQr1FHp2lFlkzjkMdpzKYIIZik7WR29i8sU0W4J7vGwbYQ3Hpc+
UKKggIjsl5fuZB62K855ANQU1fM2yM/oMz34Zjgh6njDscLIlpa8nlNYUsjQz53RRgzwB4tvV1zo
FkWLYr/ghnNZQiB/n7Z7/yTTU/58imBQgCGNI7idbvHMPMcpwXxuqv+tuqBGuxVoZxRlwvCkJl4w
i76dwuEXy6QAKRiWa4JX/WjPw/fg/8iwKBaVVm/AM5pNFLHvPSXhk+4LSzB0Ppye3JawhxQooexp
4DD9gC/cktKAN0O0JrX5fo81hH4Iqra1C9VMYxI6K8+psUX63igdvl09WWe8Ngoy5ogBfxWPKjTc
ZokySLp61ohy7jL62iGHHDsjBrqD3CZlUA9iEnEUYy1QoFB12cb1ZGezCyY2TFZ4WyKutUJYme3d
UXt8iFH8OFox1vmzEZ+M1NLDAKPEcAu0oYbuhwwLs0mjkYhOCeoPwcYZTQQhVplQjLUcD6iUhppg
JbCUG17JESiK6uKpYeZaSsTeGkGtQeWFbMy3YpnpyDb8cLvIk7cTgWH5u5ppucLwEZt4g1HOgq4c
UbhwNTBFbDWkGG5dSjbseS4w1HJby4i2EH6CcWAVT9rNpuVFBMsqCvhGEaMucw7KD03B2HoLcc+s
dZcvao+Z6qO0UPkN6gcbj1n1wSlonmLhZxgUSr5GXgSh6MOeOjZtc8Oe8vVuhyhYFX6rdjs9MgUC
xhzgInqG
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_controller is
  port (
    BREADY_reg : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    RREADY_reg : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ARADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_data_reg[13]_0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    clk_peripheral : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_controller : entity is "axi_controller";
end zxnexys_zxrtc_0_0_axi_controller;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_controller is
  signal \FSM_sequential_cState[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[2]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[3]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[4]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState[5]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_cState_reg_n_0_[1]\ : STD_LOGIC;
  signal cState : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal in18 : STD_LOGIC_VECTOR ( 13 downto 1 );
  signal p_1_in : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \^rd_en\ : STD_LOGIC;
  signal rd_en_i_1_n_0 : STD_LOGIC;
  signal rd_en_i_2_n_0 : STD_LOGIC;
  signal read_n_12 : STD_LOGIC;
  signal read_n_13 : STD_LOGIC;
  signal read_n_14 : STD_LOGIC;
  signal read_n_15 : STD_LOGIC;
  signal read_n_2 : STD_LOGIC;
  signal rtc_addro : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \rtc_addro[8]_i_1_n_0\ : STD_LOGIC;
  signal rtc_addro_1 : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \rtc_data[3]_i_1_n_0\ : STD_LOGIC;
  signal \rtc_data[4]_i_1_n_0\ : STD_LOGIC;
  signal \rtc_data[5]_i_1_n_0\ : STD_LOGIC;
  signal \rtc_data[6]_i_1_n_0\ : STD_LOGIC;
  signal \rtc_data[7]_i_1_n_0\ : STD_LOGIC;
  signal \rtc_data[7]_i_2_n_0\ : STD_LOGIC;
  signal rtc_dato : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rtc_dato[0]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[1]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[1]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[2]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[2]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[3]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[3]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[4]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[5]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[5]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[6]_i_2_n_0\ : STD_LOGIC;
  signal \rtc_dato[6]_i_3_n_0\ : STD_LOGIC;
  signal \rtc_dato[9]_i_1_n_0\ : STD_LOGIC;
  signal rtc_dato_0 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal rtc_rd_ack : STD_LOGIC;
  signal rtc_rd_en_i_1_n_0 : STD_LOGIC;
  signal rtc_rd_en_i_2_n_0 : STD_LOGIC;
  signal rtc_rd_en_i_3_n_0 : STD_LOGIC;
  signal rtc_rd_en_reg_n_0 : STD_LOGIC;
  signal rtc_ready_i_3_n_0 : STD_LOGIC;
  signal rtc_ready_reg_n_0 : STD_LOGIC;
  signal rtc_rw : STD_LOGIC;
  signal rtc_rw_reg_n_0 : STD_LOGIC;
  signal rtc_wr_ack : STD_LOGIC;
  signal rtc_wr_en_i_1_n_0 : STD_LOGIC;
  signal rtc_wr_en_i_2_n_0 : STD_LOGIC;
  signal rtc_wr_en_i_3_n_0 : STD_LOGIC;
  signal rtc_wr_en_reg_n_0 : STD_LOGIC;
  signal timeout : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal \timeout0_carry__0_n_0\ : STD_LOGIC;
  signal \timeout0_carry__0_n_1\ : STD_LOGIC;
  signal \timeout0_carry__0_n_2\ : STD_LOGIC;
  signal \timeout0_carry__0_n_3\ : STD_LOGIC;
  signal \timeout0_carry__1_n_0\ : STD_LOGIC;
  signal \timeout0_carry__1_n_1\ : STD_LOGIC;
  signal \timeout0_carry__1_n_2\ : STD_LOGIC;
  signal \timeout0_carry__1_n_3\ : STD_LOGIC;
  signal timeout0_carry_n_0 : STD_LOGIC;
  signal timeout0_carry_n_1 : STD_LOGIC;
  signal timeout0_carry_n_2 : STD_LOGIC;
  signal timeout0_carry_n_3 : STD_LOGIC;
  signal \timeout[0]_i_1_n_0\ : STD_LOGIC;
  signal \timeout[13]_i_1_n_0\ : STD_LOGIC;
  signal \timeout[13]_i_2_n_0\ : STD_LOGIC;
  signal wr_data : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \wr_data[13]_i_1_n_0\ : STD_LOGIC;
  signal \wr_data[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_2_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_3_n_0\ : STD_LOGIC;
  signal \wr_data[6]_i_4_n_0\ : STD_LOGIC;
  signal \wr_data[7]_i_2_n_0\ : STD_LOGIC;
  signal \^wr_en\ : STD_LOGIC;
  signal wr_en_i_1_n_0 : STD_LOGIC;
  signal wr_en_i_2_n_0 : STD_LOGIC;
  signal write_n_4 : STD_LOGIC;
  signal write_n_5 : STD_LOGIC;
  signal write_n_6 : STD_LOGIC;
  signal write_n_7 : STD_LOGIC;
  signal write_n_8 : STD_LOGIC;
  signal write_n_9 : STD_LOGIC;
  signal \NLW_timeout0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_timeout0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_4\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[0]_i_6\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[1]_i_11\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[1]_i_6\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_6\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_7\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_8\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[2]_i_9\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[3]_i_2\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[3]_i_4\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[3]_i_7\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[4]_i_3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[5]_i_5\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \FSM_sequential_cState[5]_i_6\ : label is "soft_lutpair86";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[0]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[1]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[2]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[3]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[4]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_cState_reg[5]\ : label is "stRead6:001010,stWrite14:011110,stFifo2:000011,stRead9:001101,stRead5:001001,stRead8:001100,stWrite13:011101,stRead4:001000,stWrite12:011100,stFifo1:000010,stFifo0:000001,stWrite18:100010,stWrite17:100001,stRead3:000111,stWrite11:011011,stWrite16:100000,stRead2:000110,stWrite7:010111,stWrite10:011010,stWrite6:010110,stRead1:000101,stWrite9:011001,stRead0:000100,stWrite5:010101,stWrite8:011000,stWrite4:010100,stRead22:101110,stIdle:000000,stRead21:101101,stRead15:100111,stRead20:101100,stRead14:100110,stWrite3:010011,stRead13:100101,stWrite2:010010,stRead12:100100,stWriteBack0:001111,stWrite1:010001,stError:101111,stWrite0:010000,stRead19:101011,stRead18:101010,stRead17:101001,stRead11:100011,stRead16:101000,stRead7:001011,stRead10:001110,stWrite15:011111";
  attribute SOFT_HLUTNM of rd_en_i_2 : label is "soft_lutpair92";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of rd_en_reg : label is "xilinx.com:interface:fifo_read:1.0 fifo_read RD_EN";
  attribute SOFT_HLUTNM of \rtc_addro[2]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \rtc_addro[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \rtc_addro[5]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \rtc_addro[6]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rtc_addro[8]_i_2\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \rtc_dato[0]_i_2\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rtc_dato[2]_i_2\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rtc_dato[2]_i_3\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \rtc_dato[3]_i_3\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rtc_dato[4]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \rtc_dato[5]_i_3\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rtc_dato[6]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rtc_dato[6]_i_3\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \rtc_dato[8]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \rtc_dato[9]_i_2\ : label is "soft_lutpair79";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of timeout0_carry : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \timeout0_carry__2\ : label is 35;
  attribute SOFT_HLUTNM of \wr_data[5]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \wr_data[6]_i_2\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \wr_data[7]_i_2\ : label is "soft_lutpair80";
  attribute X_INTERFACE_INFO of \wr_data_reg[0]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE : string;
  attribute X_INTERFACE_MODE of \wr_data_reg[0]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[10]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[10]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[11]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[11]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[12]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[12]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[13]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[13]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[1]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[1]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[2]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[2]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[3]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[3]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[4]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[4]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[5]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[5]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[6]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[6]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[7]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[7]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[8]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[8]\ : label is "MASTER";
  attribute X_INTERFACE_INFO of \wr_data_reg[9]\ : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_DATA";
  attribute X_INTERFACE_MODE of \wr_data_reg[9]\ : label is "MASTER";
  attribute SOFT_HLUTNM of wr_en_i_1 : label is "soft_lutpair90";
  attribute X_INTERFACE_INFO of wr_en_reg : label is "xilinx.com:interface:fifo_write:1.0 fifo_write WR_EN";
begin
  rd_en <= \^rd_en\;
  wr_en <= \^wr_en\;
\FSM_sequential_cState[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => rtc_rw_reg_n_0,
      I1 => cState(2),
      I2 => cState(4),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(3),
      I5 => cState(5),
      O => \FSM_sequential_cState[0]_i_2_n_0\
    );
\FSM_sequential_cState[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000300037333733"
    )
        port map (
      I0 => cState(5),
      I1 => \FSM_sequential_cState[0]_i_6_n_0\,
      I2 => cState(3),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(2),
      I5 => rtc_wr_en_reg_n_0,
      O => \FSM_sequential_cState[0]_i_3_n_0\
    );
\FSM_sequential_cState[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => cState(4),
      I1 => \FSM_sequential_cState[0]_i_7_n_0\,
      I2 => \FSM_sequential_cState[0]_i_8_n_0\,
      O => \FSM_sequential_cState[0]_i_4_n_0\
    );
\FSM_sequential_cState[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFDDDDD"
    )
        port map (
      I0 => cState(4),
      I1 => cState(5),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(2),
      I4 => rtc_rd_en_reg_n_0,
      O => \FSM_sequential_cState[0]_i_6_n_0\
    );
\FSM_sequential_cState[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0535503053330030"
    )
        port map (
      I0 => rtc_rd_en_reg_n_0,
      I1 => rtc_wr_en_reg_n_0,
      I2 => cState(2),
      I3 => cState(3),
      I4 => cState(5),
      I5 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \FSM_sequential_cState[0]_i_7_n_0\
    );
\FSM_sequential_cState[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFA3FFEFFFA0"
    )
        port map (
      I0 => rtc_wr_en_reg_n_0,
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(3),
      I3 => cState(5),
      I4 => cState(2),
      I5 => empty,
      O => \FSM_sequential_cState[0]_i_8_n_0\
    );
\FSM_sequential_cState[1]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cState(5),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(2),
      O => \FSM_sequential_cState[1]_i_11_n_0\
    );
\FSM_sequential_cState[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400040000"
    )
        port map (
      I0 => wr_ack,
      I1 => cState(2),
      I2 => cState(4),
      I3 => \FSM_sequential_cState[1]_i_6_n_0\,
      I4 => cState(5),
      I5 => cState(0),
      O => \FSM_sequential_cState[1]_i_2_n_0\
    );
\FSM_sequential_cState[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070F0F00068D070"
    )
        port map (
      I0 => cState(3),
      I1 => cState(2),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(4),
      I4 => cState(5),
      I5 => \FSM_sequential_cState[2]_i_8_n_0\,
      O => \FSM_sequential_cState[1]_i_4_n_0\
    );
\FSM_sequential_cState[1]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cState(3),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \FSM_sequential_cState[1]_i_6_n_0\
    );
\FSM_sequential_cState[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04FF00FF00FF"
    )
        port map (
      I0 => \FSM_sequential_cState[2]_i_8_n_0\,
      I1 => cState(3),
      I2 => \FSM_sequential_cState[2]_i_9_n_0\,
      I3 => cState(2),
      I4 => cState(4),
      I5 => cState(5),
      O => \FSM_sequential_cState[2]_i_4_n_0\
    );
\FSM_sequential_cState[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => cState(4),
      I1 => cState(3),
      O => \FSM_sequential_cState[2]_i_6_n_0\
    );
\FSM_sequential_cState[2]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cState(3),
      I1 => cState(5),
      O => \FSM_sequential_cState[2]_i_7_n_0\
    );
\FSM_sequential_cState[2]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rtc_rd_en_reg_n_0,
      I1 => rtc_ready_reg_n_0,
      O => \FSM_sequential_cState[2]_i_8_n_0\
    );
\FSM_sequential_cState[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(0),
      O => \FSM_sequential_cState[2]_i_9_n_0\
    );
\FSM_sequential_cState[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => cState(2),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(4),
      I3 => \FSM_sequential_cState[5]_i_6_n_0\,
      O => \FSM_sequential_cState[3]_i_2_n_0\
    );
\FSM_sequential_cState[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(5),
      O => \FSM_sequential_cState[3]_i_4_n_0\
    );
\FSM_sequential_cState[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cState(2),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \FSM_sequential_cState[3]_i_7_n_0\
    );
\FSM_sequential_cState[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cState(0),
      I1 => wr_ack,
      O => \FSM_sequential_cState[4]_i_2_n_0\
    );
\FSM_sequential_cState[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(2),
      I2 => cState(3),
      O => \FSM_sequential_cState[4]_i_3_n_0\
    );
\FSM_sequential_cState[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0155555555555555"
    )
        port map (
      I0 => cState(4),
      I1 => cState(0),
      I2 => wr_ack,
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(2),
      I5 => cState(3),
      O => \FSM_sequential_cState[5]_i_3_n_0\
    );
\FSM_sequential_cState[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => \FSM_sequential_cState[5]_i_7_n_0\,
      I1 => \FSM_sequential_cState[5]_i_8_n_0\,
      I2 => timeout(7),
      I3 => timeout(0),
      I4 => timeout(1),
      I5 => timeout(10),
      O => \FSM_sequential_cState[5]_i_4_n_0\
    );
\FSM_sequential_cState[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => cState(2),
      I1 => cState(4),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(3),
      O => \FSM_sequential_cState[5]_i_5_n_0\
    );
\FSM_sequential_cState[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => cState(0),
      I1 => cState(5),
      I2 => rtc_ready_reg_n_0,
      I3 => rtc_rd_en_reg_n_0,
      O => \FSM_sequential_cState[5]_i_6_n_0\
    );
\FSM_sequential_cState[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => timeout(2),
      I1 => timeout(5),
      I2 => timeout(13),
      I3 => timeout(8),
      I4 => timeout(12),
      I5 => timeout(11),
      O => \FSM_sequential_cState[5]_i_7_n_0\
    );
\FSM_sequential_cState[5]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => timeout(3),
      I1 => timeout(4),
      I2 => timeout(6),
      I3 => timeout(9),
      O => \FSM_sequential_cState[5]_i_8_n_0\
    );
\FSM_sequential_cState_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_9,
      Q => cState(0)
    );
\FSM_sequential_cState_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_8,
      Q => \FSM_sequential_cState_reg_n_0_[1]\
    );
\FSM_sequential_cState_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_7,
      Q => cState(2)
    );
\FSM_sequential_cState_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_6,
      Q => cState(3)
    );
\FSM_sequential_cState_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_5,
      Q => cState(4)
    );
\FSM_sequential_cState_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => clk_peripheral,
      CE => '1',
      CLR => reset,
      D => write_n_4,
      Q => cState(5)
    );
rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEE200000002"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(0),
      I2 => cState(2),
      I3 => cState(4),
      I4 => rd_en_i_2_n_0,
      I5 => \^rd_en\,
      O => rd_en_i_1_n_0
    );
rd_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => cState(3),
      I1 => cState(5),
      O => rd_en_i_2_n_0
    );
rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rd_en_i_1_n_0,
      Q => \^rd_en\,
      R => '0'
    );
read: entity work.zxnexys_zxrtc_0_0_read
     port map (
      \ARADDR_reg[8]_0\(4 downto 0) => \ARADDR_reg[8]\(4 downto 0),
      \ARADDR_reg[8]_1\(4) => rtc_addro(8),
      \ARADDR_reg[8]_1\(3 downto 2) => rtc_addro(6 downto 5),
      \ARADDR_reg[8]_1\(1 downto 0) => rtc_addro(3 downto 2),
      D(7 downto 0) => wr_data(7 downto 0),
      \FSM_onehot_cState_reg[4]_0\(0) => rtc_rd_ack,
      \FSM_onehot_cState_reg[4]_1\ => read_n_12,
      \FSM_onehot_cState_reg[4]_2\ => read_n_14,
      \FSM_onehot_cState_reg[4]_3\ => read_n_15,
      \FSM_onehot_cState_reg[4]_4\ => rtc_rd_en_reg_n_0,
      \FSM_sequential_cState[1]_i_3\ => rtc_rw_reg_n_0,
      \FSM_sequential_cState[1]_i_5\(0) => rtc_wr_ack,
      \FSM_sequential_cState_reg[4]\ => read_n_13,
      Q(5 downto 2) => cState(5 downto 2),
      Q(1) => \FSM_sequential_cState_reg_n_0_[1]\,
      Q(0) => cState(0),
      RREADY_reg_0 => RREADY_reg,
      clk_peripheral => clk_peripheral,
      \dato_reg[7]_0\(7 downto 0) => D(7 downto 0),
      p_1_in(10) => p_1_in(13),
      p_1_in(9 downto 8) => p_1_in(10 downto 9),
      p_1_in(7 downto 0) => p_1_in(7 downto 0),
      reset => reset,
      rtc_ready_reg => read_n_2,
      rtc_ready_reg_0 => rtc_ready_i_3_n_0,
      rtc_ready_reg_1 => rtc_ready_reg_n_0,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_rvalid => s_axi_rvalid,
      \wr_data_reg[5]\ => \wr_data[5]_i_2_n_0\,
      \wr_data_reg[6]\ => \wr_data[6]_i_2_n_0\,
      \wr_data_reg[6]_0\ => \wr_data[6]_i_3_n_0\,
      \wr_data_reg[6]_1\ => \wr_data[6]_i_4_n_0\,
      \wr_data_reg[7]\ => \wr_data[7]_i_2_n_0\
    );
\rtc_addro[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000A4A84"
    )
        port map (
      I0 => cState(3),
      I1 => cState(5),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(4),
      I4 => cState(2),
      O => rtc_addro_1(2)
    );
\rtc_addro[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCF0F860"
    )
        port map (
      I0 => cState(2),
      I1 => cState(4),
      I2 => cState(5),
      I3 => cState(3),
      I4 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => rtc_addro_1(3)
    );
\rtc_addro[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00B01011"
    )
        port map (
      I0 => cState(3),
      I1 => cState(5),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(4),
      I4 => cState(2),
      O => rtc_addro_1(5)
    );
\rtc_addro[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000110"
    )
        port map (
      I0 => cState(3),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(4),
      I3 => cState(2),
      I4 => cState(5),
      O => rtc_addro_1(6)
    );
\rtc_addro[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"335F33FC00000000"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(5),
      I2 => cState(3),
      I3 => cState(4),
      I4 => cState(2),
      I5 => cState(0),
      O => \rtc_addro[8]_i_1_n_0\
    );
\rtc_addro[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEB"
    )
        port map (
      I0 => cState(5),
      I1 => cState(2),
      I2 => cState(4),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(3),
      O => rtc_addro_1(8)
    );
\rtc_addro_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(2),
      Q => rtc_addro(2),
      R => '0'
    );
\rtc_addro_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(3),
      Q => rtc_addro(3),
      R => '0'
    );
\rtc_addro_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(5),
      Q => rtc_addro(5),
      R => '0'
    );
\rtc_addro_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(6),
      Q => rtc_addro(6),
      R => '0'
    );
\rtc_addro_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_addro[8]_i_1_n_0\,
      D => rtc_addro_1(8),
      Q => rtc_addro(8),
      R => '0'
    );
\rtc_data[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F0F4F0"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(9),
      I2 => dout(3),
      I3 => dout(8),
      I4 => dout(10),
      O => \rtc_data[3]_i_1_n_0\
    );
\rtc_data[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF0000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(4),
      O => \rtc_data[4]_i_1_n_0\
    );
\rtc_data[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF1000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(5),
      O => \rtc_data[5]_i_1_n_0\
    );
\rtc_data[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EBFB0000"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(10),
      I2 => dout(9),
      I3 => dout(8),
      I4 => dout(6),
      O => \rtc_data[6]_i_1_n_0\
    );
\rtc_data[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C8C8888D"
    )
        port map (
      I0 => \rtc_data[7]_i_2_n_0\,
      I1 => dout(7),
      I2 => dout(10),
      I3 => dout(8),
      I4 => dout(9),
      O => \rtc_data[7]_i_1_n_0\
    );
\rtc_data[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => dout(13),
      I1 => dout(11),
      I2 => dout(12),
      O => \rtc_data[7]_i_2_n_0\
    );
\rtc_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(0),
      Q => p_1_in(0),
      R => '0'
    );
\rtc_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(1),
      Q => p_1_in(1),
      R => '0'
    );
\rtc_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(2),
      Q => p_1_in(2),
      R => '0'
    );
\rtc_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => \rtc_data[3]_i_1_n_0\,
      Q => p_1_in(3),
      R => '0'
    );
\rtc_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => \rtc_data[4]_i_1_n_0\,
      Q => p_1_in(4),
      R => '0'
    );
\rtc_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => \rtc_data[5]_i_1_n_0\,
      Q => p_1_in(5),
      R => '0'
    );
\rtc_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => \rtc_data[6]_i_1_n_0\,
      Q => p_1_in(6),
      R => '0'
    );
\rtc_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => \rtc_data[7]_i_1_n_0\,
      Q => p_1_in(7),
      R => '0'
    );
\rtc_dato[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BEBEBEBEFFEAAAAA"
    )
        port map (
      I0 => \rtc_dato[0]_i_2_n_0\,
      I1 => cState(3),
      I2 => cState(4),
      I3 => cState(5),
      I4 => p_1_in(8),
      I5 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => rtc_dato_0(0)
    );
\rtc_dato[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB888888"
    )
        port map (
      I0 => cState(5),
      I1 => cState(3),
      I2 => p_1_in(0),
      I3 => cState(2),
      I4 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \rtc_dato[0]_i_2_n_0\
    );
\rtc_dato[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000022F2"
    )
        port map (
      I0 => cState(4),
      I1 => cState(3),
      I2 => cState(2),
      I3 => \rtc_dato[1]_i_2_n_0\,
      I4 => \FSM_sequential_cState_reg_n_0_[1]\,
      I5 => \rtc_dato[1]_i_3_n_0\,
      O => rtc_dato_0(1)
    );
\rtc_dato[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F08F"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in(10),
      I2 => p_1_in(9),
      I3 => p_1_in(13),
      I4 => p_1_in(11),
      I5 => p_1_in(12),
      O => \rtc_dato[1]_i_2_n_0\
    );
\rtc_dato[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8FF00F000FFF"
    )
        port map (
      I0 => cState(3),
      I1 => p_1_in(1),
      I2 => cState(2),
      I3 => cState(4),
      I4 => cState(5),
      I5 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \rtc_dato[1]_i_3_n_0\
    );
\rtc_dato[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E680060FFFF0060"
    )
        port map (
      I0 => cState(5),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(4),
      I3 => cState(2),
      I4 => \rtc_dato[2]_i_2_n_0\,
      I5 => \rtc_dato[2]_i_3_n_0\,
      O => rtc_dato_0(2)
    );
\rtc_dato[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1FC0"
    )
        port map (
      I0 => p_1_in(8),
      I1 => \wr_data[6]_i_2_n_0\,
      I2 => p_1_in(9),
      I3 => p_1_in(10),
      I4 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \rtc_dato[2]_i_2_n_0\
    );
\rtc_dato[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F77"
    )
        port map (
      I0 => cState(2),
      I1 => cState(3),
      I2 => p_1_in(2),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \rtc_dato[2]_i_3_n_0\
    );
\rtc_dato[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14FF14FF14FF1414"
    )
        port map (
      I0 => cState(5),
      I1 => cState(2),
      I2 => cState(4),
      I3 => \rtc_dato[3]_i_2_n_0\,
      I4 => \FSM_sequential_cState_reg_n_0_[1]\,
      I5 => \rtc_dato[3]_i_3_n_0\,
      O => rtc_dato_0(3)
    );
\rtc_dato[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00007030000F0F0F"
    )
        port map (
      I0 => p_1_in(3),
      I1 => cState(3),
      I2 => cState(4),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(5),
      I5 => cState(2),
      O => \rtc_dato[3]_i_2_n_0\
    );
\rtc_dato[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88778870"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      O => \rtc_dato[3]_i_3_n_0\
    );
\rtc_dato[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFAF3FAF"
    )
        port map (
      I0 => \rtc_dato[4]_i_2_n_0\,
      I1 => cState(3),
      I2 => cState(2),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => p_1_in(4),
      I5 => \rtc_dato[6]_i_3_n_0\,
      O => rtc_dato_0(4)
    );
\rtc_dato[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF880070"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      O => \rtc_dato[4]_i_2_n_0\
    );
\rtc_dato[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAEA0000000000"
    )
        port map (
      I0 => \rtc_dato[5]_i_2_n_0\,
      I1 => p_1_in(5),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(3),
      I4 => cState(5),
      I5 => cState(2),
      O => rtc_dato_0(5)
    );
\rtc_dato[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001E0F1E0E"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_1_in(11),
      I2 => p_1_in(13),
      I3 => \rtc_dato[5]_i_3_n_0\,
      I4 => p_1_in(8),
      I5 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \rtc_dato[5]_i_2_n_0\
    );
\rtc_dato[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      O => \rtc_dato[5]_i_3_n_0\
    );
\rtc_dato[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CF5FFF5F"
    )
        port map (
      I0 => \rtc_dato[6]_i_2_n_0\,
      I1 => p_1_in(6),
      I2 => cState(2),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(3),
      I5 => \rtc_dato[6]_i_3_n_0\,
      O => rtc_dato_0(6)
    );
\rtc_dato[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0015FFFF"
    )
        port map (
      I0 => p_1_in(12),
      I1 => p_1_in(10),
      I2 => p_1_in(9),
      I3 => p_1_in(11),
      I4 => p_1_in(13),
      O => \rtc_dato[6]_i_2_n_0\
    );
\rtc_dato[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"35"
    )
        port map (
      I0 => cState(5),
      I1 => cState(4),
      I2 => cState(3),
      O => \rtc_dato[6]_i_3_n_0\
    );
\rtc_dato[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8008888A8A88888"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(5),
      I2 => cState(4),
      I3 => p_1_in(7),
      I4 => cState(3),
      I5 => cState(2),
      O => rtc_dato_0(7)
    );
\rtc_dato[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00AA80"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(4),
      I2 => cState(3),
      I3 => cState(5),
      I4 => cState(2),
      O => rtc_dato_0(8)
    );
\rtc_dato[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0B366600000000"
    )
        port map (
      I0 => cState(2),
      I1 => cState(3),
      I2 => cState(5),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      I4 => cState(4),
      I5 => cState(0),
      O => \rtc_dato[9]_i_1_n_0\
    );
\rtc_dato[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C888"
    )
        port map (
      I0 => cState(5),
      I1 => cState(3),
      I2 => cState(2),
      I3 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => rtc_dato_0(9)
    );
\rtc_dato_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(0),
      Q => rtc_dato(0),
      R => '0'
    );
\rtc_dato_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(1),
      Q => rtc_dato(1),
      R => '0'
    );
\rtc_dato_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(2),
      Q => rtc_dato(2),
      R => '0'
    );
\rtc_dato_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(3),
      Q => rtc_dato(3),
      R => '0'
    );
\rtc_dato_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(4),
      Q => rtc_dato(4),
      R => '0'
    );
\rtc_dato_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(5),
      Q => rtc_dato(5),
      R => '0'
    );
\rtc_dato_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(6),
      Q => rtc_dato(6),
      R => '0'
    );
\rtc_dato_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(7),
      Q => rtc_dato(7),
      R => '0'
    );
\rtc_dato_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(8),
      Q => rtc_dato(8),
      R => '0'
    );
\rtc_dato_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \rtc_dato[9]_i_1_n_0\,
      D => rtc_dato_0(9),
      Q => rtc_dato(9),
      R => '0'
    );
rtc_rd_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444FFFF04440000"
    )
        port map (
      I0 => rtc_rd_en_i_2_n_0,
      I1 => cState(0),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(2),
      I4 => rtc_rd_en_i_3_n_0,
      I5 => rtc_rd_en_reg_n_0,
      O => rtc_rd_en_i_1_n_0
    );
rtc_rd_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cState(4),
      I1 => cState(5),
      O => rtc_rd_en_i_2_n_0
    );
rtc_rd_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE04EE45EB08FB8B"
    )
        port map (
      I0 => cState(4),
      I1 => cState(3),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(5),
      I4 => cState(0),
      I5 => cState(2),
      O => rtc_rd_en_i_3_n_0
    );
rtc_rd_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_rd_en_i_1_n_0,
      Q => rtc_rd_en_reg_n_0,
      R => '0'
    );
rtc_ready_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100502000100102"
    )
        port map (
      I0 => cState(4),
      I1 => cState(0),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(2),
      I4 => cState(5),
      I5 => cState(3),
      O => rtc_ready_i_3_n_0
    );
rtc_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => read_n_2,
      Q => rtc_ready_reg_n_0,
      R => '0'
    );
\rtc_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(0),
      I2 => cState(2),
      I3 => cState(4),
      I4 => cState(3),
      I5 => cState(5),
      O => rtc_rw
    );
\rtc_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(8),
      Q => p_1_in(8),
      R => '0'
    );
\rtc_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(9),
      Q => p_1_in(9),
      R => '0'
    );
\rtc_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(10),
      Q => p_1_in(10),
      R => '0'
    );
\rtc_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(11),
      Q => p_1_in(11),
      R => '0'
    );
\rtc_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(12),
      Q => p_1_in(12),
      R => '0'
    );
\rtc_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(13),
      Q => p_1_in(13),
      R => '0'
    );
rtc_rw_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => rtc_rw,
      D => dout(14),
      Q => rtc_rw_reg_n_0,
      R => '0'
    );
rtc_wr_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E00FFFF2E000000"
    )
        port map (
      I0 => rtc_wr_en_i_2_n_0,
      I1 => cState(4),
      I2 => cState(5),
      I3 => cState(0),
      I4 => rtc_wr_en_i_3_n_0,
      I5 => rtc_wr_en_reg_n_0,
      O => rtc_wr_en_i_1_n_0
    );
rtc_wr_en_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => cState(3),
      I1 => cState(2),
      O => rtc_wr_en_i_2_n_0
    );
rtc_wr_en_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EABBFFFFBDFFEAAF"
    )
        port map (
      I0 => cState(4),
      I1 => cState(5),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(0),
      I4 => cState(3),
      I5 => cState(2),
      O => rtc_wr_en_i_3_n_0
    );
rtc_wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => rtc_wr_en_i_1_n_0,
      Q => rtc_wr_en_reg_n_0,
      R => '0'
    );
timeout0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => timeout0_carry_n_0,
      CO(2) => timeout0_carry_n_1,
      CO(1) => timeout0_carry_n_2,
      CO(0) => timeout0_carry_n_3,
      CYINIT => timeout(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(4 downto 1),
      S(3 downto 0) => timeout(4 downto 1)
    );
\timeout0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => timeout0_carry_n_0,
      CO(3) => \timeout0_carry__0_n_0\,
      CO(2) => \timeout0_carry__0_n_1\,
      CO(1) => \timeout0_carry__0_n_2\,
      CO(0) => \timeout0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(8 downto 5),
      S(3 downto 0) => timeout(8 downto 5)
    );
\timeout0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \timeout0_carry__0_n_0\,
      CO(3) => \timeout0_carry__1_n_0\,
      CO(2) => \timeout0_carry__1_n_1\,
      CO(1) => \timeout0_carry__1_n_2\,
      CO(0) => \timeout0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in18(12 downto 9),
      S(3 downto 0) => timeout(12 downto 9)
    );
\timeout0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \timeout0_carry__1_n_0\,
      CO(3 downto 0) => \NLW_timeout0_carry__2_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_timeout0_carry__2_O_UNCONNECTED\(3 downto 1),
      O(0) => in18(13),
      S(3 downto 1) => B"000",
      S(0) => timeout(13)
    );
\timeout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => timeout(0),
      O => \timeout[0]_i_1_n_0\
    );
\timeout[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000101084"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => cState(5),
      I2 => cState(3),
      I3 => cState(2),
      I4 => cState(4),
      I5 => cState(0),
      O => \timeout[13]_i_1_n_0\
    );
\timeout[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101140010011400"
    )
        port map (
      I0 => cState(0),
      I1 => cState(4),
      I2 => cState(2),
      I3 => cState(3),
      I4 => cState(5),
      I5 => \FSM_sequential_cState_reg_n_0_[1]\,
      O => \timeout[13]_i_2_n_0\
    );
\timeout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => \timeout[0]_i_1_n_0\,
      Q => timeout(0),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(10),
      Q => timeout(10),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(11),
      Q => timeout(11),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(12),
      Q => timeout(12),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(13),
      Q => timeout(13),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(1),
      Q => timeout(1),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(2),
      Q => timeout(2),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(3),
      Q => timeout(3),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(4),
      Q => timeout(4),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(5),
      Q => timeout(5),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(6),
      Q => timeout(6),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(7),
      Q => timeout(7),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(8),
      Q => timeout(8),
      R => \timeout[13]_i_1_n_0\
    );
\timeout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \timeout[13]_i_2_n_0\,
      D => in18(9),
      Q => timeout(9),
      R => \timeout[13]_i_1_n_0\
    );
\wr_data[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200020000000"
    )
        port map (
      I0 => cState(2),
      I1 => cState(4),
      I2 => \FSM_sequential_cState_reg_n_0_[1]\,
      I3 => cState(3),
      I4 => cState(5),
      I5 => cState(0),
      O => \wr_data[13]_i_1_n_0\
    );
\wr_data[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => p_1_in(8),
      I1 => p_1_in(12),
      I2 => p_1_in(11),
      I3 => p_1_in(13),
      O => \wr_data[5]_i_2_n_0\
    );
\wr_data[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => p_1_in(13),
      I1 => p_1_in(11),
      I2 => p_1_in(12),
      O => \wr_data[6]_i_2_n_0\
    );
\wr_data[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => p_1_in(9),
      I1 => p_1_in(10),
      O => \wr_data[6]_i_3_n_0\
    );
\wr_data[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => p_1_in(10),
      I1 => p_1_in(9),
      I2 => p_1_in(13),
      I3 => p_1_in(11),
      I4 => p_1_in(12),
      I5 => p_1_in(8),
      O => \wr_data[6]_i_4_n_0\
    );
\wr_data[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0015"
    )
        port map (
      I0 => p_1_in(11),
      I1 => p_1_in(9),
      I2 => p_1_in(10),
      I3 => p_1_in(12),
      O => \wr_data[7]_i_2_n_0\
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(0),
      Q => \wr_data_reg[13]_0\(0),
      R => '0'
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(10),
      Q => \wr_data_reg[13]_0\(10),
      R => '0'
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(11),
      Q => \wr_data_reg[13]_0\(11),
      R => '0'
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(12),
      Q => \wr_data_reg[13]_0\(12),
      R => '0'
    );
\wr_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(13),
      Q => \wr_data_reg[13]_0\(13),
      R => '0'
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(1),
      Q => \wr_data_reg[13]_0\(1),
      R => '0'
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(2),
      Q => \wr_data_reg[13]_0\(2),
      R => '0'
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(3),
      Q => \wr_data_reg[13]_0\(3),
      R => '0'
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(4),
      Q => \wr_data_reg[13]_0\(4),
      R => '0'
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(5),
      Q => \wr_data_reg[13]_0\(5),
      R => '0'
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(6),
      Q => \wr_data_reg[13]_0\(6),
      R => '0'
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => wr_data(7),
      Q => \wr_data_reg[13]_0\(7),
      R => '0'
    );
\wr_data_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(8),
      Q => \wr_data_reg[13]_0\(8),
      R => '0'
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => \wr_data[13]_i_1_n_0\,
      D => p_1_in(9),
      Q => \wr_data_reg[13]_0\(9),
      R => '0'
    );
wr_en_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_sequential_cState_reg_n_0_[1]\,
      I1 => wr_en_i_2_n_0,
      I2 => \^wr_en\,
      O => wr_en_i_1_n_0
    );
wr_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000148010001"
    )
        port map (
      I0 => cState(0),
      I1 => \FSM_sequential_cState_reg_n_0_[1]\,
      I2 => cState(5),
      I3 => cState(3),
      I4 => cState(2),
      I5 => cState(4),
      O => wr_en_i_2_n_0
    );
wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => clk_peripheral,
      CE => '1',
      D => wr_en_i_1_n_0,
      Q => \^wr_en\,
      R => '0'
    );
write: entity work.zxnexys_zxrtc_0_0_write
     port map (
      \AWADDR_reg[8]_0\(4 downto 0) => Q(4 downto 0),
      \AWADDR_reg[8]_1\(4) => rtc_addro(8),
      \AWADDR_reg[8]_1\(3 downto 2) => rtc_addro(6 downto 5),
      \AWADDR_reg[8]_1\(1 downto 0) => rtc_addro(3 downto 2),
      BREADY_reg_0 => BREADY_reg,
      D(5) => write_n_4,
      D(4) => write_n_5,
      D(3) => write_n_6,
      D(2) => write_n_7,
      D(1) => write_n_8,
      D(0) => write_n_9,
      \FSM_onehot_cState_reg[4]_0\ => rtc_wr_en_reg_n_0,
      \FSM_sequential_cState[2]_i_2_0\(0) => rtc_rd_ack,
      \FSM_sequential_cState_reg[0]\ => \FSM_sequential_cState[0]_i_2_n_0\,
      \FSM_sequential_cState_reg[0]_0\ => \FSM_sequential_cState[0]_i_3_n_0\,
      \FSM_sequential_cState_reg[0]_1\ => \FSM_sequential_cState[0]_i_4_n_0\,
      \FSM_sequential_cState_reg[0]_2\ => read_n_13,
      \FSM_sequential_cState_reg[1]\ => \FSM_sequential_cState[5]_i_4_n_0\,
      \FSM_sequential_cState_reg[1]_0\ => \FSM_sequential_cState[1]_i_2_n_0\,
      \FSM_sequential_cState_reg[1]_1\ => \FSM_sequential_cState[1]_i_4_n_0\,
      \FSM_sequential_cState_reg[1]_2\ => read_n_12,
      \FSM_sequential_cState_reg[1]_3\ => read_n_15,
      \FSM_sequential_cState_reg[1]_4\ => \FSM_sequential_cState[1]_i_11_n_0\,
      \FSM_sequential_cState_reg[1]_5\ => read_n_14,
      \FSM_sequential_cState_reg[2]\ => \FSM_sequential_cState[2]_i_4_n_0\,
      \FSM_sequential_cState_reg[2]_0\ => \FSM_sequential_cState[2]_i_6_n_0\,
      \FSM_sequential_cState_reg[2]_1\ => \FSM_sequential_cState[2]_i_7_n_0\,
      \FSM_sequential_cState_reg[3]\ => \FSM_sequential_cState[3]_i_2_n_0\,
      \FSM_sequential_cState_reg[3]_0\ => \FSM_sequential_cState[3]_i_4_n_0\,
      \FSM_sequential_cState_reg[3]_1\ => \FSM_sequential_cState[3]_i_7_n_0\,
      \FSM_sequential_cState_reg[3]_2\ => rtc_rw_reg_n_0,
      \FSM_sequential_cState_reg[4]\(5 downto 2) => cState(5 downto 2),
      \FSM_sequential_cState_reg[4]\(1) => \FSM_sequential_cState_reg_n_0_[1]\,
      \FSM_sequential_cState_reg[4]\(0) => cState(0),
      \FSM_sequential_cState_reg[4]_0\ => \FSM_sequential_cState[4]_i_2_n_0\,
      \FSM_sequential_cState_reg[4]_1\ => \FSM_sequential_cState[4]_i_3_n_0\,
      \FSM_sequential_cState_reg[5]\ => \FSM_sequential_cState[5]_i_3_n_0\,
      \FSM_sequential_cState_reg[5]_0\ => \FSM_sequential_cState[5]_i_5_n_0\,
      \FSM_sequential_cState_reg[5]_1\ => \FSM_sequential_cState[5]_i_6_n_0\,
      Q(0) => rtc_wr_ack,
      \WDATA_reg[9]_0\(9 downto 0) => \WDATA_reg[9]\(9 downto 0),
      \WDATA_reg[9]_1\(9 downto 0) => rtc_dato(9 downto 0),
      clk_peripheral => clk_peripheral,
      reset => reset,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      wr_ack => wr_ack
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_debounce is
  port (
    scl_rising_edge0 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    scl_rin_d1 : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_debounce : entity is "debounce";
end zxnexys_zxrtc_0_0_debounce;

architecture STRUCTURE of zxnexys_zxrtc_0_0_debounce is
begin
INPUT_DOUBLE_REGS: entity work.zxnexys_zxrtc_0_0_cdc_sync_17
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_debounce_16 is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_debounce_16 : entity is "debounce";
end zxnexys_zxrtc_0_0_debounce_16;

architecture STRUCTURE of zxnexys_zxrtc_0_0_debounce_16 is
begin
INPUT_DOUBLE_REGS: entity work.zxnexys_zxrtc_0_0_cdc_sync
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_iic_control is
  port (
    shift_reg_ld : out STD_LOGIC;
    sda_rin_d1 : out STD_LOGIC;
    scl_rin_d1 : out STD_LOGIC;
    Tx_under_prev : out STD_LOGIC;
    Bb : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    New_rcv_dta : out STD_LOGIC;
    earlyAckHdr : out STD_LOGIC;
    earlyAckDataState : out STD_LOGIC;
    ackDataState : out STD_LOGIC;
    \q_int_reg[0]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    detect_stop_reg_0 : out STD_LOGIC;
    srw_i_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Aas : out STD_LOGIC;
    Rdy_new_xmt : out STD_LOGIC;
    \WDATA_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_scl_state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sda_t : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    Rc_fifo_wr0 : out STD_LOGIC;
    \data_i2c_i_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \q_int_reg[0]_0\ : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    scndry_out : in STD_LOGIC;
    scl_rin_d1_reg_0 : in STD_LOGIC;
    scl_rising_edge0 : in STD_LOGIC;
    Ro_prev : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    Dtre : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state[9]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[5]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_scl_state_reg[5]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cr_i_reg[5]\ : in STD_LOGIC;
    \LEVEL_1_GEN.master_sda_reg_0\ : in STD_LOGIC;
    dynamic_MSMS : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_data_exists_sgl : in STD_LOGIC;
    \cr_i_reg[5]_0\ : in STD_LOGIC;
    rxCntDone : in STD_LOGIC;
    Msms_set : in STD_LOGIC;
    \data_int_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    new_rcv_dta_d1 : in STD_LOGIC;
    detect_stop_reg_1 : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_iic_control : entity is "iic_control";
end zxnexys_zxrtc_0_0_iic_control;

architecture STRUCTURE of zxnexys_zxrtc_0_0_iic_control is
  signal \^aas\ : STD_LOGIC;
  signal AckDataState_i_1_n_0 : STD_LOGIC;
  signal BITCNT_n_1 : STD_LOGIC;
  signal BITCNT_n_2 : STD_LOGIC;
  signal BITCNT_n_3 : STD_LOGIC;
  signal BITCNT_n_4 : STD_LOGIC;
  signal \^bb\ : STD_LOGIC;
  signal CLKCNT_n_10 : STD_LOGIC;
  signal CLKCNT_n_11 : STD_LOGIC;
  signal CLKCNT_n_12 : STD_LOGIC;
  signal CLKCNT_n_13 : STD_LOGIC;
  signal CLKCNT_n_14 : STD_LOGIC;
  signal CLKCNT_n_15 : STD_LOGIC;
  signal CLKCNT_n_16 : STD_LOGIC;
  signal CLKCNT_n_17 : STD_LOGIC;
  signal CLKCNT_n_18 : STD_LOGIC;
  signal CLKCNT_n_19 : STD_LOGIC;
  signal CLKCNT_n_20 : STD_LOGIC;
  signal CLKCNT_n_21 : STD_LOGIC;
  signal CLKCNT_n_22 : STD_LOGIC;
  signal CLKCNT_n_23 : STD_LOGIC;
  signal CLKCNT_n_24 : STD_LOGIC;
  signal CLKCNT_n_25 : STD_LOGIC;
  signal CLKCNT_n_26 : STD_LOGIC;
  signal CLKCNT_n_27 : STD_LOGIC;
  signal CLKCNT_n_28 : STD_LOGIC;
  signal CLKCNT_n_9 : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal EarlyAckDataState0 : STD_LOGIC;
  signal EarlyAckDataState_i_2_n_0 : STD_LOGIC;
  signal EarlyAckHdr0 : STD_LOGIC;
  signal \FSM_onehot_scl_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[8]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_scl_state[9]_i_6_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_scl_state_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_scl_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_scl_state_reg_n_0_[9]\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state[2]_i_9_n_0\ : STD_LOGIC;
  signal I2CDATA_REG_n_0 : STD_LOGIC;
  signal I2CDATA_REG_n_2 : STD_LOGIC;
  signal I2CDATA_REG_n_3 : STD_LOGIC;
  signal I2CDATA_REG_n_4 : STD_LOGIC;
  signal I2CDATA_REG_n_5 : STD_LOGIC;
  signal I2CDATA_REG_n_6 : STD_LOGIC;
  signal I2CDATA_REG_n_7 : STD_LOGIC;
  signal I2CDATA_REG_n_8 : STD_LOGIC;
  signal I2CDATA_REG_n_9 : STD_LOGIC;
  signal I2CHEADER_REG_n_0 : STD_LOGIC;
  signal I2CHEADER_REG_n_1 : STD_LOGIC;
  signal I2CHEADER_REG_n_2 : STD_LOGIC;
  signal I2CHEADER_REG_n_4 : STD_LOGIC;
  signal I2CHEADER_REG_n_5 : STD_LOGIC;
  signal I2CHEADER_REG_n_6 : STD_LOGIC;
  signal I2CHEADER_REG_n_7 : STD_LOGIC;
  signal \LEVEL_1_GEN.master_sda_reg_n_0\ : STD_LOGIC;
  signal \^new_rcv_dta\ : STD_LOGIC;
  signal \^rdy_new_xmt\ : STD_LOGIC;
  signal SETUP_CNT_n_0 : STD_LOGIC;
  signal SETUP_CNT_n_1 : STD_LOGIC;
  signal SETUP_CNT_n_2 : STD_LOGIC;
  signal SETUP_CNT_n_3 : STD_LOGIC;
  signal \^tx_under_prev\ : STD_LOGIC;
  signal aas_i_i_2_n_0 : STD_LOGIC;
  signal al_i_i_1_n_0 : STD_LOGIC;
  signal al_i_i_2_n_0 : STD_LOGIC;
  signal al_prevent : STD_LOGIC;
  signal al_prevent_i_1_n_0 : STD_LOGIC;
  signal arb_lost : STD_LOGIC;
  signal arb_lost_i_1_n_0 : STD_LOGIC;
  signal bit_cnt_en : STD_LOGIC;
  signal bit_cnt_en0 : STD_LOGIC;
  signal bus_busy_d1 : STD_LOGIC;
  signal bus_busy_i_1_n_0 : STD_LOGIC;
  signal clk_cnt_en1 : STD_LOGIC;
  signal clk_cnt_en11_out : STD_LOGIC;
  signal clk_cnt_en12_out : STD_LOGIC;
  signal clk_cnt_en1_carry_n_2 : STD_LOGIC;
  signal clk_cnt_en1_carry_n_3 : STD_LOGIC;
  signal \clk_cnt_en1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry__0_n_3\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \clk_cnt_en1_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal clk_cnt_en2 : STD_LOGIC;
  signal clk_cnt_en2_carry_n_2 : STD_LOGIC;
  signal clk_cnt_en2_carry_n_3 : STD_LOGIC;
  signal \cr_i[5]_i_3_n_0\ : STD_LOGIC;
  signal data_i2c_i0 : STD_LOGIC;
  signal detect_start : STD_LOGIC;
  signal detect_start_i_1_n_0 : STD_LOGIC;
  signal detect_start_i_2_n_0 : STD_LOGIC;
  signal detect_stop0 : STD_LOGIC;
  signal detect_stop_b : STD_LOGIC;
  signal detect_stop_b_i_1_n_0 : STD_LOGIC;
  signal detect_stop_b_reg_n_0 : STD_LOGIC;
  signal detect_stop_i_1_n_0 : STD_LOGIC;
  signal \^detect_stop_reg_0\ : STD_LOGIC;
  signal dtc_i_d1 : STD_LOGIC;
  signal dtc_i_d2 : STD_LOGIC;
  signal dtc_i_reg_n_0 : STD_LOGIC;
  signal dtre_d1 : STD_LOGIC;
  signal gen_start : STD_LOGIC;
  signal gen_start_i_1_n_0 : STD_LOGIC;
  signal gen_stop : STD_LOGIC;
  signal gen_stop_d1 : STD_LOGIC;
  signal gen_stop_i_1_n_0 : STD_LOGIC;
  signal i2c_header_en : STD_LOGIC;
  signal i2c_header_en0 : STD_LOGIC;
  signal master_slave : STD_LOGIC;
  signal master_slave_i_1_n_0 : STD_LOGIC;
  signal msms_d1 : STD_LOGIC;
  signal msms_d10 : STD_LOGIC;
  signal msms_d1_i_2_n_0 : STD_LOGIC;
  signal msms_d2 : STD_LOGIC;
  signal msms_rst_i : STD_LOGIC;
  signal msms_rst_i_i_1_n_0 : STD_LOGIC;
  signal msms_rst_i_i_2_n_0 : STD_LOGIC;
  signal msms_rst_i_i_3_n_0 : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \next_scl_state1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \next_scl_state1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \^q_int_reg[0]\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal rdy_new_xmt_i_i_1_n_0 : STD_LOGIC;
  signal rdy_new_xmt_i_i_2_n_0 : STD_LOGIC;
  signal ro_prev_d1 : STD_LOGIC;
  signal rsta_d1 : STD_LOGIC;
  signal rsta_tx_under_prev : STD_LOGIC;
  signal rsta_tx_under_prev_i_1_n_0 : STD_LOGIC;
  signal scl_cout_reg : STD_LOGIC;
  signal scl_cout_reg0 : STD_LOGIC;
  signal scl_f_edg_d1 : STD_LOGIC;
  signal scl_f_edg_d2 : STD_LOGIC;
  signal scl_f_edg_d3 : STD_LOGIC;
  signal scl_falling_edge : STD_LOGIC;
  signal scl_falling_edge0 : STD_LOGIC;
  signal \^scl_rin_d1\ : STD_LOGIC;
  signal scl_rising_edge : STD_LOGIC;
  signal sda_cout_reg : STD_LOGIC;
  signal sda_cout_reg_i_1_n_0 : STD_LOGIC;
  signal sda_cout_reg_i_2_n_0 : STD_LOGIC;
  signal sda_cout_reg_i_3_n_0 : STD_LOGIC;
  signal \^sda_rin_d1\ : STD_LOGIC;
  signal sda_sample : STD_LOGIC;
  signal sda_sample_i_1_n_0 : STD_LOGIC;
  signal sda_setup : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \sda_setup0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal sda_setup_i_1_n_0 : STD_LOGIC;
  signal shift_reg : STD_LOGIC_VECTOR ( 7 to 7 );
  signal shift_reg_en : STD_LOGIC;
  signal shift_reg_en0 : STD_LOGIC;
  signal shift_reg_en_i_2_n_0 : STD_LOGIC;
  signal \^shift_reg_ld\ : STD_LOGIC;
  signal shift_reg_ld0 : STD_LOGIC;
  signal shift_reg_ld_d1 : STD_LOGIC;
  signal slave_sda_reg_n_0 : STD_LOGIC;
  signal sm_stop_i_1_n_0 : STD_LOGIC;
  signal sm_stop_i_2_n_0 : STD_LOGIC;
  signal sm_stop_i_3_n_0 : STD_LOGIC;
  signal sm_stop_reg_n_0 : STD_LOGIC;
  signal \^srw_i_reg_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal stop_scl_reg : STD_LOGIC;
  signal stop_scl_reg_i_1_n_0 : STD_LOGIC;
  signal stop_scl_reg_i_2_n_0 : STD_LOGIC;
  signal stop_scl_reg_i_3_n_0 : STD_LOGIC;
  signal stop_start_wait1 : STD_LOGIC;
  signal stop_start_wait1_carry_n_2 : STD_LOGIC;
  signal stop_start_wait1_carry_n_3 : STD_LOGIC;
  signal tx_under_prev_d1 : STD_LOGIC;
  signal tx_under_prev_i0 : STD_LOGIC;
  signal tx_under_prev_i_i_1_n_0 : STD_LOGIC;
  signal txer_edge_i_1_n_0 : STD_LOGIC;
  signal txer_edge_i_2_n_0 : STD_LOGIC;
  signal txer_i_i_1_n_0 : STD_LOGIC;
  signal txer_i_reg_n_0 : STD_LOGIC;
  signal NLW_clk_cnt_en1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_clk_cnt_en1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_clk_cnt_en2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_clk_cnt_en2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_stop_start_wait1_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_stop_start_wait1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of AckDataState_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of EarlyAckDataState_i_2 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of EarlyAckHdr_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[0]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[2]_i_6\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[4]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[6]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_scl_state[9]_i_5\ : label is "soft_lutpair14";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[0]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[1]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[2]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[3]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[4]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[5]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[6]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[7]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[8]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_scl_state_reg[9]\ : label is "start_edge:0000001000,scl_low_edge:0000010000,start:0000000100,start_wait:0000000010,scl_idle:0000000001,scl_high:0010000000,stop_wait:1000000000,scl_high_edge:0001000000,stop_edge:0100000000,scl_low:0000100000";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_state[0]_i_4\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_4\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_10\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_4\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \FSM_sequential_state[2]_i_5\ : label is "soft_lutpair23";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[2]\ : label is "ack_header:110,wait_ack:001,header:101,ack_data:011,rcv_data:100,xmit_data:010,idle:000";
  attribute SOFT_HLUTNM of \IIC2Bus_IntrEvent[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of aas_i_i_2 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of al_i_i_2 : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of bit_cnt_en_i_1 : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of bus_busy_i_1 : label is "soft_lutpair25";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \clk_cnt_en1_inferred__2/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \clk_cnt_en1_inferred__2/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of detect_start_i_2 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of detect_stop_i_2 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of gen_stop_i_1 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of i2c_header_en_i_1 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of master_slave_i_1 : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of msms_rst_i_i_2 : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of rdy_new_xmt_i_i_2 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of sm_stop_i_3 : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of stop_scl_reg_i_2 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of txer_edge_i_2 : label is "soft_lutpair28";
begin
  Aas <= \^aas\;
  Bb <= \^bb\;
  D(3 downto 0) <= \^d\(3 downto 0);
  \FSM_onehot_scl_state_reg[3]_0\(0) <= \^fsm_onehot_scl_state_reg[3]_0\(0);
  New_rcv_dta <= \^new_rcv_dta\;
  Rdy_new_xmt <= \^rdy_new_xmt\;
  Tx_under_prev <= \^tx_under_prev\;
  detect_stop_reg_0 <= \^detect_stop_reg_0\;
  \q_int_reg[0]\(8 downto 0) <= \^q_int_reg[0]\(8 downto 0);
  scl_rin_d1 <= \^scl_rin_d1\;
  sda_rin_d1 <= \^sda_rin_d1\;
  shift_reg_ld <= \^shift_reg_ld\;
  srw_i_reg_0(1 downto 0) <= \^srw_i_reg_0\(1 downto 0);
AckDataState_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      O => AckDataState_i_1_n_0
    );
AckDataState_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AckDataState_i_1_n_0,
      Q => ackDataState,
      R => \q_int_reg[0]_0\
    );
BITCNT: entity work.\zxnexys_zxrtc_0_0_upcnt_n__parameterized0\
     port map (
      EarlyAckDataState0 => EarlyAckDataState0,
      EarlyAckDataState_reg => AckDataState_i_1_n_0,
      EarlyAckDataState_reg_0 => EarlyAckDataState_i_2_n_0,
      \FSM_sequential_state_reg[0]\ => BITCNT_n_4,
      \FSM_sequential_state_reg[0]_0\ => \FSM_sequential_state[2]_i_8_n_0\,
      \FSM_sequential_state_reg[0]_1\ => \FSM_sequential_state_reg[0]_0\,
      \FSM_sequential_state_reg[0]_2\ => \FSM_sequential_state[0]_i_2_n_0\,
      \FSM_sequential_state_reg[0]_3\ => I2CHEADER_REG_n_6,
      \FSM_sequential_state_reg[0]_4\ => \FSM_sequential_state[0]_i_4_n_0\,
      \FSM_sequential_state_reg[1]\ => BITCNT_n_3,
      \FSM_sequential_state_reg[1]_0\ => I2CHEADER_REG_n_4,
      \FSM_sequential_state_reg[1]_1\ => \^detect_stop_reg_0\,
      \FSM_sequential_state_reg[2]\ => BITCNT_n_2,
      \FSM_sequential_state_reg[2]_0\ => I2CHEADER_REG_n_5,
      \FSM_sequential_state_reg[2]_1\ => \FSM_sequential_state[2]_i_4_n_0\,
      \FSM_sequential_state_reg[2]_2\ => \FSM_sequential_state[2]_i_5_n_0\,
      Q(0) => Q(0),
      bit_cnt_en => bit_cnt_en,
      detect_start => detect_start,
      dtc_i_reg => dtc_i_reg_n_0,
      \q_int_reg[0]_0\ => \q_int_reg[0]_0\,
      \q_int_reg[1]_0\ => BITCNT_n_1,
      s_axi_aclk => s_axi_aclk,
      scl_falling_edge => scl_falling_edge,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
CLKCNT: entity work.zxnexys_zxrtc_0_0_upcnt_n
     port map (
      CO(0) => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      DI(2) => CLKCNT_n_21,
      DI(1) => CLKCNT_n_22,
      DI(0) => CLKCNT_n_23,
      \FSM_onehot_scl_state_reg[7]\ => CLKCNT_n_18,
      \FSM_onehot_scl_state_reg[7]_0\ => CLKCNT_n_20,
      Q(8 downto 0) => \^q_int_reg[0]\(8 downto 0),
      S(2) => CLKCNT_n_9,
      S(1) => CLKCNT_n_10,
      S(0) => CLKCNT_n_11,
      arb_lost => arb_lost,
      \cr_i_reg[2]\ => CLKCNT_n_19,
      \q_int_reg[0]_0\(0) => CLKCNT_n_28,
      \q_int_reg[0]_1\(9) => \FSM_onehot_scl_state_reg_n_0_[9]\,
      \q_int_reg[0]_1\(8) => \FSM_onehot_scl_state_reg_n_0_[8]\,
      \q_int_reg[0]_1\(7) => \FSM_onehot_scl_state_reg_n_0_[7]\,
      \q_int_reg[0]_1\(6) => \FSM_onehot_scl_state_reg_n_0_[6]\,
      \q_int_reg[0]_1\(5) => \FSM_onehot_scl_state_reg_n_0_[5]\,
      \q_int_reg[0]_1\(4) => \FSM_onehot_scl_state_reg_n_0_[4]\,
      \q_int_reg[0]_1\(3) => \^fsm_onehot_scl_state_reg[3]_0\(0),
      \q_int_reg[0]_1\(2) => detect_stop_b,
      \q_int_reg[0]_1\(1) => \FSM_onehot_scl_state_reg_n_0_[1]\,
      \q_int_reg[0]_1\(0) => \FSM_onehot_scl_state_reg_n_0_[0]\,
      \q_int_reg[0]_2\ => scl_rin_d1_reg_0,
      \q_int_reg[0]_3\(0) => clk_cnt_en2,
      \q_int_reg[0]_4\(0) => clk_cnt_en1,
      \q_int_reg[0]_5\(0) => clk_cnt_en11_out,
      \q_int_reg[0]_6\(0) => clk_cnt_en12_out,
      \q_int_reg[1]_0\(2) => CLKCNT_n_15,
      \q_int_reg[1]_0\(1) => CLKCNT_n_16,
      \q_int_reg[1]_0\(0) => CLKCNT_n_17,
      \q_int_reg[1]_1\(3) => CLKCNT_n_24,
      \q_int_reg[1]_1\(2) => CLKCNT_n_25,
      \q_int_reg[1]_1\(1) => CLKCNT_n_26,
      \q_int_reg[1]_1\(0) => CLKCNT_n_27,
      \q_int_reg[2]_0\(2) => CLKCNT_n_12,
      \q_int_reg[2]_0\(1) => CLKCNT_n_13,
      \q_int_reg[2]_0\(0) => CLKCNT_n_14,
      \q_int_reg[7]_0\(0) => Q(3),
      \q_int_reg[8]_0\ => detect_stop_b_reg_n_0,
      \q_int_reg[8]_1\ => \q_int_reg[0]_0\,
      s_axi_aclk => s_axi_aclk,
      stop_scl_reg => stop_scl_reg
    );
EarlyAckDataState_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => EarlyAckDataState_i_2_n_0
    );
EarlyAckDataState_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => EarlyAckDataState0,
      Q => earlyAckDataState,
      R => \q_int_reg[0]_0\
    );
EarlyAckHdr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => scl_f_edg_d3,
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      O => EarlyAckHdr0
    );
EarlyAckHdr_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => EarlyAckHdr0,
      Q => earlyAckHdr,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \FSM_onehot_scl_state[0]_i_2_n_0\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I3 => stop_start_wait1,
      I4 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I5 => arb_lost,
      O => \FSM_onehot_scl_state[0]_i_1_n_0\
    );
\FSM_onehot_scl_state[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^bb\,
      I1 => gen_start,
      I2 => master_slave,
      O => \FSM_onehot_scl_state[0]_i_2_n_0\
    );
\FSM_onehot_scl_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4444444F444F44"
    )
        port map (
      I0 => stop_start_wait1,
      I1 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_scl_state[2]_i_2_n_0\,
      I3 => detect_stop_b_reg_n_0,
      I4 => \FSM_onehot_scl_state[2]_i_3_n_0\,
      I5 => CLKCNT_n_20,
      O => \FSM_onehot_scl_state[1]_i_1_n_0\
    );
\FSM_onehot_scl_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF1511"
    )
        port map (
      I0 => \FSM_onehot_scl_state[2]_i_2_n_0\,
      I1 => detect_stop_b_reg_n_0,
      I2 => \FSM_onehot_scl_state[2]_i_3_n_0\,
      I3 => CLKCNT_n_20,
      I4 => \FSM_onehot_scl_state[2]_i_5_n_0\,
      O => \FSM_onehot_scl_state[2]_i_1_n_0\
    );
\FSM_onehot_scl_state[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I1 => master_slave,
      I2 => gen_start,
      I3 => \^bb\,
      O => \FSM_onehot_scl_state[2]_i_2_n_0\
    );
\FSM_onehot_scl_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFF2F2FFF2"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I1 => stop_start_wait1,
      I2 => \FSM_onehot_scl_state[2]_i_6_n_0\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I4 => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      I5 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      O => \FSM_onehot_scl_state[2]_i_3_n_0\
    );
\FSM_onehot_scl_state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => CLKCNT_n_18,
      I1 => Q(3),
      I2 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I3 => stop_start_wait1,
      I4 => scndry_out,
      I5 => detect_stop_b,
      O => \FSM_onehot_scl_state[2]_i_5_n_0\
    );
\FSM_onehot_scl_state[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      O => \FSM_onehot_scl_state[2]_i_6_n_0\
    );
\FSM_onehot_scl_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \next_scl_state1_inferred__0/i__carry_n_1\,
      I1 => \^fsm_onehot_scl_state_reg[3]_0\(0),
      I2 => scndry_out,
      I3 => detect_stop_b,
      O => \FSM_onehot_scl_state[3]_i_1_n_0\
    );
\FSM_onehot_scl_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAFFEAFFEA"
    )
        port map (
      I0 => \FSM_onehot_scl_state[4]_i_2_n_0\,
      I1 => \^fsm_onehot_scl_state_reg[3]_0\(0),
      I2 => \next_scl_state1_inferred__0/i__carry_n_1\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      I4 => scl_rin_d1_reg_0,
      I5 => clk_cnt_en2,
      O => \FSM_onehot_scl_state[4]_i_1_n_0\
    );
\FSM_onehot_scl_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_lost,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => stop_scl_reg,
      I3 => Q(3),
      O => \FSM_onehot_scl_state[4]_i_2_n_0\
    );
\FSM_onehot_scl_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44F44444"
    )
        port map (
      I0 => \next_scl_state1_inferred__1/i__carry_n_1\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I2 => clk_cnt_en2,
      I3 => scl_rin_d1_reg_0,
      I4 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      O => \FSM_onehot_scl_state[5]_i_1_n_0\
    );
\FSM_onehot_scl_state[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => scl_rin_d1_reg_0,
      I1 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I2 => \next_scl_state1_inferred__1/i__carry_n_1\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      O => \FSM_onehot_scl_state[6]_i_1_n_0\
    );
\FSM_onehot_scl_state[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I1 => scl_rin_d1_reg_0,
      O => \FSM_onehot_scl_state[7]_i_1_n_0\
    );
\FSM_onehot_scl_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444444444F444444"
    )
        port map (
      I0 => scndry_out,
      I1 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I2 => Q(3),
      I3 => stop_scl_reg,
      I4 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I5 => arb_lost,
      O => \FSM_onehot_scl_state[8]_i_1_n_0\
    );
\FSM_onehot_scl_state[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFA8FF"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I1 => arb_lost,
      I2 => CLKCNT_n_19,
      I3 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I4 => \FSM_onehot_scl_state[9]_i_6_n_0\,
      O => \FSM_onehot_scl_state[9]_i_2_n_0\
    );
\FSM_onehot_scl_state[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => stop_start_wait1,
      I1 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      I3 => scndry_out,
      O => \FSM_onehot_scl_state[9]_i_3_n_0\
    );
\FSM_onehot_scl_state[9]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      O => \FSM_onehot_scl_state[9]_i_5_n_0\
    );
\FSM_onehot_scl_state[9]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^fsm_onehot_scl_state_reg[3]_0\(0),
      I1 => detect_stop_b,
      I2 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[8]\,
      O => \FSM_onehot_scl_state[9]_i_6_n_0\
    );
\FSM_onehot_scl_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[0]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[0]\,
      S => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[1]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[1]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[2]_i_1_n_0\,
      Q => detect_stop_b,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[3]_i_1_n_0\,
      Q => \^fsm_onehot_scl_state_reg[3]_0\(0),
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[4]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[4]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[5]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[5]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[6]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[6]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[7]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[7]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[8]_i_1_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[8]\,
      R => \q_int_reg[0]_0\
    );
\FSM_onehot_scl_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => \FSM_onehot_scl_state[9]_i_2_n_0\,
      D => \FSM_onehot_scl_state[9]_i_3_n_0\,
      Q => \FSM_onehot_scl_state_reg_n_0_[9]\,
      R => \q_int_reg[0]_0\
    );
\FSM_sequential_state[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F4CC"
    )
        port map (
      I0 => Ro_prev,
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      I3 => \state__0\(1),
      O => \FSM_sequential_state[0]_i_2_n_0\
    );
\FSM_sequential_state[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => detect_start,
      I1 => \state__0\(2),
      O => \FSM_sequential_state[0]_i_4_n_0\
    );
\FSM_sequential_state[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBAAAAFFFBFFFB"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => sda_sample,
      I3 => arb_lost,
      I4 => detect_start,
      I5 => \state__0\(2),
      O => \FSM_sequential_state[1]_i_3_n_0\
    );
\FSM_sequential_state[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3080"
    )
        port map (
      I0 => Ro_prev,
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      O => \FSM_sequential_state[1]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => arb_lost,
      I1 => sda_sample,
      O => \FSM_sequential_state[2]_i_10_n_0\
    );
\FSM_sequential_state[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABBA"
    )
        port map (
      I0 => \state__0\(0),
      I1 => detect_start,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_4_n_0\
    );
\FSM_sequential_state[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1A00"
    )
        port map (
      I0 => \state__0\(2),
      I1 => Ro_prev,
      I2 => \state__0\(1),
      I3 => \state__0\(0),
      O => \FSM_sequential_state[2]_i_5_n_0\
    );
\FSM_sequential_state[2]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => ro_prev_d1,
      I1 => Ro_prev,
      I2 => scl_f_edg_d2,
      O => \FSM_sequential_state[2]_i_8_n_0\
    );
\FSM_sequential_state[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      O => \FSM_sequential_state[2]_i_9_n_0\
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_4,
      Q => \state__0\(0),
      R => '0'
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_3,
      Q => \state__0\(1),
      R => '0'
    );
\FSM_sequential_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_2,
      Q => \state__0\(2),
      R => '0'
    );
I2CDATA_REG: entity work.zxnexys_zxrtc_0_0_shift8
     port map (
      \LEVEL_1_GEN.master_sda_reg\ => \LEVEL_1_GEN.master_sda_reg_0\,
      \LEVEL_1_GEN.master_sda_reg_0\ => \^tx_under_prev\,
      Q(7) => shift_reg(7),
      Q(6) => I2CDATA_REG_n_2,
      Q(5) => I2CDATA_REG_n_3,
      Q(4) => I2CDATA_REG_n_4,
      Q(3) => I2CDATA_REG_n_5,
      Q(2) => I2CDATA_REG_n_6,
      Q(1) => I2CDATA_REG_n_7,
      Q(0) => I2CDATA_REG_n_8,
      Tx_fifo_data_0(6 downto 0) => Tx_fifo_data_0(6 downto 0),
      \data_int_reg[0]_0\(0) => \data_int_reg[0]\(0),
      \data_int_reg[1]_0\ => \^shift_reg_ld\,
      \data_int_reg[7]_0\ => I2CDATA_REG_n_0,
      \data_int_reg[7]_1\ => I2CDATA_REG_n_9,
      \data_int_reg[7]_2\ => \q_int_reg[0]_0\,
      s_axi_aclk => s_axi_aclk,
      shift_reg_en => shift_reg_en,
      slave_sda_reg => I2CHEADER_REG_n_2,
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
I2CHEADER_REG: entity work.zxnexys_zxrtc_0_0_shift8_14
     port map (
      E(0) => i2c_header_en,
      \FSM_sequential_state_reg[1]\ => \FSM_sequential_state[1]_i_3_n_0\,
      \FSM_sequential_state_reg[1]_0\ => \FSM_sequential_state[1]_i_4_n_0\,
      \FSM_sequential_state_reg[2]\ => \FSM_sequential_state[2]_i_9_n_0\,
      \FSM_sequential_state_reg[2]_0\ => \FSM_sequential_state[2]_i_10_n_0\,
      Q(2) => Q(4),
      Q(1) => Q(2),
      Q(0) => Q(0),
      aas_i_reg => \^detect_stop_reg_0\,
      aas_i_reg_0 => aas_i_i_2_n_0,
      aas_i_reg_1 => \^aas\,
      abgc_i_reg => I2CHEADER_REG_n_2,
      arb_lost => arb_lost,
      \cr_i_reg[7]\ => I2CHEADER_REG_n_1,
      \data_int_reg[0]_0\ => I2CHEADER_REG_n_5,
      \data_int_reg[0]_1\ => I2CHEADER_REG_n_7,
      \data_int_reg[0]_2\ => \q_int_reg[0]_0\,
      detect_start => detect_start,
      detect_stop_reg => I2CHEADER_REG_n_0,
      master_slave => master_slave,
      master_slave_reg => I2CHEADER_REG_n_4,
      master_slave_reg_0 => I2CHEADER_REG_n_6,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      sda_sample => sda_sample,
      shift_reg_ld0 => shift_reg_ld0,
      shift_reg_ld_reg => \^tx_under_prev\,
      srw_i_reg(1 downto 0) => \^srw_i_reg_0\(1 downto 0),
      \state__0\(2 downto 0) => \state__0\(2 downto 0)
    );
\IIC2Bus_IntrEvent[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^bb\,
      O => \^d\(1)
    );
\IIC2Bus_IntrEvent[6]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^aas\,
      O => \^d\(0)
    );
\LEVEL_1_GEN.master_sda_reg\: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CDATA_REG_n_9,
      Q => \LEVEL_1_GEN.master_sda_reg_n_0\,
      S => \q_int_reg[0]_0\
    );
\RD_FIFO_CNTRL.Rc_fifo_wr_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^new_rcv_dta\,
      I1 => new_rcv_dta_d1,
      O => Rc_fifo_wr0
    );
SETUP_CNT: entity work.zxnexys_zxrtc_0_0_upcnt_n_15
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => SETUP_CNT_n_0,
      Q(0) => Q(3),
      S(2) => SETUP_CNT_n_1,
      S(1) => SETUP_CNT_n_2,
      S(0) => SETUP_CNT_n_3,
      gen_stop => gen_stop,
      gen_stop_d1 => gen_stop_d1,
      \q_int[0]_i_3_0\ => \^tx_under_prev\,
      \q_int_reg[0]_0\ => \q_int_reg[0]_0\,
      rsta_d1 => rsta_d1,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      sda_rin_d1 => \^sda_rin_d1\,
      sda_setup => sda_setup,
      tx_under_prev_d1 => tx_under_prev_d1
    );
aas_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => aas_i_i_2_n_0
    );
aas_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_1,
      Q => \^aas\,
      R => '0'
    );
abgc_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_0,
      Q => \^srw_i_reg_0\(0),
      R => '0'
    );
al_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E0EEE0E0"
    )
        port map (
      I0 => master_slave,
      I1 => Q(3),
      I2 => al_i_i_2_n_0,
      I3 => al_prevent,
      I4 => \^detect_stop_reg_0\,
      I5 => sm_stop_reg_n_0,
      O => al_i_i_1_n_0
    );
al_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDDD"
    )
        port map (
      I0 => master_slave,
      I1 => arb_lost,
      I2 => bus_busy_d1,
      I3 => gen_start,
      O => al_i_i_2_n_0
    );
al_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => al_i_i_1_n_0,
      Q => \^d\(3),
      R => \q_int_reg[0]_0\
    );
al_prevent_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5554"
    )
        port map (
      I0 => detect_start,
      I1 => sm_stop_reg_n_0,
      I2 => gen_stop,
      I3 => al_prevent,
      O => al_prevent_i_1_n_0
    );
al_prevent_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => al_prevent_i_1_n_0,
      Q => al_prevent,
      R => \q_int_reg[0]_0\
    );
arb_lost_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002AEA2A2A"
    )
        port map (
      I0 => arb_lost,
      I1 => master_slave,
      I2 => msms_rst_i_i_2_n_0,
      I3 => scndry_out,
      I4 => sda_cout_reg,
      I5 => msms_rst_i_i_3_n_0,
      O => arb_lost_i_1_n_0
    );
arb_lost_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => arb_lost_i_1_n_0,
      Q => arb_lost,
      R => '0'
    );
bit_cnt_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0488"
    )
        port map (
      I0 => \state__0\(2),
      I1 => scl_falling_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => bit_cnt_en0
    );
bit_cnt_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bit_cnt_en0,
      Q => bit_cnt_en,
      R => \q_int_reg[0]_0\
    );
bus_busy_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^bb\,
      Q => bus_busy_d1,
      R => \q_int_reg[0]_0\
    );
bus_busy_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0E00"
    )
        port map (
      I0 => \^bb\,
      I1 => detect_start,
      I2 => \^detect_stop_reg_0\,
      I3 => Q(0),
      O => bus_busy_i_1_n_0
    );
bus_busy_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => bus_busy_i_1_n_0,
      Q => \^bb\,
      R => '0'
    );
clk_cnt_en1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_clk_cnt_en1_carry_CO_UNCONNECTED(3),
      CO(2) => clk_cnt_en1,
      CO(1) => clk_cnt_en1_carry_n_2,
      CO(0) => clk_cnt_en1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_clk_cnt_en1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_12,
      S(1) => CLKCNT_n_13,
      S(0) => CLKCNT_n_14
    );
\clk_cnt_en1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_clk_cnt_en1_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => clk_cnt_en11_out,
      CO(1) => \clk_cnt_en1_inferred__0/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => S(2 downto 0)
    );
\clk_cnt_en1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_clk_cnt_en1_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => clk_cnt_en12_out,
      CO(1) => \clk_cnt_en1_inferred__1/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state[9]_i_4\(2 downto 0)
    );
\clk_cnt_en1_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \clk_cnt_en1_inferred__2/i__carry_n_0\,
      CO(2) => \clk_cnt_en1_inferred__2/i__carry_n_1\,
      CO(1) => \clk_cnt_en1_inferred__2/i__carry_n_2\,
      CO(0) => \clk_cnt_en1_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => CLKCNT_n_21,
      DI(2) => CLKCNT_n_22,
      DI(1) => '0',
      DI(0) => CLKCNT_n_23,
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => CLKCNT_n_24,
      S(2) => CLKCNT_n_25,
      S(1) => CLKCNT_n_26,
      S(0) => CLKCNT_n_27
    );
\clk_cnt_en1_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \clk_cnt_en1_inferred__2/i__carry_n_0\,
      CO(3 downto 1) => \NLW_clk_cnt_en1_inferred__2/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \clk_cnt_en1_inferred__2/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^q_int_reg[0]\(8),
      O(3 downto 0) => \NLW_clk_cnt_en1_inferred__2/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => CLKCNT_n_28
    );
clk_cnt_en2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_clk_cnt_en2_carry_CO_UNCONNECTED(3),
      CO(2) => clk_cnt_en2,
      CO(1) => clk_cnt_en2_carry_n_2,
      CO(0) => clk_cnt_en2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_clk_cnt_en2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state_reg[5]_0\(2 downto 0)
    );
\cr_i[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBBB888B"
    )
        port map (
      I0 => s_axi_wdata(0),
      I1 => E(0),
      I2 => \^bb\,
      I3 => \cr_i_reg[5]\,
      I4 => Q(1),
      I5 => \cr_i[5]_i_3_n_0\,
      O => \WDATA_reg[2]\(0)
    );
\cr_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF80"
    )
        port map (
      I0 => dynamic_MSMS(0),
      I1 => Tx_data_exists_sgl,
      I2 => \cr_i_reg[5]_0\,
      I3 => sm_stop_reg_n_0,
      I4 => rxCntDone,
      I5 => msms_rst_i,
      O => \cr_i[5]_i_3_n_0\
    );
\data_i2c_i[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002000"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      I3 => scl_falling_edge,
      I4 => Ro_prev,
      O => data_i2c_i0
    );
\data_i2c_i_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_8,
      Q => \data_i2c_i_reg[7]_0\(0),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_7,
      Q => \data_i2c_i_reg[7]_0\(1),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_6,
      Q => \data_i2c_i_reg[7]_0\(2),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_5,
      Q => \data_i2c_i_reg[7]_0\(3),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_4,
      Q => \data_i2c_i_reg[7]_0\(4),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_3,
      Q => \data_i2c_i_reg[7]_0\(5),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => I2CDATA_REG_n_2,
      Q => \data_i2c_i_reg[7]_0\(6),
      R => \q_int_reg[0]_0\
    );
\data_i2c_i_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => data_i2c_i0,
      D => shift_reg(7),
      Q => \data_i2c_i_reg[7]_0\(7),
      R => \q_int_reg[0]_0\
    );
detect_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB080000"
    )
        port map (
      I0 => scl_rin_d1_reg_0,
      I1 => \^sda_rin_d1\,
      I2 => scndry_out,
      I3 => detect_start,
      I4 => Q(0),
      I5 => detect_start_i_2_n_0,
      O => detect_start_i_1_n_0
    );
detect_start_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(2),
      I2 => \state__0\(1),
      O => detect_start_i_2_n_0
    );
detect_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_start_i_1_n_0,
      Q => detect_start,
      R => '0'
    );
detect_stop_b_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CE020000"
    )
        port map (
      I0 => detect_stop_b_reg_n_0,
      I1 => detect_stop_reg_1,
      I2 => detect_stop_b,
      I3 => scl_rin_d1_reg_0,
      I4 => Q(0),
      I5 => detect_start,
      O => detect_stop_b_i_1_n_0
    );
detect_stop_b_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_stop_b_i_1_n_0,
      Q => detect_stop_b_reg_n_0,
      R => '0'
    );
detect_stop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F2020000"
    )
        port map (
      I0 => \^detect_stop_reg_0\,
      I1 => detect_stop0,
      I2 => detect_stop_reg_1,
      I3 => scl_rin_d1_reg_0,
      I4 => Q(0),
      I5 => detect_start,
      O => detect_stop_i_1_n_0
    );
detect_stop_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => msms_d1,
      I1 => msms_d2,
      O => detect_stop0
    );
detect_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => detect_stop_i_1_n_0,
      Q => \^detect_stop_reg_0\,
      R => '0'
    );
dtc_i_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dtc_i_reg_n_0,
      Q => dtc_i_d1,
      R => \q_int_reg[0]_0\
    );
dtc_i_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => dtc_i_d1,
      Q => dtc_i_d2,
      R => \q_int_reg[0]_0\
    );
dtc_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => BITCNT_n_1,
      Q => dtc_i_reg_n_0,
      R => \q_int_reg[0]_0\
    );
dtre_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Dtre,
      Q => dtre_d1,
      R => \q_int_reg[0]_0\
    );
gen_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7530"
    )
        port map (
      I0 => detect_start,
      I1 => msms_d2,
      I2 => msms_d1,
      I3 => gen_start,
      O => gen_start_i_1_n_0
    );
gen_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_start_i_1_n_0,
      Q => gen_start,
      R => \q_int_reg[0]_0\
    );
gen_stop_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_stop,
      Q => gen_stop_d1,
      R => \q_int_reg[0]_0\
    );
gen_stop_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55750030"
    )
        port map (
      I0 => \^detect_stop_reg_0\,
      I1 => msms_d1,
      I2 => msms_d2,
      I3 => arb_lost,
      I4 => gen_stop,
      O => gen_stop_i_1_n_0
    );
gen_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => gen_stop_i_1_n_0,
      Q => gen_stop,
      R => \q_int_reg[0]_0\
    );
i2c_header_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => scl_rising_edge,
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      I3 => \state__0\(0),
      O => i2c_header_en0
    );
i2c_header_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => i2c_header_en0,
      Q => i2c_header_en,
      R => \q_int_reg[0]_0\
    );
master_slave_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F400000"
    )
        port map (
      I0 => arb_lost,
      I1 => master_slave,
      I2 => \^bb\,
      I3 => msms_d1,
      I4 => Q(0),
      O => master_slave_i_1_n_0
    );
master_slave_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => master_slave_i_1_n_0,
      Q => master_slave,
      R => '0'
    );
msms_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => msms_d1_i_2_n_0,
      I1 => msms_rst_i,
      O => msms_d10
    );
msms_d1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAABAAABA"
    )
        port map (
      I0 => Q(1),
      I1 => txer_i_reg_n_0,
      I2 => msms_d1,
      I3 => Msms_set,
      I4 => dtc_i_d2,
      I5 => dtc_i_d1,
      O => msms_d1_i_2_n_0
    );
msms_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_d10,
      Q => msms_d1,
      R => \q_int_reg[0]_0\
    );
msms_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_d1,
      Q => msms_d2,
      R => \q_int_reg[0]_0\
    );
msms_rst_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008FF0800"
    )
        port map (
      I0 => msms_rst_i_i_2_n_0,
      I1 => sda_cout_reg,
      I2 => scndry_out,
      I3 => master_slave,
      I4 => msms_rst_i,
      I5 => msms_rst_i_i_3_n_0,
      O => msms_rst_i_i_1_n_0
    );
msms_rst_i_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0820"
    )
        port map (
      I0 => scl_rising_edge,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      O => msms_rst_i_i_2_n_0
    );
msms_rst_i_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I2 => Q(0),
      O => msms_rst_i_i_3_n_0
    );
msms_rst_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => msms_rst_i_i_1_n_0,
      Q => msms_rst_i,
      R => '0'
    );
new_rcv_dta_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => data_i2c_i0,
      Q => \^new_rcv_dta\,
      R => \q_int_reg[0]_0\
    );
\next_scl_state1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_next_scl_state1_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \next_scl_state1_inferred__0/i__carry_n_1\,
      CO(1) => \next_scl_state1_inferred__0/i__carry_n_2\,
      CO(0) => \next_scl_state1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_scl_state1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_15,
      S(1) => CLKCNT_n_16,
      S(0) => CLKCNT_n_17
    );
\next_scl_state1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_next_scl_state1_inferred__1/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \next_scl_state1_inferred__1/i__carry_n_1\,
      CO(1) => \next_scl_state1_inferred__1/i__carry_n_2\,
      CO(0) => \next_scl_state1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_next_scl_state1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2 downto 0) => \FSM_onehot_scl_state_reg[5]_1\(2 downto 0)
    );
rdy_new_xmt_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222F2F2F22202020"
    )
        port map (
      I0 => shift_reg_ld_d1,
      I1 => \^shift_reg_ld\,
      I2 => rdy_new_xmt_i_i_2_n_0,
      I3 => Q(1),
      I4 => detect_start_i_2_n_0,
      I5 => \^rdy_new_xmt\,
      O => rdy_new_xmt_i_i_1_n_0
    );
rdy_new_xmt_i_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \state__0\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(2),
      O => rdy_new_xmt_i_i_2_n_0
    );
rdy_new_xmt_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rdy_new_xmt_i_i_1_n_0,
      Q => \^rdy_new_xmt\,
      R => \q_int_reg[0]_0\
    );
ro_prev_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Ro_prev,
      Q => ro_prev_d1,
      R => \q_int_reg[0]_0\
    );
rsta_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Q(3),
      Q => rsta_d1,
      R => \q_int_reg[0]_0\
    );
rsta_tx_under_prev_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FF2020"
    )
        port map (
      I0 => Q(3),
      I1 => rsta_d1,
      I2 => Dtre,
      I3 => dtre_d1,
      I4 => rsta_tx_under_prev,
      O => rsta_tx_under_prev_i_1_n_0
    );
rsta_tx_under_prev_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => rsta_tx_under_prev_i_1_n_0,
      Q => rsta_tx_under_prev,
      R => \q_int_reg[0]_0\
    );
scl_cout_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFD"
    )
        port map (
      I0 => CLKCNT_n_20,
      I1 => \FSM_onehot_scl_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[9]\,
      I4 => Ro_prev,
      O => scl_cout_reg0
    );
scl_cout_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_cout_reg0,
      Q => scl_cout_reg,
      S => \q_int_reg[0]_0\
    );
scl_f_edg_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_falling_edge,
      Q => scl_f_edg_d1,
      R => \q_int_reg[0]_0\
    );
scl_f_edg_d2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_f_edg_d1,
      Q => scl_f_edg_d2,
      R => \q_int_reg[0]_0\
    );
scl_f_edg_d3_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_f_edg_d2,
      Q => scl_f_edg_d3,
      R => \q_int_reg[0]_0\
    );
scl_falling_edge_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^scl_rin_d1\,
      I1 => scl_rin_d1_reg_0,
      O => scl_falling_edge0
    );
scl_falling_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_falling_edge0,
      Q => scl_falling_edge,
      R => \q_int_reg[0]_0\
    );
scl_rin_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_rin_d1_reg_0,
      Q => \^scl_rin_d1\,
      R => '0'
    );
scl_rising_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scl_rising_edge0,
      Q => scl_rising_edge,
      R => \q_int_reg[0]_0\
    );
scl_t_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rsta_tx_under_prev,
      I1 => scl_cout_reg,
      I2 => sda_setup,
      I3 => Ro_prev,
      O => scl_t
    );
sda_cout_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => sda_cout_reg_i_2_n_0,
      I1 => stop_scl_reg_i_3_n_0,
      I2 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      I4 => sda_cout_reg,
      O => sda_cout_reg_i_1_n_0
    );
sda_cout_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => sda_cout_reg_i_3_n_0,
      I1 => \FSM_onehot_scl_state_reg_n_0_[7]\,
      I2 => clk_cnt_en11_out,
      I3 => \FSM_onehot_scl_state_reg_n_0_[0]\,
      O => sda_cout_reg_i_2_n_0
    );
sda_cout_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8A8A800"
    )
        port map (
      I0 => stop_scl_reg_i_2_n_0,
      I1 => Q(3),
      I2 => \LEVEL_1_GEN.master_sda_reg_n_0\,
      I3 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I4 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      O => sda_cout_reg_i_3_n_0
    );
sda_cout_reg_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_cout_reg_i_1_n_0,
      Q => sda_cout_reg,
      S => \q_int_reg[0]_0\
    );
sda_rin_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => scndry_out,
      Q => \^sda_rin_d1\,
      R => '0'
    );
sda_sample_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => scndry_out,
      I1 => scl_rising_edge,
      I2 => sda_sample,
      O => sda_sample_i_1_n_0
    );
sda_sample_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_sample_i_1_n_0,
      Q => sda_sample,
      R => \q_int_reg[0]_0\
    );
\sda_setup0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_sda_setup0_inferred__0/i__carry_CO_UNCONNECTED\(3),
      CO(2) => \sda_setup0_inferred__0/i__carry_n_1\,
      CO(1) => \sda_setup0_inferred__0/i__carry_n_2\,
      CO(0) => \sda_setup0_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_sda_setup0_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => SETUP_CNT_n_1,
      S(1) => SETUP_CNT_n_2,
      S(0) => SETUP_CNT_n_3
    );
sda_setup_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55FD00FC"
    )
        port map (
      I0 => \sda_setup0_inferred__0/i__carry_n_1\,
      I1 => \^tx_under_prev\,
      I2 => SETUP_CNT_n_0,
      I3 => scl_rin_d1_reg_0,
      I4 => sda_setup,
      O => sda_setup_i_1_n_0
    );
sda_setup_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sda_setup_i_1_n_0,
      Q => sda_setup,
      R => \q_int_reg[0]_0\
    );
sda_t_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EFE0"
    )
        port map (
      I0 => arb_lost,
      I1 => sda_cout_reg,
      I2 => master_slave,
      I3 => slave_sda_reg_n_0,
      I4 => stop_scl_reg,
      O => sda_t
    );
shift_reg_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => master_slave,
      I1 => scl_rising_edge,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => shift_reg_en_i_2_n_0,
      O => shift_reg_en0
    );
shift_reg_en_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000045000000400"
    )
        port map (
      I0 => detect_start,
      I1 => scl_rising_edge,
      I2 => \state__0\(1),
      I3 => \state__0\(2),
      I4 => \state__0\(0),
      I5 => scl_f_edg_d2,
      O => shift_reg_en_i_2_n_0
    );
shift_reg_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => shift_reg_en0,
      Q => shift_reg_en,
      R => \q_int_reg[0]_0\
    );
shift_reg_ld_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^shift_reg_ld\,
      Q => shift_reg_ld_d1,
      R => \q_int_reg[0]_0\
    );
shift_reg_ld_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => shift_reg_ld0,
      Q => \^shift_reg_ld\,
      R => \q_int_reg[0]_0\
    );
slave_sda_reg: unisim.vcomponents.FDSE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CDATA_REG_n_0,
      Q => slave_sda_reg_n_0,
      S => \q_int_reg[0]_0\
    );
sm_stop_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA8A0000"
    )
        port map (
      I0 => sm_stop_reg_n_0,
      I1 => sm_stop_i_2_n_0,
      I2 => sm_stop_i_3_n_0,
      I3 => master_slave,
      I4 => Q(0),
      I5 => \^detect_stop_reg_0\,
      O => sm_stop_i_1_n_0
    );
sm_stop_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF45FFFFFFFFFF"
    )
        port map (
      I0 => scl_f_edg_d2,
      I1 => Ro_prev,
      I2 => ro_prev_d1,
      I3 => sda_sample,
      I4 => arb_lost,
      I5 => master_slave,
      O => sm_stop_i_2_n_0
    );
sm_stop_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"24"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(0),
      I2 => \state__0\(2),
      O => sm_stop_i_3_n_0
    );
sm_stop_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => sm_stop_i_1_n_0,
      Q => sm_stop_reg_n_0,
      R => '0'
    );
srw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => I2CHEADER_REG_n_7,
      Q => \^srw_i_reg_0\(1),
      R => \q_int_reg[0]_0\
    );
stop_scl_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EFF0E0E0E000E0E"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I2 => stop_scl_reg_i_2_n_0,
      I3 => stop_scl_reg_i_3_n_0,
      I4 => \FSM_onehot_scl_state[9]_i_5_n_0\,
      I5 => stop_scl_reg,
      O => stop_scl_reg_i_1_n_0
    );
stop_scl_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FF111F1"
    )
        port map (
      I0 => sm_stop_reg_n_0,
      I1 => gen_stop,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      O => stop_scl_reg_i_2_n_0
    );
stop_scl_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEFEEEEEEEEEEEEE"
    )
        port map (
      I0 => \FSM_onehot_scl_state_reg_n_0_[6]\,
      I1 => detect_stop_b,
      I2 => stop_scl_reg,
      I3 => Q(3),
      I4 => clk_cnt_en11_out,
      I5 => CLKCNT_n_18,
      O => stop_scl_reg_i_3_n_0
    );
stop_scl_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => stop_scl_reg_i_1_n_0,
      Q => stop_scl_reg,
      R => \q_int_reg[0]_0\
    );
stop_start_wait1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => NLW_stop_start_wait1_carry_CO_UNCONNECTED(3),
      CO(2) => stop_start_wait1,
      CO(1) => stop_start_wait1_carry_n_2,
      CO(0) => stop_start_wait1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_stop_start_wait1_carry_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => CLKCNT_n_9,
      S(1) => CLKCNT_n_10,
      S(0) => CLKCNT_n_11
    );
tx_under_prev_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \^tx_under_prev\,
      Q => tx_under_prev_d1,
      R => \q_int_reg[0]_0\
    );
tx_under_prev_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEAAAAA"
    )
        port map (
      I0 => tx_under_prev_i0,
      I1 => Dtre,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \^tx_under_prev\,
      O => tx_under_prev_i_i_1_n_0
    );
tx_under_prev_i_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000820000000000"
    )
        port map (
      I0 => sm_stop_i_3_n_0,
      I1 => \^aas\,
      I2 => \^srw_i_reg_0\(1),
      I3 => scl_falling_edge,
      I4 => gen_stop,
      I5 => Dtre,
      O => tx_under_prev_i0
    );
tx_under_prev_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => tx_under_prev_i_i_1_n_0,
      Q => \^tx_under_prev\,
      R => \q_int_reg[0]_0\
    );
txer_edge_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5C500C000000000"
    )
        port map (
      I0 => scl_f_edg_d2,
      I1 => sda_sample,
      I2 => scl_falling_edge,
      I3 => txer_edge_i_2_n_0,
      I4 => \^d\(2),
      I5 => Q(0),
      O => txer_edge_i_1_n_0
    );
txer_edge_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C7"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \state__0\(2),
      I2 => \state__0\(0),
      O => txer_edge_i_2_n_0
    );
txer_edge_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => txer_edge_i_1_n_0,
      Q => \^d\(2),
      R => '0'
    );
txer_i_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBFFFBF08800080"
    )
        port map (
      I0 => sda_sample,
      I1 => scl_falling_edge,
      I2 => \state__0\(0),
      I3 => \state__0\(2),
      I4 => \state__0\(1),
      I5 => txer_i_reg_n_0,
      O => txer_i_i_1_n_0
    );
txer_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => txer_i_i_1_n_0,
      Q => txer_i_reg_n_0,
      R => \q_int_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_registers_0_0 is
  port (
    update_i : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    \refresh_reg[6]_inv\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \last_rd_reg_reg[0]\ : out STD_LOGIC;
    \cnt_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \last_rd_reg_reg[5]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    din : out STD_LOGIC_VECTOR ( 14 downto 0 );
    p_1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rtc_0_update_t : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    \wr_data_reg[7]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    sda_o_reg : in STD_LOGIC;
    rd_reg_i : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[13]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \wr_data_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_3_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ADDRD : in STD_LOGIC_VECTOR ( 5 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_registers_0_0 : entity is "rtcc_registers_0_0";
end zxnexys_zxrtc_0_0_rtcc_registers_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_registers_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_registers
     port map (
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      D(3 downto 0) => D(3 downto 0),
      E(0) => E(0),
      Q(1 downto 0) => \refresh_reg[6]_inv\(1 downto 0),
      clk_peripheral => clk_peripheral,
      \cnt_reg[1]\ => \cnt_reg[1]\,
      din(14 downto 0) => din(14 downto 0),
      dout(5 downto 0) => dout(5 downto 0),
      \last_rd_reg_reg[0]_0\ => \last_rd_reg_reg[0]\,
      \last_rd_reg_reg[5]_0\(2 downto 0) => \last_rd_reg_reg[5]\(2 downto 0),
      p_1_out(7 downto 0) => p_1_out(7 downto 0),
      p_3_in(7 downto 0) => p_3_in(7 downto 0),
      rd_reg_i(5 downto 0) => rd_reg_i(5 downto 0),
      \refresh_reg[6]_inv_0\ => \refresh_reg[6]_inv\(2),
      rtc_0_update_t => rtc_0_update_t,
      sda_o_i_6_0(3 downto 0) => Q(3 downto 0),
      sda_o_reg => sda_o_reg,
      update_i_reg_0 => update_i,
      \wr_data_reg[13]_0\(5 downto 0) => \wr_data_reg[13]\(5 downto 0),
      \wr_data_reg[7]_0\ => \wr_data_reg[7]\,
      \wr_data_reg[7]_1\(7 downto 0) => \wr_data_reg[7]_0\(7 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_rtc_0_0 is
  port (
    rd_reg_i : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rtc_0_update_t : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    scl_reg : out STD_LOGIC;
    \wr_reg_o_reg[5]\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    p_3_in : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_o_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ADDRD : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ptr_reg[5]\ : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC;
    update_i : in STD_LOGIC;
    \wr_data_reg[8]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    p_1_out : in STD_LOGIC_VECTOR ( 7 downto 0 );
    underflow : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \rd_data_o_reg[0]\ : in STD_LOGIC;
    \rd_data_o_reg[0]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sda_o_reg : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_rtc_0_0 : entity is "rtcc_rtc_0_0";
end zxnexys_zxrtc_0_0_rtcc_rtc_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_rtc_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_rtc
     port map (
      ADDRD(5 downto 0) => ADDRD(5 downto 0),
      D(5 downto 0) => rd_reg_i(5 downto 0),
      E(0) => E(0),
      Q(3 downto 0) => Q(3 downto 0),
      clk_peripheral => clk_peripheral,
      \data_o_reg[7]_0\(7 downto 0) => \data_o_reg[7]\(7 downto 0),
      dout(13 downto 0) => dout(13 downto 0),
      p_1_out(7 downto 0) => p_1_out(7 downto 0),
      p_3_in(7 downto 0) => p_3_in(7 downto 0),
      \ptr_reg[5]_0\ => \ptr_reg[5]\,
      \rd_data_o_reg[0]\ => \rd_data_o_reg[0]\,
      \rd_data_o_reg[0]_0\(2 downto 0) => \rd_data_o_reg[0]_0\(2 downto 0),
      reset => reset,
      scl_i => scl_i,
      scl_reg_0 => scl_reg,
      sda_i => sda_i,
      sda_o => sda_o,
      sda_o_reg_0 => sda_o_reg,
      underflow => underflow,
      update_i => update_i,
      update_t_reg_0 => rtc_0_update_t,
      \wr_data_reg[13]\(3 downto 0) => D(3 downto 0),
      \wr_data_reg[8]\(2 downto 0) => \wr_data_reg[8]\(2 downto 0),
      \wr_reg_o_reg[5]_0\(5 downto 0) => \wr_reg_o_reg[5]\(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 is
  port (
    s_axi_aresetn : out STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    reset : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 : entity is "rtcc_rtc_reset_0_0";
end zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_rtc_reset
     port map (
      clk_peripheral => clk_peripheral,
      reset => reset,
      s_axi_aresetn => s_axi_aresetn
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_slave_attachment is
  port (
    \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ : out STD_LOGIC;
    Bus_RNW_reg_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg_0 : out STD_LOGIC;
    s_axi_bvalid_i_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_write_reg_0 : out STD_LOGIC;
    is_read_reg_0 : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    \bus2ip_addr_i_reg[2]_0\ : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_i_reg[7]_1\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata_i_reg[6]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[3]_0\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_0\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in13_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_5\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_1\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_1\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_slave_attachment : entity is "slave_attachment";
end zxnexys_zxrtc_0_0_slave_attachment;

architecture STRUCTURE of zxnexys_zxrtc_0_0_slave_attachment is
  signal AXI_IP2Bus_Data : STD_LOGIC_VECTOR ( 24 to 31 );
  signal Bus2IIC_Addr : STD_LOGIC_VECTOR ( 0 to 6 );
  signal \FSM_onehot_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\ : STD_LOGIC;
  signal \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus2ip_addr_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[5]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[6]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_1_n_0\ : STD_LOGIC;
  signal \bus2ip_addr_i[8]_i_2_n_0\ : STD_LOGIC;
  signal bus2ip_rnw_i_reg_n_0 : STD_LOGIC;
  signal is_read_i_1_n_0 : STD_LOGIC;
  signal \^is_read_reg_0\ : STD_LOGIC;
  signal is_read_reg_n_0 : STD_LOGIC;
  signal is_write_i_1_n_0 : STD_LOGIC;
  signal is_write_i_2_n_0 : STD_LOGIC;
  signal \^is_write_reg_0\ : STD_LOGIC;
  signal is_write_reg_n_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rst : STD_LOGIC;
  signal s_axi_bresp_i : STD_LOGIC;
  signal s_axi_bvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_bvalid_i_reg_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[0]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[1]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[2]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[3]_i_6_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[4]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[5]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_2_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[6]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_axi_rdata_i_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal s_axi_rresp_i : STD_LOGIC;
  signal s_axi_rvalid_i_i_1_n_0 : STD_LOGIC;
  signal \^s_axi_rvalid_i_reg_0\ : STD_LOGIC;
  signal start2 : STD_LOGIC;
  signal start2_i_1_n_0 : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[0]\ : STD_LOGIC;
  signal \state_reg_n_0_[1]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "iSTATE:0010,iSTATE0:0100,iSTATE1:1000,iSTATE2:0001";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[5]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[6]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \bus2ip_addr_i[8]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of start2_i_1 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \state[1]_i_2\ : label is "soft_lutpair53";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  is_read_reg_0 <= \^is_read_reg_0\;
  is_write_reg_0 <= \^is_write_reg_0\;
  s_axi_bvalid_i_reg_0 <= \^s_axi_bvalid_i_reg_0\;
  s_axi_rvalid_i_reg_0 <= \^s_axi_rvalid_i_reg_0\;
\FSM_onehot_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444F444F444F44"
    )
        port map (
      I0 => \FSM_onehot_state[3]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => s_axi_arvalid,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      I4 => s_axi_wvalid,
      I5 => s_axi_awvalid,
      O => \FSM_onehot_state[0]_i_1_n_0\
    );
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => s_axi_arvalid,
      I2 => \^is_read_reg_0\,
      I3 => s_axi_rresp_i,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => s_axi_wvalid,
      I3 => s_axi_awvalid,
      I4 => \^is_write_reg_0\,
      I5 => s_axi_bresp_i,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^is_write_reg_0\,
      I1 => s_axi_bresp_i,
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => \FSM_onehot_state[3]_i_2_n_0\,
      I4 => s_axi_rresp_i,
      I5 => \^is_read_reg_0\,
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => \^s_axi_rvalid_i_reg_0\,
      I1 => s_axi_rready,
      I2 => \^s_axi_bvalid_i_reg_0\,
      I3 => s_axi_bready,
      O => \FSM_onehot_state[3]_i_2_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => rst
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => s_axi_rresp_i,
      R => rst
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => s_axi_bresp_i,
      R => rst
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => rst
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(0)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      O => plusOp(1)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      O => plusOp(2)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \state_reg_n_0_[0]\,
      I1 => \state_reg_n_0_[1]\,
      O => \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      I1 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      I2 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      I3 => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      O => plusOp(3)
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(0),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(0),
      R => \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(1),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(1),
      R => \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(2),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(2),
      R => \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\
    );
\INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => plusOp(3),
      Q => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3),
      R => \INCLUDE_DPHASE_TIMER.dpto_cnt[3]_i_1_n_0\
    );
I_DECODER: entity work.zxnexys_zxrtc_0_0_address_decoder
     port map (
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_RdAck2_reg => bus2ip_rnw_i_reg_n_0,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg_reg_0 => Bus_RNW_reg_reg,
      D(7) => AXI_IP2Bus_Data(24),
      D(6) => AXI_IP2Bus_Data(25),
      D(5) => AXI_IP2Bus_Data(26),
      D(4) => AXI_IP2Bus_Data(27),
      D(3) => AXI_IP2Bus_Data(28),
      D(2) => AXI_IP2Bus_Data(29),
      D(1) => AXI_IP2Bus_Data(30),
      D(0) => AXI_IP2Bus_Data(31),
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]_0\ => \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\,
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(4) => Bus2IIC_Addr(0),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(3 downto 2) => \^q\(1 downto 0),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(1) => Bus2IIC_Addr(5),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_0\(0) => Bus2IIC_Addr(6),
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_1\ => is_read_reg_n_0,
      \MEM_DECODE_GEN[2].cs_out_i_reg[2]_2\ => is_write_reg_n_0,
      Q => start2,
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \cr_i_reg[2]\ => \cr_i_reg[2]\,
      \cr_i_reg[2]_0\(0) => \cr_i_reg[2]_0\(0),
      \cr_i_reg[2]_1\(1) => \s_axi_rdata_i_reg[7]_1\(3),
      \cr_i_reg[2]_1\(0) => \s_axi_rdata_i_reg[7]_1\(1),
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg => \^is_read_reg_0\,
      is_write_reg => \^is_write_reg_0\,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready_INST_0_0(3 downto 0) => \INCLUDE_DPHASE_TIMER.dpto_cnt_reg\(3 downto 0),
      \s_axi_rdata_i_reg[0]\ => \s_axi_rdata_i_reg[0]_i_2_n_0\,
      \s_axi_rdata_i_reg[0]_0\ => \s_axi_rdata_i_reg[0]_0\,
      \s_axi_rdata_i_reg[1]\ => \s_axi_rdata_i[1]_i_2_n_0\,
      \s_axi_rdata_i_reg[1]_0\ => \s_axi_rdata_i[1]_i_3_n_0\,
      \s_axi_rdata_i_reg[1]_1\ => \s_axi_rdata_i[1]_i_4_n_0\,
      \s_axi_rdata_i_reg[2]\ => \s_axi_rdata_i_reg[2]_0\,
      \s_axi_rdata_i_reg[2]_0\ => \s_axi_rdata_i[2]_i_3_n_0\,
      \s_axi_rdata_i_reg[2]_1\ => \s_axi_rdata_i[2]_i_4_n_0\,
      \s_axi_rdata_i_reg[3]\ => \s_axi_rdata_i_reg[3]_0\,
      \s_axi_rdata_i_reg[3]_0\ => \s_axi_rdata_i[3]_i_4_n_0\,
      \s_axi_rdata_i_reg[3]_1\ => \s_axi_rdata_i[3]_i_5_n_0\,
      \s_axi_rdata_i_reg[4]\ => \s_axi_rdata_i[4]_i_2_n_0\,
      \s_axi_rdata_i_reg[4]_0\ => \s_axi_rdata_i[4]_i_3_n_0\,
      \s_axi_rdata_i_reg[4]_1\ => \s_axi_rdata_i[4]_i_4_n_0\,
      \s_axi_rdata_i_reg[4]_2\ => \s_axi_rdata_i[4]_i_5_n_0\,
      \s_axi_rdata_i_reg[5]\ => \s_axi_rdata_i[5]_i_2_n_0\,
      \s_axi_rdata_i_reg[5]_0\ => \s_axi_rdata_i[5]_i_3_n_0\,
      \s_axi_rdata_i_reg[5]_1\ => \s_axi_rdata_i[5]_i_4_n_0\,
      \s_axi_rdata_i_reg[6]\ => \s_axi_rdata_i[6]_i_2_n_0\,
      \s_axi_rdata_i_reg[6]_0\ => \s_axi_rdata_i[6]_i_3_n_0\,
      \s_axi_rdata_i_reg[6]_1\ => \s_axi_rdata_i[6]_i_4_n_0\,
      \s_axi_rdata_i_reg[6]_2\ => \s_axi_rdata_i[6]_i_5_n_0\,
      \s_axi_rdata_i_reg[7]\ => \s_axi_rdata_i[7]_i_3_n_0\,
      \s_axi_rdata_i_reg[7]_0\ => \s_axi_rdata_i[7]_i_4_n_0\,
      \s_axi_rdata_i_reg[7]_1\ => \s_axi_rdata_i[7]_i_5_n_0\,
      \s_axi_rdata_i_reg[7]_2\(7 downto 0) => \s_axi_rdata_i_reg[7]_4\(7 downto 0),
      s_axi_wdata(4 downto 0) => s_axi_wdata(4 downto 0),
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
\bus2ip_addr_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(0),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(0),
      O => \bus2ip_addr_i[2]_i_1_n_0\
    );
\bus2ip_addr_i[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(1),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(1),
      O => \bus2ip_addr_i[3]_i_1_n_0\
    );
\bus2ip_addr_i[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(2),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(2),
      O => \bus2ip_addr_i[5]_i_1_n_0\
    );
\bus2ip_addr_i[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(3),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(3),
      O => \bus2ip_addr_i[6]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"03020202"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => s_axi_wvalid,
      I4 => s_axi_awvalid,
      O => \bus2ip_addr_i[8]_i_1_n_0\
    );
\bus2ip_addr_i[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_araddr(4),
      I1 => s_axi_arvalid,
      I2 => s_axi_awaddr(4),
      O => \bus2ip_addr_i[8]_i_2_n_0\
    );
\bus2ip_addr_i_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[2]_i_1_n_0\,
      Q => Bus2IIC_Addr(6),
      R => rst
    );
\bus2ip_addr_i_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[3]_i_1_n_0\,
      Q => Bus2IIC_Addr(5),
      R => rst
    );
\bus2ip_addr_i_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[5]_i_1_n_0\,
      Q => \^q\(0),
      R => rst
    );
\bus2ip_addr_i_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[6]_i_1_n_0\,
      Q => \^q\(1),
      R => rst
    );
\bus2ip_addr_i_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => \bus2ip_addr_i[8]_i_2_n_0\,
      Q => Bus2IIC_Addr(0),
      R => rst
    );
bus2ip_rnw_i_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => \bus2ip_addr_i[8]_i_1_n_0\,
      D => s_axi_arvalid,
      Q => bus2ip_rnw_i_reg_n_0,
      R => rst
    );
is_read_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BB8888"
    )
        port map (
      I0 => s_axi_arvalid,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state[3]_i_2_n_0\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => is_read_reg_n_0,
      O => is_read_i_1_n_0
    );
is_read_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_read_i_1_n_0,
      Q => is_read_reg_n_0,
      R => rst
    );
is_write_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080FFFF00800000"
    )
        port map (
      I0 => s_axi_awvalid,
      I1 => s_axi_wvalid,
      I2 => \FSM_onehot_state_reg_n_0_[0]\,
      I3 => s_axi_arvalid,
      I4 => is_write_i_2_n_0,
      I5 => is_write_reg_n_0,
      O => is_write_i_1_n_0
    );
is_write_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEAEAEAAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \^s_axi_rvalid_i_reg_0\,
      I2 => s_axi_rready,
      I3 => \^s_axi_bvalid_i_reg_0\,
      I4 => s_axi_bready,
      I5 => \FSM_onehot_state_reg_n_0_[3]\,
      O => is_write_i_2_n_0
    );
is_write_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => is_write_i_1_n_0,
      Q => is_write_reg_n_0,
      R => rst
    );
rst_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_Bus2IP_Reset,
      Q => rst,
      R => '0'
    );
s_axi_bvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => s_axi_bready,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => \^is_write_reg_0\,
      I4 => \^s_axi_bvalid_i_reg_0\,
      O => s_axi_bvalid_i_i_1_n_0
    );
s_axi_bvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_bvalid_i_i_1_n_0,
      Q => \^s_axi_bvalid_i_reg_0\,
      R => rst
    );
\s_axi_rdata_i[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Tx_fifo_data_0(0),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_3\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[0]_i_2_0\,
      O => \s_axi_rdata_i[0]_i_5_n_0\
    );
\s_axi_rdata_i[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Rc_fifo_data(7),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_2\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[0]_i_2_1\,
      O => \s_axi_rdata_i[0]_i_6_n_0\
    );
\s_axi_rdata_i[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i_reg[6]_0\(0),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i_reg[6]_1\(0),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[1]_i_6_n_0\,
      O => \s_axi_rdata_i[1]_i_2_n_0\
    );
\s_axi_rdata_i[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0545004505400040"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => \s_axi_rdata_i_reg[7]_0\(0),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \s_axi_rdata_i_reg[1]_0\(0),
      I5 => \s_axi_rdata_i_reg[7]_1\(0),
      O => \s_axi_rdata_i[1]_i_3_n_0\
    );
\s_axi_rdata_i[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEAEAEAAAAAEAAAA"
    )
        port map (
      I0 => Bus2IIC_Addr(6),
      I1 => Bus2IIC_Addr(5),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => Tx_fifo_data_0(1),
      I5 => \s_axi_rdata_i_reg[7]_3\(1),
      O => \s_axi_rdata_i[1]_i_4_n_0\
    );
\s_axi_rdata_i[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40444000FFFFFFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => Bus2IIC_Addr(5),
      I2 => \s_axi_rdata_i_reg[7]_2\(1),
      I3 => \^q\(0),
      I4 => Rc_fifo_data(6),
      I5 => Bus2IIC_Addr(6),
      O => \s_axi_rdata_i[1]_i_6_n_0\
    );
\s_axi_rdata_i[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF5300000000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_3\(2),
      I1 => Tx_fifo_data_0(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[2]_i_3_n_0\
    );
\s_axi_rdata_i[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Rc_fifo_data(5),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_2\(2),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[2]_1\,
      O => \s_axi_rdata_i[2]_i_4_n_0\
    );
\s_axi_rdata_i[2]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Bus2IIC_Addr(6),
      I1 => Bus2IIC_Addr(5),
      O => \bus2ip_addr_i_reg[2]_0\
    );
\s_axi_rdata_i[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000E20000"
    )
        port map (
      I0 => Tx_fifo_data_0(3),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_3\(3),
      I3 => Bus2IIC_Addr(6),
      I4 => Bus2IIC_Addr(5),
      I5 => \^q\(1),
      O => \s_axi_rdata_i[3]_i_4_n_0\
    );
\s_axi_rdata_i[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFBFFFFABFB0000"
    )
        port map (
      I0 => \^q\(1),
      I1 => Rc_fifo_data(4),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_2\(3),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i[3]_i_6_n_0\,
      O => \s_axi_rdata_i[3]_i_5_n_0\
    );
\s_axi_rdata_i[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \^q\(0),
      I1 => \s_axi_rdata_i_reg[6]_0\(1),
      I2 => \^q\(1),
      I3 => \s_axi_rdata_i_reg[6]_1\(1),
      O => \s_axi_rdata_i[3]_i_6_n_0\
    );
\s_axi_rdata_i[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF3500000000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[6]_0\(2),
      I1 => \s_axi_rdata_i_reg[6]_1\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => Bus2IIC_Addr(5),
      I5 => Bus2IIC_Addr(6),
      O => \s_axi_rdata_i[4]_i_2_n_0\
    );
\s_axi_rdata_i[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF35000000000000"
    )
        port map (
      I0 => Rc_fifo_data(3),
      I1 => \s_axi_rdata_i_reg[7]_2\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[4]_i_3_n_0\
    );
\s_axi_rdata_i[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101010111111"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => Bus2IIC_Addr(6),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_0\(1),
      I4 => \^q\(1),
      I5 => \s_axi_rdata_i_reg[7]_1\(2),
      O => \s_axi_rdata_i[4]_i_4_n_0\
    );
\s_axi_rdata_i[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF3500000000"
    )
        port map (
      I0 => Tx_fifo_data_0(4),
      I1 => \s_axi_rdata_i_reg[7]_3\(4),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[4]_i_5_n_0\
    );
\s_axi_rdata_i[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF3500000000"
    )
        port map (
      I0 => Tx_fifo_data_0(5),
      I1 => \s_axi_rdata_i_reg[7]_3\(5),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[5]_i_2_n_0\
    );
\s_axi_rdata_i[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101010111111"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => Bus2IIC_Addr(6),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_0\(2),
      I4 => \^q\(1),
      I5 => \s_axi_rdata_i_reg[7]_1\(3),
      O => \s_axi_rdata_i[5]_i_3_n_0\
    );
\s_axi_rdata_i[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Rc_fifo_data(2),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_2\(5),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[5]_0\,
      O => \s_axi_rdata_i[5]_i_4_n_0\
    );
\s_axi_rdata_i[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF3500000000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[6]_0\(3),
      I1 => \s_axi_rdata_i_reg[6]_1\(3),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => Bus2IIC_Addr(5),
      I5 => Bus2IIC_Addr(6),
      O => \s_axi_rdata_i[6]_i_2_n_0\
    );
\s_axi_rdata_i[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0C000C04040"
    )
        port map (
      I0 => Rc_fifo_data(1),
      I1 => Bus2IIC_Addr(6),
      I2 => Bus2IIC_Addr(5),
      I3 => \s_axi_rdata_i_reg[7]_2\(6),
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \s_axi_rdata_i[6]_i_3_n_0\
    );
\s_axi_rdata_i[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF5300000000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_3\(6),
      I1 => Tx_fifo_data_0(6),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[6]_i_4_n_0\
    );
\s_axi_rdata_i[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101010111111"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => Bus2IIC_Addr(6),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_0\(3),
      I4 => \^q\(1),
      I5 => \s_axi_rdata_i_reg[7]_1\(4),
      O => \s_axi_rdata_i[6]_i_5_n_0\
    );
\s_axi_rdata_i[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF5300000000"
    )
        port map (
      I0 => \s_axi_rdata_i_reg[7]_3\(7),
      I1 => Tx_fifo_data_0(7),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(6),
      I5 => Bus2IIC_Addr(5),
      O => \s_axi_rdata_i[7]_i_3_n_0\
    );
\s_axi_rdata_i[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011101010111111"
    )
        port map (
      I0 => Bus2IIC_Addr(5),
      I1 => Bus2IIC_Addr(6),
      I2 => \^q\(0),
      I3 => \s_axi_rdata_i_reg[7]_0\(4),
      I4 => \^q\(1),
      I5 => \s_axi_rdata_i_reg[7]_1\(5),
      O => \s_axi_rdata_i[7]_i_4_n_0\
    );
\s_axi_rdata_i[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => Rc_fifo_data(0),
      I1 => \^q\(0),
      I2 => \s_axi_rdata_i_reg[7]_2\(7),
      I3 => \^q\(1),
      I4 => Bus2IIC_Addr(5),
      I5 => \s_axi_rdata_i_reg[7]_5\,
      O => \s_axi_rdata_i[7]_i_5_n_0\
    );
\s_axi_rdata_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(31),
      Q => s_axi_rdata(0),
      R => rst
    );
\s_axi_rdata_i_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \s_axi_rdata_i[0]_i_5_n_0\,
      I1 => \s_axi_rdata_i[0]_i_6_n_0\,
      O => \s_axi_rdata_i_reg[0]_i_2_n_0\,
      S => Bus2IIC_Addr(6)
    );
\s_axi_rdata_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(30),
      Q => s_axi_rdata(1),
      R => rst
    );
\s_axi_rdata_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(29),
      Q => s_axi_rdata(2),
      R => rst
    );
\s_axi_rdata_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(28),
      Q => s_axi_rdata(3),
      R => rst
    );
\s_axi_rdata_i_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(27),
      Q => s_axi_rdata(4),
      R => rst
    );
\s_axi_rdata_i_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(26),
      Q => s_axi_rdata(5),
      R => rst
    );
\s_axi_rdata_i_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(25),
      Q => s_axi_rdata(6),
      R => rst
    );
\s_axi_rdata_i_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => s_axi_rresp_i,
      D => AXI_IP2Bus_Data(24),
      Q => s_axi_rdata(7),
      R => rst
    );
s_axi_rvalid_i_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75553000"
    )
        port map (
      I0 => s_axi_rready,
      I1 => \state_reg_n_0_[1]\,
      I2 => \state_reg_n_0_[0]\,
      I3 => \^is_read_reg_0\,
      I4 => \^s_axi_rvalid_i_reg_0\,
      O => s_axi_rvalid_i_i_1_n_0
    );
s_axi_rvalid_i_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_axi_aclk,
      CE => '1',
      D => s_axi_rvalid_i_i_1_n_0,
      Q => \^s_axi_rvalid_i_reg_0\,
      R => rst
    );
start2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F0008"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state_reg_n_0_[1]\,
      I4 => s_axi_arvalid,
      O => start2_i_1_n_0
    );
start2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => start2_i_1_n_0,
      Q => start2,
      R => rst
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEC2F2C"
    )
        port map (
      I0 => \^is_write_reg_0\,
      I1 => \state_reg_n_0_[0]\,
      I2 => \state_reg_n_0_[1]\,
      I3 => s_axi_arvalid,
      I4 => \FSM_onehot_state[3]_i_2_n_0\,
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFA3A00F0FA3A0"
    )
        port map (
      I0 => \^is_read_reg_0\,
      I1 => s_axi_arvalid,
      I2 => \state_reg_n_0_[0]\,
      I3 => \state[1]_i_2_n_0\,
      I4 => \state_reg_n_0_[1]\,
      I5 => \FSM_onehot_state[3]_i_2_n_0\,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_wvalid,
      I1 => s_axi_awvalid,
      O => \state[1]_i_2_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[0]_i_1_n_0\,
      Q => \state_reg_n_0_[0]\,
      R => rst
    );
\state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => \state[1]_i_1_n_0\,
      Q => \state_reg_n_0_[1]\,
      R => rst
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 12272)
`protect data_block
8p7l+4+vHhoZRvmCVAcRhoGdvJj+xWQW5zSC6dfWIFe1VhXq1FQfMP0C95ItMOzy5hvwbfyKnt9z
LDhDo24H3Raidlh5xp0LF2LcottFbppWEmbg1enlskhVCamIdD9IgDJ88JydtWrq+ekmpDLI/FmS
Hk6pLEC34p1lAf3gYbdbTMv8HpEGHQ5BvpeLPwOxLy6b/TKE0wX94Yh9/K0HhOc3BnEuCR8FeGJa
nM+ZVRXJ56CBKY8+yQhE8Wid1YC58TD8zeojeCV1T20yxfAPDYL3EvgJgMpjwmN427742JuSvOjK
Za0pHOXXXT1fWEljODRDWLKtlCYStaFojaNICAeixb1YXfx2ANdNP21LyO05SNFMk1PrBi7QXiPh
fP/D/8N4CxslK4jvlbjGQKQP8UaN3qK04bsUwKEUiMthW56jIcmSIfmCGgvmCgU9AhVK3LxIJFP2
uwiVCI89HK5BV0rQRBDeCpehSc4UvgW6jBjYQpJhPi6bIXme6+qPIMTRdw7k7cZ3KxuiYukc6wP1
468qe35l4UEsyr6Loghm9Q2GxPSn4jtWctO8MaQVRFDUr/qQyy6SSUjylMAAD0j1p3wuMkxGPOkb
cUd/RxDHG+08nuA7JNxlLCQDZqGOs9AOZw1bbiokpN4ZJCOOXF9P4Z1UofTzPVFg8dXCF6YNyJVO
BOrrR566Z89ZYsdouAg4XN9bqwMVKOPPcMqMdzJPB6y3EALTZRRMyyWYwLiJx5rCvsBafA+a6XZ7
G7rQANPyZx8iDInkQGoq3qP8zpKGVkV3BWyJiGyKSIgWctAq0Y79keQyhfWlw3bgIsGnnYg63Q2d
be1xxUKFqBid8mZTEQNw3yYElvXO9A2qDZLVMDXArWxUpM1VmrKWS89kK2ZD7mZzbQcHeeVp1Rlb
Qn2AKZdoep/RF2ay/yjGY6hCeiJ5y6R531YABfSm4HJzjKQ2DrFigHXoutJr6DbTMGPsRkMAvqYF
fksGwD7zNMP6oSWy6DV1nMnUI5CcXsU6o33bkrWzpMEMfjHodYREOExuXNbyZeqnMHKxdpkHCaYP
I+9iZ5bOK1iyx3p/zcQ5dGroAN8ktyzz5d6+gupwelAxb4zAPxLiX451w6BQqYsxH2KN4ccH1iUT
nbDqTIyaX5RxTNZrnD4fYnxC2Iswxhs7Mk0diJ+c2tVki19fo7ERUlfdp96uVbu7g8lFH2Hct3X0
1wjH4xeXKZiDxup8fAoAUHqBEt+fahNl8JUSjQ7+42YOP3k8zxhkyCougYgwXdETLi1cPGubkv0V
nOPn5djMXYb2NUWi//8c1xYwGI2PTnpFx5pGga3ElQyuiGsOTJ9S8oWVhZtajtdv+e+ipomEoxBS
n1iBxvmivjyd2GPmC8VdLX0DkBUc+h1fQERzzr9VswV2feeG+QLEdYwIJrU6FAqVRozB9K1uPOEr
KpJ2Pn862nkTMgyPi4jBKqVx4rz3kUysGuUqnaWekuBKEDcQnvib8MKO/TAu3sDRNof9oCelBIwR
10w3GRPFg7a3N2+rBgmQIveqGjufH7oi4YUoCqvYrhCuTnqEDpIVno11PChYLxtt8eUHuz3pzOO6
bHEvCzMSvYeWuHbicIIzSzZsXWwU/VpQ25rYwZDnZKEMydUFqyH0U1JWDxSUWOuf+qMmEv2aygxw
6wNTlUPmCZmzuUP4GD2QMzzUaARniRQljxuZ3Jbi9dWWuFzLX+Du7i0va4dqAWsjcguSnGUYy6rp
2K7cEvGG7l4aEm1zIIK1raQVwdAwn2uPH00t6LLzWXO3QL2orHtsI6q2XFXsDciIGV/pnS6BH5K6
S3VNDvUc/D8C7Je04ekYCqL6aZZl7N5e+kdr1cr4Of7GSD76XwxiZKCFOlZeDTfRJTIItvjcH41h
3gXCVvNTeSVhXZKWAI4MSS06Rk4NK3M1Ujp0ANedffHnxZtyJcSob4amIbiepkk/AwWz3aisSR2e
8o4+wfgzA7PZfeimR2lHY7DpmflsDVqV4CQDxpBR9EVTmYEdJLhfQaf/6nq/hy1TiYUdXYDiGxcI
KhBZSJoKEdeVAr+iPz5EicOdHve8cxiPFWCrhwF522ppyUzzEJwDkQ7TFdwy8k3Aa+C6Dn73lkBb
2XiquxZylcfyfweovd5BCjZCEluc7S8qbGiHIPJdjVuFlVJ0G5W0JYjm7fRo86mRtJgvu+EeyCo/
JGO8hX1to4s8An0jaCClNeXe35lvHH6lhlgt298NwdD7u1Q9GiolvIaqux8hhjZGLJ23WpscemVM
EeeXb+DII7ULF8lJpjEAv26Q/o9wBatVDpHb3V16PzimxxZYbTzaD1lPfsffMK2C0b6JFNjrGGmV
vioqm3NInd93n3sMn2O5BCbWZ7TgpnNBg0eBgxxFfSFogIPca7D4k+NDIG3CO4/ZiIlP++Wk9Vu5
W/pvrwT/tdvhbIM/THGjftn3hhY41MDZKZ6qtxxYA6T3gsNFyHMcNllQZ7D1mN5gfMKkcoU6Ag2F
OH9dufbvdiA3Xl2Xut9jWn6v5cQKrrUYnij/M5kyOA7O4pEQt/K5LqhonVVqKeylNk77PUAs69L9
zCN69PN9SuE/ckFE+1mKOjcusgNpNM7BWVBUtKFtV/xxVG9HLhlgYXBNpFHVr2Fzru2JEqvWx8b+
m26XnE5wVGejnJD6pUA6GQKyznL4NvqVyoYpr0OaSgoODq/s02hz7IcRESR4X8sTjmAhvLEehb0C
Xz4x7hG2F/vfngEPxJ9YMk9IT7MAC4wqO7WAuqgdoIcfCIXbjmcvNRUyflZcV+/DgTCae2J0QHcr
HxvvGbEHO9eQGPpxWn23KXNS9C6g8DJRDZldQt+W3h4/Ckj1CEvPLqSHryrYMZlqnqtVztJFrCj3
Jq13k79p1cG6h67x6Fb1ySuDx+sKNqNiJBwO4CnF3/Z8EzytlDWVeKAntAY8Z7834dRPkVvq2mUD
1hnIwYWjbfDsS28J80eQkJ6HuhdArPyWi/MPTDocS5JBm8zK6TpkL0Elgxu+KklOrna7LZKYMiiM
zXuEVufgtlcgVkL2baGvNN5WlTrmayOwdV6e4n2fx8uXGJ+m0RQgDq3k7Lly+hqUCwPA9NJQHQkM
2XwGSdG3cDNcexVj3ndiDizd1+UObXA4xlKQhTseKHm9MmwVKWKBMKMr6JCAWEZt9/gsXbDs8bvo
7Sl1qjLIYkFFKQVWVOFM5e5KittaTD8iu2jg1IBYzJVxiWZK08sfISA6D1yxkBP8ySJkjEao/kzj
DAhpiMb5uCGEwsBJ6tdoyGpg6/b6sNWVth1ndufi0kCT7FFh25czX72bPb4rEmrtngbvc4LXdQmx
6MvZwgVr9AOsw2pElkHCBJ6MOlqrUBDXlH4PDIFJ3mZuDePo5L3r+wnLUoOiOp5cZ3vIIv/L98My
an8APReHI0aMNx5NMPGktLsqOM7QyY29SKWTWdr0UC3K5idoX0t8WBR5uEHF+qC/hOVKZI3P/MeQ
zh0WZ4dlGB+3tUNpq7yFeS8ZcioDtVA9BAlljA6LVhh7kgLpREX3Gjt7uyFFEerwKj9Wxppxwkw0
q2mjvPAAvpcVejZNLmQeIsWff+o+P3hG2+03jcfciKdwVNBqlcS+cSFf5uV6sqV3XSxwGl0/Cmg0
hmbsJwrJxABkUcY7qT/aZG76+3YKTBm9iNPlspmk7aVftkdQZjE/CmmIE8YU9Oo7eszgZP5ujgJ3
CZGY2y6G2/kQ2VLqhrnPJ00VtQ7LObBXWw/qA9g2Iv+Aa5oI8EA58GxOsCkSVYrLWoZfLd8P2G4X
J2SW6EMY1j7i0MiFrvOUsNp1aJqxoUUmOhwulAZmuBeCWmqxbiMCbHfjcNT2jjXKjZGl71RPNemJ
xq2uF/I8EXdboLew75RAuQ0mwAAnSKkDmmd7NBVLmStml/Esjlhtpue04BqsfvAdwDz4WESRJk9U
OdrQ0CqZIR/T/OdjWtIsIWOyZ0CSKbv93lI86wNa5igD5HCog5gK5zfSMqrEHMwbUQuTr5056upr
QorAEc+jjl8EaSlxqPkJYA9H/9+TbN/g4q8q5xarOUuWtqSoRntLq9i0QKsm81jweunpxmUDrZQp
QHulG0LcQfHDBwjt5a/tZ7674OiaFMV4JWzb+1PDNpmhRta4VZkZytfbSvK4lP8aUnAm4pxipOMm
gnvucV077Cgdlm3TxDQ0MGv8a/j7bbSsHyFjKCpVmnNHvmKtRADyAbviV9K8WwBCkqeRJ0qAoomq
U57lGTW31zhMhmeIsaOxdZdXj4VDsiUVbRrO6QYVlxmxhnc43g1zHx2Pz8RobIReXBQn9ZLXyTtx
0ehtQe+aWnbxs+u+SY4dJVoiu0RiP/YIupqOEoyQCGWW2eGwGzPIrJR2C2GJ/J0eCVq8ocf5EaGv
4V50q/TrW71doCojmi2p+juap4b3UuhM6sdM8iEhaMe7TEBdBuKq+hbl+PUQxO+UsFXsGC08dgFm
soBJWotQs+JMiWPhc9Jz1qczczL5J8YxFQzo6L63Z8tR/WjfkNldV4nhDTIhXlZoUzJnJi5DBJrC
T/XzWbiI4wYfwDnYs78poUHBYzaB6VkQxSG0UVQl9THLzW6pu32tL0oTsL96euZjNla9R5fupVn/
zsUuGbZjIWdtLeFPq/QzHva9drneVosqCVZxCtqq9UtcgE+EYzTWxHa8q0ChQOOwdkBMQ1RI4bZH
frn8yQEP1c7WKyTRpftoZz+9EFQzlcJhmqapKDLwAMK/dDbNpIfp6+aO5HTFBpsXT74d1qhK84Bh
p5Nmv16mpJX4cK6HgqckSkH3nYFof5rHI24Ezak8+sRCeJYs3/tTLzPWCm9pf2yrVvWsLBNJW0Jn
o4sF2V+5FDlpdZaUPSrVoQsgJRaBIajoJ+dRePCIB/5cXRgyNsswn6H8XjziYmle/gB2AiO0/nL+
3yXQwTx9ykzhsUkjSZ6tRDlLQiezVwR5eFLRkXayTNJbbzdoK+sRGU0N7G/LxK1XAgkwdWlEOV8e
1FPfU8XGwVBssk8Q5AE+6uKhxesUa194k9CIxMZZN7Yqy1ysOkiWJ/I4v1j7kjhSiAXQzaWy4pse
aqNO8VgWG+5QmZ/TJ0oPjFiDhbo+/rkyhw/ULbBVbk5/BlYNzcufqa11DpDnKQnDBrUNL18A2FsR
DqNE5TaSTs+Yfgj5h/LKqz3nESFpkaDQQGB6zL9H4NdBSFvwNZ2ZTkluXU0RS0zr3AjLNjHjXXR9
e4a5vybPs5ZbmmLeihLNLr/EXc6qDZr0Gb3u6W2sjQu0GxflEzTNsEToUiT5hDE7QqVb4wgISvEd
XNljCymGoMiQ3fh+HwTmZzbg5quYF3wmytcgMq5H52cUu3ospfraN3n1JkJKkQfpcnC0+f+8LBIw
zYV6EktEWWFJpVCxgRf4tTdRBsVVKlwqXq9LELY7ApzpTGKVJSbyDlsF33G7ZQndX2HezAhAXEUX
XQL5FT0HE/ZyBUGAYSwv/CLknlCYQ/1uyN/WwS642Ze0AGflCUI20glqNnn8Kt4O/xMB9vwqGft0
QDQ69pif4JzoWWUcbj8rusjCZ0T1dlA9SGZX90tTKMc+wzkWY8RsSEYbBo4lqmgj4lhprzQAUEiA
tqgfVlyWCbPuyjeVxlvB1ZRR41b6rMDKqy033FWrz2kxH0zLk/U6FEC+awMFecnjD2w2FhnkiiRm
9zahxHh1iLsiH+lLVlliEivFAjLwQ498ysj+dfw/VjELixMgrIDgYfy9ESiJ8Ry1bXvcr1ZGXrb6
dSB+V73wmT2HOjPYIr9iiIUwBr3gydgm+PuDgIL3oOTtcPn6xP7QMSzDd0/Utoy/axKiSWGo8vgq
mo23IzpcQskbbRFhux5GdEBqxy+upbZ7yQjUgiIszi71EvjorFhez+D1KK5Nc6WN8yXMvxyrvNEG
rs+EjkFVzVbWbE1Nf9IGN/2EgmedL/8xiUKwGrtPvajParuck2q/21cBxjiIkX10Qc97J3/YZBP9
VIAMccXBl5w6lhNB8H+yMdvUzd2hmGPdg+r47Bah42J1BzyCfxuCzxz06LtTFnxbZVTyDkBIYQLd
5p3bFFY7e3wnYeu7PvpxHEpdZLOd6O57Yyf+iUzxlSlj9c6eUKVidKWtlszwL1UBXoJlWnFPK6x7
4HY3ILy9TavxgpBa12HRLVm5yL7/ZiKuAx+y5EQpqCU2ehpEjlCWA83nGcNAXPw9PcJIxf1L/j6w
dt+99aUhdTVbvi/kH9lQBB2pYfDVwRS7JD1uco5NBMIfCP/Qb38BcXKfAVa5g851dyjof34lTNdh
9KqDlawL3QTkquBG1MriBzkM/uLa7zQUFuHqn2gqRWmoeWVLTmkS1Bnp0xhzY2jw5iPcy6a4uGRG
4Pa4Lz37Od4VNkiOiqRV8UPJ1O8Nlcvp7y6N5HmGx6i3OI7k+CKBloI6mfW13OiUqb7uXXRF9cMP
fD4i51GEm72t1ZG59QEMsLTC/7voCTn6bFoQTUrFUdaX54D2V+wgwlELk7uytGmrCx6q50W7mgKz
VhyW46WOztuhlRdxOhW47F6XZ7GZZMlx4GxIXhjhwTzCBw9C4fF+yG47VtqvK3CrFF9Tt/J69w6u
CI+W0JM51/go8+V3PXV8uwpFgTRIrab2wZ5CxCL5sNECHThnxrzEvPpNsYOkxNAE5eQR12dQfHpL
Rcb/p1f/yA2QYU7VM3jbDmejVuITydM0DfeDoWuM3GpLW7bOyMVocTkUeNH6WT3icYmStMvwpnLr
mEKLAermVVM6ZdYvMVC4BHnMI+sUAShpMlfDxcSSa6gIQj19iFED76Bjnmd+fY2MVeNlJBEsjW0x
TOyKSCXiIBPMUkd5V/inR8V0sWqoDba+wVwB0mrXKS5lC581eZW7W85KYMl48YdLFFAmww6J4wgi
QsFG7oRj4cmGc3s/nxAgTNn/hYh08C6xkGHg27d/9kp9mivJwB8Y6nKVIqnmn7EuJSd2LhPaq1HF
WGSeHZE2FjUL+H3nQKV7kp4YzYFTM6xCCA3ZznJ9TTcCXAiOKxOkn+fKiG5KL/IG+1Q8W3+kpO8X
zX4gnA8DnooID3A2FoIffBCnoPsSdVwpbfgs7QMW4MYARZyxBucMAfmkswK5jPbBDP9RJZxFhN1y
yyUdPLSoRok8suxWz7vH8DSm0BogNFN8wAFvzyv5bnYOZXuB0sDjRTOTkJjnPg34J6NCjVubdCgz
84XuDXcHE8DPhqRxwUwOZIhZVX9wYWyEiouzQcjG5qFBojO+Ya3bKpPcBazywXJjDAty4zARz+Ya
El138ctRVIzYRH+k9gaPTdB0qgvK987TNoU08+0pgLIKyADJJI+ii+Qf3Tkm5sZRxTApQBZAYCMG
Rj7Q50iEWtEJp6TsdldKYzWnsDCWVlLIRxwIUhIou2WBISpTIUzyAh3PfvUFn6zYqTW4d5La5Xdu
+/TSZaFwUXQuWYIQYQ8ZeRZ1Ew5dXyhokz3EtYuFDCRK/TrmiHHJDaUmByIJjITpqyVP/S16f8/y
+7YBZZLSyHSyV0Sw/ffGhldVHn44j/TgIt7J/e9XAUK6hPHangVfCyDpXOGESAl29u1fITi3jnzE
HfPG55GWpMyDM1Gwc8Z2Aj3qEXBx6dqfu6a4iXr48tzDFunyn1lmE/i03fvfMfiQdB1JtY/yMzS/
iqe49t9CyYNf88YIcfgmkmV1FBjwfC708u7PkQbjQz2VknbnWQX9SaHPLYJNggrcvEqYExCBVoLx
2tZxxutBYeZOPVK5uMbgdaS4pkfJsNAYA1+1WWPKvLU9ZgCPHOMnfYi0Ry+iCgj6bf/TrqZ54hdt
1ijPY6QvCMSu/9Wu5bHaen/+YRQhhzUEuOsGh1Sn2F2HGGnXwH+74e/RM4BNS4GA6O/lzxRW8Hgg
UFlr8nkYbGtblJGljfnH4kaQL+kDsRJVqqm8Df5le3n9WFHIouyGCDEzUGVjj11oIwiGRj9HDIXW
yKpHkBrD3JcMuVV01P10KyC3tblMqaH3RDM9WvWyXcmrLUqfUAKXicvFO6ltBncMhUCYWhw3P9X4
jxjOjPGwvimfxAWtwWKGb6btq1rzF9LXk193rhBKmKnTQWp7kU3iGoSayZjqp/6pu1fcB2cpWlv5
gauiv0l1a7Sglm90y1lW8z4v8b2EOeQELMS+f28coTsCO+6AGKtJib7aRu4q1nh+yrfp37x4A3lf
gEH9IoB6UfPDGmeoRZjKEQcw59m6YWfEESZuBa38X5aYEY/JF4uVnKjqiaV0FVkzVrN8C/iICU2s
uu34VyDgTcuXPL1tHAeaP34g02djjR7YbWSPuBesEdR7stT4eQUCZUfBrn6TQU1cgHPaT+baNdM5
kRPntEY2VgTaXoIg9Gshmg66IUgUs2bNtGk3JuD4pmHM+OjS+MIUN68QjLCrSm3CQAP0f1Hbw1+I
7I+mUw+39x16yPV6CDQOy1YXX6aCukawMiw1gcn8SwqUsTRhUTR7MneqiUhRLiRsxCAw5qxwskGq
zB/boFZrW73nPTwIrwvcTDpDw3JZXHPnHi9yq7vCn/6kEkbc16WJQhAY+oKS+yk3gA2W2ls1GZiM
QMiTh8wxAhYmqKuebVQe0cUpXiW7nBrYK+9kuzcIvG7r1We/zjl3Xrquio8F93ZKJ3lE2dX/pbRH
oWfpWIi9o2mJPvOkt69RzWbWmOYzQPS/8oht0lMxLBB921qIMFweDNx8khwYVQde0WxRN5dE4+BG
onpvIic2EDTsNahknOyFZRpv2vbF3oRwprFHI7juAkn39rMVojtvF8Jw2+41DAYohrXH43ewTiXj
shcEVJZCjwmsQlGo9e1D64deGhSJOrVLs7uEIiQWMRQJweyEi6UEF7izGIR0ARvlnMEvBAyyueKu
B/ZFixIBt6ODMvFw+HRijDjAVHo/Br5dt0TdqQZ2Fn4i8i5CmE0f2GNgct8O1DCPCtmgDTzalAdc
pbRpn9yo1tXxGkXqaNgJ/v2G+LWOUd6yuPWoLOZoJd2WWLGRcsr35jyMh8xigMaWtIckL6n2ENNl
mAJ8vPBI1gJEdp2kIxuPXn7SZHhad1F5Umwf89dWUG14Zem2HvazI6NM+dvU39xNdf8aqXyV+rBa
7zj5xTMptaagL5of2NkusU0p9w/HRuWrmRZBYuFAW8/BtNf2LWdSvlraJqnzEwbvQT0nKM55854I
l/axZQTCsQuZPLSfqJrqWBtHclPkvUt1ceFXM929moDKiLrfRDnp2REnNHigpak6t/9JSCdDYvli
dI0cUrVQhavrizvhRMfJpHIdkoFz244CTQI8syk7jfhFX8a6i+rVc5K2S7NWBGrle6OmG3rbijCx
bqOValDm8/6sAj/7o2Y2NMlPlENwA6dG0glk8u8xl3OjYnlKW7Ev7fjSX5ZH0qOZHmWjHBZlPMTL
2IatpxyARuKaIJNLUDskVL2WRGYDez5xNb0c/FOAAACmZlxmIQcK3JsbBSrroEFsWamL4dU97YCa
yVxNd6CNN+9IDX3QmrHmsWAO798KhjFCsRIhOpjPAYxQEEshHDyV8C4FUCImB/z/qZzV0c2J/bC2
QlhaXXpYU5WHxC0+xiDgTB3SYM4+Echf4SfNp2jXaGDaBY/QZBsmDn3limyStNJ2l2F0TVa51z6j
GpH5A0ZZyhmTf79cptNCd7U2hMZNfkB1Jx5dqsvOsLPLValto7Pd5he4u+YlXUhToB15CS+vGm8G
nyMP28qlhMGbZSOU6uMA/MidTp2LFs/vWXgdbesoNIy1md5fhucKbXq1Dx7aq9lvCmCycg2sxsF7
c6PbEvP5UyVi7sfQTCGH+2msYsvYZ9qeP9VdQcnbZ4Ld2aTz4Y44YagNQ8aHw8JU9Kxdmql8zaza
teUKNX23opFysjhoRAZnZiKEBRtQfKKMz7wewazeuWoD5up7DjGyK3aafXOpZPhRzj2kp/AObnpU
7vuPeaL1r+g7s3bz6aCA63nOvddODacBxI0BCC5cDkDt7rjTN1oB7EP5BrKLYAz/QNOHd5neVT8U
b2evwzUXdY6tH/yO/qiPpz4U4jbvRC0CinkO11mZmUUFMBm0cGHQX7Dk9eEKPUv3evFFFNlPy3Rr
hxVblgpWlXryG7QY1MAPQ/0iYKrlqS+jwTvLIZMMY1P54ReyIx4/cCyhXfdZTwehpc9yZA1rOfb0
VtxgGDvg6QrDHaPOmGGBalj6vzlpCQslh3dCk3o5oPA/ZKU0QbPYZs710RpurSYko7HOgMzJS7yS
3Q/lWHZLqhqxHX52l4qWbpRNI5xPqlE25RTjZdYNjxjIFm4fgBnvf3+8z8Eog77ZvWyIk6Y3teoH
hiwOjxcMVdoRE6Nh+qGFf4ft1EVm5D2GPqZItx7ALAh939qbaoIs2bz0OZPMZqIm4H3tm4qrDL7N
hVHogal9E8rr5QdApsHOY7Ml8gx8otS4Yc67fzF+6yCYqL5eKqu2LwL+Yvk2v7RLm+lQ5fLQwL+3
ZDb7K9NQIxUQ898SAkgndLu4wre6h7pcuew3ROoJOTg0URvud15uP+eQih30aacZBK4HErFuO+HV
rd1G5xUW1uizDkqbZ0V8+j0ULPO+3cwb0uQhdC+57PEEsB44cB/3FsZZkVc81XjSgExsfzevXCIx
LbOfrlooEqi+gxaz7FedcI4ZyK0D6N+q46Cf2T+1Rtg1cEv4X7sPs+ejB5Ifr1EVxA6AvlJOZ6y2
0QjSDSJSSMkSp6Pv1BA+be+QpyphriP2NCLvL4l0yqjYpWkmUGl2DnG8dJN8O0yLT/hkFSbt6yrx
+ofMtMojTxcpGg0yQB6aMR2qesIZDc5XsrOqgOAJyhk5atwDHkCaXXwoXr5oVZ4kE+RUMT09cppO
9OqwLNBcwKSt5xbjgJHARrEYlxVQRm7KHCVQJK1zsZQtVfxSjXtvT+VT4RUnTz0wM4fvkdxoIi5D
2jAUGxRMlVNRrK0yAri/tPLkG8j0OxoYtYFifBGDLIqV1+h+1/TJUSdFWNmbUs3WseV66TMkBwFp
UsuZpceMNOYqSK+ic7vZsddJt9eWFjevZxKxVzaLswWU7qbTGcyNQUxQD/OS10A2tNRfF5dHaVjH
fS2qnSQwBaTNuzfYtu7fKA63mq397cw5xr7krzcjMUhe7YU/yRGxP07cffm6k8kjQPNaMeC9cGRg
cCJFKhrw4+dWmxqS4EZoLly5QiB4U1TDDipBpoohNfvCWIxYdmruqzj+svOr9B5zSVhuntLSQRQf
fd/x8Nw4zyiNK2BYAn1O3CZGYUZOXzAVWnDDbRMtQ6L6WDIuwWFGVkcPvghfNrQyozK7vZUysQlD
riN4gaxllpA/glWKsCDY/ttXKq8Bcd1avpp9sLRsO55JtcGRHUpe1Vm8XV1EtX3hbzra9MJHjMRs
jFiLUrQXbqLmI5d6sop3vc5D3Yq1QSvhdCUyC4bzi0TpZ0/R+QFRyTnm5CX4yb7iPJAV1w6mvfnQ
TooisiSBt/l+f5l5lWtmMWHVV62PN421VNe+py0Qwyr7PZuuts59JLgmGKi1B72D5M+7FdvdeUtx
0ttr127tJwqvnHUcdkhTpG2KknMKj6paNRuoVYFCp6DLPUQiaDXyv3HOFSDWjjyfpGgZFB1WLatV
iKgKCwglk5gWb9oWx4SqHoHPzE6dYLfSa0KlcXhYrsJoV82j051jIPTs4VNabqQozx701bQS4cDU
zoD2L4u9ez66WTjQlsB0l5jYUBnZrCaaVRww6YjcgbeFqSZM9k7jrsG0Nuv0mwTrMlGCQiSUL9xM
VXw7rACQUgcananAYisETRR6/LuxR6xoGEUbB1D9bLJMsVFl0LIKLvDidqc0oPk3pUWH+Mrv1LWj
dUwHU9/AZq+5vdvrPIUXRJOXRXCnC/xu8rmk+5R+XhBzzfSk5Q+BjGPxIBUdEi9m16J5nCivviX7
FayVvRG6Bb5TsrEm3xymu+qCQalssiRbDZmf+5BFsWhCiCHB/7+Us3jMjznGj5KDP+ZdekKDl4lR
9DRo2cYvLJBQcJVI/FZIWA7cT+21NPYVIkrTNfZ/XKopSFWQtceTjdBcqJEXCbWz3VD7HYoyn0Xy
XHIEUw8HC+6VsOR2u4cr4Er4T5l1QkyGWq/wIPS1VWsan5rpcAmL92/pnAcAnBcaRqz2j1Vcaj2D
Rj/wWp3uFqrzfchMT4VlK4VayAGzMPuCUJSJCSvaOlFeqcJA84+mHoAu26eWWadPcoMpRoAgZfDu
jReVHu6P+nfDfluBVKgeQ5CVe5uGAL6ttVm/YN+91sYbg6EwlaYKFNDQkJQEH/FhpHgSW7QKIEYb
2oUemLjw3fjySIEmnvae+0QDGZNfZRGsjKppsn1xT5B8rSKvjhePoHbzVPHGnpxEZmMKVp6q4688
seyyJhJI5IUI4R/+TBWVjUGpPiVT5l/+1ypfiRMKMkIng0P9iFeX5s43rNmeq0rUDtqzr6Qrvlcx
R/sk8sQz8MUGikOmovNGGJ6hsnAuTL7auUFkBku614TKy/DItsmhs24Nq9aA1UloUxZM4sHDTI67
PCrXsclmCieYCAtGrDn/chsieMm1rdHsBWM89uIF8MiuRdldZBGGPcfwIgwFxrKe1isO0ta4eFx+
0jHV9/tr5WDZgw7s299fjf/83D+auCr5CUzqCX3Es+6W/YjLxdiENYifDXk6pqL8AyGyqFJdd0T8
3Z9ksxUJwO1TsTClOWrK0YN9U+OZOsfoMPy6AEU83nuhK0QTBAWU3vr0PG813raDt8T/rS1GfluM
cBEJCjuQlWvgXEHGwD+CnqjU18U4zce+oH4uV6FnPe7ywAd8R+itt4qyG2MrKgrkEWI/MxQ3YfZy
18YDR/O/tFwFYdVvAYCtLiE9rPJtWFMfvPZzk/fi1VWVDfFJza/Bm4tPtqc529PTssgedYD5BzSC
P9Swz64mQP3VaX575NuGFYjtDG61lQmVpmjRtX+wFHatyEh8LrA8gGUab9EnvA++sdNBM4zF4ewx
Hd9QGv/372Do6l155fIr+q8glC0YFj8mOMDt2d21xMIDz5LfEgq6EQSwKnazhYtWdnNDBmWXcnJu
Q8L899oBXTEv8UCsG3zxzYqEFSLikaPKaeHw1YVvdBweHVU8HAxRUrtIZiu/PtPm2wN9gN9SyETl
JFZGC7RZaml2vD9RGVAV2OPhK4qzVI/91VLlqy0KJ7F4/yqCm8fEO5lxiLiNuzmaXN8IiTD8obe8
ZaTPbinbqpO2yYQMYNuUyQ2a2UNrfc5W+NJBfqpTlNVL1B1CDCuSIfLSVZVi6wNIG/muvjnqHmH7
yWD726+qbRHVjxCi6QIjN/GMsRZs5x6ajCNCQzE5hQHo/HnggjLltq+qJmcuEIxwr17JDSIycQYD
vYlMxDPcpK/uGDXYgagvkdm9mrRb6RHRyaxjbfSl9/Vv7rE8xCG53yWaNQJzDnsdSFpHGBhDa4IR
RmW3KFzHKY2saGuma6lCKzTXp2a1IAVCq4+U1oXHYqQHxlbM/HJKMR+oHy2DiebkRGjbLyHYTYiH
Frj230WPjFaoqI/DhBBHeMoHqJwwMDA8ype6YAKc2ioMAnS77JyoykKk8f3ffL4C8LUElsjCbrjb
dwUXfR5rY9X+Ek09Ix7EDlumb4mW0z/K+5snxKuAh0PP9xUCkHifJTliC2aEv+1/yHdy9eZJ6kpo
OvSnqEBn53V2+mHOKztvirnRZgrNvlgY0LRZWow1OU8aPnq2J51AzzFykP24XIL7Km5gFhsV7pct
8YkeiReQp67jWS//oAHvEalL5tUjTOvVn8BnQKmemncR/tjXN4CsLFn6ndct3Mu6aoGeLoXlxo2t
nLBPNPEurtoBfVgIO92Xhecr1sWrVKX0QAoDy3VYwdou8WEzZpM4veZlguO5QO+mH+xqnjMtmW6x
XTKrqwGFTOjorc2aA1MwSL+QPNvzdD+lYZV+EokPKzIsD4nZnn5cMfV0eUT+OvgvpwXI/61vT0e8
zSaTl4/nchHV7HgxvzJEDdOGLPfdO4RLGaEGgUpV+CYkLbBBPwXiv1Iu/xWSoHy687ea34k9oTn9
Vafsy43G94bK1E5Re9FRfr3UWhmpmnAaukoJkSizvHKtD6gDhjSlygYoKlYwBbRDnK4tnoni2OHm
v/BgZkXK9Yk1yv2IVTv479H/+jUEFFzYyn6GrNF2Z6I67qelloAsmjH5hDa1+06pi9r0Qm/Z4uOa
BNynsVvTwYUFgP78Im4EwT1J0xISx9sjxJtVU2/qrGHOQcUR9IBB4kh3yo420doDEARxwE7CX7q3
W/r5ivck0J8M5eUzY0aqGzElrz3ATOzLnKK+19EkFtolNCr3OZmDXYhJMyom4L0MhPIPVFupgFAa
MKZ3dTaZ4sGejnipsY2msQVlUxArvz20JWY+7XKWmrAD7iOR3MJyX3nSFwXVNX5zO8qm/6FyYfTF
zDk7TFTH18KST+33XBcqMWsBXbOMow/eMD2UtEyRCnbtg40nhApR1rjypSTimEJE19RVGsSARag0
tAnlQ1JHS6js4R30k09MWpCcnwAA7FhgsKRB2z7K8Ta3Lm0s/xthJj7vj8kN1aoAUPjcB1xl9J9m
WI6RPePIguGUb0qOO6BiYL2y+KHoXjJVuouJHjN2CltaPKTRvP1jJ2GhJvQYYGZ4yHZLkdiNv+PO
SlbrqIgmXa6/3OUc4o/e6vZjc/iuuE/UQoern83lvu7xtbWNJi1wHSrDBkkwctS+/KwwI8cT8hYc
3O96n+pfTWJacibD6u4z4kXlUVfwLEFHfW78QYSCXOSPsDyoJ9gW4DONEGRmO4o1pJaVlBDlhftc
OPaKl/yxbk/slxBcrPsHBk10TpYZFqdXknJctA0Lasvn8A1Ia07ZqsTpfyJHSrO4IccSxqp7UZZy
pFNo2ZwFqMU+zLzZwbiZXD7qkICdZ/L59KEsSksEuJN++rzabNsFm3YjAZ85zDjRqbQY0kIicGyq
Kl7Rs8ujAtEXIbJSHcbp45O/cu8juQ9UStzX1njkFri3dEHJAPmQmwsmtxe8k3cnRJPniDSKDr3I
yDSTtQDRhqZl1/38Yut9ufh25SyVqNCWr4WBWiuxSzQsjaILTqWB7FqLXCTmifuZo8mF3Lp0vdBq
R+2MHrwOsqrD49q4HMh1r04ALksmxqYYhntKhMeqEb6AOO4w/pmsGUy9vQZfgenTPvn0EPz4KFMu
ksKuOrPikU8/8R49iLA+62+enFtG8aq6LgQT36XnRICxffRVK/sZYfkMdDMYN9TvOki+0E6EXnXv
lmPJqnoCCMtEzsGz7q8ribcxUFRIdb2CL53GulsZfpju9Ey8QU74eb+w3ySsEElatslw7wh+3Bws
dElv3aac+jelq+1AI+M1/wj043AWOpgA60eJ0rZ2+37JxBoud1F6DXDCAbt7rPsDFLkRBEhTHpc7
vGQQGwyt2lFqyNw15huCJ7rk5itmDRe05wsLMhUDRaCBsvNGsH9B5BpTu9jYY4pxNxKJuKwfe8nw
oCCS9hPoaH3zztQLsIYYoVghdU/hfZp70D6IJK8D3GkPofYC0FmRVu69//LtGXtlWv4d/+c1aD0P
aenBE1+ZSn6ZoPnkcjYJ/6Z9cE6tbGIg5fCRzv8u+hpDHA7opQFO2koVgyIKR9nVvZgkeYKF03Cr
7wRhwDk6DXpR5fmKb6v8EN8EkWkub5QOIcciLDyo+lLCm4cJiTDggT8+/VYFvm9ftDi97ToVuZyv
JT6KUWEAWodct0dd7gqXlQ5Z/RJ83dnm4qGZ621jLbZu/cEXBunMv1y8XvM87RnV/FQz8dJYXax5
TgwpiMB0SDn+VQu3YwgFFUxy+OJLTZuC9Wx9kZTFJMI8AhRksft8EewoX0roe+zQVYrwtVtpV/3u
DndPmjRPDQT2MxI9bdORJHipvrSvcbGd9K2JtJuIZUhq/kIwu47XGfHL/k0n1NHnxvhNMq9NRfmM
kRltYVGvK1WOCR3+mQBDCz5pudYlu4wAE2X/J/aqg8Y1fIr1ZVpCouIWz31WJxY2cilwHGssjek+
9xdM4OJDasm5XHccd6Onp75HdRjA7NmgVBPYKPhsX5+f5zuW20PNuxec7HoL5FdrfbWczSmRyMHb
qCztcn68Y/vbN6WUb3AAxl/sg9kzIYZTLY9cBnslcOe5hhBImcfRb/UC4OtdEEZnoR8ecBRXdWid
OuAGfjTu2Kkq/5Sel2i2VoL5CuMGQANxhTMP0Cw5rQ5g1f1vBYHXvE17TPuC2MTVxEb1xHxpYXTv
iIvAUpd7JgehWtuqeb/KXbfXNn6MiKvuJHjnZ1uJ0JHmRhkXiwWKgdgRxeBnEGAzeDD7eYanGrGi
9fPUN1P6qlNyJxnTfFmL5TQ=
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2288)
`protect data_block
gvofXrj35Skw1vmjCCK1MChlov+yYO6fACbdaTS4JIa6scK6Nm+JZdnR9sZvjvaO9aRYN/McH33v
OhkIgmPrZ7uORfU5YxpGZJ0hJO6g0t7QKzj3JQ9qIUJJwyz210dhx250FPpcbs1211VQZZY2sDQq
ZBsJO4wH9AxpwjhmSOxBa//SSqSDYG8V7ihIcvTvs5E3JKb76FGnB6cB5mVVCK8KGssbKbvBu1Uy
pOkVAm93xsyzltOvzQ9lOkf6ZXhg3TynFa/WDqve3RcRQYCaRMtbSt+7hd/dNkkBCZ4S6DvV/UWW
+PTvUaJmdbw+DbQHOcEyyIlgFvYLoA/MFWlp+XF+BwateZyWyyVihKyetKQ1OGDTpOd6ZfsMuM0U
l2xH/8Kq0zuzyhmndY86adBfp8ZIj3Wl7El5oLghIvKjli12P68oN6NQAHOPkOzkBVd4HXjavacA
9sObU8/H5RTi6EQK2+M+wSfCGtmzSEFADEKpxmirNtjdNlAc1f3/moCFDirjXBDnUndrYQMrp0md
dB76KUlxO/08GbHSSKTRvTZVsmngaxBtehnOI/DGUgsP5YDLSlF2WfU7cPo93I7L5yOY+34EehXr
ilmNWkCyHb+n4RioeGRKzl1VGOb5bg1hU9wnO7zNJef0FLpV782wBNyEKwKvaPYpPDzIh8TEE0xS
dAiCIcW5Ho0mTvknbiJIsljBy7uuxD4kEO9YoPOMFgvcAu5VwNEoUVZrYRoawzfSdL5PzexsA4TQ
1GWS7pDKYN+TQBEvWVyWZDlExKIg7uaSQQSGlkIGK8iiBJau947LpF3Wr2H1yurtlb0UniDDYvMb
eHeMUIzLV72RRnlRZUAVy74dGmkANc/Uc4G3X2HmcoGO8MzsbOGhRntgmDvhtubPlz2c91NxZB9Y
dyxgVnKq93rtP2gNfu5nODMirZEj45ahLLNHPdmGmAe/sh20W690becYMfhd+2UVuRWgABs+EfNa
fQyZ9p4Uqn3AB7oE60LrJ6SWxBkPWINv/9Xat2QS5eq0a0YuE7PYBZnXNPpwQXBcw2UxGv1sdxYr
qWhk0B6r/wFMcT74WD8APekKkcUKKdp0F+7DKyw3Yk0XmX0PnbaDXVjH2PjmZ0VQSwohgTTO1/aQ
T2JcC82xqV2lJUgZJn2rbv5/mGLYvoh/rH6+iPc+i5X+9n9cYqxRrAhKdqfPZ4TLPVX92d6+oEQO
wdHVXCgYfSOLQwKLRRUwcL0WZw7WcOmpsVrKAHRBL+44PZ5ArKiX4KSJrcfYk9stNqOzLcA9MLjW
hkYqFJ5KHN+3oJ1twqvrUgZ66W8f7JBJkCsAGS48p7zsErpn9ouT6WcIfhWX3NALPVO3XyVYMf7D
APQMhlLJRBnLzrduQB+XIlCHyIFPQ8wrLSCzNUjSPD/GA85eqEdRIOIposeAxwZDHMssDF91nEpG
C91Aj1lUsDBsippfoenLoRm11pbzu8QjXGfTfJKTq/p/Jjef8TdDgXP1GECuB/36now32tpCiuX5
EP5zbt98OOe1kLz3Xokhll3QM3aUl3buOj2dW9A01DYBE92ApfqT3tIn41fnzPlxEvPMuEM/n2hs
dTX48TFxd492V8t+KByKs3fPr8I28kOS/uLLXvYpe6kr0rY9iXK3H8wi4Acm5FfuHloguEay3dcD
US8Srargn+XNh831kpsROVLkImk2F/Oe2RPgyMPo9lQk6KXRO5MAXTOnOM1D3An6/ynJFNhD+JHj
I2xFc+23GYfZPFWX0yT4go1DPr7VQEdscevb+DooVs76Qi9pXlHMNHSQxvxltoLIqGgaLtZ+voSF
ZmJ8Yt9jt3oD+MFX0LOWoRayniUjcDLBgW6v1Fszc4NjQKbP50XwwLcKN7CshH++2qprekxCCR0l
mXkrYbD/vrONek+lJlnyck9ly2We1yuFd/1l3YsvzEF02y05RPShCj7lL0RvMGFmbwkWYve/rOhA
xEZ0ArcmV+BK4u8CNzXFK9Citbie2InmmAkCTzgEgIm0ku2nCgu7yXvzPL8q3ubZbUZcIQxj+thG
+5Z08PRgS7ExChlHP5F4UB2IiI6Z6d+6uxt103OyMbgSnnMt5WWdbqv4J9DdHCVyxMxjCRqOuBsI
L8cgVP+Y5Fr68Ghbq1xndUlrFV9Srn2PwcPW9lNOCoUTlsVtZ22rJ9YyOr10o+ENrRCQMjnBucYB
4+3iLZcq077E0pbpBhR/E9ENBk7RTsz31E78wIBAQZMQxmXvpbyi8lSrz1KtaPWt+E7DRzGaVB/N
m1waJyA+OQqYQKyM8wp64UqYH71St2OK/wRnfmQn8KT1XUHVrlF4jflyEdMKX8MBMqh76sEWxZtr
L2ldg7h4kUJ6xL3vQduaHGR/yjZF259Q3mz9yM22Q4jmUlVAUkmiP+bVFuNuip1puw0cle5QSABy
itkkyT3kpRlY1nDWW8dZU8wDxE9YBDgt+ex9dRSb98da19Kv9s7LeD9Tht68Q3pEzKkpgJCzd0Jw
n0+BfmA/2K8YI3kv7XJRz5eGtz0t+2G2eKlRdRIYVTN63WxHzF3NI3vE358Ug66knV8VZntt3L2u
3nrVg4VDEfUHNznn+t6LIS349nA2M/L7HsEFtvEmlgo38b8K3udfdGX2aHywgjdRCVpiQESEpRgb
A3E4RJ2tqQY9KutxatgbZBGQUqM7Y4OCMNZjZqcWf50bmqon84H7FWtT8z20yP7t2Bh5dTcGxO8H
r2yiclFb9/WinzmJ/czlopZHMk3V2msbRx05+0lt1sFL5irZYDfr7EcrbRAUugvO9QqvFSzY8jXP
8sJEZy0uHtnJeK+oDAlJbRKu82d5jUVH1fxghvSk+fk/ubHC4VIPVFwF/g7J8vENDkrw3xGeEPFG
nPOSnvUPlFtQNmkgRcrhdrQ1HNwGQvK8oorWQFTPVwkwo6+1atBUZ27FNb07wliJ9Le40fERn43g
E1Cgh40+dVbMJ9lLxGp0h+7aZlGmSh0EuvQjElhFH8D0fu46ZA7WVx0RHqAyuWgh/Hr1/lEFL2mR
z2P4RQTcK6Q=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_lite_ipif is
  port (
    p_26_in : out STD_LOGIC;
    Bus_RNW_reg : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    irpt_wrack : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    reset_trig0 : out STD_LOGIC;
    sw_rst_cond : out STD_LOGIC;
    \bus2ip_addr_i_reg[2]\ : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    AXI_IP2Bus_RdAck20 : out STD_LOGIC;
    AXI_IP2Bus_WrAck20 : out STD_LOGIC;
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    AXI_Bus2IP_Reset : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    AXI_IP2Bus_RdAck1 : in STD_LOGIC;
    AXI_IP2Bus_RdAck2 : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    AXI_IP2Bus_WrAck1 : in STD_LOGIC;
    AXI_IP2Bus_WrAck2 : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 4 downto 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    sw_rst_cond_d1 : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_1_in10_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]\ : in STD_LOGIC;
    p_1_in16_in : in STD_LOGIC;
    p_1_in13_in : in STD_LOGIC;
    p_1_in7_in : in STD_LOGIC;
    p_1_in4_in : in STD_LOGIC;
    p_1_in1_in : in STD_LOGIC;
    p_1_in : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_4\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_lite_ipif : entity is "axi_lite_ipif";
end zxnexys_zxrtc_0_0_axi_lite_ipif;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_lite_ipif is
begin
I_SLAVE_ATTACHMENT: entity work.zxnexys_zxrtc_0_0_slave_attachment
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg_reg => Bus_RNW_reg,
      E(0) => E(0),
      \GEN_BKEND_CE_REGISTERS[8].ce_out_i_reg[8]\ => p_26_in,
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      Q(1 downto 0) => Q(1 downto 0),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \bus2ip_addr_i_reg[2]_0\ => \bus2ip_addr_i_reg[2]\,
      \cr_i_reg[2]\ => \cr_i_reg[2]\,
      \cr_i_reg[2]_0\(0) => \cr_i_reg[2]_0\(0),
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg_0 => is_read_reg,
      is_write_reg_0 => is_write_reg,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg_0 => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i_reg[0]_0\ => \s_axi_rdata_i_reg[0]\,
      \s_axi_rdata_i_reg[0]_i_2_0\ => \s_axi_rdata_i_reg[0]_i_2\,
      \s_axi_rdata_i_reg[0]_i_2_1\ => \s_axi_rdata_i_reg[0]_i_2_0\,
      \s_axi_rdata_i_reg[1]_0\(0) => \s_axi_rdata_i_reg[1]\(0),
      \s_axi_rdata_i_reg[2]_0\ => \s_axi_rdata_i_reg[2]\,
      \s_axi_rdata_i_reg[2]_1\ => \s_axi_rdata_i_reg[2]_0\,
      \s_axi_rdata_i_reg[3]_0\ => \s_axi_rdata_i_reg[3]\,
      \s_axi_rdata_i_reg[5]_0\ => \s_axi_rdata_i_reg[5]\,
      \s_axi_rdata_i_reg[6]_0\(3 downto 0) => \s_axi_rdata_i_reg[6]\(3 downto 0),
      \s_axi_rdata_i_reg[6]_1\(3 downto 0) => \s_axi_rdata_i_reg[6]_0\(3 downto 0),
      \s_axi_rdata_i_reg[7]_0\(4 downto 0) => \s_axi_rdata_i_reg[7]\(4 downto 0),
      \s_axi_rdata_i_reg[7]_1\(5 downto 0) => \s_axi_rdata_i_reg[7]_0\(5 downto 0),
      \s_axi_rdata_i_reg[7]_2\(7 downto 0) => \s_axi_rdata_i_reg[7]_1\(7 downto 0),
      \s_axi_rdata_i_reg[7]_3\(7 downto 0) => \s_axi_rdata_i_reg[7]_2\(7 downto 0),
      \s_axi_rdata_i_reg[7]_4\(7 downto 0) => \s_axi_rdata_i_reg[7]_3\(7 downto 0),
      \s_axi_rdata_i_reg[7]_5\ => \s_axi_rdata_i_reg[7]_4\,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg_0 => s_axi_rvalid_i_reg,
      s_axi_wdata(4 downto 0) => s_axi_wdata(4 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_filter is
  port (
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ : out STD_LOGIC;
    scndry_out : out STD_LOGIC;
    scl_rising_edge0 : out STD_LOGIC;
    \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ : out STD_LOGIC;
    sda_rin_d1 : in STD_LOGIC;
    scl_rin_d1 : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    sda_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_filter : entity is "filter";
end zxnexys_zxrtc_0_0_filter;

architecture STRUCTURE of zxnexys_zxrtc_0_0_filter is
begin
SCL_DEBOUNCE: entity work.zxnexys_zxrtc_0_0_debounce
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\,
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0
    );
SDA_DEBOUNCE: entity work.zxnexys_zxrtc_0_0_debounce_16
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\,
      s_axi_aclk => s_axi_aclk,
      scndry_out => scndry_out,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 is
  port (
    axi_controller_0_interface_aximm_BREADY : out STD_LOGIC;
    s_axi_awvalid : out STD_LOGIC;
    s_axi_wvalid : out STD_LOGIC;
    axi_controller_0_interface_aximm_RREADY : out STD_LOGIC;
    s_axi_arvalid : out STD_LOGIC;
    wr_en : out STD_LOGIC;
    rd_en : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \WDATA_reg[9]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \ARADDR_reg[8]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \wr_data_reg[13]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    dout : in STD_LOGIC_VECTOR ( 14 downto 0 );
    clk_peripheral : in STD_LOGIC;
    wr_ack : in STD_LOGIC;
    reset : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_bvalid : in STD_LOGIC;
    s_axi_wready : in STD_LOGIC;
    s_axi_rvalid : in STD_LOGIC;
    s_axi_arready : in STD_LOGIC;
    empty : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 : entity is "rtcc_axi_controller_0_0";
end zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0 is
begin
inst: entity work.zxnexys_zxrtc_0_0_axi_controller
     port map (
      \ARADDR_reg[8]\(4 downto 0) => \ARADDR_reg[8]\(4 downto 0),
      BREADY_reg => axi_controller_0_interface_aximm_BREADY,
      D(7 downto 0) => D(7 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      RREADY_reg => axi_controller_0_interface_aximm_RREADY,
      \WDATA_reg[9]\(9 downto 0) => \WDATA_reg[9]\(9 downto 0),
      clk_peripheral => clk_peripheral,
      dout(14 downto 0) => dout(14 downto 0),
      empty => empty,
      rd_en => rd_en,
      reset => reset,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wready => s_axi_wready,
      s_axi_wvalid => s_axi_wvalid,
      wr_ack => wr_ack,
      \wr_data_reg[13]_0\(13 downto 0) => \wr_data_reg[13]\(13 downto 0),
      wr_en => wr_en
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 10608)
`protect data_block
8p7l+4+vHhoZRvmCVAcRhoGdvJj+xWQW5zSC6dfWIFe1VhXq1FQfMP0C95ItMOzy5hvwbfyKnt9z
LDhDo24H3Raidlh5xp0LF2LcottFbppWEmbg1enlskhVCamIdD9IgDJ88JydtWrq+ekmpDLI/FmS
Hk6pLEC34p1lAf3gYbe0124urqSPln0hhY2Zfvxwn8n4pxHOJHD3qc1QuJ/WdoMMVxl66BXMWDyI
72dCe3hXvy5cG6jQwFbUcdJHFt42KlMEttllnOQ+QHXa4wOZ8ql3kJ+pECqb0xG2D6Y2iRFbFntq
NnYKxBqLckOxRct9wz7x2D0q7ibO4gwxDcgHNWEWP7sBzUMrdmfjP7IYZLUUtZYtV8x5USE+pL/r
rk0hYt3QxCu2kkwuOrQAhGV3HWc2dRJStdQZFJQkANCe7O1yitc3XNT9KABGb/folzUMU+BjfvFP
cX3gzVkSjLiDXmBXKJM2XTRSJ8z3aN4E0KNOeiROwPCjZmmoLp5OC8LFsMxBLjWcLVfqNSMVnBiT
GgSpPKicLJSibLECKiP5/4v9rem2dSBYw8Iy4idV8oY4RAno+HY3yRaMlTQbp/AhCHEbC9XuMBVw
SV8vnGnN9u0gwYC4WelwAkdMSK4g6LTjxXkYaDdyKC7321GDEP/eCBCEdo3lyV7eVersEL9+z2tr
ZVwXE055x9pYrYwj0EuXZ/wyBa58SX42lqDIUmLbkucUZYrxotmWXOqxByHOu4g5653IewKIBgVd
LBqgaEli88gh/pWYZAq+WRvMol/wN/5iEJ9iHwNSbhdfdiK5XaUwHZFXFXbnzclYsoUYovkB7hW4
GCZLCZ/swNOXjS5iD5lTViiPv82UP4jcza2zDnfA7hF8e8m7GgP33fe1ZvyLXLQjk2mhE84ORHjG
C1fcmlRwPnAVrv28xC1J7I8CmfDIf/LBjq5nirWPl2roOMPTTTOihwTYfybY2LWytyi4IaFs9oHR
hsFT5M3g0I1QuVBHaZPWJM9SHJ5NJ0GrDsGBv4oezrMm2B5SJmHKKw3+DSpQ2oT3zjmpuS3oB12S
C5DRN9mIqv+maNslQdRrl/yKEY0Ys/JiE0laK+38pmbQgiocGC+uPsmp1nwXtV3qJegzSjshITjQ
unI5KhrgBQqRHD+pwBjalZch8/2Dv9uXUb9Fc88dsGFU9Y9BgXp84GAnRironospQ7ZP7Y7YTYaB
rSIVrt836diZLWw1gdnZiGQJILPoZwE2tfAxrG08pUoqJk25QRXw/CRY8OQsDRlvZg/0Rg2XBGUt
VePpMBNkMZM2B4bXjHgYYnbL1lNOoQAnLS4uN4fInvZUogAcJlD3scK8unI0tT6ISA9jaL8m4kEB
GMO8wJsgTfpNDJTN/kD7AbpQtxNw7CLVxCl+83xJdC7CLRGpFEk72u1E6SHCMmLX4Pfm2nvIM6j9
U3khBFv8OMsz/J/87zCL3DXfQ1jYCopvu6VEf9oEd2ZEyIHA/aAT4sThSLP8Ezgs+qzsmhxvfuWH
WdyvUV1nJV6+5ruFXCIcrw4BDRYJA6G0ZiDIkirV0paAHpEL6iUWmfeiHJNlSapvCNMTGGHD4CeZ
RVTOYZFLgBKn38cpNFV+XyDRKRZtcqMv5YAityK8lbDxClQ4JI/fqZU1S/2t2apc49nAH/p8WVNp
rUg138v0LxSp4kcPoofJF/2wweGw++K4OTnOk1/s8LadvYcLiNY/n7vHk+eTAHGebcw1l0WhXVt6
PuX7KngiiHFWFECvRwhQbKxg9nsCIjaqTB+z+jf9tygD53xqfxso66iRzl3wZJTabnSqoWhWcVw2
ck+GTmcsBeHyL4JHA8dAfriMiRcqMfHlvyhFhhxxRJWzeXSTs90Ww2GVDpIufhxgAE0bThTrzJ+S
/VbnmydAyA/qmg7oZ9lKJxdIuM6ObXMf0bYncuBx2TnxE4t4zMrILQ97BxOvayMpX1iCwaPpx22M
vypRSfehKLHmJJ9jBG+OFzHYtV6qxqHTE8BS3saQr89p2TZMh+K1Lgi9yqnm3ERQmrMohOu2Ubw4
vaj3+OdsMjtJup+p/T3WoQSRcxm98fZeoI+WPObqIbswKWQiRkvIHYX1+5ucxr83JK2bRF4rsEQJ
S3ajarO2JfSNGVJUPF3xNO1Am2kE1jUmjfihDlwSc5cAk22grL7lQZw8IQHFE9XCE4otJhYN3j/D
FMLVsWjtHzcBWWq78TY8IGZXVOs/t0Hlx9BoMOOz/DkQRxdrjM6/15yBvfJTqDLsl12vdLZDkGF7
zfAspG2v1JxqAlOYD5xs6Uq3fcKoX06AUD+MfPwegrESJcarr1DJWtz7KGs5LXfBFMkxlwwMtDU9
NvGg06D3dGMeX1c6PtOaq4ybNCI9y9Xnpu+n5iCno7DuEPdyYWkBTYNSpnovyvHMxUqiUfqeifks
8LgFZpRPHexATW0kEuldQmveLi6uaae6+Y1P5Li/cvyWNlf6AyNaAmqt+V/nzVFXdA39BTm7nv7a
AbepC7krEHlQhHC8K5v18lawm1VdvsTtIUpZngLPCsO2xa1sG+v8ulHT28tgpHxvr019kbzbNHV+
3UDId30cbDXzY46ag0FrUt4ewRYmP8nPAB9ukFP1FRJMGXkOlJghAsaDIr+BG6c+yhZmnnVYCXUi
l2SjYTCRMVzf3z4N3j+yuJ5idgnrbqa26zfK4iRHGhdx9zv1TDpx0z4XArFkF2dw4XqNPOquO92b
gohsehGv1jTwjMU/VctwC5O8R4+gth6Cx366cfFvzjxOOhmEMmK12R/d12INLgT2A5SYxoPSQMEi
H/MynzNj5UKa5JbOwqT8DdZMXtjDY9+ngR64LfEsIs8KNGm8DsmpKv2KaXY5qpUgN6GSSXq1yTN9
krUvDvHUnJSVncfSy7AT4pS5ap/6hgfU8Sbu+TIu6MA8poHr2sMuRBwxCmHqT7ajO4yn/naTo9dU
y+At4r8+ljPTgstRRiVLCr6wh8UqAQzW41AITDteRIqgM6xfsFwr2dMZY5qqzIQfMKbDwAEF+zMt
30rTb4NCwH6bj6u45XPNv7TfeExvcF67hwGiQZazbCJo6fiPblnoGNYWOQB98pi3BI3g50KOS+jX
KkVsB3hR0I5tDAlEAAvXfu7YWMRqGZ4+23+AR0LX1Ge0VkihBIIu6gK5pTxwSYjMPoX5MQoq1I8D
HIFWh6v/bpcNTkFXCTtAc5NRCTnONn6yTMyQuMsueKTRQC77SJrKUUurXFCkKoOZcorTUL86xPk+
nUHc5mM+gyABfVANt7CXMzyYqPYy66PNfjIaOz66IcX7K0rSXD8wjLIZEWr4xZuCgRWX5mHE5JOS
93eOfe1xgp2+yhMRWcz+fWYgTYXtOApKGRfTMAoMwelmMmoIzB+F/8asIptFPDydN7vf9Cx6/JBq
g/nzI4XYm3YUSeQsnnEWeY4DxQSe0ll4fxRUIaaT0FB2IBfEA7XrLiE4msmBviy8lpKUP1Md2LcZ
gYKWmb67p3ah1OZp2JkDk+Zso0n/Lt3BB/78QMnjEBGnCF7pLDglf046U2aPOv1O7fTYzwz3hKy6
sYWMQazVO5YAeozcYUZAOR1/oO3AYi+Bu4vcf5rjpQjglEm1r56vsCQgUHfv+pH+Gj/qi2znGfnD
jplU9VNIH+WCTC9wZ6LrCQAJbGGrImGuXuo1QuCUo3uhmB7DwnFeoXgAoh/d10oBZioHSxYKzBOv
24xKAxSjPflkQo488Wp48dri5uIMEcN3aIRxq6hhCkm2tojdG2osLsQZaiccevj36Zx3VwtQcq2d
bJXkRSbEDL2NSZL090kKYndL5YIj00MYF8CVV2sOOtPw/jakR75DadiBvfBe/toPHMfp/4g4SMAo
Q4kyST59uPYUNZh1ZF1uo+L3bvHEUNm351o5FctTUaABS9Avy4Ras1xdHmtY0KP6KqcZMZI3Gvuj
shoO1+x/mKwTf/W9VaOYXTUA2B2hHnLag7OxOz/qnqnXYpb1b2KhMIuq98PYl3J3jHeAAWGo9v2K
8NVL/axlKd5D3wRNGmTm+Cvkr+TGAwhJi4celuLQLnQbKBdCWptlcohQOmPeKBuSGE6SZjJI2jdv
Jjf6erA7YdQAA/vnVI+CIhMDXxyFvJJ8Z8eyUTGkCBO4f+ZXzPTKEWcPbHb07opw3O8m+Go+Sqof
JEl3Ccqk8g9ihOifgv2Mr3XRsEpZSN900i9C2Bl5w4KI2Z3jw4Q0nY0jggzHK+L715ldUF1Vokv6
VGfWsk1N0w2cBRaoUycYn0K31Sy81SVyFbEnUsgdY3DOqodB9nv8X77nS+w1gTvMP7Yn7BFoSwiL
JTSl6FaXADv4O9Wd47a2N0q4QSYGOezvN0DX6Gm6Swjz2zJSZ3UPJAL2yo/nIVrc6kvplbwx5jRm
iX+2hqRMIGySr7UIlcY3/8rnn+t2i9ttRoGxTR3/RgC6wlV1M3M2IWrD0OEEA0W24No6Nj5ck48d
mLh62NnpejqVjR9gdbWX+vNia64ujPsLY3skvAvFTwJX0zHpFOs8LVEWqggCjZp3ckkE9KHHeHQQ
w8KaQIky5JXLdYHNgQkHt0H24kEaIeKitzgH11SYs0ScAJ9I/i4Z1hXpDCvZOFyQ5pJnLTExvnuR
gROtA8WhAUKJ4NTgxBqugSRB3V0GO0y0gqs+17waHyh2oJBqW+sNXwUMhaEtQB+zGeTV27ISC+bi
XgrN73MzLEy9dmeN2kMIfMPBR6WG5Ga+MPP6ie9aGMXWDerLEQkfQeUujyNusUfYtB3CjOPDa6n9
ptSPAkBIuEQG/gMB76FSrsFgm4kINpQjdZH7SldRsbkskDwMEUllO/lTsXI/WzV+JqtkmxcQNH95
7mrg0/alys+kEls+CKi4nXpy411cx25lUW1wAA1vGz7QdDPB5htrpzn71a7vrHqEDwb3Tx8wFrO7
HDvfp6YY+meJJHAo50VcZi/STAGbFGR7zn5CrAVp1qkWMvWJdLs13ESK6HfdRGpwHtFMs5aByDcN
9nshSCzYBHSQqkZjVzuJc0EAfWyRyV1vNCyTcPh6M28/CE6IGeiFSZZdzM/6wQWM0pra+itdahJz
Kn1AXKxJ0xAUoaaLlfgsaoWhmq5Y2p/LFREceZPTbgttSjN+hGz1orcV1x3NjR5S40sEhUX3czuS
OsR4wshR3JrSMDp+JRzbpA9IhjNvyEVPmREjFlx1BrzAeBvrZ57ib36LmW6E0LByJFZMBgokvkTJ
R4+K4iJvfY5fFuYZcViXXNQ0WmwPaz31UvEsEMmkSJP56MzcctJPYdkSf9lBuFBl0vL9fK8yQCEm
wmT7UZXbqOlGL/TH2jQ9pry+hziviw3E4IuHFo1+JwxykjbjkXhUOcNIWgR5PciDKUEDMeFOua8r
Lund7f6kV21ktESSlI4QEXoOLjaUiQo/KSEWVCG6zXCzc321g/5jCciJlc577pu1VIFEqe7Scn6K
lg8vuGsOrNji6IWo7B7r7pdSBus6EefzwqJAIM09fY6yIj55qb+XwYx2QU+hSA2FKNNgzT/CgI24
SC0xE6DMk7lhfDuowBnq7mApXI03y6DYzwEkU6Hq9Oj7oseWljliZGNwL4ajjATWIK4wV01hVjME
GKMwo9KPDn/eNRFiovcATrF7Ri0Yoz+oxMlk6RkByaRPtknFq8OovwooO9J0JCThjzFgCov+v9xN
+FdnwcOMXhJwd4N2pv5FnjU+ppEhRwKE8BL47fSIGLxOd/pZYz/BlZOwM0jwFB5hd6OzOa/iqWNW
JncYqmGIqKUBAKdKfIguLCU++cHfWJqrC2rBDCK4CVXrdbF++R2rWisipy58x8j2qBHQp2om0TLV
ppR7Y2q9yE8GcQ7C/9i7ZIcdsAkQRKLCaipfyu14p+B1b9WHfR3tuCuzpwTFGZ9yRsVXaRVxoFS3
at70MoCLytWRbk/+GTuCMjlUizExsEtshw/Al+sYn2RFkgt9NzmIYhoP/SvzHWM5iZP4hJqeMnMC
bUAvTjJAC+w7KEsiNOwajKU9yeIWiw20qnnNbGhLri4Z7XO8YtbPB37i2hlEaqOTSlt/jQUJHJvd
RWbfxzdfEsJ8oWc331hS+HWYAMWyl137M7c9gKiMCeKM/rxt+E6r00l0AGYP6nOfqJc0b+2Pjh/f
MFgFjREDY7NoEpAVJ4C123e6a8JHE6FlhWKWdmZIq3qSyFIcynekG1/x5jyGSvyC8XLzYeJ6USiR
XC+6e73ZKlicabVGH+UPog2qmshnUl105AihZVddHihgicb4xihBPfDF2Yd1SS/QIYNTzldjPNiI
QQ9sC2b3UfgPJaE0z9CYwNCSqdHgxs6pWTzGKIwxn8Cj4pjm5O22y1HX175uZzj7QgWL0RRqeEDh
7+yAUFuP87SCQZtKSnq9Ve6REbKoLxwfB1ZSiayA7Z274NUoq4RzLM/hlBi6zf314zG8npwjvtbo
qL8hcJwm3oULLVZcilLoYEys7HSW3rjjj9CQyiYyjW1MAvnMib6tobjTZkYMBCYtP5iEZuxQPCr9
OX7S52drqCjgnRzajp2GQV2BgrS47Hk8H2pretS4s1y4BKVoQ/0O+u4zACes380vHDAzqhlOHZDg
jFbRS4/bkXEmRdxPYE1KQlIppOekAb3znlrHPIp27soFMCZiLlFRMQ8dRSU4GH8auDlm9Xi323og
N9fYGeyImW7Qth25syx/hPP6p42wKCGy5jdj9N2rsoR2WEcz5fsmQVEsVAOhGJQVW+UdFifh2dfC
VWmCyI1rVMt2hUVI5CyH91yEB8WOacLGkyGc+6+clByWnWESodBq2IzmFnq08sQTdXXaP/kElmF2
e6+0274QPJTDqokeVSXcgD9CbKoIc8LgXo/5QCoVfrYv+egbF5Obx6Jsxb3srKAh73tz8Y4KwGUs
fRZ+1SS3Z/BnFDgMMBEsQ3Pgdv2MdEdccDYdvuUIxpJlUadLwdrYHd6MrJAKf4ZWR/xQqAncxpGm
qae8gUNARaJYQvC4bNyysFxu0V5chEiM5CbQRPykz5WisxiDVzi+FtX2lcjPI/EbiqMUBTIoD4iV
Hiz6C4DkfaoadHi/OS3C16u8bfXAGofubgQph2VYbrL9Nkq/v7OwgXjW9qdFHK4o1D4YEnGzixG7
h8WXIkzpGJ/90mlqg6ryOCce5b9a/vpgdWLUdzqh6fxMCJmRnn8ivFrZ1xHt1MMWouOSAVMuZsEA
bPa/FwGzuQnJttf2KO5bk2oVT7fLCGPRLsKDBAjDIw5RjvyvQ8/gvOV61TRHmaZ858i6Q5WWhvbU
VZvcy/eHOqQfP71Fwcx/yrGj+mpGNzmgyznmHaS6Edyq9otPV59I5kFOsLdghVTlDxiJAI2EoWsa
16U7kaJtu//+9NOY+LO2f0RDZGb+AhwWAHlBiEkzlSVwnw3vgq78Ecq2T3bDZ34p1ULhG1GDA8NO
ddMr5F0UmwngHWRRxOaQ1m95i9Bbv1j1M0QflQ3M0hHwYkN0XBW9bQ6YYdPmidGsnjGYyGNb4cew
akRGcUELZtfXh1HnH8Q4utVBsHaTza2fVHy4pDglMvqXPL6oIAiZTUcLJ0TLPtrP1B8gopSb0nwk
vbW6IH9rxbTnmwtTpbnWpwsRe6p2yowrhmoUcrtzKveJ8D9HL0YBIuhdQsBJjhog9R2/FI5axOWE
lX4ZVCwcDIpkxRI6S0FzqD8q6hcAZQjPgErVYNhtAidvhuJADinSzNRvY9nb/7VETlfCCAu45+9s
/1biYcM/+EE+F68HAlqyVkRGFz1+sy3FqRKUqgIj+uN9Ds6w9j0IBooyLeXFOhPr975bY2NkZqVx
Ut0Nl68G/767PoHoPu/LFCRcCdr/D7EnOswOkRBJ7bFxbvtUKMuti4ZI6Ny0/w1Hc9kWMfMCEFoJ
ZiFOvLcuQ7yE067DCmL7+Sg8eEDdMhoo3b3lMWy1RXR5BJqos05NdjM8peIQyPkIeGbeKulvskJF
5honrk6kM0BwBXGNh7Ry765tvPy9yn2bID2PioP6QiLVleFscjT9xHzE7fSs6gI14pGz0okX2Yfp
AUHJClesUaoDKsHD85uKwIfYA4UDV8phO5jvRiCCXOZ2Dii3DY/5a39ZJzEd1N/Mi7vT0I+2mUae
YWGdVkN6LXUnB1DS20kvnw8bkMqRvsFxKi+fARHS6I1nkneZIzvUTXnNZjFJNn2hT/TI0NoCcr/r
n7oTJzSXbgtQ+LLQ3pWBxmb0pXko3hLynn7oQaOzy95i5RijlmBLeb0XG3VV2Qf4/zfuTqVyJkAw
cB1+sbnPv9JF9+cFOMlg4pd8j+8gVMszN7groMBMTER+RphAZ0I+PT37iKRHjMyQBB4RzRRrOcJQ
vgYHyPSV57TV2afJ6Xear+lk1m/a8dvgNgqm2YQZ7ZxJuuNift6rUKvIwIA8z5WUokGwh6DBOxGo
yrV+b+nZxDOPmtTi2rR9YTwUgv4t+jZ6L2mU0bMmDVtPnUFmkkex/bSC3f+KWrDMQ16+jM8yYyig
DdLoyQPTDYulvSOexP6oaXqMtR5AUFFQQ4yDqIlu68M0BH+44HxRfnHx7AP+BhfsywMCfIbnlqkZ
qUWIYwGU7awDtvSebPoVIXDFV5Y2gX9z0yBqnQS5a61N3U//AA4xGYEdge1Qsf/8fAy95a/8pfAB
F/gP/1qPbqMR0dfCEaQyUJ8ghYDvPh6PHpi62t3afiKQBotZCQpJQvZsENZOTyEAuJWmqUdfLz8h
xJdXHvJ2jbSCMnMxm1AqcwJtpEm4J9JcwCUKFqC2aE3OhxAVdWS4o0PtDiidIBAcDXYuh/DPSOXc
ub8lsLbxWg/INae978U+lfyWV1t29DfLRLsvBUCOwPWUraDlFgw0lV/rwkGmpz09C7R6e6Xo+5Mb
PxY8JZpbp4+cVNJoOcYKS3qgVBZVwqfylon7UVwZA7hA8iwgBsm+Vw6j2N3RUbp4Bf/LFmY54SIu
B/ehdRHEAMBj8HkYPzxb8tlB2SHKO4Azz0zfFiXHJ1/eunV4hUzd6cEX2e5Obvulv0vdCQp+WYtq
E9ol0SJ0m3OtD30xDOOUBVHKsCXkqZTWYUrWRxDTmBFpmHuUI3WCEhvx0hq/FqZJLCa+KCH96rCt
8iUeWIADcOdvDdyoLDSnUNaYKxSL5gkrKkSge6PfrfYvNx57wbE1CSgkbkBzBt+bh/ztIpQ+nuha
JiSLfayW0flE+WYtka56fi9cOP+GaVUXCk96NhBBiz7WIGNMdwkW/YloS79t4+J7+eKjCsF4qWek
LK+guc/5LjZ/UEi2jHBVHrLwR5IFxZ9tYGL1KTYMTyhAKSRvkXqKsuQJvzDt8BdcORdVm/L8y79z
av6y1P+ZkYZqWMuCSN1D9izk8MEPMMA9wwALHd/OxAfrRcwBzBYN8mmfHpw7d4nX40vuVDDUpWsz
dRVa+gHUTF2+gyg9EZrgGPcC6hxqQ/Zewv5ZL+eOsuYxGfW8IL1fZAo2yDGYq8OjfS+wQvXmS7V9
Dnte52sMI/ZCoLfICWHJxCIv78rfs6LmhwtxQFkS2XhW1j5yRL/y4Ng+pCdtuxg/9nxqpVCx469J
ZMkvbvvm3688SbBHjSIw4Lp3vKGttNIUHwW03ldNZPP/HX+nkZB0N2iC47urVA8pYjaf0on7HyZX
3IuBjfesMEgS2erR0QflNdlqwxIrFYf/7SjvW0YS8a1aZu8ib/0a1KBgqeyJBc8DXFhJF3JeNW3v
pHdgh/Jv7YXaXt1okCKS9ws8DyzqrSksn5dSBa+Kegj6zD4dq//7duGMFQceTuVdRFdMOaaeMU4U
dfqvSREvmFSBYyQ1hnnWiz79XaStgCbjemq9/LJhxNUxhfHvUdPdCjTRV9lWA/M0lA8oY7yxKFwg
Jyzn6sxLPEX6ob8csi6CEu7uoZAsAF/zV3QA0Q3s0rgjVeTmrkAEPpapAGk9WhzawIkfu0TFYHmL
oDlP//WQpt1HMXnPUSLAE2yU6y3E1xUqerVpJUk+Etqe5jwHdMPa7NTocnfrJyPmdTDvMYWmqI9v
qJ2mTQ25tN7XEIR97EDgxEuSiwaw0GwIXnw2eUOCmYp7u6LAqbKa3SzHgU7usRAuKPpanuj/fb+Q
iX6ASomO5bvF4tbJj+Uajo9tcpNGyEu/PKa2dE/ykVdWtY8HKisETW+k49YpZhBZEKOnug6dC7+o
/XPtT5h6H82qweo1jvCUsabdaxewjDE+2unD+1/KbRBbjJ8cehpO6CQ1IKCmJ1JKSxGn10720HEs
ln4cU3iX2ucNBj83JdzSo5GwHceF/TFkMwtSHIHTtDC4kBg90+rUggKbdhMr8UV34d7SF94xb1GQ
y3OSsjky7LPTo41XIYv0Kp7URWxrVRd2xy3Xrl1FddT/T4Dy3X/srSFLmJrEARt3OKkpuC4X2BN4
qP0Dd6cdM/9vFTyWeMWyEEaBKdXfld7S0KbO0MfqJN5Coa2kGocCs4fP9mHFj+wSf+RpNm7d5m3w
kaAoP3l4Oy1Yd17nyNWqSm0ZPkM1ovF89M7V6jDKCoETukmgViFZEhorooJy9vT6MJyUJY+6/6Hw
6xiJWxLZas7r1VKnHQJaaLF+qqaxq7uNczrJFIoJpkbzTPXpcFFsEpJLxtKqj/ynnKkvfz7RUR3E
fWO23SGGCjMNvcuaO4cjHjh9/RXgoQ6Bt14pIJw2eGRaUYTHkTmRtdO+RQ6zIGQcxn1XOiGWP4Zk
ApKR/s3063NS08zrTMjXH4S330qlelzDaT7V0vkjJ1yohjoOIZMy0pSAfgecQzYwzCZZsB6uduMB
La3+52NF50UoYOtNVghMaA0y+hwrbmP4EkKaRrntapzQsDmO8mypn/FuTBkUKvJVid6rcNfD4Ioc
UbattCx6+fMn1mGNlQNsz2W2nX/7LwRuDRXeJMLsAPo0FpUR30O4OD2q7CmT9yuiIDKNVi4S4zY+
CUY/q3MJxEUOAEjRgVIJrIy8Qtqc12P0KpqFXoue+qHFpME+VrYaSMVmXhNd0YJaRXXbtoY1OAzN
DvqF5gRc6HNn/PuiCUCRpjAlDU0vAyYS5UWcBueiBZsNrpDhdLshtTblVcRoOaRQqxT6FVtKalIW
ljaZutYgfAu35KGkOSPuauN1ZH/yPu7nvztvDNV8S+G4FTRw6r6tqILszZ00A4fcWIgW28JPe60n
CC8gitx6QmWczD4Brr8Wt/Wvuxlq31MZTaK1tVZZxg/kZGQmpow3Ei5NUvBC43qFxG8kwlStrzqH
iV8/yHMoI0GLsaQnz2cQiX+6KNch2xePuYVQKb/q+0DDdNM48DYrgocC0XG5sHuD61uKHi1FYhuU
nHXO/9DunVm8PrNE8M+SdMV2uDP6NhTkbbIWtOsO8WXm1CVv+T26jfOYVAhRuJRByeMTngTxYIAZ
5r2LLJ3YIQLwSH0NPeXdf2QjNtuVYgWRh2h2TafnDeOP3Jh33QKJFcEl5Q8r/uZAMxCCwGoIlRDL
UB9QufDz4c7WFwCloSNyeNfWP47i9QKbJR2rwVln8VtdAthsnJ7NYXP9AokmyBpi4AFtnI7QdLfu
QLCtBRM+PbnH7JJxrZxOqtWwXLuyhK08HXlxgFj4Vr34jkZNjQWq3YOzpbA52Pm/K0m8cCaRLsPG
t2PsRvxOZVBrYsR6B3K+irRfG/CmaD4hmolnGuPhTkpg4fSXqeqElZhlr9/TuUi8otG5I6fdgPWy
T3goMeLiQXA+JdXl5r+tcrbm1Uync3qdQSJFvmzzn7yORp+dj8rUW1nv41TzErqCKW6+VSsI2rij
/hmRcRHnxVi5dq1E7rcKSUfbERvkjtMYXGKoVicJFXZ+Qg9jrcZxGD24A2GUyS77dFHPAHS/Sk8g
C2dCMTLMXatmrbomsKwd+ZvQl0d7yZaOdwVvMiadOqmqpVA6ZTZ+1db4UvHqo7NTx7u/DeQ/XQ3B
VglVaQZZWCti6//dfk0RwjZ5elapAIdwR81WWHGf2Zce9Ciqw5zKOMbxOLltDlPTkPQD4kJNhjUt
gcTAmyFXbGGTTWmgaeC+uuzXOfbXn+9X7L1JcM2HTk+JQSs00+6pRrhUe0sHi0iY/4e+GPWzUukZ
WUIHlKlOlpOAQ6pH+Zp0i47gEtDUNCCuQPE6jZtHlq2HLCZdp9QRyPmEmaS4Yw6x6f139IukPdS4
RRlQQXbz5cMFY1KO/YxzwHp53Lj06Xty5SNFgD0WWcYL1c2brZHcck+emKgDwNQ4qPubAV0HIza2
mnhQnBzvYxdw0kWfVH74TlFB500Flo/VRYJy2IFVySfjO9ShMn8ff8bwRl5EzSw9vd7ftHs3KnuN
vee+rDm/hDqS0mvYFM5BALRjb2MeeS1N2qHo9r1Mfk2790a3yGhuNcyJxLcN1jxBCfAyvTdmbehG
PDbVOqg65vSWFMda7sgAi8thZZBFnwRpmuSF5wnmVxkSZzSAY3JfF3/CDedVm163o65MhZSTb7lg
A6728QYZk1IPVL/zC5v4Di/0SAFHPEa+G/r3s/MXoMRGqpSMWJD4wwWTnVthL7H08eKkjS/4B97e
MakTPASZal+PZ2+zQCKXu6edoQCQuucJiMzxUO2D0NoifdmXKtlI7wuRLOtrKaP93YlNPgf40kBX
2vP6vQ8gDNUpkYYqqniGlMagyBuUo8LaiWe/7w7R+K7x7/6d10X1dJhOSAp8ZCfayYhPNbh4j7Ce
iRHAxsuFLVmRv/FYGpaNYUYZdfTqP12HW/rI2VFw+lkp+jpcGzI7Iv9KqAZqtpNDdQkZXvSsh7dc
43ks6XIAnukiZvm8kNVvQHXphzEaEAzVg+9gDRZN/tvzlFsZxzTH4S2la58WPXlqJ0rDJxDSyS9u
82fCLo1xfzBdwTCyj0jFI5bZj3F9BSRbezp2ua1vxBgowgYt2mS9EiPCdTfOxrBqu1S3Lz+LvKLF
Ajz4iz5x4fqGti83uPwiRRapTbKSpCbhKBLT8IR5Zep+33oJEs4CPYF5GPXD4vnhmYWj7+xlZ9Ow
B3oisN7tC7d2rFq+YLC0ab7C1cDic2+KlUIbPNC2FUA0DYVCxHx7ea9Lw1e9VJ+/8VXqBNrfQrit
eHPfgcCMqyLlFgKaGC+z+Wgi24HGF1Jno2I3GGY7W7pkHyVHdy2xPVQX1NZ38u9fMh1lffvChKeg
VnHn3o7wMaUk94iG5ww5OjnQ4g/pcYrVexGkVuw3E57SSVcG/SgmSQF9WRuW2Zi8TVT94XCAVCGl
y94Cj8sFu/+lFwHQTMiC93feU3QdgOqs93bxZ/dZM+iMnTCwllB2Uv6WtHCH3PZg6bPgRd4e6buq
2SMLwBr7b+aEUB3QvK6RWEfpXmvAl949xc8SuFJPCRRTbjkas9HfGaYMm7qho9d/IsdiJ+mY2PHC
7FLw+AfGu6K/zsnOYDIAypD9LBPN7dwwLuhHAJxr71w1ArpNltd3gp5utOKa/Q2coqbUm6ZENdMl
huem6cXcRBnXahyVjJoIwAqQMOuO8q1R24OJe4bwnGVJ5TO2ZsLghz8SAkl2MpGJ+OMD3gUM9QOb
lE7jQnQmw4SaBUHJAlwwB/47gw6xK4DbQN1UlKOppqnc+eBZH5Ykwa7o0+JFpKuAKNPjqUI29alD
4dz78t5QC2UZhmxHXiqRHfM49NbEMFuIh8otON5iE3GtRBpqvi+FG9eb/iaMBiTjOlnEbtgTqJfS
UjuTeAnXrKF9mrF0cRTzfTcqL2MoMiOGDX6tZeAIOEfGRDC0aUGo3LEQ/S3XaCJQ8PEAMNvfY0D0
7AbqXhxFoICitB04lLLdQYkHLpO80WotJStzJzGw+DQwZDYkBoSfkUkg/5y8lKqyGpKKNZ6wlzxO
y+SBHGoiCstrZpzX+IQSUwwvMiZQhakKXPbqCgpnvyfB6YIsaehDhiEQuQSSYvtfotNTiah7MvRo
PXnd6W12cWCcMYzjd2uTmvByHbxnjLwdbnkDi4ikWc8OFMRMCn74bqerXehCcRLnZ1NFTPFj1cil
HHTJfMNFw8GiuqQuT4a+s3yIbeND6D8OBJeZRDE6zwQxWd1jfRu5+s1Ajfr3Ts4OZ4SqRbZd3IOI
M/woXoyAnHMD0pxdbJjFVxY/ZGJv103fzBPy4tOY8pfRuAyWXSB/jRuBkFw2ooRVVMqV8BDThb9M
bJUjzqbq
`protect end_protected
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2304)
`protect data_block
gvofXrj35Skw1vmjCCK1MChlov+yYO6fACbdaTS4JIa6scK6Nm+JZdnR9sZvjvaO9aRYN/McH33v
OhkIgmPrZ7uORfU5YxpGZJ0hJO6g0t7QKzj3JQ9qIUJJwyz210dhx250FPpcbs1211VQZZY2sDQq
ZBsJO4wH9AxpwjhmSOxLaP+piZCMm9EE8/Ns1F9GIHoSiRsOZzKMlWB4Oro/iKNpiZUnv3DKuitw
wQeVG2HyMvzs3WLuwUS/YUpLzLa7vKp7Mt40hPawCH8br7ApKzV364pUlwWF8kP03+WUDX4ZIEbz
Avh3Bl7N5SLpvN0cP4U8VaIzZds+fqWFt8oDpsssdGo4iYwFwurKr9vPrVUSrH77qUOSQHd7wagJ
RiPPtW8Jn1zg3hRccspdHS8Gp9jwEnbcRaSbaxMZEWoZm8tcclc/l6EaR0+xxocPxbHhdGCs//w3
IAD1eXC7W8mbPn5FjKh2xzeDg4CA0qyULa7rYKXBWySZEx388Kh9qErb3VZMKwegcCEwuK+yLSMD
sCFjZg+jnRjQ/ZlESQ+iu8iS/11xvD+/o6qInXssWAUgbZk53QzulJ7XLDMw2CMheCkxAgSgQENI
u3jmEEwwMDeHx0I/vWO/mcOU9Piou640ONgcNZsnjiwCJET4srKzPVMKiGYqmew8zCh5kNEuPrab
+/8z8pvoBqrMpjsrOun87RLVqM8Y+GMK7HZyCQcqQSfJhlKSxlUS+N84Nw99TUpy6yqsnyGaAQu3
8Lo3cDnS51r2Skv0zNQXfRcgl7tlr6qq3yWZkqBRtGAPgLJk8FKWrAC47OK4Vc0PAVz6fxt4c6Y9
Tczm4e45X2nXFsHi2guGr8KieqsNnJmqrzg+0WybEeUUkve+CGL5IdO6ZS+QA2v5CVQnCLczs2XW
4W/M758rOGAdFCsh+Fh0IVragbr469HoaoAUNLUXh7s/8wo1nV3N0fenX+/ccQRi/027MGvToecC
dcFZYjCDcdfiHeeAPDJ+s34tZj3YFRetryJtfu+c5fxyvIo1V1N6/UzFJBNX7m49st02eK2MRN/z
5F0CQ6L8Zz5aIkW/UbFHRA2/QrF2Wn5/aqbqPorXc7sDeNfGg2aw179WYjDUFyK/MTTbIu/6xyNt
5o9RUeDeRJNRiBP98yOb6u7s18XnPI3sVjlKtiv0tl/hpHeKnLrZhKwldXr0pB/bBz3f2VduSY4/
Q9KAxASmMrW1AohNdSUdU395ozHWeCbTmjiZ165/KoMS5Zr+IBe7UYD+sEoopVqXhs8iUOfbZxNz
0sPBaZ4On4lWHne9gbTckt2ohCHUCrI+ENYYMoGc5/SxZcpEYTFNJrLloGepzI99I17YP+ZZwxBZ
MJ8m2oHYx/vaBBwb4VbCtTmzxVNMPomFf67j8+HV19o6WYo1SAX/mDl8ZBY26kN17BLJ960VFZmW
rv9CvGgtYkuMjcXHmJtQfDJG9ial0JXjNO3HJ3IfUFiG/cdiZ3t57QAQ+jnofNJBLVaUg5I8T44H
ddN8eaDeh6Qx0h23uyjJUn2wF4NLmJOPsosAB3J1mbqqM/GLGwcjBUoniRHL9D97ytqHBD4ZUW+/
GfyTa6ko8uyBvDGuBhEqA1ZpHGNZTyCSaaer3pe1tJCTbRS6axlleXbKL1A5nuytdpXiLteqb3Bs
+UdP+Jm6K6ZmskIx5jNesH0cbdkUhtQ10QKYXPLU6++dVCLitsRyhPn0SJLalx0EV3OogaI0hsdz
FOeppiPnaZWlGyim+sMpeSo0Vo/wPT+c73FSQE7DOTOwgWHd3Y63+GjeTqaQK6IQKxmpucg7h1Dt
lv2EFIBQJgCI1T5wBt0Y07busY6yXtZof/s9RPkBf87NPzp1geWATU/rxkbMGxrtzmgg27I37VRX
81EKNjgucSj3V8TGxtoWuqFIC/eoeKSCXDtIOCok37dYj6qGO1JTP4TwLTBwU2Nx5jFtTwYl/C4Q
JoYzxj3D0GPpm8EAUPxRV4nZfeJ1rN2F5swr3St9HBJMFFRqxiUUyRkB3K/hThllhYwyv8hRIgzj
+/EVjr2gilDRmyTJPD0gA4fRjya5j/o/CFWuJCtcG6WVErpeFJ+LnBKkr0okWiUVpaZdKL7BqQhf
aTB4HGJO5tIweCkrF388zyd96svqeschRrvHTrjg4zWkuWiuVUZ6mkMqitnai8iitCnX35nEJQby
ZfDhBFVqsAPfsy+kSBgWKXC/58ZQBPqjGDLQVzVw0EoG1q5K+OCSZuH9tqfuRjFEAA9LPAELBtRm
KJKtZWnU3GFkPrwf69t6rB2vRWMAoc8xJgsRRyqmTE+pvvbRDBU2qDMgQXSBe9MmSBZpif8gdkzV
M7146XgXLpVNWgawzDaDFGbHOpqLIKU+Gxt+7tkDzwpeDKQLvRDYyc8I8p1a83suOECw6rZWGC8p
wCn0m2tto8St0Y+yr5qIRX1oUrbMoj7V2WHSJZ6UTqO2KDPfE9pgRGkJfCIInRMtP3xPd96SR4e9
fCssmMBa4aMmPUIaQk/0RqTm38OMHHf1fIT1k1WC5eAWN9nN3HbJXcINo7WmtUnoiV4WyYkxc6J1
NrKBxqlKTmPtJXvRrVK92yHD7s60WY3pgqpS8f0bkDBbcmiR8LsiTKUZUGq4zMdv+LXS0O+DTD8V
qc9VkvUkr83K2PGfuOA9dIBDRSRKshCC9lCPm4rSOyuB+HTgoBFz3RPw+ALZKimVzW0sWGW0HIHq
Fs1afJ3XcJ0+49pY3SIrxElCWPfSSDFBbou1VIY4WplL+5YPr4boxQZ7+mq8lmVNQAKly3foHRtA
1pnHLNKTireMCAVyDZZz2VrP57o//JX6WYpCkMd35uuEW+OaToVNkyOCj7U81XSy6zo8rySIKQe5
z3vNU/NOipTazVVw3gV+baoIU8GN8Neb4gH0dhWBky07CnCJpbudwVxXjS+Anbsvwi4hTpVF94Tv
8lzCzJ4GM95kW38Sw7YL60S2l3s7hNSpH02vXKgLDJnX+1n3CDf/GKTT+DphDV8+K0+78do3vTr8
Od9yZ5c7YHLu8ELx59qkE8h2cGmwQR0s
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_ipif_ssp1 is
  port (
    Bus2IIC_Reset : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \RESET_FLOPS[3].RST_FLOPS\ : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    \WDATA_reg[5]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Bus2IIC_WrCE : out STD_LOGIC_VECTOR ( 6 downto 0 );
    ctrlFifoDin : out STD_LOGIC_VECTOR ( 0 to 1 );
    \bus2ip_addr_i_reg[2]\ : out STD_LOGIC;
    Bus2IIC_RdCE : out STD_LOGIC_VECTOR ( 0 to 0 );
    \WDATA_reg[0]\ : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_aclk : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \s_axi_rdata_i_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_axi_rdata_i_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \s_axi_rdata_i_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Rc_fifo_data : in STD_LOGIC_VECTOR ( 0 to 7 );
    \s_axi_rdata_i_reg[6]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \s_axi_rdata_i_reg[6]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_aresetn : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    IIC2Bus_IntrEvent : in STD_LOGIC_VECTOR ( 6 downto 0 );
    s_axi_wdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    firstDynStartSeen : in STD_LOGIC;
    \cr_i_reg[2]\ : in STD_LOGIC;
    \cr_i_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cr_txModeSelect_set : in STD_LOGIC;
    cr_txModeSelect_clr : in STD_LOGIC;
    Tx_fifo_rst : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Tx_fifo_data_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \s_axi_rdata_i_reg[3]\ : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    \s_axi_rdata_i_reg[7]_3\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[5]\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[2]_0\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2\ : in STD_LOGIC;
    \s_axi_rdata_i_reg[0]_i_2_0\ : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \GPO_GEN.gpo_i_reg[31]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_ipif_ssp1 : entity is "axi_ipif_ssp1";
end zxnexys_zxrtc_0_0_axi_ipif_ssp1;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_ipif_ssp1 is
  signal AXI_Bus2IP_Reset : STD_LOGIC;
  signal AXI_Bus2IP_WrCE : STD_LOGIC_VECTOR ( 10 to 10 );
  signal AXI_IP2Bus_RdAck1 : STD_LOGIC;
  signal AXI_IP2Bus_RdAck2 : STD_LOGIC;
  signal AXI_IP2Bus_RdAck20 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck1 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck2 : STD_LOGIC;
  signal AXI_IP2Bus_WrAck20 : STD_LOGIC;
  signal \^bus2iic_reset\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\ : STD_LOGIC;
  signal \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\ : STD_LOGIC;
  signal X_INTERRUPT_CONTROL_n_0 : STD_LOGIC;
  signal X_INTERRUPT_CONTROL_n_15 : STD_LOGIC;
  signal irpt_wrack : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in11_in : STD_LOGIC;
  signal p_0_in14_in : STD_LOGIC;
  signal p_0_in17_in : STD_LOGIC;
  signal p_0_in2_in : STD_LOGIC;
  signal p_0_in5_in : STD_LOGIC;
  signal p_0_in8_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in13_in : STD_LOGIC;
  signal p_1_in16_in : STD_LOGIC;
  signal p_1_in1_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_1_in7_in : STD_LOGIC;
  signal reset_trig0 : STD_LOGIC;
  signal sw_rst_cond : STD_LOGIC;
  signal sw_rst_cond_d1 : STD_LOGIC;
begin
  Bus2IIC_Reset <= \^bus2iic_reset\;
AXI_IP2Bus_RdAck1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_RdAck2,
      Q => AXI_IP2Bus_RdAck1,
      R => '0'
    );
AXI_IP2Bus_RdAck2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_RdAck20,
      Q => AXI_IP2Bus_RdAck2,
      R => '0'
    );
AXI_IP2Bus_WrAck1_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_WrAck2,
      Q => AXI_IP2Bus_WrAck1,
      R => '0'
    );
AXI_IP2Bus_WrAck2_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => AXI_IP2Bus_WrAck20,
      Q => AXI_IP2Bus_WrAck2,
      R => '0'
    );
AXI_LITE_IPIF_I: entity work.zxnexys_zxrtc_0_0_axi_lite_ipif
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      AXI_IP2Bus_RdAck1 => AXI_IP2Bus_RdAck1,
      AXI_IP2Bus_RdAck2 => AXI_IP2Bus_RdAck2,
      AXI_IP2Bus_RdAck20 => AXI_IP2Bus_RdAck20,
      AXI_IP2Bus_WrAck1 => AXI_IP2Bus_WrAck1,
      AXI_IP2Bus_WrAck2 => AXI_IP2Bus_WrAck2,
      AXI_IP2Bus_WrAck20 => AXI_IP2Bus_WrAck20,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(0),
      Bus2IIC_WrCE(6 downto 0) => Bus2IIC_WrCE(6 downto 0),
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      E(0) => AXI_Bus2IP_WrCE(10),
      \GPO_GEN.gpo_i_reg[31]\ => \GPO_GEN.gpo_i_reg[31]\,
      Q(1 downto 0) => Q(1 downto 0),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      \WDATA_reg[0]\ => \WDATA_reg[0]\,
      \WDATA_reg[5]\(1 downto 0) => \WDATA_reg[5]\(1 downto 0),
      \bus2ip_addr_i_reg[2]\ => \bus2ip_addr_i_reg[2]\,
      \cr_i_reg[2]\ => \cr_i_reg[2]\,
      \cr_i_reg[2]_0\(0) => \cr_i_reg[2]_0\(0),
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      firstDynStartSeen => firstDynStartSeen,
      irpt_wrack => irpt_wrack,
      is_read_reg => is_read_reg,
      is_write_reg => is_write_reg,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      p_26_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\,
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i_reg[0]\ => X_INTERRUPT_CONTROL_n_0,
      \s_axi_rdata_i_reg[0]_i_2\ => \s_axi_rdata_i_reg[0]_i_2\,
      \s_axi_rdata_i_reg[0]_i_2_0\ => \s_axi_rdata_i_reg[0]_i_2_0\,
      \s_axi_rdata_i_reg[1]\(0) => \s_axi_rdata_i_reg[1]\(0),
      \s_axi_rdata_i_reg[2]\ => \s_axi_rdata_i_reg[2]\,
      \s_axi_rdata_i_reg[2]_0\ => \s_axi_rdata_i_reg[2]_0\,
      \s_axi_rdata_i_reg[3]\ => \s_axi_rdata_i_reg[3]\,
      \s_axi_rdata_i_reg[5]\ => \s_axi_rdata_i_reg[5]\,
      \s_axi_rdata_i_reg[6]\(3 downto 0) => \s_axi_rdata_i_reg[6]\(3 downto 0),
      \s_axi_rdata_i_reg[6]_0\(3 downto 0) => \s_axi_rdata_i_reg[6]_0\(3 downto 0),
      \s_axi_rdata_i_reg[7]\(4 downto 0) => \s_axi_rdata_i_reg[7]\(4 downto 0),
      \s_axi_rdata_i_reg[7]_0\(5 downto 0) => \s_axi_rdata_i_reg[7]_0\(5 downto 0),
      \s_axi_rdata_i_reg[7]_1\(7 downto 0) => \s_axi_rdata_i_reg[7]_1\(7 downto 0),
      \s_axi_rdata_i_reg[7]_2\(7 downto 0) => \s_axi_rdata_i_reg[7]_2\(7 downto 0),
      \s_axi_rdata_i_reg[7]_3\(7) => p_0_in17_in,
      \s_axi_rdata_i_reg[7]_3\(6) => p_0_in14_in,
      \s_axi_rdata_i_reg[7]_3\(5) => p_0_in11_in,
      \s_axi_rdata_i_reg[7]_3\(4) => p_0_in8_in,
      \s_axi_rdata_i_reg[7]_3\(3) => p_0_in5_in,
      \s_axi_rdata_i_reg[7]_3\(2) => p_0_in2_in,
      \s_axi_rdata_i_reg[7]_3\(1) => p_0_in0_in,
      \s_axi_rdata_i_reg[7]_3\(0) => X_INTERRUPT_CONTROL_n_15,
      \s_axi_rdata_i_reg[7]_4\ => \s_axi_rdata_i_reg[7]_3\,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid_i_reg,
      s_axi_wdata(4) => s_axi_wdata(5),
      s_axi_wdata(3 downto 0) => s_axi_wdata(3 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
X_INTERRUPT_CONTROL: entity work.zxnexys_zxrtc_0_0_interrupt_control
     port map (
      Bus_RNW_reg => \I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg\,
      E(0) => AXI_Bus2IP_WrCE(10),
      \GEN_IP_IRPT_STATUS_REG[0].GEN_REG_STATUS.ip_irpt_status_reg_reg[0]_0\ => X_INTERRUPT_CONTROL_n_0,
      \GEN_IP_IRPT_STATUS_REG[5].GEN_REG_STATUS.ip_irpt_status_reg_reg[5]_0\(0) => \s_axi_rdata_i_reg[6]\(0),
      IIC2Bus_IntrEvent(6 downto 0) => IIC2Bus_IntrEvent(6 downto 0),
      Q(7) => p_0_in17_in,
      Q(6) => p_0_in14_in,
      Q(5) => p_0_in11_in,
      Q(4) => p_0_in8_in,
      Q(3) => p_0_in5_in,
      Q(2) => p_0_in2_in,
      Q(1) => p_0_in0_in,
      Q(0) => X_INTERRUPT_CONTROL_n_15,
      SR(0) => \^bus2iic_reset\,
      irpt_wrack => irpt_wrack,
      p_1_in => p_1_in,
      p_1_in10_in => p_1_in10_in,
      p_1_in13_in => p_1_in13_in,
      p_1_in16_in => p_1_in16_in,
      p_1_in1_in => p_1_in1_in,
      p_1_in4_in => p_1_in4_in,
      p_1_in7_in => p_1_in7_in,
      p_26_in => \I_SLAVE_ATTACHMENT/I_DECODER/p_26_in\,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0)
    );
X_SOFT_RESET: entity work.zxnexys_zxrtc_0_0_soft_reset
     port map (
      AXI_Bus2IP_Reset => AXI_Bus2IP_Reset,
      Bus2IIC_Reset => \^bus2iic_reset\,
      \RESET_FLOPS[3].RST_FLOPS_0\ => \RESET_FLOPS[3].RST_FLOPS\,
      Tx_fifo_rst => Tx_fifo_rst,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      reset_trig0 => reset_trig0,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      s_axi_wdata(1 downto 0) => s_axi_wdata(9 downto 8),
      sw_rst_cond => sw_rst_cond,
      sw_rst_cond_d1 => sw_rst_cond_d1
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2208)
`protect data_block
gvofXrj35Skw1vmjCCK1MChlov+yYO6fACbdaTS4JIa6scK6Nm+JZdnR9sZvjvaO9aRYN/McH33v
OhkIgmPrZ7uORfU5YxpGZJ0hJO6g0t7QKzj3JQ9qIUJJwyz210dhx250FPpcbs1211VQZZY2sDQq
ZBsJO4wH9AxpwjhmSOzlB7wkNIvC3OjEaVpBStUXbnfUA3zdojoe2WdGwM/vKwa0f/arLieDaCMB
dph97bmX82SoCBTCdV3OxJjMR3ZNLl41I5sw8xD82pzTD4D6KM1I2HTXakLhAjAv7AeBuwSW6PyM
yCLV+2HYDSagWD60kC+UwcZ0nrY79OLPqSHdo4heGOFNwQq+mdzmlzl0onX86VnyQuCK0AEyVi9G
Lc1S4tNBAUCVwsZbEbHV7CEoI4QrlcVFKwZDigSqYW8PnJ1iLhZ346dahgqRuxtp33qtHrN3Z3Jf
LGrgShSkQKV+9EP8KN/INFbCwFZmIDCyuLKa5NryhDa23jLYr/CVDSw3jyk8ke/miB9+zLsPC1aB
I8AdWtvSEwfZ7wQABbTajICGZYVzOGj9eelPX7qTpkKZSrLYFvqbbNOcueQvVLEAxX+bG6u8ami/
7A24afOyqmY8xhE17grmMWUtDaxzwq+cPRYwpgq3j9Sa76Ypu+0/AnefB/PMYd9fX8tqyz4A6scC
S67DJBd3659t9PRHApTtaerXIBFKUZtKOtE2kWQVJu0r+jLBsLZOk89NKZCHgiNJffS32rhlV4rx
BhINIuEGQyxlpzO+zgm2K89yjY2Z96ujCiRRWSkjxpXKOa6yV+hTDHwCE84TZTYd6I1mz0mFNwHI
iiVQMNkEXQPIpnHSV/11suN8xpcLzh66EJM7nBfscF79SSPTVamIet5nRDamObROieMagU5ZXtsw
81ooZ7FRQlfpl5I1nv6XbUCA2t6vKwEk9V0fFEx5+HjJeux05T4KnLGl8896lxhYSKbt/5Dq1eIP
HGZtky/hNv1twk6t/aznqcf2sjAAypPgI28Mxpk7SNmvlz5X2Cazre62+g6pPoQT8fTBDe01StxC
ormwcIWru8H2ah3xD4d+7f8xSXZ9zNDPVmcGFytZBt82ard2rB1lmtlJHNWkSH2zu89NpCFlJjy0
Ru/LDKJVQXmYogBu+3Pgrmq6WUVvgmUfmdvuBAlaPyp+ZFn9X9ysb7HYnOzkolJHzoU2O1I/1Y98
CrQoi+TVTfEGSPqyV0quB/q1SAIKbZdmYHszlw9PpMIi4PB4RkeD36GF9W5XeZ8tPpQk00M3xj5z
yV2kgi/54qEwLe3zYH3Y7Ye2+tcafClhwH7p/AMKMBGKppAUrGbgY6rvDfxqCVsMHaIA6/39fDFT
jDBkE0qhwpCIla0LckaNhZ4iCGOJpsNSNr4lO1wXyIkcbicVsatz1/707jMiHuYbNKBic/UcBDCh
/JocuW7So4PRQ6ibC/xQfel1h9JUyJz7mn3Cx96evYEU5ZWL4/NmSYC4QbD4z/VMU1oEyQwXCe5R
3Q7a6vsne4SoTctxTF3dFVbyLbYMTZ0bzJmjIXBrdulJBF5QFmh56TdOXMvsfKZ5YfV9Vi1WinyX
RlQjBXrHQDHgYld2iUNsYDjPe6uX8bSKTwrRjzP6o466sEsOqJGg9skX2FpurKIhxXnwdrs7OaV+
TPpwFKBeqHLB5DgQVthuAVPONTes1tLsPU0ZD9z8DJDXNqKzm2S54iWJ1fWPMcRE8C3hLGUzOjy5
fCnJnOSjNdsDmpSRf90Bkk/f9FqqUuh4CmEniR4PFPYe7bE9JLYUZbTIw+0B6eNE9MQ4NhcDWRjv
w3WIb4wKurCb/d+3bwq63prp4MvdAfsJAmkhWpIuS6hGSI502NJWouOaHIw+ev5N0x+fswijVoLM
OIzPBnN+T4nouTauAyPUpc1GgEdCLp9dvIBWjtmlMMHwMAXfqFpplCvg6AWEyqJvbGyrvrEEUry9
sZA8+FDTcfTF72I10D3CSmwCauqF9PRLbRgrQwyfSypJDs1CROFahVX/E314rmLWNk2KS5DbNyqZ
n/rwP9L795EgwD9E2FqSH/6NB+uLfz7SK4MZ8yMp2F+alwfOek11V6m+22FbiMLN3wbv9vw9i7T7
LulXSqVYP+aFOXfAFgXUWxpHqloGyPhWshxELMc9AeSAHi3TI3TSO8k1eW4UsDSXLFode8DI4xyr
/0Wf9EK9SE4NaE2X8XITs9Va16F6wOkWr0fVXY27p8Uuh5Ew3R5jtcD0ZyvZnK7fo8OOMPADqj6F
1zf3TEQpJTC8NKy/a5nE/yGKyzV6jDHF6teIVdKR4ktdllShvnr/wd32f87qADUz/KgSfY3eqs37
LdDvrAkaXdfFXyj3PbGm5n8xwoej+jMcwVDO0sl/k98L+PrdsRy0mLEtVxomUfeC3BqyWHFZH1Vu
UqW76Mn9mLxZTkrqz8m5ynDACgSMUJLr+TzrOiAPHKQYbkOO46XSm3U1hTh1sxzkNr5agL8DNF8c
xRzMWo0n6PZnQpmHP6Ght3FQYc2oi8/hGzQ7yqJpk0GgVgrIirM3fpSLyzbDM1sKrvW7w2dPKh8m
9m48Qb8XF9nA1m3vUona4vlUdvVS3I+CElUAwFQ+a6CY/5HRIrC2FxVdOAKO7Eq9xq7mmbSqqRQB
c2HfaGwdp6FNnGuLsY5GGfsWMHDftRVQBOqfmGJpYeCFbNE9H7AVN40xhuHLeq22qEQ3EZFyj8KY
nql0I5T+imOiBhnqWb3SOvXD/AapEUUjU0UoY59oz29D3B2DcrJ2PeZoKbPb/KJRga46Yr9tphkW
Gci0M9hu0x9PCLYawoU7tfUSfdbcCgjJPeuIytetdrEwKoEf+M2ALL2DESSWs9Vw6gNTkAwLnKGe
jo1iNCYfqRqFvjKjjYoagfFwVQpgRGxVvG05sjZyABX4sGcB57u8LaHz
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_iic is
  port (
    s_axi_rdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    is_write_reg : out STD_LOGIC;
    is_read_reg : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    s_axi_rvalid_i_reg : out STD_LOGIC;
    s_axi_bvalid_i_reg : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    s_axi_aclk : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_awvalid : in STD_LOGIC;
    s_axi_arvalid : in STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 9 downto 0 );
    scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_iic : entity is "iic";
end zxnexys_zxrtc_0_0_iic;

architecture STRUCTURE of zxnexys_zxrtc_0_0_iic is
  signal Aas : STD_LOGIC;
  signal Abgc : STD_LOGIC;
  signal Al : STD_LOGIC;
  signal Bb : STD_LOGIC;
  signal Bus2IIC_Addr : STD_LOGIC_VECTOR ( 2 to 3 );
  signal Bus2IIC_RdCE : STD_LOGIC_VECTOR ( 3 to 3 );
  signal Bus2IIC_Reset : STD_LOGIC;
  signal Bus2IIC_WrCE : STD_LOGIC_VECTOR ( 0 to 17 );
  signal \CLKCNT/q_int_reg\ : STD_LOGIC_VECTOR ( 0 to 8 );
  signal Cr : STD_LOGIC_VECTOR ( 0 to 7 );
  signal D : STD_LOGIC;
  signal DYN_MASTER_I_n_6 : STD_LOGIC;
  signal DYN_MASTER_I_n_7 : STD_LOGIC;
  signal D_1 : STD_LOGIC;
  signal Data_i2c : STD_LOGIC_VECTOR ( 0 to 7 );
  signal Dtre : STD_LOGIC;
  signal FILTER_I_n_0 : STD_LOGIC;
  signal IIC2Bus_IntrEvent : STD_LOGIC_VECTOR ( 0 to 7 );
  signal IIC_CONTROL_I_n_22 : STD_LOGIC;
  signal IIC_CONTROL_I_n_27 : STD_LOGIC;
  signal IIC_CONTROL_I_n_28 : STD_LOGIC;
  signal IIC_CONTROL_I_n_8 : STD_LOGIC;
  signal Msms_set : STD_LOGIC;
  signal New_rcv_dta : STD_LOGIC;
  signal READ_FIFO_I_n_15 : STD_LOGIC;
  signal REG_INTERFACE_I_n_26 : STD_LOGIC;
  signal REG_INTERFACE_I_n_29 : STD_LOGIC;
  signal REG_INTERFACE_I_n_31 : STD_LOGIC;
  signal REG_INTERFACE_I_n_34 : STD_LOGIC;
  signal REG_INTERFACE_I_n_35 : STD_LOGIC;
  signal REG_INTERFACE_I_n_36 : STD_LOGIC;
  signal REG_INTERFACE_I_n_37 : STD_LOGIC;
  signal REG_INTERFACE_I_n_38 : STD_LOGIC;
  signal REG_INTERFACE_I_n_47 : STD_LOGIC;
  signal REG_INTERFACE_I_n_48 : STD_LOGIC;
  signal REG_INTERFACE_I_n_49 : STD_LOGIC;
  signal REG_INTERFACE_I_n_58 : STD_LOGIC;
  signal REG_INTERFACE_I_n_59 : STD_LOGIC;
  signal REG_INTERFACE_I_n_60 : STD_LOGIC;
  signal REG_INTERFACE_I_n_65 : STD_LOGIC;
  signal REG_INTERFACE_I_n_66 : STD_LOGIC;
  signal REG_INTERFACE_I_n_67 : STD_LOGIC;
  signal REG_INTERFACE_I_n_73 : STD_LOGIC;
  signal REG_INTERFACE_I_n_74 : STD_LOGIC;
  signal REG_INTERFACE_I_n_75 : STD_LOGIC;
  signal REG_INTERFACE_I_n_76 : STD_LOGIC;
  signal REG_INTERFACE_I_n_77 : STD_LOGIC;
  signal REG_INTERFACE_I_n_78 : STD_LOGIC;
  signal REG_INTERFACE_I_n_79 : STD_LOGIC;
  signal REG_INTERFACE_I_n_80 : STD_LOGIC;
  signal REG_INTERFACE_I_n_81 : STD_LOGIC;
  signal REG_INTERFACE_I_n_83 : STD_LOGIC;
  signal REG_INTERFACE_I_n_84 : STD_LOGIC;
  signal Rc_Data_Exists : STD_LOGIC;
  signal Rc_addr : STD_LOGIC_VECTOR ( 0 to 3 );
  signal Rc_fifo_data : STD_LOGIC_VECTOR ( 0 to 7 );
  signal Rc_fifo_full : STD_LOGIC;
  signal Rc_fifo_rd : STD_LOGIC;
  signal Rc_fifo_rd_d : STD_LOGIC;
  signal Rc_fifo_wr : STD_LOGIC;
  signal Rc_fifo_wr0 : STD_LOGIC;
  signal Rc_fifo_wr_d : STD_LOGIC;
  signal Rdy_new_xmt : STD_LOGIC;
  signal Ro_prev : STD_LOGIC;
  signal Srw : STD_LOGIC;
  signal Timing_param_thddat : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal Timing_param_tlow : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal Timing_param_tsusta : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Timing_param_tsusto : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Tx_data_exists_sgl : STD_LOGIC;
  signal Tx_fifo_data_0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Tx_fifo_full : STD_LOGIC;
  signal Tx_fifo_rd : STD_LOGIC;
  signal Tx_fifo_rd_d : STD_LOGIC;
  signal Tx_fifo_rst : STD_LOGIC;
  signal Tx_fifo_wr : STD_LOGIC;
  signal Tx_fifo_wr_d : STD_LOGIC;
  signal Tx_under_prev : STD_LOGIC;
  signal Txer : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_0 : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_3 : STD_LOGIC;
  signal WRITE_FIFO_CTRL_I_n_4 : STD_LOGIC;
  signal WRITE_FIFO_I_n_10 : STD_LOGIC;
  signal WRITE_FIFO_I_n_12 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_19 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_21 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_3 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_8 : STD_LOGIC;
  signal X_AXI_IPIF_SSP1_n_9 : STD_LOGIC;
  signal ackDataState : STD_LOGIC;
  signal callingReadAccess : STD_LOGIC;
  signal cr_txModeSelect_clr : STD_LOGIC;
  signal cr_txModeSelect_set : STD_LOGIC;
  signal ctrlFifoDin : STD_LOGIC_VECTOR ( 0 to 1 );
  signal dynamic_MSMS : STD_LOGIC_VECTOR ( 0 to 1 );
  signal earlyAckDataState : STD_LOGIC;
  signal earlyAckHdr : STD_LOGIC;
  signal firstDynStartSeen : STD_LOGIC;
  signal new_rcv_dta_d1 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 6 to 6 );
  signal p_1_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC;
  signal \p_2_in__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_3_in : STD_LOGIC;
  signal rdCntrFrmTxFifo : STD_LOGIC;
  signal rdCntrFrmTxFifo0 : STD_LOGIC;
  signal rxCntDone : STD_LOGIC;
  signal scl_clean : STD_LOGIC;
  signal scl_rin_d1 : STD_LOGIC;
  signal scl_rising_edge0 : STD_LOGIC;
  signal sda_clean : STD_LOGIC;
  signal sda_rin_d1 : STD_LOGIC;
  signal shift_reg_ld : STD_LOGIC;
  signal sr_i : STD_LOGIC_VECTOR ( 1 to 6 );
begin
DYN_MASTER_I: entity work.zxnexys_zxrtc_0_0_dynamic_master
     port map (
      Q(0) => Cr(3),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      ackDataState => ackDataState,
      callingReadAccess => callingReadAccess,
      \cr_i_reg[3]\ => DYN_MASTER_I_n_6,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      earlyAckDataState => earlyAckDataState,
      earlyAckHdr => earlyAckHdr,
      firstDynStartSeen => firstDynStartSeen,
      firstDynStartSeen_reg_0 => REG_INTERFACE_I_n_29,
      p_3_in => p_3_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      rdCntrFrmTxFifo0 => rdCntrFrmTxFifo0,
      rdCntrFrmTxFifo_reg_0 => DYN_MASTER_I_n_7,
      rxCntDone => rxCntDone,
      s_axi_aclk => s_axi_aclk
    );
FILTER_I: entity work.zxnexys_zxrtc_0_0_filter
     port map (
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4\ => FILTER_I_n_0,
      \GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_0\ => scl_clean,
      s_axi_aclk => s_axi_aclk,
      scl_i => scl_i,
      scl_rin_d1 => scl_rin_d1,
      scl_rising_edge0 => scl_rising_edge0,
      scndry_out => sda_clean,
      sda_i => sda_i,
      sda_rin_d1 => sda_rin_d1
    );
IIC_CONTROL_I: entity work.zxnexys_zxrtc_0_0_iic_control
     port map (
      Aas => Aas,
      Bb => Bb,
      D(3) => Al,
      D(2) => Txer,
      D(1) => p_1_in,
      D(0) => IIC_CONTROL_I_n_8,
      Dtre => Dtre,
      E(0) => Bus2IIC_WrCE(0),
      \FSM_onehot_scl_state[9]_i_4\(2) => REG_INTERFACE_I_n_47,
      \FSM_onehot_scl_state[9]_i_4\(1) => REG_INTERFACE_I_n_48,
      \FSM_onehot_scl_state[9]_i_4\(0) => REG_INTERFACE_I_n_49,
      \FSM_onehot_scl_state_reg[3]_0\(0) => IIC_CONTROL_I_n_28,
      \FSM_onehot_scl_state_reg[5]_0\(2) => REG_INTERFACE_I_n_58,
      \FSM_onehot_scl_state_reg[5]_0\(1) => REG_INTERFACE_I_n_59,
      \FSM_onehot_scl_state_reg[5]_0\(0) => REG_INTERFACE_I_n_60,
      \FSM_onehot_scl_state_reg[5]_1\(2) => REG_INTERFACE_I_n_65,
      \FSM_onehot_scl_state_reg[5]_1\(1) => REG_INTERFACE_I_n_66,
      \FSM_onehot_scl_state_reg[5]_1\(0) => REG_INTERFACE_I_n_67,
      \FSM_sequential_state_reg[0]_0\ => REG_INTERFACE_I_n_35,
      \LEVEL_1_GEN.master_sda_reg_0\ => DYN_MASTER_I_n_6,
      Msms_set => Msms_set,
      New_rcv_dta => New_rcv_dta,
      Q(4) => Cr(1),
      Q(3) => Cr(2),
      Q(2) => Cr(4),
      Q(1) => Cr(5),
      Q(0) => Cr(7),
      Rc_fifo_wr0 => Rc_fifo_wr0,
      Rdy_new_xmt => Rdy_new_xmt,
      Ro_prev => Ro_prev,
      S(2) => REG_INTERFACE_I_n_36,
      S(1) => REG_INTERFACE_I_n_37,
      S(0) => REG_INTERFACE_I_n_38,
      Tx_data_exists_sgl => Tx_data_exists_sgl,
      Tx_fifo_data_0(6 downto 0) => Tx_fifo_data_0(7 downto 1),
      Tx_under_prev => Tx_under_prev,
      \WDATA_reg[2]\(0) => IIC_CONTROL_I_n_27,
      ackDataState => ackDataState,
      \cr_i_reg[5]\ => WRITE_FIFO_I_n_10,
      \cr_i_reg[5]_0\ => REG_INTERFACE_I_n_73,
      \data_i2c_i_reg[7]_0\(7) => Data_i2c(0),
      \data_i2c_i_reg[7]_0\(6) => Data_i2c(1),
      \data_i2c_i_reg[7]_0\(5) => Data_i2c(2),
      \data_i2c_i_reg[7]_0\(4) => Data_i2c(3),
      \data_i2c_i_reg[7]_0\(3) => Data_i2c(4),
      \data_i2c_i_reg[7]_0\(2) => Data_i2c(5),
      \data_i2c_i_reg[7]_0\(1) => Data_i2c(6),
      \data_i2c_i_reg[7]_0\(0) => Data_i2c(7),
      \data_int_reg[0]\(0) => \p_2_in__0\(0),
      detect_stop_reg_0 => IIC_CONTROL_I_n_22,
      detect_stop_reg_1 => FILTER_I_n_0,
      dynamic_MSMS(0) => dynamic_MSMS(0),
      earlyAckDataState => earlyAckDataState,
      earlyAckHdr => earlyAckHdr,
      new_rcv_dta_d1 => new_rcv_dta_d1,
      \q_int_reg[0]\(8) => \CLKCNT/q_int_reg\(0),
      \q_int_reg[0]\(7) => \CLKCNT/q_int_reg\(1),
      \q_int_reg[0]\(6) => \CLKCNT/q_int_reg\(2),
      \q_int_reg[0]\(5) => \CLKCNT/q_int_reg\(3),
      \q_int_reg[0]\(4) => \CLKCNT/q_int_reg\(4),
      \q_int_reg[0]\(3) => \CLKCNT/q_int_reg\(5),
      \q_int_reg[0]\(2) => \CLKCNT/q_int_reg\(6),
      \q_int_reg[0]\(1) => \CLKCNT/q_int_reg\(7),
      \q_int_reg[0]\(0) => \CLKCNT/q_int_reg\(8),
      \q_int_reg[0]_0\ => REG_INTERFACE_I_n_34,
      rxCntDone => rxCntDone,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(0) => s_axi_wdata(2),
      scl_rin_d1 => scl_rin_d1,
      scl_rin_d1_reg_0 => scl_clean,
      scl_rising_edge0 => scl_rising_edge0,
      scl_t => scl_t,
      scndry_out => sda_clean,
      sda_rin_d1 => sda_rin_d1,
      sda_t => sda_t,
      shift_reg_ld => shift_reg_ld,
      srw_i_reg_0(1) => Srw,
      srw_i_reg_0(0) => Abgc
    );
READ_FIFO_I: entity work.zxnexys_zxrtc_0_0_SRL_FIFO
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_84,
      \Addr_Counters[0].MUXCY_L_I_1\ => REG_INTERFACE_I_n_83,
      \Addr_Counters[3].FDRE_I_0\ => READ_FIFO_I_n_15,
      Bus2IIC_Reset => Bus2IIC_Reset,
      D(1) => p_0_out(6),
      D(0) => Rc_fifo_full,
      D_0 => D,
      \FIFO_RAM[0].SRL16E_I_0\(7) => Data_i2c(0),
      \FIFO_RAM[0].SRL16E_I_0\(6) => Data_i2c(1),
      \FIFO_RAM[0].SRL16E_I_0\(5) => Data_i2c(2),
      \FIFO_RAM[0].SRL16E_I_0\(4) => Data_i2c(3),
      \FIFO_RAM[0].SRL16E_I_0\(3) => Data_i2c(4),
      \FIFO_RAM[0].SRL16E_I_0\(2) => Data_i2c(5),
      \FIFO_RAM[0].SRL16E_I_0\(1) => Data_i2c(6),
      \FIFO_RAM[0].SRL16E_I_0\(0) => Data_i2c(7),
      Rc_Data_Exists => Rc_Data_Exists,
      Rc_addr(0 to 3) => Rc_addr(0 to 3),
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Rc_fifo_rd => Rc_fifo_rd,
      Rc_fifo_rd_d => Rc_fifo_rd_d,
      Rc_fifo_wr => Rc_fifo_wr,
      Rc_fifo_wr_d => Rc_fifo_wr_d,
      s_axi_aclk => s_axi_aclk
    );
REG_INTERFACE_I: entity work.zxnexys_zxrtc_0_0_reg_interface
     port map (
      Aas => Aas,
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(3),
      Bus2IIC_Reset => Bus2IIC_Reset,
      Bus2IIC_WrCE(6) => Bus2IIC_WrCE(0),
      Bus2IIC_WrCE(5) => Bus2IIC_WrCE(2),
      Bus2IIC_WrCE(4) => Bus2IIC_WrCE(8),
      Bus2IIC_WrCE(3) => Bus2IIC_WrCE(10),
      Bus2IIC_WrCE(2) => Bus2IIC_WrCE(11),
      Bus2IIC_WrCE(1) => Bus2IIC_WrCE(16),
      Bus2IIC_WrCE(0) => Bus2IIC_WrCE(17),
      D(0) => Ro_prev,
      D_0 => D_1,
      D_1 => D,
      Data_Exists_DFF => WRITE_FIFO_CTRL_I_n_4,
      Data_Exists_DFF_0 => WRITE_FIFO_CTRL_I_n_0,
      Data_Exists_DFF_1 => READ_FIFO_I_n_15,
      Dtre => Dtre,
      \FIFO_GEN_DTR.Tx_fifo_rd_reg_0\ => REG_INTERFACE_I_n_73,
      \FIFO_GEN_DTR.Tx_fifo_wr_reg_0\ => REG_INTERFACE_I_n_81,
      \FIFO_GEN_DTR.dtre_i_reg_0\ => REG_INTERFACE_I_n_75,
      \FIFO_GEN_DTR.dtre_i_reg_1\ => WRITE_FIFO_I_n_12,
      \FSM_sequential_state_reg[0]\ => IIC_CONTROL_I_n_22,
      \GPO_GEN.gpo_i_reg[31]_0\ => REG_INTERFACE_I_n_26,
      \GPO_GEN.gpo_i_reg[31]_1\ => REG_INTERFACE_I_n_80,
      \GPO_GEN.gpo_i_reg[31]_2\ => X_AXI_IPIF_SSP1_n_21,
      IIC2Bus_IntrEvent(6) => IIC2Bus_IntrEvent(0),
      IIC2Bus_IntrEvent(5) => IIC2Bus_IntrEvent(1),
      IIC2Bus_IntrEvent(4) => IIC2Bus_IntrEvent(2),
      IIC2Bus_IntrEvent(3) => IIC2Bus_IntrEvent(3),
      IIC2Bus_IntrEvent(2) => IIC2Bus_IntrEvent(4),
      IIC2Bus_IntrEvent(1) => IIC2Bus_IntrEvent(6),
      IIC2Bus_IntrEvent(0) => IIC2Bus_IntrEvent(7),
      \IIC2Bus_IntrEvent_reg[0]_0\(4) => Al,
      \IIC2Bus_IntrEvent_reg[0]_0\(3) => Txer,
      \IIC2Bus_IntrEvent_reg[0]_0\(2) => Tx_under_prev,
      \IIC2Bus_IntrEvent_reg[0]_0\(1) => p_1_in,
      \IIC2Bus_IntrEvent_reg[0]_0\(0) => IIC_CONTROL_I_n_8,
      Msms_set => Msms_set,
      New_rcv_dta => New_rcv_dta,
      Q(7) => Cr(0),
      Q(6) => Cr(1),
      Q(5) => Cr(2),
      Q(4) => Cr(3),
      Q(3) => Cr(4),
      Q(2) => Cr(5),
      Q(1) => Cr(6),
      Q(0) => Cr(7),
      \RD_FIFO_CNTRL.Rc_fifo_rd_reg_0\ => REG_INTERFACE_I_n_84,
      \RD_FIFO_CNTRL.Rc_fifo_wr_reg_0\ => REG_INTERFACE_I_n_83,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[4]_0\ => REG_INTERFACE_I_n_77,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[6]_0\(0) => p_1_in_0,
      \RD_FIFO_CNTRL.rc_fifo_pirq_i_reg[7]_0\ => REG_INTERFACE_I_n_79,
      \RD_FIFO_CNTRL.ro_prev_i_reg_0\ => X_AXI_IPIF_SSP1_n_3,
      Rc_Data_Exists => Rc_Data_Exists,
      Rc_addr(0 to 3) => Rc_addr(0 to 3),
      Rc_fifo_rd => Rc_fifo_rd,
      Rc_fifo_rd_d => Rc_fifo_rd_d,
      Rc_fifo_wr => Rc_fifo_wr,
      Rc_fifo_wr0 => Rc_fifo_wr0,
      Rc_fifo_wr_d => Rc_fifo_wr_d,
      Rdy_new_xmt => Rdy_new_xmt,
      S(2) => REG_INTERFACE_I_n_36,
      S(1) => REG_INTERFACE_I_n_37,
      S(0) => REG_INTERFACE_I_n_38,
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      Tx_fifo_wr => Tx_fifo_wr,
      Tx_fifo_wr_d => Tx_fifo_wr_d,
      Tx_fifo_wr_d_reg => REG_INTERFACE_I_n_31,
      \cr_i_reg[2]_0\(2) => X_AXI_IPIF_SSP1_n_8,
      \cr_i_reg[2]_0\(1) => X_AXI_IPIF_SSP1_n_9,
      \cr_i_reg[2]_0\(0) => IIC_CONTROL_I_n_27,
      \cr_i_reg[7]_0\ => REG_INTERFACE_I_n_34,
      \cr_i_reg[7]_1\ => REG_INTERFACE_I_n_35,
      dynamic_MSMS(0) => dynamic_MSMS(1),
      firstDynStartSeen => firstDynStartSeen,
      firstDynStartSeen_reg => REG_INTERFACE_I_n_29,
      firstDynStartSeen_reg_0 => WRITE_FIFO_CTRL_I_n_3,
      new_rcv_dta_d1 => new_rcv_dta_d1,
      \next_scl_state1_inferred__1/i__carry\(8) => \CLKCNT/q_int_reg\(0),
      \next_scl_state1_inferred__1/i__carry\(7) => \CLKCNT/q_int_reg\(1),
      \next_scl_state1_inferred__1/i__carry\(6) => \CLKCNT/q_int_reg\(2),
      \next_scl_state1_inferred__1/i__carry\(5) => \CLKCNT/q_int_reg\(3),
      \next_scl_state1_inferred__1/i__carry\(4) => \CLKCNT/q_int_reg\(4),
      \next_scl_state1_inferred__1/i__carry\(3) => \CLKCNT/q_int_reg\(5),
      \next_scl_state1_inferred__1/i__carry\(2) => \CLKCNT/q_int_reg\(6),
      \next_scl_state1_inferred__1/i__carry\(1) => \CLKCNT/q_int_reg\(7),
      \next_scl_state1_inferred__1/i__carry\(0) => \CLKCNT/q_int_reg\(8),
      p_0_in => p_0_in,
      p_3_in => p_3_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      s_axi_aclk => s_axi_aclk,
      s_axi_aresetn => s_axi_aresetn,
      \s_axi_rdata_i_reg[2]\(1) => Bus2IIC_Addr(2),
      \s_axi_rdata_i_reg[2]\(0) => Bus2IIC_Addr(3),
      \s_axi_rdata_i_reg[2]_0\ => X_AXI_IPIF_SSP1_n_19,
      s_axi_wdata(8 downto 0) => s_axi_wdata(8 downto 0),
      \sr_i_reg[1]_0\(3) => sr_i(1),
      \sr_i_reg[1]_0\(2) => sr_i(3),
      \sr_i_reg[1]_0\(1) => sr_i(4),
      \sr_i_reg[1]_0\(0) => sr_i(6),
      \sr_i_reg[1]_1\(5) => p_0_out(6),
      \sr_i_reg[1]_1\(4) => Rc_fifo_full,
      \sr_i_reg[1]_1\(3) => Tx_fifo_full,
      \sr_i_reg[1]_1\(2) => Srw,
      \sr_i_reg[1]_1\(1) => Bb,
      \sr_i_reg[1]_1\(0) => Abgc,
      \sr_i_reg[2]_0\ => REG_INTERFACE_I_n_76,
      \sr_i_reg[5]_0\ => REG_INTERFACE_I_n_78,
      \timing_param_thddat_i_reg[6]_0\(3) => Timing_param_thddat(6),
      \timing_param_thddat_i_reg[6]_0\(2 downto 1) => Timing_param_thddat(4 downto 3),
      \timing_param_thddat_i_reg[6]_0\(0) => Timing_param_thddat(1),
      \timing_param_thddat_i_reg[7]_0\(2) => REG_INTERFACE_I_n_58,
      \timing_param_thddat_i_reg[7]_0\(1) => REG_INTERFACE_I_n_59,
      \timing_param_thddat_i_reg[7]_0\(0) => REG_INTERFACE_I_n_60,
      \timing_param_tlow_i_reg[2]_0\ => REG_INTERFACE_I_n_74,
      \timing_param_tlow_i_reg[7]_0\(4 downto 1) => Timing_param_tlow(7 downto 4),
      \timing_param_tlow_i_reg[7]_0\(0) => Timing_param_tlow(1),
      \timing_param_tlow_i_reg[8]_0\(2) => REG_INTERFACE_I_n_65,
      \timing_param_tlow_i_reg[8]_0\(1) => REG_INTERFACE_I_n_66,
      \timing_param_tlow_i_reg[8]_0\(0) => REG_INTERFACE_I_n_67,
      \timing_param_tsusta_i_reg[7]_0\(2) => REG_INTERFACE_I_n_47,
      \timing_param_tsusta_i_reg[7]_0\(1) => REG_INTERFACE_I_n_48,
      \timing_param_tsusta_i_reg[7]_0\(0) => REG_INTERFACE_I_n_49,
      \timing_param_tsusta_i_reg[7]_1\(7 downto 0) => Timing_param_tsusta(7 downto 0),
      \timing_param_tsusto_i_reg[7]_0\(7 downto 0) => Timing_param_tsusto(7 downto 0)
    );
Rc_fifo_rd_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_rd,
      Q => Rc_fifo_rd_d,
      R => Bus2IIC_Reset
    );
Rc_fifo_wr_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Rc_fifo_wr,
      Q => Rc_fifo_wr_d,
      R => Bus2IIC_Reset
    );
Tx_fifo_rd_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Tx_fifo_rd,
      Q => Tx_fifo_rd_d,
      R => Bus2IIC_Reset
    );
Tx_fifo_wr_d_reg: unisim.vcomponents.FDRE
     port map (
      C => s_axi_aclk,
      CE => '1',
      D => Tx_fifo_wr,
      Q => Tx_fifo_wr_d,
      R => Bus2IIC_Reset
    );
WRITE_FIFO_CTRL_I: entity work.\zxnexys_zxrtc_0_0_SRL_FIFO__parameterized0\
     port map (
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_31,
      \Addr_Counters[0].MUXCY_L_I_1\ => DYN_MASTER_I_n_7,
      \Addr_Counters[1].FDRE_I_0\ => WRITE_FIFO_CTRL_I_n_4,
      D => D_1,
      Data_Exists_DFF_0 => WRITE_FIFO_CTRL_I_n_0,
      \FIFO_RAM[1].SRL16E_I_0\ => WRITE_FIFO_CTRL_I_n_3,
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      \cr_i_reg[2]\ => WRITE_FIFO_I_n_12,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      dynamic_MSMS(0 to 1) => dynamic_MSMS(0 to 1),
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      s_axi_aclk => s_axi_aclk
    );
WRITE_FIFO_I: entity work.zxnexys_zxrtc_0_0_SRL_FIFO_13
     port map (
      \Addr_Counters[0].FDRE_I_0\(0) => Tx_fifo_full,
      \Addr_Counters[0].MUXCY_L_I_0\ => REG_INTERFACE_I_n_81,
      \Addr_Counters[0].MUXCY_L_I_1\ => DYN_MASTER_I_n_7,
      Data_Exists_DFF_0 => WRITE_FIFO_I_n_12,
      \FIFO_RAM[0].SRL16E_I_0\ => WRITE_FIFO_I_n_10,
      \FIFO_RAM[7].SRL16E_I_0\(0) => \p_2_in__0\(0),
      Tx_data_exists_sgl => Tx_data_exists_sgl,
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rd => Tx_fifo_rd,
      Tx_fifo_rd_d => Tx_fifo_rd_d,
      Tx_fifo_rst => Tx_fifo_rst,
      Tx_fifo_wr => Tx_fifo_wr,
      Tx_fifo_wr_d => Tx_fifo_wr_d,
      callingReadAccess => callingReadAccess,
      dynamic_MSMS(0 to 1) => dynamic_MSMS(0 to 1),
      earlyAckHdr => earlyAckHdr,
      p_0_in => p_0_in,
      rdCntrFrmTxFifo => rdCntrFrmTxFifo,
      rdCntrFrmTxFifo0 => rdCntrFrmTxFifo0,
      s_axi_aclk => s_axi_aclk,
      s_axi_wdata(7 downto 0) => s_axi_wdata(7 downto 0),
      scndry_out => sda_clean,
      shift_reg_ld => shift_reg_ld
    );
X_AXI_IPIF_SSP1: entity work.zxnexys_zxrtc_0_0_axi_ipif_ssp1
     port map (
      Bus2IIC_RdCE(0) => Bus2IIC_RdCE(3),
      Bus2IIC_Reset => Bus2IIC_Reset,
      Bus2IIC_WrCE(6) => Bus2IIC_WrCE(0),
      Bus2IIC_WrCE(5) => Bus2IIC_WrCE(2),
      Bus2IIC_WrCE(4) => Bus2IIC_WrCE(8),
      Bus2IIC_WrCE(3) => Bus2IIC_WrCE(10),
      Bus2IIC_WrCE(2) => Bus2IIC_WrCE(11),
      Bus2IIC_WrCE(1) => Bus2IIC_WrCE(16),
      Bus2IIC_WrCE(0) => Bus2IIC_WrCE(17),
      \GPO_GEN.gpo_i_reg[31]\ => REG_INTERFACE_I_n_26,
      IIC2Bus_IntrEvent(6) => IIC2Bus_IntrEvent(0),
      IIC2Bus_IntrEvent(5) => IIC2Bus_IntrEvent(1),
      IIC2Bus_IntrEvent(4) => IIC2Bus_IntrEvent(2),
      IIC2Bus_IntrEvent(3) => IIC2Bus_IntrEvent(3),
      IIC2Bus_IntrEvent(2) => IIC2Bus_IntrEvent(4),
      IIC2Bus_IntrEvent(1) => IIC2Bus_IntrEvent(6),
      IIC2Bus_IntrEvent(0) => IIC2Bus_IntrEvent(7),
      Q(1) => Bus2IIC_Addr(2),
      Q(0) => Bus2IIC_Addr(3),
      \RESET_FLOPS[3].RST_FLOPS\ => X_AXI_IPIF_SSP1_n_3,
      Rc_fifo_data(0 to 7) => Rc_fifo_data(0 to 7),
      Tx_fifo_data_0(7 downto 0) => Tx_fifo_data_0(7 downto 0),
      Tx_fifo_rst => Tx_fifo_rst,
      \WDATA_reg[0]\ => X_AXI_IPIF_SSP1_n_21,
      \WDATA_reg[5]\(1) => X_AXI_IPIF_SSP1_n_8,
      \WDATA_reg[5]\(0) => X_AXI_IPIF_SSP1_n_9,
      \bus2ip_addr_i_reg[2]\ => X_AXI_IPIF_SSP1_n_19,
      \cr_i_reg[2]\ => WRITE_FIFO_CTRL_I_n_3,
      \cr_i_reg[2]_0\(0) => IIC_CONTROL_I_n_28,
      cr_txModeSelect_clr => cr_txModeSelect_clr,
      cr_txModeSelect_set => cr_txModeSelect_set,
      ctrlFifoDin(0 to 1) => ctrlFifoDin(0 to 1),
      firstDynStartSeen => firstDynStartSeen,
      is_read_reg => is_read_reg,
      is_write_reg => is_write_reg,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4 downto 0) => s_axi_araddr(4 downto 0),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4 downto 0) => s_axi_awaddr(4 downto 0),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid_i_reg,
      s_axi_rdata(7 downto 0) => s_axi_rdata(7 downto 0),
      \s_axi_rdata_i_reg[0]_i_2\ => REG_INTERFACE_I_n_79,
      \s_axi_rdata_i_reg[0]_i_2_0\ => REG_INTERFACE_I_n_80,
      \s_axi_rdata_i_reg[1]\(0) => p_1_in_0,
      \s_axi_rdata_i_reg[2]\ => REG_INTERFACE_I_n_74,
      \s_axi_rdata_i_reg[2]_0\ => REG_INTERFACE_I_n_78,
      \s_axi_rdata_i_reg[3]\ => REG_INTERFACE_I_n_77,
      \s_axi_rdata_i_reg[5]\ => REG_INTERFACE_I_n_76,
      \s_axi_rdata_i_reg[6]\(3) => sr_i(1),
      \s_axi_rdata_i_reg[6]\(2) => sr_i(3),
      \s_axi_rdata_i_reg[6]\(1) => sr_i(4),
      \s_axi_rdata_i_reg[6]\(0) => sr_i(6),
      \s_axi_rdata_i_reg[6]_0\(3) => Timing_param_thddat(6),
      \s_axi_rdata_i_reg[6]_0\(2 downto 1) => Timing_param_thddat(4 downto 3),
      \s_axi_rdata_i_reg[6]_0\(0) => Timing_param_thddat(1),
      \s_axi_rdata_i_reg[7]\(4 downto 1) => Timing_param_tlow(7 downto 4),
      \s_axi_rdata_i_reg[7]\(0) => Timing_param_tlow(1),
      \s_axi_rdata_i_reg[7]_0\(5) => Cr(0),
      \s_axi_rdata_i_reg[7]_0\(4) => Cr(1),
      \s_axi_rdata_i_reg[7]_0\(3) => Cr(2),
      \s_axi_rdata_i_reg[7]_0\(2) => Cr(3),
      \s_axi_rdata_i_reg[7]_0\(1) => Cr(4),
      \s_axi_rdata_i_reg[7]_0\(0) => Cr(6),
      \s_axi_rdata_i_reg[7]_1\(7 downto 0) => Timing_param_tsusto(7 downto 0),
      \s_axi_rdata_i_reg[7]_2\(7 downto 0) => Timing_param_tsusta(7 downto 0),
      \s_axi_rdata_i_reg[7]_3\ => REG_INTERFACE_I_n_75,
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid_i_reg,
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wvalid => s_axi_wvalid
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 2320)
`protect data_block
gvofXrj35Skw1vmjCCK1MChlov+yYO6fACbdaTS4JIa6scK6Nm+JZdnR9sZvjvaO9aRYN/McH33v
OhkIgmPrZ7uORfU5YxpGZJ0hJO6g0t7QKzj3JQ9qIUJJwyz210dhx250FPpcbs1211VQZZY2sDQq
ZBsJO4wH9AxpwjhmSOxLM8ZIbwJT/cubFPoHbG/kzPRa06em5GAKYGN2HSWF0fjjvsm7iBDF14AC
ML8zLeuELPS2TS/jQsfztjdVboAUQdJZmZemfdfL9QPY1kOB/jWtUfazTSb+SSHdWoROTTpDdFQN
QARhea839xT1TAyCOr3734uaZkA3dG1niJe/HlTNLVIewLOR75lgQ7/+ZbwIt5Lm0AmjYW/+SmNG
i6c3TLveMPE3yH4U4Utd9KIiX6IoMAR5FoIB1dWbmxU+S48Xdy2bCNzFD/3qLeAEH8L6+8KcCNvg
ucGoWprHcp8bQYI1nblTxtwEMfjjka2uEQ0O7eMm4BbvigcXoTtyVS4ZaoESH+Bpj2BhWVCFBaQy
ZObw7Kc18GC8mrMj7xIrkGa1ZRaaptkNnL3Vs2Kbsu70lGuUGT+ywI1no32dtNSctIPxRbFkbpBR
h1ErixQ4x/dCZsQ7ap59KHC0WSUF54+z7M7mo28WWE8S1bAzA2dYzCVtHb+8AzJpYtMhx9SIsSBp
Uufr/kMwsmIm28sJH8reKwT6EL0LRYvuhV2uuq90CVwnMBerxSOASUvv2HNPwfLfjFkWmlRPL773
7U/OQxVhe4VYB6LbWYY0UOrtYo4ByPyvg2JAaqC2EiHn1DUgEcG99hlD50Wi/MKU0sbbF7w8UbLy
ZdrcZwGQ/UGq3ws54IC1o1k43XEMaWb7ZvATNrJnRH1mmxdGYReylNlj3sf+lndi3UyiBc1OIOyd
gzN24dozKK/mNN7LCGkd85p/BJC9BZKPbt5475I/nTzRJrxEVazkxDWVEMAbivnVT/HWFFdLZ/ZW
QUW/q+ubfobYFE7Y5jIswpmRFHtwU2wXJEMDC8vfkA9UptxMftUtdGFdFmhLAtKn/0O9OTawbwF8
DQH+9JyPxN5Br8HxKJi82wYrA4FaoaspzyGNRNxwwVcWhyN6Hvdzl00M/Xb4cMpfOljjAukJkrgu
hI9uL3CR+KeNA7FmqMUbfwJuJxmxcViBelZX5nYl1c2xYTQS4zlOG8IzhNZm7R2PdtvFzZP03iQL
pJ+lll2zeJDzVcaNyuX1wHLPIeVF1oc1ATH9KnTsqBj+vEaTYa2YeMEQJ4UTm3pJXwK//MDY8TX+
jBHjhbfun/wvwmoUUEKQDnOFBX0vslrZ7k8WJ901VgJQDMxLwHCf1PUVxmcE67NSfe+4K3Rq4dm2
QbynxmDTw0irVBdZJDCppdokasKtq+mpLpYh/dNN9Zu3flfHHUZ8iZuxXD698D5QtNai2kkjrk6x
bAq5s9J+Z9whnu8Kadk3g7okGJdJCBZFG3vtN0roUa6/sJbnunuHL+1tI/tIwSgnqyASeMzQP2QZ
/Yhn1TVhfEbv5KLNQBtpaUAMB3XYErPPMEOXt5lRdNnwYGLCvaqBss9Avvu/h6qqS4EVhyykenWi
VYJMftqHhmGaD6iZO5e6BTBzWD2CA6My5whOq4kktLTebDhgCxRYL3nJLMAIfD8vi4c1iEezOVgg
kzol/HDlYLZ7O86ncytOLQJGWPGpAg6Zcn3LmAAZdZe1WnmXbcVAWFCABy1Yur//YTN0fa0jdHg4
JQ/f8dpa1I4mFrd8vKaZDsVtFGyFnlVFObBIZ/oHZpaXS3wJoSVtlcxz2Z7Cwc+PcpybL5ASeN6J
/A84d6hv2rzrcTcAkH/IQW0ykEiV5ysvg6I7aWQXcy6Lpixmr0Zv7uGDKKcmuivRAm+KnUoMX7AV
9Kp8GN5N0Md2flyqftO/0EmDDWpW4bkOLd2d6oom3/euNOuybyoD0nK5txtCrTUxDyA8rtdkl085
vhGfzBJKEw89jhRKkmXlq/XtOHGVLDmRU6IyftWpzdcUxw0JPIYTdKKpQlCm2mnda4ZjVvDueKYy
qHmsm7y6HXB6VvD6y6mRJBMwcBBFUcsWiTFhLKyKtjNeArio/3vji0wWA7x7LG1LBZMXYwQPH9V2
h4s24l41JG/CqwKAf+L/o5DZkHjXuDmgS1JFJXkEiPzic67YYqVoLa5WvjgVCN1VqhU3zIDUVBe3
u/ZULImdHUASlx4YDcK/q24poE4vMQ5UWVJFowmt0ymSa5JoC0HlyIeBfLZ9AgOa59XF5U3DdhaQ
O1aHVvs6GsE8x/X2CPt0dlGLGufuzEQUX7YARkdYfjbgK89ahCR2m9O1HZH70BJ4cavLpeEPjIWC
k4kh+m3TPXmn0aqssJXM1kijLmcfBMrYKo6+sa/dpDXTGNG9cEfFht7qcqxAkmjxt2s4klcSAjPO
mW3pOL4XU/TRfd6mSxOmXE16/CwlQOVyo72NIar28iIIhtHIktZNy58v78Vx3d33GcnOzRu222jd
KNd7mFKSHErhR6CMKUT2pFFb54LibVbDBJPFLLI2VsBT4eLT3rnFDFbUph+Vmf/E39aWm50YLd3l
ugsaV6GNf4dqm9FVfWAGYu+TgAmlw3zv/7PuqVKCF96nmcTXh0/qhiBcNCnrBZikj4Skr1/CopqI
c5tot11c0/NEQT+Mr3gNRko3RJyxLZsyE/vG43k+IyWXFIISxN2GYLPNl/eIvQT0SqRPisFWzKJI
7s3S34dGKY9tFp2oZXMquhTEsd3zAoOTaSeSketd7myfwrlnwE2IKjXxtUJjhQJ/Ag6uOY6CFXfd
lxfR6tGBIvNpBY2kompr2CmxLuov69vXwYKtccuwEE5/G7ZJeuBhmR6+fKPSylwsW4gomOz4USBm
k6AxAe6OcRsBZLoizHjq6V7XfaU5VWKpXNxfo4NDXGXPCDoX4h2NJ80g/ToBtbg1GHf8M3AC0RDy
Tny9nWro59n9xWqQhbU5ic60W4aV4LMqrldJ9ZBMW/+nWgwFsufh8xwY03omas+L0UTeS6g/U/2d
0YsVLcKR2yCEKKLmVaLkh9MK+NnY5+hXbEQSNuEIUTlnXHpOmppxCw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_axi_iic is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of zxnexys_zxrtc_0_0_axi_iic : entity is "8'b00000000";
  attribute C_DISABLE_SETUP_VIOLATION_CHECK : integer;
  attribute C_DISABLE_SETUP_VIOLATION_CHECK of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of zxnexys_zxrtc_0_0_axi_iic : entity is "artix7";
  attribute C_GPO_WIDTH : integer;
  attribute C_GPO_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 1;
  attribute C_IIC_FREQ : integer;
  attribute C_IIC_FREQ of zxnexys_zxrtc_0_0_axi_iic : entity is 100000;
  attribute C_SCL_INERTIAL_DELAY : integer;
  attribute C_SCL_INERTIAL_DELAY of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_SDA_INERTIAL_DELAY : integer;
  attribute C_SDA_INERTIAL_DELAY of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_SDA_LEVEL : integer;
  attribute C_SDA_LEVEL of zxnexys_zxrtc_0_0_axi_iic : entity is 1;
  attribute C_SMBUS_PMBUS_HOST : integer;
  attribute C_SMBUS_PMBUS_HOST of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_STATIC_TIMING_REG_WIDTH : integer;
  attribute C_STATIC_TIMING_REG_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of zxnexys_zxrtc_0_0_axi_iic : entity is 28000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 32;
  attribute C_TEN_BIT_ADR : integer;
  attribute C_TEN_BIT_ADR of zxnexys_zxrtc_0_0_axi_iic : entity is 0;
  attribute C_TIMING_REG_WIDTH : integer;
  attribute C_TIMING_REG_WIDTH of zxnexys_zxrtc_0_0_axi_iic : entity is 32;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_axi_iic : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_axi_iic : entity is "axi_iic";
end zxnexys_zxrtc_0_0_axi_iic;

architecture STRUCTURE of zxnexys_zxrtc_0_0_axi_iic is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  gpo(0) <= \<const0>\;
  iic2intc_irpt <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7 downto 0) <= \^s_axi_rdata\(7 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  scl_o <= \<const0>\;
  sda_o <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
X_IIC: entity work.zxnexys_zxrtc_0_0_iic
     port map (
      is_read_reg => s_axi_arready,
      is_write_reg => s_axi_wready,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(4) => s_axi_araddr(8),
      s_axi_araddr(3 downto 2) => s_axi_araddr(6 downto 5),
      s_axi_araddr(1 downto 0) => s_axi_araddr(3 downto 2),
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(4) => s_axi_awaddr(8),
      s_axi_awaddr(3 downto 2) => s_axi_awaddr(6 downto 5),
      s_axi_awaddr(1 downto 0) => s_axi_awaddr(3 downto 2),
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bvalid_i_reg => s_axi_bvalid,
      s_axi_rdata(7 downto 0) => \^s_axi_rdata\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rvalid_i_reg => s_axi_rvalid,
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wvalid => s_axi_wvalid,
      scl_i => scl_i,
      scl_t => scl_t,
      sda_i => sda_i,
      sda_t => sda_t
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
oESHD2Q5NORrmTVTCApB+YFZJwjA1ezq7U6VZh96by+ofPCvSFp06AIoCLvB4BhPvxfob6kIkBpR
xVCOLM7HsDk7nO1JVWiYIJ6okoWTA8hAlPj3sdGuMwRlZNSBKn/c6F+CW5Jl37TEGotkhycSB3Bg
B/uu1THUZwIG87RPahE=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RovEhaqHrFqzjckk+DIWG8LQeqg2Y/nACQDyXKKtSav7YHlgpKmgHZnsxwwNpqrqVRGyjTecSQ+e
6Mr/Pi9au3AgJVPL6VOgwNVE0yj2LpA4LPyWzxLN3+DiSDmsaCBNCBlVQi2MRKUabou8nLaXldbL
+7pv4pYhQdcyjDzuC2dx3HmzADqstdEiyXeU3ktJ29CDLDmGwDWdmsrl90s4YQSfBV2nj4/Vut3L
p/8dzphf1htPaNMujMxxgp3z4JzUEDJJokDL+gNutEEHiaWpI3URIA5v22vJu+NPD+eEraSioHfL
DPKAajZTwK5FHnonu4O2D0co8GWqWW5cUqZz9A==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
jBQ6Th9yy7jtKQD1h235YLT6qO6XiBaBKGJrV1Z8H9M9ePJ9R/fA8E1okt4LyBvoWjR7tmCbIg7A
0/vuKOogkLtDE/BtTlp4z1iurO8rQrAcdZy/e+7GATawyJxFY7kZhnXASu9zB8TiOBELSlapkpxe
WuAzXLde9FBMBkq4RSc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
eucSNV2Zbm4zYc2tIGRlGmlVM8+WHY1NHe9drZdgDhGPOHz8PTqHapfnZ1kWuTLtPBLSMvcXNScn
UTvpULofBV6qD7WHLPg7UJcjpZVDL69lk88chgqrlc/RqaJXKNVv+Ubku53ZLU20uZK71bNymjSM
855RVWw5lvTHTCNC2MYIS94Fmrzuq8i0+tFh5qBKkHK2BC+fD7xVyyfuh4mZR2yr/hRs/emoI79E
IKoJnLiglVp6RXTsXFzZW4pIthbjWSuZlOQvoYkS2RMj8a0r9lyariphRQunoudc0bLO4Phk578c
40gusaaS/MI7idMT7k1Di96kvu5mHi23loRcZQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
E/syLaRG2Ss/xTTkuAkOKXzm53+rCptYO2DkVukWhvlLmEB2daHCPrXt4gKeuG+0hIGWedSwCiLJ
7KNtEAiTumJ/j+3p7s3oXN9ftCSRolXoACsCclEAmwYjVM0ubCXUx6JNFOGt0yDl2Jsd5+W10mSJ
bYEKvRKi7koXM/eYJqbhTrtsrHDwRJEY0JVUPh8EOkLLqaIKbnjb6ENEY6qZOamp5PaWsSS30gJM
N6fB8D1AmGKnFbfY+d5TexS55Z92aYcAHNX2XwHsKnm45az1vHeZ0rTEU/oONIaSZfikRni1iDBg
x2GOue6sLiwxTEHaVkTJsOVR4mx0VsfFxavwRg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
dSHHpkQiOEzzKs4D71WVyDXLpkKuR9h9h3pBLtnCq2bXiwE/eQHmk5HeQb+qREg0Yv193OukqaQz
RZyuF5GQcqOpqFHMxO62HQ2pdjdpMT5CC7gHvmgiw9qBkJJrXpihIHER4X7OF2iNUfeqxJ8eiSz3
C0V20NlIwKG7Mxg8MVj++xmb32KMUqL7ptikkym20vVdhecVMNvpPoXp8uvaGT7991enWP9HGKUC
9kLY2DEYwRGE71UJJLGWo4n49R50ExFRj91xWnYfvp7uJsMNwnBp5l3GTZiMELX2RkRVSPOHr7l1
n2p5Vq7Uee2drny1IxZ/4c0hYY6y3QWSEqpESw==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
HUtfqZ9dh5oZTOAt9a0ebo+wQbzg3izFQ0kVqZN81S4cBjQEF53WUiVlTKBDVjvLNUby4Se9WZjj
j86TQzuGJxLPDTohmbytErsg5JrlXHbHGwR4zGNGTbBs12X7PkxtS8wVCp+7b1rX6pOGOPqm6FoG
g6rZY/bTzVfGYF2CAOhjJUqUOXEAKnZRehspRyiBI28/ZZPSAUD/abKprW8PWCxMx2zPWztZz4No
R96jgvHezNzB1Ta8W7uRBFTMp+XVSToxTp2jzSXJZ0V5xJl+gdVjAMmf6+te2vqrK2wDWdMxk3Sf
iyLI4d0s25vCybcY2fZWacq5iO9pSlSaOQWgCA==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
vYYu2Kvhv3RZi0pFbjRTQ/BBwfilCrGpkMls+Dz6HBGTZvSaC/anWgymoDS0XnoSENGG3Pz3EBF0
19OqLbyna95IHFe2bA7f8RgU9SEUffZ8eXGigfOjAWpZCN07Q77RkhGUKal7okWe3Q6xHtZy83l2
kW8ma3kOYL7GzQjtpbP3lINHLMqpGEo0dzbOHiJ5r6W5U6DsILGsoLQOXcw+MwrevvNRB0KkSklj
QnL8K2AK8PIsJGM6F8dj5KwRYhSBYNb1opuVpiJWlbHgADoeM+dhiRxBLmnaDE8PWs1ReY6uMzzH
SvvO6UEyxQtvS/Smm/uogr1eUFedUaBHPMEXnYlTAv/SKrh942GeknsqfrjGkZxWTN2NEnvpRUwT
fS0pyd/Err0s94b0srmcTYyxZfJGRUct2T8MCphZFaScAlhn655pxW9RaHMfcvDJUHpW8Qa+KhRt
9CWYScPIH6YNDByLQbhKL5BTpAYMNYPF2W7vM2ZzDob2NB7m6GGeKRr3

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QSNmIeTT4pBji+CTjknWXN6sH9Wff8+t8KF+AC3fIoIw08jtLtShcB9ZGeEKG02RGCO4lNIUf5YB
2TVYk6EJ5XyCav12qDhc60n56UVrnpfo7drorY0NmOypuxECgO43h6SDWp9W7px3r4CJnQ4+X2Mj
943GdP30WfL5kbWHZJC1Dz9cBIqRa1EbNXvvAqBvRPS2+aXBXAPOC4rNVZGeIUspn/33IW3yJLSp
Jm5GIct87ZuSoz8+DXhUvsTj4hq8lgirVhfz1qhHm8SfODcE91FGUPw3vbpGWXsBX73t2zxFC1Hz
/6m4YqQJVxd+H5iGE4kbHxHyHnH7FIerqc8Phw==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
UhfxKxECbuHK/o9ZExa2zP/MIPmFXuDNZwgpiawuBmPeRI1nJsYB7vzbBGMPKny4yIHLT8mHrQRc
fs05atkjIAbLea4+WNoCdCeg7/0PzuodM1ol3it6BHQ6Yzq4mnZbzlk8Xtwmk8ACAbzOr2SYxYWX
ueuUlimUSRusIe4+NiPvzbfHMAOVPjdmSY7zaSyeJuhdAR+fUGeHy5B23Xe2X6cDPeJ75IqcBeul
ox3dTXi3L8r/s1bTKX3FhxRyPZuh/xCWuEajsF2fEYdwWHKtLX6IQniLBJ5ZnVSS8D7IYPsvV4t0
9rWJqto5O1n3rAM44OvKvc9pOYXJupuv7g3gWg==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
fmo66vhS7nigYtLDMjdj7hgUnDG/fnO+cIaY/3qHrcwT7u/paj5enLuWHovegu9O9WRq3pPNnjuN
6vZRpuCgz5p4VAV7dVg9fuzg99BAjThp1Q/+HIPfdQ2LM14ZpTh4FXxthHGkTyS5PJArvZ3/UMpW
zwfdYd5+k2/emJ4/nuqoJHQG8k+O5EjSprLTvNZ/wrE1cT/fW/Lu2pxI4msHqVVYAXz7sJ13cQ+C
7tKxCV8vTyf0rpStdE+kZXg+jrc7vFKuPJO0U9axMsC0nXyeYx2jzfAHptGWKvfQaPg/Eo9mgLyN
qSJfFS6aIycuxNmg7L82WK401aWhnUn7GNrudg==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 31712)
`protect data_block
gvofXrj35Skw1vmjCCK1MChlov+yYO6fACbdaTS4JIa6scK6Nm+JZdnR9sZvjvaO9aRYN/McH33v
OhkIgmPrZ7uORfU5YxpGZJ0hJO6g0t7QKzj3JQ9qIUJJwyz210dhx250FPpcbs1211VQZZY2sDQq
ZBsJO4wH9AxpwjhmSOxLM8ZIbwJT/cubFPoHbG/ka3ZurGfISiPXhOSIlJWeaKUIke9EOiJKygS1
ZUy//wj5uwkTPgkltRz98s7RD/dX3CvRwBKax514/xv/ggyowSLHEY5lDbqzo/m/6H7jYUz/ZpdT
wwF0etRJJlCdLc33Sx+BwnpbZaY+L+2leG6Z7XX1tyepQZxhs0wf/T9reMsLOjyPztviueIsWwGd
2J+7hiUbUfSxy0X8Ic7frqNpYHunD2ipx4k/0/8DiSCxlTW30Bb8Ach4k57Z1931xcd8qX46339o
d1b9KQBY/Kq7+hs19pK37q4LqV9GHy7ZakZTArXzgfmfKMHMM/IBQ1dtk/Uhljqk11HMq5Q6pPxm
jfBzG8OV/GzokB8Jq73q0U9WMIsrLYUHVg1yTyW2OqdzDqGGqZpC++eA0HToQ2YrQq16LluSvr/s
Yqr8PMdBClHHDAS/JWl2JgA/tyqvd+Bq5OZyYIR7ov1N+OTcn0rr4yH5dG7UbY2SWI9SsclFw4pT
FzDiV47HbimvU7p4HK0FmnjlivbxS1WyidkaNFvjXZGPlynF1ZkHOy5Z8TNZqygSlV10dV6nv/fU
LHEhdGFd97oTMmAzc6uUk8vrhIsrGVpCpriiwcKgTq8EPZ7+Je5b4yMIqfg4Q8fTF/rpmnKhInXo
rb1263lmD952bRd/TsCYm5FvvKyzRSr87iMMVHKYaZS01RrUHI1yCS+1Av7MCNTsHoBcN3C3sCaA
NHTIrOKR91ULuMP7rOCwSQC0pEq4nw5+wMkFioJS0DIyzUs9ZXe5SQeyiUpuEpuT5o920XBrUZ4b
2hM14Z4mwfQn2G6GmTdYkFevKWKYCeaAFqn7DVAYrffkv16HdOy4SyDzSYDiO9u5OrJgi6Zb2NdG
mIwNPwjGpExBqP106vHUOqycluGAhJEGBFmbSKeE3zRiTWFHlX2JhGvS+QrYCinGN92PC1B+EWbk
ks8WjY2tbPFHBZUWw6zPitZxQDBk3aRMGw3/NQt+mXZp2192QRvpHDk7NbBtK/m3JH25F+Al0g7Q
xIbELen5yfn37x2K637YlO6BrYtidmz+8tjYp47X5kllNWhE11rfeletlbNI5zVae0b/2Pi9FNj9
T1y7LBEwvP1Fx9HOcP8bQjROZ3v7nVwGyUy6txWY8SC6H//xMohzXz+Gs34QILmizJXByAVQ7EUs
ofTi9sOpJrVYHj5v1vb4JpgiGJc9jBQL8EhUkwbE1qOcnuse240EcikfSHcbQVDiWLBmKe1KL1jN
dR5/QBTEf/fznT1iASv2pP/1p577mdNpZ/wJWOc9h1ZClz8YYZ8NfyO+3GrLb6yMvgG8ZaIKMn9+
uqmg/MmtfALxjyayKM5+pljqhb8GF11uqBEwT45X82/Y/4tKpPBCftQ3vRT8pZMQaSYioqZM+k6P
mn/lqyItCrdU0lO57FlM0e7FQVW8cODQlGGsOK+azFSvEm/L/70lfOzYoxAbw8W4WQfTF7Gl0eXS
UEsU1YRGj4vbrtTjA68PuzdnKkNlVQmvTkNdcuG+Q/IKU0TZi1vCoxRDpM9t5qwOyCXay9uceO5H
zsjp8s2SwM9ssVXByfnQN7la6zpXydQI6ZD/+xhjf8I+ZqWGvvPltisDdU7Kz4viv9PefC5zTIFJ
jGb7UaeC+Eg2UpdYM/f9W0cbFR2Dom3w7s/9lwrUcjkNllXNPwfvIh8cIu/UgrRjyH/klcpBgwSa
cIUxLOW02e170Gi6ckyfD7+jiaRlGdEX5WC2K8uj2+OOy3B/U1YwnB4aIIAf8aBRidEuDBlFd93e
JR5znhsm4kpLPCzkYVrUBd8WuvKB7PBAiqf4woRt7oazXw2ianAe9D9eUSeSMF2CjWlpsAxbmb2+
5CB0nSVRBUViGNomgh9iF7KUhKKXs5p1HRKYaFtnehyg5gi7OLWZrC3IgCToKrzUmWyhDH51uwlV
IPPEi1NQx6agZcVnTBOPG3gPZHH8lTnM3hqclNHjoEdljRgT98eH+KcJZAEG4jQfsitHvX5AFKUy
9SXhdz0UU0O5B8liT8xgT6tsptiLNLfiz5f/SAf45daR39h5R13HY0jSOntx+/Hc9ZhYTPoloEOC
5vSGxoe6lnBAdkVrMf+qaaECHWsH1mNQFmzhXaWM91uWSs6QWzQ/3BxWqXDL2Ekd+1W7+IOYxNaL
GeHaLvO4Sh4i+G+Qql18700TQ7rjYpczc8pCkvJPFqDSJg3QWZrBLyNJ78T0bmgUYjLV9Gm8vr/j
RrFcwuHHEHJyZ7ab7n+qx5gJfowsWPwBPKEreWZg+PIp6YPLT0Qm/k3cSDT3pAVBOKv9NfEEXigb
OqFDrsACgG4rXEKJPaP/Mccs6zlpcBv3O9hvY6tQNoNeVtmaw7p8Ya3fP6O0gnzxpjLv01Q+9q39
AfO1QxqB9GUM1dKl+YGL3+RXM0bAMQJJ/2VYuQfW3JfVJLNIk3Q48iV7NPekGWg22hjzpmyd8Swr
mRzedIl374XK784w3RWEke7+lUJ8Vq7Dy1VQfwPgs1XFNf8GycT/IVSF81WKHcKzvpKgo9hQSPzQ
5Bo57W55iAbccBtJQOLPKP+80kTXN/AMMauwU+k4bxd0jgHbGLH2XrlV5ME4SayRPcjtHnYruOVq
VJQWl9gReidetdtc5jfLap8auSuNqwdzmTI5YhXjWE73t5jf9pbOo8GrPEDMe3EsdcvX/HYyvhHS
e8bmf4fzRG0DPcIEfyStBOM2mK/1w4Rgt4nOZRAGFbpFH2qEXMr800Ut/hACD4mZ4okjo6zOZ0jq
LU3vaYfDu4v0rTcxDN7DJOpmN2lVnUqVe8vQAVEGCUYVXQEBP+RbVp8aRjp+7d9ERnQ+ew1kSVhS
w72Y5zFAW0chHJjVGSd+0U8n5XaVEsWR0ZsqMovm8gNkmAuz5ds4g/Furi7Go0Wdzyh/VNT2/G7C
3T+Few0uvN9vo90jd10vmm12zW1dSJ8HuqtvTehfCJ9kIiXcR8vwEAvmBeHaJoi7zD+SzhVgTf1G
+EOEA9syvU8wUm1RICcIyc83pf9q760Joo13NSRg+oVmD2rg0EkLfZxyCHF2OZ3ejUbZqp+quvqQ
XWq9W7eTR653cpAWVWF5ds9uOEvu1v713MyZfiQvrZ910Xe/Os42DVzICBA78ERpWDNTN/mBFf51
e83Q98AsB19Mrtfnudc7AkTxm2uTNrBa4ptNkyh1ygIIqrfrzHWACzhFLBOjdEqis5eyzymDQWyl
7pq7SUsTqCX73JoS7DYiiJs9iVoR4nWFI4vt682CYPU0vdx1h7nzo6aWFnUc2w5e4SnCZwum4NN3
HsxIcaHbvVDGdkMqYAe/nVcP2TSBC3f28FBWEv03Gu9kTdqyg1wjs4/o+cppeA1u37YzBOwGUFLU
zyBZt+rOfLMwZ2xqs/7ql9pzURyZQXIIJzeG3B6TMxb83+mGmadTludfxy3YQcGEqdJFCh6llF97
0o+/aS3oWlsTiwLqgXdXWuf4P3/BhIRte9QrCvD8pSrKYNjFSuSV3taY7S18/ajJhsVZLPtPF+4n
kWaZlZwe2ezGY5lR2yffNfU6gsJv3ZOyp7FX1OwCET7WG9XEMEfJodZEL25U3m7eTGRW6dqRLsm7
CV2XM+BDrgtIlV4u96yoo2xHnCqZVe/Q8tDA92vEzAlR9rEjOTGsa2hy81wr/TbLyS/dllP5N7FH
47eZ+u+RhDb5M7o5ngcq0qClztPtDNP1TYlpbC87g+3zzuuDj2r9xWOQMu/C5UAUc4JM5JcojLkb
chzETjqR1v42GGzko4WxLteF3b3ravCpwO05kZNA2w7j+V/Sfq8iXncko3lF9WVlJYpb7akHBdce
ynUPsC+NeEIGFoS3cARlL/RWIpaf1ZMz3rOLrs748Iv+Ke64xoKTPqi4Y8115oYsucX7MImeJlaO
IR69J9KsREhEVELeOG/rdlNaUiv8fFhz6ZRwKaC4XlVw4+z4hIMKzEj/SHHV9TIhi1AdPBR85+ev
SxCS/BdnwNDGkry92riixM0DAO1cJ/bAukZ4xEEePIJWpFBs7slaLxOeq8LiC7RPe3+yLWprRucn
Qn1MGaeMgZVNCRWwLSGnGUzH/GiHTM+0GaqI4kEAiYaRBOLbAlnFWRl+Y3Au189T/GpEyCBL/KYp
yaYtCdQqB4aCj6uRkR/ixr8Goc7eu5Dgmy6ShyeVmDKFQqmlmMYQuskPYNnVpKLGMnudHrz05pQi
FqEPrI6VHg9GaUqlB21Veaq7CZaUfnGlDK/b07aeVcYKUXkwTCWdc75M7JlJiin7lEcf30zSg7L3
Ru2/516jRMI48RrwSL/JqxcI5mIWogOZ7ydmZjDC2iOzwafxIEnTWJkB9hcEWtYzo5ZKfWbk7orA
9TJGtvQlIQHgKrfvoriVNNRODyLu/GrxweA04aSznnDdF2TTAWeWTf5QrNedVpVtYsex4pfABDq7
ME/00l1n8oQHWedOfHRpnjgkGK2IoLid+dKZ9wBeYGBm2kI2sVtOccqLd3zNnu4F0HsHBGoyCltM
nsoIar3uyf1aQUDlsv4qaGFvpopfuTD2JCZFt8knUtIjJKovRWH1xuVxylaC0kRF1Z7irAnJm3ud
e+HV/k04+uALv0ti3C761MbkbzdODeQ258RXvK69AniC2xhQcaCVFrVqsPrQVTjX8VqpNTeeY5tv
SCrNpM10oKBhgbDEw5CnOg4icJLEOvjEqa79JvUrXbxryvkce6fDbPa3n3RYgbTjqQLJN6OeFhQE
KWnMi3FJBzp/yViM/V3zhDFBLQcmYxjjB23F6Qp/ZliYFtlXPC87oexkkfiCtG/xw7GLM/4f5iuk
8CvdUBoKyB9Tp75ql9m4WBIDMdSKbU1F0CD/IxZKqTvaeEP5hZeRLA4X74+7Nr+DktnVaYBsKCX0
iVnVtvRVFAhj2cxOJ1dyQyQMvHDzOKjRSgzFFqQK/9fX4tViZaA/fjsKEWTbsYGRBaPwo7cyQYj6
47UGmnOipTW+tSTKHGPTbaAzLec5zXoGZu//wlx7mbANE6BtjergSNrj1OqxuMEE++GT8zNam1CR
04qpsgW50jfVPA3EiJRnYxaGEsfjlHAyP+7wGdwa3P7wBYd8cp9uYCwYebLlEkHI6X/o0KNJYgBD
qZbveGe/NfZ4XtFyBJ1wVzvNv8jBGG9VcPhyMNDAx5/Rx0XBQNQFIGrqeDr8ZGvBFpTVaLt/KUMD
kgKsDZuN6fBnOOrxGIPs4YF4WDEF1YK8muJSzEp7PtuhEhycU5g2E0fz3z6XD8Z0/0BOvwTuACBe
KbOghbwAwGQ6Lzsr49+qipDISKPUs4tiX+wpnUdsLe5GE5D01yQ3IlS0Pt6aGio2HTI2QTIY8cHx
BccFeBD/sIqTNSN7nbT9QefTolVO4KtnaTkjA7/aWDrX2eRFFZ4n/N4SM9jCLDBw+QmOIfpF6FM2
XXcJsTJ8Ejva2ndormdoV2l63qDG4C24sL/xS/fZjNoAuiLM8z9vca2n5SFk1NhZauBH5bi7+o4e
aTmUhmItFOQ7pgrk59rTdBU8lyNmMOQ0UPS46+GVuz0PtgQGhn2qV/1rT8te8e306lTzCbc131BO
mxXeWWmPOtmspFhgtrs3HYsq8cwxjS6erSrq5ly+yM23ABIunht9qaiBpedWXDs4f4hMX6GgV44y
3xvqLgYySdkyKuVkpwBP1dcjmeSRGDDPeP+TAMyRr9HI/UJx9B3p0x1pcqEoY/sllqb2uQGiVCa0
oZTDR8nGE/c7q3aUzq05iq+heMA6JUuH2ItqALW11YrbLInCLZxIkenSLIqP/1LxVIMZ3E/NA0D/
L4+6J8s2tJkw1pnVoJK6JHIVnEZ5iIVybOfy+PI25wf55gW8wFQu9i/602B0KQ2A+9ZMPZ12QqVT
NgGap5cxHYHPzUXTv2ImnyNrIGvh+sN66rGieyE8sHaQHu0o8Ztu/uhmyNuXB9smY/elppJMpX86
FEc7VhAd8z3QzP9dyxKlnVjE9g6ORqrrrnLTWw0r1yjV+J9aqtoh/tDVMYYNfKS1oW82M5nRkS2V
jtryCJHJNlv8YLaKWHErVgOULE1YMiKTNs/vm2mjaJodAgjCBpZwYNQIMml8ExwiZo6g2zEcIjv0
w+evtDr2BHR77QP5uz6IDOERWi3FhwhX3UJEpB4QcljMUgk2PHjmDPQC6gtMFMAWjr1A9ef8DK4B
cHFUwEuELv3o21tjbA5DC4m+yQikZxm6rr03IwKw57o27jHEikvmuaDs1GZ3jpIYzhelFnkT/oJB
woIHoVgmls2h64IC3DByjD44tcGZssO7kltVFy1+5MdChetUQC7LPHM/oCdywj2n2sBr5sOvgZlo
/EyPJrAoLSO1iHTMyT3AbaHRuhKiBc5YXL4emWW1xNAGnLYTtmW2PmAcwMcWA0j0U5Y7iMIV46oh
BQX7AeH4FjWJiq0mig7i72bKCEkrkKvEuUbpeZuYTeNHgzk0lgzg78ctz3WqcUXQHiQ05DcMhJav
sYO3PS5A5Q2kT586LACIJ5BRAc+rzTuQDYmnYdxRX9RDXq6V//pn4AtoKSYeRIPqLa7X9fE8M/4p
GfqwqOJntT27noAGZDAWtV08wYqp1r7iFet3DPo4ViAjiFbQL1i4a0gq0xsZrWIhYwRHBP/BRHKe
/B69CwFuCHso8xSmpWWsZ74XgtpD7r6MTeSdatNkFGFObZ1loiIK0bQkmaPwb3ZUTNywRIEin1jx
/qM1NnJ6gZTdy/dRIrIjjIphQpJxs6FHpFRiXCyZ71aIKPB7jxJCG28oBuB0kLQc5kIw+2Ds9S3N
zHuWkt9YUFD3hso5apRGYPH92ulchc++LLHRIQOAg/ylxqlNWNxhegWcjoCEXz47JR43xZbMs/NU
hH7YFF50bxhjhcdJ1UljDhvRQkIFLya51zPQlj76Rvfdl0USJwyHZbtM6up21Ryu3Ipa90NOiICW
WHWOSWP/C2+VA1Fc8v1lyibOIw10W62jDu6asXwBdCW5FF5tYQQr2Vpu/rBFA5r1aqwlybc9r+YU
l5FoeaP1DDCyLScHsHcH+0kqNNCNymckM+SuF7EHu8rp9bEZstitH5bB0CF+PVgcQ6aKvsbY1LqM
sKAljnunGFt2cO3qGsxUiu86B7Ig1OihI+kRyFkMV6Hj8CXJUtzcU9o4B9gEbwD3sU7VkF29vrrg
/z9Pk6roR/Xlm3ed0HTJxpEM2KtWEWXfXJgo7BhUzDfsYIatggQK2CmcfV4y1N9mGPzMqCR2hsQk
RIc0FbzWqFsIX0nh4agobPQnSlcKlB/PRQF34zhxuK4YLWZJ7AGWror+xVUhRjFjtMfTUUPZ0wsD
yl8AoeC1VeUp3tCGMnfYoXnjTAOMQ8RJeUaHmnYfntH19QuwZfWRo9AYETijbIV8Ini4t2T2BjK8
0huic10An0gRQFMPcjBACSDtEl+NoRLNGO2mUAQAB+rsU9teLSST34L9cHxfrcH1ijKnuNUC7vHv
iCAfGV6eoyMI5ghJxysYXkcWPZFmmlg55rP+/HuhZT8U+5SIHwQHmyHVDV2iRASa5WerImyDNdAE
g8NeUohzH5AeXllEpziu9o5E1yZwj+1grOPveizCmHaaXgqVqXJzTX7PTsgPhyUyd6Oe6vyUz6qL
mJ6Qk0ZhY3umHhWZCtInqVN2pr0ALevodg+OqfB70V+9w9Ob6G18nc0R0cX5M1jm8JuZkSlZ135x
QwWIA8lIx/YxFYF8Lvo+Y/su9+IGRLwl1Jk26OKPWHH2FeaIa0gnbj7p1MInpP5POv+Dx07XpITi
R4a6iA3VIYlmSpnClItPDx0YmW317wueLvyr9G9UZDWzy5ym+8Wl23hz4tb9g0OzJnCoBnC+MDlS
GoFmVkViO9ZLv2kUMYgJhDlVLo9k61ecFSUK3U/79NmtMsHkbM+fgq0a4NyX55QkD13OpKrPdjAg
1VlnypqOt3SNsZgKpqnkpHTTFKkdxknPIhQIwNvFFcFYVbawtWl+EADZ5BLH8SMiyJy6xAXm3/qK
/LBu+1zwGdE3AYWu+Paa9R2GrmO6AngwPWNJAymHoVFwqsy0ZDcQa0ei+04YtFhORoncirkLShAF
XnEiZG8fZXL7Za20N0E3rra+kiA5ZlLjQDTrltE9hB6sYJnIe/oGO1okgZzvHvtDSYZVo7Q3NKna
I86oPd4SOl1ZQlEf6QOtJKSvmfytMYz4JK2IQSZtCqOjMJcQ5Nuv3TcrGyoTZh2pKrwUSUamSXuz
vbfwcPUxzUVzCgMggyLbFMaVHrc0ERCVb4R3OaKlIRWG9Ljn0tDmLr+PR+OiGvxXDjiGFA8qh5kX
1rVT92Dtjx9apcEPyFYqF5dbuxdc5XXwtY2gW+ysiRdzgJys0zLnfbQpk6y/ouiCz7cJhC3wGTPm
sA6TUY6THdrASDRezL6mq2D2FMOfqi2VMYPgLlIkxiXjIYicHojGqrdy0nX5BjNafXZTciaHZ70y
42PitkF6mX1YXNxZFykBJCnrhwXs5iMemYVwOh+VkgVvpEnvc3I610ZsJ9ILyIfFxmzPMV1uvgE/
fikBr+IjeNE7aCNlrDudfI7AsCk9JnEcLvKftnMpFtDEPpgZi4GIUB/gQseFsK6z/GROj37IMNTo
LeTM14bOpMj95QSttrokeEEtadUXtGAzgrnIqlxeKfQMgMIbCDUbcYmS5X9kOz33AlHeEm0qp6oR
hIkBKtSjZYQG+Jinu6f2blQtySAiq3kLunAFCCIjk9qVEczuJCFptjDk4ogb8M++s4uaRLDaQ6TN
cxdHXBzQ8WaA1alo3Bh3+OjyT2RjK493K/QfEXN4rV5WiuJN9gTHUZYH1lOPlsRuktpYj8/GoUnq
VWFiywG6uiiUdfC6dpno+NIAyMEM01V7WXRwyfqVAxn2pQ5jF5oIISUppSP5pGlrtlLEr/UlAfU0
jSCEqH12EsEfPQzTpubCd771sCQBz2/3CSTsBiZUpUf42ptjNIbYhl3uBmC+/Seq/AQrzKLDq/u3
DP+s04vnTOGNB9BgYg7d+gYv8L8aaeMU+yGbz4BM/kNrQD1tWfJLJl9BXUnfn0PxxsRxS2I8i1K8
w80tv8GMpULwMNsU10rndxOOvSG35H/0GyOiajzJaKS4aNJr/j4EcTZz/weCqbbq10YmrdXN82qi
8gbnYzjlErfV4Lz63dkLAODL7iolTS36baAoPBVQ+ZaBHBnn1FQ9+qO4Sit9UlWqh8n90p/qI8kW
5hdnmDYoX/8nAOQL2Rt4jQrj6e82y3XUu2y2QflQX8mp/QIcEdGV8YX2aJ9p1fjy8RhmA/WJeZN/
/CZQs7EYRqfzQoUFE5qFMX3oanPDcEfnQ2bj+DcrVBZROf0NXmq6RTcYtgU+IhV5WFoQzUvIz2Fq
GIigBAYstbBMfTMSgNiDfgc/V/kzNS95c2KYe15GqmO+qZhlFQcygm022rtn353u9/L9Ir+68ZR2
nicy06/a4ckzKY1/HMSLztptBDuoLpNw+iOL41e8kBxAc0y62SQ29Xm5JpNqUnbR0M3r6uamejSl
bvOGXvmXEw3J6qD95/TU0pmMWo3wf19vZSCmIMqIttb7yVvJlaXNWZB3f2gu67HRShGmtjdHRGBW
UYipybfS2e5riMt+K922V2lDKl+6rtyw/Fx6TMCq/iwx3kyH/d7Vao9AiahqXpmK/CMIMSnzoBGB
EUDl2+Yg5p+vC9uZwPus2zK6N1NReRaIomG8QR7fn0MmlzyWzZqAeHGpt8t9xtcRJ2j/TlMYFzZT
KA/ocZMpRb/MNe/OBhq0aUNJTbmiPuZAnuZpuYCuH0KSQhPoe4nnhRY/fWEox+IZhuwl0fgONn58
tFqIVvZ9kbl5t1qQtUA8ZPBawl+GuveDUYk1grJ4ujBfJ3PZyin7OVgyjNP5PddSU3OoUzViNTYh
R19flJF3UzEdohIIF02Cqsph/1hkMKFapPnEL/HBAFj81qvxJEtI9QV/rjHT2PRy5F1yCQcoEKME
NNrQRXOzbXGCPX18qZ6Whbegg+5pXU/8yz5PuCNIVIc4+BH65lFUx4RVEbvezZ/q20RsFpA3liF2
wUPb5GVDAWduCC13hBuJrQbZiX9lo8+MiYwSoTC14waGWdCIc8EnpLJ+keKdkWQksn+lxBkmYd7a
dFm3ZT83I+HXVozTA4tAHpAubJR+m5qBunbQ0Bo1vZf9KLsc1EWPzk9bp4jXaa2evIuo12Y5NTcU
fRTmUjTDH71d+6yMtZ659s+8C7Jd6hnTEwmoIY2fgtojWJ0Yozb7D/lGH4ltZD5jisApoVEOzSQc
zX+HL/KiZCvEIyDMydri7yflzVLlVnfOpnuce1Ma15/6nDAwf4+ajC075/6scHD82wSswJnXdgdN
fwq9Xl0GBFMIBIQH5l7p06Tvrl69/qpvBOz/yB0mhrCqEX4aBrcvYTKhXuaWLnbWT/wTVUj9GEcT
cgYVsgDOKPecbP/78SzZkZ0+igsgweq438Zba/ZwnGKrvl4wFulJcH/k9wZcQIOX5cAA2FgKH0Kx
aKIlkv7A1YAKWEd+DYpKUnJ6Rjb/f1aIuuUkm7/1x7+yE8O8oe99GgUueKFi4DTK48gXYcTNz9vE
Owkjx2sYBmEVtHdtAoE7Se9zsE8b/royAwGSz4Lyknzp37s1PnBUjCijSgv8hgxUqTMCnz45nGaQ
eCvVqLaMoLTMTpoT9GTqJ4G+PNGPw3y6w9w2Neu3qpVsCSbsaFAQeZZYUZ1s5jO7PoSWu9hJN6iL
L0rNIZ/msDzKq8Txks+L+h31pSt+RpTYgypaIHi2lrUWFjhVb1lXvNYIGqPcKuvfAWiZdV5rkkTQ
/cnCWcpecj2s33GCmovIpbLAiRVKZw+RKGMZ1vJjIlKpq74VVRJ7BqqKdFPjQeqMUOHCNsy+jq64
1SeEoeCbymVLaobv7xCdB3exuOnBj1pPG5oZOU+FlTUNIOopvz72Q+payN8U5PE3/N1dHjyhQvg0
Fu4tTn8Zkz3dJZEUHT4MXopx52XAN3MDcXsR3FmAakGFmOJEYZCvy0aw81cfD1hHFz/o6qMW7BNd
HK7ZSela8axrN3SydcmfMHcWjwoj8Nz6rWKFtZIxciF6/m4a8rvFlQzfKhymLsf57EXE2QgWeQlL
VXBuHSSw+9YZrJQOJekhdmKjdQr16DQzWnZrMvKOcZ1xYOJXX5YDfgzHumilxXM9R+LKuWfCfeVC
AdV8PTKej/Tyir1k687xmWTsa4B7TXqNQRNm7LyPYH6p3mAfI5rxKPTBPX57pPtZg78n1dAyDnY4
cm4iN4922AyvokrODCkRcDRW5mjIk90cZL/cMXY9moZze6REHjEfQNerWuJD/tYCP5vkhU0upQJy
AGy81UIHybpUGTDH7Z4OKZEkIo3AMd+iKiQ5WJ4drLAdP6jDJBDp/wNOd2LXkgghQoJnWGIscuFf
IihDMJ5O84cKOQqpIvKUqa3mZ3x1jP6Om/PCjZuryuKOfJrOFw3ZfpOLRJkRbGqdvqJ31oDndSmt
oZXlQF0R3gOigZCbPKNDUXPdbBWlLa0KtzNq8pJbDoxy2rUiIvdm2JyPpPIJyS33sq+MsAyx2m3Z
VWlUCgaDVYb95+IiN8H6bqJD88athgNDsY7/2tmQWlMmeNc52VFAnx/3iqlELHHKazFCCe6A8Mpr
Ad+lllN7wJaseTqey/Ayz3lM8Bt6VkQ06un0ycPhv5V4j3yt7QivRjp0iGcZdcOVjXWvkE6JF9yq
yO75KAUtRCUih3r4oXtXdw8g9TfhjkTW4JpKdWAZHKFiDCCWR7BaoggRuARVFBQoHLwPibH+x7Uj
J6YihSuu24kDtwQJMq/fUu4ArVoBkHds9GpIKorTyy9D+veAeknVvYeN8AHUXlo59vY0pxT9uF1g
gpauLm9UOY20R8p8pGm/wZJV29rVsXb9tUI/16dlmOoz7DmVC2+IUBMi8jKmDQa/8AQL9hMLRKT4
kn+lFGBikQtDzDsapA0ghtpadUNLYU2vv/ATwtau9+kVM2kO8ji+9mIecNQ7J6GEap8SpSK0UuWF
4snHYiByxKv9d5Jue8HbcNDa0T+4r430YNDHSsx3GyQ1gEqj0onsJjZ5g+5QZ8xqSSERASbZkCum
vMj6dE3+gxBXPqbuVR2hXjoXcRAAw1k1y/x+6RiggM7MPam4vxZWxHoT5hdhKynjDer6H43hoJgg
vCl/93/cB80IqYkocZMeg2hUqAbXe3Cw0pco6zGIi20aLWSDb1aScl0AOAkZ0sfbS34sTf1oDBg9
Oi2K02MQUtAJtB/9xw7YAym3aAoMrKXFWCMPv97R8w4mUiXkqeNJeZ1q0hhwloRBu1pGqDrhSRX/
nvWaWgfzAnuovc2yg9z/gV8sAvGVizgSW9BAbHyG4XZGe6MT6T6pgXZruy7OynLBX48qnI6g1LJH
ils+F0iraxokCNfbFube+3V5tC/N23sOvSxSIUlKvVpTq8AZGcgXL+VPM2W/U13Lb9VjVNSBaYQL
J4nEt2agWn1Rt3W264uetfm2ylaS7Utz7RmrRBHeu7PyChiLmhoRi5di5DsdQGW1lVqeT9I2cYOW
rovkCf/2IetmyMAnJiU894s47UoF7jTHvO6FtozkC24l9flHjfA2MkEbgBIbWJdz2QoCO+WC4ySk
aU7PXHTj37Y30gVWWHcsbYJq9h7qe5hsGzOTj8rt6T/w8NyCKhIHUGgRZI3X5dqZwmPdEAlD9Cl1
rZeLAQqZKUaMvWHgCZlCe77X2b5uKZGhYFhvHl4PmmEJVnAoyZJ/fpL5xkvYLBxHIxywM30nNM9q
1oEZbi37mNyFbyFMbSMwKsvXs6gwHjepKFXMVrctinDmcn/19D5w9L6ZdxDablDEFxRhsdOCNK4u
/e9YxiG/W4XhnitQ7MOya90aNYdlJIOdnUiIt0tl3jMU3eCNIFTqQ+szvbdOSKo6teZuL2BIJKX5
Yhp5CIFY5xqV1s7sxVnGMdyAo8yJ7rS+4oxyni2974vWFHMvkk9bk/7BtYvClqpFSUun7haaUthi
usv2Dze+WLtry8j3mrRMECp6Z1jwnJeXYO+kUcbuZELVuiux3cwrkJ2dW5cikCo2JUhYewJauhBB
do8Kk84xBgJFy1SpBH3zQF5kcbcal7m8qu98dJSnzm99dmARv29Ul/fBFTbrnZPpHZpajB/vWu28
9uxgyzsC+dJ5Qjh49/4vyeHBtNUmhZtgCKYcayoPOlRbOl+ss9owFDOJDG1A+FiDePOpTZBkkiUt
7snZQwf5AhWRKStLDS4+ym1gUbVcpvPyTHWkllpqAybBnksUmN7H9wt1h8LVGM4M4F2pd6xH6g9y
/zEoVwUFlOPKbi1gICe2z+TTtfnjRbDbHa7IoTWeYhbrurqzaOF016cZy3KADOH6pCh704vsuTYO
noP0Ur7K90pCqyvz1BQ5cQszP97BGUaOZ60YTKiollH4iBMKh6EkyxyNmgBip0K8Nh/1Xpvd9r7l
crTY24cAsxuujrG3jjVm8YdUYXjYzV8KJDrNzMxIChmTOVkI3vJ3Q26OT/Cvy2x1W7KveK/xCRIx
yPnerbWGNycj1sCpMT6qaET+eWw5aI/blp3lGjzGWdgLtu5lScxgVufywDK7dBnBYqnciJaghpAb
JT3bQSlXRgg2QLcQs/r2nO6hv+DrlxP/M4VaYFh3du+f7ys1DemLSl1KhLx9fpAA1mDspUMahBk8
QuUB36s3Ayt65DF/aO5FLB+LXaYN/aWzjyAnXSzLGQpOz3sfxjgmtrKvfQfSo80AHcVI2Odai1vr
WXjRY+EfqbT1zGerB5d4TB21FiMBCZ6aQiWjJNA67MGUbePDnnjGk8bpHVeKeGR0G/6jAep+Hs1p
n0m6XPTuUPe0QDA7LtbJNKL7CIWDlWUUF3weZvLJxzuq3hdcLI7p86f57V+O1UyxeZhHBuxqGi/i
Jz27NOXw2EmJrR11fAoK9MteTxn0DaOaxum+Qx6KJBtAPrPXdOzhy/AqW2QjCTci9Kk1p346GJLn
fkS2zhRBX7tMuSWQUVME4n4zCwCCDzyWGsoHEoxsIbm08JHkjRvB5I0+2G2rG6B2bW/Q0KgcLDYI
/SxUnLOV7tYfQ7/rVQDZ3f7ccjVKnvJAHhgMAOfbxE1xNtbJfyDY2FMYYLWCGCY9gfpG0vMTrs7T
EnF8ln3lpSfc8tsmHpnDEKnbWf9lE6Qq1CdVCaRUpO/VfgK+27Wv69WZcu+gbD2n+KPiR3cm4sSq
5LEZWjXCktNsx08Rt8pTtqkBiqg1G1YkgghvUCAiTuskoqAtHRmgnvjvn4HSkPj/xrgE7JEK39VF
R2ZY3CdIFkjLzu8zc1uzsE7CFi35trsqVo+OCo503nTROetpBRBLmiw2Vr/SYJNQNkUByHRarPEa
RBrgt/MyuilB9xuYRzORuc3Ymmcb9DZn3RIFzVh5UnQFB20WjKuTpr7cR9HpAI/hcN2iJ0H27610
lvTmjlgbz0z8Js/x3PdYmG9kkUnmB8RpcC3ixwPV3712s0y/bhdajVqPuFzXDkRCcdwOgXQRSzWm
pG727HukbJRzqSNW0ifw12CYSuvyG0a2aCvDBiuONOY7DvvNoSf8YmCWBTz0QqX76K448sZBANWC
x8d66hvIEexSeEbzgNtUoFg2H6M6gZ5yY2gL7ejURRrWPto8u//9QuFAV5qtFrCnDLd1jUCtcpMV
6XmCNVeidirUouePBW+AvJ8mM61hrUx1mon0LSPhFOu83GjOlBze5xadvAUXxgooOPkJRorJlzuq
9XiIYyhAY8U2fgx0CjmlI70ohECKhAzKc9KNT6rCy++L8GCi9kQiC6VsmUQx4mny6oKVspugfVvX
wuEXzp/51wJIGVPLdxR2kLzHdRl1gbGOHBqFWNJeFxU+mWng+pivxARHtBpku9a1UZVj+MPIuQ/W
6L6qD5FUbhWVn8qw3J3tAomLT99qQrpKrnuapp/Swm4CBCceXOeO0C+vGFfeQX1NF3ANr6Z4VPR4
muCNAL9euzOCCMcI3hfXEuUEexqUZ3y47AF4f+TdoRQqur17UviUM3P7Wg7gUiQgWgIjA7vNjk6b
es4YFRI4f8lAHFMbNdHslqurJOBAMbYAoMhHuXZPJ68rTxxTgAKjN2nb2XiL6ks4e7Sa/p8hNVku
2wAQuyjP85hbiMpe61IaOUlMmjwEX5kXVpnh5fbf6h1FxRJN1z9OiQ2UQysT0i1HH/ius+wRK/W4
zKnXum41VeABsckpJ8jHou+V1mE9JqGXfEKiOVEPPp4yIEVjuVpWmFWCGHHr7vHA9wBXx5WDHZoD
/FWTBI619V4kVZ3KjBxHMrBbXfn1HqeBUL9kXsMJg1UF9uryERL7e5O3dFUrn/BNAYXa7cRH0fGG
lAlX3ToF/RgSn6KK1vZB/R+2fASf3H3stgPHfN1AOaTgHYL/bLK2u9PyBuvDX/31yzQyPNiBD3HS
AanERNwGRO5eRHrh26qLpUlnqRYoEMAw+R77eglOy+WPhz98Wc4b0GwfUDlKyVz1A8Ndf0vJBjqO
mSn4HCeTeUDGTcl7ill4e4g+g9lSxmoZ10S4dQd8Bj/LTs2QjApH4jL0J4O9TC4WSsPA68Wx9qg1
wktyaejcM+IR8ePOPO5952Zi+HpzuxHhEjB8S8ke4G7mo46QykkbffNZViIiZLLB8sHE4m6llP+N
XSBgYRVaP4yQ1o8lN8Z2IeLBTRUzpcU0nAsPFfCniH34qtLRXFiQzpPzk9p8BVsfFZ65EcV5OOcd
fKJApM+rvv4n7W81g/U/f/hNG9sJFg3P87jYmdWDiEP4yvhm5xS88nW2mJd1/9a5xdK7k4SXOE8X
gI66nVoPvjNuKgt08id8OfkDCr0aDxC8ipV9xKVWTlaKPNKqXmLcF+zNUwvKhRzigOgKCg5DpIKI
CVrMhA5YTGINraLG7nziOt12HTJ9rRUE4ZRGXIVMyb4JKXRLo5dCAx7aB2+m+i31f04JiQvQQzQ0
9ieNHXg8cjNwA0DPo09ArQvVHNhY1wFVUBcu+ovdK+Crjj77RaIn3EEAKmP3b554azN46haguth5
l6HlNWHKn6B0Wabnj+/x5MqYUXqoDytoAZhSsuuKZEUG6c60eW2m5C+BMGsoqNE5i9jvGXGqQj4x
1VSe5jTlgxGVhJ5Ho553FLj/sNLLfF0blpPGpKxigg21EMzdwA6qoGtbyORz/LykIVotTJGooU+B
0P1lhXtBtI/DKeN6V3+qXGALMz0rAqf/op6KgvQP4+XVDcgTqT1kkF/a8/FUy4Gosw7lfEnt4olX
D7/TI9LHFM/7bP4cG36IqsxBMYblJadtZimKOrUGZCls+mfiyB5BN6nW+8JCkwNiE8FrK6C5n0hW
KHgjEwfDvPZ9G0P3dTZjj+H+8xQlbki5GhavOBZTon8Nr3CvWGq3kC/ozxHEEKFvM4MllQlWII5X
OMAK8B8F8ZnO4+GF2FzZLpOz+/l6HXk7zlgjgsyQeYVMSAAubu5VPrmdYs/dbQ9NY9FIf1RF37UQ
YrjiqTaoYxb/cIylTLPhz0Qm588+BtZWngIHfKCDGqfbStpsJxv21APCZo13US43N4GG9mqyH9+q
r21L1sItEC8B1Stf0nPGDdKpY5hs28nzXvO1OURinqCU55qsGfiWMH8e0ju4LvDm0+Jrqjsp0kL6
ahUju8gUflDkiCPkwNT+3rOO/dD5c6Y5g8KT+Z+ECuQ3kQ8IJkG0nUILX49y5T9CK3aVqHZemlBN
YgSe+JtXKxtknAaG/FbS96Xo16X/Tv9poifIAWCiLMFZ91AcakT/QXmTi1weHggf11b8AKpSMmxB
c1mmqXwSY5mxKBimesMALu4C4XvyZhhsKhjER60Flx/wLkFc6wBteEM4UqZbtOXzxRcxKh2BF5BR
x8plp+nmJf4rqxmxJyX3WeNAYpLl3h6QF5GACJ+Pi6euRHc3rxpV/AN2hbE0SMRpMk/pH5AIEXYw
oLhai1eQzvGpRYXWYPIYt5CJ4lZvHIueHp0GCZ6cM1CSjmWJrjFuJyw85/tiI+18PNAA2E7wBPVE
ZGQYT2nse+JuOQvp7xvAOg2IGj4YUPNZL+BbA+YEBBscRf1df6jxjrBYVXrdqnF7d5qPAD520b5a
C03pNCqhPbK6Z9VI2uaRcX3R6HgrVvGJ8hRI3vbRC9g+Si5MWe8/tgV/mpjzMs6tkF9F89feayjp
EMXHMerveZIdZzYcWIKiD4R8xYK+q1OfBXBfzKvnbR65akjZh/O1KIufTHMFkzvS7UJ9us0AkytL
Nxvja8GLARE6DIe4EjWlErAtTDVdAFN58/J9ex4GWiO0wt45/QflvTrgh6MJPM18C7yAcyCeI2t6
RD2GnTeGqpev9jYzTb4hurU7q7WpR+TsUIYJkp+C2tlIRsCZ9/FqqD7NvREaEXViIQ1BxD2wDHJF
YnsvjQlc28ikCF3UMaZAH9OvEp0W5Ie8O3hPPySuStJJop87/4XYWcjOUPuxaoTUwOHTUG0M895J
G0Mf3qO8GT1nVFao5UQyFjn5vPF/we5OGtAoxXh/VyXn9hPa4fvhs/V+a7BaSGFCMjFN0jvDvmkd
rrO2VwESCEqvh+mIrVhWwUwvXfXmIsbjycWjv7BqH4rFXmWZ9NyhGftFm7A4yP9KRqMzlDLHXOYf
qx8Wx7fErvND9tTTW0CCGEzEJjVPCSUjP5Pkr5028jRVFMkYnbf1BX1X+AQ/JocvAcoZp75Li4Fn
NHtMihDfPk59HwzJgQMiTgIfmufZJopk2fjDXaUYC68yKhfH1SYHUeaBS3vrlRGaHPrmn6lVNFdp
psFPUpiz6ixjHdibzUZp/YfZdw4xGKqClliPTYlnKO2sX/hwGBOeqofM5M5AQCFuz88+iOHqMR7U
WJAcUVkxvRTaceHmBgepDkLd3iKJMEYPRKnRQA83phe0DaBhHIsef+v/incWF3xqcla5qqwJjFS6
kM6uSYrMC31mi2Jk4GgpgUkI0voR16xdJ1XREteXzQJ6yRxJYI8eeExge1DEWZH4lCX2L+e8NQzd
9ZLOKn1GTVJ+poQB3RK97amuln6QVM9CtHynhhd0ZsUcC9sexQWLQ3oD3nN7S/SFd8dmZPN62tvy
w2L6w4MQ4HlSio8jFy9O6c06EOUNce0Qau2OiPec8zg5cmR75717jXPmtuOh8gZCR3aO2El0BEh4
V5CW+7XEQyTVyNXg+GdeXFUMOVKkXutNcmAj8cx2R44l0s5Rlla4R6t+gP1CSbXu+JYb6QkTv1tL
scy+Exnzdvsc0hW6kQgYlL+9T07n7EbTTmMVM1SXem35209/d9FDgncahjAUehvG4qmyY7H5Ksrp
xCXpiIgZcAu3wVdm9INGqBEhrGe9w8gk2wgHfDJ5lD7rJLZ8vt9t/DMsDokr+w+Uai3PnTGWi/za
jy7Jn0rBE234nfWdh3QmXAkEa3IjXgQfp782oPO3kR0614UzMG+Jm+6ElK0CUBVX4hKdqNKmv5+/
wXlzexA+saH1oCdkS6tujzNGy1NuDJtKT/pKPR1Ts2w25GVLOBj9IKi91R6bT5/jZ2oRT/vpiH/d
Q32wys403OssIU3jebGpQ8kJMiFkZgWeEh+sZ4Ld4bpip97rUzwzSRVRPWav/KW+ZJPnwvXgvtgj
/BxlxKLI5De4WQZHDP/GSOTwyOBBlm6JfxEOJkJz6CPX1GoZoqToUb2okHDkebo+9t8kdQ1WsRTi
GyIViIz8Rw+KF3y2TebPxoVz10hFVmKnzKjszWHv0YGDnr9GNaPQVpL2gz/6h3fh46Hd8MyN2HZM
VozrSKmVq+9RAM30rQxBaBDnwQWP+Z4VG5LKYfkKs1MnQ7crUAWqF4rb9k7bDgtUN9KxxwvaOa0D
zq2E9+BN0ljKNZfWzITfmeUViawQiHL5z2RMnvLJNsbneBBxYbwkGcxTFrzfFg44mGVNn7z9O9qH
mFgwfgC3xwoo/IXI+pb8nFOGFT6kOdBN/eP8pLWb4pdGqqpr9JTsZypETsUMPg4APM4l9J3/rk1q
hWz9kDSlc/imZhYrRW0/sIV9luZKaCyRc1HhLWgmETza8WrFTQlNt4veFYfbSxiSkQ0rswYmudeu
CDV5zXWufyNk4M6L6A339g2HskStendAtojTgKiuU7HASJe/VJMJ3z18lWx8eHUG47s/rhEDx6Gh
CL04o8GUdyi5NfdpudKsxdeZRKkYFdW1fWdYNSE+2GNhDHqjVc/gqrHyhzZmakXRPI9dyb7x8FFA
td56KMlRP/nhVvAP6jruuIEEU67Rndsy4DQy3ba9Yh8LCh2rVT6mcnxR/vPR0r45QbTCt9bv6DG5
VEmKNpLVh5HR8e18S+X5GFIQLQbAORdwdnSln5X2YndFg+ty6JaVMpU/pNgrFyOr9s/ewSFjZhKj
eipaRZjL5EtK+DKZaXFcsADN6WTX7Wda2ytYR7gz4/fPuQpSwJP8IdBS+8PoLNn0idowYcXaakyd
5TV5S/MJ7IH9uv5EduVb+JkawMQsoAgKuZw/RugI8xxNFNMoRp+zN05khXi2ZoWiypwHM/uL3e3i
uB9/ojDbMfwNO3goGgl++z6htlPG+64HOkt46ME7U6zwsNA/mt0HfXEMc45elT3ywWyJO2PJ7Bp+
nhrqd5HLoLn3q78arDI/DbcKnQwDyl97EnzXJuk05axlC+PFfWclxcgGor5N2Lp8849v/XmPu3gv
uwzRAPXRNi/uDnlQI90odabvSd0gdC942iR8kWlko7AN43kECb7RtHKZ0jQk+iDija3tAKoAslnI
F7fSssOMFfJRROhjc/XOL6FgNqw5OtC4Od1yizbysxTIdnkZXALp1LHYaPmFSCdIxFXH1X7lkEI2
26V+eOqAcohDawVZ663SGJi6GHnibZEQOasSNR7ZutfTQaH64NXXJlmp3U/9Xc8yZFE45dn9M0Uc
S/7YFNloN3CBARTHs0QfS3fDgBscM5aAcCVOQI6IWUHhmDFb2TMaiBoLVEJTTj9nzTMGPYEJBAag
S9VnelvwofhTzLKq+pU1hSzW+EVprh3UWCEVlu8WASkhamTdJfESi90yUqQFODToaNN695pZ6EGx
9DQT8t9AxW/W8RwD5NKvRmCBVTbSVuvyiTbno3APQe3g11/xfqVTBVRZM6SzJp9O0mLHrNl1zBwC
QyQZwnz1NdK58+92bYZSWyNMLLyy941GRO7+a5x5Vu7QiUp0Uom0Zdd/1klk1KKifCQ73DmTOXFP
2wEY1MogqZK4TG0cUN7I2oWQB+MWK1VW9DcWrpTlwz2Rp8u9qKiQuHj9dLr8K8zIPe+PrBEFBG8i
akGMNhJ+slZ/0LIRqpLO7aPWXh/dbs9r5d8+nVaGZTwJeV5452WtAThy5x4oHtp3DVMkzoYDO+Cm
6Ocqvhbh0XTNH0ITy1Hu4As/qV8xN/r16CoCudCiZ4QzVuXcuZX0nokoKbdvOSee3gm4TGv5xNaM
T0xt3icAlmjV+luBAP0wg2wP/qeDD2wH67X18VrICacxAEm3c9oyay7gqtD+4ONHkI4xm7CjdWKf
HRnAB+EDDWN2btC21G/7nwqFhY2BXPIUVrAPoVNbo4opsK7mumBf7sdS21labdGx1FLfZLZuU81h
2Pu8rsoqqDCsTz4AIIPSVWyWXOacKL9pQ9c22sWjd0PxSD0Ebp3ALqIGRzin6g/tIyQCsp9r3+La
GMT56yyGbV4m1oca2LoWIB+eCqYryl2yhJW2M0Yd+YofDKQpgrw/agcPJYLd1qIkY5ovS1GMSDGK
9IUHjpvyqt7tmZYvEoN+vwxmS/RJ0DUqA3lKdPVACWEUEw1deylJ3N5ES3k87BzAVMdPZc7mDG+a
0b0+UMN9NrjQC7sNNmeFlDoA5fGC1+KRIVpMWi93pxTmxCi68dOTzzd+nAOqDvG2nYAnWy8v0qEk
fA/dYmwoFtnguZu0lMwjdcy/E7kcHwREMy8l+4yBgAXyxN182+JpiZXknvgLqdlJ5mLFL/ijO7tv
2WXrhHXzA4JM5MWPTFzo8/q7O7BtmdMPCpzh1CIS8yYFEoHsbcMvrqQI9ZeuN5NPkyaXiSrjhIe7
1KilgNmwUJHOO6XScDfbzMQOTXYFdt3Bf8PmInMcWX8E6cZjYcVOhoK5ht6UxKMhq7uwL355tm7m
y7P1+qp977KeJa/cH8KTRyLq1IN3Q1I3AD1Aq3MHAvpebM+f4Cu5Y7vmNpI8v+ZKOqUamoqTyRSt
1O+ayo/7s6CdAaVXCm78kSDYFMpYGz0EC262Z8taMp6Z2mmnZfS9FE7lb6JEE5mjnsYCtR249t+9
FEC7I82k1bxic4WLYlr2o0TtBVe01iWneeWUxBatWeax4jhMZrLxfJjnqg0SniuS7gwG2DPYjPED
2sT6fFLbGsi7i0g+91htLZyQ+Z0bsmwNZu9JOK+RCmqKM4Hr3iCJVfcsgUv5t+gfdLFHL+Wh0BiB
4z4/+YVOz+kelH1VXTKk4lO8uwkix0KgMnqiFF13GrNSltkp/o8aE8zMlzIpKuntXfrP/UZuVYTm
1WSmnINNm52DmkF656EBy7BRqsnwLychCQxa1x4l4j+ov2XSGPygCuZrcLOeiFqyifjUnsJrDdtD
5vRfFoqu6ct0BME5PDIfDcePUZHh7ST7QmcXjQ2O8i7geTFNxgpRyWtned6l06sOw+IHiWWw8Fw3
Jm309wUlstYDLn/snIq8BBn11ZnfNk/U4yJNmXTmtdHRQIR0LNOtk3PyPrI30wGXoqVOZ6P34O4M
JYnx62QzuwY1O0Gf75rjlJuj6hoQxVNlaqEIu9tsocR+vLorQUHdZE08eb8lhUxb2lFFvkA3zTlQ
BmQeLOU7Iyd22BJN9o0ifF7uXZlqQAheUUlZou0KlXANCmIjQfjkK6Onu+6zvybOJPW8Lfptp4it
um9MgPmx4WqxR9TysTepCUvggl5nKHt0UwmQHinP2WbjQMdpit5rVQU25kl85pYgiotEE9NSutCq
NlWUt/ERhIHhsCY5garj4M5Sn5Lcbn0K3qsJ7a/Fa9q7I/Ta4qZiq1mgtS1411kqtlE3ezm+WOXJ
737AV60c0pU4qqoU+B8SpyGtPKqbe2X4zyKmzVBJ0MOofnFWUp4ru5WDTxX7V2gZgyPKyYeDywur
a+g71FRka/HbGLJXKEJgkYMVP21frV0PzBBeuyYxnsqQU2kKfERtsjXKizkUR6iR7ThAHZtuXotO
IzCm8UixN5oW85dU7OShXkIzD03dcLDxIvKc7U1FIm2X9QRMvUhv4LJZNg1MHqcQryB2rH/AZdpZ
Z0pzp6xx84Y7Zwi8Wrt21fKXf3v3uJp6HPXEnb9ynFkzvWbMzUvnKIyS2Ew8j0lvPWD9sdm7g99F
b8F/1KDp+DGL/pU4/yAu9d70VNheQvh8SM4bQDa8oe9tFn1or6vXoEMjJVdtXfVAPPrAQLCl4dNj
zDcAJGetjxNCWHs1CHzUZPJ5lEmiRegDxU9U7reXg98fzJWh8mypIiV21Q8rI2X19MiDPf7R8bYJ
OQ5qJ7TwR7NJAdDIIyLy5itTO1KOTt1rxwpygOq3MKYlPftyij2QeroPSPawtAOrpESAJLYOYnhH
/OPGx9QejEk5Le7p9F7TTreFDWXj8gY59aGrVx1ASFVn+dnnOAA8Mn1NyIig7jYGf564t/ObgZv0
rrDXBbWkqiKoSasqEtsEdBy7s/7EKsUphsyYHFIGzJps7H+u4Toz328q3DGhny0FIffTwKVUuM1W
Z7N3mwrNAm/JNUnuvZZmVaOlvm/YpBdPxsmU2hJlrGEnHY5gLJPWgGqyHTt72PxjVv5RiYpG+g/i
NBM/QpuJhFW6wzI8h0vsR0HfIzdm4yffCg+tWv46O66kwPlGsxmrrAumHOd/53cBDlIeYeCop2AX
pdyzU3G1OVjaEET6VsQXlKT4Xq3X7rUsS4dAtGiMm72DlvEgMZSGwRIr2xXL1/IEJFvkMW8Xw2ab
7fsB4cdtsCe3T0JqW/Hfkn43yYynWjU4xWuOfrJWiPTNvnZd2AahXflruJOMj7QEgwWGOCFrd2pv
C9AM0WBIcLkOyo3/R/BMqcLYvLxuWWMjlwLrk1tdJ4YK7TYudZFIKMqnZj6NlHS77Wbj4fLE5lbq
apYIWd96jRW2llKuBrTLGIE93Gn6G1gLWSIq8GuMOSBRf58Ouye7ktBejHfVmY1QE+jRljnj/BmV
YQ9VKFKYt//KKlfV20j7hsqe4xSztPx+6ZGS6IYWRgOlclOgdwstW2syP1HfQarSthFwPrX78B+R
ur3c5+BrLfEo7uiRngwLciO356zKdKI1Q55WZkYI+JXnXRaCXXe2wcjJ7FirCZLEp/992g0SEn3J
Gpje4vQl5KZGcppoA3VjTjUBvG3TM902QrrAQksGjimijxxxdgRMqDovYRce4I3Zm+mU3aiUGJ/+
7eLh1QYF1+pL6j2TnySV+LjKKHYNzwT0/tUEMoHovupmzlRCdR4/hHbnzDqITxc+5D6kr539u8aY
8W+2a266JRxW2O/X0kerpqtF3hGEAc87zM39Ar3phCEFCeywhhnnrfi9/10Xr7fuuSeQ97fiPP6O
ODrklkGYjkNi81KvO2PPcVo7JjSjo1DEjr9xT3sLrY2/4cw/wnKtUh2wACCTtPq6bvyetYJFCfTG
/HuwOz7CkTULxTVIxMU66X2RJ0qWLImLlj40T8ckRMcdPgploTDHh7Or9hWQ4V9q8lt3kb3HfuZn
C9l/tM2Lkd8IH5xf39F7oqitrVkiz2FuZSOzc2JWO/T1rSs2f2uuIBu0FLf/SQaHVr7wjP23qWuC
l3Ci7fVmonpHWfi2UNLLcJNCB1O5wMW8wQE3kow0VY991j5zMLlUkHERkGfV3+An9Gm92crp9LnG
SLMA02mdQ8fT/xx7TuCGwEwV50S+DeEkA3Gg+ezdITK2mAUUz3GTJZEYZ/lNbK7XsdsrZ8xzoDBx
EHgoHFY7MshjPa7Y3/XxRXFKQVD3/gA6vkL88vVt2YcwZM8QMNL50jEfONE7xDTH+W2LY+UVhBQD
ZMF6Z/WLKTtUTfX5fbMytbm1DuFYwGzh/3F11YZkVqUiII2NWLejUgciHh7muMfNp1eyHkXZc4TH
jdNWvWKz8Ssj/Qehc7e0Jb2OoF4Sas4bFonJgfKWIwcREuftaZ4G0SeXJgbGQh3c1B4qJj4SgyHB
hQZ8yyFOwZIV7rU16JYdFWJeOl9JbBrknwsBHH6u5VGtA4/9JFHFZJtkYkTvkjbt3mWNMDfgP42Z
moGGss+oGJlWcN219W8gi38vlfsOFcWykp1wqxrDCaYlz6zaW8VMFISH4In90zJGI+z+lbw+QUE6
Vjo6oGAjIjLgiJRee5B/YOC8D6I+lyG7HLSceCGk/at3xpMZiO077MHUXehCqDU+jViWrXbG8BLl
iGbhUMhWHG6fTN9Ms3iNctyRIO8UsMm7vyy6trW8nO4X6sT1IvaFqU8efDISH5Ly9Ts4Qd/YOlpz
jzdn/uY7oFXagINkZ6LYBEYmiD2pd+2oJ1m6qesbmjxJdaCA9apsIXdZaFs3rGp8zFQsifKMn5a5
Lxvt3T+odPzgzhv8gEXWFsgTcqrcznj63EOezGNQg6XKQwD7yfivtlIvJuxmuLRQOxyRuzl+K3uW
PHOfB70pP+u8l+w4z0RK8cic3u2eh+WEKJQhZ3nFQv0bvEQ1iS4MnXLTOtUcqzV2Z4m5Hs7Rdq69
OVBkTrJSxPunskWazJkSUUi/Ny3HBfDR8H7Tl4mm1m9M2eHSiRJBEIfGtXwIKXEpjEiY19zEDuwZ
Mh6foMpk/qBEge/Enj8Sq4VBOQ+Tr6Rj3OQwWXRRWZ5VfEIHpmrKlkHcmbJW0iRsSTVkWorOTpcn
iaSJ7owvygQjHS/4lu+mLzjS/6YnSY9oJwIsdzPrchm1LvV4gM5/Zc6AAZAl0dAagGMCPPyYnGOh
WmURJFmVjZdBRAGKsGv+/2S9fsXNkXJnHP5xPecd/qCfmSwfXw4R/vqtPRi72Qq+YlRJw7n/9Taq
7+5F8nRMBStpKI9iuf0Y6wqdMJIFX2sMGLBc0ArPD+MP/8ZkTHwSRDSFtmZ5YQmvO4CE+lPAWnUO
gCuJOEv9ZeC6XHYz1wP6VKtfrKN/p/845m+Dp/82hvOi0PzJWrnUyubo731NBlRBLkBP4Y2FnmQN
AuWRvvWCNvxdDmiJ5zd/Aix9Z3F8c2LO1ORhPMwiG0aNjsXxPyd5P0G8YM+XTn5MU4U7LsIr7iMh
x4gHa0aFEjJ+r+J35aHI8+/H6xAPxx68yyvD2eyrlysGCAVanqaYn0EhHbtU+LxpARJ72edvJ2rE
U05iwALz55pUJFV3szd4GaTWLUu1TlsogIh7DEHh4S3Ero4tpVirvdrk58uBY/lFtjGYvU9G67Zi
Rqnui6BD4HCb0544MKOgdupmkn6nKVik1jf0bnvBGER5jyq0at+7jLguaMT1q6vC1vBcSqDFJUDV
4R2wYYd9YZc63BRi8catBlihZfvGLxlipKgefI1MyAeQAnPHybE9Aztk+B24lCcnfMP2A/yzRix+
jUBuWanfD6oDu/bcyph0UQndRLhf/i7UQ0dnqYaGJ4RSlDQS3vZOylJL6BVr0sP/8isqaoxTv4g6
Zem3NgeJkk6TKdho/Zidj56xxDxD/dqespl7VjjuGdYmGvyuumkZnZvxJSLXfl1W1Rw4nDIKroSY
/VzSHC12zMbeEx9B6Ym9b+PEh7pZa+mEl+TVMQf0zNcYt61mDjT/nrk3zgtlyOdKg5UdSTGFUoow
Y0rGUKnxYYZeTXe3H+57UKzK8hQtNXjxI9gnNLAKQqUCCTGTdyKRIf6TNIYcf6omW9KOYJa7s/ZL
XtGjuNKro9DkVLhORNRRzh6T5dbSJr7oRhdkHxzhQIPbJdkHILTfEFYwe2PTn4adrI6vmfiItkLN
PLN+SNryXjMOqRzaUOqPND712zAj4u/81R0N7Ng6UsdZ0G+YJyO4X+tLBuv+3PwZWCmId/ImcYAD
QRQL8c2p30kDEbUuU2sV0hAY56B9v5I+A3Hcnlla1s56WOcK4ciBKFVtLkNLSdcJX9ItaT+22cZW
MdYXY6YVzF5/lQ3UFKferj0M7XSv2sJ9AZ1Gc2aB5eqi5oxak84N40+XhdyxrTKuCsLXPkbYibF8
bB0gYDnmT5OC4gSTPKGYVWD6owmz+v5xBkmY4F0FUu2Jgu/DO/KIZUNREqtbfGRfOwB6CrqSpCqc
ZwCy9Snpj5P9YZiAdNTp68KLAuZ1zzeltLHVqzwYH71Xv7IgmRPgXeJ6Mb5XxCCVVVw64Yl7qYF7
0R7L9QhGkOIadrI0/Hi8RhZDqNW8vrZoWueOd1FEezLXKVilkDkY8/zUuSiWUG6qzQEjCdAc/Xa1
8HL8Ezx3R9uai9JGu+X/MrDjdDGYv/36anwNA+jJQTIWrNXzGmzsvTqHNIBNz2EFrMTr4bZ2jFM+
r3sB5NGWREXWNZ8ELXRdEQKwCuCOP+1U7Kqh5VAA0GUxClUD9wtpMRysTrkV/uWJ61LK95DZrR4Y
q0PYDZZjGBKhroueNXsGLBXIqfQkCMtzSoNBlcSAdpdXtYea4ZpQp46zQEQYJFmcU1ptuKDmRplw
nGFtsbVTVFv8kLHk2pLNEyw7KgTINRSehedmJRn4KpGOMMchLYxtX2JjAkBNOarCMuFIJ8KXB19I
LhD/Gr/Jw0i9Ol04a5e9ZBPR0ZmcnIDJSfpjov3bdiDWo6odVV6v1kDi5E2A+bFBLgCQxAlG1q92
dNCe1VHXOipjaCtUxOos+WpLG+NoAXCWKUVeACSq6GOcOpEUi44YFRIG+2NCkzPQKKGzpp7sm3mc
lwPLF1RlWDQbaYd3mKyRJvrnem2NVQWspnpKbxrLWfLDSXEJstlYlCqK2Iu2So9+UpsG3YCcxRAr
muoftEMOkRv3W936UOAZ4i9Rw4xS3qwS9jIhLf+GZJV8NBYV/YDBnq4P0hGT3aBhiyzETt6py4Au
L7mMzJpW4AJpZstMNRt5nyQpOLI/EXJrUIfcOCzvxM0TrJHvns17T+CgHYg/yOtrBElV7zuoe22V
YqZHcT2u+MIvBM9QdZWTwVeOtXYmsD5tm9PptiqedB2sKB2gs4KrKDBPsrcFI6NF85q+NsFAOoK+
kqmJzXg0zsuIliL/R34yM30y8gBgCQkSxdtGOvGFFyiL6eVzQps/NinWiRkS/4zHr5dBgihp5C+k
VPc1Wx4GrHbO/erHDVF1EjPko8IBPH4Lql3KhosXXSSvYK2N3Y8zURmbi4eN65d0P14B1V7tIZHo
EIT9ceU+0/MLP1gNC8w57/xGr2c+X6YN9UTPsUGpTd2mrcS41EDIXoE39D4Iad0fDiMHdNzdJSNr
vzDtzTC8ZY7emokULcFO6K1fDPftK+Z7bJtDIwuUwLbnXNyqRW1u0f5VyxsLAOgDs6zo+11E2eCL
GvaT6/GqytlzTwMH6wuD00Ie98IXzyif3eKXGvPJE14PSXSBgiwPERQmQT326NmGm+cnyD8dCQOZ
LsKarZVi1zmQhcvmdDCNLiQHKN1Jsz4IRP9rlkTT73LDX1qw6q08F10H3HfUQ8pZWIiBBg7OA1o7
Ac8JJG1a3IAdki5PlF7cjoB26/WB1XReTTmRPhYIBe7ZLaDprUZp0KJBFcyXbMgTumrrk0MpZbZD
Yp3NEVN8t/ZNUURlYZxh4mB61oXcH19Ui0zNC1OOSXj63fl/CvtkUANs5JMfiK7Z7RrenCcFCGs7
dB/44TqB1O3H95gtt4aN2hQYjkENSfxMJWZJigkabjQm0uct2VluFIt5EJvO9HAvbkxhAO0uiqrO
WC1bgdAukfRuT0Sn9caDTJu88wpNdVlc5UsjwYsxncWZIqDX5tohQ5hpMYb0uXkxUMmZ6EiZJ+Ka
q9NdQ015UYSIDfben54i3TTeo1PYrsgH/CC3iMM5n2Y4dojpgYsBvF0lfbpVplr7xotVu55z3Kjr
1bKjxRCQMmjqhBckP1bc+AG30AALGna0/jAfSKZ0M5tHeh0nCuCWOnBUuHQvYnKuszhgdibjsoA7
UP+eALtN5zHWZupJnl8Xty6eQz0rmvjkquz/cUBaWukKdrwW0H7V/WlmWcDBjvrFLdxafvyDgmd0
PVUdQQuyzWxVvaEeB1wLNGWTAEa3V8z1gMknAu8WPS5n7TccY6CkS6yLpFqEL04cppe9Ll3F7GzL
Rejrq0TT2lZKNxuxs5UP5lqMJZZOTr2UNPwy8U+NlRhaiHZVpOA6UV0veKjtE9vjJ+7edxFzg5Rx
Ho2XcHLfu03Vx0H09a3utYPVQrrES24WyTGN8pKgFuQ24GnsI042hYBtzUTm69fp5bgRNyl3nXGb
DbTQh9QHAwYDmstXErJB4eTl+GJLygGoPcjKO62X6BsxWUyuVL2G5F7/w6jl5VqIfBJ+E1RHOEgr
6DYFHfxHTLdOE4cl0RbTo634/YZ9ybR+u5SHbDuW/G9XuL0W930+Ju767Z6kthVuTjSbTpDGUAWa
siDQIINWdWQly54Zh+uhud/tvlpGzakUh3xpoNIDhKo8aeLC4yC4rgULt4DLTR3h0ZtTPPMU9j2j
nEeARkzrq7Ocmn+G0fTb5LpdnN+lWRQ23RRgO1PYFrQjuVaM4BlFoiJRJkou/3qtL6bsR/we28Y/
/MvEffKuAQbZ7IxDPvYGynYnz73L7cZuZ9KNBP5xOz2WTtUbinJGBA+Y6FDxh/9IYhOU2l1ASD7V
192F6p6XR5BATPgFcSqvG5EIUrEQi6uvQ6hPiT8xgUsr1n274VmHTfRAaOX29Jb0OrpGoEVFEHxQ
2Ao/H4QmFl/jyhdI/drT4gR9wijSAMknFWBGCfGnzHlKsOg0QeAhum7Q8LLYeYcPQXJgsQIHyXh3
mKrewxiEamnpHfrw2US8kgV6XLrJCxzAsPW5iB471owIUsSEVwlSrQyY0bfb0NlqYMYpeEe1e8vz
ygIChGrlbKj51FOjyE6LaXQSEmmzlAmV6ZgDRIse4DpAJ00Lzux+5z98UDTkc3g+UT21zchXHLvj
/MapUcKxPZMNqpYZJmyde4wRLsdByRTmBeYBxgdAB96TVtvaJba4wHU1QmeQMub3zzUpCMr+G3BG
wL6g0EpOmjrnyDeXiCpORiRGEDfO6i22ahRwmYXprtTW5LJCOuy66gi0H46q/+JFtshc8788K6ob
ZKA/lgKRbVvf7RltrF2tdvRbyGib26zgKEHS7Xq0CKdxapj012mfI/mZcvI8n5+hga1HTFWW1CYA
nmAXjQXQu3OoLYqO9c2nmu/QwQUYoHK24s9PrZMqfz32/a0YQG+JTAL6vk4VEJbDJ3hQp6hwSiI7
zMWJr4tdoENwUyQBfSA8VckykmFiKM5nrTdFdajHe9JvMzp1IVRRHpSW88o3tzseJOEmPCOi841I
3bvx371xF2a+OgVIaracPBDz10ZheuViZaSvTfPFj5IdS5+zYOlvoolpwXafFEjdwYr0dV4Nfc8Z
aA2GoPWQNeE40WoIhd6ILwlPQMHBkbLgh2fEiyD2hZrnG526bk9VL//o2MrGYyBiixTop5bNAr3w
tTbKZVRVWBfUy5yl4/9sgPSllDwTpFpGgHO9zrIo8e57PygxY+/d9Khf6lvnbEs9LbR+fvrdR5sJ
2PdrQpvcXlLKHHcYBv2D8Hppn/l3Il62UyMBrzoQF2xjbuIDjYDqI0DFeLAY7cfEoJWraUcgfUsp
K7KBGV8Sfv45HxWiDK9FslDUwZN/tkGODkERCDltN4hADJU/eLJ0sPUxRpCChXOu/Nsb40wdjacE
F5pQLX5Ila7ea6Hvk0Zwr5Xagda+5bEouAiw31bqG90pyRDDH++yD4nTRyUpxdb5eJcmb0jROhH6
+3BfElwXbQWDe1X9GflwJyn1MQr+1S2pFo30KSjdr7L2B0E39gewPd8HzisiL41q3O4D+xCY05Zj
kmAa8CoAnzqb1vwTki8VrIbXkvV6dSnSW7QfCyGGLUUA1sz27YWIiKTbiyoOPbIzxe5Ow2xz7luS
YKu1hZ25h9TuSb8MDzIi79t/nyOuLmoN1tspH2iD3zfRvqY69wvN0I6duMYXPy33k73bT2xqjqmS
SYPvcJyscXojB3kZELY3P3YO32WpOqUeDi6Me/kC9URGcqvza/nNPKTrkHu+pFF1niUFjg7gS9+/
7hzPwI1HJI14Efd4UVSE6Dn3yzC20kKTuKJ4hKqxyhIeZQhNhfrJRB0LG0SA0g1sc/s6V2gtGikS
Vo3eYk7YfGen624MBOLH/ALAGnSis/MtEvssvLqsPvwcVbQc4acYfNHD0EJXOADb0W2VvZ9tQcw8
daeb7WKCGFplgCqoJ21Qdn3Ge1jI8vYH/aIWj6muLNs/eIVvaQs6TiPMmNAhY6ZYn5YgfiggXj4t
MNIlYgw66cb4Jx4E0kbK2TNJJNQW6XSGlEStvf+1DRIzE4UQkFifGE9WXRTecKuiTWXuESDpl4Iw
om6Ny8ATESR1zANZseX9TaYwhzns+F3X3mGThb3qnHB9ZqatHT3EDLywurn4N5Kctfs69tpGzJqU
SXgZWM/F0BMoSiwflDlyV9VDlC9cMjpTI1g7TXHai7h/t1AQc8vq6UeWmFAq4dtMxFQSv3z4YH5x
8rJBG7gt5BiHjLpiYBx2fIhY8rUeErUc8ZpHZ/fWfDi0R0O0lt2DH9XNzUBq1oNKyh0FWZm1yxs6
lgFYHPcT3B/0YrLFE+kZZ+SBIbPRAlL8Frx/WAf1fw01H5j2h/eY3i6S0JaUZWh55mFeKNEpF+U+
f1GzMxc9JOusM+BSA/FRVnnj1/OSdWr4sPyT/Yrm6diXmwUFoRx58VWc46rq0shqunb0J79GwD6S
foAfOjRd3762nDWiNl/uzZYZxit4dj+LGg7epjIdZ/14wxpLF90u+pXwsHZjD/2cpyWPip2+BEmb
qq03RyphUnJi+tN66DeGilrGrRdC08RuwIJ39NeWd7mGa9bgQWMXIHODxLZEQpM8JxBAVgIgiqPF
BIdBXnqpy8LdbEE0sNy7qL7iPAABiJe+fp1/RAJCItSUL3CNYKJjjUVQxliLVkNW207EtzTo+9QA
SH8dIx8C45DrCIBPZcClhYTLHHkH/MfJAP8GyO14s5jbtCG15QmhWfUCmnHk29rbgCltgXrgQgCR
ZOZnZwCDvap2BLiwHmnR0Cc8ycpqDG4CZN9Zy6v7VEqHO/BX+TXoueRITY1aWEEHTHpIrYt0ziSG
P8Q4OhQIxdUTZejf8QS3tSvJfX1tUU8tdfamPBYFcvPYuqWdaVv6/1UG6yBVGDFrFyJpIWSPJM1q
R2/vBroGKsMlZy0FNkjG4NqK+13JHx9gcju/wkMD0tYodz/tdCbwH3t29GBNo/iRgmY7z8I/H3Yf
5ap6j5vWwHbCtUBMwaK+74cHEX9/8nJwrrZsnGF/CzcS4Rtes6yY9Vv5z7XldSqRM0i3rGLe+NED
FhphT3i61OZ108CrOINUUmy/j/o/iZmx2OW2gHfTVfe7yKkyhQE82gQcTA2as0vwf84unK5pVVBx
3EaGDRsFxRSWPn4kNYt14GRfLTrcY4/9hg22jO1WwBkv1l/0ifRV4ExA3teYPI0bC1X8fiJCyRzN
O1I6qhmmH7CAB9VMVC3tLq1Cyvxxxxu0mhAEe9gqeB9mn27f/5La2yDrsDrk6mS2pl9JSYX9H6CR
411nHuclwdi7QHRTLiO4IT2/pzHvx7LmT2DpH4TZSmwIrxBqjgxfxvjpo8uiKZplHjIAnslZ+MCp
5euDijGdrDy477t9ofLvZ9zZ2X2MU60y04Ego4U2xBIx/SBcr6TH8OEnBbAg7UbRaWXfCuLdrWZu
GM+6PXU6Fze/KT/d+nnB47AnglBlWHU3yj09ddjSJRDMzgs866UBj7kfTDdYZyYrodRzrWF9poLF
bYdGfD3jYNvD5auWnpEFeBfRBLc6Gg7VGv4Xt3LGNcOecbGcQXBtw/VjjJA1KayDtNJIbOZ2NDmV
UKxmr3YSx66K8F562ze4eJtFgbmfzO3wBaQpQI/4wnCVtrCu887d5zfeu9VyaZtDyXGSvtyiPgyd
mJeNR3S7ieYcMqx/Z9B1R4c+I2md7ZJx0PIjq4CNEvCMpqlP3RLsdV2sSALBFRqe3T9wG6UglNwn
Bp4jDz0mw6FMrhwYVGedVtCUenHhLEVKg/CSrDYaLjfA45JpuEWYl1GY0ZwZQuhXNM+ET8ncrdnX
m+SKYQhIuwiblQUQ+Fe0+fvjQVUpxHsDABB5s7bG5O/dY0uNhH2gyZ/8DWnxPJ5tkza5B24SjvEi
bjkoFXdqjiKqthrWEkTv9R+I4Am/Xe8Cs4XCu3Kp7Pdp3iMTLV7RHqgdCGB77lP5AZ6cBlwSCk/T
ti2WEUclSddxTVcgK0Xd0I6YJDFsyrV0jt5qZx28C32eBcazmO/7JH67FwhvIgMrUPqYa/36nzYQ
7QXq8M1c8DAXSuzhaPpr/85LH7WQgpFRaB9WDI0x+vWUfGCdWJ2m6z7yV1kX+w0gu9jZ8nm3+wQ4
YbFFSGqplav8TRpOxMe6a+xv+07uG6sykj+aPWrP4uBMnkhbGdNsnoQqHw6Fsye+78+bXgNQbIFT
0OSgR596s6aZPCTM1rDuYoWUEUycreHUyPkQiTodSOXfNNt0uXievo+w++sRUIswAxnpm8NDyPgt
Rn98D9lH6G9rK8bU1FVETVcOiKPGctew1222TVK4vY6BHzdzhrVy9Tyx0pSv47zzm2g2S+lTeVjA
r1GmUwmIgkYAuMuFd0S+iRuEGsmvC1kJmaMnKRoW5BeTdyhikrjxu0Y1RBAW03Kz3DplqVShrToH
1Ee0F46zY8/TW20L9b4fsjw7ZdtFOfQN6zH9XhGzYGI7K2IV7s6KHCSC7U5KUdSr8T8ZXGJMpDWI
7jphVDCmuzyEI7UZC170YSDgCtgwSwSVM4Ee4UmfFQSvYz2saN54vh7B70BNk1Dp6ytS6P/b69+K
s8jD6+sTwuBU4498Va8v9WVg9IAq5f+GWKtIR2BSKTezZnSf0gjjjlqgBjEgTsIQsBhPk0+3nuuH
Ag8J/yLwDX51zdI4xyRwqtTJQm+9LtRws4zsdgoqLEGRHaSfKD8AQ3O4277emliHLExIJb3k1C+9
M3QjzPK8RratucEtkJQdPcLKsUK70kA033ccwPyfV6EgHy0TWBWIkghIKW1iOuCYBK8xTTcFQaSh
Ssdd/irveZ/bcH8ijBHzUj9g4K3SkXFKB+54K5XAiLvV3wZCDFWA4XEpjdCT9d5V6i38j8zo6VPP
MUKU3bVi8TmObCoRIZ6PcLxsDGMSSuoI25NkleyO5qjNSCqA5DyrVX29HVrd57g6o+OxrBmcVnga
TWPnD1e4112VygLNODjNfStk2zwXbWjCcjNN1a6uF0BMprFe4LBcVkyhYySneLzI0dS3/dhUqVlm
50fsZ/ZzZPpUeGrLWR2iuKC23JdBVneU+OUZiFNlrNIxUgmk5vXDktx1SS1+Ot9wNpKqpRJdVyWb
Nu30V6JZhQNgoaW9qUu2GW7T5N9wceERT/dU3Ww0Bni+EqcbDCjM03VXjsVtkdYj6x/3EWY4GNF5
FvhKJqYVcR5xmiErBXRdNOQ6RcVOaKvpusTcPVurGcpILN4LDDOVgYD4vdMm/mA4ijrAbtudKbk0
bIdC/JlQIPXIBGx5YwS4WkA+1MtlFrjf3rzRNY0p8ie5Y1OdQDrX6YAIf5PFccKzZzYInY2c8FcX
+KsvVlfxWxqRYvGjR6yZGgzZOxzPFLsrTfWN5b3mN8DOf/PFa6IXofh/F67FJuzVV3iief/Bib01
dOkNHp8UME9fiaDmfeDKLNYDu/YrTYgUfgHP2w0DXio1tv7ZX6E+7nqueatv+yOlDEFnWGaVRoe1
q6dtcccp0q3frhYDZ5xnK5B7+3LMY75QIZtLk6yYrNPoUNcU0ZD94PBiGaenQ+NUnvKZCvl2rRQG
dT47KuiX6zmMVQbo2zAQBEP4RC2MF1nrESAoyr7oDB5phmWUg2XZrzRyp4A0oz2DJZLvAk6SS6Ok
o3C0baQ2rr07GkcXo0m+wHK4z3eaIWvrg4w6QXXuGTqJ/v/hqEdBkHcZlLHjn/6ehHnNR0UFnkJN
ON5I3FwATnISY2oUsVWigYITtGxFVO4BXilTz+mrtDT2A7apCtdkAD8JfvPq6I9XYwly7i6esmHD
WfsOS1m35ycFxH/GK8z+JyXTPiQDZyo6jyIrtQCBlAzKqUOv5ZDso4oeIdQIKYNHvHBCPq50HA1g
sW/sjsCnGoB0fueu98K8k78zclMeBt7qjeAAkLEQILRt4ntjONLuzd9qiTAhctmIWf2/Nndu7rIb
HCemypsMZLP88+p4iIEoUpAHNyzr9Pva/gfLF5dBrBF7H2WwZf/s7lhNR+RgvU6tuXPmFxWzQOY3
8ZlTA1c6U1U0RbdVj/1UfooD9ZDXVAI892mopI6Y9WM1EUWYGBPB4XtLvV/K6xmnXlCY762Yd8NA
EvoidBdcUanMJiNY7B7wyuyZdyBsoLPkXR9eqvKbkshEqBuDFOogxEAX5NwsAORsyXAwmTh7xPfP
Otn9f1bAR9E8H0ehVByxe/OzFAorxOHjqM/FoVwdy8PtM6PJmpbINx1slkAHDsiIUtJogu1yLloV
1sQMCEagbhm1RFZhqaTXBRXDJty9kpc75r68sywUzy00Z4uXrms8v3KRFTUFG6oQG4oytZKq+Sxc
C7RxxdMWoYeq3QTRDJVsM31FsM0hEs6V2PlTaCOsH4MO7W+4Vgyjb0UT3EjnvI0xtscaoEdUQqhX
cf3DPY3N+biCtm+bP3zYyQ4aIejC6Bwir2YAsfWu/aynizzBpE4sdoWJuAggQtFYaUWPNG07eRrY
PulsrO6TLiuhM+BRO0HjnfUbFHk7lETt9jgmOplAufv41c2xzdLcJvpIznD3XKvyzp27cegZQDIG
QSVHJeVriarmcc+5PiMo3slrHHTA7zhr9bU/bAostN2pmHBoTX2ac1lZXQaJGMOVis6Tneo++p6Y
cJpLfKtSh2C7qYorzgMK1HHeNDFICXjRh4pAGKoiP3cEfWpicp6RZtfIB3OsMo2a0DgHadCpn3nP
Rhg27A4omrVntrV+eao0Avw4zkJ1YTlI99BskHkAJtTDjoyWp0JQxW0Np+TR1gEMEP6S/IY1upF5
dbTxJXOCZXnW4Qa6Dl4GqDtjFdrriF08aqAVczlxPYSJA59peLLs0vEityTY//559rbK2c+YoSkg
l0vOibZmoux/v8bizBUElr8Adl9DAEPbHSHT/mxjjtz+h469q2AsFaRnfwO2+3l2twb9rSGPs6dF
rVi3uP+PwkXGUn3nIN+7H+BEftOeCSnJ+Oo16L4VMV4nc8PG1o6XxdnZed081go46pLiyLqKzf73
5uetNX6SOdbusSgnwMlSJYXNaSLJiRQIjNiZlDOoHd2tu6LEUUjtmGeaunJkkCcORR9aXSxfFzib
Fc8mndqFXXH9dfo4eMPeDTk+O0Kr5ju2bz5GeIjNXGRUZWjM8oIZuRsPWDoChwDmyJYKq0fzkt4+
+xSzeRTE30nU40CfdfGehfIKz0PHnuTBUi/+gKD3m3gNmfm01egPU2TRyMfhA0OyiCyYQFse5Mwq
zIDQ28qNu4qQsQSCOQ4P02qWsi+kpFoLAZgkb/lvD+xJnITO7RZiWZYXMoU7vUE2AXQe/JQj2sDL
jPu0wygYr6EY2WRAdlhGwRmTZVeDp5mFBnSYxCOlUYfMokrSmppPDGPsO6SU15CdY6ghAyhIwIbB
vN0DalX5pA/Iw+jjnEccxiewFpeYZ0V3gR48C+MAlPQPLwBNGEaWbGDdcNeL7ciUoQYluvp3ACu4
cJ4d/m7hYnR/CziRFhGgTQNPGnMlduykkU6q/IvTMpJLHJX87bdOXDldqJW1+u/z3mm1B27AkT5z
AyWKbBPJeSHSpmljXZGvLzRMQAEc/PCpm/UZMtSx6EwOVqLHf5YK4uXaVQ+tigJWT6+gFYiFF0ia
hUhGN46Rm9sBj/iUtH6MFOA0phWlPZU697ZJ0VfNofUk9AZaV4YPaqu0VXN1sW/39UKHha8qfYrd
sAY7kazYN0urzkyrfGzjN/JCZCkM5ebleq+Ajgeww/DMa6AodudYWtB+Wn9ZR/Ezu9yGrvO4Ze9+
4GM4ErqyAanmENvL0pvKLM0SDnkfjfAuM1cGZy9DfgXMDj1qWRhrVnWIYPyWO3dyft9WmH3aS3RU
pSkM+VtSuVly+HUqW0KEMNGJXqbC77/2dt/r6juFylM63/fxtkIcRZ0HZ85MY1HrejAv+ZyR4VfP
5+RJi6YhDNiO/IcaDXyhg07cNUTlchlCDhIp/wxS3uxuXhM31xiNNvOoKgr/mZmQlIVJYmAcWh9y
+mVbu1+Gee74IljjrBffJx/Ug/ZFkeeB590F09GLCrKY5sMiK5k51vxr0Y62FIPtf95vTz4TbpXR
QKbE2KoGdB8PotJPQknT06OO+6BvcS9q9r0amMRZTIHauwDa3nGQ1EYd8JZVCigs5WNOq8VZrTMr
ZprOtmhM9tFQeNKeLoh8IHcs7/zyGZwiE23PT99Iq2ErOp1Ud3ENLR2KnZ2sFx3CgAE8rlJBsISW
myUw9YsApMv6qSwiZICnkgH44zX5hsYFAMouAp+v7Yb2cQZdaZjLV2J76W5IPssQoED7MyeyyOoW
hu7tIsUMFaY/5RnojOGRejrXgrxipzs0uZPXeAF3XS516qCMZBQxPWdXqeXKa2cVNfEbJMC590Ma
dgAI+NCauve4f5LF4QpHHfo1xyeYE0TmHEHI5k41Ph93LKy4mioo/axayFuG8K4k/78WcShVN+C5
7GEWkI1UxHx/jLqvYIx5jOLjY5Y7LoN2ePsS1YZNi+ZjwK+DkL+QzKIDr9FaEVD3ghD5fNR/TnCL
zhFPbIy97ff7hJreHb7g8giFDF2u8K0ieoEHUq4QEgfidX32Ku2x+tr9VnqS/aA29IhKhuDx9BF+
4VdA6Y6G0AAmSztIlQAgXf/SKwx+6f94cCcJOSDp51rabxLlhVmNSUqRgEoU4yEyH6ID5lgP4UBP
W7L1NIgAPTHD+UE8hIUQBPgyqJDNqqdqNw7IdizG35YKfI52+8KMRfuWTREN9j+Nad7o1hRiJS7A
0BIB4BCrx3cS60M4mdzoMqQwWog4ptTJ5DTAYCV1md7ZXBVsMG+czFGF6TQfc6lOhOk1FwsrpYs9
JOZrGIi/GnVspBJ/R9YRNemO+PpJNrHQlZCCQGSt1gUc+Rn4yvn0LKZMYufp+y+RQeMN7Wv6c7cB
23kPaGpJwi08cgMhe3eRvMpGzJjhgl0t7wpx+V5whork1wh2HpGT4Dq9vXHNKWfpAHYWwewfWlSr
842N8FFgeAJljIDHWrIVluutZJnM06o7GSkUQPlsFiTL8Ios1rMtWPcHnrNCVcqdyVaAZ4xwjG1v
wckIlnuhrPRCBfN08/u2KjDFemHzSCfEkJlZ99/3CTXBznN77ymJZlMEiBsyiI6fjrHIibiMToNq
e0EXOd/ylFTzQhBIPbtgEbvCqFpBdPySfZvLFnccqhuNGZXudgSo5QzfFjtoYA99IeZVJMwJ1BGO
RQZDqY7eRZMFsEkobLUJE1mXpSUdMe21ZUM1HDfxMehzg1gjTGQ+8aLX3g78IO2tzeR3gZvLoDAN
Qwa1fDM7VRIbXX5I5MCUdPJhV13IbaB7yd89XK1bjFBjKuCSo7OMG+soYHqr2fu8PC5cw2TZ9HER
nhNGmeJSE79GXiP5FJcsgeCNv+WcTU8aSIY1pz4LbKCcitLFS6txiUJfnZfjRiwtWIW9xtSzJGMP
fE+/ep/4zt1L2QZMV11oiCMXUobK+UHK8ClrBH1BsFTqnhCKNkG/K+KV7yE7pwxTRlRTqu9NuLzG
QdAG9xqVo/vZ6gYdtlfwlH0ZfzuVzY+oWfYveJ5NVwVXEMCm/XAvyQOdT+5txK4OygAhYGya4c0G
VtXp1QZ/XAvNkt0clODMr9Y8MkIe8wZ9gBgXV9/+WX6B/+bFH4MRerCMN5YG5noyKud60TX7hoO3
OwJxa3zTr9dq07B/VC2Hlm+b2zHDpUYq130c/jqw0khTlKQdhabO59LOmFAESCruieuP5CQvhnsg
tu0LheuFRhdjl1tR3ZGT2Dzf1FEoXLHta5K0fUJtEH0g9KgKYTC5rddXmTpqKfccqz1aGxXdPMlF
gDLdZIWSIXxXKgL8h5OWQtzYZe5YdL0f5DoifRGGgJIfI15dNPlemAsFGGivxmT4TqpsYTLiArUo
G0YwSNo+SdW4lp6+jIY1FSpuEgCPmArfzpd/G1eMwD41bbcbx3v1mlI1fNDs0KxgoWJDjMtBL35S
pPkXwWOBBCk3jn2m4VROpDfHZZQOR7mCTJ9woq099zAoNobTBRxlY3tIjUIJhHNhUZhL1u467RWi
lLfs0z72SwpOfD3EnWMO4AQjiwIPZmBNGTwesmd8xt9oBWog9uc4r0C5/l0aq3UwvG6GNc0oIhWL
W9hM3m9e8oOuJDVrmjE0rcFqoWL+575EI3qCshBKstekaAFehwJgbZSQ6SPXl67ekyzWs8KbZ8Tq
FvDxWZtxqupxA6nEwcFH5jY/t9CjIDLg03bE7MqIEWlM6L24vZwhvLHG1NzyyM1izjR313KEzP++
H/rOm+zVDjHML6PmsCFALMsnKnZrahVhQa1HRDeIZGWWF7/xZ9GZnGGk2C5GrqZOlXF65Zd8xqml
fQRY5qDCCpn69VYOe+TnGQ+Rx2yr/AIadrk5a9feL5etmEOk6RK4PWzSm7GXFNPguXHh0GgKrAy1
a+TQ8fgCD3gYg7x1+LTkObJIN7oQwKtWY3vRo+DLCMnBOpqgpozrHOTLarbJzbpbdzSVhdmFDVCK
7PHmyjBSVsqLe4OWg/HkdMhOoWofIzWjnlgjxZ0OXjkXE6JNreE83Xr7dlgBPJC9patm49E13y4V
2xkAWHfLo/QhJvDE1EXR7RpBikdWsEopNDLHq7hZv8XlVz9Ju2HhjIh6YTBsmonTiXWMRHR0BInz
Um38tYOd0bxfjBYGltSoi3VvVEAZvIQ3vTtF9a4n0bKqpqczLD3qfy6rXuuZjXClyffAR754wtx/
qrSNCWem/E5GgUHmeBIt0XKTZxthNE94T0+IHpuWSph+lYECLSXRS9/xv9+BX1ZxKagamgpN6VwV
ZiQaBw2EiLIQwy9EngM8ghtXHQOenI66lSt1i2wRb+RN2GKUKInw/RGPXN8zwOIaiPyfL2FHghRr
hhVAoKTTaTHdOmk4SdGEwWuPAbnx8qapd7AxdY6psaTOYdXvuL60M95EpMLy1HKH5xrVbQFVHR6j
fl+yH94W5r396fuYpI5/WiX3mA9yV+JF4TM9k9ltN6sQvuxFS13fcY9RCEhw8Ie1ufxkQ5EXxppg
lUc9qcK+1iU9rEHgzz2ucHU5igautKIT2A9+KS9/D9WRnmNZJYdiDijRvVfks9J1UoWeFD+Rf5bR
yVEoJgRpZEUVH32maeECGYqCUKQ3+NW/DL0mttIpjCbyIR1AzcUrQabJ9BBO8CFPjwVZrw6GElbF
haoHmJcHoreD4g5BfnngpIk8SdytR/sCYkuF5oeX3ZSownGItFKButlMgGytJBPVTw9NN6liX2bd
1jKMa44spQoXRyduJqY+TG8zVEndJqrq9LBy2Nxx6HMbPkzh9wmirPxNUaWtz+DaTq9ye9uImpSV
6XLjZYlmte32caCHf15gwaj9StZ/7+7I2m6vrOQVV6bn8fYGVpaUkfjG2YTsAGgKRbA+hqGfasCR
poggHmV/q1usM1ery5N8e5YLkYxd7v8H/sKtUBhUTGWqARCgrpOLQfkcyTbnA+CpxEuPgJ6ZILbd
Dl/Dz7fUSaRIxv2D6GUHiHHbKzYCeeoto4RpSu0hGQNNM5DJKCUfdcxB9VR0MNGCW53YN/FWl31v
4AiQfgu9a4uow3K7yj9JOoGfhKFn3nd8RaFkbSQq5hF3On778GjfjeYBfPE7pIlifa++q3k7QbV4
qlfiOI/AJuxOwBYPCo2FEeNU1tJHY+y+EPLrp9q5jB6Gdb2SiHasGjJIx8Tjap+zTg5jJqluJStm
tUHG1WkWEwnVV76S2YGGuT4UfNct576UrMe0ib2KFylNnLMz55NyhJekcyFTMlzINoYrsCCNQGLe
+WLwgz+cq37w3boESyhJrcr8SMw7wJ+6u5AM1KEIhYRrCAXi0xWBONW/DDN3V5I6u4IjkDGCxgHR
qQ8E1oG1kM5DkhwnB6uwQ+xtcUU69trsu9xNOFx+DTqcO87obo3rDb15WOn3UD53MfBzkSODdSIj
Pr3TlS4Gul1m8V2ZJ2Olv8YMs6ivf8zutDtTugB2ux0l1gV+lDh4l3dSNbWO6CEh/9dgp6WmL6lj
dso0R9HpFVmY6yME0+AJUXGBb2iuGD6f/o4STUs4dv/KsW5sWfCMcPfH127KQ30rOgn9h8u9jvGP
dubo6MPW1EsOVYfy4ZIiXM66vVp9WShlGOBtv7L39vkFpYwDstsKQm6iuOgibSio3hbtHF0xwCIh
Bj0vDCaihwLyVSH6+ntBlU8CswWOKnWnklAwo0wqZK8hOUux3lsKphhAYiH+IFw7kzL1U4Y3jnbq
9OJj7CdHF06EzNGCJkBkcGRfhLdaHzB3/e6X17Ii9Ry/RxaxEJ7N0oGtTq/vI8DD86IlWuTio3Io
ANsdUQ1DZUtu73nfT/X0UtIoRUkmhaMgpsjH3EeALFUtZKHqwTJXz2q8k8ub8B0heZRxQG8R2Fw0
9x3nk8/jKaZyCGWLjmEo+wVoCTwDm/4YCVtl+KUwIKXd36Ysu4qta6AYoiFBMqeDCx3PCb0f7lPt
nOY1Z7iZ8YUaartSug0nnBQGXjaH6DUA2aTChHRo/8e077VIL873V/Ctf3aitUkpQG5yjywYCz9x
e4zVS8gLXnBusG9bmC7j3Ets6Cv42SOvie6MIz497wAeY+16Eo9LDzV15wgjUJbmFl6lzR21Gc27
k5Jiu5fPXlocimV27Wl54gGL2tPkSuuDtKCBaYv3GJ5wbt/0b4ZmWqFGfX5YdoEJWwuvuTKX5rHl
QlfQYVwb8G9StScfZHaRaffBjGPd7bNtAPJJoyDqnrAgTClDMVICpYwJtR2s2bKmwHHxsQS5ArHy
ikR6Zd5C6z199sCldZjxwsDN/zkpRwOJLBfcuDTpmdOYxaMHclRPvQYF2tMlXrY1swqdoE44I3nB
cpUIjyBvHxum7irktkDL7Exohy5mr0wQywL6DLHke/SUl8y/jXQWyXBP3PO+afn+E41KUPqpjLoq
bhsBwLgFymgfBk7YvJsbpaioo1PfiZSWrS4yxNYopHQyLNEUScjlNQlzqPnS3x/eEIvWpwVqjn4l
Xh+lGa3BQMaT8tDxjACKKidc7j7hUhAC4QbMPGLDiE8EGrmWCqYIExtinz0FSs1b/uvOcivPt/Fb
XJqPGZej9aLyOGfW9VgdH7AtWBiHrkAfJUf3JJQ7f6zw+6kC0p4AN6fph+vNngS6RfrcfAICZR3z
BEmghiTeD6BGMO+5+jPe+NPxsDtsROBAvIKDilw/QHodmnGU9r3emwKCE0u1zR854KoZnVCj1jbb
KPeQuNkYv9i5u5JgebAChcP/6z0QO2hoU9QW+PvKIisgfsolTULX4emuuP3EmdSPVYiTLWKaGWLS
SYrRG+DGyB7NnLWiJ49Jkm+K1r6yowAqkAl3K3RoEF2kw+pLlsCjgaRPg6ucL2E6SczOS/B+U9d6
J/ssASXI14HN7Je/oNuuArsEuirG9MkcI+U7VH+YENgQp8VMP9/Bj8+i+nsm9gsxqKugPaWmZBv0
4aGbTuoPj8lMLEsbz+qjjRpV8eB1VpehlJZ7tmhAVtEp99mGE2xrJCjsh3HOoWxNJuAIHoj6Wx3g
CjbuphEAVBWZa6wuEENwxYRxtGOcAMfrqNasBc+fvHGDmGOQ79s+/K3MYxn4+pxPL9pNkiMgn+uw
0AeDREnq2jasdj8Wv2oHA0b4yZs=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 is
  port (
    s_axi_aclk : in STD_LOGIC;
    s_axi_aresetn : in STD_LOGIC;
    iic2intc_irpt : out STD_LOGIC;
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_araddr : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC;
    sda_t : out STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    scl_t : out STD_LOGIC;
    gpo : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "rtcc_axi_iic_0_0,axi_iic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "rtcc_axi_iic_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 : entity is "axi_iic,Vivado 2021.2";
end zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^s_axi_rdata\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_iic2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_scl_o_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sda_o_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "8'b00000000";
  attribute C_DISABLE_SETUP_VIOLATION_CHECK : integer;
  attribute C_DISABLE_SETUP_VIOLATION_CHECK of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_GPO_WIDTH : integer;
  attribute C_GPO_WIDTH of U0 : label is 1;
  attribute C_IIC_FREQ : integer;
  attribute C_IIC_FREQ of U0 : label is 100000;
  attribute C_SCL_INERTIAL_DELAY : integer;
  attribute C_SCL_INERTIAL_DELAY of U0 : label is 0;
  attribute C_SDA_INERTIAL_DELAY : integer;
  attribute C_SDA_INERTIAL_DELAY of U0 : label is 0;
  attribute C_SDA_LEVEL : integer;
  attribute C_SDA_LEVEL of U0 : label is 1;
  attribute C_SMBUS_PMBUS_HOST : integer;
  attribute C_SMBUS_PMBUS_HOST of U0 : label is 0;
  attribute C_STATIC_TIMING_REG_WIDTH : integer;
  attribute C_STATIC_TIMING_REG_WIDTH of U0 : label is 0;
  attribute C_S_AXI_ACLK_FREQ_HZ : integer;
  attribute C_S_AXI_ACLK_FREQ_HZ of U0 : label is 28000000;
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of U0 : label is 9;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of U0 : label is 32;
  attribute C_TEN_BIT_ADR : integer;
  attribute C_TEN_BIT_ADR of U0 : label is 0;
  attribute C_TIMING_REG_WIDTH : integer;
  attribute C_TIMING_REG_WIDTH of U0 : label is 32;
  attribute DowngradeIPIdentifiedWarnings of U0 : label is "yes";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of iic2intc_irpt : signal is "xilinx.com:signal:interrupt:1.0 INTERRUPT INTERRUPT";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of iic2intc_irpt : signal is "XIL_INTERFACENAME INTERRUPT, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S_AXI_ACLK CLK";
  attribute X_INTERFACE_PARAMETER of s_axi_aclk : signal is "XIL_INTERFACENAME S_AXI_ACLK, ASSOCIATED_BUSIF S_AXI, ASSOCIATED_RESET s_axi_aresetn, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S_AXI_ARESETN RST";
  attribute X_INTERFACE_PARAMETER of s_axi_aresetn : signal is "XIL_INTERFACENAME S_AXI_ARESETN, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARREADY";
  attribute X_INTERFACE_INFO of s_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARVALID";
  attribute X_INTERFACE_INFO of s_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWREADY";
  attribute X_INTERFACE_INFO of s_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWVALID";
  attribute X_INTERFACE_INFO of s_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S_AXI BREADY";
  attribute X_INTERFACE_INFO of s_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI BVALID";
  attribute X_INTERFACE_INFO of s_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S_AXI RREADY";
  attribute X_INTERFACE_INFO of s_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI RVALID";
  attribute X_INTERFACE_INFO of s_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S_AXI WREADY";
  attribute X_INTERFACE_INFO of s_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S_AXI WVALID";
  attribute X_INTERFACE_INFO of scl_i : signal is "xilinx.com:interface:iic:1.0 IIC SCL_I";
  attribute X_INTERFACE_INFO of scl_o : signal is "xilinx.com:interface:iic:1.0 IIC SCL_O";
  attribute X_INTERFACE_INFO of scl_t : signal is "xilinx.com:interface:iic:1.0 IIC SCL_T";
  attribute X_INTERFACE_INFO of sda_i : signal is "xilinx.com:interface:iic:1.0 IIC SDA_I";
  attribute X_INTERFACE_PARAMETER of sda_i : signal is "XIL_INTERFACENAME IIC, BOARD.ASSOCIATED_PARAM IIC_BOARD_INTERFACE";
  attribute X_INTERFACE_INFO of sda_o : signal is "xilinx.com:interface:iic:1.0 IIC SDA_O";
  attribute X_INTERFACE_INFO of sda_t : signal is "xilinx.com:interface:iic:1.0 IIC SDA_T";
  attribute X_INTERFACE_INFO of s_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI ARADDR";
  attribute X_INTERFACE_INFO of s_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S_AXI AWADDR";
  attribute X_INTERFACE_PARAMETER of s_axi_awaddr : signal is "XIL_INTERFACENAME S_AXI, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 28000000, ID_WIDTH 0, ADDR_WIDTH 9, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI BRESP";
  attribute X_INTERFACE_INFO of s_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI RDATA";
  attribute X_INTERFACE_INFO of s_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S_AXI RRESP";
  attribute X_INTERFACE_INFO of s_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S_AXI WDATA";
  attribute X_INTERFACE_INFO of s_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S_AXI WSTRB";
begin
  gpo(0) <= \<const0>\;
  iic2intc_irpt <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_rdata(31) <= \<const0>\;
  s_axi_rdata(30) <= \<const0>\;
  s_axi_rdata(29) <= \<const0>\;
  s_axi_rdata(28) <= \<const0>\;
  s_axi_rdata(27) <= \<const0>\;
  s_axi_rdata(26) <= \<const0>\;
  s_axi_rdata(25) <= \<const0>\;
  s_axi_rdata(24) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7 downto 0) <= \^s_axi_rdata\(7 downto 0);
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  scl_o <= \<const0>\;
  sda_o <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zxnexys_zxrtc_0_0_axi_iic
     port map (
      gpo(0) => NLW_U0_gpo_UNCONNECTED(0),
      iic2intc_irpt => NLW_U0_iic2intc_irpt_UNCONNECTED,
      s_axi_aclk => s_axi_aclk,
      s_axi_araddr(8) => s_axi_araddr(8),
      s_axi_araddr(7) => '0',
      s_axi_araddr(6 downto 5) => s_axi_araddr(6 downto 5),
      s_axi_araddr(4) => '0',
      s_axi_araddr(3 downto 2) => s_axi_araddr(3 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => s_axi_aresetn,
      s_axi_arready => s_axi_arready,
      s_axi_arvalid => s_axi_arvalid,
      s_axi_awaddr(8) => s_axi_awaddr(8),
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6 downto 5) => s_axi_awaddr(6 downto 5),
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3 downto 2) => s_axi_awaddr(3 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => s_axi_awvalid,
      s_axi_bready => s_axi_bready,
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => s_axi_bvalid,
      s_axi_rdata(31 downto 8) => NLW_U0_s_axi_rdata_UNCONNECTED(31 downto 8),
      s_axi_rdata(7 downto 0) => \^s_axi_rdata\(7 downto 0),
      s_axi_rready => s_axi_rready,
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => s_axi_rvalid,
      s_axi_wdata(31 downto 10) => B"0000000000000000000000",
      s_axi_wdata(9 downto 0) => s_axi_wdata(9 downto 0),
      s_axi_wready => s_axi_wready,
      s_axi_wstrb(3 downto 0) => B"0000",
      s_axi_wvalid => s_axi_wvalid,
      scl_i => scl_i,
      scl_o => NLW_U0_scl_o_UNCONNECTED,
      scl_t => scl_t,
      sda_i => sda_i,
      sda_o => NLW_U0_sda_o_UNCONNECTED,
      sda_t => sda_t
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2021.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
lYvhEjj3nb5oH8uSNLeXMIy7nJYVR9CgwYrS2YsK1wH0yG7GgJF3h7LWVAsRpUASOB7rHmuPVhb5
Ot5CFu1eFeE97Zpvi2xwlrFd2yOm/xOs4mKX3gkTIBIJmAKj42AUYk/LR9j6mOwXFIQmoZqYXHak
Pq2yC2ljr0hY1gwTFtI=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Z+2GQWpqmewONlHVkL658DHQ1gOkrvPjxsrm0NDcBmt2DgE1WctRC0/WtmZNRR2P9xNPEc1AnD3g
x2bmQ9ClncBm4tJJUerktYV7SZWaAFXLpL0mImalEctnoiL1emAUpqT2xWqYmc7/Up4fedi3U63/
6fZpFkfLPe1f/3mRlu+DKs00gVRP+t6V+01C1oWFsyvdyS5tDx/D7YWjpI8AZn7PAxGanwdNWWSB
/kAFPcC2bUzb0T91+nSe2x7K7ugumFrWpHW6iiuiY86OlLeqrAD5SZsqHhPT9GqJmSzj5PdAcMm2
1N7wj661ojPTxlfvw7ydkwisxeQEZRQ1H8LwwA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
NWkv++1uc4OUvmLLmKamw2rSfdpVbwBET7oFkV2XGR6y3sZCnAwLR/UY8EXqGYSYtRzQMSec4n13
l7DB/8txjOrwXvZKfRBpPdz4pIT7HDh50CC1gJaraDaEr18dxcLyq6t0fo14o+JyrAxZm7/nDg78
7/uEhQnwCkDeOEnusng=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
RPz1UvQF5/1bAGbmkE93ADh5aKEj2NdkJKJJhSjosDEbYcFH8ZSL5Ew53E1CBLn7KjAnpfOLAKVf
fX9beeVP5C5vU0n7ZMu9ISDuX947ttq4eCcbaV78UxB5l1Lj8hlouzML1BQecqW1z0mUCgW7CBoO
kvS93cLpph/VpfSwuTwO3q41V7Gxeshrw2U3zfZGHMUL2TI8fX+U+qCt5oG7UGDkIiE+SZRN8eQK
SY18ZEkuzeSrAbp1xn25WHjeUYF1dwHmcNf4wRKiww67b89Lqk9DBKAL9rsw0KWuua8qjESM8t3w
D+f6RYj2AciBO842MNa2LlXNkWM+oLq1CtukmQ==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
QcQzkZp4Sch9TwvI82NYHoYu7Fu4A68g8HQ0GQQvhgP0VPOA5fVtIXlGeuCjshtvB9SbR/JdhJVW
H0AcjAKKgHxZK+en5z2azbfr9d1BbF03MjLpFIxdwUacvQfXpyvYKYFtjplThociLLWtOUmXj84s
4nP0l8PXdvTblIHap6SfZL6Dhv1jlcCTvUTUGoULVvQRU16E+vFCep9sJnLwhCCldBnB5vBZ5TCu
AXnNJpF2Gx4Y+BC9c7XyNRkVfKm11TUyI3pc5OcNWX+42CRvLbMSKG711f5VO+yZsWi9YEWqMTjN
RN18y3FwbJ9g/6K9ZswbGNgjRnn7l2PRbFrMKg==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2021_01", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ic0gE1G8ZymuhdpWjbURYCva14oPCOYHWxeY1WbqEo4fRdhM6YimsmNp3RyJRpeG6TFY0iDQtGg1
f5g5G1LTD2KIG+dBZyfKNnTE/ZOWrLJOblPxV8gmBtOye+53NJXzi8+oEuZceCLJxPBg1t44/kD6
M9x687RC58J0HT1/+RsMdCvAGIhlkdNOkb4+dhOoGEPVtNJhV6u4ccNdcnLz1ZaIW6yGByR8UXna
8XH9yb/yWXZzxveULhlxfYe5edpqYlF99QdUnueTFFmCXxIYP4G0xwFM1S929iLWZUS13jbam+X4
5SLDsqw5epDM/DVK5Cv0VD4JajhRoM+fGT/I4Q==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
W34Gq4IReWdH4guFD03wBoHFTA+s1wgkA3uEFz/xWEihtgcet7BzSoGE0K8FQKLVs+D+mR8yPD8Z
vuUkN7L+imyxs7FeoUUpCBNbo0z5XahETBApULQzISBGdsC2f/p8wwDdoHY5E0UjcHOTr+Pah6x+
Kb/OiJAA3/B3geutymFuXHhdGJVoLS30F7CpbZpHTVoZZBU1TgUTFXAySsVWu7k+NMAoSxDKr4k3
10DyqW8wuvTaTG+NdumVzlwtmHHXVSiGk0//Q/9EJmzEzH0Pi9m/wmiONCYRmb0c/K5YHCIs7xNF
nWpl/fzOUJQequCzR636PCmQz3/wSjGRil3HDQ==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
iEsUxC8JQZnRxQOm+O4jwBmkm5PoeeMBxaBqVOvKpTXSyjvbLGMDYSb0fxpNvdSJbtZpFIPnAww+
aq3rl7doHEf1kjM2dC4rjvZWa0jWRoJIANcbomcPl6IeiRfAUGCGIDrNDxK+Y3GNvZf2de79ApcB
dTaCVwgrbloNzIJwiJkRY1og57CtPhYfZGFMkwwQ1yHtCyOiuh1DFTM1HOr7jtC54Rj43wY2EpJp
V8vuUqRPQXW8kinGG+26i34AsoOI/xAYSbvXdBHrgwQSzEVIApd8q+QxH+P/twlQ/rFGh9QkEtsf
01rrVJSI2TzVwOQBjP9yRmeHw8y91krSW2dGHHjOd+HVO8Mpbdh4nOvQiYQjNK1lqwInPGOH2bM6
kuUfNcfP9+0NlRUDVuuhbzPVr++hGny3Hvo5Aq7bQqtKrYhqiaLWIWoY6mFPGyfIoZrbVClEO/oY
G2CKj5JTQTRFxNUtusbqdXg+69YwdnuXoF9oFfaVJwpFYlKtWBm5LeRv

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
YKagekiHOyMnMVPg7PmagWsOMo70GABOzboT0+MRxNHoWf+7KtPwFZmbZAZPMjbv2wgx5vSsG1VZ
GZlduGJPTey/Q2+Yx2fvgCJb2dlR/HDmPB+1X4vVosJEw5nD6m8yWJd0L+NZCG6gtRelGjAxjm68
yPC9qOiRc6jrOM91cmFC6Xi2jeY4t5FHi4zmBceasIzRWIBnat7p0fZ3CZaaY76+K02CE2jND22R
W0XlRGoYVtWNukn5s4Z4AkME8oKdQugjp9rNooVbn7sWp5td9RHT1ZxOWgINwiHb6D9MOnsOSGwz
2K1jXhGDdXe4TOnFPIn6VglS5Y05u1snfUxFlA==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 164896)
`protect data_block
8p7l+4+vHhoZRvmCVAcRhoGdvJj+xWQW5zSC6dfWIFe1VhXq1FQfMP0C95ItMOzy5hvwbfyKnt9z
LDhDo24H3Raidlh5xp0LF2LcottFbppWEmbg1enlskhVCamIdD9IgDJ88JydtWrq+ekmpDLI/FmS
Hk6pLEC34p1lAf3gYbeEpDCBFk5OwXkx9CQVwhKmQQW0d8F9n1jxzJ02xq1L3B1XDBuPV7n+Ozk5
FWhqpWZcrkUNMAKwoRT5vWe+tqDOaHeW15GUmSqrZ5ylFtzkhNGsa5KQiFFhKtlSpjhy9C5loxVo
vKim06ERwy5MyeZpMj1pPlL05wsCktU+7w7CgnLBJXB9x0WC3kO+qM+c525Z7CaiA6EhPmruSXkw
mAd/wTzi6AUQ/VkdhASgxSroYFfVxTcS1EDqbS+gUKS8KslWLfSw2qR2GFtOrktejE0m/qZEuvs1
RQsaT3k3a5x1i/sP5SM6IlMyFE5MyN33Bl70t7K/HVsWa3tkersMGCtOhJWlApvMrVKuTdhNb60+
Z1s0bIX8J6FpjGiqmWwy6tCUAU9tppun2BPh1FpwVPclMp0KFeBeSKrUFRjRGUJMkx4Wz375yZnW
kB/BD5qtZqsjva9Gg0sH7tvANR92HjL4xZAlDlTeP2UFBu3NFPZQXHiv4/fy3MA51HRHumbzQvkg
2EI7hRuhM9pjWzrCK+KDWeTDTyIr3h4T31KH7/VJnwVG8QvGD6SIUnB3e3T4lzQEwgP8KQ6qsicu
Lcw3iCIBB0OaFC2QQmlEG5XnbWLS8jM16j7pvSsCArxaLarpZ36gcUP7sXsJxxXq+J2ARoUIzlHg
ojenYk4uwpuj5/PeSab6T58xXXSm2hl5M6dCOgEccn99DQMCgV2FIYD+D0MvSTB4mzmSrlQf82DZ
vidcRQzPKjY7c0tturFSNmSOYsTYlYtShDx1GTgdeNcOGUMAs/n3vVxawQbQrYASTyvxqTzAVQHG
XkkRfomjTqaVEkmUflF/jYui3N4jywL5lam7MM3yqQLoV2Oye2elVBSPfplrPzTqA8vrPZM+aIx2
HMRLvlrga+De/fWNQXE1wYQwh71QicwAKnVmHYHbhwNeyBaolfad7UqbBVMcZsZrgm+XygiuF5h9
BBU6X/hLJoHCW6DTPUK8VB/lBtW/Fa5n1gwVt86fCpRMUfeiKR1CKZPCf8rBpFWlJDQ5/7huVGmD
X94y11fvvzF9XhQXzOyppAxOtnpXGdTj9v40lFzlEBvO7pQifTLcRXRhuWRWXwgkyCawhWrSnuHG
hZbXhqavfCfmmzLL+0jANw/bBqos/hsm+5LAdmN/VomXBQ9HP8pmpLByjJAPpGDMsmUSRfeXjIGg
b5QtZGq1x+bM4IpRcwAhw1WwCgFyGxYOALHTNm2jyMOSVSbuESLw23L8wLmkNheYT8mx2jzZEI88
1dbGhrVj44E/oeNcknhZ/6Gsfkr3x+dNcDzB0zoPbdIFGgXppcmS3BGihxziGLyTXOYBUG6lsA4C
jnPrmPK0Ayq6+YZjLi57j5hzCF20YyrHlX7ecoB6KqdVOasz48g3pDR9PJMP2E9aFSRlPqHROoHW
Ke0Ftc1i1B57j2+YNOybwB6LNsIpDfTOrhxBtgK2PqBcNooJijKD5xIolPmVPmaTCf8FaC6ZYuJD
reQAvXI3F/n8TTjQVaTYuzTJ7Qx/Ss+pdisorPvHWkkfQ3jv+h+oFeInjkkVtLcxSddQ4kxwRkuQ
8cYZkc55hQG9Gxs83T/rwf6kgnyRbqswbHc2F06gHXAbTp1/vAFwhbQ1DxrlcJOrk5pQRnQJaw/X
ZakwnvL5m97BNIcNoyJWnBi1JgiHZ2KU91ssO8tQzPnvuRIO1Lm7jGmlRhqzHjhGJcpreg55q3Wh
91PBoU75bCnL78j0y/XQoC2TaLuWFepzSLfxPbN5Kj1n+ZkA+YrgKeR6LbHYXGWok9vlDsQgcOa6
1wMU8+GyAfeqjSTfiqKlr03Sc6OhFhzpKANi7CgdNbiD4SKetIMFI8PoKuIJsKuu6pyhJFt3rdeJ
fHcjTpibT0MrZDO7gL6U1deqIfmtWkmIAl4zNuPxbxNiFLSxZdQGDBU+n6XuImwhp+FZSfq2jBm5
99xWu6rAg5qRViOotXWROEVGfcQbxuidsZDN65K4QpV6JHsN/vMx3B4hDancORrnA/H9b1vjELFP
yW26vbNd0TK8Q4KJL4VdL7Fj/aUNOw7pzzgdfPvXWmgOiP04mXVNKvaTOpkEzxzefizPOoKbouqk
FQfendgPcw9HheYM3qiTmV16OOjfCXEcBzYjypUrtGVANvtF7X3BWqZcF4YttBoFXhNuqHE5Xg0K
qEBSc+BAqNWwcaO84RnyYvkcrT0W3RtJaJM8294EwhzXSRgUnY7pVyM4jOY4i7sV/FzAcvWf2Qe2
g3CDNrQqZ6D+KVHMAa3PT1j47VPsX16NHE0nFoLIRHhyWdC6iBWgZDPboDjuBFn65ZrJSQZDfEBr
QsAeADKr17q9VEeYv6zRArVDPrVrKe7znw2Dyf+Qsxi7R071yiElKQeq2WBQz9pZVj0Hdra8pfGL
tGGZGSQXwzTUlit/8gnSzFLpR3Y/Jt5T6HstV9bA/OYxmYUGDscUXALCKYBKBhX/0ZSRZ5KbUwvC
VG3DZhSnkzNWHKQhn+jck6EislzR80/EZPO7sorTkFRddp1BOyvEI7jcmUEr4+CcgRS3Y5cp7uqC
03S1Bgfkt/Ahk+EfMcqvsXklb8KrVecQwGeBoNdC8QM0jomAnS4ueE0SrNe1T1EeYwRht6zL6+gu
FmAm+JJhwu42pWowI7NEGFLM0WnxHqxflBijo1RZIjsicWVxntFibrIiuKD94IjOQUb6m5MteVr0
hvUCOt6x9S6WJOpcmRTQBU565odlMv3uouOQT1nzQb041lIY1I/BrAELWK4t7aKu4DF7/jr2EBN6
3t54ERUGNnmLBnNRvbX/j2H5S4Vg8sCVFMoC+M05JnzDa0lkJ4yjiCIfOHqFV3x0DsdKy+XEuW3m
+uU/lys4pWnx9bVtKGMrvrcRCWmwUfP/kd6Emnx1QKT4BTEpMDioCKU05QzHOftvGRqulZXSK9hL
GAWct012FX3UR3Y0PvTzsPxFqlwEoDbY2OK4M6Zd9XY/zxG8ZjzP/jmKCVujSVrt5o5jx4AE6mJP
DuU1Eq3cskGLjqPH3qY3fXhJ1JOb54q632/UQ7gt258aGed1F+ply70qdQrUIpEZh9LxgPUAFkLo
t7SqiWGiEbfdO9VTujSJUS9SCwueAVwN65KrkwJEk+pg+F2wpsyIeNXd/A1sUUQWU7qlqRJn7V8o
UzZw1JjXQc+AnL+7z8Ox3aljPYuj+NhbvwviHmR7CNbwQVR9gCRdQiI4ZXCdYvphvidxRE3khbUk
Z+4w7ZVrkdWaSgqBAm3pMdku1Fs5SSu3WTQOwdILrfNtRbm52DtSpdn3nXv7oX1VObIpQKEMW9Yc
LB6R5v9tmg4r7c2qM63ePeQAp7tbOvQYrV+mApi4wtqNGqIj43qp/wlTaiu1YNh8kzMBnFB8b49+
7STqn9sGRAzQ5w0VzhTZsZg/q4YxH8RoEOcyhmCHGuSd+OebqfvYTwPRI/wuGsKtWByrtAZhYjIS
lEffxyBWOqPvSgQEBIAEUN+1I4UE9hCPRQiDYJLeXpPD5h3e1JGWz+8D6BWQeh7GZ8HxIsRkl9Kl
jW13NGZdR1VPiZabxpsPIzIu37KMrw5k0bLX8kzVfp+Irs0xZT20yFibc3KmelgiGyDBKWN5Sd85
eEQP8sEXgR0H19TlxjPijb0YDVzr1I5MNnB4luJPrCwocwFrTZ7L6dROsq87fB4NWISXr5I840Vn
EPBUH5+MJlJuMOz4GtUE3+dX2gUWFkdu8QaqUt2OrZoR6xZ0k5vbh0nFdms+lU8S0KvdlabXPRze
bIsXvMpmIeRSGLAoe4ADJ5TQkTqj1IwyvojY0asBkPFqcjjeMevknn/o/AQ4BOpS9+JKk4UeETJ7
sLE0irMsDBq+rESZ3+P5DLXv5Yh/fKkd9PjxJNjAE5W2RFRwNPLLHGFwULSSsE1PMomBouveAg8Q
9dD/7ImgOe3kVJttuw4qjjAQlAYj2eePdncUqT2s38tKsyvY36l62GFWbdVA5j1r37Pz2msvsJP5
utiqrr3jK6T2PA7QvXRVw8P6i/6JXohI4dNHp3cc9k26SbcZL87cWOnDKPjsUHsdcXiorH4dIB/H
srlTPcOVKohno7L4/gS9j0/HPAF4oBYtNyR4/f+3KmYpbKOjij8wrIk4wM8tPgjbggEwkPRz8u6U
6YOkq+vPcqUJoIxikOKCDfOLc14yPovtlQdOZ852AtO8QCfBu7ajl1cf9hlt8Uf3qFicS9RItWYJ
MPFeGwZud1/Y5p2fxkgT9W7SyskL0P8D3bi/X/KdrePV5IAM1K9pC9mbFfmNc6X5OLf1DPQeCVOV
PsoNXHNxUs6bDNr6C6GCu+sZIJqTY5xwCX/3GXK3bERMlKHMOa4KuYpOa0gXw3FTdO/kFMljCr7K
n4p+Or/ywZf/wN0fVIhiGVguLTtKBooTL7BMDHDHcFHJuJNIdkfpkKl0dYSM3UBC8yPiE2i+/zEt
ztZ97RGgy0XxwrdBdTWyl9BKM8Gf0B6qPsq0LBh/hGOlU3XhceaJxfjlIcCZoNzXWbJFAuWmFI1b
aH3xClmGsFR4ACEowyKD0hH4TH7DWGkXQqbXzxz/VCsqNWOqWQqToRcIlXlCQ4dTAHlTOqINu4e0
qH5WKpLVDZM4k2xKJ8fGBVh/NGS9T/CxZKWRa5r/DqjLXfJF9vsFF0iaRoFEdaapozKINst3dPU1
JhSitRFlm/MKq6395g6B1Poe/SNJXWekPxt95d5K2Ct80PR8Gm9oGDUqq17bEsQoSkMcuyjKqR4m
7S9Y2Mfo4fLtfc81A3NFKs4emguv5k6P1Fb+WJF0y075RWRWme1vyE5t29qskL6HPHRm6fu3yHn2
DqcnrsKql0L27NXPKygl7BNaCVs4ySv2oVy/0XaEKAvjGo/VqxlS8gKxfsSLEy7PGnjt1zUwvTU7
n+U7/WGb9UgZK44P5f+V83DhUKLZHmQrLVfU6LwOc1KdbsNxvXU0Xct0UccpLfjWfTbc0yutM/B/
UG7OFqwqgj7+EmW+FOk+dnPrThiRDBtK5OGOnwL6rMm2TWM8SLBlgpaA8yKT/wyy8A9uxlO+TnHa
UtmQrnfH0T57s2TyQ4sJ87ZA3RpndVEzYiHrVaC5RMP2VvN1jyLYSIWPCEq9vJ8wYEU4YjpIJs7p
diwLLlEcR7a0EsBhMaaQZBwOnpSPTwnpmg/2MfyybMCdOIpKd7GGQWDhtpho+nAD4D09e/pSHoQ4
Xs9CpCDxruSJa7xjpuavaf5ByNmU1JccaYghauVkQdIue62+BfrxJzka2ePf3aqkMd/QSvYgJ1ew
EQOHWFXLZIRN+asKi7mVelwPF4dVmKuR3/Xi6V9/nGE2u6QFSHcLObULpYtWUh3139dx7mb8eGX2
HRknBFMHYonxQeli4gDtSkifazWldDfNpkQUGQSBFogRqFrD5HObL59js7xqgdXAk9JnPQXiSyJT
gySQo9lRjay/BK+vXpQAvSzAyrpb9KWTqpFXihELBj4rIv7rV8DHL4S9h/YcdUo74hUKF+iHe9n1
ceyqrxFGvZ2tpl6j7rL6iWvCLn0kSw+sGC0mayTguMFAy7nQtMsV0p+LaQuSNdsLidKyelGpD0K4
47eYqzZsXA5WGP4unHfHdu4uoL43mfAVT5Zm8mhJJt/ZeJs69MRy4cc6Q7mReikGqqx33Fzelba5
pIH5zvSyry+tTX3IzwS/zZefFLc5VDpFuYtyInUhBmivpgLjaZo0zHvGqWgqA+BvCd9X9xfnrCN3
F46VcCEl1YdCTGXMSQf78cY2sf6MAvyrzYMAF4CL7iseEJ/VyDd9PlzuovF2kLS/rXwsqhiiQnme
dVr1Q1bXHKY/Se8WVv9/nYbvF8+Sxl5Il6X8kMwIbBB61pWQdVJ6F5CVNoXiK/8TFri/IVde4Gf6
itG08e/B+zk9gx/Q5ag8G2NKmpe2SBqrCewQ8l1VstiUnyKRWyKv12+RK24t8gDurIF6eriABZvV
eA+u/j+cFX3phQsyfhq2AseuNYrbg3WvmI+ZeRn5TRP39hos8gyb0VROjOWoWA3sR4GbyVtdD39M
0Xz5SkaPAYRblJZTrfz96Im3/U3wXS48wSBAyN7FixJt9KYYLzNVMwzmg0lKxnSCJonBkQmZ3wpp
t2XXVZvEgmlh8a1eeKN04dU+rmPm84dGXr3S0jwCbyhTFW2+j7cgYo8e6Rlesf9XAblonqlAYPDG
vCPrqOAhLYbgvWIQd+NUCHhWBsb4BF1UO+trVwTUCuc51jYNrRAUlIOj208hfaCDyLFqTewNCFkW
w7id8kXUBW4ZtKSe5WH/6ZZeGvpE1Lehu6ii0o9G2CFJLXP0SCpw7f3JzPNxILpt3iSBL2I2eJ85
EUBreNJLLoFSrCwuq/7P/k/0fe/j0eUZKzdeSriy4DrSsnlb5kpqSosyKnESV5ZM/sDwnELcuCxZ
/dRFivHBQW8qUbf9DkFeTj3nTuUN73fxPaT4d7adPAg/j+nBvSRnbXO7WU3MImxBDkwn4LrDiL4O
LeZursNrwJ1H4n+db81RhPHSpazFn5GA3/wuj6wV4N+GMxiOhUhzKGZg5zATevPyedyRJ6g5WwqX
xmeJZEAWFcKXGm9kDnNmWImunGoPC7ngkOdYCLNUxMTPrbp2aN/aKh1C8BcRw4G8+NnGAKuKqGK8
6dckJTM1a46Iz5PDH2g02Ak5rpZrjQgoic4B4oCsZJEc/rn10QYWX+b9rD9PGwHzQXhgCUwEjHCy
l6X8QHisk32RUpP6gC48qRbmbjvRT5WybK6L20OtHyK5AtUJ8v8cTSsFSdXSoItmqESepOdsnia0
2IKu+H0HGlKNnFVEoF1mKmOq7o+Vtk+lH5bV5CM3ScPqeSFv+YXgKafoszHtV6v+OXDB1Olq1sPE
LpI1hOi31iwEZgtzh3bf8U4H5MDyR/Phmt0ATf6urCZMzsePncyWdtsPnIXr3rSwbcJ/Gs6xN1bR
4WA517ncmwHqCgAKWPv+IHeG7dGPi9Gg6b9jAdXzww+f1BmpHkXfEvTlEnpnrv9liK0OC0s/lG7P
KTNW8WlGpwkEb00BFcXdBxY19pYug1Q8KzEPJvvmhTqXti8hfTLebaiTbfjri/v6WFjDEUCrY74m
PpU0k5KKI5cGXPSVtaLQ5C0q1TNyMHhVbJnR7ZW7yMpoVMLK8Nk8VfK5pY+6P6lin2T9meEu3IVk
DyGo8CgjvejXtTDeHXE5OnxP92aHY7Be/3YzT8XTcjCBkPD1EMat/K8eNHl9WEw/Qqu65rVNRjz2
IYe6cr10CSm2zJyxZ2uyt4nlNa+X/w/NWkuBtcw83DYeGFyS9qtHX0Q0WFWUR18rvjk+5LCTol69
eArkiQabN5p6r+TRb34GxH55B38Y4NnGh0EhaRzhvgJJb448YjenwMK2OMV5v44SVzJpr97IaazH
gEbn4aDLr0Bv7OjcaN1aDR8Myosot1nIzrFzw+jfhmS61gXEsnZq9vOIeh78cjpyTkuJmHLTtonf
O6gaq+yn+SaAO62+klRyP53HukyCzslKgV3omEPpZBvhISfbIe1NLY4+AeTlh0oZM/S68qGf8dF9
F9lb9tBQ6ao8a9ki1EXnkESBSgYJR4bO3q2t63iHnEi4tQ9uMAAncbUJSEHoSZ99jsRrdxlYWhdc
G483YlKspY8S9X2aYNV4YASmtPgxDDhrUn4QHEpKrIJdU+wbbD1qjc7BL6OjEke8WhGsNSmdjhX0
gRxZOU9Kvm42GZ6W6TMf5aPotcc7Jrs4ZYQ6wmWEIEFJmIJy+vikHYOPoahgEHb8olC0AB7CakHr
miqTwxTeDRPnG0WqGlJXICMI2vBTPq4nz3A9f2Zsze+TNLleWYl7KJ8KmzYO8PXQTBgNck/c3sbN
//Osrg4D1rBs0abivOuCnR3XYCScQRCCWwlcF1fmX8IPaWopyW7vaLjCJ63elgfLSfzZQT5yETju
Kki7xNSfSBZ7jJKTAwoe7KgmARvqLOd0IwNdHRhprDr05RQ7SaDf00b7cu1v3pPCIC0HxYjhr41u
8zWBcRF390hEAZXqUWfEOuZOd2s9jzpDP0b0SDyN/HNuZMi7fQgeNcM2kSNJJ/h+nqQZJMdL9Nuv
wF3Lx56jzVKU9L4tEsoNpvzPkXKRxKDZxOEFxe4c+BfHUIEp4w3vbYbvKCwNEJBvy21YdiRNHUjq
McDh3M0SZeVAZfJjPCTM9JHw7JfhIbMGSKdvyywjgWkuJrnWWHKdNlxvvyp2tSQxsAo43lexoQ/e
UyPfG+IolL30JY1X6AKmPDYSWJgu9JFUXNLvTISaOgNKlTD+jb0H9CjIn32yZ59PCO7sACnAkJWl
QGWKtf69P3XcoIFhNHb3AEJTOOAxmFP21e1h9i171EtCHoUNPzWBT7qcWVWGkBjqtQXEcvYkepDV
bbXwX5JBUFRHC/rlKPRF//u7grWV6/gDD2tch1tJkz79QLQFl/rh4XXQTveyTFdKAMhCfS/n7Fms
eXuGYV/SQby0na/TdS0mhNVG26f6Y3t1So3koHSO0dGeZ9qG8wLsdZMAV1xW6kMe41bHNp/DhTdm
k950Nev8LVATAOB0pJyARbBU19zBcObGSeuURrZZh6MVDyaaJ+yfWEqlXTnmR7qxwW4Wbz2JiKDG
qAfMJI7N5BRxswbx0L+szyRsN8EvA2lCr3nLzouBLySWsmm63oeQa2iYY+v4BUdq/OyGeOnwgYn7
8RQheTbvlE4WC7cjlsdbqwBQHY+hqH6+66j9MZXU7aNiT9aRrv1joOsdslqaHL63W2E3B30fsNBy
+J1nlkRi0iOeY08UteCuzbkp2RZ5UeTST9II4E7Rx3A4iP8CDwwbvBjjEYWw0RFSlivVa01sjV5X
eiGkgjcZP4HK8i8DVr15aBEO7FBE1xNjhfyqCVf+pLxJuFTzEzzJT7Roi7wB2/FW9aSGve2AqXEJ
CisPQxmbvcRiNkYQq0o3lDqmkIGKSLxODUdvunL59+czTzLgz9Ka9hjU4MLEk6Z3qdoF+y1Zi9Gm
DjUSwXsm/cMB2DIZYgo64R02FxPc5TIshuzqOopxYQYVuVsXQkKMuwBWeVt7E2lFSohs2VzEJsjX
SEFH0HwoYCP/7t4h+yeoHg9GqWMqGY9jelCXNdS7Zv8zTp+ZYqE/ERk67SLGigGaOKzny0sSk0s/
3F9z92r6lvPoFVzJ/Ez2oGegsM9dC1Iik2EC2pAm1hJmQqs4lBg58i1th/OhJc6d86XEXTv0R+1g
SkJWJ0BhFM/Bxkr5+5j8dnRsvgQKWQQVLCDICMUY48Xh15hLNtESeJFdbLlogY8mjFedS+G3E/uv
RkcrsNGrUpY6nP4o4ssj7Xft3KoXo1S00g9Zw6eWNqWLNfv2zNFt86yZ8hnzbbE5hUkOv4zjT8m6
uaSOaSBFyJns8OaqczJl8ysqUXq5lQJeDR6bG81zLhHw2ePsyg7f2Z3CIHE6HuHP6coA5EZ9Chin
d5Aw9XjgUyUKWdJWJ7MrJwzQZyYpIziQbM6kIUcq1pi3PsUriiEtNU9S5dl8wWrLyhe3idKpi4N2
YCLXacNzcfEnHQRSPTmPqpXQf+g4YD+c2zJJBbypXTNGDtWlyG0Xgv1CGPrxInofNty7I6zF9KjP
9/E11mRN+wwqtDtSzne5ee9nvrbdqHubp5cLBCLbgv9U+o6rV/4Bt6bZFrdPDnHUn3mR8wSE0/Kq
Vcv+wqkJYT0eYHDip7GngaLk+CP0tNXz6wv7Yktk276PxrZGzCu0fC/FuqLiz4qOdY5zplnOE8IW
Y4c5899+vYmn3PTHmrIELcNemXQgGnW9Y6TwkBoZK+AVMdq5OUh0Xzj9AtDKQ9Tp9c2q4uutEp+Y
6fDqAi7MWni3lIQUN153qIZ8HjSvPUpr73Ce3mdgK6SHyKy/MjH0JVxVeyZjntUrwgZUXkPqxTvy
B7LobQRfsqOTh0zv+QwP4QbewsqixfT2ROrie1xQl5jtewCiQAr+yL+yxZWCZJ162SR0dE03WcKr
QXZJvXH3P3VwHZV3qxCI5pVx5dpnFyTrqG6PIicygIZu/EPEZdBhnXwuHH+ZA7HSfqCciCqvkIBo
dv3vgJaRnDKUvaywb4kXsot4EGxVXZhnBJeUntD4ed204XRpLncTkMXm2B7AbQ5B79FBFd6KKmZc
ZIOupclUxus3hrHxhItWGjZlfDhbyEyayuaM0YwUZVgkiPMhIZcQsprcx6VAgSXSFsH+snCjEFzx
GGza6zH1I4FhR7D+/CbwvCqqMuzzkF+pcbdhjnFR7Eq9HJ1ysqFitFzsWWfdAR/TL3tQaqWmtyVI
/DxcjDuj70sdrSGOIrTvOfHLZkG9/n6hOdOzQhVtjw23MKXfn9+AHFSLawcoAowKGlOc9cyAfUdH
4R4j5pJuhWlw6Bpb23C2mooCRC3+QAONi0CKMGr/u2ukjhuBKFqvaQBvepR3OPaaPnuF4uVWELrn
4tA6JdTNmnSeuHB0Oz95HzY6WT6pp1sWEb0OFch9l8/6r2pqOMPAsuKgWJ8BvXvP9oIHObrvZ8LR
pj1rKdY8JEyXZO1tziuzkneh+Nz7OeVZuZ/DNbeDTkRisXdBr4cd9tJoEEUCF2XfTXejhtBWS21p
UeMMNvZPvHT42gamLL7adQ0K/zNPMAMVDjnxmotQStvFi3vwtgmFfL6fzvQzPVxeza8Y04Of7F8y
1DyP/Xj81vfXMFzd2bsNlD50eAEXwRB5A+NaY9mNMHiOTRAbcctlX0ybB4LXJAYy3mXLj4GAnxAj
mIJCwF1k+LenfK8s39B5EH8BRWFSzt0rWcpMJWnbJrU0ElgIYRAxXPHdtGSJuqwXjdneXmmqrBh5
chQH8xnvHOGk3WIPJxjg5o+WTKmVPiyxYIRsUt+vXhBbqX7VKnvJv9XTjxIst6OYthzo4O7kM9Aj
opW/UwH5e74frV4ylZOJ6bUoSztmP16GlCVgGUDFuBNrS/aG+5ot/trWHb5OzbAHifBBhYGK3Ns6
xui9hroLulNlIWD4av9l0Aj0DqHcUcXLu7ggG73dKVy1JQZo5MYgKHWrhbCljNpEbqWGGlbi7LpC
XJRZ9Cj5vOyexx3ms/8JndPbF0lcI76WeVTWoiWcAXE41hmku7XHk/TSe1eYlYZy8hgrPNekgfmV
8B7rHRFjZPaNxbb6pMnLhDbI6wsQpBGl2sEWwYzVSPz5lxewlXnUaDGHPUNmIfGD1uYY4dJDH+cv
QnZqkZR1tDO5NcFE5cGUUe1xUaaEJwp8unPs4b3ooAvyzbcvG+UWlCDtYdfoCInfcUNVIIxspzP2
qRTdO8pWr/VuT24D2eZSiEiOOB7CU0q3oPF0fGjY2ZVUMFfwyFD0OIevIWo9GfKHQ8yEtPU8VFiQ
ptjDuq+N6kH/vHpMZ1UV3eIJhQSuNj2LihnFl6vSPoWnRctZIFXR+IpJ0WV3faHhNMxrmqcVdGMQ
j/NADyaqjwCM1wGGUihZfP5M0RsPgj9AvjKDHxLPaZAYRG3kIgPUXS8SSMgrqiY/+uZYm3cSYW1f
yxXSPGi5fiRMOOtgRkWhfO0actaO719fOX86GJr8ju7AtKYd2EYgAnaW0Mt7ig4ZQNiW6Etb7ico
D1EHoO0POYMw0skFFA1H7NmuFHA2TzLrI0mrtpuvrGEFZyEqEW22L2MjZo9+Kul2HdM52iqzRbGK
rtGb7ISw/s1UdftjXGxakQZTZUWO+2NPKPB41c6u4QNRnXv/b2EJOUi09Cqbqyd7NMSbK2bCCY+1
79DcZr7XrOxlMX82oGhZpq7fs6wq63KhfYzSrmen4sGkGTfTUQRhzOQOxGXsMJpsm4qvgVIYaNpv
3NN6O+OT0UWd2TPydCW+2KrjSoZIDTdowVs8+neTERExTZosWmU68LI7ZUHeJXPCOFRzgwzeSiXl
x0VTSd0jDwNSMcs8qo4IN0FISMRlF1uq+S/c83rMj0EeEYbWoG6K6cAbw8jnTKae9Rfvn11VMB/d
TEDbicwxLcU6bJy92b1XV+ZQbYHmVVa/IsFR3S9IfeHhiaRGZor4i7VSv045CO0MpFw42xx/kc1r
PUYtt03SQeZa0vB4CSk9NUSLNet6Xm+WJqtkVU61XBOt0BFE6yik+JoFsLLt1sv7/Apz8ZYzEsVq
AjjbuLB9wFVhWEO4hk8QYusDyagueTUZwuEt/WfjAzrNV7ErUDn9N32vFkhCzTwVShONDIpnuauk
HNBYgmPvFmwwE2UZ7IXF+AzXSSmwitHR2oh4y0lP3SW4j0p9kSNdcg5aVtBevRU5GYBzuIVBalN3
+g9SJ6L90WnfSOsY679CqfRs036uhApEI1/CpD/rKRHOBSKE316oGSiQyV/CVb8oNBYzMYITaEIH
dW9vw8WwhC/Ob9j7VbHDb9br5O44tDGMZ2vR5J9NUoUuxduZBus5/Acl9sUSNEuZun/0nLr+J0b7
K2M8jui66sSpfYc+xMaj1POyBGGzm2jQVFwRKHUR+nZOFRDUtk4OayY6yuv6AArhod+sGht9ZilX
KKpiZUV/yKagjfjv7CX2lLGjoM17EwJMeZDzWU/A4VSfBBOfbu9GD3zptijj1NjCel+jM+Cdzqio
ogmpkRohkWMM2BwzJWOSBA33MvPIcfM1ixD3uOy1ClMeAlxVL0FQC0BK+/Klr939P2w9iCRtVVzH
ULz/y/y9aaLZ92cQ3iUYbyseEdCRRc+qaPDI1pDiH6fEVFvNTGxjIftntkvXJVmx19/GPcp6la47
PJLi0nMjqPtdoJ/Cg+JntelcuSPKGdT6TYTW74/nWZ+lw3iSnqAbcIYCtribiqIaxAZePYyqEKCW
ozhV8mn7lysM1esuyxtm8JrhaZ2i55mAnZjRrUB1/DGoDPgG88hoNA2bzhGsqR0lA1PB7fVnLdum
wqV2rLINrkO5G3vpxycutntY1FLui1vYdUdAfYn9gLLiPeleRkyULkmeU8qHYrcormbsPh8460nT
sfAcPY7Vue4gTy2v1JElNzAogvtPqYIRYA5BEhuIDZnqKjbW4Xre+6E8BfIiczh7qKKDuEQbK8dZ
RItWxFv3yPGFec5DcJWseO4vjDCt5Qdp23PBU9x1vQFo2xCOSVOam2JeNLPgh8rU0sCl65Hhcbr0
mi5xmsjdDBavraIarEMjiQ8LgNG/akBSK5a93RJlsxE7q+tSQ34xY88OJpka7LOZoEK57st8EXva
eXee9FFybR1JZST5Gt6ULCCoqpNPJ4eeZ/geJwQZIwnPmVp4Berm94eXXjAPKxWp7mwW9bTaBq9B
Gs9/ASDjv6D9/Ra4Dn6lpjT0E43k5lv3KhHwya2umYtFAuW0BtURGAkanto7nduyu79ZOwGm/iKN
Ol/rV9/cpuQTrejd6qCKo1tv+/3x9EdzC+vGfuxJToTfrIhgf7F6sg7N20zfOIEu/Yu+NViGmg2S
6JYOaK0GNewjzdxuz4Z0Rf22XSCcW93mhGq+IUuNfh0s+NNRbmsB45wHlDyboiK/Xf7tWmowo50L
rzWN4Djc9eXLNx6V1x/fgEymW89DRTTU/2BmWflkgJ08tbiH9RzTh2nX5415vdBNG2nFVBLHwOwA
mel5f/7oFQZJAFe7SlrryPMC2twjWbS8fiWpSPr4Y1vTXQdegAeFQuDQeMz3xnoC4VghVApeMeOd
KiiC27Spwx3HNS9V+he3bqq1wTUaiqLrh+Fian2qmHCvO1m2LgVHOd1NtZMeUi3JjGy2aIg1cscZ
MVus7GRw5j5l76cVYStim+hVNEtEpGUq3oGL/ENx1w1QR1vuP2p1UQWbypa6PLVLD1kgcbcPbwZC
bzC72Ppzxuo4ho29Uu8UkCpABSIhYG1sn1EE1HknfHfaWuNZ06929+fcXcm5BJO3PIyEbjmqbVyd
WmjvDNDOwV/MV79AMcbpPTc7RwzyD8dCUUGm1oVFgF8AAVibJJnmg/nV2d58o41ObGWCrKl/g8vD
ZV7Q3l+6pMdV5PG1BKenjqLT2rLLwAeds1qPHUYpUeKabXD0JuKDl2XqYD2QTuEaZPfQS0G32wuw
y7pxt0vi0+w9tVzViaXnmWrI85UKXuOEWN+mzCYIWfrRcfJkO+n1JzcjjM2Z+If5QShAJlUwyvek
wYpCiGD9JdFHrXa/IzwAE/424SW1jmxlRUosaExfSZZikz4fOtm0wzzltVmzJ61gKBlVyZLhK0Gu
pWkQFubeEw23NyJAk2qqhRU1dJdpQbYNMCyf7Uw0IcWMY7jRNHrP3HKwOXCXFc82w7TZJkcUFiyf
Hqq6treiCRzlKchGOn9jX/qtF7zTRpdiNvX7lJpbB4u0l8jfEjW7iktfQpaBMUagFj0oY2ZPb18Y
yiIZReFwzimkjy8N+fSlPGM5kQBRwXwSMrjeon7cJn4uSTyvPOcqY7HZFGOrDTqCr3Yfk4CRjF3h
vQC4S0O0xz+g2qxeA3KhNOMpVJzVczOotai1zAWAMs1npDdrrqni7UIiPJ7K11S18cyisDHIm5Vn
10sJnxwBIy0FVVdoWeApxuqORc8rD3VKZ1xVnMA2W0hD3MZsWAjtyxL0AicohCKNqv8TkDcgUUEA
9IRwIn67z2PELSvaa72gWIj38D1Fh4E5OydhyPuajYM6HXxwnsGgneXMc+q0dvIGkDi2PF6rA0rL
oA1+KZ1S3VrFP6zsUjJs+e5g/oIlhDgX8+V+KOF++jT5m8flxmFcr2AgORY/7Euofo4RNcBMMR6C
zgupJeSu8WVytHSIlVyifVoLHVaHamkWSuUHDrUY1SXKrmmkVLuDR6p8jgkAzq2aNaX00rWS8PGR
nzkrDIZwv3aNxa4pbl8BB2biy/aUf5vzhmqyGc0pu5Fi0Idcz855TluLaE4R7W+f9AeX59Ka+z7h
ElDWH2nBjoEEjVCkmds7qduZ6FuRp9fcHj0Z6t35RgEQdmNuwQbZJcFwY68h3TTfhr1klMRfXanq
EPk+0fGsIABdpBvG7f+2ghK1D7Va8oSL6m2c7sz49Qzo3HmIKvj4vPvgLP5rOcGWFX3cBdK7dc5r
HDdPUosEIML9t3Az8cL2nFAgHHubQALv5EEIxJXII2u8P05xCWVRH19wtbB0x7OludS8wDZMN6PX
qLFj8OWpjU9Bu4KMV6zU3V3K8Vd/Ef635BhheswyqClFpL8PZ5+tjwFenaosoZ2uRSnE6BAKKzG7
45Sl3QWujWuQfx1uMTjSFiaaQXuN1nrGssS+dUbQ+v1BZtMz16fwWLLsZuAcTDMC9kLCRKYmqxCg
LimpisXLCZeN6Pkm+KUz1wKhWniipjvCf9jrADHRzNjKv/aJHVHT5jS4/7j2z5coT3YsoE56smaJ
LQchQGIlkv7WqypCekzBVNlmpbJaqv3SqRkKnY+xs8F1Pg4xgEOUqjausHSOzc9Kqmtwa0WGCP35
kagJ5RNOGZ4wVv0oyetAQ04L+IsRi/Nme8zr50u+sDmIiPh5QxVLQOYZ4fWfivMtrrxFnd/AaiTw
vgNcxoIC3i1/AzTRJOq/zhK+Jru750MCarRj+PyuuIbfXS+FniLWU95B/pPHwVEjT8lRvXzLCrho
sSMSntBZzby1bsX9Trlu2dxlCtPLzwsyIbYERwAOIh9XjvHRjYK3OQsOV1qzm8LpN8Pr+lOYmhAs
scjdjuwLg+CwftOiQm8+SLvds+rKWd//9dg3eIqDhZuUkppcv7qJjVAkwI2S8IsUK2b55W2Zlew/
BnqtgAmffye3qIa+Xa44y7ZJRJLDLURivN29wAMMD0vOHrihAZ9kmRgBDHGetGCXU7+SQm4bRyml
m/8YATjqpIyw37Le8m5AfDvpV0O50jQYvb0BdURWkV8rnkXozjYPV0L1O+JAukW/lSBBTAxnUNMh
0OYOI8kX9vHKtokWXL+AXDQ+agia+kW4829TfaxC92GPQspwV0IAAsBb2bgS25he2Kds7E3Bi3fZ
tMkJaQ13TV8hbCE+PtCHGp2ak57DOM2Hi/FkvYj+zbw8yDMZhkv/5BeuDLqqiPYAe6q4AbDi04y5
Knq+Zv85DHA7TpRCU+nkw3LUaMhrDOjbygm8FGOkmPD36QReFmGan67ewruApnQczoRvxLEX3umK
XZDyA/hhbcAJnXvCq8tSEBum+6WjnwZMZsXgjR0LrbMscFU91T6SgVEpt68oJTzSPqToQ8i8l2Ss
H2t22ockJvTqvoFE93TppKsN5CQIYczHbt7h25dRijP+vJYfiQaxBO7w0dM7k0h9dI/osPaX4LuI
xLXF7abZ2PfpYg3z1Jv6sIhe7sznQLhMm9pPeH6HLpWdNLFlwMrl7N52herVxR+rHlDuWs7tvmGi
YLrPTo7TY/kM6J2qUx/+aZ2U+uJsXlDj/91zailwWtrK5PI2EK2F2vdLoIV6/SYYI20VDm+V2bCb
+63PwT5KV5vLEDtMnwyXax4bk+zkT7q6I6lSv3FpfcVF+8gO9stiLDUGAWd8jwk7CALIidObsDxn
JWaWdw5Ke/vDxQ1XolGV7Avd90hd/KT4DR8NW1qFuQ6nQMeA/PqSPHSQx+v1/95HHmgslFolvoxP
hDTFF5TGqKIFLs0DDBFlRXa/ZP8J7IbFhVNEkmlL3zADH3nvJzlpUWBd9Vf3vM48WUg5QtBmziD5
VaUpChWOnWmfeHZn/bZaBc4u6LIFKhh4jBsEXzoGiLgn+QHGZC529bn5Ro+kn2dLYGjfsTNkSZnN
oZ/ZMQl8NhaXzHDhK0QcEmOVGSumlUyYoLKnj4eAaKVkP/0yjov2mEvvKsA9mvSR4F9OlcHU9ORu
0u2BSXfTKgW75rnlplWMgv62l7tiBRJdVZF1lFckZMYfJqYEr7dlSiqWzQQGfBp84hMXhZROkdQo
Wcqa8480xrMaA2xUFNM2C/pwWHE9DrOk6tX4A4oavMa1X/sp3hD8jGgLbO2vrjwNWpmgSy8u/S+7
YCcHFjgNxEOQgFBz2AUImK6LQNQ8tWezQZLvB+Z6DCahwF770EvCZBa/yCmCyxzYeyDENUM4vjUd
kWcDYyRT81smWhnYLIsIFI66H6cZMZinU2KryGCDEnmyM2ze1rY4Bpweg+7eQgbVJA4aG4qfBNKS
Fb93u6qt1q06Xex2EndM+inVNH6yFLoMN4R3hLa6PdxoD0uyJv+fOahtpOy1iqYFd4Y4fuwVnxIM
4ZFiVA7kKsxJxFy8gJz9WXul5v5kTKFv5nJGP1NzFHelwahJtYPW+s6zGgqxxXnNJaoU5uEJdSri
tncAOkW690Hl3LGHEIwcSphWclThuo2QhcZbHGWxfwYhDeMlGP3fxS9YRpj4GxirC6BDgXxUvp28
GR2ZAa25QiSKaWMnaCoEGm6XlaDa7iQic5T6beOqB9dzoX+QwQM6A5QqbmiUYIAAGKvqnrcov06T
RZXRFlux+xjcsypCZ018xQ4qYvKoCFXOKp+Eb+DaXlUMnKDoxj9u3VDc90cfi77NFNrEHbJcHf6H
dqfE49dG0zZ1hfX1+7ywkIrEJZ4nPZatmWCn6kOdRzRWuqEo8Q+fofQ2CfsSUWoA50dnE5hTIPkz
0XulY3XjHX0xnipJE1A8fQGLmpPFK9UyIWWMC/LfVto9D9WJbxLJE/PlTAw7qqpsuyFdqQCgY/eZ
RB4pB4Dsx5rbJNKTenxNyL9/s4yUEg0tlQdA5wRJf/zTt5Ax9A126EHaUMGO+I4HDOPZyZo9IAc7
HIvqytCKhgQZp/+q6nh4ajha8HMIzev7CaQIZt1s/O/8V1BZVlyP3yrDxaNcMiQlSvi+qJsW/PXW
KIv7kKD5kKpkSdCN8/xB5bb0+E+tuoXFKraZE+ROADXncxrAEfUOphb9LwnTPI/hvBwHBbnWnP3E
wQZaH/YeKn9XyNBNdp6fSMHpSYM/3cArmOP7Nq+5LChhbLuweVFNengfPjFNpmDmusZh76NEbeOG
J/bxSXx8j9JAmxDsz4xca+KVBTFNMbEHmM9H3/6NF03z9Ju+85RRRr548Xi21VW6wuQRWM7ed/vL
mistmuQg+3cs04w7M3A6ZlHEeEjdpcbVmKk7V150NkN4TDhhNVbiHfNkmHHRn9LhZIdQiM8MSulk
U8Yk/Gm6hs+1vmprA413Cbf/xYDzV8qulNB/+U8eeXPWi6MLcVTRKdiTdJMDSiOyPMwRxneZopb+
Fws2USiPgC1Jccqjc1vdkbpHWAAE2EAS0HgT/nEJ/4FRN34Obb+Oqx2oN9mnfHTzKET+Yu2J7HE3
kjzYOBAwA+AAPuZVCh1vIMRrTRuDE3/9FHhrffU3KtLIW7IzWy2ivk99xVVKtriuu+6cjXA9Bkxv
Q6kA1cQRrglGlsyR0NrG+ms24hPagZyxPxDvkmmfOEzJChXomGbkSkl7gv5vCZScft1fG4B8ZsD/
hCQId5fh6HesGePj+RTvh8XwLSHWx/LBa/3a1LZBC6+Na2p7XA13CktlA9qJ8SRQGK5NpL98gNBg
xVlHiHFxdry+8T6WX1bvEAZyqRTE/FKmnkPWGpAqpkfbznFgriBnJKv1eUVHun0f4FfUzynu0Rf3
rOpfb2qny0HF4VDarZaVlqZsnqEDPg+v/k8YfxEubs+RPz32q6ZGDVpvd2JDsT+excKAfUYX2EGA
dGoBS0Pkho6pFsb8EbzkYjyvSErKAdwjGUkGAGzdRh7q9u/4+rukvws1QmZtbFC9N2vioqTIB/4c
Jd6R726nGxmYZu+57HlWiHMimi/xcqkPtisNq3adHhtSaVvGj/h5T5xS09X/jn1vTxm7TRjzNvdq
busd4DLoRFPMoGt+3l8pMU6r6reVUZ3W/wEP9Fu/XmTuW+A0+HkzENe5nSkg5VayebyaSqoBdNim
NhG+4DX0qNc6eom+JIiclFzaRcQhOQHcxwL/gL4wRiMyv7cxEf+ZsbXY+TvfVWr4j6CuWaLzHJoY
rDHEUNv3PCJNkkpUbQmzWEhjD44lKEpup8Cb/l6tJ73WZYbpIKM8I4IKYqYkGFFWFIB4wcMXsCIM
VfeKPk1FfE5v5rcQPEVMfgTjQDbBrz36BfKZfB0jZ4P5W3KaZ+wJZKfRA/Xj1YDZ/+oNRjqiTJxu
4zM6lD3Y6YXqDTXCExRVnkq1bci+4qnX87m29hZt6/7ZSyHxKqf5nKycLeagzr9PaoIDJnD7+DCm
o/uRBGwp7JR4U1DRDFTV493HSlNGfCfmoZGvVUuMDg7CzQUpqbAfiCqYlbX4cQP9bLQDCY9id0gW
LULoNGkNkAqJ0fErdxHbtqYuWIbjzdeMUS+slR99BRuPCHIxl94bpVwLpA2hdJRm2Vrl8+0Kgk/z
niOXSEl7sLAM0F2RwZ9hN1Sxw2TJTQMLW8+9mz215KHJhbJwdGaVLiWGo/mR11mSRfxHB6YVGhTv
yYXqmE9MiXTQZ+sFxyxjKTiC4jGG3K5CoKg68l57cTAzDD0hwaKZQ2dxsR60Py0flNj2dTSJaiAd
vFWFYbRiZZEmIp3WodTtJSAayZum5lJpt9/zCtC/w7qjSYZvas2iOtRAl98ljSS7vQV1t9r2Jcv4
vazTsHctu34LRHrslO/QpyK+mlbsMUolVbSgjEBtHxC0M05we2uIlKIs3KGCBwJAvB9HR5rdWEYj
KORYnfNOBX6MFYhFIUkSLhBH7+vTRwW7jxPmJ+4lI11jOvvfgJG4W6mE1XEx3ODSMQqHWlEyKtKn
3vwlp/+l/d7uInfyayG5M/7FFnEZLjhvuX+cYeIPKNFStxVHll9LHA1WVNXVBMz13sHsBROni4Um
r1W5ZFuC4tpMl/Rz7CYM8PxDJduLHTO+Qz01t1KLaOWPJFkIHRb1ZeIyurKFhE7wB/ERPQfB6JhS
yKb67jHuPpjHGJSmFrjOSl4xJ+OR8+iCQgR445XV+/+XrUAtiLLaoXlWD7nX5OqPQlusZMBcteoI
WDD3sPmv0vfXBgmXBL/rQD8r66Lo2KgXShL3JuodzUENFwOhTWVTFjYUBABeyI9NBANnzQXLSQ3c
KMiip0/+u1XDB9KxZMakM4cKMEdFeJ/xsVmrF1ssJy2YWf/Ayt7ux5div/igwET01OCKShKWJReo
KHHBHnXDg9Ym7czzp+VSjU/q/1eHfxQMx8XibfxT9CSy8KpxbGlKV9EcKyOuawwY8WVWwofjeEEO
sLpkyLqgP0sRH/QbLOd4TlF0b+1/+UMljnk97peYvNC3t5HIe5i9CmnAWylQ2oL05Y+xPE/Wk39Q
QjewyTKPWi2wMhCRnPljsElgh2soK6mtBQ2R0Lnv9J0Akkg50aXTuEiy/I5/8fORxA6UjC+7zcb5
gy81AWSGuJYQqE2/kkFo2FB49osn3hqC0hUfk+Msh68ruOExo/xwfQUhW311xM1umZBDnBqiEkV4
VChVs9UwRpXSjB6TcXQKRvkEoDKNbKcp/26hUZjObhN0IsFapdAESE4Qdk8g+jpdX6rXNirc0/z8
e60gJqdDhz51XZixa3//z4Yddh6IwGNDy11YgJkj7sd/9lILvlUpF+bnXkggzVl2mM0XKpHgKFQO
Kt1HUQt46EfMXBsFYvkFm67/D9thcAPb2lGsJZ9LFI4A5NQ66sZnVtCmgvmQK1HHNwVW4EKavhdW
ycop1BxsPwXBtp4pDcYsFFgJeGU9oP++wWqKDaOcD7XAqe53nOffu4ZuHNJhkE9DHXXsGk2AaqW4
jiC1fXV2N2hIccGE9ojoNCQbsURS6jfwFUCv2bpy9uXRNq6dDdaGBY25+A8gfQfFPzaCEn9mJO6D
cbJQjtXnDYQHa+FsFLFVhJjt2m+fiwTa7gFEFL+XbFlgeNIyKU9ughemmom5aGhkE5FtXu/0n7Dc
RBrv4bKrdgbGUY8DpfjKoamwS/QlY3t7EzW66qHIAbOGTMMVHSj1PFk0rFgkm9HeMKhk456Qy1W1
WW6F4nI7HlIrSAwHZ/8m+po76zCJKYccRzHeGkSsvGOE1PekkSl1bTtgxleVw3iRjfSuRE6BU1Yp
/ZBYL5Q2HfRqTBh4TZC4HkNOR+xPLcNPzFagR43hN8EFXqBa/YAkcso2OQHVIY8UI4k38PrlzMBy
LwccZxr3Do3U5D3DZBmOfHXc/w5dRNkiYtrNR6pHfca4Kxtb1aanvcI06qOjhW3KL+sKLx3pQKG0
noWBZNCOSenlAil0h31ZmxlWJLHq7rfFQ65i9h5pycLzuiqQcdsk9B7NhiuOGMZ6MqBhlwjQiBJH
Gc67V9N76gWZcxl3xuaIG/Gv0nc+kHUu+A/CwqWUUSOvQMqzYUtAB5Z0MUpz4yu3ZkxG8szGo1uH
YV+1m5cGAqwDgi/rPP64cQioPSHRE1XDIt0NFkdOmlvh7oxLf+iDoQTDsGvdG3/DkLUAX3J251Qv
dUHf83GfcK2s7wV4nBOHwE1+SbaQNsXaA3gDpWrw/S30BfOd9rH5w8N7qwH/W9B+CYWPw20ymtTq
GCOBS4qxY8ehPbCFd8iVIIUiM+vrhFgxQN6ZjHg7bY/dAK7yI70owpSP7/2dsHDuD3645gXZ5xAk
AvKZuR75/qy4MxrG/+exccdAhyRT6x+C3/iPuF8dFVPH5QJxatx4QZ4QVUncMDtMvHgJUM2UNuiE
tYnl/GcxEm42rth9b3TC04PqTaP8ywAtrxF3ncQzzt29LdV4eS96OJO+iiIf2UE/hCaek7HNajWM
iVUxyO6owpBef0Mc5lYkt7Xq/Fy5Bc5XHcCIsHNjm0pQSd23XpBM7NQEOjLeW7W0jioFIPXFrCAr
aytKXX+C59sclA3EBEudEACcykOrHOuf/yK/pGxOrGjGkFVfaVn0IoU4Adt9p+zU6n/5XlO7Gf5a
LXe40pdaXlh/Z6OrDpUmstftZUiQK64MesgCMZj3xgM4KfP5+9mL2Nz1ckeHlgWoG+/eONE+/Yqr
n4OERrwjVfdYwfR6tz/z2HQtssH46yQ7YJja+v9z/3ahWtFTcHGfxUYPajs1cBG7+iHLAlSXYDhs
vLDh9otmifSsaa3LtA9vJWyIbZ2gh/iyjEg6QhLD1moxqC3nj2c6VGqC0wcxHKkYZ+6O9b0nHPBa
9bpelPdLnLqKbOTWFr07nxGlduV4qdwce06tcVxkcYFBmICLiM5pWG8qvH8SAf8+LPGcfAPcnJBK
IMzwuaj91STUjq1abAEpGHZK1M7GZ9RGN8AlpOdA6Z0p6evXwM2qvZOPhx4gTxTq5B5JtX+UJMMJ
J4+uL3mf0iL7Oo4iT70sxWgqRuoPo5KU7okyIz1D+vq/eOzpYWcqPVeLV+8fgtqOoith27hHRHXl
LDkWKg3jDFIZRnhjEnnrwDTbg3LhsFPuKLB9SO2nwBTj76lfqnLMCO3Nt6ddMQaGVRMo1CRImxsN
Ae+pPRQ4vKcEskntahHwjJMCVZUSsGhQFvhWwe6o7wkHDKZnt/uKR1pUCjuXjmRjd8JXQ4hneEQE
d1JW+giQVrpgKkBrYHaxXhABl6Z8Cg3H/4CSAjril/7yRSrEclF73DF9s7WMoyraEf6vSplnsI2a
McDIVHG1NNaizu21fKboWhwkDedHkj7xpORsl/KR+jdzz/9Y/Z/HnVoa4JvUPRhctmmRVTxTPsLr
pPhGBi3CMl9qt4jO5ArRiTR34xcBjsjlvSlMxWhs9gKhINf99kcvYcJa9UfzrmUf6u/EkjXxPXD/
lxH6ZgC2LNHdyohBvwf5+ptDdcBLwPKB5Hl63a3OgvCygHgufhBiQir+vpLFsaAvc2/3/0vxOwkI
37Fecy4xDKnuKW94gVQTj16Ke1SE/XF36zxNiUh0nhak5WpKpn/06yv0BvCZYdpjtyrDaQIBl2hM
bfDF7Vv+r8cmCmRxOfCJpAvKTNEHdU/QF3UcCV//ckRCbbX44KMNIc+0wfiKvscTxM9z0orvrIaw
2XXKqx6GabWoZUVcNeoIw8hF1e51TihXWm57E+AcdHS0mxvRbvXnlOsbYrgFxnO33eZzoOa52Bii
qbp2eRt5AjzWMwzTzj8BHPY3aHHtXH3Nf41iFT4czXcSwekkzxnyYPzLcztMIETk1iyquEZDdu8t
RNgxRfrlQY/lB+W5QGGOiOAdbTfL2uIs1psFzyntGXWU7j4+rCyHnMX95GVvKg8W2xeWt8TXzi1J
kV//JWFpuKRlc5IpuHS5wZ2fz2jtTmcCKyXK1aI0QIjx9wDuNwrWI3ZhI1sq/ZuNinarH8AHJ33Z
nLCzUU55AtavvszgNsVQrRgnCe1/XercStFRUF3zY11vXfZU6YqOGsAawm17t2FbGCVJfpaxkDE0
TAN8OE2eYw0GKuEXDzpvtts/gvJhAkmv0em/C8tTesYvvMvC+SoJf6tzSy+unPHOwBGTEeqsC4SW
2iWmpWuu06EPB4Ne6z7UGeJuecM6r6K77DhLxPgoZPxRJ1bG6TgCjOqlSDTGBUNE/Cfh0MxrSXp3
nYBV5g6s4BieMEUIn+OJ657Vu84917/iBMacUd2k6f/112H/f5sRghjPkQQAf86xWZTPuwreDb6e
vO5iBAKfh4BJ2UBmXapIBznmLyEu60y1AzbwUjjXZ5qlw5mvdjj4dllUaUpYUe0E9QXSWKADk8OJ
jcWWDCOYyrKCfC4x76FCdxEGaASfKMPgRL/7p5jB0lakgnGxYmxXXaBOQYjxiKZZ+D4AUTFUm5aB
KhmlmwkFXbU74FM+u+5phEzW3v3/cEPFLs+i//pNCJwEspWAzb7ZrRbh4n1DFoPLDUSk+87LJgpH
TA66e6nc4Ia1XH/oUmDQLHAtvE6xU6MJvtLUWkVjBDr+V1Dzy2Y7+UcrwlIVoaeC2VKDw9fdEynV
936G/FOir313mDeuARWmQ2wbE5116s8WuEFEYaSkLUdrurTRiWYAYDNlc7DZoassKpQTvTCUuhWN
T1YFGemI8/jE/WpwCI8bumy6IOl5oD8bWFr9o7c2kMuL/QmGO73Ie+d4QTPkWsHA2+IOOU30kIPH
2Bg746dLV4+u/KpBxz7ac3ZhOQoOkaxBs8bPHwobKl7DD4UetVWvojALHeqosbEfaallQ9uKf+Hx
QpU/By4UmbK7tE4pjXD+qdz3onq6k6Pf90QhnIKrswoQDgSkThPGvaKAnLTO+AR5Wy9o5O/3jJ8u
2m3pHkUQ9vNG7b8jWjoExivx42TODJ73sO+9O7ns7kKNZm9aS5CfCYKC7QWDHTlC3984+26lqW9T
MdQqZs+VCWiq3pvg0PwbZ9a4SjcTu/6wZ2+U9ZMvAhLy1+w7VBTVlL9xby+s6akYfbJLDJgvoqwt
WwtnS4YxmebKjcaaDxnmHp4HVJ6gz10GZ3NeFiQSqeM4fvufjot8F4ffZZGi8zLtmSTsQPVMHHuO
Il4Wa+FJqMkXybxNnTgMVn4dvHFgDOetyYEsWhK3DVO8ZfgzGnq4QXRsWlOh7wmrjy9Gkbt31azf
2bo5OLsqSJoJAElmQgkm4tVK0eo9ngz0nRlSJy7D1yjfCG0T/+6KNMGSIQnmnoL4QjRb4et1Qeq5
XvsI5sanw4/ycHLLVe7Upx4oKIf/xhWNKYI9SmiMkb49Gyt5rzd9bWt4qd/NBaBfj6TCgNDb+o/y
EpVoB4/ayEik6ZKAjhBkCb33PC2FDvbbKBYx1IWoQ/W3Mmlg61pqVQS0Au06HpWTKgNgCJFLoExW
MR8wx777cXXtbmt7AU5yIaSJdLh9AvDP9qMESw68mJDTvZgc4DvchDJkewbmu+0NWmvjJSgJBcR+
66HI7UtkcBj90VsFnJ0lDY6WlqOeufMn3crimAgLcLJ8pMHmXaPCw9kkh66JcqLbHtMU4LDgX5o9
D5JCaOJHPnrwd9sznu5R1tMYEvoJ3DkBNADvnZRRqig9SheoxZF+dGbM1c544vTzUp75DPVFn/9S
KPKK2VJdr8GBdUQgW4O/Sm1iUl7wsy0dlVSAFjW4AzGocaT5Ux9sb+wnKbmYs++XkzAWVB06e12G
lttjWji6DiGLry7RAQxntBAah7SmR1zC9Lj7Nigch9wu8h2/CORTOKqm8s15YIBFgrRyL+iXIV49
F1eJmHTTcard0oGJL5tjXVTkoxwGHeWr/ghHnihwzVdU6tZ5JxXyP23C3u/cE2nNOFBA0lb3ODU3
SSfg1v1yRnzNsas31CIuN5vAB7p+LN6ZZmNrv1ps3JETQ6dZhZw6/KBOzfyRNEgGNMWpRbY9N8mb
jas6fJbYudvbPANJd3dgVlZK2y3M8VZusgc3PcIrJ3Yo4VBQMrD91vs76PKpSawnARsvZJhmLCg9
baid/HnVqvT5C3uLqFF5KKlUydLLIxUOiexw11qVxB12AiwNM/J50h9s91P7I2jXlO70O7H8/rBa
lXTPO/KRGTryvGq2i9EuTkcI6esknhAa8jYGfW9oFY3VO4xxORHHSLsjqIFSux+m7/pw94m7hTiF
DQlccj6Wy02Q/R+P/IS5t7G6CDLKS9lhbk9NWkTF53PkWpeOlycROjSza1wiuNveIUlpqBJ3T102
W8hKBeOPNU1WwCp4xTGfYb0QaMDAjr769tz9d9q92tBAJ3HoaoUzhRsBHLlJQ8wjx8h4+MIUqL67
EUicqbfsLN7FoZ7ocPsr21Tjw7vE50YYgOFhXUtA+z5oolcli60j8kqoYgvaAwYmvlWSy/qDWz+Y
GmtQdaVnmc3Q6kTeH6EgQ2qk7HMG059NcnkKZyqUoR/OWokHTGvVK7P69KKhL4pHU/KNCpG6U0nF
vZ0g512/fBoRmdMy1tlH/yiJjUQa60QvUTMALTXXtPJVZUJi/dCl7lJVPSaCu+4ekGMyfhCC4qUf
4mK+A3+7VtFCqsiiDBpER+g2e27S8ob6MAD6ZCrRYOxeu60BAiO0P8a5T6nRMOBAjvpQUyr93t4w
mETD5fL/szg9l3wL2hob1U31HNzTGif0ZeWUcj5jo4RjAuhlor2bP1wfrC3qIeDLaxYW+Jd7tPqt
n06crSgMOIdkwXCuCmYQkJZuGwUfWN9oRJx2fQZld8enCTv8F1KOkqdSiUjxExqeyZZMTQT5kc4w
IkL6GHgmjCCsH1H2vfug6g/EXHN0vPbrs0lmi36HADPGKlZxvRt7JPDbzoqitcT98V3lEY5QBNoq
YBacEe449R7Evv4fLdiooiJ+y9yYFrS1pyhtT+oJWZHvQn2lzNkd4cqE5ZObB71UxiDdauy2nplS
HZDrA++27jTyErWd0fSXEl0mXFPWmcZSNPZyN0EtOB+/UMIC/8owpSgd98saVm0Tl0RXOlC/ADLi
aKMc5pMzEmEf5bTb2hzR5G9lNklkn/1z0KSQzOztEu+yV/7MNdt7mk9MF/8YkP7I7DQMYAFfj/3t
2iuWmvoAkAT04XwTnDZ+8tHzt8BF0JLuqtoOyRtELgXXaBdBSGQvIHb6EEf/p5XeV0hj4M0aYX6p
V4yGIrCGENMhesQNAhs1LpSsGW8mKETMu/y85/8xWGgf2M//XBoxN0pvVGwcLRlt68oMekBttYvy
Z9/3tf2uKJADnHX5xMQ8C/6Snd9wMtn5oaY6rh6LqaSYHtkU3SDMk439IA6VLj+i3p0RMyq1e66d
Mu//cpJC6MequyJ8M+d5wq8Y8IU+hTIo1YS6M+ZBkhLUAxW5bgO/UJycYbVgOEQHvlUk5a88zVYW
ilctRHBtcr3Fe6C4J228HWs16foVxupicDIot01jxb4JA5SqBqbtLbGE2s5Tvkak36j4ypJn2v5c
20W0kgMgHcHdNcvNcR9f8A04aFLcjQ9pWuFsxGWRYQnziVW7Me99ffZN2BxHXG/zOk0eEriMXz8S
Jc39omNQzky69OevCls4CCnApEr1IV+cCXjpSoQMSMH9nWRjQN5NKjhe1COv7yhJvqgQGZMo3oVz
XRXQYhr0tyHwUkpin5nN6CiTLi9dteBQSKzW4+4O9kv29VuI4ND0p1x2MkhslJAfF+bVYGIK6ZTh
aKXIR9miNHxHuQbq/77LST39Dk7YFeErSHyQa2PCNN1AWJfoqzDEJY/MB5qKlmayU6gAK5pVRY+9
xJ98FybTJ7p7vrJwB7l9zgrwF+/hBtYORRbnrqzWVHUq4H3ecv0Fin7NRdh+Ri0B9Hsh/1fvpIkN
o/Col5H1k4i44xLKlMq+0jiWjMm5yBV5nuTjC0afezMEGppVWdPU4qCc/xh0N3HrGotVBtkUdTgF
Duw/Mi0BObeXy6pUxwDvOwIA/buxK9G3IldRl1vZqQxIKAi3PkyeregOPG8q1U9Uie4McHNQkz/+
pE4LPIOEf/GXNuHidfqPv39g+uSKVMXbTR0D4lFDiCY06edjCQ4lDmreyinAjLW3slLATFCcvu6A
8MoRtEC3eMmKJIMywwzI9ZrdoTxJsAG3LlCf1iiULHZkssixt1WAFTtdvqzIPiS8kZibY+GwnqZB
gYlC58m9bX9szJDpSl0BOwZf2uUyoiRYHHbrEt8bxU/0B3BlkqKClYP6MT081Thn8sJ54o+YOgR1
SbO4WQ/a329R9FvMF3YnI2vsh64phetvuOBVMW87RL3IJVZ4WWmjy4+mOpynEt7vCfCy6sVEVaa/
rpwmOTAfdmRWV1gRlDijjUhjysJ/WHhZFBG2xljBOEK84Zl8Cu6m++8NJ7Krho02NcriH5OH8Lhc
IRnMjQ+eU52hxXW/o3P0Wqcd2u2EcUNri0otFklBVN+JWIZIarAD/BjAlJWFiWtkSIh8dXQUWqCk
GILBPcVQrm7aADDepkcy3woO/A2Gtou/a9JBBMdjIzDn6C7/ObepuOD6JF9ah9tm15In9Ahw26Bj
lnfvs65fPUkj4SYuIJnUX4O8YxazK/HULedfH8Bffh5E3mqPMH/ReyTg4giYTmil4IsfmYghs2cO
xssoNLtbd2UszVJZTS19om2YcAo8PpWDJAPXALCqDEzaUyM/kga/ejdKwENjEAXXZNhS3YDBCKWw
0fFYnt1W9CLIaRzl9NVOwRvHI8BQQLgC8hHQi5bR4SiH41RSQQUzkThWRDK1KjzqhPtZO6v705Li
YHNH79nH/6KFR4XD7wHNMfliS8FenJ7yNmYqDc42LgH7C8lSONRRttJXc2GJ/jSPsAsEVtSAQY4h
NIy+5RNnGGAkJhbshT7Fcxn6hdFR4T2LzK8ff1TWCrWOu94lNdS18NOwoJgBSBCsxc6rJW6cKsmc
+4sBfmaTvgDete0sDeajrFYxCJWsgJ/LJcgeh9gWSQJlpLYUw1VhiOQ+40LOxZ31bCELgsm+g5st
Igk6D6wvFSY6+D0pyQW6DE+Z36coTTJgsFDwzND49h9S9vG+EiVIfFD90k12IBlKufQ0tkomXM3M
v6QtsFQf0MlkXeq5lyyTaJ1tcoefmyMcF00SSam9CJoj0Bt9lgLB5IAov6Lkc4VA0UMrnp1PT5Nh
rpesU6ppzLYxalTHHM03lW2xgSZHf/9LxeICQEN7qG69B/caAEj82pzIbbBX/TRkkFVJLh2bMfFP
/x5Zg5R5ivrZI0qdY5+cG9JteCFmnSnDRR6GuEDT+yXAq9xicRlW/OyS4VPZtiCeBEYMBLzEMbD2
jKiAE5MZlvMNzxfveDKcGIYHyYZdKnDQFsgNOexuEH9zvrLtZKj2jtGSiF1MtwcR9y17FxkgKIUz
eORj6o0PQZ7fI7beyetpquSyVz/NdBHDz2HOKEonRAMpHX6KrkrSIy/oCVAiQvWs9GU7Gt8lmnSe
pXtwfGlqkErMQZKp1aWDHF3enTdio6is17KXPiu3WlGiaufqFkzfoVz645gfe4VzV+1uGyf9wGUu
tYmeW6nFYBD/dlaLoi7X+HBCh4fEbyJLkSWliFzysVlIqgEvoXoL5bbUZM/WhZaMLYoB6lOjE526
2dYlcQEapAGnCI0ZCWGmTIj6slk2kuFrNnf9EHZCRBPyRJi5r46Zc6G6gFKYx6fZS9aY5QaJPImv
iUUhtSNc8wQqAWz27Day4481JQUnrOwhJ9SY8/856RGaVhgYBZHzZSDIAvmTk0pJRwciigmQUEtY
ufYzCCW61LwE8BbYYod/S/HncEV25Pl2aJU+v1q1bD2AJnXR5B5zrCDUYVTjZNNE5YNL9PKMqRSO
Ub/xRmvZ6CBSG2W9lI1zZgMFYnvrouLlx940gUpG/6qfQmjRwlxp7vvoYgTt8Vuuu93Hfa313+zw
U+2c/Cu7iAfAN3wWHxgVzJJXITcp+mSHb4TsXAHMb0ORuSSDmPofKwroBij0QpBbR47LHtpHXt3g
TKtKsL2i+/9Szs4NHwKj/nRZ0/Q2R6DpMSMYHgHIIopn23eo3hHkNR3sGWd+uoQwDdmaovcCPN8g
/eZSoXC+ex6B+gSX2L6Mnm5J6QXRE3T4NGba3uiX/RnUymt2DgGV8QwSNYvl4c+j/z12/+lOrT4Z
6R6xn7iMg7THm1UZGpYb83ftIXGtRzwzv+5U+usk8ycdltuGRMqA+50BRo6hHvReuIvfnjiYkO+Z
2nI8K298waB70LU/uNq23qJ6j2baxbDxWRR7vhRQZ5pzpWMKZY8PYetFV63dD4SjQESmJZa4qVM2
QRJwCfUwe934aZ0At69iVuJb/jgDrV4ATvWB7PoHHUu/qFTqqr0+997uVBFWNxDJzQSUx8Y4+PqP
pfcnh0GvOlvvz8tlPLFG79I0IAXuzD6hwyLAPek/JscSeuITZ9oUH+OmPh3RF18tbpp35zndoPOg
sk2QdEIgRMjIOnAE0/KuKDlNXDyaawTILqPO6CF68Ka6ZkMXvd1Oz3RPFY8wInw3I3HbbrMI/7Q+
Wq3+zxc9XtojVz5eugcOo0jJ4fhm+p6H7Lzlm4QLMaDaF1QPiZbfQOFQZ8MLR++3ry8J2zKHLVBP
rZXpjwkvu8SbEMlf/ozqUZWdcPyYWS7iIIMKtikky977RRF+F81GKQZlxSCUpSm9MncRndXMsboC
ZJ48lerqmmLEfzDn4jtR78FuZZFah6r1lESsnkMW1v/w5Mhal9Ari9VIMNz6xEmGhl7j6iB5tYyj
sGQTzxJ6IOwL0f4v9lCwmfJcbhMMAjZD6d+X4h6To7cq2rN/pJ1ALlUfJtYyR+dngia9kNXz2wr+
VziG/7EsHYwcUxcsY2wP7BOJmD9QgVp6kHrSz71DxCTc6OgRBgI5SLhm5RCZItoVShZXCICoM6d5
ioJTD/8TYpfGY+0cFGGrnqx+qWyLEqB+tILhotmqYC66nxhq2KOyckhcba15U7v81tty7rRxs4yK
qUxeFVyI1CYS1s7OEXfwyHiQ6XLWCWYPxSvRtOfGjWyR0RWiqMjjX7QFU2RhtBaQ/u6Nde2XoPbk
q0Yx58HIHuCC5itv2+freP2owVfKWwOUHc23PTKOayMjgIgD0ZkfrK7rjTlkY5vMJYKfo8VMPYcy
1WvRxc+07fCfniKJHoMmSUU7g3Me71ydd48u2CYdCLP1ozxa4Qrw0Mt9pNb0avv2mMwV4GdGMPpK
uiiQM61n27VnQTMfgi9rYMhK5WBzmouqyxaCANzaow1AGDO8llwO/wHaxNc75Y1/TSwpb1xL5RAN
AcpgpkGeg2LDiO+z1BEjFTYnkwqff71kqqSI1OwhbwlRgsWjYf+DlbSFWocgFeLEwy6egI57nLKk
7/nZ/5+VYRnxWI8Zm62j8JmyPUOI94j4FzjWELtJf+QfOt2w4A0VSOUT3qfA7Y289+anMmwu/Gm/
AaG2sI0wGIxX8X4NTuKH3MhXrTew7BbBQdYRCWkjJ95tICUBlrQR+QZUM7YkwXK5lTMhEO1wfRcc
ITwHh5J1jj81MOjYg4YBCFtiWk+5Ftt2Pjwga5hCjKmxGlSsaU4QP048ne9dN7S28VSo1e7kWClP
cy+W6afVKqiRkQqkO/CKOr5CLEgKq1jDxJl8tS2PNgo5To7f4rQktxf33usld93Eh9uz9PO3FSNb
vvEkqWndMoPMVX2Wip2SaaiLMH7GcV/tXZiZApM3uI6TFPInoKeFHmw4H0Si4RxHwIQGC1Pqq83x
47GR/87JXmPlihiBXhGpwazvT8dkblj/HtKZPQOyWpr5Q0a4yiY0Z+XDENYT4MgZ7n0TjanDPugU
NYh4QxULZRK5iu0/OcmNzf7VBIW8vjU7Lbo5nUY7CGHTRFlzfrvXx6+X6gr7yRe2ojx9IpwkWNL8
dsKmdOBxJfpBKZhUa76Bkqtp8EwEho0/7/WEFuugvn9DGQOwbNb9V8K/8eygeO7XsvRSmaTbC7wv
pUtgRvwWTCmguvZ0ziqNBSGWM64WtIGHr1rfDyCDPeZAPLwGslvopSV7+HpDg5CMrkgyRCr9bxHZ
AQfK1qmB/QcP0TqMEKBbMz7aYlN2o0sjZtKR1YDKO970xriWZ7L8z8guxcsneQlaRjxfEaqHYz7d
apZK+PELsFIrYSsX1DOuci79Ts4ItiOo+y+OihHSETfMyROj+McyZvzMTIHhoyjBekXu/2+ERaK7
31YKq0gja56577QuUWUyyuA6iWx39bQH6u0bEzeL9qjtRyqyYOMNSFgFtzdcKV7sUHNIR34uO7hJ
eh6fqn8gGH2n2/IqxDJlqUgzg5n0wlQ1mYLcVKSoH6OoorJ2wEKO3sNHO1vMWIkHT7VjhzdOzG5B
ft5ryagMKvv0igxoELJv4gNYp07Czn2vb64rQrmAMYxtvYi08SAMuApTNylnWS90YoHVfJNFIFPi
Vt9JwUj/HzSe46J/HsUiFxanZv9npC4NZT2kFYx3cdC/ve/6Tx7oHnIKEHYrWKr6o9U0kPeaWu7Z
HWAaR15G813hAOJTOd4WFIlw0uJXf3YRojFtI3D9KazcvQxGcy7dOOwvkVF/3JYHB0gpozw39xIO
weniWsrBruQaTQl+L9WUVwcIFAVriCZ0hz2c9ATMOdn6jD9bY5XM1mpT1k4Z+xOaRPMfytD+GF33
DyyIv5GEIwbteH2wzhU9+iea1RTOB0NEgnveKU1g9EpQc749qaJqlSYLmjBMftHvxMOJuRqoCRjk
JPXxIo0pR9+bg8o8eo5kZGsgxXkOa3en95Bjyl4fEi/cFqQ/oMjLfMTmhGF+A7J15SdwL+sU1hj5
miQOGXNM9zG3RlAo0ai/+DhfHogGeyOt9p5U3ofPakDbTsq78pUTZNku7hsMtOv5i29L3mZBrz/K
Tmfoog63MUcs5aj8lJvnMcge/nzgmLI/7bU1OEYn1CaanP+3WTaqQa38j+SpUWx3FhvOjcZ8/Uet
5V/BQCUE1SqizuB7DMK5xGksLOfDI3KYzkUDy3vOLo3RStjIzhgwteFdK7A0JCSe0bBzbjToIDNx
vNJrdXh7GaqrBE71jW3E2KuLlq9zJGOnBjNQy8nSKYb+6dU3F7tJhFcBmI1EJ1+zxlRs/CtpLCuQ
Z1GnVcCjqyIiDbDWZUUyD8A4dn1BaNMWf+81BEkNpKP1UlDxmPFJSzDZrla9iRg8PDd3DfZpF1Gm
sjkS0Q9Y1Tii6oBLkXimI2nZOUoBqtSFg5rCcvqQdtBvBSZnzGxYDxD1bZ8FKVF2tIM7dUTmDPso
MPOjAs0nH+PK0Gis4+N7AkA3VfpVD+8KmE2z06vFoz59jnxYr2EA0OzLizLidNZeoTFzLaL+4lRl
1vriVH3cPP7zkUczQcYb8UJDhws90caYhepyDX8yNdCH6t7OoJ4F6c04OUSrfZ7+nwH3BmdeywpK
6vPNvRQYDIIIZf1hDrxfZ2gGe5c1Tm3bHMKGlxwqxrBBtQrAFABWnfqRL6+vW4BUf6TbNky/Chqv
SIp4Hg0gVYX6p+JLmliFpzygE20jES1L1iNvaPCFVUkeS98Vr0/p4CXuY8XZ/Pls4t7lxRkNy0Vg
eQfDc5uxiItP1a6xFhNJW/R4svkWGYVO1k0mRolD8Y25M7fqsvbhuT5zF7/UrQcWOKsJmNrAShAs
ZvmiIADZEdtjIpxKJ2f/EYEi96617qSrG0k/U/R7NicwVIKq4dRb7ki/KEXnW5u6ANNTBMBIzXrb
ZNOx0qRgJSlurutr87yI6WAPBefuEil/nQTgOoYdsMDaFzpVmJOzGkYKhME4WDyVO84/GdoLJjrl
gWiv5PZiGWHwqA12a1A9zjSbMNZ/tZMxQGKOOhGxFlU/XhKQXsBqn0rxXs0FpvA3pMD0sliDY5Q1
wqiThds3YJ1hH9WT66ygycMt5BTrBfBtIAHLPI28nCwzDefpzVt6mNxHRr35AsGDk6RGkmVxL5P8
tcLKCrGwQRfRYkBfaYHZH6apHAGpddqtwNNBTQsbNvwxqOYN3n3FRe6M503Er8UM8hBTsOdVqX+u
QRzqX+PXVSqC1dPKreo65mWq++1dUsD52fd58EZZzLbV/nl2I5zAdyl52WVooBF4dVCk5+6k97tb
g73NLNowP7pq9j0vMg5uLmcShwgX9y+WFNFkfeZIuI+gI0zaFerxuU1N4wVr0zw+uvYa54DbbUGO
IoJzhaZ4FiordPhA49BE4uZPE2pNhZ0x8hq0t/QKoFHZpLh3YUIskI2lwAQf+KXdMyxbgkOjtRLg
dlZfmzw/ygOlLSBAUv/910xjpKUd2Ly+nky61rfqPfta3ZBwiYU3INltJrLM54UR1vaDmQIMEW3V
Bh6748CAUgbKKMNoTLGigoFt78DG2F0idNwipddz9meSF/jxQ8N9vESpczNUaORZp7Sidqv0Tlye
xbnkMF5ffVsJgsTtnky9AA4X1J/fgn6NKQPL556A+3i4gXWqng4PnGG1pZ7iKGFMRIgEaluRol3o
3d+xSchXTyslTci5S6lWSsPi/VWnObQzLQxk1m88pC3Vpq+rb+RH+wyiLvY4Z5x9tOvxlKp9356b
C4mSikOvQv90ttNGn/+6w4Ku6gZOmhMbCFFy7eBVyZUXq310ayTXb5irSiYN4B6414oAwQzNrbZv
48jqr7RJwxJCHL2ugiqi0qpSXMqzOxpC1ZfztgBDa/kNBJFDbXW7SsGTtcvvhLOdgefvuGozkPYR
j+N8Gy0Py9WuZaAzTmLB36nECv6X0rAMNVonQJURFDRAcjZihMF6ACRsNY15F5fys7Jo3d8LcFw4
FXYzhgKo8phvhHy5xF9T2H55ML0yRA9LJ75WENVH5FltNNkrNo98s2KyyLxmoFyvQvG5/b0dUzBv
QVJ9v4oZsqjsrl2v6XtVe4PHLRqj9bvLm2rkogEKoayQC3FjScJVQ7pr9S2pIJaSlMWGsBEu4mSs
ojZW9TnQUEnTWND67kWseRPtU1i8kv93dT5T5uX7BjC8BaBkGTIptveSewAalg54Xyqu+lXpNxc8
FcbUqOjFvxJdSSumo3sBGtgwakkc/9Y2/W1w86ZyEoHfEaJgl+GbYVz/OVQbFkY5LZjuvp2rX7KJ
hQJZWqY/sSccwbeDqj3CwX/y7X7dH0e/eUP4YsdLSmkABqWh6JsdQUT7m8L2s4u2I6+mOcjKQFzw
H1T5sMnYQlQPEI54NHokR4OmCb7kiXv5VwvwKW1n3EsgYUq8qFuMFv8bvN8MgvEG3DgqouSNaXRD
+PxH0XZQYDqBaOFrmZhgVY6rYCVCxoFfUM8eBcvWivWy3Z+1gInm3Ta4kb67SGAu1BOF3pCUZ1Or
7IWbGHyP5Lo/KT+SeJbkjGisxUQ1Eb2A8UEKgaMyrM0TkJMtgltv13Y2N1IqN9p9lWsKXRSOkTqT
dIURha4X1W0IWHnqiO6OR1bcsdA72h0Ew3Ywbso0eGSI/ylxY/ED8hsVk3OYT8hQPMniw0Q+KxiC
5MKewcP/laWURJVznIOYyBjDnLXNFodlr80FyaJg4cDilLrx5LNAiFWZkxZHVPEw5hLCEaloxdlG
+UnfF3SsHsfj+G+T3L3dzoDKBCtJdr3N2BvqOBPQaJUSYn9f3Etpb2YKDHlj27+Tlkcl6UcUnEjT
dXaAUJbaWDaUCuVYr3bsPKMtclSj9WlpTWigfk+5Qa7ieHYdylOS+hmgc/ktumTYHkgMRvCPqdgX
9veRG/zGgDvD6mQY6jhgzD1eJQHoZ5nGNzeUQh/7dBagCCKMK1f/8V6ccVMHExVliV/7LqvjEfLB
+nnmaWvPgQHSbiMCU2ZPRf9/U6+b5EmtB7/nM1IOlCQxuy+T7/mP1IJjPFanMgZhtotJwTJrFmak
/wE49KnwjAPZLatoc4CnPWBJMwvd0+m1DNMxLZjd6Dw2fWC64WyeCn7zATTLTah1CdRB3ue5UhdM
ndUk/La68hiFObAKRAm48QPdCY3ZBD1aamORTlitE5btqPEuTyCfZyTue4hOTBr+C28z8P0Srawz
srrQDvh5f5dbsYIuvtZBKyPvtggZgaBoUwqtJsmhiMdosl8vqYy0QqkZU/OfVmU5+HhfhqRNzPdh
PaC+QYZRRL7ccj6WcsQ98J8+SeLsASOQCBObfzqi85Qfo5LiTTHC7zV52+XO26RFEt/xV+H+VRY+
ibp3pR5L9+Uqj5/UIzcyzp3DudRbsQaVIUdAZz+SUV3c3pugRYg6KNDJuBndLNKZLaZ36ge6iaTC
9cO/3xmOdCa7eeyzw7TCpZMyAzVQWbBg/27FfrUlxw4sBb6h7F8ob5xxir2IasoY8bj18HuZq3D+
whNJ2fTXHsbmja3P1HoTDKtq6hSX4k5bCmMZMID93J2eQmkTRIRpVkM5Kq1N5YG8FqDm8U5hEa2P
F7iO2gEqpryY8PVipc6Vb4pYghRs73fJxCLea0Dk9NjRnVdtw9NiR8ENUy1K1+VRJ672ztM/KU/S
LQhePmfxOSk0dy9p+UVugBQaRYu34TyI1tyDvGLKWtPBTsiWr1dKlW9QDG0o3P3llE7vVU7wRDw5
74QcSp5GXcJUOQgq3sb2dCv2iimTyRBFGnmz1Md+pzhbeQUQehVWYvLgFOV9tEGyL2I56qGAdUde
+rxUmxnUsxk1BWhQytrMMCCCG2u4yxhUL7KRcuUdGRUxlYJyxv+KQUSzzUcRVPrXVVotfNgTg2oJ
BBVKWivr8wUW+hDs7MAsoIcQWNRoYyG4CzbWQPf6iGwI/3Hxn2ZPf6pD90zvS9FWnvH/z8ftrl7p
jo3LWqe5qTWgCkm2bCcl5MwmGMct7JqndbN4+BXoveBov0HbB1ZgrWBp93CkS5zK5g7Ci6XU3Cyy
MVWF+ZG2WO/P3BwbX4pSbLuTois9LUTbROk6IOo0srMGQxo3YNsIOrI2U7cbWSk1IHoNOYOjeYSy
VCQG10m0O7NSeNziiDxMJgW/5bkByDxTXM1CsynpCXHbA3xypkXTYmZHNfd4+hIO86DHxcWCfiGe
cwRykiGIFUBvuIw0ho0Q2w5HxxMwuS+zIU6/BQywJwleAOp3PUjHcYvHHNyHImqLAd9xqnODaZBu
BHt/e/i5vUPbOsfybxc8Aoxp6M+jozc6x+9dKkmTie30XWeWa+6LFtWwUmDNlmNroSuaUPPt7JiI
TdeMKlvFSrSIGXAf6aq4i94q+esmtGrpqYHNaJ1UNrOmneChVsogjtveadfqU494OKFcEewj7bz4
tA3p466wSSSs+9irM1JNqLaJQu9F6eYckOod6uz/Z0QKW4AD6H6Lxx0beHovLUT/Cvju46OO2A3H
ERUtiLx6Ug8Y16WBFbhZhyhIWrozHXP6xJItP/qs+pUs/8BOIpo1FWIMOBuqwIMqet3p6nZMnFzi
Tc3+PJr33Ua8nEd/jwtIrOiQK1Dzer37Y/kJ6JMvnYeTfU5gvhdyuCFxXwD3/CV4oVCHPb4c0ae0
Qe/2BcLe/MPON1iuWq+fQIH0ueEeiuntGZkPKhSs5ItjPRT4GlrL3+uXl5FsTyMiHL+kHcP3ZG2O
q3xEg4z28aidlZANo7Kqg6itGCrmPvu16jV2h4pOTKy+1i/pcE34Y4OJOoko3vOrIEcLCbffAtgZ
h3C8N4rfHrY/NdKMsjk+I7XM5YQ+iNirh7at8vtQ6yU8qQu/kJG3fxx0HjPf2OFK4gqPWhct08sh
q5h1wQbX8jRa0fStQoTCukAfGf6+g2ksWodD13JSU7qmLIX0taqGFc8+Wk4Ndxj1yA46lryU/p3i
snp+XVZHoG1KqvIIVOIXfbS+qWq/oWHGMEOOT735mGk/K+FEcs4gSc8AmvWWfHO6nPFwwwxyH/+6
hLcGKHqNCeQWzPh9AX+96syAbBTT/h0raAnTtwm9qoVxmI1d1bGzkMx6Y6Yv3RKph5qOAdk0URmE
adHUHs8J0OPbBq7zPZsw4gqVhhfF+1L9y7EVJRCmEPKCqSkqW6EsJ7gCwaap/OHtB33H/SE1q7E0
F9eyWEHYI8Z/WKHMAlNx+P4SDZXeqIyld2OAF3TX9+mLjP9+Rs+V6RQ91VgJMRWCjz9yow00Lrx/
quwG3tnwIs5HvTP3Wt2ZO5xmeorzSn40JfytzAlx65j2lDeSsjeDOog/ssESLafszDHxVCNxYjtc
WcsYpLFeVXJY5XtYzB8lMStXd8j/dSl/cZeNZBAlyCUZ5DEOPRtwsj9Cp+8mWuZZlPAGxq2j4lv8
aeAVvN2x7a3t7h5944Av8I5HPDN8U2f+Un8M6aCoZyTFT0CmyedL2bc++Yax5XWy7sYtvX6QBO44
G/G4AsXxMrBQJaux/cjA16jj++/YA+2LN5bQVbEd2EccFcRCdZr/id30JMMVZaZNZ0TyiAcfi+Ii
CN6HE6RFfusB/e4Z3XDePID1nzUjEa4/6gsDNQDF6ygIS3C1IT6d8w3xbUAKNY/YlvI2e8IWYboS
gETFPKNsRjx4BNdlo0UQQ1gJIqK7IE+J+qy1IHyLX36bFSRDRfQukCurpf2sO3VDQos0dMsFzit3
Pr8OZRVxw6UnMvhSH2BrnQ72oen7OzVrvceIN7GFaFTOAoAcARpptc/4V2MBf3En5DwoiRRQE/w8
KN+ERuEcMVW0CF/gQIWX/O4dq9wob6jdSgdD2UXDf3QDms1hbes81r2z+AfebUV9hxij4pf9QWzN
17cgRLUhmHKzvRnKQYgwE5gAwIfGkyQ7hHr1FGiCU6hKk2IfDe2xKinvWSMDhJtP3PlSYA2Ikb0J
m11KbrxPLxxNgBzbVAzJzOYzOnnH8arAhxhJohkZE9/PCJHXWAHIQqAubMu6RAIJPYMfZzR1Jg28
NiTLSERV3T7zj3NldvBLt3NNXa5wMpbfCmaSJ8DzpGPJhR1kzpqoBIJner34PfICReF/RWv/TO3b
XPrJuBWj1FkMXIJOW0tYZ3zK4eVC6sgRe+Hlyy//2B9w2KBxWFZCQabZXi6n5hR4ekZx+zx4BJkr
wehJaef0wa2HGcwmT0300lP1GTV3JkkZfQxmt1+jZNq2PMKmIyYnk1edq1uP5WkyZDF2/xMTHXGc
+SriZ4lAV5vPsIMawTzqgL+dkV33QaqwBcAKJhiybczaGLWBorAqU8qJe5vxvmsDVV1azDiMosaP
x6y5F1Irsvi6D8zblyH052zO3FlUgRjxx+GqM/JMGLZh6ZUaZRzcbJXGjk7SSN2j4UNJs09QKbGx
+LKDe65wvB2w8++ndOg2r9RmlOmE2NLmu/Vrhxsa8U9bT0e2WNa7Tmn9khz1uPqhkmBAa+GJfx0B
HYoUq16mygAfQlCNlkHFC0qzpJKuDNsMxRlDDiNRjpzLa2ivhh6HHTZzECaNi5LpJooHMWsQL885
q6VQdopb+a06LTM2mjFgYZMYJG01aGshnGxWI/IJ87bGdiGWiLfWi2IqzNbhuK+WA1s87fLzTAFu
amQL040OQs0zx0KD5dmr9Ui4XEjv65xqW8TXq7M3CZ/MQgHvSaBHSvNLmw0s3aAzogQXAKfweqPo
R55LOswALTf07pdoSf0Na7DoXpjp/8hYowaCa/za9RcQa1juQpMrbZ85EkTm6nLgtsL/sipkx1nD
YTEAPnnyVHLSjRNIfcMuS2h3zaaUstT0XVqYuMK/ceGm7ToY8HpmH9xqlrOIXMgO/6dEAXXV9qoc
X/3wOEb3R5Qo/MYsSe7VbSw7paU/6FxtE5aRBRZ+Vp3ZXGUp2QithInXkCHatf2mDcn00KgjLFiH
PpiFaxtKMOh2iviH5nBfb1XGct8iPjDasHT7N/kIXPo9UIfVb9qh+q55kWWjLgJg0R92ICziKXfE
Bg/Q2fiaXzZr/rCkkrvyzz7g6mjqZWQYwGkNyTkGdTF2t0tiGbmAWbT5Cp23xq55kdqPileGEpCD
P1FHSYEsguzTl6C+DVEzZZSeVHCzB3V2ox2371sGbvn3GQcv7RXQCg2WqlvxoL5pRhV0UZGoEnhg
TwZaIzPqu+epKc8Yz2u00TvtcSkvX1HOs+nIfU3UJyPP7w59FMeS2wlclyo6sdaUY2zGEPxVa79o
yDKXcTNtxHeWVN5vabsnik4SB3rbbyvcbyWuSaoezcaI/yFgN6sqNKBpDvYu6N6GwrZg5FGuzTdK
/ZMLXMiALUiukSx+3SLlo+su8SFbo36Mg3MNUhqJDZIG+JoYRgI9PNBLrccdm8c99kmMVr6h3LIR
lT6AjrWHEm8BZ8lwd/g2GR9f8oDAEsL/wvkOZgTuF9T0CLiWFula90oCUQJ0qtHXoZCtEzlVmo/E
O0eSrmI9bCsXSZ1Z1N87VBLGN2Fj//rsA9A+bwV+QUg54jaXPegH8oAueD+yFDZ4shjpjblKYgJy
x7IvVVMSGT6c9ZupGxu6N6hVN0D09pRysFO8ZjJkE8w44oEaAyyA2I7LfHnQIZ00S9Cjv5oL6j83
aaHe/JG0/NhAcUTNCuxH8hEVvaGrTbg+4lW6mmRtjwYxaQC5wdI8d6pD8wTnNc/ENu16VQpg7Xbt
Ol8VJIrjTIecX/YoekFgGLfy782JCZJsxM732XGXg+HjlFUn9tje5Sq6zHVuQzI6KBtHqRJRYxC3
dgWzwSd2kWRVsw/OOIM1ed5GzuItJhqmxkT7V3xdh+xjYyQUk/qey3IDJMydkqsQnTYxyh5+zMzt
xTQbiiJ9zVuSwD3XlWaxz+M+IEQ0Iz1oSYTTeaEPT+oPWyon7bxgJwStoQ3AS8Kxo6SIk5GDtEQg
qZXn9Vc4fzWCHhfcCBhb+HAV14LpcI24zQ/k4VXGwM3Tpe3TdvPkbY7O3mPOD7q1ATQ3vnfVIh7Z
usQ6bC/aUX+V09ggwlbr7B2IW3XeJnfuwLbhJdL0tTeFAjBi/7ycK5EU270CK96lke6yDxxxq028
ozLTKRAtHVYt76SViyf/2bs5T6IWt3bZCplL6l9n1GiqQwPe5w4bgEtaXsIrkAMBnfrGaGtsnKQF
wfqCa91ZG3s0ECK74YFRoLDLVqIlRjuRI2EB3o2v+12PTUHpJVSt7gzHVekH/Om/WI9wS5D8CVJ+
55MFYV/gNyrOxGY4sBqqTqfO9L+FcL7oPTrSvLymMPiB807veXwe1YWcWKBmXPPrncIqBgoyX/Wu
WguHecWCfHMMhnikdJW5H5gpplwi7kL+qJZe+w6hptFu/bQf0GpCCn+OkeTa90xHRxdrDN4FiBE4
BPTFUhj2LKCz76nUrv+dZvmnIQai+9QrG1vI5fkvWO6subzluYQ5qFI6A2dINlesHntDh4P7FzcN
vqyScTCXVZYbtcwtlwzgSVp95rh1nMEgPMCvA2JIjtK388tmR6axl6j4UyrdNWmUyFelSPQj52Ng
kCh1eLo93MBHoyxAIgF5pRT7YjCnnTDUF0N88AKM3ATSBRECgy7DmosTT0RSsLN7JxgJkQIjba1M
Pirc4FFhGSvNwXAsCIpRHDj3dVKcZvIMe8Iqlc6fG6NGtqwdcGTi+Fm+cyUqt1doxPEYetuzfliN
H6cPHcoJtGmp5hvqshlT1AKsS02s9+EE8cNLEo266L3fynF5V+NBG8ZM1b9xfZgleq8uPArkOQ1o
1BD3SlIA456efllNdRwrGScArxSY9s4c/MLIVrblONB3rjOwnpnDpFldOq5TtAyh0y3iX3g55Nbk
JdY0f9kzZTZmNzZp7JSu04KTJDxmxnsUhPyxxXb3i5RAw2C82ZPe9iww7w0QqqHb9CAt9oLlKwtK
7qJBy4qLc5vMETZcD1ilvK0a+mAf7ctao6EP1Mfk260VW648kpVenmk4tXzKUcH6XpCl3PVZH6UC
cLR0eTSX9KdiwDo43bWjCPmZL8244Kvrid+9EoG/3VQRwviZYD6yNLU8elEFl78AGwngR+782FoT
WdNrHNqLbEuAIpWnnvJnoXcnvVU71WngaXoU0RyriM4hYv025pjUZsfJ/CKTpsk+73jLrrjFfv3H
Uf0Ut6EheogGv3RhhITRc1tuCU5r2MR6eBw7ehJIkZrRbCtJrIYLVPmMXZNDvA47GmsJ5yS2/wB9
6dY50a2H4mEcaHHx8HTlsZOW66iySp0axKP1li6whhpNC7bhQwPoen7GLUAh56aNlQ3T4sMTJNNA
RdB+/hJE4Bt7CpEZ0Crpv1DlfPJCwZRMeYPcX2hBPglpmdRJf8XK0SjQl9sNEJEW4PAA0sQZ6q4d
gBc3o9Wn8M7aQEAJfJVBCwrtkWaxny/EQzDm2rvzRd3ul08fJNjHPWJywR/T1clyp3vyFO0AVpmW
9kRO46tfkpN2LW0ZwpzmZ8F4oerdL3l9mVXxhNBJwINbGWemMPlPNM+nwzXJFKey0pCMP6eL1mio
WbBg91fiRQLCPjQVUaUDy/paqiVeqsu844GEVZl9/R+gOiYg+5nMwDPUiP+izClp4DSpDcA+3t8c
Nr2TXUx+L6os6QbZw67yF/rDAnN4kJyd+V8t3kY+m4csi8Sp8dMBgmLdok5uK/sGC5xlXzYhsebz
tFgZYdT1tEmkLAAlx/qSRDpmgX9xm3RmFAbPvfBf26c0GIEmm2X/VyXbRMtfx87D8WDfx8/izvbF
nUAv5aE9eQesd158LzpTHAUevMUOJDauVbSWvOZJU89fV1dQQ7HPNCv9dbAhRWtR3Ykm1uPyRfnJ
5URcLH9xyraHRFHOT5Wzk1g7X9MA36niG+jR73osGifjqy4BSNBRCfUEkSwqhrxh9olWHfCUwmEh
UugYP+WMvrLJ8XFB6nZfUqC0rsSDR+CLAlYBaK0cW9nM7fIkPczpqD+UXgj5sbxNDb5bOZmNIttn
U0GcwkTkGNEdPwBi6hqxRKcg1uCKQ1ZhR8y8+Blv6hA+BCj4loNCWu60KmRncOhCUODXQ6+O9dsF
UiSv4belzsXJUl9N8mZZ5jB3uXkcRLY4PtZFoZsOt9Tk4XevrT2orn6KvWeIYp502GiLPGdEWGo5
EQarlJKqaVzsx2m2qflz0KNkwukX05vJ3RIgqW9Rgezr/+5K6Od1lkyWeI6lVneSCzdjl3F3F8yx
n3bw1GUgvYyuuAZISmBL4JEUuhkHKh0EMiw+9q5tPaB+QmUVbIZTLwbJPFyIIrnhv7/tBYTbsa1L
HwmgIO3qv8W3PP3uJ5s1NX1Km6uibKPJHgNYhjgjb5SbJolav4JLu3zg2KAstb6a8NUy9/zC5K5p
nGYM55Pl/Opj+BFDN3mnTOx70RSdHhOmgcJa0ai+khKhudczgX1I2Hl/lD6mWDswRV3iekcILrtq
sG9BxesEA6UdvRu7wsZN0iSvenQPumNug9Sj40RWzZ9CR2q5/IVuf8xsM1dTi5gcW+2FkG9GtXaT
oToGcdXcVCO3bini4ezR4GMxJX77R4gt0dykMFcowtQZt/8L2UvYsAojz8ugQvliMYm7LR3cW6fi
odusonhr0t4Jl8MKasDEBRX6rx95h5BZVdkJOuADBhunY+V10e/nWZZ1HC+2JHV2WVgUwQuepEGt
aMCdQi9QT8TkW7x27i4k7aPJjmmuHaU887nPbzNVlEKGNMoG6sNA16vaiM0dORSq6iHXO8Q/YKGh
NeKHG7/lFHbwVeJFf3yBnk/69A+dXqg41D2D0Vn9bX4Hu0Q0ByBYfpAYKvPVtyeHMWuY4H8cM7oi
ST6vjAOysZLcMHqmUMZdm7+fPopg45GuIEm6Bt7or8SmI1f/yV7nNRvd86XLcZOXZZTmpqOhl3k/
W5QhGXa8Fwnj74TK/N8nu6E14IHPtAVzTw/0pjXwJco8usTrrXz925WCqadzAxbv3X559Y9g89QC
q+rCcNuEM1JvIpehnMeK+qRlyaeuKYMeFNSTrsSMAKqCjc2kiv6EphpqpEtT8sNgm11XNHCOu/JE
o9mhzvUH3COaAA4nOV5rnreF8uB7BoThl9uUn/KWyDQkWqItGdmYHOTcmm3pcsb48aOTFpHQJBeC
yhsVOHeTXAVt3Kiq3ft4paeHFQDWVlG+iQaKaTztzI6Zf6ZpEeXeU2pk5XLzM8tFdFhfhVAlwnFM
oDgYlnUQiaOw6M59yHDUP48iHekeiO/qGBCOXMyuOEaOItam9X4vQGLJ8MRfwqV9sJbJ4hHE80Gh
ErJGaeIiPCwZEv6h6w7RYj8rNF+drCfqHVnJTYaBNV5YtJKd/Ks78vOSC4+YlhJeahjUSwK8t5Nj
bMTGL6DQOPvghenn8hUkvqBqnftR+PwZJ49NnchERebG76ffM54qX5/QD1/aOYv/coOGpXimQyaP
HKwWUCuhWSsAhfk/pbI+n5pJO44fhKInv0zsrSNexRq6S8yFTwJmceKYaVlGJzoG0zd7GWmQAwp8
nzz/oYMqVTGDi3BNjsSuJv6l9ityIxMrRLi2vqzh5nyN94trHw5I7R0IEX3ULNhS2qfOx5myGk2Z
an/9blhTfG2oa4sBETiTkhqYOKPqdp5M6ZYvLlmZPQsaVYHBr5aYFYEdVwgcsp05F22EjpskGei1
ERLINeOLe3dXbHHrl/qtYlDmj0JzZePydeReLWgnG6NF0VORWbUByQ99uAEDwpLwDjq0BT0fktJl
H8ILAY89FdHmmBPI4etUdPWcgvdG53IJ/RzoQ2OhQ6yDyGtikWOt07lE8/xM02XHUBHkASZUH+v0
fw95BuPoFedMz5jT5srWQW79DcR7eLONDgliZ90IZokvGPNjV6EAZWynEMLSrwHWaTlsFAfBKedW
InCCetZY+bteKYO8dfqIQyNGiVFmOVjUfqj2R7jEoaRDEyxE2Dz/dk9YzkxBCT29w1KimC6qwWl+
fnDendEqHIn+X2e8ajZM1Pt5gFjIYJh7sXB8KFd/v4X8TOuEzvbACy2mg1/6N0sDJ1B+ry9nG6++
NlqU5CXJuglqcBMIWwHkpRLIH3M8DAHcOCj5u0d+r5Mw6z2C08v6ekGMPnSK+atAbY/uvIZ4pO+y
kGKI7gxGJNJI6B8bNd1OFT178AuPQSsqZ5FtGZ6PVhpgNl8ij1RHwe7MYJBpcouXe6V1rGFhrobe
p7kls4vKwP0R7j58EAMed1tZFvHLYWtmzsb2Xb7Vpe915azhIgKvkdIF8O38t2a1fMQxbvAZAojb
bz18ST2WvbDILeEQOf1KbG6gdPWgCK//uK3HR5n361sWJCgC18zvuPZM6YCWVlgC6hzB8moUjO4+
U4X6Pa0vZ9b5O8P+o18nKYYmUcGYSrHYuc8/JO6+Q66iuOCZNQsutLuMhgyGKJ2YGtBmMfGbkrcr
U733+D1q+c3R3LfUtr1qrUlNBP5ni4RVmhaFRq+PiknxS7NDLsYr3JSx7xX5V6pjuBn/FN8HDIt5
+iL/+gerOfHHMPjWz4zcebV+TwOILBWeJljWhTYTEipF1lxAXogjJHjW83FPCWPIFxTL5JTJXXCA
BzxNbcHtRmg6HbFhczQIHACrvcEXFtIRVADUIXy7GKmMx0Y4EFf95YHEvPaDNW6hBoQVh+8ZHG0d
w+rjU6uKzLPU+hTFCjBoVZx1Uq69Rd21vvAksmj1Exqm7oDvKDX1wKK8MqLwokwyuhs/0yk46H8G
44fQaNH+A0orTRu0GKPwA2E7nLZ/lUjGzcfStw7X6hQ9jKPucaA0lhT8AUQOCaYYqIHI2I/BQBQc
5sybVegPMnmko9c7gAehFbEvciYyjiLYquQ1/l7+oVW74CG9vFb8fbLtBSnlW8wpIsPQWdedGp21
B3lBZTm5peRH+oI2Ca5AZMpF6U/ItYhiPxB64JcfHjR4l7GtrxMBXrPeWZvVDvbe2CbHJ93/q7Mh
3te7CAd9rrkXoi+xS7joYu99VffyGdM0PUHr+a8W96XJ7CAxynn2KkX8no04OD8mEHaFAVat+flM
Xbf6SFkNFvm4muvbuK9PKNJJYMT06KwPN1GZ8Wm/Zglyy1J0IraanDe8o7u6NJMe0ycFP7JvB6WX
fyZUnH+pBbmV1XpnVtbvLT0dByFBKK/wevFO4/TXg1BcLA4kC1s3bme5NzvauiGTKYY6z3mRnMSP
LG/pBnoYRGsrB4HBkbY1zpvQZkaFV+8gs2LqoNH5B8q9CVryTW6kRp65jLc88KZZxGh/TY3LmAyw
J+nYou/SLVVFcod1IA9CepM6B1m9mmrEdrGeXGCIo/6RC9v5NA7gCIcV2gakOns4DIo3gddC1b6D
W591006bePDVHDGGjs7IhD+q5ryj3/I0axSAWzkWsq1jrNCXTVhGL6yx2JjHNVNjDLvqdv/m8mQc
9BjB/++5VO0Tr86mLCAJR1fy4k9TdCnJSwwYkAvZyHALviqCqj7LVZBVTxo/hhkG/DJlsuKSIyCH
oZLOvEfemJjoLSEQSijekFycw2x2i7r2rrocwB7QHXSVTdFRJyVeBuhH482+vtBA+ZVyo0boMiVE
GKhs7BNVO7knh02FDe6tM6z/cK9KQmvrxf8cHiw53GKTdVuCVSe7fIqr0pBGe3f9F/Q2UwkukSlT
NPA1o2OZ80hCmSE3clB23gBv3n/8T9yGkUQDaZ7JHm2RqKkNSeXV1yqW1t0Hx6JFYG07Jtc3Wr4p
9BvCx2bBeKzWCrhUXbhD8BY8eqoX7cHNvbtdBeU+BVvFb3/k9l5l0zViMMCCGRIngbaXIzS6oF79
yqiWNCrKlHGMWIhLzqUgYDrl+aISrzF9WsAHjdDjn+vLSzOBE+vS2yXXWfnJedsvDyAftFgmBz6j
7ssAcDAvkHxeyOnXBXg+PZQNg4KTYrLYwqDB+vN544z+wucYZpMCqUqydOspXeiNUx4xtXlwgeug
tlYpX0FU0dXuMzhhAH63pJVKx3PQukH3XfGUZMn9pTUnjANq/biWiJCIIMuJb7XndIpavO4oQXOT
x18LrPQpa1T6A7LJ5SzZDEF7CncfdcVS0WFtVdQdGwigJ9UfYXtskilQG84H61rYh1ZK7yI+hYpw
upejyi8Ap0K/25mWAG+MtR8hOxzmOf2GpnD/hHItSKSdUs/6uDmJ+S3VmnQeajP8cXtQpiRsSYjx
DYrvnk/88zmfa2aeesiNkXcFZtXaH3tL+5O5DAaC9GeX0il+D8vlAmApUji0hN0h4mGSFZrJrmZX
yu2GfuntaTn1+2F0ujjADy6RaD7yeckL9AePOb9lrF8f758G4OHbBeO8O7AM4TykcWe+pNZp6rOL
SSowvSOmBN8MvJwjr4bT6v/p7EJ+4ND6pLbrlPvIT+8Waq933xOCtaN9To8YOmMfDZCAnWldIZPr
H79htRLuqZBYXraSlnQIyok/e4u8Bz9HwVb2AaM/izZNLzfgdKzdsF36i+M0C1HuWyGd0VIKJixE
6tqslhQ7mj/CEYCJOkLzgWWU4vhc1iWHsekIZCSgiOp4aB7EjOn77ZN7xxvneqCgHuLDR9jSdI7p
YUYyuPUAv7Hq7AxZM+iiPcBp6prgqg5D1xz5ipp3hQnc334+gLAkdBNaqtXIewg2aeCOd3hsMcbK
Nzd/fU74etNk0hQopujQhH7TTO775cKb6Vxf+cSFENutwkqvaOq5EYacpbqR7oFqSZfQB7q4HvZl
E9MKR+LdVKd8xzkWZxRB/4yMMZKQ2+s9zhS6KCclaDFxfDC3wlJzsyOO+yBkzB71omssuoqZFjRG
OqCsn6C8xwj7L09MxSdbbZmxUJ9US52Qi/RHenl5ZHvpLyxZzJuzyMwN7pg2K4G28qDYqvziFzOw
uJ1RAkUHRTBgxssddR88U4C7y1I6eSCLuwjBDiZCtUZa9G3n8JLIEfuTbJPmktdDp6r3hZYkHlNm
dAywY/yk/U/mzsdp589B1mb1x0tPB2waJ4QRAiquzdVfI5HKMfqiN7HaT2XLTrscr45Yk2qJE5X6
9FWjVXP1RqNffW9zR3/4Q/K8wz7jnkQToevu5WXz1ARpYqZ+7nmklDG7KYoyZCarT/rws9tZ5fq+
dxOvZLEnux3M6VT0ODXG7425+/NJkT1jceM7pemLOkjJ2PDhSWhSh83AYAh0Qg9mIvl1c8JyfAl3
f+aTY5ZFnIt5wXfnqxJVtWwNtDZLfvrTva8c/rO6wvNnolqMhDof/2PkUSTPfFqaIzLThylekxAn
7spCXv/8/8p1HOvrHqFTXrvJ4IUFBOvacJPfIMIgDKQGsoc7D2DG7ATg1eSGE7r1lmU4pL1YAfoW
AvLBq8rHOzwtWs5kj5gMgmWXFFGPxg/De1v9twVjzjuzeWWycnIc/R1GMRbRXynPvtd124WMEaA4
aPKBZclSRV5iH1Mzu58/R7NpvNyr2VeD1QtmxrkeF4mZIC8bPLMKUUG/xOtwEScIxTmhqUKHbCPO
JWjOZJIOZ9DQdctSMqiRpm7ffz1xxgKu7c2A02SfcGMKBr6WSrdHcafLf+TmbXgI/Pkt63k7/ROE
LLBxCYN+0w2DQTIqbeJYFijRUKdl1hEj1hoTGY59fT3zdil2X1Sk6JXigqGz1ZI2t/a0CriIHC7q
aoWeBkjGYxL6wd6CBoalKNCebug57R4Dj3NTtN2c9rYNq+JrZdKgwRP87e/YpLRnRyItdCYoho0I
fXnoMPDa2HtJTJqCMQ9MCS1fueBlJ4TeNRP2O4fqkaMJSxnOYJkdelWDizmpHQT3Z03fCxId7aIC
x1RJxrj5PCmubkQYYM+PeIAhdaNnLhCe9k4/zQcB5zzklX/kGYnVMjDZ27YKBxFewJqODV6Qna/y
J5ViRoV7nArd4ysoMoP8oQYc4tTUCwrZwwDnbEmUxKwfgCwv/OVOIlZ//ZDnv5tkaG/7SKxknR/D
DK93jI2kFcVHqlwvVepOM/fQUWbKIxAgkF9spfy80zstywUEcrG2g4+wnwZpv+MEUmKJNWcKXXki
aXOy4hxl9PwuVj27n7iHj9kLJtNUjUV0f2Uhq27nHAjnGirvoScAPSy8JWgNfI8Ccl39l27PGDST
d+wiRwEZTeyIQwKLalC64Ua+HI5vm1EJxzGhNXExpUqyYmapgBoQA5XvSySScMv3riR5opW56ime
nG5E1c+WJONntBFWvt+px12FxFfWe8xPcZCwl+mfCPin1QKuIPGeKCx84TKCUwzK/Psd6Za8j7ob
9PVP4TdsBrq5mFJxcN1AHnA5TIBg/MPfxFPepNM3C2zEM8N8FjUs2xjJwahKxmlj19cJnSV0xrRM
y2Q4IRwFhFvEmQTVhbnfGukRX4QYxIE6ApMilq5B+8kYxpHbV/myMeitYwHPgpb+muACxt08g0HL
X0FjsjZx3SSaB8aoJAQHpn0VQg4ln2F7UhJKOTlqsVRGVEQaq31W14nsVbpCADb/oWIwclctma6s
m2NQPLDlOCdz/e64t5Bj5L04vHnOdVkbqwIuGQGamaJmWNOv7svJC3ggYfFlmailqnIWVtNEoMJj
xUErvtsHXEDg15WWf0vRBG4FMLbp3P+McGxQ9hLP+uiNpTN3yU0L9O74Qg0YAySXfz1lve8XLvFF
S1sJazDO6MrzcprQrcX6ik5k+OgS/4D7ilHbLUI8J4eeolenDseK08DxhHpcpUzw03FVMdaB3wQs
kblS8emFU9jg++UCJNqSUvIxdUzTZy04iqoafJp/d8uKMhVa+0k6+o8vhxIM3JwR7gVm2H7gvaGu
X3H2MCLT/ZBvV5BExUAC4YGa9KnIW2N/kp8lYo71Mk4o3BzbLsychz2rktDX/U0eH32Be3hlv7o1
EAb2HNKJEEr9WF6oJ59fRqa5d8DIbpECCQa3jWo1Ze0hId0/Ny1/ibvjzVacl0VmeB2iS4QglqIR
l/gql2DAOLxvGVar8tYdc/TrV9KQ1j4tSsm5gHsOV6b0FYVhRyit3q56Ic2+H2jP+/zpgrMDHA5Y
VW7K43vAum8qVDr9apcWKaO+204+yx5oCaWpBgjWmTKeSy0oDmdYka/YA+tHG01p39uWZHeXOUbA
Rax7pPfxIRcaTXYVkf+xhcBO5vHB7G6rtIj+rlBbQYG2px/HibCyKK4SvEB6bHQS05o9R75LZlwv
3e66Yh8yWE1NrapZnD1DukeJvbA4mGppbRgMIkIfRQ6QdT0e0e+rHTvs0M9YHTbNyEOmw7SHymjY
zf2gt0Z3VJXKHI6+xI6uOnpmd2fp6vJeq0qaFTM97c17FLmG1TFVvfCMr/NhawV0Y3CS2nWJfwsH
28O2weRfxQZZVRMbtKnWyxPdxCJLzHK3pwxFJ58Sz/J84SVzy0iVfznOGvfzL0MvpgP8OXqPnDzw
wYFA+bDV/cBBETjlO48VHEC+sEJ100qE5IPjGuf5ubx2VcYHU/IC13FFtTBRSQPlBUnsZH3B6xWn
Y3sXmIsnP85CrfO967udH6XCUJhWjlxK5uvvtgaPOBxm6mZYsgdTb1M36U9qHWDPTf4l8pD4cv+s
W5cnYTDENv44lgu6/gSHnclcMh2XJXim5fLNvu/V5/f7bVWo0sjhSHp55XI36HzkA/cpxpJnYQ3A
KdRi82IaY8jkGps46n0UT0t2NN4tQLI/m+oEVhcVUgevvg7+XN0ujedj1WPFnuoqjyJ1lxbBdKVp
P2eVXp0TZFsLgkCNugtLfNET4GzM+wkocl4pY2tSVGs24CKiEUkzB2eotNW8ktUDIWFdP20HWJ++
NWUp2pVnmB9+iPIkHFOgG/bPkZuRpljyOWg5QQCy6jUTgBQE4AAPJtv9nfdPMtuQgsbfsKyPK9I4
L32fEfo1YoZVSAFrFpbbqGYG6zQoyLqVdmnZ0e2mDAuVeXNRO/zpp/9nZwJRP0O/RHMD2qEHpz5z
Bd3ekB75VpglX1hbfCTrkYCpzQhLab1cqKQbxocIP9N4W6KnKGLUU9avr8qdzmGEo9j/M32D7hGJ
Xd4i+y0uIYXWiPQ4XjjcBJGjTTm23jAYP9r73sclfIfYPW0j0rNSoWV83B/h3UBWoG8F3noTraqX
FCI8phMMU+KxTK7TxhwFegffjGt/gkZ9qA6+y0OWEl9nKSBVYMrex5NoEqK4AbdsdeJDDQIpSVif
6s/eoTi9gw0pih+dkZG4yrSTZG/1ZeBabWd17omcbKUD+Ln+z60da5xQe9tCN3Apxo4hcmWAlpsD
jzy3UKfZNB8MFiJfjR6WtOpRzB7uQ+mTbydDlMXUNv8jKTengE38hSn5oQS2V8GaO2Y/xBSe4R6S
EgfzpPZ3HMYvmyfTIVxjGnvxPu3wFiW9F49yHdH+slGSG9HZzjMsojBrsoRYF4O8wxzyzQW44gNq
EJNBDJJst/NvMbjNtQmDl46qL6Bwe8lYIPfMMymLf1q9TgP8tVRgjgWNKAm5L91wKk9+D/2RCu7r
S7WeMH63qQp2s/xd4X4FGekzuvhK8njEYbyKnb9Feg4q84/+uBlWdeu1lVjgD7PY/GWjnKej0tZc
PQl2n+jj6Su7vpVycQphBH1W0rw+ODQdl0p5+h58t9UjwLNzW43nhHhRNhG7qsX1U9lJre9hmDSH
HfM0YTI+1xkXXc5eRiUFA4UKrNH142wkHRr3MZ+vqVBI89iTwq1UwY/u8MjDARInMa1YGUwcg3g9
tGK6sYnhwSDRW+/5X6gnGqVx6pdncn2eH4oXNruMjHMo3kP4bMmCBvyBadOVpZ1FlrqJokVPQJuT
8uYzB2JuXP9uzEse7V8OUjl7Li2avPo9GI7puQMzF1vGD3YFsE+MhNrHnrc8klYjQ5EibDXwm7QK
xGrXGMu1H9t9TY713dcqFaBWU1+1wzMhqYG1b/0msVrehA4TkzU4ycRhi8N5GpsNbhM2EaWzFLR6
kCFnPxx21DxAuPH2LNvDUPbbt1zk+YsRdEWiQkxirq3Dt4jzbxZcfVtoVQ/3g3SvU9POUcAbPYXZ
izN5zTPx+2DtMtez+3GXb6+49G5ZuQgK58UnuM7v+JbEJtGHZ94MBbjrRzC+pun0zBBQEsNd2OYh
srPrW2uO3UqYJcwMtXfwxiiULBYAZGxTlPtPyVXi2+OSGJGQXw1jjHK69uMGN1UGzEWW+gMl02pc
fBKs0hFqPMsm4beIgfapVwLdUyS6SwTAaIVa/B064UzNo61zRCQerlChvej3xSYl7GB3BJzIKt2u
tL9XzhQvb7kBGCLaEydakzoXZB0Y9oMzreXpFRfi9UeiqhBWVymUbow/ktaaPhWFtsnjhgVTs4g8
Ap3L3W2jPbp8A7X7B5Nvdmmy1acwlOxp2FGUz2UksbgnEoj1imgrXBXSzPLK4QS8JEj7JZ6RxZh6
b7F5S8zW0VNkLeQUoX2fCps1AvrSYIaFrn+xNPv+1JPz69ohQxAHtVBV6pJRp/zITnbj7ie0+pAL
JsxknP6F+tHW3cYScbjwiOSBtq/iGtcGghskkLrheM/qV5KUx0w+OUfOh/YaIpmiV9ejsfy0OXjH
USsLo6FPdmWjuSFEhKTDQ3fYkWEOKMcmco41769Fw2pGeu6wokj3JLpLttJHwnuLYXJhi+egcSnw
6XeJupOACGKqWvNov6RS/RWfy6d7hULudVABT57P1mkhB0IeRnNbUqgs5m+zqnmRlxejqTIk09h4
06y7BpUKji5rdkuIHpHD90JFKW5EjjCbNwwueRycctSjMZnL5R914LJ/2ZnuoJm1xMfsqVuDqMdu
f8/J7G9a7Evb8pbZZNtWTODZaDZdpcXWPpqb1BgbOvhWF/WhSEJKM8gmZ7N2tfc1jFWzUbU+bteZ
OCbDUf6dbLgu47zkTe0CMKy3Sv33gYTBzN2RQg0cLEiFz5uwYoDYBbCg9FburAxPS6M2NMIDVkn/
R3vZCAQ43k8/mE8gQofIgfnr/M+8B5bPWDP+S4oZxPLGduliqJMctPWGIoH8mzm7nrVbKzKEBARG
SQDiDxZQl30xSb2HEkI9R3QH0uz0SsPg9FQufafFZDHW36DdNbhyVexrGJ85EcoZErIZu0YLMQ2k
iX1E/0P0ixGKWumkY3DGEv8m2vvZTODilQyNLzTEAvlXZ0Vs4cOQvar+CGYQxj7sayjba+uVISFu
AT7bOwVneAgV3fRXJvdgxa1jHnNrWXrbr+66bf1ZnEcw84s3iW9o8i+0CMxN0OyX196nKudQRJl6
NAC5z/3w6wN0JHbMV6GjUOYACBwYZguHA2QWwkPiWeCpjp9/5VGC4rYPny/RKC/otyv8dhYCjOEh
0bh9qkU6TjwRg8m5emeGPXkq80DjK/bESqb+Fzjx0tK4xHFWARjInHWx61twpDkKeUPpNgxzvq+t
z+yB9mCRC/5xmlY4vOsT2JRJTOssIr+pGCGpShNKvuOb/4aPIDIMiTU3ssp+xWDkdeey7vbanQT2
xK5eSdJfiZicp6LLEyXjcpSz0sV28RyUWDfUF4dvUgq1fVELBou8PBgQuCATYcdcn68QSC7O9+Dz
K+pr5YlQxr59gzBIDfyf7xe1YqRMZTxQ2HDPl/pPXcg0xj9+SMOe3RaiMLRa7Zkmo5oyiUhoxDHX
LvDceg7GQwZR2mNbxIEvOuwSAAW3U5ki2EmlvIahj7d6JB78e+Ssd9oo8cs1ayoFdrY8E2IN5lbN
rGp3+wFyVKBPJlVlG0HaCFKETf60dYdTmB6lArxXrewjWZUT3HjMzJkDsOzSZHBqHi1kf/uLoh8e
70G4P2oXGGmFexDV+RAYbuiUkxWMQpWhfpcbnaLHEQEUgWZlVu16/e8DwmXNUfLs0OMvaea30NrM
S7/u8gOxsbfmTdvc1p3RaLmqTGhT5KD76BmntoaYoXTdnzf6HJ0MGcQ8/NDvPswwJV4ZA2F5AO8G
B/gq+W+aBUHqR+klss3BqNDvbSj/DUAb19Y7L6E613yJKz8cBB5bj3bSAswbQ8J2xV9bIxsV3yIh
xyu9eFpgUbzWI4hFcFagacELU6fhM2BhBvtnL6zXUCTEZ2ryiaENKEKphiXB6rwEjJ/0L77BkPKn
I6gKJnRgSLb6V8Lp2/w4P+7IBRl6tL9nUg14YOw1wpJxu1NgEvEP+8k9jrNq0yNgQR/nT/AsAvDc
Mga2bDF3zJyvpgk5c8IrW+DCEvDb1weh+hKLaEal76yk49NWMiDNM91oiMcVZRrb/eUHZeT59b8U
r4gxYq1O3DDT1yiaL0ddV6w22QADO+a1tML0UmPYi1SJQ7YleYaIuOGMYtQo+15aY2fYCp0XJt/X
McPXo6ujT2ay97FZG6/O7ORJcvB/ovnpoKHPCF8i7r/bObyF5tp3wtSwot3LJxSC/M3q7a/xvCIt
E7KeB75YLa/93tWgV6wMiYWBOdPeHkbMM+3qSj9TlW9lVnaJ+WqAwHlIX3FEJUSyoJRNECQ8m/mS
I087lclX9LE0l9K7f6hJoUhzbuQQz2L5Go9qTU4MVnouAiyAXH7w/5GGwrDk3Qqz+49iV2n0G1Cd
nXHdvRsHS9RHS/JfvYrr+93oJQyKGe5yTzZWfA4ZuHA6nPRBVGd88DX51sn4lv8wEo89w4zq2nBP
LtTLPMPheUuPi+TiSEQUQqhyO/xP2vd6kmRzdl3Kd+sZKmrSW99qiP82DBcNpRMSwZKzfIOy6dT2
WXna1wZS1tjGnYNymIZGuOGWGnMPwUEgRJi+OcOuo2HCXO5UqzvzLY95fU95s5hFvYX1kJRb3eUq
WsRrZ92tzpTU0o+b1p+jxF8j4CA+XinOwbieZYsFhktUIkNxe+3zNRvPuCuomAXL9EfbvZYsj7mo
vzz+kZshZtL/Y+zfvA9jX4kvKkyxpb/1WyC2KdNt6BQhti8GNxmn2epKEuuldSWPEXkLuWcYIC+v
MBj2ZGr/j4lFgO4m/Tx1ek/S9t3QhsNfypudHcxgBRE3JxRwzD7wY01Z76cpItKDb3/LjQTJk07A
3FDD0dKoMWLGyBh8Rw+boZi1klRaCdF6QCbR3rqtnU/DLNfgoFA4oMFWKWFS1PtUNsJgPmq68i7x
sGG2pyrYoeluCvSTMd/ZjCh+kqTU5gc1/NOTi35A+UJCRw3kzdT668NHtQkVCCgBPKGru9QuF05+
Bf4HRWvIhirWuc8xg93yAgQLFPq4B4Owpj7AOd3zccpkhMCmjIObT7+/pssVmRjl0FEvRr31dcTv
SnuGwcPirAoiQj7Wsp6IsIWKGEYTx+sQrbVmjGN4W8I/q3rDPm4ycasKIlXWh/wqAD/mgA3DBltA
dKueQGrigu3JLiAyN2XI76J8cZEH+8MmtByZzv7MOW9NsRBRGaBwE3k7QGuyWNdNpwaKcTl4Y9o+
9Pnv1p2egMYgc3ZLVEM6yXLXYAdzt2F1HwSarCX/4w7RiNozlN6eC1mfzaHR9TdkEqJlVUTVQeAX
WR6sMcfPlAn3UU8OFUovzSUt4a46358Ysha4b9crmTyuxWG4DmYfirFdfnizlYqSNDPqjm73jvB+
7vqBzB8UD5IZ2GXjr6up20aNAbz8IwETBnGfKrFg+3IAur985aTcqSqSyNxee3wFYOg2hd9K9wCl
BFG6OiW51eCF61bxLlZWfgoIxq6oDGFctkHN3lDiFhyjf82xVqSZ66aT3kbabUPLe5BMmFUjH2yA
FDPPVRPBcaW8tk7R4VCOxayDjvYOSXO+44GLcveOfO/2+TCvTorvq3ngYcl+uvKYO7GE47kzSi5b
WbZ9u0Dyg+3yR6bF4+XH2rA1bPbJ844qH6IjhDciBl7UtOcbGIeJjGu8rGrxAOhVGHsoKhdPGw+9
utvWAc1rJClKD3mvlrezuTieDCV6zb9yoWyyLV+4VaqPRJgTw+Azedmm48LbKuOlR4X5WedZPcEz
tbp9lo9eXBVit46Timr8Q32b7Pp+9dvOtWPi5ine/ZF0KiIm+2qSdznnHiNFptx9rlSFS9bNl7IS
K2iI2Db3M6bFUoE4w4HOIKYpzVA8uoy6Y3Ugh8uSLHrn8/JlABdph5XbF+1p3l9+1qAL/c55D1nJ
upNe7UErvEUtX39e6+IxmlDgAi8WnIa//KyQQ09CjI4bGATify0AwZldSBXbmzV3oEGwsfYaVu82
rGal8puC1zeVoX7KquAyeKwaNspMEgkSTa2TeHqm5AheW5OoCXulUEEOrE8c+bPmbutVH8gS5WqM
AdjWiFLTv6O8lmPau0Sv0jSKacDOePR/6djOJ7RgRkTjhWIOaWrZXVD2PijwTToQKgMS/JnGixND
GPufa9ZGQVUI7kcxTHVfNXibIoEBtMyCuA8ANmcUn2YNJpYSNcl/soPMfes/5My5iECEDKrmF9Lb
2GxkhWPT+Zc62WfqEn6AqOGKLJ0aI+Eaha4G0IFEHdwmziT4V36SkJV54apna9b0tRA8eSejisT0
+7MivM1R6RLZlSpBwLzdgw4BkOcWarC5X7FZSDvSnzo2eJn8sICYo/tMshAsWUTJYUTPqNQUPMV6
oOSk5XjjhFx1zES2ooS1/6wpPZJ/cOWNKb13z+OBJ+C+AXo+sbEclzmMeWcdWxFkkNGA7dF9r6DC
g/z964Zo+TcQDmayy4g4i1CNKwsLoZvsOqhxMctELeJdMUB5njer0ZihJzi5LPQwR4TFOgEitGNV
sXlxKxtp2jJ8Xs4ROl4vgiOVV729YOASZm9D5IO2lS++HMyur3Fy2jfAqiYmya6eMKedXbAAH6L1
h9zbF7gylCNm/TYdxaNzeULmQUCFd2t5/KUthcSTs/sMA3Mu5gjSmGRQLX97eAnXkB+N0W6HCZa9
XvL/tKGJiN5meI9xgd8g71uVr2Iq5qjaikGBPvZo/9g7uoHbCCUvTyDXPmeAXkyKeV++3Yl2DEh8
2xBbizo7YqfryPDriS7N9FXH+Pus3WysVZDbUFvA0StmUYdFXxHuKpWeJxBPSWBiojvRWEu1D4pl
4OnAVe6RYq7jfDENbAUbZotekxVLuLazZF2tg6QpgFbBl/QudNhG0qUsAuKm+SlC9xEoW89C9wp0
lKfkf+/XBkSki59/3Eqwgv2rarczqtK0xrf7h6BriXPKnzHXicEVySMN2EC9xbyZwTc4tTddB4/C
euYIsvNuJ3sINcptYaXL0AI+SMSq3+s7ZiiP8MOKhst8ZPevLrEcbc6QngC3V5Mc7I2MS//FaXj8
6Va62P6CcuVn6JYwadd8EAfNT6Fjd4kzS6Xjy4LkvCQSHOsLSMLVGGUAX0u/etjzTdxJ8keUBlPT
Q3i5S6rDD1dEDv6x/+gEU6jL1ezIggYLib9k0H/0ASIPkUM6NSZpZCFp92/mubg2FwI7ghh/yH0C
qZYMyQic2R5NhuPJIcfsifbLKFpOQV53J7Km4ES1caS1ZQqtC+Xa8IL5qZG239x74M8jadgc671D
P+0JAMezIf6xgTbmId2aZlQT5JjVmnKwTgtXI5SrqTxUXRG7ntfw9skfd+QUOO7yNIRF4BrFEFUg
uPepMfMGEfjqMCbhLs+zijSp4c3gB/7sVK2sm3hkQVAHL+IN9M09N1E1Xwl+zVBeDoAl0cRRmR7N
DXzOVKf9tNr+7KiNAYHA+7hS1A+5jT+QDK9ivSd6dtNfwn/QL0n/7gOsuJxldlUO/LmdlI767Hvv
iapWmgNuXHyAQ2KNQ4HKCgXqdaquDBvvyrqmA0Vo//93CYMqQpgc+7mbbMZIUPVTt5Y3TT8aWemb
sxh4Dg1kYI/Sn2oiALspG4FsCSoVejX39oOCi1pr2BhublrXGH6HyWfoQm1Mc1h6/VD4N3zbxBSw
UttHKBNSmZGEEd6kCfDxkaIr7ZBL+3GvYryK1QNCPLa+CJA1wCUbgYTs+R7Q/wpxYCvq09MQfdbW
is6EPPrMwsHmwee77NY8GoPp7haC9uu7uSWh1YuFKhxPJY76ciHoIy8BRCNyk6KiAiHGsNy3t0n/
39StVDIqDqfmt4KksA7yHkgSEKf//BThmAsvkLADD9AZKCbM79rqy1Q7Ydzll87D/aiQ4selhTLc
dE4NVvaut/zOuBg24YPWX6D7ovsmRI2e8XE8pxOQHNvXoGuX8jBw7NVP/NtmsDccWqjYXrUsoCJW
r/Yqk6GBk1Efk+310T/YGGIQeZ/4GAFE0/p/NW/sytbSgQ+I/7CZuz3wMdx6JHglHq4m7qn0SpPr
Msq1AMn6c8/U7+wdZG7gCGpJi/sqgk8tGvYf75ahgKrzxhV4d7VfJHS8wkYBscvQkxTNyqKAPQrM
CwML/3mVvs2/rVZbTHb2Gu5+WuScUQMppeB5TACs2U4J+vww1F42OXObzFu7/T20Sg7J7AYbF1bt
k5i7cIVzvTxkNSJq/V7DJjcffzW3DnhLZO0rKkk4GMigc9UM4kau+0Swdnw1KX3NyKAhqqopsSFO
Hm/+z/jPhPgsuRfISAt5zaOBS6KgKIvE/FmLsa/VRxjXyDv4kONKI0AsyT6JviGgQrRq9sHEIL9/
ilgr9vO3XtxOBEY/meCBJbu1rWK+V0nI38KE0DdatXcTh+gaWJDzxUTWWq7DuBK0ICwV/hZKRQJM
JuOLsEcawjqPrmxy+FNNpr2q0Q1ONR/cCXo9j8fqkg/jZ6cKWAHZxB3m4aKTaQJzTlp46/vHDGoM
3YXBv7xGPgO+ezyFCim7gEowFWBr+DPFn3GL+VPXgZ1ZDJucM6jsIrZFEqa3xmJCYz6FWm17vvDp
zwMgnGrkX+22LNf/0etDbtt5MpeG9uOHaoPR56+Pihp3gqQUQRZb5LW9JKIfUkBj6L+BWCcbr+3/
qbvQEbI6I2g4Z0lmN7Qpz90ISkgYav/uIbk925jINUopIo9gCUPsozzLUD3MPD5T/+yLOyrQbFYL
sj8IguiKGCo5LaEIpaBn0kcqShbyKB/pKojYisVh+LLSaH8AvEA+oTf7HcRO/mGPI2ppRLHuFMF1
DEfVKswRKDeJrQaLNU/LcFKKDPMBqQVSMyMomX1TnoP1JeGwIJ5Yn2W1IsF0d8WiGujCljEfVT/N
lNmDdrNyhe580iew/Zh5qU+m+T4JodBW5IzoC3dtwtsbN6bF9tf9kFl7BNlNq8r443O16q6IhUDB
NWRy0iUI3+4MwJk8ZMpupts/6J8yj7hR3a6g4DzHtYUt5ey4pjr3V4Gro1ShxpLOP6CXbBcr2mJV
pBCtccZhF+s+cFI+gGC7tXF2SuoRYXkXB8t8Z6FrKByx3hCoMhiS40VO1EqEc0QwT4FQq0uGijWu
vDSEqnskpGinL3UdbdctMDrGfgtQhYSIt+4h3QTMNE2jjCotaOtJv1XQBVv6p6X70LwdFUj6fIwo
G4CwFFZKbi3+UsXQAPFJaDMXqEXOqdu/khZW39jN93zB64H7PrGFdeXQ9DMXfjXz0kFflQ/kFzBL
efIFBcCTee7miuO48n+rYytZN3gaZo0TyVdkXalzMHOYefBhmMtSfzuZOHYbN8kgY0Er79N4MMx1
6AwbAMoysRmtnZTApA5ftfXnkCBbGk6mygT8g/gG29Jyl6MqZO6M0n0WUKh53wc+GdrzT75vTL9t
KvBeH+A1auqUhL12i1b1NOic7ByhCdnTMKxXyYvk018jIn4EJk9PUR+j2kJWpQwB9mr4gp7cQ2dz
JmazlVG3OFWqKZspdA1XuZxk1si1NvIc/ipZBmYP+4JdJd3nPNJrqsW9xJT6z73b7xd6m+vwFAhR
Oh0N5iDafD/cX2tdLalRPtCwTnplpxZgQS0Owu/bxgL5Rb5yW7IEVz/iqKFrVfJ0sx1nlRkwJoCY
ItgSYAsb2csev2GUymGjmyRvosWKJD+FjYVClCIbm6pjtg6SCCpLLkTrXDR4cxGVSGUT5F7PjGKh
ugGYQUTEwGchv1No1LvAqE5zzh7ACUFNpk3mh4WSX6Mxt4BZoEuk/3G3Q8Ai8od/cFDhgg4YJzPe
zHYZJOe+kqwNh5R8Xi7l/pZ5MZ/QglBrfe8d1aE2naxn41lbj9u5NnDGyiGQkkzIqdWIBjlJs45l
5/5GkA4Eufjs4J/uXZgXJ6AHw9kH/E5kzXvFkZcm5dchd+LQ6ZJAmS0BIt7M5SqdPs6wk7k+tHNn
I/Tg9O3rLLWC0etx92yfhDNquQnbld0Q7kEMtrZoSmYC9Qwa3bHbC0AJC1TdFxToIyPGh8kbpp3A
bmFDp7ahOAlfyikc8krrRIvMn/5VN+M1S2dj0avTFn7vdMcvEqpLsNnVIBaV1j5k0rFNmRxH667g
M37MrM3PAcPNlTYbQgqVhi3FRJ+oBuI7vOhKr4GMzmHMKgGa19fhlwiGN7dWJmJKe3hxKsrpT6VP
LXIvpaifpHL8NDSEyyXwkTbG6YuCS9dvtshxtAyZPqte/Ku/UUApqO6qKYgTxaTy+MJlAXDgJEPz
At19gy4iyvcP0TcOOD9tnaP2P9fItNopzmlPV7QOLBNJgJhT5SW8cpl0aOJjXomRRro3wlDY/u/d
X///OgHPTtXffoUPgEWQ8j7eaGTSWluWXaIH80mwb0E3Cj+aXa/Kg1r1L4DTWfvYwbRYeB92gj3S
nehDOlv3t3QF17b/LviJenwuJEmA44bpBNr1MkWCwjAh5gH6GIn2Ohc9Bu8Yk4lM8AnYHO1QtPTT
7/wlVsMLUqhRTn/il8G2NYAqbpMSipG7wob0zfAdDI9ESkmSR0FNY3S+KT+8nqKkPb0QkoQbAo3W
UPFhg/uQxK084d3L0YV86Hqb/zoQg1r/s5gmVlWNGyCnxCBiUb0yVeMaAXjg5INRG8zRpMuSzLsg
CMMMYbCaYZAPfsA4BnZqqn2b5ypgX8bJGuRYsJiq4gkt+IKiw9SNwJ5YK/NnRO6p0k5uyLq5X8hc
VYFODOG7fSzn7k4sNQNxDNhP1gUXpXosCgTHbNrKd6zmyxNcuWXiHkcQQYeTsFgyDEXevU5bG99b
DLKITbtBFWNrYHZTthVvmcPSllGB9uOALYxiCY42dwBE1kbn6CNSXzv1rV034OY3Jaenx5cnzEl1
ZhWCA3b0Df6U5CbbWYuZXfvGAWlgmkCo2yWgJxUhTPUgrkTptxIvYYbq8Hi0sXLwFoekNYeu3mbv
B9skuaQXAuSmaxeGxeH8eSBcB3A7Yel/SvjjxAq+//68CbLkRGBH0gEyscVjjupZsHcs3nbymQT1
gNkVfRx9YwRFCdBFmz/UBemnqT1phEGpYxY+bLTiVgTmTMnGN4Yd9zr817n9LM7TaSXrHVMnRYg5
JfokPMUCJ/gL3JKAawFbiCVPGnszyA6vYYKIOqe2DqEHkwRyJO+JE4Ic7G5PdR7DO6RU8F4qznSy
pitwTfW7nsG+rYHqCJwxdNsSRGR5ljQXEh6J6XzDq/Yr8qCRGkV/7K9f7COJKLlBLTDiCRNTYXaP
qrHWYbLSuMGXRK2P9P6+4AnKpTax0P0WPkD+aOflejuwTFHYfZ3zzmBQH6AaWJbun3TgVWDyUawz
VCVM3+5pkY6bqf+sKD7ZczxMbgHAKDCWPf/EGLnJ1eLlCMjHfkAE4GCigkq4SCZB/v0BAA4rPs7a
I6EWQndn8B0RI/3xwh/dm5av0xHhLnjDrvRwfixhWdfCb577mxnB2bmBCFFKdaEbAJCBuf/PCxIa
wEswO82U4J1fkb3MqRXwlo1AHW0Z2f7qPZ/Lni6w2BuFI7XL17mbWT0KoB1yV0A5tcf0Tw8HJhNy
E9Fc5PdxOmf7HpKGqUuco0WovGlWDaelCBKKU93TCXy7KwYIejYGhL/OpJ8ia2KjP62bEpfWlDqt
+57nIHdf/qkeW8/mbmUynlpoaXmp1fzR0rWH06ZZjnIUtxjvgxYB8YctdU9sWTbfeKed045qABRI
4NqPGUhyZaw/jJk5rTXFoAzZhQYwx/7Lq9kt9GBEQiERJmP1vvjAgDOBUiakz1BpUXi/PLrnnWnm
y3oDLwEGLkZki2gAQUBqJgfJAoposkiBRB8Ok/wGTYubpVb495GdMUbWFndtCsi3Ag327GkfPqzq
sK2oSteyWTbX6ZCeeU2Jb9U7jMVKMRPJJzM0rJk9HzyBMkWHTRY+iuVyf+ZPWdRfu1wanGl6FrDV
VxHqoYEjeDi0tSQtaDcnAlfIoBxUBMiioowgYPbLXl9Tm5w2FELxn/sTQox9l21eZu3zfTfmpYvk
biiNaoLVabpaEoMuNbLvpbAryraMMq2uCR5GGNTh/r0kaKRtbGq0op7f2fLws5Z/qdLdLM1B8aHb
ionWyVuufFC1lay/2NrqD7HySztbOkAEGxEzur/5KzpyGfb2ALGEsxjKVsOO2+a8csm2EWzZdnde
8uPygj5Yk/1lMZcWY7rrhYGchKvIKnup0WtCRzNOlzO5SiaFHgpcKQsff7ONQn4KDPHhzPHLe+3f
ArSd9HEaJzybnrctRNTsIKQFadN8z83irUx/sSEijc4QaPUzZacDrkd0YBlSu5hiHSErNP1rS30y
ohGKmM8PfwPUVRuHXqzKoC0rKLSa7gP/z0cNojw+3hX4kJgJxCa8wb8IX6dp77rEYlM+3Ueo33ub
qof3PrajWuUnAL67bOzSfVmjAR7RawKCff42F2fedcGAEPqE7VJATu1rsVEwbnp9XaRXYcyV8Wbk
z3RaY6P8cJ50nKpAy4DCm79+ny9L8UHABUTJr2RkloZRxBEhoalty/iA/WeNUD646MNYff+bsafT
N7rEMkPmZx2ryoYn1ilDCdCAAsPltjRPyY40O2V6i8mbeMpeYKMeXwFh/1kcQ0scvNbjafJ/w/PU
z9woa71qATVMF/7E60kt0ZhnDDKsOXiQsaAtN2dnKANpTJtX9xTZc+IkQ7TGoF5VvnhhSgitk3MZ
YL+ojg33KcGkuucSdcWHU8rNlwj58CzUsgr1ueUR2jyq3XFE9TZgjHkfpv9/FNiFjysaF8SgigZi
R/irFHljF4PTLCpbBtGscUU1klXV7GuQuzcZS+FloYeHuKtYfqlsuvfKJMpDTt7mfxsaZ0FpIluI
nqD16ZVT6KMtkxHUYw16CwfESzjN3sF8DNQZVF62wopdGzYeZout5i/fx4cJ51ZDmkIG5TTRgpOn
al+E/n3GHljaTDNRmcvFERUUhLYLwEd7a6qQRzkAb3smNsz9wxPMefTYkpLaMhhiqFbbrdQNpN3C
1hH7JEsLKZckRZgMJP0BS0eYTJqmRiPfqeZxbA0K7rxvSp1G3TyJHCCsBI6nGtEiE12n8d7abHed
zzmXZYSzxyEja1SR6KejRUxXqVn8xnBcgpDyYaMjn0e+GXC8fuW8nzk2FOH7fSHCa6N8aNqVOxcd
WJnkO4jfPsbYkpb+g0qX1o25e7Dyx8HDwUPjPqplsUBUUabTsibdr5De6izvev8MOg8DfHXI+74C
Wtk7dO3ySbDxDFpm+uJiWfqWxzDvRl4TbHk3yL1YObTfZ2s5YnA73QCMU1x1UzF9KPB5qijJYYcn
XtFp2g/ez0bZZOoTg9z2nlzAL5G6fKAKgh4+SP0peCxpDXY5j9pn49yCGg2ACsFzV0vYtx8h17+d
BU5t/jdwMUMz1wKd2wsKGj0utH94j9zad8feXuX9uy1St3OwCBBdwR9AaBIVfrVzv5G8hJwzyu52
dbLm0SjcrgJstuMLhlkw3neKu16dXY+BtCQKp8vQcQXKiB2vr7ynG6s3N8zJWaHq6yTgD5kGnGI8
Ke8Vkcar8HYrHer/MRFFmNvzaTNg+2OeWgmY0FNO4JzyGcyo/6w9An4l9n/i3s6MB5uZ2crM4mJi
QqOzc5bQxEyzMUm3iPGTyeDO9/5mgtwU9pjpt7YVnpxQeCvYdDoxZaX5p52UDPbhOL0p59bhOCmQ
vByYelPyrubyQ694bdX6TLBoJlVYYWwj90pRsBxJ2UlnyrkYs37tANIA3G4hMf56EmayxFshHmf5
gBkImzaBSknFiriMnwli1+S8WIQcB5WdBgv0cUDPCID1gVxtcjCwbePvd6NBXaCcJOKcjw50oM8H
GoQkHSWsKBLadTplzed2PfotzYeP6yWXMYoV4hADhTGDwVhpkVTqQQYtEY7USPKJMkrE1FpKs7YU
JD2Gf8rThqJbnYDFvoOi1BCnhMlQE/XU9x3F82/KBihkgW09wfobmawlrjkO4AHoySac9fzMhZ3x
YZpVBpvmKfu+wdxGn9w+JVagS3oGK5oBVdqum+IWSaEaNqnetLNSkxjx9BZjCkr8gZXH9/H5yfOc
weNctwgHZh3bR8pBJe7IAf2R1lY956Hl8tyELyHZa7/NC21LOR8OS2I+gc2VOvO1LFrpeGU4Ly9q
rvB0FD/HiqOYZUqUS32O+UA+RycZwnXjU0y72sGz/WPIMkJ2PC7jJ/Pys5RZUFMPeMTSno5jqgfu
+PL5PR9DIkGlBwz71NaXXosjiI07cIVWiaQ6f0P9eQSpJYMRPaf4dGLDnAOMtm30KK6ykQU8JcWi
DRT9HFYI78v4x8n1hu9U9lQhVI/aLbLBrrWSnHHOMdY6maEDUwazteCzJFemk4XwpjV0rrvJDumr
uBRVZdMYaZpCJzA4CUcoew0qcLmhW2qoXcV4SnAVeCy6ueMoXb6650eTFCqvO4jZ0bjkNGv3ER++
eHqJDdsF2nuI5r2Um9XQktHtkut6r8Y0S45XKYP1KQcd4bEy7nSUXtmH2tuYEG0kjMqEADx4Oyrm
xgmsyLsNZEvG9wiqH3RLaKUCvusF3QvsK1TbGw1T6//SLrqZkygSyzQON0X7OZdTe8SwB2B2CGye
AYiZ5sZqp/CApiQtnbaZaae5Mhyfrv+7o4+oxslMOuuu8qrBBTk6gutMpgbvjNV6LRGiOwlRqSfF
VJMDPJSIvUUTwHmSgsBQgazSkglbJoPpwRkPpoX3S0+EUKs59nCSWi6bIiViLXk59tdRMltF3Vm/
6fLcG2bxHIQ0nVC4JAP7zVT2z533/DZIEDSeJHUZnqPQucjMPqdMEhy6lzZCAtxLVx/ooaPHsmU6
dktr0GIk3r79F0m8dKC0wRes55d7rWm/pU/v2oD6jFFyXZWAn2pBpWsamo0+iZgQMFRB7TCOqOGq
ajuY+6BQG+Oim17hiu0Tx3fvDboH4AJ+Qn/vIC6uqfX9MP6hI8p7pypM+ifbNYpmQSkmVFx3TOLq
O0/SrnyfeiPGdq0WZlRYpYZRD3xa/5f5pLdlR5ZrgAzWnMJZjzYArkHdfakxch8tt9hWCStg4JAL
Y1TmRHR/uv7w2Slf36o+8mGo9hfUsVgCdikaYOxkR0FSekQtDmGx6aRMaNsJQqFsKFzN3zjdc49z
60Dkvf0rpek0pRoo0YmVa3WC6j7MqWalUetVAabQuBwb2qtXxRFhHeXkI1tPchfwNYr039yJE7PW
V+CnRl7qshKDoTgvJ4Wm4yeOuNiNIwsAu4s7ZHBt8rCqf89kvgfSFXo4lRH3Xn+M1nNeDA+eXi8y
agE8aiEBnAt4Pp1Kulev+O4nqwdcABGEiFgjnaYSx19nGx8B9aJlKw4u9SGj5UP/fSR4E14r8tJZ
UCJPaAIaNjEu9qfU+y1z23e+OyhMVYRP10G6n0huKU6z94HgiIJJ/JhYG/YSuefriQ1lJqrabejS
i6rHnw8J+4AsaQYp9Ww4dTUsRx5LG4qLjVFf+hURpbCGPsfVuwWcaZ2Mi3oDGJzyIaoATAXTY318
IVR4bWoqbea5uajcT7Yc2NsjA/36oAHsZr8cUJE4VikcmDsn1WqauCXAsLzweuwGqC9EddbcQCQv
9cI0+z6kCdjmi4nJkYQk+5H+WKsW9+3AN3iF9ekhqhpB3LOGO5+1xJMw6m53FhZwwYKcVEFYu2q+
qTDyrVU/osq4kYJEUjg+8DR+Z+/i9UVrrr29ailDMV7xbTXLy1eyvh14LAoDnsrnUnkChCpaWTOH
N/Idjd4KIEKI6UCMGrDzqSTKFxm67CWO6vlCFydImZPogsJY7V9AmULiDadGSQOkZoKAUjudwdOm
NfLSStIeQCp2V2esHfnsvc7b0R2tzmV/1yA36t3KGI/guS5XsSM4Tzz+NfMPtJHuVkG2Olv338de
ALQlQ2LvaBWWpBEvS5ScoY5x0hHA/Scd914asA7UAdDDP1pVE8Rd6OUNCIKKAvzZn3uKrSlf4eNb
QKyfmg8TqgS16eqBMDV8eLQ7NXJf8M+Q+G8Nm4JRR9zTvdMwQtI7YNBjUi8S//P7DZ239pcb3B5j
4sL1hm+FohJpDXYEISZjwVjub8UdCQjmx6SAd4rqTPyrDfNIMhP5qospIVlFl5N+2koRAIULfWJn
kUkNdVisQxuW+izqTr4C29f+qJWk/wrg5+2n2MGiVccj2ZShXj3go0efDklzTc9sQhGTdLav2rYB
nBjGZPloiGIACde11HuvnwQz4WdMnYC1GGe6DC2ScxBf5HBCnL18g1bhvoqf8lGHt9VgWNe/hC5z
K4Sr4dc1K3/W6XwIxlpdUnVwY9X1B2hnHXhWzkgqFvi9wwD/Y3TkzVNQD2+Hyhc+Dus3y5PtU8Gl
qMxvAX4aoQYabH4BL7TUDfDng2HXMtSL9TNPnM3rgukCt5lBVcqoXMcllOq/W0M21kdQEeDYdAM7
aDfEIlL5jfNNa9HpCQK4xWl6xjgJZBpeY2VgLrAadRFEuu+f5Gg8CIfA0sqE6qEAOZLXaqJy2mGh
ienj4my5chfaW7kJ1RPRDn0fKGmtzbiYcsiaykxx3OVDC4vmVbgNTQOQww6EpD1+qTXjvc7EcYQl
MgWXSgM+v485s4szmQsK/Je6MCgv+FdQwpEEKRkLlQl0jCfRTLc12U090WbrrCaKo9uIWqMcvtgz
geRggPkiKS3gFV+cIFxOIhx2AXc2QVhQlrP0Mt/FNdIZF5bRCuS8lU5zfroImE/M0XsH0jPzt+7w
ob85W4BEVGsua+fboqC7khVc6O+Ow4Hdqg1FoVwTfWnPQtcBd/gMu7MbZ2CdzvVIW5w4TC19e466
a76w83YJqQscLMJmDTIGtCSg6+JXV2/vRrD2qQ9xdFROHRiLRTb/Nx7lVV+FQz+L0rU+u0VBzd1Q
4oXGdvNlD5P0KB5uIAXR9Gr15SenBhIHorIhXeBMR4gAfsFPjI0sG7+NFCVkS8UjhkQi4Uh8cDfm
HzaPvGlvgiST/RaSxRFqHKTNqKBhxXwAzJDyUTEm9+LTM7I/YAigxb5unEi+FLVXhB9ULLgMFxX5
qcz/eqW4kvcDjoMBs+AaSxFSZRuv4B3dFQ2J+K3iy4P/67SAgw0YrKQl3bIpvyKDoP5vshDoAsn6
MKVsgR3J1eKwXGN9VT5MJ7hWK3ENuoZjET3jYb9lESKrABvOug+MFuy8jmGlqBuo22bX5CBdYRid
SE60065mfv5q3hXGs052Nj3d/PMfpaxgwwpgfC7RCk8szJ8kZjxZ5mrOmb4/WxDUDkyNOOWkD3zy
5E94EDU6ilpKiXnQZNWf4oDJ1Gx5Fl5sKVrpzxXveVaUI2vhh1BBBI3Wx3BfcSE5gbZ5Mrg9uhns
Y15ElgFXeEt+aVxsVonoYqCedpeLjDRZuvTvDwXpsUNPSV0tqCCNjPDUPwa4hv75HKbBueq8dyTN
x/AsHHg5ajGvKyxyKYpURiL+k/gdSpl/CFHWO7DvMZjf4CoMBe+SMAEUTdi8DC92+72twdwzT78a
UErGLE90i1RggReV5Ob9JxFesMqvN8ySqMxrR2WskryVvG36hCPIapRKxl20mizNXqV3nRz6Y1Ps
c6ft3mIvbiIKv+X3b20UGo2h9+yQZ6YHbO6wF7hBWq26swKwEGWtE+F8ar8EV7BazQokHm+0jzwt
565AVDh2ebtz+SH0wYA7MRt8xvVQm0pfjF0HzjAddu464hYvBFMVcKSMORFpNuxM/OQmkOxpQf4i
bNbtsX7Wb3I2iLwklf/dt88KG8lBGX88N545zWNtro3nW48vKzD7NorPUBip1t4WU98UBat6Ir1W
CGJrjg/qx+NUxPJWhmi6s6QVBToNB8GOhWV071S88fHcy1RdchtUHClr0FkMxOfX/ebA8I25myEQ
E4ugP6MweqnLfJHd39mvF5xDI3E+zyslcreQnH9IUPeOQFw6lV142dP/kP0TEtxSa0W8PCbj7G4b
fy8413qiwYs8cUbyWIkLU+oEEvXMXTX4NNXaOwxMWB6wYYYCfc8r3L6W0ZB58WYk4UvsUo8uj119
BztgFOiwLNUzhFCqcinEMH8DEzRWpJJKKupCtChAGe8m9h8WZvNcSoQolYjOUSCZjEgNklfouVwE
jENSPJw8w2wjFtl4HUGehwl4RZnfm5xR9a3VNQ+Ciwu9/tw3sEaczDsoikzd4D7QSkNBiT9Vyall
9PSSDuXhx5n+Cj15bn5hfj3Kbkd4MSXNeKRzDHv+ROW8lQw916Q8FDb1/Wv5Ili+p4ppm8meog18
dG8b4M8t7nYeFcLqDVI95qYOBOzmQrkqqXGLACkBY7b1lDAvmD1SAzGx/evHBuRbTyNOjltFmCbd
V5tEBLKiOO+Lk5WxCYGUR/QtfzcWsbpCgBSCIPcurMlJzk+k2JhYB4TyEOgCCCw2q5w1pD5vjc4n
qyJrf1detvhw35keoez7A0Acm7rKcNar8a7DhmOAZRRir1HipTf2/rB43CPqzn7FPo9fW5n/XGyB
AnR49mLUEeHLIZZB5w3ZMyzG60gGBTW5P8W8VCGzP623cYilMbFQjOXVpMo2nCEsVKQ0niX3l9qm
I+mhsRBOqJ0/eHPSR2G1f679ass5WUFwqcwg6Pzde6GWzs7T7/IZyAstAEOWBG/dmRuGg+2ye1dd
i5/JPf+aYFjR7/NLi3sIolG0FcZgB0bH7y7NXbNxb6I/jTTsqwNNG4bhpNgzw5BUrTON2Q0STFTT
i138Ew8G9TOIe/ya4Dy+ny00GbVGSwS70cGeQMYtzXzvdTdpOCkM06BjRqXSn/EDg/zNuW9nzKNV
46Pb5s/dnr/SdbpKLuMuX/TlQjsxc3tcbgbGHx5F1CniOCd9MDekPjyg0W42PN6ElXrMZ83HKox9
mGXxKyyOrKEgrvsGkBcZslbWpq7MceVOXO61H1324bMucfRP8/wVejEjRJAnBN6VCjZ9AJuEiNsi
yt29IK22S2EU8B6t+8H+N48E7drOU3zN6Yu8vKqjuNPEjOrNLbiak20AqvqUIv/+cP5sL8loYF/6
JacE9EJxWnP3jYCEY0giFBdAeI/FO77fLZdxHDWe1HOLp3rCvaV4/62h/kA4qvssifbHow2WXVF7
JVspEIKvEusBBOP69eMxfiW0jBLrOC1/dUbX7vWayBylSRJvyjyPMOAHnt1nnyakpz3LKYKMbc8I
YARcZaK2uBtCPjFcCW4okzNgDNHcDkV2iMHJBX82VGypysMzvZ9QkXj/kr6H39sajXPf8Sy5SIg0
3Oyp6abPBqk28OWs8drfy5SwCkWUCjoYCUZnc2t+pQLnMNXlSrhz0BR5VbP4PqQqGfyZjwolbSBX
tdtvA32mlJbSdIZDWqArGb5lxlB9pNIdpvb0yX3jyaIL2p04wNYqRfwOf9mode+E0dTjNp+1O+V2
ydXlYRXB4VepnK645loWC9sBgWIlKeYsZ8jaXHLbS46gobjWKKyR6VVt7trXb7tTDLYC3OAOVvVH
TyI5nj234Ba77tRMM7PJZMHmhtaldOoODx28pJZYJajXoNkjvL0uwhu5MoVuBZs4rcOBwtWENRY8
ow3Qe8L4yN54oG3WKDuQDTalPX34cuEwyAnjpfLJ649G+hqt223rMN++XP3meexH26Fn3i+gCCTj
/yXshqQ8CNDUVd+EjbmN+OrhL4BwehPtQevYNARl3bfgjXcViDVklCkObAXcnbttA6fIeLRzIFGd
b5TsOZUz7O6MlGgaXZhMEYryQVyKuXlCCJFMn5YCS/GmkAzkHpTcBBwXrVKDT/QuFfEV5bWDJVD7
fyMd7md5xggHAgVlY8CF2MpLHd0vNrAz51HJjFkP2mms2QZ17tLrcpWjIdxCOEU89E1UxqhHFFCx
wPhe2GT2CPpjwPyhQ/Fpzww9mcrZ99snK38imRVmCL+UpD+8eijFdVuHXlK3rBqbmlEH7YWaSUT1
vAClk6MaM45ZRAApD6n6cIN/MxS5RgEMoUH8uAltyrlqYcaSTm2afTsVhk3MvKUJ7aqlTuZG4xZQ
X9PCwNgeqwTAqSlZ4RZJC88N5RrpUzVkT2RDHPAf8dlqL+uLqpROD23EAUPhkhCP0USihmX+q4ns
Ysm0q3mk9iKn6Tsgo1sLetSSBBGGrpJIlgvBKTmLCnKozqLH/88bL36L+YIhvrDLoJcZkluQ0Mn2
FYDFrccrIMVbaVli783FH07dgfTsgnv+T+K4UbVHqIMwmY5WKE9RyL+w7NijCmVCb9KGjsdRfs45
nyvNpdrOihg2KVojnvxXPRw542ZdyCZf4hsElc90dnjla6abwPAv4hJqVfzGB25AuLAbCOeoRWkU
7NMgjEGdJmTHPy1nW/JZEtHmMw1WFnFZzgLXzMqaXfHEja8r7Eb8cgvBOsNpt0NlAfdIsl4I+QI7
tN36IWiIbMayh/JzTJXqH4CkVnG6ixXcMQFwh4mxoZ2RHF+hlmoJy4cFGhD/jHsMga3AFgXbjYeO
EIoLd4W4mHSZsmID5VFWAyDadwrqsS876ANSkxaWwHitBLx+ugC1gnDP4+kSO60wxYNWPj4jkDUF
UpAm3vaJbGzVLor80YvpKY5+3HwjbHrx9cy40fjPT3hLXGuiy1JhoAmyWue1oI6tLcfaLpZrCglq
8YXW7zNNayEe0V0Tc4WKmKKo8S77gH+3YSouX1/2700wRF8AqEdlEHeMvjm5VL/h1aGtAROVhw5T
lM+UMzlIKhs7J3QERdKzoo/Igo4lgCgNJS4ocT2g75VHpGVBItN4M4ISkL6hBoT5lKDYKS6F9jM5
IlGfu5qq9AkCZWj/yP9J6Xk8hnUsVXdQRsOP7ZR1odmTzEtcRLDHc07Ajk7+Ell/Bi+Dbvn+pjcr
Xmz3M48sRsD8d3s7PnGnMeb8NdUADxUmEa2BjuQB/rAQLHMUhhR4ZWHgyrN+8e6Sb1wUcyO3Tmuz
kgRBasqYDUttRx3BmOTYsQqss+2RaOpx2WJ2d0aQzcCtv+JG6glnvqGsYVnK+Q4GrQIrMza0nN7G
IrXbaA1clHT7mpbluQdn+XVdk+lNDYct2226ZEvxSL55AyRtUPg7Wv7J24W3484UaExjiFrqTg2h
77vTnXjUYFt+T9thztkGtvS8lQWPUtdEteieK7r50yGQbYPZ5h2Ea19mJy7C9CR0aKXfJozZ2pjW
s5IXFz7B6P9qWHRyk1QINT3E8nTYad+bT3CfwL2HSknYmLGzyVaiDdRlcDaV3v188iex2P3eYqLd
8PwjlkUOuSrkoYpIPii8gtmqf1bxO9tTO7xqU4guMFK8Hkzp+oD37E/sMCTJckhvD2ge9pltW6vk
Rw0mq6gmXIUwx6IV89ImHWVbK/D/DLYBiGO3b+Idn3PLpyZYP551E9HBDxXevzU2Qj4DKurV0uKD
+ZbCxViEGDKAnU/C3YdRa2EhBv45ozyezcruZb78LE//HhqYrR7aru2rStFKBL4s6WXRRFrGCWgh
bB3aY49YJBwjkjqH8IbDziHi+ZlQGECGRbzz23iRjlSano+cAWjN8hGfY3d82k16PypwHlE8GXgM
Fyoj7oUNt8Ke1V4dPfbbNmhdLT4c6ubBV4WQnQR8/p4wkKan/6qZtx4fK6/hQgfDzwPu90T1qA/I
OHbgRrI5s31zDMCme5UPlwBeindieY1xnZLsUWIKmLg18oUxT2UC7YDZMJwfDMtav/QG6Y6WX6SB
iKgEj45f1YEi0uEPhG1MBsDELowzVZKXKi4Cfn86Tytk1lWfnGuihjtce14Ed2O4fB9zNLVFRsXo
+2ymGJHsq0KN6lZZyAer8YXj9NFo/afXozFvv3lXDTfFSCkaj8naJMTUQo61E7EOUnyg4z8SzOBu
aUuGIkgFKu6jkp8RoQ8/x3aFoGO66FK8AZz4k1px3dE8hICmYXO0+pX8tCAocLK3REofKXEkRoth
y7LUtuJtPOXJoMmD0MkFEYgOcFOS0QcHpGu7fi0itC8Fww2zfbdAfUNk0WaVWvpJ4sZYUBRBOUCg
pbTtWSfz1w8TO0SQ+bzq+RzC1XFyydV61y7UeyBiKGTJ77PrQJQpl2K4EAyRbulYwdIjoGGgcsHh
xnZ244h2vortFHBx5gvmndrMUoe3fi6KKBpTzBZwtkytZICrt968vlDon0XHFYnD77ENdSzLReWX
I+K7VZX5VLM5HboUdfvomqNHsjRSG4tx5pWI76UvpSVtDZ9ELrG9v/07Bvg4SA3kQU9OVO0CXUZH
oZhofMM+RlEUhvRBtZDL0+831QIPTigUGKCapbxzzan/3AytLRsu5+YDdWE5uraMItbL4E/q9bG1
J5hZyUSqIzmt/BFvNrnxkORgbW2rV5U8sDtYhXi7lpD4xsr8ZpgH8bbH7QoeRrphxu8HaL9o+byu
q/PETtny/nS9y5eTkE1C2m5yTuerNQlq4jXJLruuvXNmafEsjcfsFcIInvUoKLiG9G5FFOq6l220
KPMzJk1pzENlPFRxCC/hjvlKFEJW7N3UaReZgMpjZuS5GZDat+OajMuUZZqXYppfvADHfyhA5NCj
vdtwBMfOg0YVnjNaqriM/SzzI4HhhwZCGzGeFWydOqM20xmY3adoKlt1tZ6ckjYDQdfX5IbUdcoJ
ajOyIRRt1z4UIdIGT/Oq3I+MtzSoKzuxAuyK+m1mbWZ58hhE6S0R8UbohTtSndE2f1foeMfyHCys
j4y1sVuMTj5lTmkjiESsEc3I3Ivnw7zC59zarHB/crh0/7w2achVmSrGfzZAxmgGlQSeawdWzX0W
x9Grt0rE3JYW4gS/6hfmeb0nY6OGcucGZYZhQIT5eZeeert3t1uHQ48NsymZbgjsnt3J8CfzidIo
4E/a6LutIHOm9KZ8K8VF/pShIIHHJABORAGsx/KWyFGkoLEyLRhAyOjDRBvel43XszbPwxzI0pOd
EUxWeRWKVHVCuICcm/Pwg25RlXLfXSHQf63LzLvCNol8uuiYkzQYFnD8s89iPyJEapmgEIKG3kzx
bZ5E+a7jAcGDkUkWodrMbjenNjr1bYQacJc+2DfzIieWCbHNCuNceuGpMOyX9WWlhAryhhI7mmKD
Ii7US+2shJIMGZ4TQDo5ag3fwCgpE3vOq4Mz8RB2XbRmhVvVJOOf8hb9RONlZE62vcq0o7XniWFf
/z3PZvpRLBrBOiJFymLA9snB570l+x3Ij85iqw/GuaDq0QXP4RblZgFKXDo7VD2S5A1TIpUKos0d
YX9H58KZxi69Luy5BcAx6TZSkzIh/D79kboyljpoME5xVbB9xY/jWHI+NjLw8Og6myHwSZ7eRsN8
jrzYrrlipWW09/5tIsJfn6ci3BLIzLmAxqb8ykQPuvSJcSsRbVr45dMllXxgsV4Rb5SpK2YwhE3I
+mwOh7xkWy4/5f8gbGJwlmzBaRbQCkZT4gQUU2HqaOjbUJzXiqM8GG+tE7Pt52x9NvszaFi99cyG
mMgX3cbAPJC+LgRd9JBw7M/QE0rxidVMBTE6p93/6hk6ImPv9Yklu2PcVG9Vf4cPZrL7S2q4uo4G
s4TiVwpf4tLKnsotSPhS985YQxiIcNXT72a7VAg+0sad6ZmYoUuKIij4m3Vl3TliQT2deF2jp5H5
NoK4wW2INdeTKUwUHwx4ZkRMT83bT5sn4AmyeoGpNojF8hV52D3kW/ah9NYZzR+k3EZgKgfRZjvd
C8iEYGLsxCO/VgjS6SsfW7gxFZefokxpPa7lKZky+O+Czfu98T3LDD3+FNb+MZTTi5jFjkv5K1pH
IH6X0PDhgfENzdIYGQlhfb7UG7XflMNhrrjkrV6T5iYZAJrPjh07Egq6IhCZGU4cdgB2byMSeJ97
l95L51wa9/9w+Ps7k911wlflJ/+ZbRD/Z2XwS0H5TkQCk8SzZQzXqWe6oKWsQDIPb6afhGQILcjA
K/cs/h4Qoh0R+v8jnIXTxpi/LbYxEM3ep7wSicT4/3XK+d6Hwqt6qCvnfEVYz2iw5eHf7SgBPaxF
7B+8hT5oA/O7u+4tMbrJDkGpAm3KcIekivPF6Teb2rzfCNfiYLvJSdjloIBp0kd+u2TpW8uMu6Su
Bgtfo67E5iWaPMkM4a5dADa3B4UeizTWBRa0m9ygTRpYIr5NCbcgV1SLjRJAUj10DvcTyrDEDfPy
iUltuAI2KwR49OLJUKUlny7i7Deqz/WHjAZebrFVKlk0wXWpLp/d7n/YB5WWPzEFHL5Me5jmsZsQ
XVPMn6QpD9WmNPaIf1SDzNce6QMK7UdoydEcTOs2G1vfR29zngQWR9nsyzhkasZlcI9KjlPOIJKt
dw8VIxeDW4+txsD5jBjXS8WQU7mwKNNvlfs7mYONrvjo2NaFwYV7+LfBlVcYBH4PlCV6nIa/8fxB
86RDKJQ/nKL+piE40/2CXAxax6CO/d7RaKGz/6HzL9clEH09vER0xl10n3tR88BSebr4Y1ZjGCFE
vWFLE6l1c4T/9zfknO8kxmouXt+pdefoI6NFhnfbP2OcEn1+x1kAyqC6uRR+ffDj2RgeveLHnxHk
PaVWuzBH5DblAAP3Gk9d/14EobfhPGL8TuNLA5T43OiW4rksbRt6A+0f5mykR2uXJx3Bw+9LQTUY
fb35wUEbuDleP5WF18vb8jHhadl5xgyQJuxi9WEZpjxsaVZw6UdeNRInLoXv7IbtJLQEoT0GsvKa
cdmKOIrhQoi3GvGVQQhMDIWuu4wLz2j7zKYxIEL5mkI/HsXjJ7wxZY46+a0x9b6aJTOj+6wHF55I
AO4h0X4EKzrmRPVHIwWJTyZPukowXMnkLmMrV/C9CzaRqvGLDtRTfZz0DAasDLZ6/zMEeECHOKMt
k9QqFbXowpe/05/Kownf39iXg0nHuOHU84ijRjPvPdSJQhsg23BqL1TAzx17qODJEq2xESRkATU2
Ys0mJtxixn3NPCGaJSoChP2EKiJ2tVx5M4HllI3ogmeLiNKo91a27sY7TZJ5ChWGNelTbgYV3sv5
jL4EpbN4gbVRyeZwQRw2KL+5RmYiAhDkEgDWzYGeftc+KnWSd9eq1ilMWVPJeSVblweddXaxyFIp
EziFzj5ILpOLNSO0DU+KxOtUzxGmUDC7BV/ZqLH31zPBDz/RZbgdIRDOFnEyKKgh6bUEzoaXuYC+
PRYdfrDW7tDSXG81fBIzCDf8NqbU4fT+7LXtfsNpAfSLwEglxm6/hEnFjgnMBSQwVek7A8W8u/Hl
tmVPx0fp3ZvrWR76xwn7ja4iDiyTtscpOXtZDhLkW9zSM5oJKL9VuSYBiDx89b7u1eYeAUHUl61y
E4t59K9AWR+/DcV3IkFcKsBczpT6eiBUel74S1wv9AJadbJIzRrWGS9R1QcPbaOFa2kyOczwOdFu
TiNC+73UtcDQEjNBJffH7uqBnOmByT/tiskWp0e5aR7nXXEweTJ5wGbisa4woTG2l8h0+g44yV1O
SRwakbFWBOLHdC4T8SSZM8pptCP0nUoRpLywuoQRofKtqig9Kh5z2YZ0q2rMPnYMVShlqmp8vwur
MKyErRzSEX3J1+fzivOEN139giZ4OjHSL8OAzXABf5C/RMg/2urzDSvPj2HyjkrhPqu320oZgDrM
xFZ9qhU2wh8TNVLywlmiTKQc0TdsaNQ+0Ow979hMycvX+mWwRrcNdSarg/BKyPVvm+Du8WqjlBfW
Qq7+ESIKtVURk77da/D6uHWIL/Qr2WFWv2nuAlDVwGGuM2imBRcDn8TREZaxFpYC4s7EImgavR0M
/OS/LwmM0Uaio1kU01YuQnSRD+XwQ/EM2yfZbk3RnUPcQ+xhBz47HkF00BaOLBBSoCPHUeL9nIIb
ARUF0dc7MlSwEoi/SeJ7quBHKoybFVfJYir89YdN8jZcKNXSRvT0vY6f4KBVxKQ2FcNnr3hwfQqU
JOFn0DsPKNqvKQFpale6d37dxQtU80zE5hrC4v+9MgeACeM/iDl8HstQTyWjYfpMKLO7O3SFbZ80
UW2haY4AVFFTFRUjVZzqP15MktQexIrZtb1+cPn7GASfXwsO+/jBb97Jr8PJaPhjkmzTuK0s5MsU
2smUMVX9CZAO252fMehtAGPXhMeVng+HrlXR1cmnr7iPbZuRQ3ytPma9Mp6S276JBgw9T8WGoEJG
6wtaFDrjI+m9sVqokUGyyU/e4oN/AesueYp9w8sFpb8MkofG8si2t2mN4WJTeZeAIO72jq1D0mdu
6ZbhldMsEL5yxGx2MqGHvcVLKoNQxwiSgdYFCEajeXQHC7bl4i0UV3T1eZ+ucKOnxUpQBydtGhAN
zYR49BXWPhMVK2v6OZETQ6KQQg/Hq7xg2jUwj3atm2WDBofRxNzSL6KvVy/zeXLuv6+dX42TkOeI
npwhkZXmvIGw92jY4OxNg0PS+u3iqle3mNpjEB0djGLjNqr3Rkp63h7kqtiwuB3hK0vkO00dWuOm
bQ+HoDVwkQZf/C7yb365KMydzcz5U81xqnuTJ2Q456Lc/bJZ0kADTY1vc1ZK05rZrHj/hijewSM3
6z47xTYMC6LXBjcCH0n7N+AoGivILMA0/C/arGctcfPO4IzfxI3QRcLgBNFWEAw886YgE3LMqc/o
OFOGEbvrQtsZDWRNzkLIcAMq8XViaJqZRGGApiJqmu+TQemnaP0EY+rXnRIj6HtQTEbgl+47h/ue
9kBMMkNSrRbHcANk2h5UZuU+r7SFvAk2qs6CRv4MmGd+Esfi++lNtO9YOZ49jjqH/eGkWe4M/Bhm
sbkPEwCr4qzSgims5yBpikWM9CiWH/ibA4CmJcUFwY3hcCFWqkLfmZuGuBSoc0jomJ+NSTFWXadl
Zqs3QFrK9ghhLLBL1jLwQOQyxyc9OjVeWzD3CO7hOqi14TihVrd+En+YZpkiCjh+OYiB3JvdbuPU
Aco/szRsN7OAOVd45YqgNh5ryku6NYOoG2XnaNhOuwzC9t3BC8gbLv1tvp8B95ck9AOxa/AVbmoq
BDPL2zGL8nXCwAiYXITH+e7KDRNGcN6DxtZmwxg2PquLOifIPL9CcokSY6gBOMXkpjR71ikBHFnr
W2P7Mo0u6dCVg3vSOgkR5p4qvbGg/X6feI+XQPaAmZGjV1Z4dvWxpS3TbdLpF0r8W4n3bvNo8gES
t4M7rhc21Cbj33g5jesSl7lxKk34q9hhlTOnzz9dwx4EfhXjxqUwianaSn9X7Dd3qgogpD72vwHV
u7CQWgrP89auRQS/98UiHtqf+gMkxM920CFQnumNU6HDWSEAzP5a7p9V7YXNB56kMzWxIFrlltxx
oq1bgqxgqCv9uB2M3b/WQH123v1UDvcOEpY1q6fLmqwCKyDOpcu3nj28sgefSxP2ZHrKCjjWnR3/
B6gG6G9y8OCPuaijMXqlU5EY+8SxcNjujgXLzzvj7NibsWBSsodHnc87G0fmUeFPZsa4nfu5yw9T
RZXblDlcGsUKJdVDMnSYI6Vhm26cbVBmJI8YS1MuXiNDqqPjwyRis3/ZDuJt3yHoYsBDX8Dwhwev
BWgeZOCGHB+PNUm+Nx+Jtn50Laj7yiqGE0sopnVjsGX8vjzBc6oMWL0kICcedq0YypgoW2bvRUyK
ZAeamcG9SEPOoycasw9s9iBytBhm3Hsi8Pcxq0UTiOhQLHNB8OXkFuuq4rsLOLEcWiwPGQQVnhxV
J7s//9rBEopEJHnsW/HaCYjH4hWUCpcg6iQhWEPT7V96FvzYD3UX64E+sSZK3b3RLTkyJH7AC5BF
v9gMUyBuVfjAajLc0xWkTbh66BOyxA2scxKhC0lDMlecnMoV/Tp9e2u/cu0BbDTMQd7SaqgOKwg0
Q0a9RCHEcIi8CSQIX4wG96kDBmzL45lsEpSD2kTMMZG1bGVuavR/l9xyxD9htyoTWB4V1Z8BLiNn
e8gdxpLRDyhXM5nXnkmXBUVtdvevDW56t96eHVgu/S6XUTwYn+b52td56UzKDW1j6YftpXVkBQGf
efpldU0sQ78DnMLfRb5057Axg7578ZxasicumfYHdKL3qgZLPbGyBaoXGs8dQ6yGBjfJvxbuSkl3
BsKszHVWHkp5Noq78rxNGePyvJeynM4Dun13sN0XeO35VdwJAqbGAdqasgaVMnNrcsup+/hpU1I4
qOWBexXVIOelSYNHoe0DG3LoJbzagtlP6HzOXLrPor25UElTiNp/Ni/z+Xtb6VSJRu+YowYZEUzC
ft2UmHQXNo61B0Q2PXpKtJRkdMXdiq3qpbIpeldcLFZQYKbyTsvQq948OJt61UJFErGoqEfFoLW5
KDddJEJzJJXjPFRmIp6L8xRn/LbQxfqD4JuRslrTJ5eJK28XP6ztl3E33XNGtI2w+yG0ieF4Vd9w
wsLBo/oTDjH1qlkDlx3U3AKYy/y6kcEavo7Fprk6Vz6fGZrWY915+X+Pc+3t6aKL+IN+Ro7yRA1/
Bdq3UljbijMJrOZxBh72tKzPH4R6/rU5A/kQEgr0MxtoHJ/KGGAm16XBaFujkP90/IZCRdroWIN3
SVK40gNQ3cL4xN4jMV3mHPaK3A8HXXU+hfxvzFzV4+7QjxhOCR3dj2aT2S66g4IWOHfmlo2b3zQV
53TrC95ozct4TfDTg8lBdr/yT5JmhK28L47SrXa3C9HDTT/1PABezuSftm+VW+YCx2hOYGIbX2IM
eLbTHi3OHx9Tvdm3kycEeUfAMEgY0lZhsQpCLQWic6y2+kw4mjHCfOuI/xE01q5/R/c2j1ymNRik
adY8xF2kL809GKBjEt78e8D8sm8K7vKN7Wvnv/UD0q6LBSSoh/q1ga23YtfqfS9Sz+gSqo6ABJHK
qRZdg6i3QdA+0AzYJq/+ZsuFNprvnnn42f0j4Ky6NUIHQt1JD2d3gIwEbY/bhUa1yKjcaqcjL2GZ
ydm92L3r41z2elS7LjaOgW3DwyMPn4Cjx7Zke1VO51mr0k3fYFGIisugNKjkMzIiVvKgwOrIeS9f
YvvTQV6XADBgj2qAun+/2tFgEWyIwpXPILvvkdqWYlXpWDL6iizphLSyGWJka5BCbfrflJvMCd60
tnoFFmmXWC+xp/c2sD6UTvI6OPIBoimSgW4EWUUstSuhreRwrvnNV51KWMU8s4mXo9HpPw1rKWKu
2tU6YqdsuEpvJE1nCOC9Q/Jkje8miDnPQL6L+kYONPFNGaTleI/Repyd2oOZhxTjtzdBu0F3WJAZ
g2i/q8eJsrGSPKB5SHkmZYyl+M6oCpopkbPWyeSnaI7ZI6T2xdOMFhUJVlJpGHjEax6mhU39JUKX
0ynl+m78BeduLrnAm6mTv9FNrN1GqNuVSsLTUGKKbTmrpFkn9+XHSen0jPsDGRFwhlBBmbtwjH/a
ftzS3tlILBsNx9HAueEtWMDmVg4sgQqN/03+by4uzB3/M6/tB91WR/WcDat0BkBaeUwRwNYqrmwn
wdPHdfdppqTUfjlm/pAk6/oDQXX3+95kjiqQ96KLELx/HnWJmbW2grITO35UdfxFdhmx9tJi6Eby
hUy9S6ausW46T5x2mJEdxQCzda3vo2ZnCOwUwNpFAonJHUW+ueTT6ZMhfAaiQoniWbzLjib8J70c
+oDPEmELW5KE2L6PU/OD1FxPPcEVohl5lrsPG3sNKGdu7WGtdsAGdgHhlpU5c35+i2TTqGGe7Ip3
EWYyknsW8uyqcHg91fv4PxpwtaqsNzEa9lqHlf79tgzRhtDeD+yRJstzJ+xM7tSa2RN649Ac9oFr
jhM5t8+GR/c+t6D9UaqXvWUyunVPvwbPs/j1ixX5U8m1qVZLTaBDbcUsdHxKUJHoOrioG1wbyO/n
kH0gf1jxlyWOPQJPNHsU1cVCnnIl26WfDYGynFO4npRX4nxdSoeRnfOVM+papQVVG+Y9+HSFWOX6
WldrXIefcgCVsfirZ+znzFU0qmoCCnQNGs+FgvWjopngStm0l7sp1HAacSEoXGpAA66Ozy+iX3vT
cYmpZb4OEZPIhL387hsdslY1dH2yb9PLeUiemwIU/VYkDbSEycZnXcRFBw0Y9KSQ1m5Yib9MSfVq
LRgjL5IRNFnFA32ftHKZyptgoRaeePhT+h73WM5Ip3fJpqupZQYIl/A3YmBTmTbDNPs6AExf3SSo
pEHZ1AZmdhUXqS6K0Zpvq8up0z2m9VroAjDki5e6P7FRhaJcFWHOpb9FyRAjKHijpPzKT3hqECxQ
XkIW3w+NW0+yPb+ivooCWOWFrDhuha/TSxAguTV6qpTwYIS6XhVSl1UzjoXXBKf4IvExGUVi3WVb
mFTNT5G45lKzJuQzGwqNEVxr1Vw7Hmhnv/8kkhefBggr8e3wysWvoTkFx54dIfoXjzM/rcCR8wbc
eCDpjisHnlQ1ndBvrK/i8MLSMpB1MwjaO5+sHSwGDtuohVmtMTf3T+clC8Jh0isujEcxHZYx48dQ
tL9M31jY2efXDsJRXlvwCAKatSVU28bFT0taxQlBJy49Y+Z0p/1hEz6+v5KKqKbGJerv7qw+OaPM
vtymmweYF1+3j0npPA90pt8/3AlWROGRq0IA5O2YJ5Ue636ydzfzla2UITIpqQFRuTR67OZeHTry
0c+P9apInzK4UJ04sr+hXdM+a03SJt6Ey/OVGDrlHCdIoXSmv+TLqlxRIotz9fYnzG7V/HMoxh8s
KbRbs35eiHokZtQKmnizyS47lqFngqhuIrgft1Aq/5aZl/nBLIMfwXQbD4JOT9Ag9VkX0Dpza9UV
dreolASfCaqC1Xx6wIMG0H7KvQNMNWcKddHfaoSw4nfs0Egh91a7QlEZ2rZT2+zoLvQ1ew/1mjp2
6HiMfOMSHvKwt2fBjvd9hU5hh3a5eHAF5rzwlejEcvsKyD8OBEo+EOMJ6IDWoSEMxhRWAKjNY3r2
5Ns93EjTmIgR+Qiizu6tPFlaAERFW2NCsIYkFPcY3R6a34HL+wNkLI/6W4NisNcLgN0FIdWPql5d
0WobhW5I9ldAKOFEz/0kZqqha58RSRt3Ji/nYhxnpTja6szD2g2Ssnp5YWPFaO3TDioLhgNZJq3L
BSIhZyiNOGffUFm7TSBHe4JGnsulPLe5m7x4aSzlUyHQgtP1YuBjY+3GejF+Taws8v3GyFCFP116
vzuxl+1ViOaLobDI8Thr7rdv7m1bX2qEl9jR/1br9n9unqWqRv/OgAUxpxCLQy+OnBsDgBitZ1pQ
fG6D4QD4bK15shXhL435W6qXNeJlqzO5ewaFuCqIxWn9PScENOz8bp2PjyZo4YmisXQfHxtA9X8O
1CNOY86/KU6IoH/DYK+PEYY7AY15LEYLRYWafPxhxYNATs+WhQcQlmKpO1JSJ1hJ+zptro7boMcn
wJbJzRSK+YyXK1Lv3IchFLmNnQxDyOcKW6TvukLSUbcW2oAV1/MkvoFiPnVO0+CRcAOVunowOHGd
p87TIF7X7ZdElv0LlGKzhaRjWsuwS0JCMPH7bo4dmipIUN1xFIkpxFiJCIPSJHSyHZXhpnQi+poD
HyfrwzZ9+wX0wRJiBD0qCOUNzoZoLlF2SK1habXPJKeCvPyvpL7Y7Dqr/dVJqQb8OWspOENGmeUm
3EaHj0JCiTt4k7Q1Hr13VUwEJ4tm1hM752nwq0mkvhxB+nON7BL6GQc/5XQ70vk8ED0v7TQJhnNl
LUKFZirvwI26D2TlYw58r67D3aGgIgSM8dQNiQ5vhdZVCJZ5NGrIch1OGZ1NO1fYcdu5MlHFfmsH
hhCezI5RWGv91LYLUncuG6wjzCsh1lZjQ51mGCH0x3/Dk0iCiyqaruZRgN5LaJPgJ/lw//HKRPhg
DDFOf7c9lEorclywOHKuuDENEvY6D+5XIxT4DU1VtOBS3WDFqkvPm5JBg9AWUCo6TnoYThWZrHjf
fv8MVPeem8xjlFZSzO2qdoQ8n9c5dnC79sPhL32oi8s1WZKH5RUNwiQnpq4g6C8FpVqys/U2Ajdw
B/T5EoJlTy0ZvdWlQMt6sxDtFnIcJfmrbXtCXdpOgM9dVjHjN7rtAE1GHa8ZIltuqZBqM7S635nP
XI+ZyAz1UA2n8Ka155janXvP1Pqr+X2kUYnpmUjx46+7ZBuYGksXy6hYhyZMRXtc9uPSe7/XULsQ
MsiWu4VS7cEuSTbvY2gRluZlbhvKTy5qxB8YveZe6ZGDfTTRJRe7IYMQMimTEV9plyELwYKb2ewC
wTNB9PQ0yh35YNEvISyvyykX8eZrtRXUwjejB55eRvmgK3GIcd9tSNIqQUK/z+TbAJgWey6a2LeU
xZfYTmJqgwASPlOcLr2dJ0I01zbs9UCwih0TYj+95sxkUQ3fFYerm2ECJQhkse1o31VfDiW+Y2aT
2dT1Wn9axocX5DF+yrbpEPcuIfWD2yDlViqqgxtEbgaZ7jYGQlujPn8jq02HSVlrI6qlKMVZY9st
EB3o7xWehZMtmDvRn+kts+LGeI9JuczRZCGF0vTJYas97lYJcSXTPHpRdfxkKGiO8mLMBHQ27iXb
1LsIz8kuruJH+5H8v4yxSsBCxwjRYtFtAjT6ZT8/+0Pzy8zyBppZRIWnRQtXuNfOG1CJyB6c/cV+
r/Tof1kT79N/m717k+HcX8h+eHYx7gqb9xOlZucRUusyEwAngEGvrOcRf+YDbNfvYTUIVFJT0rcd
IRtG1qr9VSrCFnw+h25nXuV0MqnCD9hU5xMUxF1ehd7hQo9TLrSAtePLwXafZNtd2w7BjHVhVz3N
jLlObgbc4O2VgyzFmPpjUde9wdmHoMi7zef2wXbk5bGfJZy9Df+5G7Dctok8ypSgR0YwZsafVUvM
/fAdxfklGl8LABh86HVmU7bIOmvWMtLVkmkJjsi4UttpWcLIBwyWx6lgP8GVSwYKy5+dhlSld+yi
9Zz23s7+0Xo466NASHckcoIXro0IkwrnoOCPQKmEfSCOoKQjg0Dd9B26nB3XpcAr8TbVT04gIqJo
XNoyoPaue2ufT6iYxBldDBJdjvFAoyfxPtcjmjMW+CZmmEW3a1h8TqIXf0msFR1dSrsjjmlS85mt
IybIHBdpZ5iIqnaM+/vixmItJzQV2wli90CkirELCvXAC0+PZunFbQYScG1QoZuO7XPUhns8z9RQ
QrcB4Pr7uQT/bMaGCCncyTx6Xt74PswXN3NsBG4FEh/bu08BYmrDhc0/TNjMJqlpUomiagecGJ1Y
K1fnomcQM0s9BmqQZQ79+8D/Ohg54i6PfAARgG2YQuDCpSATfZLLsG6o5ZMH7xh9NhYeQdd59jH5
dqpa1M6m9fv8Ww2EvzPcjKAzJoSZhmtzbDKWCunab20WJUzod9ASvEO82fE1Op6x07n40LjKKTf1
3jnBo+UWE+ye0qr38wX7aOfQk3LJ7Klry75Le9gygZfcsQ0FQvEnxipfX6n8Gz03JZHDvuDo5X8f
eS9HNYf6ApryE7wV6ipFMQPjsO96GhcNhM4rL6T8OG0OesC6Xx15wmr+4/ExdGz3Xc70d1daE1+j
7QD3BObKOq0RCL7bT3Yr3vklQgufgIH6uJ2azdhXZsZ9VOjjyov/s8DqDE3zPsLI/DUAS/ulual0
kftKZdhJuKuQatF+9LkbAW90K3HuQM4AbRpMGJZ+MnOoVCebzXKra1jaHaaidg02j53/vBAa1twg
Az36Iyzzg2M6c1pKmGUosXGseaJ9NFtIf591msKNzvsSNMMzvbZcHxNR3NRDzzwacTra/l/8st6z
NbOJVQV+4QIullYKPPCZsjYkFYXsTNcD45YGj+HzSWlIjNR7bNqftYwI7jEEmk12wAIclQwDJpMg
oP9unoDp73ED8vdrFr8f2cjA65VLExlYsx0XJP3PF6PWDSr00xGuq5MHe5jCqFdE0QjvCyDBVy86
L5FsSzExwNyNRJbITem3ikvVOyAKJuFpnGpgo8GW94flv2TPAVaK05gox4QKnxuA3wurlvb5r18Q
oJh/lfkXfrr3hJXXz0/5Le/o2XZkemZTko5nKMU8eso+qkrCJAmSX50rT+LnIZVRl0zcCLkxO45j
VrD9hwXnzCzQuEFma32jOaY+Efe2keI7IeMgfFu4CcWkHH+1RF4ASJ+s0z5TeEsBuwgwgh7qaGQm
C3Pr6SGZG+rDNLg69mlDYYuJYpV2x8o/lriYVQR+txbwIQhuO34PRkOTmjaSViiT1hkjHKGARVKg
Wcp+H/z+XiyPBmY6evLbyinOju2u4f0vEYOM1WdjFuo5xSRdTB0fJVoToAUJOOGuGv1sfonGUrZU
ASzYIApSM1zero4PbheF1o6qrapCPQjUWu0SdsDAwJfFa5LXENrjXlQ5bP9jzbtkf465GWJBsTZj
K91vmBIyvuTKXe+W3Ca1vJhgLizg3Gl5ICn9KCR6dl2p3x5uhpJpGhh1xvnvNnv2C/PEvaROsdwy
5xaI+MR4xXiZ2kxsz0sKroW2PmNACE+Lls5VtqS0kQowJHv+hLB6lYvLhJt3N4sFx5C5pbQHyBQv
E8M05b0cVM/lBHk3kjCbzVeouxXl3Nf+T661CuyCm3GekV6t5fsyiMtT9nK8xHXcu8yuf0swIRyK
uJtc2GEas5xZM+pnFYlPMNtfmzVQkkF8ppq3OmK1eyR2TwI+6DKAaocZw+QiFIh5t6Ye7f/L+76C
bGoz2LAJwC4mSX35l+ftmwd9nKWu6AB3uZDStNk6RGd0FEvz2Ac/vFnnZmvk7e+OnBshlSzTeD8c
Lxd1+cTaUknX04cln3NSfcRiLsqjUJC4Ta/Q1I/KAeAZBbsxDZC650dIngLQtf4bPp7AYd2c3wVi
Ws7PAQnUD5hvZlOsqgUoagthhLxILClUYFMKewIB5Xur9lhKb0F6aLrtSEvfXEOMffe5AwyoMifo
d8Tzh1ZVLTcAWRu5Igm97iUzqZJ1yhob6f2vdlScdXsyYUj69avQ4nQEeKFFYvvG6ItGCiEp/j0y
jthi9T+Ry+rZ0IPCQb9XZAbJKIPl5CZrAiuw2jupah9zr0cwWbqW4pW9TI+kTX038Y4CBQffDgnZ
HJyTtjkvcWlKHT0Zx7CsDQYwU6Z7atMlnVdxqzsugCwpbumkdArKgoawK7k8v3YhDqBL4OAku5aN
GLlLF+uevIjaOxgM3KHdLolY4wG0qbuXemvyCTFTjxDASEEP/OtnbGnhBijV/49n6j264mwnv7eO
zGAAuDOQRYCZcf6dmVitOBueuGk3jvfAiofetHRY88Y0xHhrMdDPsdkiABa2tHRZHEiynCTgclf7
lQqbsF3McODfuWRZ1+QV0KqfjaivOIuJX8C2zyg/iLmPTjU+324LAj93huHDLwdP2EJDjrjcDYPL
xoHwRJYs3HJigD9+TeMkkhQE9Kg+SlKjJjCSCJ5oGv/X2JFI/OLOJlKAnbWcKTjECH7E7AvjBoGq
n4IAb62nmawc+GjeR8hrA3saCrzaJAP4Dg4I7Z0hnn6WWcx/SQ6P1HPaBGX4r1ToXY+WARuvsiTv
c7VxPLVHAoCAIVj3Od+IOcx4wu5dGSgwHCdwuUygY4HNQiWt9rHk/xsKB3YVzBvaajIxMc2ElOk8
qLXBh9j+WY+jnCCvIkskGc25ZrOcqNPaf4tfB+CC9Nul73NbVSZFcndIdVoxUiexqTtEKU1Aze4E
VrBYtoqQ+zXFe28gQu6CjObVC6h59+DQYx4Ug3d+oEcRexHSv5HzM6JekcuoPT08L3LU0+23WJeJ
SkNiPGyvy2ccMNv+z2Sf8U7uYZfQdxYUjlwFL/1dyaE4kKIsJaMVeAY6B5u2f95cijljz5u5NogZ
Ytf+O9+3CHoJuTCA2DSxtuV+vQKF60xp7oI7u4SApokaUHDQlxG4AyGoKVaO5gBmgjU0OkiatLX0
ZQ9ajQhiL3J7mdsyKBSGbZ5SPbecuLXOr+wQnDIaoKtTz291eU0ikp3IlNeYYvVuAn40OiCR6okf
Nf5jL7HKJM3+gn7brW+TxYfksN8Yj+Y+r5UsZbET9IuZQb/MUlhTPPnUBtBmzl+wZDFOCedRDYZW
3QrZsugYqMSp0O6jFCvroYRGgg/Csi4OMrJ4hZRmCH4DDwPZfSWBCH1WRj+htR9YyH6B8bnN/ouf
5bpuV3jbwAdYXYEO9oTsL7XIEfNNmhrtrQfCDcitVyg3zG7OLTmEGuHtR1bBZgRQAcQv1zYxBWLL
k7MAzXeVIYf6lFjRCjIvam0R8m57+Nn4fePbWDAelnI21Y5QS0eBq+UuHWNb8EJO6W/+4TRGXvDo
yR8OVQYz6J8JpncCmc5m8XxwLdis7u7sKNByee+lvUouIYmzUT1nXjxI7AOt46SAc5CMROhcAd5N
Vn7kQXZnIDTqSkBR3rQ9s6Ay8q8EV9fhDUXx8ITBieUR1wLjUeuhKez6TuYLceKS3jLOX7ajgnRr
25DYvgltZbj7wevSYNLpUMu13nqWIF9y7vsH5eDWaa0nze4wNCjXqUBdz11Br0mQqnP6lrFDIvL4
q/TrNa3M7S9LD+8dbXrsgCxRYpHgI3I+3gFKZvgcfOmRslQv25pMaOSKHQOx+cW8QhclqJNpnBgu
2W2LJUzaO53VD6OoALzI8NLwivpY34h529NLa5bVNYwzhBfpXv0proFTAap7C3t0MaIZ6hG++tDa
VDmYHPiyt79LyC/U6BHChdZNc/EXpuYzmBzXuGtCM+XgB6dNl7yHGBi4KSJvegLpOFbQVA87WlBR
kSi/iLJS01A8WV2YaE8v/7+ZOfJRTqPqQ+nTGtu1bCxmO0UVADrIbpfj0ApwUA1lJEYBBxSClR3N
VMNO6HoVwZ6TAnQId8KYI1fP3oFMK5+O11rEgvgE0LeQlQ3PIFETiY6xWYhVWGcojQLx+2BwJhHS
hQXosYaGLjDAEX5VYPO8p+I3Q7YEJv9x1l3ceCoUs0bEc/D8CJ5Bx7hyWvUqzsg4wqzz8+A896ag
1qHUN85I2W+/HPPHwM3ZRZaUDNppVppkN3gFdDFSxDadiFCqmz8f8HJdMOW7UmyA9PGxsDG0Olml
sRvQGdvtviNq8fznDdN5zDLJ4IIMPPsTuZ14SHS+ZvAsYI57Cdygs3ePVhhvf0jJ3erEDKdxZnCm
FWex+LM3CPqHVejHCziLq+PG/AJBgJC5DclsGjSJjEht+oIpEOMbdLD/PeX9wpterixK4kCzuaWj
gU6YFAQ0G/BsCQQZbONe3bKFCDfcVePJqfX5qhx30udYcLABmBOwXN03EpDpFjvEF0mxSUy1k06H
kIZFW85gKhdN7o347/l26+kmdw/ZbguXKLOYabBGL2u8V3k9w/9+sSYT3UchAFuRi8+4qr0caP0a
mwQr/zoW5KIIHyJxqvd+1vufL6GUkmVy2fA0FwIFQzLt8Jdi8yz20DUrMfy0/9jPTVooq6gIt4ua
yVFzm7IEZRyQtItCDsiS/sheQi9f+Eqp9j1u5ubwPHkPPl2oL9jO5OvOWCWhzUt4Mm/xYXIdVJp0
z+5YL4qyj65IFmudXyZuG4AFTp+9O3eowfeUXDDfnFJLphOA8fvMiATxMS1k1Hunmy/STu+Fqafs
U3QjHK6cWmwu5r6nNlbcjw9zWsF9GghQNlTVnjQtUmGlAru92LDvfPs2ISgOLtNUiIwLgIV2EOJr
WRXEIO5Owv2/fAb2EVLBi59fGOe7jCvlBvbwtMQbnniC7B1o/c3H30eT+gMcun8BgoE36vDEf0lK
hgfvnhBctT+IHsv03xMEVBKv1NXRUouPbkJD6ojJPWIN21YZw6jVbPdgy56SdwnhgyCnYYjIPsFv
HrbzvOlggva6im4nLvA8PUjYAIY8jf4zmlQL2E1nk5mOJ1rt4c52JhAyheQGlmIvTMIzoHw6v656
5v/nXUIWKJROPAAoEjbXrrPAR93UTN6cwaBjbUSnB93tv3wrYtR6XQ5nVJGXSW92vifq7ymqDP1F
NHW3cZ1tQjMy8uHi5m2HY3DBcQbG591Esb2RNCLrApYfnkx8Aq8QVRdVwr9Q3NFhMo4llaQL68d/
Qebae6e+1+q73Tei2k/7sKjloUm3khI2tL2GEj/XCtuAF2UUr0NXsgSmQ6HdFPyNAGmAx4Dx73wT
6oHs4L53pZTmdbAKIzTIy0viJFcPP+vPdCZTbSISB92mgqGCvud0ICAdHpDeWuoHidmldXf4M5ep
D4LYnoUZK5za2SAbIg9Q6rPwCF5ArGkIBLaNHpdkMyTgmxv4xqDcDNgwPBwalOm1yhnToiMS7CAv
Wq27r8e8MdIrsXltlTOIe+VTGYq0LSXgZeeb1i5g8dh5ACSK2FX0HmTx2Jh6kV1juSR8bWJ0CF17
9OqkUpEbi+KB2FeNSN3tHj1zuPTUCsG6o0qUOrsnAzzVw3T4QD5GcHDIQ+ZXJvLZLILo7kwPMnXI
lzplYHe5wpBJ164I12lJTG79IQrUcpWRrWkRrElNfOuDq/WawKmColBkgfHhdg3fnbwyxEDHCX2W
ec0mDq25Zq4JPiI9Evd0Cu8oPFAdfSRwiwrHyx5ahTOWLKqTgGRpwpIZQQUwGMfpyhMgOW+DYIP1
Jpy8Ec3EALyewsLQYC9muSLVwH4Be67k5+Ju+xK7iIdk0GmIqDHxdAZ3TN6oy7TvXlcAvOxoBPGH
t64Pz4/wZv0BskgpitfVjbN4raeNjY/hDUP4TlgFsFl5LMQJSrPfbPQv90S6VPHzAamDVfx5nS99
JAHo0QF0ifOBADI6HUpCZxFIEcPh1Cz4eHAew4kjpLxtOYppuyu8JnjIckHVxSTU75FkN9UQJUZV
QHVYJlaHJZtzhSKHvhWp1SnlmvWoSFQVlHy6nvacfF8IjCyl6aIs15rb+7fBpJBtTP+lIBsQ+zT1
0yRI05pvqwHFbQ6Ad+bwxLIffyXKb7+4FQj5PxgtZsuFmHXt9/73SyRcyS2NfAlE1jJntMzTxHpu
F0kQwYTerDXGf5CbHFM7oUnlRkt/FEdQUipyDEbyGYhq/EBvPXaRy6Ala9fO2+vuvXe022nEAmH1
QfEeyJWyowsAyup9c1oZcGdwBWYQ8BGYJpj+RAhigLHdatYYImhoKK5+cKH4mI7FTYFRF3Wr4/23
wHrgHwsLZGz560f79HZBaQs+VLd+pGjRIhUXeKVf81/DjWV+sAWvs+gop0RHkKJtM6j2MXsNeD0A
Pk1XIvk4Adkm5k9WJw/np57Rir5emUtYvoBdo62+YxNQYYc+oEHBGhp6jv7RhNk/TLeXArixthr3
O126bLJ8Cdci7ZFAUM8ktVdDGFhTIr/d1+2+teoVay2k4bD28cDMTuIAz833Z5xdK7qIljRhqPSc
zRMLyMLlF5X5g9Ab2FeW/Tt8aa4xN3eb1aokT0j4qf4JYnzSn8Y5fe4a6/y1pbPaukmisqkVun1y
XCYMjumWORWmGEESB+ccEAK2rc90zTDhijt4fAnUVhGTOl9lR5AWxqOiPG/4EDU6NfGANuf6BHUG
tXaWMk7ghbYHLh0naB3cuJx772eXUtWpubxoKFvieRsu31H6VtoV2VaFDDlCAWV2TIHAy5u++6Zr
jrOJfbT+AqLc9wgURrxqcBrqPhh9cP3/gMYOWUgNNO8Bs1tnRUk48ItbJpubXcyWQzjl/RhvZBCk
JCwihxLWU5UME6CJBHRqzwnKI9D/plGsq8eS+2I8XWOr1slYvdC+NzKcRTQ7gDSiC8c8Y7oueUbs
MrWMpCrNoRC6saItkS8YAv4JPn6Kd1cIwLMjB5lTrkY4nDhkfRakcWkTQNvgy6y3CLmubyITmnbv
xlGp0KNRDQbxuzhAgFZqdmN53Qwr1ZrQJzKSkC7yQWNVkhN0zo37xYo8EnEZyxGGysrmyXE4UDIG
HN5MUpe7aNFnrZIplFbFLrX6d3jmJtQLc7P27CkZNypI1o7NY0Bm/wfVC+hii98NetJDwuZTYa1B
h+byuipE6/ym9KQW0MJ2HxBW5X/iAkN2mFbeYpW5zxQeC0GWwaDmm+2NaccoxYqcbNsar1bgSGMa
q0u9F/Qg737t0H4B8ISOcAHOsytoB6UcRtrI/te5SLfrIsweF8gu8A0AduGesBgw/afyPn8BQ0e/
W2NrCkwu54sOakRehbpXtTivXAu8M07y9UTXF5EjXXz7CMoQlnmmtZahK1i3eysuoNsyl+mbH5s4
PMfHHa5+2uccNRMXeY2J/UaiE/GKLRUVlMRfB3afSp/o7t/dL6raYhD7ntrJlHg0TTKzk2deebuz
KMZjfAqg1XrV3wH0BDLGMwSAavRK6/abMxbO7hMyHb2zNeWkxnzt+cxpetQW3f7kFT5L/1fmSjyB
1IPvmGEb0JRXW36L6wI/CY6iXvzSG2s6EpKBHlTPVzFySq6siCIeUgFJelZVa4VK/AgtOgx5ajm7
WKNCiaa3y7K8F65nTJkPQ3mo2XEDp74GkG9EYSRItb4np+0JOYVXREJL1KpVTd+AWDaNf7fUBMK3
zwsPtYUZavClyanENRhpKtWGtMdSowRYrPEcMZFCHjYWlohmxjtqH1qvHfe50ywkJzrl4Q5a2JJ5
anizdpkuRJM/WMStyLHhysLxjnmf92QTCD0TiMjOY4YzSg8AbFEzrWcZejVHFyTH0NCO9q40TQyr
+DqvZZdSiRbQ3OlAHfrkXFvffsMRQxBRJ3m7YR3ad4Ph8GHzO8rVvG4texTMN0KU3DUNQVui6TSv
2e/+mwd+ttEbO5Yy6C7iq9n+oOAORHVcgg6MHW0XT8vKRNCD0CRTdMoxW/AG3N0/FTKX+YwR/TTR
mgnu2QoIO4LxO5EJ1nbposUmFE/9MWCa9uulrb8dNPnWUymlVLNb4FhFJEBzILwBDkpEBhdxuXNF
0vDn8s24IGXCOtOmhrCXiLU3a/9fRTfSvTCCIfC747tLbwoE198t6zx0yR8GakAugD6Fc/aSUjyY
1nutXbioC8fli5uKIrjWQlHhuDVll8JZLmk4IH2Q2clnX1BAHb0PC1At2FvFPboUXp/un30wAhJD
lA8uMtfI3vHfQ8Hnu+jqNGKtFcrMPN200+cUsYzLL5Swk7veYi2Nx52Sx7OhGDLYXjXPeIQ0PbMu
YOq78HwkwwIDakFKrB43/4SdNMuBIhvehjFbGiHgcNxDATbnVJvJ2dQnIzUw6q4EaMCdq95bZI4O
sEQG/PlK0RVMMdZo/Myq4AwrVIAqAFTvsbidlvsM9FwuBq7GJ2VxmNPfIECxmdkleyA1T+SC6JjT
udGsuqT0Zk+4vbOJezpb5DwhV8HaJZIsKKfeXwPhgvXPK1pH6OhH9KlOKqlhMyumVjLNU2MnIzfm
XQA5wtO1yCo5GaWfPZvf66wRoSyfNqzg/olHeKLvzLS3mDdvGxHjqZE6kxYTPdbCnhXgMSAYH6de
xXduX733P0+Q9+/fp9WxqKOH9T3RMLIYWALUBqluVpb3ufswab67SQYiroLNEm8VyttC0ZKS3pLF
EEjESPrWppjkwv1PLLyYey+2t7xbkaf5wWwGKmqVJMWkf84bKs96D5YCsbaqekKs4ef/33IW96Nz
GvzPFIo3tvLj2MfhI2XNU5tVAcFtNV9VcmPy3bjKfpydPzl89T+/A3sJHSJ6/X5bD6mfux7ihys9
npc7nJrTB+Jd1PI4NUNgKEG5p+ir7fQjrVOSPWRBcu+giqu/mG6JH4wkdMnFTFCOAGftrWLEAQaC
QMULrd4tuSAwPc37hTyBNIzI8oxBZizLuSweSsZPvT0D1kLiY2TzeSIFTN84jDhJ0yqqABFcp+8+
yY9HuY8QDLsGcfm/kFz+79R+Y1bK3mE5Ihgmhe5LDL9J7bdvn2xHyg3Vd7292YFafBQgkuddEL5u
I6XAE3V/AMYeMTY4e0ZWg9GMDf+uN4xF83EQ0kWgTAxJgt6/IYBBBbLoHdT4RxsUSj6qFiZWzHOr
0Sox81j1G4Lq6aIGjtmRyZ7BBuO0b20GH6b6UWnTW1rDQ1pslxg2bUBIQ+tmINWBw6SyUiKTqg96
YZ7VBUNAYOKVvepZ0L4RK5dMtTLaRukmLyDEE6FRkteuhfk/PypXI13Z7bwLMbREMPU/tSyi7VNh
0+Bfpm7nH7vFx7ALSfxTQLwA8M5L/WysLFGByhGChkUAvUVrokBzRh5ck5A97BH+GhsXbIKIfyOB
IdTnTqDBzT6M3iKnQY8obPN5Y7djLPrHFc75QqC0qej7hlqye8PXsvFwrzBSprGuH6wFD1BhIrl5
JEb0fGlImkBTld4Wo1ieLEvdVJsP7M2djp0p9BxSg4rpJvIIUbIvAYLLWjGp965SQUPdjhYDH79I
VIF+C/oLlPjrBLWyANA/hrygZqcokP5uZjlN1+iMMX2XUNRbNIXdagcVwL2YezuOqxpqKcrv9abe
eMuz4qt50fy+ga4kDuucOxQSEISHhklWEsCq7erX44p8n94uPLTFF5ugFiYlcr4uBLt/e1pqMC8a
Q9y7TFMnsTPgg9PAbt7CwcSOm2021bdv8MTWAG0RDFFO1LSVaA62zf3KTrEgy6cV1BrWx/UizrGx
3RgaSZg8hma0A/DepFewOvP6nMuWVDy79zooBglfp1whXteu0lPI8KW8CjwDJNETvnT+W/DwlcOl
XymqMLlciD2i7Yfqty/vC6bN5OeaVMevoQmagJC/1AGxOn5TkA3IjqgRWLT5OA0W9gA3po6AGxzm
wILx4q+TmG6YynW469LMWLlBO0SgW3rNWVZfPOCRNnOpVYnRYPJnIbcOwXa2gm2x185QnTSF3J+M
vhHEcC2W8P0zyQEAF6oCbL9yDg7DQZ91Go3MwsooBkmrOO9tso75iOo8mmvb+1ENyyxEUKa9jRt+
Iwr8Xu+cn72ryXn3SEOIAlqsFjrAZYibi4TO+QWPK75kFTum7ZP3C5XGKGUZ5mX4ZtPmsU8GC6FA
k0WbSncC6MlZmJhrwL75EWWMhzfzpyIMeUbF6gIsBxsiymLjndVT6br3eTf5YmacOeV/MS/k7uVO
CgTZYIT3UIRVH1u84H0yP0+MZx+fdXA/wVabugHBJZ8zerMDnUmJl23jN+Rl9FDqYYfdY7tbkF3b
4CNtw0vJ0rX6SRDLVVuEPCGVFJekOy3dlU+hTVa9ohua5UM1ZWDa3en8wJzAOQAHLNrZMSstr9gg
llQTtYfa/EFNd7NlSiq1jiWB/0U56QNofdH7gaVZxzLInRglQwYoWS/Yz1nlNaPktlpPru1M2/0g
Vm9JYb0OqJcYVKSLe5RCS1CWDUlrolUjPtxRLW2WvtbMUnp9FY2faVq6KrRPnjg4Vh9RBz1CcGQ+
16ZH8GqmUfe8jyIRYrHPPPEX5FT47n0LhhTdBt8dPuj+lzsmVDMXC23t04AfiJyepzH+Fb8MAXeF
gdvzlpSZprdV5m02bu54sLNs5iDiNxF8GThNf95O/A1CRaTfRQngvML46fyqzVymwcQ6iGm4IjSN
GlF/M1srSWOAKUHKeOvm4lT5IcGY5oFRx4vflUtPP+zrsb7GWFYvbKRf2UKCSQsyIV3nzHRtwokZ
A/GYzJkHUmgWLD3TrzpNl66JJNYVrruRMy48tO8QulZSSoiDAFTd3HiQve4pQq4mBh2F+2lYHeyz
dgM4ugyHVkppEezrl2ozIRjmstRAGjSR4ZAIPZAJLmQDgJmAG1F34WM8ozfko/cPBj6Yc4CuG+bB
T6JsgsdnDfCuC9tyy2nRVTCA3MM114ADkVMCcR1aFjY4iZo5hN2xfBH1n2jsWIyWNpKCRbGQ1hGe
fpUsBGxFOq8iOlpHVUBWPZxNu/wJpbK75O7+qCSQyY92AE0ncKYU19i71PY2Av9bBgBbxeNzHEm7
5pCoPjpx7Smep7aD4qKnAAkVXt29R78xfFweRl+uabMPV1WZ7AeSyll/3O5jmp9CvoT41Aelvizb
Z7oUzy8EN5m+4MpYFjtOf67vvjMpiqnm3HcuZebe14WphigIRnHLzCBVZ8LwByWyriPwIH656Ppk
7yCQ1PFndiPO2WnRYFtzlOJw6cEPq4W9xOSU029rJO0wMpZUQIKL63RDb7o+D6ceY+4gR4XdAUt+
/07KtUDtuLZZe3Bkx+Q5Y0Cuv9CM/nW8R4GZoutBiXSV6GNOT8zb/EDxPwsj+tXUVzGba3tFEkc/
/eStutRT0DJ+47ZaNPVLBoq7sod+aMpHq82TqZpe907IOw86JCBAhF+Xu79bYakKpSoxNzw2Laj4
+7EKWN/ILTh/Zk/c5+b+iuksmfq7qeGMXcBFUhrJiyHSX5sFgrC/qtgWl8Rwh9xaJS3H8UMIvAI4
XyNLjVUbUikO2uOci2Bagpq+ab9ftk+lhVAMQGNVWRAvuqABk4pLA11vJR8TZ9eSC9UHIya6oKs4
WeAeaT4YPVk79i5fBTyoZQmi+YF4KaZ+ajoE4YXIERAZ3OzFKqtA/1Th+DScGo5PahMWwVquFqTs
exRZ2d/8PANbS3gQmqLGZKo7rrb2xG3UWtuZZtdZz962vyk6SmIuiBC482FpawS8T5fu9jzUx5GD
Sn3Wqa3dl7iKlEYuzStwCmdA+UgcrVm0J7KTPvwQgPCbJNEzD74sSOxrooOa/OUSIHwTKAvvkdWK
klOxoyWhTrL1sT4V2WNNMUyD/bgrnCNa3sX6Mxs/EGt0dNJ7/ch4msFUYsfavxJt8bFFIdEQDLK0
Fwdqjv6yNePPIzf4XGR/z8HpBqIznsvtyfsAnjnnAbIezm6BPmb8wM3wviHLYtrW6Ka77Ws2VDbI
w2CCqemefpxKqAkDcEQPuxcH9wog8m5hBB851pCcI57ihaR6y3ZS6Bf0KJBdD8L4gjNOypcBerjl
MJ1g0lRL7tZHSGymG5CjYxCUiRG/snEbPwvAmKzJyXePowZCvnfCqW8jzKdQO2Pf3YT+dBnmMAro
q6r0dbHfkLBu2Z+/7lgqQqYTjbp4TTPaLkq3QXWPng9tPi2z3ZNVSdxl0Ckhv+CvInE2gk/s1KGh
jaMzkJI9vdmWLlZeKjBK66AocE38vj8ryKo8Op73GUBv4SK52ABLYhxpl3igBpansEkAdXLKqt7W
/RUNl0Y77lJtj2WnQcLXgJBumq/1w/GnZQkQmfSaEZ5zAYnmQfwTXCoQSDsOK+lhc9kNi1whj4R6
R6Lw66euYv23KwlItfPghW7O3UgZyroKXiI82rZrlOKwGpouqIYjanV0+AN4PILEOXJ8Yc+5o0d8
YzP1zuozF3floN50gfwkQdEHfMp69ubOKncCQJPSepDRTGoHAQUMgxRu1+WfM+zLqRdj5rQCKcwQ
ArolQlHUzlw6o/xp/dM8KfQNgyPsAGvrlqixzvDk+bF9iqVgz/gUmJjRps0KqbfhmdXqutBQLqsw
9vHFldKLRCoxw2Az/n29FVQnzElQZmvaemhYV4dYPMNV3UyLjK5tAHw8IC3BYRcEx+4rl6WTjnoW
0MzHZViqTPGTNWxc5OiNd6GVgz5q0J6k2qw6RAZdVyxaYcJGbMn9ycPosiV8UJ3d8UR7gFCGECLn
372o/Gr6DRKnNJi+uJXgdPO7lRxeiiRNIrleQyEUjC0nyy1yAfPXmdnjIjRlOEcJtJcGJunczreD
fTeWj0deweDr2R8qEvkuE+lBpf66nDoE4qCt02jDR/w5cUW60aARwuvTn8Di7yM+Nxyo7o2WQW48
athL9NGjtYl/05+5U/UWKeSobCcC/w3NAbZxrp+/Fl3tAJxd632fbp1+dbUMhf4mCCP58O36hnnR
No71haiIT4G0VHIbauDCUWIVrgKLyKlSgQx4c6KCRS4yDnkzcrnX4/xxPx+7fu9eEvoaZIWmRiby
Uy6izdSGKp80smSLm2NhpUdDv7VhFwzB1g+KqtAQ5tRRA8myMIlbY0O4UFSx75FpGGnmbRALR9zK
d9E/WXYV4XsETS4Y7Yuqi1olwEUHjm+lYi8vJ9cIBkr2CuYLx6f0nMy0atNykc79ubkbcAIL7P0w
zC3LqNYzopzeu/HGRv1edm/6V7JRoL5wKBDUd2fcl12XuHp2KsiW7D9bcF0FpoDNth6x/0tQ7Vig
oJB64vuVf48U9AMrFYNW3v+V06otpal5V3SM4pmKYkEetXDu+B/+qZwdGeopTIlo8YXJH8MXJzQc
6XiuUG3KhahgFIkpButwer2UqC9LCXKkHfJn2OTTqwi+okjuKTbOriX73P5LvKrqlcn2QW0eP+58
wsB5BiHGHhaKnCEhXD0xL84tvjywvy3JPtnvAoN+bTVBq1EkGE0HFptbfS6ZK9e85LvGsvMK8HAg
IyYrRi3fbpxN3JF3a/P5eKSs6z+gSHbF/DRSN+oQ6Jyl/pwlJdfRhpckKbubu7/qnuBQu06WhJPs
wiTrGy2rREixf/D9XV1RDWw3g4GGAAxZHzdtRQpM7SrMF1Vuqn4ogkSlUiMXTM7rJovC12RyxurJ
2dhxnvZhaIAujrgXnkHVo0NLAc3WIg1uJ7fGQGucGRc+Z+poKmRBMtSl/ILyIPjQBYKsEKhGjd1V
kZwaRADp3mU+8OxB+lyorAdQBMACui8C9aRMiWZrZ+ipMcbVb5gfL6uOGdnBSfhjUG4dbt+wSDEd
HX1heZHMAq6QHQxLAN/LJMVKNT42p6gNdavmaW1JkjUfirWq3O1AxCjzfuZPYylPc/4pjgkNUQb/
+96ZWIF3YF5Zmcc15pFoalTvQHJDpiIByShSjZxqIeNJiWaAx9uS/kRT3B+ZyUyPMKuun/JYOStG
DTJjKG0ibohgoUG1eBKX3iW02odAFglSqupmT8YOxcFG7Yaq4hESSA37XWRlP6qiv3OdSOUhFrj+
5qzXWlA+ZiZli6HBh78xL5g0tXwC/JFrY07ZI4lmvgD0rTTf05JhEgWKGou0PD/u5E+bWGAG2P6u
klcuHmwnL2Ag5d0/aOf4v3Rwlam0ke0K8gNE1CoW0+MmkRHyp8EGIsrk1nCm/Ociar0haODtHA3V
rYlMSs6A0gpkx7ery04JdgI0Bi4itAXXesKXUYV5FrKhklKDHZBn1j+4yBgq40mGuELAXT0Sm4un
KcckCUmOLeuVH3W5341xEBQR2ZvtdgOooX9Qn+MIIm/vUZc9iSHa4dejasvQsioUYcaYcWG3jujz
gUJcBe09iEtokTD4y5N9KrOLBvwAXn4ynMIAQ89CDCZV+W3xtCq1RXJvenI/zRLdkM93xUmuI8kF
Z/if1Z+mi0GB/CaQwhQTUlIf9uJ7KeSwLZNP7KT6loZoCe9epsFJhhab/gQkklfNDQUE7YQ1IPvL
dlzjeyhcMJpwSXphrvGfudcMqUCXyLGI1XdCUj3KKUOIQwfYz8CslmMPufC3zLZih0RvM2Xl0ByG
urK4mWCCN7LUdk+9unYcv75uWsU2OUdYbY53LAReEcJAtra4r9JakAsfDd/MiAbCYRcfsCCmTzeB
vNQa9hON5t2J6J6rP88Wh/mFl8hAufsKS6vnWEolabyCzaovCVQD7xWjvZjbMKeGGcnqVoisHOHe
+mppeOtSRCOIgVKxDGPoeyBxBZc5jYJs6G7nUrkkMUwPuy17+YtGnn208pUuUg460W8ihWQVQuxV
tiDTUxwVsIc/bYtDk1DJDakMSh3RTLwvisw0RhfoJN8g/5BcBD03vBYd4O5lZJ1bEwabT0k26XqS
LZkVg55KiswE4ptXYjhZyPbkHj27eb09rGQwUyqSbCfggYH35q1KVzqQQLRwnvL2+y24Xvld1Pdp
Gd+XitaWgLiY3+0UTME5/BtwEYqRRHeVHN+iMaDgp/yrf7e2e/bysZmDuWdeSmvecJhdVQoCTWdO
h5mkhYCsjOjdEWuss5QG0CEeZ6jkOkFWZDP/XuyvAbsR8KEmliHghFdi6gbYH25ccY4CAPvD1z01
KCGmUvsX1x/sXrnRUQfSxQ5D7ttLSPiViHQXgHFbCDMcWs8Kv6JJMAfotsTFZXHGZsAH3Qqhc1/T
Sf+H6ST8puvP46lMTn2KhOUHItrWghbgRgWRj0qaTyKrgMUbGUjn7E4vjbSwtBa5qGJ9jZennf5y
0NlTo0VTsWvzVgqGvU3mJU1yJOUl5FW68igErt7DUOs6VyzRRh9LQKTHDU5AmX/0ggHkAplv69EG
0OnUimqI7lhVC87zW2B4L4/n5e+nS8Na+9mIN8caWxrcjjJJft4a+Y2/3n1cTT8J4An3488iTZrl
H4eqCXFDArxc9ISV9az+sRvOeZINzGotxXmNbgNx8damEIkfiTwyPrHvse2TV94I2gsaVPg5iWBx
aYkaQpX6ngP++Rj3i9GYVXSFLK1u2EM95ij0GpveHkZFQ5jzOj96+zZlSp9GNRSOJLyU/h+CnHYA
wHs0+JkA0MIiR5T+fXpjZCD+nSGE8+Ln1Qljo8GM2IZBNgDZwoNZPzQOqzcH1lpd7q571upQnF/B
qacw/eb4NGus//iJJPeVdV55pZUwj38bXsQak62pWkmRM0X177QsD4wXygtur1NBJzNz58KUIAo7
IX38hclNeeOPMntk7MO2nQt8dhCO3JX8asJ0h48Vz1F27g5qDp4NJHBfxm/BS8qs/o0rfPfcwzT+
zLX0L2vndWvXY69EadfxXy+5rRq65I0dXDSAm4QK13VS3zM5nTo+EneniAu0Kw3fZP+Jul5NcXk9
AkBTlhrlM4kmJv1XHwPBZk4xzojvhV/OnJNNhup1SoU34pnyO1w6NbwZTDgsD7viKqzZzqz1hcMu
z2l0FokWAaEWf8+/gy8XPwgzccIVP1mvqeaWT/T/9E34fc55OhKlqrWOmlURk5jz2vyjut/yNQiK
C5aCpZiTsVquIHtKQOtvMX3CTetsfIv4PP04pTVMjS9grmGvehju16kvcveV92BOmSNkHYGjOf32
6xoS3pR2UNeVIFRf+RX/BCSt4hl/jaABOmgb4pPPVmz56JxbmVCdLcQq4dshfIkUy7YqzJHiblkN
546+X6puWPLkcC1ASWY07A5rQhlEsvTmyfKBA+sqiUSL9w9hD8phFpHrtCkep7mDzRI3UoSVT3bz
FbgdnedI2ob0z6HaJa5oUGAT9ZIQFBjY/9lhZn5w2p7LH0XeI/kztpH7qtCW29HSU6UsIbQaj4FD
HoqDglaH2AlF9zEMlJduLUD0dzlhzXoKMVtmucEl6OvdAJW+mPMYc5H2LiToWgCIV2kKxq92mZ3p
YKewIlTnbs5tkt3CdjXpegsLKRH0DmOewuNBdK/xxCDjrxkgrMZLQy6XAcEJWmmjhQcSlS/KAvo1
DHDNznpy1zeEI1eZilS2ge0qx0W1gVXpWOXyqg9BRO5b8I2+eVBczBWEpSBDhSNySe2psqruM6b7
nDhyeMFj/llKthyOZYPK5cB/UAradJwCWExZYNt06p72yPjxovpUj60p1XAUmysDvAgrhdAlNlJG
Ou/SWDLaeJCD+lyHVfknH5nMP9S8bQR03ssMV/4/mSGss5fTAZaS4vJUFmtVNVrcVToR53nfwYBC
Py8qPKRAM83vck5SEIfch+cVFhpTW4heT8eN16eCBkaYYR1nB74I4FZGOWFoUDYAo6Ufc69Bx7zw
MlEN15HUikHRsfdVqXtLFcCGIWyDZYtatUpT9MUtt+PAQzi5rAdV9I/m57eTh5VAtkiLNyfS5AOl
/jhZGvqy2DK//tciy80h3Tjdaareotzs1TIax7lBcelU0BUUsMtXtARYV9e50iU6tyX3EjAvrudU
JfOhcsETxR8KS3Jm5JuknMskM6ntKp8Zxxcv4Ag5DOpQS5LpNnZlUPIx2kqU22aOZsLKZz1uCqlQ
HizehgW0fDXftFmYLCVsjJPR7E6m0dyF0tvJN602ZdOqSFhRe0uI0wlANusv0DKnpvxXAKCVnIP/
Big3XgZXV2m61d1fpueBaXr4mkc1auzN7UrH41CG9mnOq0hNOCKZ0UHTqZUMBGrHbX3VqMXeA3rr
ROnqEaNF3HhinawS+b3okAzWlXMKagMJB0Zx4/24ax9PGKS8V2P2jRARKD+/ECCttL357ruujEPS
ILdcyPbnhCdF6GJqHfRAm9i2bIyb54C5b/WLEMFqojU8AboaxSjJ8BV7vddHlMWElhXaFDjn8kQk
OL1LDeGap9PlJHmGJXztIqnbXMOcyu4iIvkSAQiJ8Z+kkeZ1b+S15fvJXgQeb9UbSTm8XLmQAd8I
YonS5aHWpjElOkWRU8WCEvf8hAOgpictV1kAkK/qEnInVfyhIYqUDdlWEyjFeWgftdSS/CTYp1QJ
yioDNwZ0eeyAVX5UPNIqZSDxuco2MdItl8D8PoobmUHEroxoFvWhjRfsr9tr5px0M0DvKycJ/VeC
ZUQx+c0xCrtfLYxJL8ymuXX+xa/fCnk6ryn6qh+LzbL/W5mbj68m7CDzjrr2YeZ6x2vAuXqunNn2
whBg/vKprkyECHYzUnObLAyiHlOUcKQ/hkTRgk9FVNgvLy1Rj0ZcRrUDORo2uDtjKjI/bOJ/jmww
9G/CA59Dg41oLdrZZCSYSL3AjIwE57FDN/FXL4E0BIxW79utUtPdCvVzpu+sJs/eBSAA7r0CUFcf
ytpWRR6RXR9+df3X+Fwo+CoSzWjmom1NRgSLKGuUFfLNst4hwSrlJqpHk3rLg/VJVJXeYS97AdDS
E3UaYn0EaplrVvRpvDZVU0PCoxBlCh5rGVhHneZt6T5W9s1rhDE79SmhmMiEqqDgaDwMetT/vZMa
Rkqh6M5u+4Gr60OXcfR2UqK8MLrA0DEDitAtrW3kO9FHkBPlgsRigv46gQ/p3xWNhnoNwuJ+egqq
uOi6ag3O6Kg6pHCmDi7wV2y0Jn/TUc3TZG1X9hKEQlIWUd8pgD/3NMVUbxrNICfaMVOSXx/BAwRF
Vs7IZ5VsIRiNuBU2F6RIRs7CWFzbjKQEur5YarZ7rDvywAbAhYvpAp1BItdUDq7KmEZzCgHvIsm7
nCARwAwB3gZ2BDG16kSUWAXzIKyhpmkN/7YO6Cp+iMiJ0540nODsiyIqDOyWYBqRGVZQPQUhgkUe
pGMjDJ2q3fMe1oC+j+nmntwUa+fuMJss8ms/u463iEjpB0QYh/DgdYX+mOmVUFDspwGEzRVEoE2p
JCRnCtGRxdXjUUuGK0Dsb9aZvu/4QU4/bBzRPwAoMLPl3U5uX0jXMtXWe0DwwRY/AR0f5jk90VxP
B95npaEjvU3PQyxRMBtbscSS4YM3k1wptJJG8aO66tRxjP78jwId5ZdNPP8UOSSusIWnNzVMLywC
GvJ+6saFcRlDIa/OpSuioNiw2k6v1VkrDIa1zToOq+whvidN1x/p+Y9pG9YQjCKcZ92f8xnZABg6
A11LCQA+MAi2BwuMWRb3Te1SFXurJY0MFA3Ipdg29jaimilfKm3eKKKF9MGUvTJhN/MmrsqJosux
pxZ4Nhopk9sjIzHQ6Qo6HnmoS9WuALOKiFcHjGyk/UKBwKWcrDZjjlxpt+Q1CPraxre5amrxIduR
EOf+wgt53d82bCT7tS8FE0IpQBGq4YfZsT22609Wyf8YKRtU2YgdRvlnDwZHREIlP4d7NfXih6X3
TIWd5VmTvbRRGTQ/YGDpjxOS/kDgDd44MsHvnVVDwZ4jKMFoxUXEQaelBxiuZN3XGKoyv0tRI517
C6z5qLtBtjuOv1lAD5R4et9R9GA2PTEKLBEuIW6uvQZYsBvRzN2waA+aRygBpRO70f1hoFJKNK5j
wqrR/PEhuFAThCfaG9k9lCWV9KQw5EzrmOdCVFS7ER9UI1dezp2tVKIyOnUv2Rl0tRUp473xa31e
e0o3b28EP1IufRy50YK6TmDqPaqHCWsqEIUlfhLZ2FhfydWX04A/mX8LgFgVgNuTKc2SC/6ELYGX
CNxrKPVJDbG4WHPiB8p20oFCTnoWP7nXL+N/dZb3hY8MLSdTUDMBhVBtkK24hqwR03Zu0MWMwcqF
w0gAjG+5Kv46uuqNtyWFczh/my7438I5FIr0+vBhFMafv+ePx9x4ovQ/LpbowAD2eeo2R5IJuFLL
+npR5kZWb673KAgsy3mIkVFX177Q2n6JlbhpdsN4jIdU9XkkmrnftVDkylBP9sxI6mDodW6cKVDy
W2upVRO3uaQm3HfCMZ46yhyxSF0uSkFXog5GL5THHP3hPlqV2uxNMaVdz/n4fe5Wew1qnRGbzLdL
EuAmXzAE0chd5bmuL3axNjI3oZ+rtwrIQlPxi8p2VoP1Np8zoOam8tgiJH2DXv1kT7TCOxXaE17R
rRwnCH28gnmoKMhbt9/f4WQIJbhit7tvdq5SR677VQZ110XRhCCMnozUJbE07heL/E4Zt3QuO+5s
WjHQLqq9xp5pQ1wYFWzxRtPhw+dRL41azIbHRTlDtbYOZRxv9E0bZRzoA8Viz7ierSgRjPGmPf1U
bx+h7w1Irg1n6TSXSmyAvFI5XieimbVDZxc2b5yDWO24aDbIesJH3HeiBtuHE/Hrwa6OfhYNvB1W
EyJQqmV41jeRBhMAo49qsz+8OQlzZkHvT6wgKUo6HvJ7frWoA6flDakivesGVrplvEB6BqfpZyuf
v0ZX9nH5UW2vRzFZ/tHJKhzYq7jaOtU8SiiTYMZY3rGEqmcr4q0l7xsrjGl07qlg/GrkpVvh1E6C
mJKr9IXOUC67DOy34uuSykiaH+XRpiRmAikyaEK1kM7LRtb4uILOj8Qlnx6qZj33oSBcHhhe5GyS
9pNoBb1kKp86CbB2SIYMEdDFr/I3WcZnORoUhpxLBJCF9nLMLePboFsE58MA8jJLKIY2f3ylD9pi
4mOZGyAFKtcyt8DUleoH3SDlxqvMIctXpePR+B/W7xeySBsBV784PKPgFsKQMWuTOVH3D+Bs9lGH
lMklhXfc7XpkAyJnt87VDtD51fLaEmkP5AMaTCKY5dMoyf70gg/97v+B5PMCifS4oN/93bBZt6Ef
1+XE9qnjyMwjAjQxm/+VTZdia3bTMyIoRcLI9YSdGS/tgjb+goOKYtTDF56MRLPTNMhMufgfDCSe
EzWJHuPb3j7trNVF2kcShrynMzpZdU2BK+zoHn1wShum1ObLcAvIsoASxKZBfrqXx/mTeVQq44Do
ZjC8cleqvJOB/A/M/dL0Aj/9OkV/HTsZ6EN4TmSWcTt9N083J1DlKH+jGt/ioqiGI2N2ZkJCudtl
EcyH87mibwxgm0wVsRIejtFuou+RpF0o9x8ZPdDFwqJmTf2ecti8i3vMdnFGkdfsXmSPtbMklC2E
r3M81hGK9vGRxshTLrY2Zb/ISj0nbH1V1FgOSXwKEVCYtm1xU3I+D4ZPKupKSvl6qZqecB23f3o5
XmT40nSoLZPu3WwGltfdQ6dMw7/43gzr5bD72qWoPPGBiRx3Zf6i5MA8b4FyNBgMBwKT2Qq8b/AI
fQesFLuuPA8m65VVT9vjPVPRVnVwnR7FlkSCbYKdY+tW8pqUPM5/S79rupBM+Z0l6Jhh9JrxgWVU
nfvdB8E6Az08Ydu52t90GLqM8YKQczkfq64KYnbGRuRrXDJxg7Ki6d5JKdt58CZ35vzmTbtix7FD
IXt8kSJw+IZ2W1SLOoDVmtq226tguhyk/CCEHElOqk0YV8bwDmTOCHj7r1PtOnu0EFoLejOmKGUg
8RzBX9yFP0NLe4hGmt2Nd7w356IzX2kRwF1fuGYVgkOGYbAwRu7vWLKUydxylsldU7khIO6N6A1s
jJOtOlz5YbLWQYeHd3GO1cppRSGqkeswjarb6tpTIyo0SV6alxB5JkKXcC6GiCDixb7zD1WsDNRt
z/N9w0DuF6zwIkQIZZd/z/SdV6jBkIIjMhYe8wsQvSBA3SqbRWczuv/SUWEEjvX4pQsRm5BoP+xM
U89lp/NerMc8lobaRCnhLDKfAgr++SmClkwhY6oRadSs31tNtHSx33nGnX9ioUbFEutm3tU+XHxc
fIifsjqPata6nsSLfoFdTKTc7nXjtuRqDx2pqLXAheee6DQpd9/0OmZpbnnaJJMmx+sBHm15HGe0
QIAyRVufSXJWly8gwcz6yO9gUPadcKxZpA/i2QZPYLrsJ9Kpwbxh+ftCaIfLptzlK10hTldRLKSA
9ozQ3BAtgCZn8BUfLyCyb5DU9KPdFlhS46hBxoyi6igWawpqkrSfh3LRced3G8dUQlVnFjP//geB
nnEeSgJFRyf+mXC/4JyDUhsYJfHsxc0vuJ7nFDO+Pw+Z0CfJWIxu2qzfRbbn1afo/TknbJF7lk6y
3Ep22OlyaGIE65n3iDSe09J9hGc4K38IcVRo7y/dNaBVCFDoMnyYB6VSRWgc/wOOtbaRcoVVu+6z
z+ji0K3CPYKJqVhMOf2aJr7y97OKlTTzCOhGI5ivHYkeZxQXyPlVQqO9x+kbCXdNHNLCuvR2ccwE
nPai8eqBPg/SRTJdy0bHzG7QNhQDVZ8KUM6l02yGtROR3L+SWqonwYg4Av1fcqUbztSrLPB4FKYb
n4A/PdrQeZFW4I5rX0eok2pG5w5RzWybAWsBL72Yl4r7w7RT3E0UlWNp4Iaorqvcv6xHiqeckkkn
OTMZZAGWC7LGw3BDbYVJqwdB+9E6CEsFqyJL+ljeW4cPcZ/mZjgYkze2n30yqH4PEMraLzjEozEO
6nOnu75WF1HO/swIYyPEM/cXVJ8jX3cSvfPJE3cP6vg9MpbMHAggzzd6mFrI160i2I/U84JPQaUe
QkZOTPNqo5TyKr+jryLxgpurIPa6EptqdWIhpTDlSWSNMfhZB1FlabT3cZVL1CKcBA26nfGCiTt9
f0k4gOT70yAlonkZSs3lMN5Sqf2Q5UkfxyMdYV3z1Kc9VZvu9xSP+Rl4eXDMN+01NAlUo0BoUZfl
icJCfIqqxgWzRaAiZOkV7xCufXzxfxyMwpyGbsJi0KSk7RgZks3gFaBTFcZCMXKB/+rpg1uSXRwQ
shmxAcWQSwn7oTnIc8nYZKFuIC2YS2u61W74cSJ5Jfb/DaC2WqcGIoTYTq1+axSvkvRkqJAOmtyg
brB+jdVItWiMaBZdKSgu0FNdOARLTkgK7Cj4+z63MJ4GcY07RKX4qcsI3AD2ZgJIaLi11TxDevXI
DN8FRhyrmbjj4wu0kpFNg32dsnVzm4eeli1y6gD5+O5XFHB7EyWbMX30Ry8CX/rVaAjHHvpMiyEq
O+mCaorlUn7iX4g9y8HMsywR4WbSbQPvr9UI4V4h+DKZ0CcEmwplE1Bt5O0sgU5VyqhQSIlbXyhK
ILwPv+p7yjyld8cPlr/9TzkAaGwshrm6pCLFwro6v59NbfpLFXCXErDG+Au4kANc4hTN2jevf1z2
3EqzkDcocMqVwOoDtKEvIZhUjVNW55eKUMdd9p0XrNzpdcHkX+Od42+D7SHJY2nmzJg5Uew6cJqw
GLEa0YaWoThZsbKg9COfZ0YyvyKdsnoSLsvZ5Fia7CZtNN2wMoZ+5I0uZLgpuXisB6+WkWRX1NN0
v6dgKo8FfBCyKtzP+mMQQe+oSfdO3pHVn/eNb4K8+gYO6gNl7GAcS/wkkYeQrgLrEWH9h+XrwE2A
4ul179Hf0SotOhufds27JQ3FrHMVOx0XLU94E2mLjfi/E9ID491JqedtUwPlIBpjQOtCVFWTE0HG
XBulQPSCuFtkkW+GZinyfjt1TBmweB5Zhm6gKDpOn4FH1WZ9G3um22nKdAxMPJorJwRvGvDfgam1
33re8b1R/EP5Y+n4wzx6PVrV197ieAR1HJw3ps+IUg1eWm6mdSi395n+x+XYCjJFs+Rz1b3MDA/R
DLZFQ10elaIVr1P2DVAZSrnZj+AsmvhMJyAB+kJrl9ifDdItQveIfKi6tojSfGVh0AMb6ttTU0jQ
kqbMbD8lUZh+V3Pqcru+x3jMXXe+BSOq3Dagx7gLwnrFUgqhSrmLP1cljwt7ROJ7Tvt7EHemdhaE
qR/PKdzPbaDNK4XnsKZjMdmC6OvBwYMX0wBcAIHQuOJ/BO2L4s82dTC9pOjMKuynPIaZadJcL7x5
BKbOrd6tmL/M0MlF13WiC4MFCjpHas1j3GtJdDu2SFKibwIc5DIXCqnrCuvrZhCxlRqIGCXANpjc
QRnfGurU0Z4TMpJ1LIbWoarixs9J/N7hJ4okVZ+Vk904U+RQj0TZRcskK8knCx97ThTCqn3EUbz6
+yAfsqIvclSAsfqDRQrljd0P9Kl6Q7cX/mPSju6U9eDgHyF1xvLbEUKnpW4yN0/EBLHAcLL3/1ZP
IXAzTTxdjnH+LNevFmNHK0Ps6hrWk4tcpaXEYmcSPMXStycMSvdXaCf7dhhjbr18whYqfDJr09u6
oOPwjC9nXI3axYNrKSNxEiUfHA3X/EbVyn7q/K2vdFrBYleKryFANEJ8+/6T/6SGU1H1kbg0ze98
8aGRn/WOtpVIlHID3IQXTP1G3Ry9cIMtUKwxTYhA5HyQPBym6crFWS1noc66rqPW8nN6KIHq1vBB
Wmh9aPMWZWLzR1ploe7qhCvGwoUVfWlf6LuemSMpDIm1H2Nn7WoQ921JW9IozLsrIjr2Kp/BDBWa
JHree3YpWjsbZ+f5FH6+zuivmweadK7+71DuMkVsiIBxE8F4u3+e6myojPF1B4KKKwPcpj54MTJO
XeNsSl+YXuLIpekWLRTs1p2Kj8b7N1EGKOWjyDVkC3fIegehVTfOvEypbK39OCivT9GsRjwNkQUD
Nt2D8YQ9G1uGPav1dNaPE4pADBR7cpDrovH65w65x85QFYkYbkzosI4eFarc1GrZ1mL+wqHVFZjo
qBBvKacgHTyrJQh4G31m1o0xn7hRotMW7mUlRuvNuvv6CKDIoqqDC03ym8G9nAeCAFV06JaUdByA
zjeaqObabUhl7Xvk0WNE1EcmESZFmf+TcXQUXOo/pQP3XuJ3gduTxcrj2CMmeFaqodIEU6lDVAA5
hYmGgvzyWLqMVq+htlhlcqizPY9eWjSe5Q3wBcgNfYgTlyw9FAwgZXNLx3LbVjfMFFs3mSBE99CB
bej1OzOUVRDbalKDr+yD6ZTbcMbkfSE74btIYjXYyZ8z0MNx7QmgBykbPxrVUqdmAEDqh3AZ4BGe
XdWCkr8XfKdDsmofxxgZ7I1Sf++Npha7qs9LV087wGIwe8q48nF5L7ni6KY8R/v0FEgjmtPXkt5M
JkrF3/eg3kIt/hkTESM5ik5Yi82xSU5ne5rtx8sow9G7ZTM+Culm/qvRG/OdT36awqOgypiFTOof
yiGRMrzkW5lDDzRz+Z5ySG0n+j42mLms+oH8sdvFuTa3X7u6AZDN3mjkZzxrspemyLot9FGwQj70
6Oj14hbXfgfTusoGJYX2T0LcgvbVygQo05+nYHu/cZzSCi94N2p3rirWeY5X+BnEP2rmtpRAAKH7
wd5U9BGM/dlwVPty+BeBT2GKcOaS0SNPSwwmIJS3ThfEXR80pZmCafNkcSqdfRn884ivicLgHu2T
gUIA3G8S4D8sGtnjnWIQEb6Na+zSySLAnmFr3BYm3FruH/qT24W7/IuqVjfTIF89181x+xKEc7t5
UZGAWpus3ey6LK/q68xHqLSSpGljdE1acFfiTF6SEbdglgboJeE9LkqjDoUEcZwKV64RcQaRe1sa
lMMq6toXrz8W7gQYaeMsJfIj3mio7eiAWM6Ntlpdn8mKV3wawdfzRFoWDXRZhB3R0KNlQtChW62N
XWJjhyjtF4cVKCSYmzwS+CBRj9JE0W/lzQ9PnBb/xMMcLLeIMsjbhHeFIkAvALxZqFpn8vTtkfbW
sINYxRYLEbOXOONMfKywF6UD3AhhIJFjpziSqCZW180btWPD7KlMdwsV0LI/o/PgwhxouF9eg/ko
0o47wf1TGYPieZk7W1cyUYBH1euDjBytZqTx1bD3UXnSyDNVewaupZ1Ih/2AX/q6eIlPNn1+s8sS
P9qjCtk7C6uStte9HHrN1945U3JrTSYXjNZQ59c9nSD+NRcM/JnbL6kfPo6EXGoKU3h3EzGO1Dwf
1gm9oUH4ZnLJ12BuX5xMf4a44jrFim8sQfZQbqz77R8VCQrzCeCFQxnR1X8rACsdxAX2HkJF66FZ
O0HKnftp4JqVe9jLZRbSDYA+YRo/GlI5Zghbv7PpNqt2i2xQRpWvAZGw4svobZL/q7mZLOZHYyDs
+N2WypZknDZCMaPWQPpLRIEkfG6bOImFX37/j+Yt9xtLjHvJR2lTM2Xy0ZeH6dY40V/zWxIEsNwR
9XCluR8dILreSTKbd+L/vlVTDFDkWEUqfQEnIuQRlUSHipMoeiqMZmil6zFLaLPNubQ7haZWMUs5
tIELGXfSpmwcnloBEFEBae1VyGJQ4NmUHnCFCLwkTflbbFc6G0ZaUM1iPr45Q5Wpt+D7MJSDTQbj
e/FGaXVdavgthI0QoETOTdIoBt0qRjVo1fEKsBm4/Npgr3cmSW1lMbHPe4CBaAfN+2YSRDTREopm
9Ra8luxduaadk5T37fCJu19+11fwFPfSTL12Ah3im/KHzPk5F7q6D2aGlRMESrXUIA7LEjbE4s9q
X5tI+Q3S1MpnajI/vJB8tgTQxX5EmFpr0732eA93pJtFzgdynDGT4XGSRJPeFiGXugi0gB56ZuoK
MNr2+XqQqLi1eaP6gwG6HlERyBj8zmqGq+FBlXbnFPw2SiJ1FTQtZACX6RS/4n1CcEGiSLtBdiOu
wGWaSPBpeWjye/tStBsYCm0LrBk6Q8SWHuYjBoqDBJ972oqpW6n0t+fvd+03TwTwOQLx/IWC1X+w
ybKEQ2W+LtCyUXk4qr0COzhgK2onpcv4ivWp7BBuF6t1zpd+pZc5cPSIZBx+pcxzQJmlZEahd7+y
D727+19YPayrCcANa9dR87iLPiiGt7CnCCtnYWz1tzJSsDFc7j7pDcBNlJuSF7nN13qE6YwExtKS
QLiJZAB0BnYdNbBOHxDWYPqN5ea9asiDI8/azduU+fA8V9JjcID4KBdWmrhaJCMRnjQxiSEnHFZE
ARE2hMnBMUo+remPnBb0Ccey1hkYbcYfUAHPK3XInfFjiQi3hnt0Fp2vAehrQHgbcid1C1KkkU1W
zqncXFSwmVL/ZS0zaSnlszAyxwuXc6PMNMr2Y7GYSOUHLR/INuW9++Ay3mG7+ZlqhsS3van7Jdli
aOtiJWNzCDbe+XHLVYP4BaNTIv173Pjz2ACbQHPQkyn/vDXfoKJK43Il1uQrR4VVHl7t3t/CNGtC
IpK3ZIELk59oz2hkdofNgKxe8XhTWtb2WHOhTboOvM2CBEjL/RcVdWqWc8CpGEocy5EZiQi5tenX
LxpNXUNCYm7A0YARDNB76E0RuOFpKvOJ1fWwv1lWrZZhaJQYeTBi9q2Vp4tWsgcapgs7Vft6FgEt
e9pKEzwiQVefR74urW/R0/ue8eIl1zex8A0Z3lsHXuCJOz69iyoTzMENXTnZtfqjhtZlOBqlTYfV
AoUaE1zAFkN5Z/yqJrov84L73SyiNb9/FxEIl7jzN+w094O3z3/vxcVble2jjPusSgTf11aybRBf
IUUe4Higt/DOL36xykgjgWi7Uzi1p/6ZObNy5/Uw7c6xOuW1r88sBMoxEGnqUOvvzwH3qospVZ/X
IKJ9Y//m414UsTWI/x7WjH1k3Y95KwoQ45DjvymXuKH1GVSpXF3wrFxaanZkeUcs6fVAgHostn0x
2pZuJNX5b/DKZxAeomZSWOPVcTAKuduFJyA9BG3Sj3tB/wZHqG9yON9vZUgL/PnSHs/aqXtbLLzo
nx5S8hXd+N+BZyaI6JaXI6CKeKLl7ostdM+0OjZZZPY0WuMGKrZAQIJUDyK2OVjcB9hrEVSFYdYP
+Z5AhWDuX8QA6Z6xKTQiUfj+a28zXTU1UDfA4hUuByggS1MYid8IdCO+SxFNhAibx3Y+LJ82eWAX
uJeALlqWXxNZhRBQtdm5Jvq301qZR51fzVbCi+h9u4x1hpEwJt2jNTRQ3c/eEbg/U9j0IH6LtTaG
WgCGRFSAYcWzN34Kp+zuj3pqERgvV9GnFjzsMJL4A8LKDy3L6p9cWOd5dlLWE93w9EZPiEyholO9
4OqMo997OZrRoWha32E5AxQ/fJWyun++6BVGUqkWHwLDwRlC6MCyhqvRw1odQQP0gPsIwwZIlC05
qsaGizhMU7aAiJEhFqEzI+IsSYCCh4bC+5eIphPGSedlL5I2HyV+goVmR8mzUasMEph4mRkca7mR
95kSzUPVdPIp8HrKVRMfUkWLsE6tY1QwA9GxjNZEBW9lzBhlwC3SfEfgRUdb215n3TwoCvp8INC4
h2gTZSSm1OzAL/I9y2jGsVJGN64Pv32pOM2p/tqADcVhzjrLEmsgWYRUN9kMw+DqS/mH8dMhwUDj
IVcZs+pp7HORtMvfj5Q3Y3/JXFV8qGsP4peiWOHyjQBmTAywiW0RDLbgS52WxxPnr9DBABbxpOAM
2WD7/KPJS8CEWP5BV5gs9d0+LeuIo8HPYZ7iU0YZgFE/GlYbb2L6lEtVOlaO90OY2nuJSpXKy+z3
I+iAvC8wvW5Ll4sa6CO4p5FZe37GeDeQNifTWbEdKb0K+Kon34aBQ2IbqmQmGi5Tqt1DWXttHQf0
FqdYMkxRjsVmswN1UvzVszv6Txhbo4eoBR0cmv0XKeLFlsrjYCpJzjHAuv28zoPmHE22FaGfE+f6
kGw6ngs82a6QwOKquBHEb3ec4ri6l4XhXvUWRDfSKHbupkw6f73aRh1PvYyuQYl1PW6+ebM3BIhX
43lARUUyvysnklYXmr/mAB2ML/03N98mGYUaTkBictgAuFlZ/agv4fyud7ed4ybw0moawlF1zga+
A3LbxwCZCbOllaZI1504oBwdJ67CvOO4CCNUc5bv0Fx4HA3PWn7aADBh2PUMRCF4g2979lJJZLiY
Mb2P+JwYQhCvDK2Gn3uxyYSPxpguYv+cSpxwzCOIdbt+i6aQHUNIobBRb+uGpCIKRaXFQw8c1HPL
42CCJkd+iW7WC4NjB0YYPMCdCLH5+lvsY7DJ2uiMiD6jMXz3h38uSrUJOvNZnyuy3Omg7kx1PGqO
h5uFejNZXT6KkMS/6D5ZABD/bTFELlQLekWUn3UlyDZLyy//fSNlT1/yUYOGn1pSEp2wvtQbV0Iz
KNaM46XDXpcYI6TyUXJM2Ad4K+B8LemkTivPwvM79dQXe97IYvutD0x3aaHu4p3pcfazn9+kFZ2u
i+AjDkRLHL2HogOEpAGCtDjxlgj9KUbCypMHkoTn797xFKeBK75ZZsnSIrKSebgH9c867qL0Eaka
0Yq8itnr159QSSRfShioRvImPqc1SQ8i0zv8mzKMCGVqfKmAKqBzqD9UamypQclMa2PPxcC7MtOl
PZzK0IdB8zsgNMl5rYTeTAM8Q+UnsNQP/pR3egmhhuTY7Z7SBW3kv4Ax3O+TejBdTJDPBWEcomKA
StMeGkdHoIQTqjT9QqLJdiUv7O1GEQ2IgoqUHx6Jr1vfFHbk/sVYqqa+LPi9/q/mBSS78QQfkHwF
amKgJQN/IJwKBCYi9hK9Yqv2e/MB5Z7fUymayChsaloutQoZfGBWluR8tIveobEbld2y6Oh1q5yu
nlNSjTVixELr8TnE6QRebE9Vn0UHJ+ABzmjGUjVA9zCs8G+DZ8TbixHfoR4FimGSxp3W6YAC9EMj
tD/nhgQ0QtJqaQJPeAFsEy8AzqZY1kA3f9Ur3jb8faN/X77IYJqj41SwRuY1zm2AYpCJ63CIKYXV
mHwnqYfVUF/imve4tEifDuNv18cVw3K6YJr7J7+2/S/qVwrGPMO/B2rhJagl+BYOv33reQcFLUHM
Z9oDOVA83AoYoKeEaqbmHixOKuAQ9BPlbkUzqehSGvzxWxup11PXX3gHH3j+HmiAh2kR+8gLDn0K
1re5spx3ZGifRSSo7Ph5xipzXwNSw3HYKB3AblTaIk6mzubVGvDFzCUPljHI/ZYQ7KMeKp6nyZ1+
SVFkYoqiDQ4SfZynpPKCca1HBG07ulKjx5MGX35ji7nTO9DjiBGo/h/lja3c4OYnbv91JSNWNsLm
e5JQrkGe7bQLH3IccqFm1v+nAzAvl72co+M76JS4XSDmwdS5BCakZtPeO0HZMHBLmy5JkO3l3qkL
+XMdsC9t4x4FbxAQdkj0lYN7NKVZY+cBEdGwagizdD9aazBoorhCCPD/0VuKMc6bTnWS7WNnmStu
98KaMDNSDtkWXoyBy49S5oJzbSCZ8epvsyYov34RzqztTgM3AFg3+f3hkWNKrnhWerP5PlxBYbog
dsTlS8zeByjFod8qOIKETxai1oVDx+9rVWm/Y/45AhYSIZiKuo9kT2Jes2EpO5jCqLlD0g3KuK2+
kAGzWDQpmEcXgh7YVLjU2egCwHtS1hNpSdSPBdwus18/AZFturY91YDeafe3FM6IGQ2KLbM5IVUM
0F0ViLfAKsbn/vpF7Oi2jPxJWitTkNDQOdDpRLEwYQOlTXHWsJlfLF3ZGUH28HZadNAZhcTQF1TA
P6BOMlNNcvEhfpUGUgXLMSMQmDtfYwdYWwA+SnWtXOQ+2lL11AS4JCjs+wwfMaNzYU45XTNgY0rZ
Vdpg++OzXpdtKN2tvFipgvAw8sQBQUNx77Cp3o/sZ1PdFX535a+PsbFGeaefVXgf1GAoHjNPTTXL
uK1lF/6JujPju2BTdMwAKIRROPPpg7tqyvmnPFKFvFjPssdxjm//tXD0hCmkmjCegRViiknrw5rV
ny+H4nrLLXqSFu36HN5yE4p8kJW4DcSNqB315rmd7c0FC05EI1xZ7lCmZPf45b17gmd2bYuVhHBk
obPaN52G8ZIdLeyLWwCZzr/trLOv9ll/+K+rQu670alljpMeCKgYVMk3h3oKqoEcVrzxrgg5NXJP
o9Q5c7YNNImc8Vy8gRptBC0a+HjTV8QgQ8VmSzQxFTb/m2R1DeG1tLwtvbSuhmMDIIA9rfmyftxq
wQyoYqvw+NqcckHlF1RrB58Fct4vZviqQ1fKAQvlKlD0kb2BDJ/P2Ta2Y9EhJmO4vkcmiuETiomk
7+Ja27GvfoWGXEHZhn/ng+c3u9hU1UrQK8g/Aw35HfLsKcMLTM6/fSCeb7A4vQBs0Zp0GdrQ82jT
2Xhf3JXMvgzyfNLMBiKtoRoKCZHO8EQiMV4c1PwjEWZL/BM3pvhryPd7oxqr4u+s18F221Pu7tlF
lXf7sOeEvK8Ds2rxFflGY8Ushclhef9xjOhIxVj8u5K799HubVQGSxMeowxVciADAixuRl4h3hKP
GU3aqoeREVKVOT4hRsfZS+QHcp5ePsULw8OKQZ9yWxngJHhcRZfuq0pAW44XBKpWnqW2kSgAW4Ck
cVIBXvHNyIYMrNQg7U2TmmlPz9U6/7rcFhnJVwtCnp1q8Hoz3mG7TTtX+l8thUpsigy5Hh6RBiTO
b/mMrq5n1VWFny3GV4py1DFJEkBAPiDApWIjLF1Mbe2IaU0LBiFCgjbcakNLZSpjZVOk9J4wXzWJ
b2D3n++h5dewPRHkVkg9oAaBKty9QLsXfOShCnrj8q/vds6CHdl5y+KFNrqQ3I4F5sBHcPthcF/9
pUnx5Fv5YxbDohrXDSGX/SrA/Y1wooJvJLnWs2i3AkhQUQTJL2jyiZk8Ly+xR2mgXoUg24mmkwRq
6JW+AVARfXY/DyUjZEjmflF9g1ELWv2/D7dUXf/rZWISSuedvBI3gpFmAzjffYUJD3B/XVndN0R8
Wxuk620PcqrdvJI1CvOlolbMi7XsS9367t0mRrCJMZ0LUvGWWBvgq8XJ8Pk+EtzAVkoQS90V+nSV
UWZq5bLXQFDJJZo49yDCH0H0Fp7pE4ph2ZYqBSOYFZYoKEUdWnEP9pmfFhTk6zy/o0MATSThj9ml
Ci6whLFJEF3D1T+9Tx9FXU7ZEfpJGvlJnoKGG1SDgzBlZo/AYBK5knLjTE7/fi1T7p3WRfE+XbSb
PN0L/iBJ6g/lCpZ468rvHsn2XhSmsDkqFVlYofa9pNCQN1sPSryi1Z5pIJay3rqh5HocMzkhX6hB
w1w2Mi5q+3efKzQxWLAzVYVzfd1UUNXO/WJHF9o5nh6Fv8veqq5ZEVN4L89lZSJhv48XiRBZ7Fcs
zxQIy8HUMFRYgc+7WHA7c1gaL9dDeUlFt96d48zoRaSfod2NR4Ynvx0ttEPgMI5tawVcJ5iixqWB
gXGCyUFUv7Uw5RfBy67xlSlnokH3UontYhOcKTor5ttYE01Man4CzzM78DfyXIztrFX6iA2l//MJ
IBTV4Sh4j69Cr9NMgZDfg8hUuYSYsjVAM7wR6xBOiyTYw0IncTik38Npj4MJHj3d3vd8Z5+fU8kl
rPcwaLSo6EL5FcyPAkrPIXXZbG05iyZMgt1IEWvCgQjvXe96SbipWhgYOo4xLXC1Amu86R2x0sSa
aVKkCNb43xOj08hJOGJiylcKYQ+W3bcqhVkGlQ7jtBKbMMgjxiJSaIsPUFTw9xYcRZAtWZoOqQh+
v5WpC3+iTM0yTff5/qisjNs+JCMsu0AsdCj/8UGMwyDsAtFSv3KY55HLwCsGHgU8GjLGciyKLRB6
Uv7vg0yZpgD29yCmboet8wFmbzQcjm5ir1FbogKvHrXDEkO0dnug4lPXsnHhwzI/EpgQaC2hlx8s
krnIbZtS2jNF60v1N9GZOnWXCqLWGRMCkxEewFsxTVZufIuPSNC8Nd1M/AYVh3McwYE9K5Ln7Uwn
8/o0f2/iDOAJCVD6maOFmCdW+gGmyx5G+iqhqakGtDJhbPAyXlJpac+R2diW2xbpCIIvcN3T3Gh7
1PK6UZVdGwSZtggT2+W24+0c1yQUCAAS7XiyrvEU5ZXoi8mWcGPBtFCNjjOAd35fbcBSS33g9K5c
29iWrhIlyy83UDIkORTgsmQS9nY9TKxwPqEy4bNCi7ce8UqKLW4AGi7wyyU5t2fPiC2DE0DZ9F24
FI6RqOhvD9oKblZ40TcTfa10xfBDx3ML8joHOpYZqkKHpsGs+R4RUjo4gGpC1XMwoDrQ9Cdw6FFd
RMxZxxxB2Yg21xOANDcXmdC2ijR2vIZiy0A46nXFfgZxOqZkl+KP61V01dEA5x4l6txjUmQvexSb
2+/XYF+S4rPTtsxk5hLCd/AR4Jr1iyxsfc6pTOz/3qSkQYfoKXFmeBH4RqNr34VfkL5jqHls4VCs
f1OOqDtf/K3HpK7Y6Ow4H9y3g6FAzPgF4UR2oouCt9pr5Zi4SZ5Y1NF0zvW3e4CW1PUF8p6nUIxc
e2fMRlzqgsxO3D7qgRqC6VM6oOo7Uh9/I3IcvtZOJGPNaLUcnhrdwdwdvYzfa3xCm39Mb5hVIIE6
ASyUghZEF2Y87SsePbq1eRJQScOsXn+bQhHDzmZg4hX8IhYXzKh7hwm5b/WRpg+cntVywCVZkMGU
Tch0B51RbkMGTOnQ5K0jqPumfZGiAS4wXaHQgSXmBvKgc9bPLqpj0GjUXk/nQ3wOeaN9PcUf3kKp
+XNFMKdebTJoqflD5omZl/dfS7lbPEsKdJhRlQzhVnAHFvhvLQM4LooTBbE5GpHwSKPGOw6ZNtkG
opV/7h2yY7UFOVqZlyadpz+RDZRokcOVbx4FQoFZ9M+ILrLgCAXovkezVyNZPAiPz4PRourP+z32
63TjXpPkq4CYx1HzWcRa1TLQKHKhv+4A5fKdFtvnhQQNvkbGjjpQtOjTS/BTjpTbFrFHC/oNsaDU
O60j3tdq7Gdc+e0oHyep0oPWqHnYaGdpH+urKsxaTbSrk6oYysLqkga4qLJJOcImkNVCcjQcGRy7
NzhW9To6FHdV/H/N7SuXy+xetDdkPHAzAvyE4or0GnkCcPgIDkCxLgHiR3aSEPtMYs8Qv1Tfvn3Q
Eo9r3aedBx23DExjFLj9dgP9N2DWrxgoVAAef/C0hUGjC/C0Brbv1xOrfP3DhoeCPyf1i6R3vmQ9
7VPXYREwfLifHsiGnno25rFa+03bWNOLAm0ZTjCOkX4hENygHi73d6/UNznXvZwiiDx8iYUnkBkV
sFd1fFtM1qofUVIeRKzm8UJhd6iA4GjY2bbc0B1ZFW6G6PPOkuohq8APs6UfxIMsRC7+QNBClKoM
fMPBdwcPnca44uRD7kRnNa9GOhhqK2N62hqxm5MKolsItLEJqP11ziM6f1ErkRCWyfjzZDx6X4IM
pgjeCT1geW7DcdeDi/kdZgxiX3bDBogtpYcT6Kfnh/JnEP2/E90Zr29Q4gM7nCKCIZpzcLPKFl99
y0gP6+Z+Topvu/IlmIILRPcUhzkLM6g4rbGR1RM7NPUJGKqHHMnLSQKs48U8za1HgRcDznHHqsrI
XooQK+F8z8XHCFlUmLHq8wPP+A1tZUXxD8pGDovEZXf1Jktxm6lC9tZDtPitIUBCpRBFx1R4aQds
g1RfexVvU3FjzRqDp48v712gHWsvfnf+Ig5B+vyBch09oiTFFq2xOA7cndT7FvNHTHBf4PTP4On6
2XBC8f4oZ775q8uEnhKL0wgom9+LbT+n/LYrgKpveBy1aTql9rEzBqHeLBQur/cw4+dMNFVd6GR2
AFOYVye7e4jJKKwmCmXyDZMYQD7SoOI3glJhPEegxUNjcFTLoOh6WOw+Dn1Ix6Y19rB5jEmg3Cau
SLTu04lhdA+HIG0V3St2s4M4/suH9Kv3+eBZodrpS9QyC9AhB9A3RrArRO+Kxva0+DSRnU7Lv73u
bXkssK3BUSX0pBWj0JoSx3H8PJP6UDgQT2CAQUXz1XWGpzr1kZu7xc2qPHea0htGTYKmTboR4Ttz
2a4sKdnG7GlnaqpB73S+SDg4sLpBDwVRyljBExsHAeMrEZb54O6QQlZuMy5AWUUpH/ZBGACGbuZM
xRSutDUe+aiKKmVZSsnMfI2QLdDP94lGXCfabOA9AzgRKZc0Pzn2BLLbw6TZ28t1uwm2jzI3wX9L
r2+IWZ41zWoQ2xaoDN5wAvYS3M4wBW6MixWgsIGnvEwDhviY2MGmusPNdYA2dRdgIcAq2KP8hz1r
XjLxOB1f+973b9DrTBJbdSnDLbiDYwuL+dzwpcdK9jOwxCkwJlLVq+T890yf4UxrHP0uPNv2z/WT
y02e8rJ7HuoUkpRw5Wk2jrFv+T5pcmHoWE2a43xlbbLLUHnOwGzoDuuVD4Dkoz0fkCHruuBg+x+o
fyUyeXsauDg3B4jRC+6++QnoRbkOs36P7+rBCgfrRMHcONE66iZTv2y5JTYvi/uhRBcYUgu5zfQK
zMFc/+Bxly7gpVJh/KZ02p9QsY3JDCXymjn8V3+JC1kaD2R+OSLHzHvgDuT+M3GqBYTceMtsOumu
37HQV8L0rn2X1lzEE3QFgHlZAK3xDd3ZfWx5mkGnCtiQWbZyhDHdX17Zjmy3d1QKiS0P2VhCrO3l
BzH2B11aiQlCarhcp/O2m/c5lpiFZmNJa7ynQYBfVMMMw7kFu7FMhqayk+LagflU3cwJoUrF8WaA
xA6zkq7sxx9Y2spGJQK6Drqi/5tWumvGJJvfRFIeT+dDnJHv3SitasTp3EltwSE6FrSa6/4GS0Xk
E0K1ZVXUPnFb0MXdPa81OolPqnF1G42uHVBcx8C6DH0+xPItc857qaJsJd9wPl8F1cck8SPjepCD
GeQ0/6Zmy4mCYMELkaj1OTd5awvOohWZ54rjbR2BFj2NHRVCxwsgdACt97Gae3O12JUUC5oWkL5G
/D7VbaNQRm6+UThwSodTWedX/Pc/g+BwbJMDkSkdX5XxKqUFQ6uksCBblShKGs7oCEkWvNLmd+Cg
lQlnEosw8fkSNIGac/vVvsqwxP9IDCsrpkUd5j7BiEGp9D6vfhRkZ+RWW5uJV/LpIRReFNUA7mD9
oD/co1rFtmXuUC6rDBTv0s+KS5HzTXx3iBB1t0LbLCSGH3iLNQK+MEot6R3OhMMRAFypO2v6Hnf7
fCc/v/A/i7O8NzatjY/rkGpsFvOh0nT1JbqRF+tK2Jf3dqOLTFjc2krwGJm5a0ElMK9c+tEd0UUT
o++eXTQRrYrLRFjjjyk08qAYjaFUV8BDNz24grqO4mB8WOozhrsQvm97fJkVOKutrEvYxKHT8iMa
S8LaX2GL3At0BRdRBBcoh4gcs78QXZqDA/Bf5maEU5ghOetFywpGstFL5raWrnHaB5YSG6cwCKs0
PNWGYAzfQgUzeSdBk+Xan/Vhqm3jyqK1NKRVFGetTohZgahptF78fURqOXOMBWvMGoqRjmLam2X9
v2+dxro+mSeOXdwxGC2vTvVjQOPpB4zqL5579RBYOCq8Q3gkDmweQtQtBAXiyVEajN9K//VBxA5R
yn5UjtS2HIldJaACPzCDvjS+vBQxaducxsGxud4vHHCuqz79wqzu2ojqR0Lhce9hz/dHxcDlU/po
t3AqXoB+oFVWu61v6uePi0i6GinCZ/QSnmLvv2vKgXwxP4pox34wTLW3xCxOBjGBZ+uM+i7BBnSk
uxzl9zsoro2lwvHc8ZNTzLn7JR6whpUCShLyfN6vL42WL5i1kpa2/MB1obXJZbO9VPxLSEaZA2jD
tlCjrDGbXEpmWWHZ4RUErdmmPqaTenppOPzvr5RKWYBE2mPuA8Na+dJ5tqpqL8eptgStZxuPqJK/
tE5W0biIPVIqqNUU1IRb3LGXwMHjjS0HlxSB1Pzr1RdDZa/a0G8iHM54JgrJAPPmXqrh497kV+Hw
VHkBWghhPZr3z6gfKZCt5aW/TbpC/ozbu3gwMU7fFaO8rNSTijnkSmFD95X6XiaeLBWPHPv9V7VO
wTQjwcmiqp8QJHd7BmMk3n9EGR8DCIdNF/5WU8RGIL0+QziVsr4bnf0f+kemgkSoXPMMlNrwTuDE
eaKDrwyFpltv0QNgCKnSCYNimC70PCZsOywqzdlkas+S2l4OoMEXPHV0KT6JAN53if/NRVSnHUbA
Z4I5leF9gHgRrEfJxfmL/2R+Wiwhkz21Yicq1GMz0aVZZOrWhwCHVteWxMAsDZewtICioB7rNrmX
01gRT00ITbilaFje0H1uOCz9hCJ6sBkAOCpZ9GDjVL9WPVIsYpq9LOTY12xys2Hzt0LKy7H9F8jV
EKtDl0qRTzg0+fbehuAKBGsonA5pm9AvEexTPGKSK3/pFAeQ2X5lP0CkHYe3qguQVpPYWU/HdHZj
Yxb97BH6Mlwcdi96kN8gjen+/MDtcdGvmu2F7QxmQn08FkxrygKV1GPV5DLiODw0wihzjGMbnZA2
+ohGKYtN9HKGxfj/e+34ZsHUG7W9AcrXj2PgjRfbmn5sM9sshgObWGRT3cuJfqLlBBMHpF0+FDMK
UWf0iQd+JOWrXJA8SN+wGkktY0eV/4xFHg8ODRN35bFWolxKy0uh8PoINJvvgfXc+D+F4IgHsz0p
WnUQVEjKr7Xb406KlNvJmguiID8FWtGumVmBSEbhlzo9Ns+9VuXSKTtD64AxNMUcfSNH9rwN0GOz
ADzmCqglkWmVaJvAeBQE5MS5r+86NJj3mht0oeUKWBTwHGmiCdRGCqTKLVX+3pvavjTVSdC2GKXd
WTBV/Ho9LaMKgCt25ailrKHENzVwi8f9ukQHHoF5UTSAppLr+3bp6tYSuzjIc5+Z0RhTyV4OzC3L
111R/pb8iqXMUS1Y+HYOTyZPYwHtiWS17v6pXT2Ds36wDrrka6oFTXohKTvedHmwEpv+VauHDiyZ
w17PiPEIFXMiZclN4AmbPI4JYuwWbjmK4DAjOdYmFJyjK4srRX3vBofgU30TDSwGmmuqT6xXKNSn
E8oyGFbAUodxv51bIUizlvudOesiP1Up3D4VwzZEYixBOXoPBNeHqm1br5/JI+K9/xeDVagWm9yI
US3vAkNrpefUewKEQKdqMxxL5Rp2A7pU6gbZaykDqqkmntsVnSWeF2rjGVpD4Vvph3pZlwQdodM0
unnF+7QLcSkG59TiUYoCMpPHdN1udabyR10Wbhl1rn8wMIfEQYWzfPAvc/aYijB15FThmLnPBSjr
oEMMKo3dlgKT0YTp8sUagqUay/Qn2E301jgNGclPoJRjp2CjHmYxm2ebxwBihOSLNEeuBcCHAd9X
weHN5lWGbd/07Yi/NnHIqLzh2IfaWVgTM45elxpTvATpB0VCQFcaqN+F4SxeVM6aoC8sZEBDvIaT
1H4bZEfCSRJAMAV8BVF6rflvn3x9oA/YqQR6/wY3q4Rc4DqQkuPDIz2C585NQGgMwJOUiyx6pS/0
Pffp5ySdNOdhjKz5Yjh9A4Km1o8vbXb92NsXtEiMaidbBqgUDFAhmJJDbveQK3hFxZBee9OFKsmZ
nwhRheYDf4TJAVTniR/gxXzTlk42nE6mgt/qPkHq7TjptC5OIH+Xjl0kfqUC2WviD0rI84eBjlxe
QR/WKujtzX4o8PGo7fVNoUTzm+46BKySwfg8U1S75fkpLwN+TvTHj9rIMmv4pmrDCU/CTkiOV2UH
ojTwWPrGvDz+KlDWLb3BvBkBsa1XHSSfFiPfrOA1RebuaAcvXfVQqvR2IWAWLxDvmngxBpzssw45
2zDUGk5oGxYOsza604GiPWS3M3UEp3SkT72B9/4ViGUBxCHlO85JvLZdUkABBwouDq6LZ4zJ39E9
4608Kam8u5JgyY91bK0zCHBtDLkzEo/uEyi5igNbPGX87PqVf0VUNFkPXArYHuKMQVd4zwgRJlnJ
LIEHnyjqRQ5YiCMb8qtNjki0qf9MTMXVqNPJdsRZdH+3L1G+rC1cGwVA2/JT/r8DUpml31CdFfzE
3GGYEdNGsNBbY3GJCHfrOUIiwsUs0b6zNWXuXlW3VfdvrMz5O5jDRBRjLDHyPDDmGIm64R+58gie
3muFLLMD3EGLjPgGdjY1clmMrmLbEPpb0NKnO6yQOJ34EY4LVhvxiGpKbxA0dNG3xDNGDzQIGHAZ
OfH0ckZ7B1RiT1Kbk/l5OyhRpDXQsQGCOPIYOWWQEHtDRZSww75IPbp3gtFydx0foCiChb1wu7F1
JDY90UrIbZd/ld93SU8Lyue+BluqZkPyitaU2IQ9AEipyowaCoecem3K0RiQvtMTr2A2OFtkF8qg
sYhRxHlHwdYPteFDf/IF4Evnt3m9D+/XhPBjzAsN1tR/1h9e9bt5zO/AKIxTwb7vbA0MTKlihPIT
tD3Be38NAhLcDFncQjnnb9OcD89k+OpUGaYqKqkWIth0kEFqqQ8tAQ27TNY9LY/AKQfCtmOlIoCu
gEIxcOOX3Pe3flY5w+n8kapD1VsUM74vDkXCniFVQRWEnAzlCgx/pwKGEnLcANelGffhtF/dWPok
kaYY884I3JSbOtnU8RVdT3xgr/pV+vRXibqJ3zbmL0UXroQJlF4N+IhtIqhB8tNBBjsWJ1SV0wqb
By4oCxQW3m3dA0nVx2xlBqBoJyyvHYKB6S8Ns0oyppG/zyzoxWeskbnx2bqCGpXMBB1JKrhRG0df
A3RtNC76GfceIUhju32kINChiCtvRQjxDS2e8RyBUcJsQaCl+sUV39ISQeUVG1Pd/TyXVGlpr19m
Yv2PH+1Dp4EiYyiyJbVgYlH2FY12soCO8AtKY6hlxt1+jOxw0VOJ09im9+4kiLFv9EOj5Uvpiycv
PcINKyHUNT/eXheloqT2ujmatEv98ZqrK4EbDIPw2TkWvbI5x0ICjfH0U0D0dxlNPxUygUGO7U0c
iCCNAsnWvgVI0zYys1ad1ih976fcsYEJ5uEvhwW0iq9Luv6Rrx4aDk1ZhHaFqiB4hP7JeEpLPAK4
jynouWR1DICgfnMGk43MOxKK97pN6O371Wx5DNbRSBq0CosGnkVbHReFQNDRxRLV+hu56qfAhEBY
mttkdA9MNYZIupzWaclOvggZ48sQoM2lw4QP8WQQwQDhVeXUFvApfBg70iznwh3TmySgqL/5rNOs
tb7PMOpZ7WZule6P2nLFVVYMUvB2+NyP5MmFkYS2w+/6C1uFQVH3+fK316oXPTBMI77cvztOEwv4
qu4UTJ4ClTbWAdCFS/YIahhhhDxz2RywYn+5OTb0Z4Mgzoorf8Me+Zp1VyMUxoX2bLZQhDtxHsSZ
107UXguWxwv7tyJI5ynlpVbv4aXStiFlLcNCfZxyj1JMp0uOraQSZlWcKyuWzHQwQfZT6wDUkLhQ
W4e319trTlCqdIxEF13S4KnYZaSKQyiOS0GuUNumKGfZNOLXxXe1Hx2AV/6FaX3mUj4WV+yTJmn6
ONxu1xIFk1vQ2jwdIqT4mEvNGWcmhk2+XHVdt6p1fchBjDxqfD+ADj4Jz148zzt1LbyT6n8Ys4ww
65OBuLKvnOQPv+oeo1y2ktT1QixAUxCEDSbKZ/w87YpDsQt9e5Te0ZWMzR7WP3xaIauWqRXn3sKc
+Tp5P6959X6QjloOFOouzQHpfa25D4WChK+P2XRT+5pa7F1fRij0tppQCgujlEHFR4MDl8V3JHwJ
oWXUtYoQCH4sADzD9pBL1xY5XO3bmfrHftv+wYmYSvsokE3hSfK4XLSsRBUkdo2HuEpC4OG3nZOC
IxZ5Aih+pOdh28LbgA5BsFXsBzl8wpb7D0qDEiBEFCEM3BIFJYvReN6MFGt6UpWF8HVR7c40E7S3
UYrcIJ+b9R7K/MguduaMlG5krvMCY4bDJnQ8lsG9tGHBFDyiMA7CJHVsCQmD3tNE2sStRh8oVau4
nwE2P2oL37MNMrPRJH/kiLDa3WKnDM4dSHZf3Qu5cSkzhTPIGaGp7JC9sIOrNyUDZ43A0Mz8BM5g
XIDmwldLqN9rJjVivsnOwb5/vYw9w2EZeL5Vom0H55ouU2YNXnxpGP0pLrXxVNhAQ+5MveN3nMNf
ztIEt3l2cvaMsz8pIOcjgHORs9JUWKkYrY90rWeCfKdkOfqNNh10FuCdNH2VpILkcmqmuCQmSLwc
Hrmq2LPVzje/dJ/jS4cGFqVlrbMAXvbNrbM1lQA0oIf9NsDOdZ708Cs1e+hWmgwfkQOXGnj1Jlch
E5Dn+qGRSj8v0yGacbXAEOZVCDe/WJ3Ku/TvVYtLWm4En0x+/0gCAtSd2HsGIL7ZSqtPD12BLJEx
wzYSwR02rPzrqLgF7uOfpakzSqHAoc/yAxb+2QSZk3dHCBYCnT54WD6bKWrT1wGEmVYppmzBR/7q
mV2KjDvi8ByPYrG1Pn94TPrADkjE1fpohIFSuA8Y/fmRJpdW3jaYoHdFtOeLoKPlh+WJ6O0ltoWY
3Fg2b+EVVAGl+bacuZjknEVfnlSfJRlhvEq9YNIFSMZiOiOtBzr/mPZfN5D4Wo/hlFjorP+brjP4
9nVvAhJkYSkEJ4WdMvS4TitrTf2LLDJ7OVePnW9AiJGR6OCtEmPZe6S21al55gIwG8TBWDbKS0x/
kJBhBzZp9InKhGeMfChmf6g8JYFbDiiJUeqx85T+q9LEraDwy+1/O3ouvUe4HQIeeYCq7rPBaCGc
6QLsjfQBH4Eb7eksKkEKbDl3vqfhRzWI3MRIGdkfEDptWf9yJmrJHLc5oJsxjp3hkGnc4Z2eWiGg
ALMzvEPWgcNbXabZNJWvTHxiKU+VaHUU0P+PTH00qrayooeeDLklYsVy8GCiEXCMXAPlYMw/6onM
xglfPHqIff9lYygUkCoH+4T5om9eQhCT6pHS4ajsOru+X4SsgM7fDHOx2pTCzRSqP+rilGIV2SQ/
KAlQT7RTX521N+tanN6wu95f/8Vx/fH/ZUISlS8+3/eESKcLH1pjtXh1+pRHCGJcjPYEtGjcBLIg
nJckRim0Vh3vKir7Kx8Q6sOpYMBGbD4zOJGZK4tIpFB6uR6+oTyZNVkzj4T3V8TztoI2S86NNe3t
tCqANrO5OsHAm3Jc/Nt4cnWyEfZYcGx7MPxa/HcVia+fa2ZFAKumIrxAUtpeNvpoWqIN54PB/boj
Zl5Pi/Btj25XBMgdKd9fmUpd1KkSJTMcIxUZy1O4isIghXnqJHxsO/JpC5OIzXx0Bzz02gUQ3YLZ
UahplpY/UCpjcLTqQrxhsZ9FygHXKfDtcHFY6rM7MpAazwkuV55Gkept+VQwAwTN0/YkgMQIntuh
tA4jQ9IIFI7aE3DIeUJkduWNUX0PJvFYM5Es0EJq8tu27AMQOZ5nRpDVWKQx7JPPXjNF75ubkFlS
8W7rxAFRP8Jqzs8a+/xDZU76z0pCrQcNGDt6ejnqNsaZJid98PXc1TkTiHNzkwKEQ+LCbs9AkwTd
U67ALjmVnumQq5Y5UhNJ6UqI9UAlgwunjXEUqBhxjx1so5jL2YyzZIVbTIbaN1yI4TBKgtnXrxIW
2/ehhuOPu5soWKtgKYfxoqNUHO7kYzuImgy31SqNvv+zZ0Y0TppTIBIG6q6vkQpzAMdhKGStHK1k
DphatVY5O8MKZxaNX2xFlXG97rmcseARU1MyiVgRS6ZWNDecQBiLyQLXruZBUR7a9Sg/sB1Qtb1A
VZu9PEoRwZCFAWix/oggrguxMegJd84pgC1hn6q8SyivKBKvodTDkXk3FvB9IoBVbuWDBrtnWDpH
zqqA9JJKJVtmycHDeuT1BkzBTXgiSu6dK0ZDTzaUiBSiyNBYoC0xZDyWk40LXJn4tiEKFNmLhu4f
/e2hKINBi2BpbT2Mo4zY0U2tVggl7AqSzeEuuwMC6EgLgRPjAds0Spg8LjyF/dEyDQY2ewgdDQJO
cBNR+OtJu7EbooTtx2671kSxFwDUYBaVzsk+d5+MScQCTGft1kMLkAD4Gh8H5hzkp2ETmrQBNx2E
a0p8KwwZxyWbZWu+jVwCA9MMt4vFcUPcKSEQinZJl8yqg6Y/UxxmSJ9ACRMYeBvQzA3Dr34/+YHS
R7vJM62b3A+hyaBcPaJ73Fsg8Z+ud3Ecrk9BRgLWh90Wg+oR0XE2FyVYV0AIVtm6I+I/QLCFOvYc
gxu9E77ajole/YCA7UbmTSmwL+VYCq7MOyAq1NbQ+zvWOy8ApegeHm1glo9cxAFqbWH6bftHmx8j
r0H7dcazZW3QbYuz5AlpJ1eeIg0CBNcBWXyD4UiHmF4NtwS+oVMVxntGkFQ2SNEWeCMckon/8gIA
0vQ34DEKYyI7zCFfj96Esf7jQh85IZm5qlNZpFVwDL2A9aV7uHUX+j1FDsSr/XS1Zolsgt4leDwe
yQrwX3bOrjo+vXamolzcsvnN+VOpmIBFBl31yTE6ZLCsDCfYVBwkFnVhufrfNNeSBFuAY2PHE/5T
3lxzgONz/Y8jlHOuXhx6uLBMqtxshh9H+3c3ZXv+D6Bz/qq86WckPHMTwZXj9zXGADGo4A9EvFWE
3TsrPpdZMnngz2paMTSg+soesFYQvVkmwGoM4R+eCPxXYB7nsWL77PPN7AtXJuKh4CotzWiKREhQ
x3jfiAEXhi1O26TDEOAhyvuw4BkzEJlwSfxM9YodU3KIy+eHdvJEqAEUasRYyrHJAc3TrJW94nlL
+suPqrG+MIeGYtiXTiCj/sRVb/mVK/xbSJpfyQd+gqTqkAn1K8nZCi9mZSnrYKq9RZvZsgqBmztc
AKSNjXdGXSULe5H/sgX5qOIUQQvJQb9lPJ2g72VZLyO0ZHsM9oskN1BJBocwx9K4kn4kZjxFP5/P
IJGuiU0VoZky/eNrUMkdq8aXBQCmfFj6EZTR7+d1SfayOmudz4lLgwHP1M/SWs8LYXWQKAdOBD2c
j4gT7jG9W0e33QdHl9QmWdmf96bTx9Q52Td9UZBCO7H6/+qxS2cGT5mdQWdf9W+a3yELZlgPqF8y
/XMfKzlXpWK/ZQNwkSJq3kDcQLZEfS8TP+DrdRQR1EXpOyKao0v5pfDWuFTCXdfVPGocUd4ZlDEe
y8XuO0LiCdX+8eX+QVen2JOx9MvNftxVlY8IfC8aCuxdKsBOiF7LvgLn5VbN81ErXAKd4AR/UBD9
A4IFcmVgR4YSOF94bY2BsSavbqD05O1uMduKkW9swb63tDKueHVSeo3V7CinZ0+AXzTPP16c5LaP
iMRgLgEezU/Tqa16/dONVZ/UgQl7IjXjz4BKYayovPqWFvWwWzvUBwbqVltf8HTMKbGJrbh4Zvq1
tt5dfW2081P2BzXQja9Ayx1GE2sr1VrUHf7723QcjAVahzRhNRbBZtJDsAgUH90zKB0yys8IQByW
HZUq5LGXdjU2zd6ddALl0B0iLeRBWLa8JL61gmb6Y/DfOsd5m2CpGefx0Qt5ycSsalM1/ihyqSCg
rfWHLKEcUZ6EV8WYlHBHebmXALj45qySRLAcITrGp+nwFrUAVDbiT+sqD3cb/7aPmaWIAC9n8X1X
AbaCAMX+/o95lcQmVcrAOAr/BEePiN/OCNCo4ubEupB7xQcGKSSpWgW1wqQJ0mrFYTVd7Q4nl/6X
AN8/GI/xJKYtiaKCKIjjpGRktI/3uKenosylCassuaUXfFxXgxqpDx4t6NK7+7sdanYTWgNNa0Ut
auddPF9Gc9bkBpl7sSbtrSPc+3yYYuQMjSjEqay39Bfn1WdQNJwqJuW24EhGd2N/OTVYSwJc+ywm
APEWsred7i0XaW7kUQIKHB6GCVGc3huM1BYKBvYrKR3a4VRA9Vtn6N/rUNxVIzOGmj/FI+uIvMQV
OrAxkHK8/4Hrh1581P/ji/GBvhAamlZmhABTgjHb6oOmouWPZ/ImTPXjAk+HUik+3CoZGm+KwfNv
pPg3wlmwTW20NWpMsORK4haVtwEn0a+Px4ClfQ9zEuX2wsLd4iz5Ag2O74u6hYoLbCeRF5zWSrwz
OuIZp267MRojw0hhxe27L3c5Czn5ZtuAl3gUTLiC4PoYTNB4drWlZJSuEiGc3J/s0HQqbl4CRdbS
2ohrxmVXcXz9QAeqaPKjRuIhZxQPafD0To95sNqletHO1sVOqXWmomavbSmgi81NdYWUeOmP12NE
iGMwBDAi1ng5vslXlrTPyEgsdWMcNxwfyhuCL8ks5U9ocppoeXej48z3jEBW09cGUHNLOXxux2mm
JXk3nZntXmWtCmTkXvYDdX/3e8dtd3S3S2C4lJz1dEjt4tZAcOTucx3DmOmrA/7iCgu/iTAjyiRf
iUXQAcZgzv0NlhpP0r+waKiEA+l+10dQna1TY4f0XelmG04LYpKiOMtOcJDW8mIiTTpX1C+zin05
/J1nTQuxE9kN8bBzjg3OnzNM5sSiJM7bzgr3DiujJ4pk3NhVfvkt5W9VKVgZsyhgaMD8Wh18d5/u
0bgVdghq1KMBSU9cTJYLS79zhYx/tutTCS7p8zxw67A0Q7zOFNGKju+2fVrwMWRMWd5frX1YxHw4
Jcjq9M4UuhCFL+R6C3+D7VnJ8g7pPEoi+dj04bOOtVCI0krYeMSIOSVRfZF/oy+RWxdcuaLZ4AbU
PIVckt6floHbnhiq9KMPwTS4wqznDtLt944MrP3Q90LyTRhDuuUfjDJxParuuCNcuEFRPidGG3PS
5uGhTicWDAlTI3Cyw1Ms6usnoMUVwGeY/Buy3vDtvUfZz2JfKgADFu2ArmmlTB9oERkrs0I++7vC
8AIwJYyfglOt8FSorX7FnaT5lkiv7oBkmUPy3KvvpyUdztbiRnr3Rhc6T7lCe5g4a/94dSzP4ctF
s1Ljh5wfRSVq61GcNyaoXCnlvIqH1y76y53hCcA0Hlt+GTPLdmy8Ebg+vZqlw7a7Jio7XHth6rHl
6wyqFJJFM38pYbiRLd+V70wgIb3TnxRQpjoamEpDPt6rdpb//46K2x+JsFaOwWO8hpIWOBRiAlW3
vZXeH75Pr65LEqhEKrH4fjbqsxs8lHpKVm5AqPAdb7kl8bGravy8bgSP4R9WxKpa6ZETJbSS+LIF
hP1oMXdM82b6dFk41QSToiwL73vbOUWCulnvlKj7BXW/BRWH7wpj1sit/e/5NjTEzkvep75g739w
in4+trC/Udd7NzJIeB0ITELsIy9m0TZ5kwxeRJ4lG1sxdhLPz1gKfQAoBHeGUUAI/SjmFM+A+tYg
h6KSXn5qsrlQdh4q11NYZj+JVN+v0cR8gRwM8oAuxm5gRqfgjqYBcaIXGr2V2/UGuap19YBsjcTN
iC+xyd8017/QWONIxEp7JqFYe/KtmDhW385ZSlRvypexjFIh5zDIWrB8pUYUTjb/RoXl7r/cgRmO
bFPZNHZ6kCLaunAtmlgq2jTGbJnuo1MogV8XdfBuTHNUb820dESVTzfrh93Dsy0wfrvJITCUzmkS
O3J0wJ+Vcxsq1tKV9Rz4LYMYjRef04MSjRUf8kEr6y0avcVkjEXuwg23TUIaYIpvVCKiADdURSo5
N49YA17b4dQydQ0lz2Jf5FrLct42rj7liNyPV12erQHa67ukEtW59VWMuqsOkP2GePki+E5HX2Z5
zpTlNvwy5uU4pj9YoqEgOR+e1rKmsN9Ye5jP87THghzyISpckutyqy+DCWvrITB7sORehZ+qgSXj
/5DM7OqSEhJwZg1hkeyL4c+ivBxWpONEjQrraVR6CXAgBzMp6z4b5rlwQbbbSlg0X5vRWCc3znGP
/WyLmrPWw2jO8nLHg3Yct4CYPIOJFjLwlSbxrk8blnPBBfANgT7Rho8vXTmtImOp/vIIMUeP6mov
Cs5CQArhRd0i2FnejgqrmBi/hCRG+GLknp8NfI3xMhTPPTTo+EckouBxVJ1gHgBZi3OYpAcuoqrg
7iY2CskrXY7n7ATcXZToHAoTTTulVm8ZhhB/9uUhyGkZJDrTfHMOGAP1mTiABTe9N782JfxGSo9C
3yJWhbNlqK64m9RiENn9kgwxt4hKJO7/8ZmXDFLR2jOMFcq5B4s9kUupjVCjE2rPeyF3LUg88giR
MExAkrdh2Pn5ZMfYb2MOHQ82p27aGRrcZn7rdSl4b6YOBZ1Fioph9dGvWzA7CKyrrjNri1fDdqWt
N07WZVck5sYnHJa3zSQ8mf9sbpgIo7/KC4Bo/t6b6R1gdwqriIAd9ZEh7R1c5aag6lP9uS2fc1Zs
XhPzz6g9L82eRZ2TWRVipEnO0MUJA7IQeuF6A5V/R08PBE/CgtNZl6kFd3izBejEoLBglt4nXkfD
EKK66oqDdPmnZp72AaggLmrOp8fvEvHK0O5B4ufnm7i6gZRjxncB8HGzpOP2RK8eVOHhnSLrFmXb
1RP9AOW+gbk3c3viiGG98+mwC5O/o7xQUoFwxLCGfN0RfWMotDFxDgpcF9LyW+KsZ6Kc3tqlyh3g
hG+3NT8ODF24PqNArNwDSCqC1T1GX46ug/Wi3GAYeCFG6dNB17gSz8mOJe+bvqNyxLt+/zuTCjWH
ZDRVsKaB3D2QwZa9vSAFlChjwWfJCY14Si2qSUUfcY/tME9t584TVjFHK880gm9Rma9x+Yondfiw
NBdBsR+WQtM4TV2+gp/2ak7tJot6qKmW00JHlwiu2FP8FCvKEJBkbusaCye1f4WEM9GXDX0+81V9
wNzjCOETdWkiNRbbZpCY1JdsiZ6PhFuKVrQUaTQbN61sr2lLO61QYcP3MjtMHkW86J/0JAu/wAKK
2Hil5Bzllt7HLGdohKo5jd7LmR3oG2qGn3cwusrVfXh/KtFn4NBdNJsKFweU72v2MIMZb1N+9Pps
+cXoQLOxYHjP3lhmFtayboqz2lswyVcfcgA/N72KbgVPzbPzL8WRoztUcSdlIVvWXj7rMOnQmxsr
/icOqcfQayb+P047P4z5RTjEwk9imIb95UjsTBLhRw+SmH7NOA0kqu8xFT24LEZ5zGsQjk5inmTQ
GjedVGcydsIaKXSXZAeJbQgWp3QJbnIC103krCPbMy7NVqhWFK2pUDtJ4qUlS9wRYmFZ3vkpflvX
1c+FCIb6AePCvgZUcNq+EeBkNjpdyH9UOwqaa35zZ5dNG8Rfh5FMSlIr/zdREwnA9aWhQ34LxTMR
x+q8nLFQm5V6Za1NBpS5B8Jo44XD+fwjTsPTGHNuQAGbLa6o1sfuLctQ9qHcT188GS+l27R2tHCR
hHmFV8mXmlrPZkl5HvKA51TLNttz5aZpBZ6JViiGaYJLguRwaJcgAWFt3mqlLWXxq/ISo3cFHbV5
EKSI7TC+uGj+8lLvaJ5+b38aZnCgGXIwLDiHlWwaNN6+5Vxl1NGMzGGk3cGK6hjFGwRqVtC9Z5Th
abX+fyhlqnwhOc81zDHZF/eYaeXNzRNf2wRq+Ww8rEZXM13t8HxBveflqBTES++wBR4n42xcErC9
QjdfyvZxFq0W1ZMBm8k94E8T5sDV6sC/rwLknXmOYcSuVfV3dMZUz1W0oPqocGdoKuHlMVlVrSYd
/yJUAjYvZFNkGQ8B+7wN6MFfD4O7xLNdqpZtN0PnxuuCUNElKsZ+m4XwYQpaKOtGIusceKYp565t
9OEwHLCf97vy2bnCbPIsCXV6BGdEmQcvgo09i+BM5PwaWf/oknMkIgLdCH7L2NPsI8h6ImbzfeTi
khYHyU+Fwpk79dxjDt2t3fthESum38q8fakSjVu2o6psz9YVqwCfO0Km6/bDf4yNwPEsPtvWlhTe
ZNODQdOdSFw9niazLMSpxS5K17QTc5wjZUKEfJ34gv89oRynPZpKWtkhmYq91a59zT0pbM6kvUe/
UOPZ1o6Jw4QqOvcvIx1NsEcnvpVxNFYnmyGMpGd4YKFSj6TxK/HGwhka7Xjz9cTKBFjoU/lI1jNT
wvX5onlDR7jwM9enIP6QZX2r/gsEZnLdmBigHmfY8GqHzv9BxJamAVAv8vYA1811ioH0UpH0PzA5
Qduh49bbU6GL9j3cYEukQ9jeSJdYppuqKdmqNtX4RzQQ6QHtETCWpP1siwj7Pd2wWGLYFPYnpUKW
6BbHWGXi399dw09lakCyj6pxwCMebBmHVwib8d6D9BDVNh6F2kq4TdG1P1N8RnrMEJjNCpjzXu9h
8b3Gm5g6THH6BariTM+Ma7MdHHJ2Jh8gODpBXi0IAb1OaW6veJx/Bm4UjPLMkib3pSLYs9NQm8BF
cfDRG63awDbE7ZoGlMQoHEeA7lePNCyf/JH9xiyzlBI+Ewf1j5KFSJB4dNU52nUivo4EH+d3Boqt
f2iPYnek0Ln8Dq2ziTy2BzcN80bRBMjIvDf5afulxn+2i60kU1L4BX+ZQfv3YSPSMoHY0eOSZwGd
mJwKXPac0uGFdLc42Mh2Sdky8YCJDUbMLM0olmpwSWpD/JgGa3RIOP7ElJDNPvxtq287uMC+5Khp
kXSVpLNdYiN0vUx8R1mIr40WJbpA48opi8NZhBFV5Z2F3ehA8JA6wBoq1UM9moDwdPQ2HvMirx7f
4uX5YAX8RoCT5eGZhDdkxZoSzBSi8Bqbb5mD9qzgEwIRfwilNULBOLzDecQymPAmMklIPjEafkSe
R5fOfFhAE5i6wf5wHrUYx6UMYQL5dmOfiGtHU1/rPOA8IjbC5IdfAlTsxNKmrNj/X43IFWXqLVS4
yk5uNew6S1vEBFkzZKxiPBJ6o8DxNXw8BrFE7f9k8qV3dadbtmSVLQ1PSWa2leAuZN6LLW5mB0EL
FMvxxOeofW8mo1pKNG8D9RAL1MsZERObTUyNsQdnVpmCKy64l0xFi0RvjYQmiNVFNG3BdRlosHGZ
mlqhE8WrQRvZ4NQaXDwKKiMsAam8JlKaJdgDZZsvy/VsU4xzlxJQs/QdwsTIuTOichY0SOkDb/QK
xH4n66ZrOkTD9bkl7MIVbFXwlRS1ovSZwXJ0WgSVAryX9tzsQZujxCCroG6STuBCHFuziQYvNvlo
tx3F8kPVM/9xodMKy8uKjHveqgqh2qOnaCrS9oCNkGnRNO2o7waMw7EUqbaYumuP9dP7JmRnoao2
ZrpTGprqV9Z49PwQIHq3AwsO6SI1gqj4ozorQjpQRZGt13xQlaHZctALQoqve7NOGjy4CdLIgFY4
LQNclXxifhL+QED7UNvvu2h3WILB1XDilzVuAPXUFktm8zR3WhmXQ0Syhg/HT3zc7rSuag1O4WsE
gBCnI4k2Sz7HV6jhtQDaVt3BfemDeU9zPvPTszihghccrEBYeyH3KsD7i4XK+yb8TSWBICF38VLv
ocRggwxvOB9LdO8j7GYcawLO6QyUw5rlDLfijbFG+AnjfOTcuIU9iMydzcW9zbJpIbFPnyc/lhFR
b7O4XwlqntrklV47V29TCRUMp+Zme09QubNKa/Hr/CKuqpGN2d/VJPhjdYqgQznd2PEtYbnxJLPJ
rRMzJFp0fnq26b2Ge+wvbywTgu2TWzM/R7YQrC49f+X6UM95to1oZbDwdVg6+Tg36JboP9sjNZUy
jDtymsT+sc7+lrjQsc2Ehjgf0LJhErcbbJKjvXptVQCIWk2m+TWQQ1EDYtuCQF+weBwP7wHxPC+Z
zc0nQdj6vtu+7q64OMiKBTjHtUs+pZCMlT3BmfgAnP4rxghSuuBMJeX44F20ba2511OhUjBIdH8K
EQ/Wbh1uj8SXGQ2hrkI/7EziTA6kNwmvPfGQRDsqTmBcFEtYPAAGV5nPj9gabPz/S9Mka4pAV1Th
/RH7J7Zg5rxc2xhlVT/4s0WNTx36g+t1e6NKRhBbRm4H6mxZHPxyCUnOAH7LlDaDTmSamWuo5zvK
00ZfGz35q5WrCFNjviWLarnkdSz7spBDoqHcSO43IjW5MUlayhCu+QCqGcK4J+bJb2Zwa0y6nw68
2lVXMnFLovao4ASIlsbtsPvTyVHuLAktKB2URYmjrEAgc+1vL+iepLmCXGuuRRkWShX3crpRIgbq
KYC3dZ/0YolGjXOIhPIm+1tBHyxiwr0PpfSQU8xMD/Up2K9WXyRLoLQklvbIsQeZwdff/GwEbTtV
z6G7QdhT7/Hma36tPyYtPermIAqn9st9e9v7k4IvxAdvOWl9wzVJ9h7RqLxkFXmMDEU9yavO6OIP
OHFeWzgS6UObZwow77mUYi/5UhyHbAzSLSQzvS5vDM8kHasyu13jEnjg/Siyo3Bqdrm9i2icwWW9
A/NKxm0PvUUIXoy//V6Ax+qZj+DLByq6l3+2Lodiv4dOweZH0Xie9lgsHKmW/lVeOqq16oEJkwIb
4ynYwYqGQuUVYAPZbsBywE4EcWLHKm+pkU6WGjfkq+ndTSOKsIbOBlQ4k3VfnGDe6AUrK0brm2js
aovZmoXp2Mniuah5sMkWYYqqrlYfcWpLpaIqI6Y05ilYnepyeD4QHy/yQTVoh5mKPLoXrr8BKT6s
PAoBtvUdPg5PEUvKO3RTgmaeOn8xCB5WORt+td1spwocSrcLa1Qy/UfnVQkeaQhMMKePUw4I6bEH
BIYUtmpWgYof+F4aZs18bb47D4+5qSqq0RghzMxW88yGwfTubyy9jB0c3h5VF47wtZkvy6YljPd/
DCFxZc6lK8F8Fr7UitACddeoB4J3ow0riO45L0rWxWo1usSymFQfoATU2fJIM6EGA8Wnbn9fzzDm
neJiTU67gO09jHR2QqrBlXUza/Ts83ffgIFxOvCaf+X7/VqjV97DTyUIoeqDDsDm7gQA4qJUZo0+
69EhdQ6PJzWGw8QGNHyZc8+Pndh2MQ7aCkUlxw4POAyx2IVNM7gvBC0avcQJ9f8gOP6eGXsH4nu8
rLc11G4sBMlA3fSAUCANQLIDNwnEBTruuTiIc14Qx/JaAzNQwTmDN+HH5odd0lB6HTJRmatCIQ99
1O/Lh4iYJ0rZPpezsWA67YXnwkuyeHZ23Ly76t8UcMYMca2K7EnRaG6FzNJg/20l6hBhuc4QwiVe
taYXl5NcHkIxNWQAF3Y9oQzPQdcxuEYTMkxP67M91LqngEq8hevuPsiHVmq+ZfXuL1AAymOz8uwm
xbRuGRp6Z2CtgBGca935bDRQ0zFhGR0yyARR9pOdv5u6WYd01UJuQ0euHogloSa1WhbH/fColQ/M
yIPx6+U8s8t8g1Od5uMBkQ3yoALH8wObFS5GnaQcbMF2AW68qUmm5z4Z4JxjAS/vpGaD7a/SNw/1
Z3GBr7wmnK4yfOWLB0Tqkqolikd10PK2yAv1GhRvdXvft/lLkdD5LW9lUV7hXorfC1312UAq7Y7v
tOAElX3p99hiDr7xjbv77oBTiGxss4A325OH3L8Z22/Nq1tY1iJvH3oL7+3OQfAFqKclrYT6PY0a
fwtJ1O+Z83ee727Jmk4VawhORfFXS9i6XYPtoYMDqPOWPnYaGZA1j1Iul2e3M+9v8ATA+dpfA/IW
qdhjX9+PoZ6Al2oAUoWm5xyI6FTPoYCn4RFbbAqSKKnZK9PBu3qFTGMspoeXpp6mWD2fk1/lTWnQ
E1poY/vwOBSuHXNSdoft67rm9B1+JHgiY6/VsryY01w5f5kZKxJDj3/g0TTl2yUxyXqHC8PSg8kK
E8ZqfcPcKl0UE1FIJPi89cLgFBg4I6Pf0Vb+hH7tYB8SeEWXZDh2nSv+japNP/yK0X8Puu+S5YYW
LbcxOgTVSPCqLZs9zG47UptrnKHCpJQcDSh7OZUnCIFjrbBF7uXDMF6jwtOZCItNcKwDBUTZw4lU
bYPR52GPO55W3o96GBYLP6Cdw6BBLCQN1R/v81MNXAkxpQjnMGMlntMF82XJrji2yJz8hPd8KbMy
Og6jiAuIT0Wyc3E6apwe0xBNxOtC3IYkcQpOhrijz5aL2dxVaruKLDjdu/ffcLiQ3Bb5pwI7QEXJ
bpc8R4gtsXoWH7dmqbZ+Kvul4EqsSnxinH7Bn8WfpLaCsi+1+TKfGCWJg7ql6UXUHMUMZc1p5Px6
XV6Y3M4MOqHv4WohBw8aTD2NEddPY6Bcui3D6TFWEmYtnt/Z+LaPsyruN1FVNgZRmqp1ZIlYobOa
BGgAVqnEhQWs5C4eT6SXnnZeZZvHzBNbmnAS9cB3hhMHFOhuFboIVIJBjzh4R9EyeKfLo/W94RpW
JXCtqSinRiPjR/WNd/0UXi4eiO8ahJ0X4Nb8yjCdN35wsnXmI/kX1Wthpz8apYdolXRrKB7O8hOc
rnOGWHDMUf99vwKShXYOB8P5g7zDPmOUXO2EBUnu7Vyb9TXIyv1IVNuYXuICXj2275SGIjLZzc0D
toZreUpHYWQVeP3D7aa6P9fpArKJN6SuA8S6EyUbQi7M40t0R6rzK/9hJac6HzJFcuEaFJ5ildvH
pnqCPcgMxuSCUm5S+w+ptcApJ61dtIsrXeGIVha/tK0NEjrh1aSmIV3g5oIWmTrRMWZqCAer45Be
hQff7EHJMl4onHhpRtwm79C7qhlmHBO49qH2cyLZWuUo1tP0dYWta8Sztl3hRXHXqm/iBOlJrpjq
tSPgW4KxMHNiYqT7XMKmhU/QRxSPssMcGpJfINLtMVa/4Iq9jqSZLAQzirrNcaO+3wJmQAxVcx0b
9ogMnPXU2kI3LHIaBNsPrcegSjOwZQnBMk7jPyNXo8wrjmlO/4kc51qj1g6vY+4NL7UK6NPpd8aJ
eyefna1zxr4eoy8gOJX/FoDTPoUlJ4vNZo2ubNU4zMm8UxZlRAIU9h1U2Z+hz/UokqJvpTYJGbax
l6e4pmZyZiFuAD4oj1w1wRyb/71DM0+ThPNZaVqGFcloBPDFC8C5PhYr56xlnl4GfaZtAbKuEsuz
yzZt5dVr0R1qOFhMf7Fc9f20O/NlbCG5GEAyEqhIMXD/FzTg1WuSvEuTDOuA/l79UIoKOOtxdlUM
SxoeCayAbceTlD+PMBX/MMSuFM36CCNmhl9oEkHBhKm9PFnjmaQgj2UY5XaJcXo3HNGQYxDeczIY
q89cGb5TRY4J9MJzJJwlC5kwQWQwzIGjH0IgrrPGgJ4UyqfyJjRdicPx+gki2/AnU6WvhKpSqmZV
C9eeo82Thij9JHlsk7InV6XMatUX/731rGkJMP8skjVSThtbbXr8/LFg8vNfUZL9YRQdv8NNnw+k
T1dSh9KP3yYmqxHWXwM9y8kCaM7CKILliprfDLpH0Ptr4iUDC4pDF6+0tz3LJXN+CXntHCVwrq36
6MranhRQSFg6Otoy++pINiprRGjFFJxxYnvm7KDrikiRrom3g4YQLgzHbwNq4w2GfUid07y+rg2C
b8he8qtzschnV9SrHabRVfROh+77yswnT7K54/P1vgR+GaMXkGWt2vqvKvA5oyJH/FspHJ09ynNy
pPwbzbVFnEwudVdCopa0tC9EaBEnSrXZh1thyM8sMYzTpOw9XbS0R4g08nOnk6kdumfdtOMW5Iac
AxPABeS2Zkujkt0qPqc7bYoU1cCgEHNLaXdhCY0YjK5Nh6ZChPluxckO0pdsbGqvIo9EPdY6EGHv
bkrOhfP0OtwmGqAPSl0LjeWK6n+EP2su7aE9fAH/mXkTwlTmCl5ZUT4qZa4++XPRDPy5OYNvuA7B
a7pbA7DQOLRDt/kgdNTIzyAOzVo9oCAnOoYnr+1uWLsbgDWjdpDMdKh3i/v/Tv+ptW/sN0JM0h/w
pmYzepahtM5MWTBEC30IilAUkXXeqIUMY/9aehp3tHGRQefK53aNeDmU2xDar5tF+vvZMtuJMDhx
Or2pNuhXmTynbo472hbBNQCL6D77cWh7zmDJe2W/EY7K7H1vHFDuLz/7i71yS4IkHTF8FX+heRSs
CCfYyNo7FdhGiNJh9Rh2ZfbO/mkL5Gnt+pDuCvyeTkhRYqn+4NQ7Mwmtc6CgLAymphu4bnjwb5Qu
wn9yCFzcBibyxQkEbNYhqulpfCTYyyKiQ/qLKDiIVVZ14HwkgQadiH3Km/CbiuLpeas6ZC5XJBpR
dNqBqkrKv3UQPqmc5MTEf/dxa7i68E8M3TJ+rHmz86LrUFRrSkKjAVOVtau4UjOl5YAxNlm2l3Z9
5EzRyZzG7wmegoozvFgxchm0p6Y3PMB48e0naKh/SDAYAXMezsi+QuNb+zBSxIHocXe8L19x3bpe
qFtodjWvidhmno7taxQofwqNICjHB/2ToGh4MWUNoYhJ3XZQ3jcTzBOSmsIi1REbR6pmbyplSO4m
zM6TFiH02+32XR8xA3cH4qaeCmvsPp4ppDqongEcSa5vzss5dDnOB2NQayKJtFNkHEAThyZQMD24
YcVfbLd8e5We9yABmUInvu6tDSLJR5/4mYujp16dXX6fr/6+/bMeSTQ6RmeFd/W9xx6xgOGoSM7h
3X097i0bPGl08ujCg+RC9Tb9mI7d6D0o3i3wt9j7DolAn1tbk2GEW69EioXQCh4RDSeTONpK6yo9
nvYGWqX3SmcjmDFAzy7gSjZNUrP3U/+g5NPnkUxan671rw/39P5cMY9o0nOhWFhazCF/VI6r6ryC
LJ/ZR7NMAnAhmDN3HMWchnYkOzbnzcl2XS0GAxgFXv+NJlU6hIQNGwGdSJXGRj2LoSlU9Uw7EmaO
dYBs1pZ+3GX2n/epyikxPu3dtjQp90xeiyiWA86+AyS7baDEQMe+7Ap9cpY0p6F6j+XLHU6Pj2yA
Wlfx4kbexv9AB7+aT5mwjaLdM90cimBKfc7FYjEcVDWfZQ3o/YmO924W8SQYOoue3yK9nRy3Uu5h
uGpxFSLQHxNXLMYk/6hldwskn21RgBrf6YGoPjM17kxSSvfKx64+F1gy6SkBPbWSHVKKn7M2tiGH
e58/WqT5z7lbBMCYt7904dyWnJBh4OTCE6MXiKgtNXoULeJ547iRzV5wkGPaN9nnxRNbl4SSKXOR
NoQwowuAcgeyxXfklV2O4m+10M0zrnQBuW1y9L4mWbTqRHjMbH1I4ZDFPhkcMvJeS2XkwgRMr/kw
CkWTJvNTrszZn4/t41dI1m1DJ54NBZP4iGFn5xK3msJuPK+AmPDu1fVp42mhOjh3Ji7d6Xs7QyvA
6FMyITuwTRvjj8a77ZuoD462VnRfszV41aOReIbnWGDpOzmwzRPeUzM0M1GCvtotRGfH2T9rIKU9
rWYVXZppCxFr3rbPKIN2NDX+2wIAlDvuaBEMbCVZ2X3igvO6hnUROPSS37gjKe/Ed6sEUzhacEiL
OQpfN/nYjOXIqLys8A/0o9G+Gb951QLf1S+yg//DKZ1e7gM/uZwilOFSlJJVlA0bqX36XiNW6tLl
yb/n7G9eK23UHswyQZqhD3WMVS9YMD9m7uqTJh4929+9LTbAu7kNYWZv/IlE9V53iG413vYF0fQt
s3L0QVAcDvQUmtwC07cFNd2JhSo3HGZp+RYzoyjc/Pqi+kPBsGkdtU1sibcp36lxO/dKmnpggEOv
4hdiwGEhFUQ3wWLtf7lEwpne8M6rKq+2m/WR+lmyLk97djOyDCihdJuq+u2KLDPp1V7D8NDMY4as
G9RjR6LulVEzKO7bmaGHbzcFY9utj3/YiwX03aBJ4bnwIRzfkPEz8ZfafeF0sUB4KzwjMWX0cKur
2Z8AQx2OJnhtqfhC1udYuurHBLgFAPihP/YXxzl4DkJ3xfRLmJvATcNtdJ4a6ymZtkxq2dtrKXfA
CYH/gGURS8D0LyzgbMPDkCaUZ2OCDLJAEH/+P4ieN58QzTmePvs8nb28GCpgag4OQtGzXs9qtyeK
oZWDJCaK1VyuquDC0tvCfy9MeZ7D3+mnrB1zh48qSJuQy9JMQOK0Gwm/SvIPWEBNgr5Pbj0CKtLs
muth1HVy9EFLQlt7e8/arDV3VVdeKl/a9MxXWHipNOYDZNs+H+J6f4nayjrWCySDBmEEEWvUUZI3
qMqqItfpj4vaozYMjPKM+SZ8j/x7tqfKyxtYcQ65yDROa0mm+UtvNG7kgOJst0NGipUJVxf84H3g
OQ2QwG9QpnsCApWak2VKrSt5L9yl9BD56vgC12WMr7OjISwU0aBfVcmVM7Pl+VeQRr4tu9nVaTP0
Xc8keC5ymsebmANk6Nb+ex7AJ3ttQYNFKtq5Rmcf+D7Lh57+9+PnMbTZqJmQfTj6CrUNhcsMXFmY
D8sm+mtLl/lts9623JTA7pWHBvohmtXVds3dRelqMZjdznwa5EhN9T5Akir1Tcw0W3C2CjaN4BfS
jg3zjuLoamKbpmzqjv/l5IFEqYC5oGosz1fjdpZ6/c2NQsNC6WDrWrfEvioXDETaplBmHPZ6bODr
vuLPo7kl0Ky3kxhDuDmucRnO3Lm/lbqNEhoZYGk4Y1cO5IXSkow1vF2VdiP85BUDp436pECK9p0n
in3lpUWecnvY+8i8aCpIdh5/ahEF8ipC1hhLhzCPPl1A0R2+4Df8yNSc5NHHlz/wF8ZcspU7+ngs
M1ViNtY53DIsrF2pu2G0XUPyQmidwpnFyr/slYbm6u8CZlcQkTNbdKu46DwmXnm3RAYyvKaqozOr
mddt65ZknKnNh25Xw1euu187oNsDA8/8AgSSLPheXIwjCYTLbS2o74ReI5lRBnJqYWYQs/8xXrZG
fX3c7t5YVy53auoectdjDIure019m/R6oKY4qb5IKaQk0+9YbqJO1TZMHiQO7mt2w+S//3o+rb/D
3wdqIZDmLKzsUjXUvYX4Scm+y0qZdyxZMEK3zoKL0S9GPY0KtKJ1MqgCzw5+fzbz9WJPWx86iH+5
c0JzrSQtxbOhG4cHLVuCRpdJrhqDoF73L6w8Xs2/oOjNNPP+C+hnB/03cneV/lqF/3u7F4ubLn6I
QYXoY/BVpP8O9V9pUl3sO9JiiZcZBmnNRpmUWZUwPHKCf5usS8hF6pDpavQQlps4sqcyNFcmL7u0
srbMnUDsyhJypKR3wIwy8KyI4meTpzkVmFytgoXFPcgfC39f1WrBnMCZ38euf3MMWZ/coOr10R9g
KV2MJ+SRicmCpR+mWG3jsaM19SUlFR7BA/YSRmpCRstPQdXOn+u2hzNDck1wZc1F36w0mPG4NUGU
/Xwn/dx76Q7sxqCj7Y4wvEaXlSCDyPnllDlxn1a9ub4pjQHxQydSdCcuEAr1wj4G4Ve8DxY89I1o
iqwQxcAplqGwRaz2CGiTwXT/qJYmHocG+qVWyErX6aOgdQNpOctGeqnSu9X5racOQkvrQzpRyk0g
5WUFaO1CRSjlZFOKHR91/YiAoMHGOn2eN9/1gDJCUAgKAesdj3PdzpECVubKRx/cqMMOXgxhQPIy
UCQP1hG3p9khRwXNHhmFa8eods57MYU+5dqjXlHntXbxJmj/aQmOnV30GJeUVRuFNUrS0D1TxRai
iPr46dHpjo194gJDs+b3QHOlSv/6BjiVdiuoy2wxgUc1AOLuf1T12JXr+0/i6gdrEfYLsi11vUP7
bo3gp1S7P9Ei3qp6/uD5VXdrjJQAISr/EBn4YJJ8pRKif2z55Vdn557/mvedzlEoe9NWAcKwSiMz
ZZGO3JKvdpC73sYHU3I8aaglD39nrM4hhqRGEPaedr6ftMQQkn2Ekeh5JFFEI3Is9sJ8ZWSzJTXG
JzWxuB+ozIN7VXwEe+rQ4/5MoMZU9Vm2DMG5dvCIRuapNf7IvqSEb9WuvGcKQscABd0g8yC3+B1E
jh1X53fmfelcPnOI0QnsDhFdKKUjT7XyRBerA3W/d+D/HOl6qD+bixm9gbn87gKfZ3EGBVNRifrO
l1lgpqbS4AIEfyo8s9F3oMR8mrwcEGh5Y7hqRc0sxRJF0z9bedfF2YAf9QS5ORhpECddyykREleN
P3ViZZN0zyK/wpw8rxph73wSebcopQyHLpC1Ha81QhcxgOKvycFtilKF87bIyryjMF2KHUvevMBx
H3Ynf//yfhMCcDCsaU3CaBHX7CdOHUfBlwfFJZlQgZI8GcXkR9D7DUQCerA6PvfNqgslNByMxSig
WCJy5ue2gvKbwB//WPjk+CwUrcJgfAYxkCBYioAuDG+W5X7OcFlpXDCFNo2MTXFLWG/Fo5WQCosR
Hg7PEei+gpHB0q+FKAK1aFnVUQLAZrn1VA5AUHi7cTHi3N0PIQNtogS7iu9JcTrrxFtSsrygCYls
d85O7djH+NoMvNy8nQiaz3Lkk6hPdsSe8AdtVLhX6+/R9Pp8Pszm/rzPhvdF3iBrh/pcoAkBCLxZ
QgC8NxpoZw+dPkkLJzIl7y01fbxOB9zGJD/kqtG/htbQdZOY8b67uHGErNFi+qxbI06wyA+Z1h+S
3EfkuJnq8OOi3t+f60pNf9sOhdGMhq8Q1n5nCho6ZyWYfxEtAQyiJrtQWEu0hCMQHqAmWqgsYnh/
gTO5ngZVZDYw6JQiMD+FrECHnV8g3SIWDMVFpgxEVxViErI90GUwoZkMMhkW4fLOrxR8EgGcYDDT
A7CgukWcThpTVDDaKqFmPXSorZbIsaVZ0n5GxAqNKgLGrvGAy8sinylaj3VimS2kSqckWNJXm3Vv
zu4AjPW1YO2OjuoHx9P35xDiZV9QUmlTt7t6mdkVrJbd34IDKzPdzNLBv+fg9hezbK/i/mpNF78z
ugMaU4u8q5IqOpQ5JF+w41xztagjQOQD+TCxCGZPKNzIhaWZQF+cNWmEoaRBuhNQfIgrJIGNXApk
3/h5yY5dffnFLrEWMBkQO40JYCnA5AcE/K1dMM+XFEtOYf/g1kkI08+zAk8rQMJyeiqxk4TUvhTW
r16h0LTrbETxIDLNfF1RAJBQKuVft4Uy6Rl6pFQOmr++m+II6VggUcmkQxa9UPxF0Anx8JYeBVfo
Dy6+toaQ84TcTpNUs0OqL+gqhQ8SDNSHe5tPh+mjGJk8G/n05yKefYgf1vEYdxnuKUahFu6LI7ej
2+KwXrJhJqWeOVhGNCelSGHXiA+46CrTjgU2dhNJ0tB2oD2bzV72ijCLvwF2tgtPqbbqT9b6njen
lt061BMzhBaORpGvdvpJUcVvVm2gcAYjhCtmzgyjrNHgY4s2VTT82pz6P3NPjjI4+t8QjF6s/Qrn
hMeTV1CFybZsOtrVQY9UuPD0+iaQecVaI6DliMEnbDJeKjPoF+wv+a0uxwOe2a4PH5U+FF/0i/nV
w7DOrBgdmJ4AX6Nc3QYJjhEUwornXcuwC32WI9BbM4U+XHc4XdYXWTflvihMTKWjP1Xf0jZKtz/m
rP0lktrwhodUXgbTp1sgmei8ot2qrCu61o9Ua5/SxzkNsJrOXOEZ6uZjXusTpTYjNqUug8SKw7Vb
nwwXABEmTOz9cWe7qV+dFidJBgG2oM7cRKsbRR08SRs3JnUoN/IDjyqIGl/6dKrA8dHJQrz9GW5J
M6S/UpyqW5Xt8KFdOGfpTu6zIMtIqi8JtsTwyobuF7Xt1MjJihIwtDttD+bkUDTB9kYgYsB25Uqo
D7+RAITIoK40ihrlhneICdJTh7zOKuTczXc7lXk1DDNrQjzk8l1FmUTUj4AXv0A5LZef4ZeDKIy7
thMKccDnHD5Si5qK6+BYZmaZw9sE08979zhAl4vJzTC/Gq6NQ1N/y2QNQoeq8KFKeq0R+U+vFkql
AHD5kikDRNkw3QIl5RoFFK+5xPQbPgy1pYS4tFhHJZ/gTWiMaRx67/Q9AjPs5Keg47z+R1Pv31Uv
WdGkMR0YkXFwxr3+gyOiGAA+S0VJBQZfDZDN/IMLiUYRQiCP/h5V897D1azU45BG0pJM5rXtnb+d
QQmxqTbldIecer55OMBJG74YwITm3Ag977t9nHlvWh0p06hrnujTSUtD+jRAArOmbZhH7MgEj9dO
E7qyXzWyIxa6zzWbOlQkXoqacSgcM8CxYwFJuEdsDPsV8N62j4nNOCz0HtsGsCwZTG0XpCA1C4XB
+PQEuPvSBlgdieLNbjlNZxjuR5SwNRvlUQXiMgZijoHrvfhc8bhn6GJHh5+LjrUM1pUdYME8JKR/
ljlBG/ccn9LZrCUySflNH+Ax+1FCTy2MxXHfmBPELXxOejstSVVe7agy2Gqd8aJDmH6E0wDY7Vx9
FwvFz4OFlKqzbuutBIPHWv79w/5gI2xi9AfDcQ7Q5A0hlpoA0pomu17vbEGLnB+xxFRwEpQBfmHs
MaxUofcUMK9dz7UpcW9P+fFQ5pbdkAvzTv9nOmA9sqI+vemVrscv/cNHgphYPdJJ2C/FM6oFKtQZ
WBn2w6LAbnImbn+kKttSvleJ07jDqbTL47Hmh07BH2jyEiEtQ209wVafvkmzZJslvlBsxxG7aoY+
tTYZkz3mKUBOcu6HcJadTuEgu51+TUXr6rBUZENewZty4sMc3OMgSpqIOHevzKmbMbgLDSLmfkit
3fM12Oe/GlqxR2Ze1lEfAQBCOKC1tnEFXnFXEqF9AxAs6Mjuc8teR9/MU0Igq8/wV7JRyMT2X3up
J/fVEl1u/tZwXHODEyrs8GwvOMawD84NyOrPOR/TosAQ6SVbRfXMkViYklY7n6R09S9l8QDj5G0L
96jDBBVLX4VbzRcNAXPbX82jvOydVhXk8n5+ja7oi58FOkCQPcYV0TPwCKfB/coXfs1lQiziwbcg
XFrCkkpg6tviS/avQX+ooJVmYFHBElWXskvgOWP53pvqLnBQ7CHCohT3IfyX53xf4oKh53mmymfg
UXLsd0lwdGU8yjRMBsNsiJkLOfKjlYpucugJ70OhmINgHiTqwCF6vnJOQVcND8tomo1WplaoY+dU
ujTFwD/JYOKMWFGuYkue+xuDEL2CLz0izB8C/noIcUf+Q2gYGSKWJDZ8TmR36MBZ1+oaoVoO65qM
M08zMCYpwVSFcLw1xVnTdAgJDx9xnIWXI1UlDjOYJhwvJmH8l7UIGbgXdKSo5AB3MmwuwKuNxiaM
32wdSHEpYZbkDtcSz9ev0tDewm+y/kV+Xuzw96l4eeIt7My5MvKjZWDpwSC1Lsb8w2LtgPzV7om/
KKgRiL1I8P5h8a14jA25Z8qNDPayL5kC+sebgGSOI22asGYmTVwbAQyqWwcGVTHJ3isH6yYVLRYY
2CGWXVoXm7fX5A1/aWt/JqHb/iFmlUbothesYLaejrEIwhWuIkKoxwkl53qKuPo0eSVs4l9X24gb
0QW+cHqwLrqWTjfH2JsuOF8ageVW6UgJinvw+th57VWBEmQ/LPTts7eR6ZtzlrUGQysbS3fOenn7
hcJktXI28PDPa6W+wZpCd7T4FssTRLnyCVQ7nd39HKhNdVgbSACjQH/Rezoi/f+qc53KmILQoLkQ
H39lw3ekQMhvGiRiX/7ipVMd8MgpgtMR+WGLUHHdh24BM2UUVsTqi13vbHoOwX7bbGnz3tXmTpVa
2mI7QemTJNO5k2pQDnrBHRwLayHYlRAqn/2ridUWTvyKnp1+YjmEbDWCEz15GIfB8EKsDLq0gwJL
RJLjgKCrnfDJKJy3tB7jiKGZD96IwlMbfGwewDJtrnPBnjXTPAxsadOlKOXoe+0Gs6rBXl9PRcvg
iKMl4W1y2PF6gxc/YeLzgAsdg83wNDtYhg1ulRStjcxHqfoPlDr1xm9pElNC1gVheRbS3VX2+IqN
og308Fnca5vesLA3+u4oA6gGlr72qtNidqiRZCklWqC07N7prZxxP0C0obfgJexysFglWdz2IRd8
nvu4GFpFsOfuqie6cbXWeq3o0fBIq5HLfgzDbhcXlXkw0PZY513MCA/qID3knfqfa9Cv7pH4neis
P3JoUo9rF3dl4w0bly0PKoTmU3FIdpOGs3baoLPvvO2cQD9XdSEEkmaVvF7K1x0Sb5NCgAnp8nop
CavfhCA4axM6fcyVYMNCCwOokjG5pQQRxPHAyp+ZHH1DtksMcNA7yhULi5xUnFqovovbhNtVo1wk
gGjWgCOILtXhF1zJ2TgDtDwFnQ2jKU45QD0y8ZZyRAw4VaT6oXVRbqWZPfF9A3O/pZAYOYz2r5bk
6N70k9JgvwMt+tpEoFjAbP5k6JZezHzEw++oJiWhNAamFk0HPCWQPp9NNlHvTzISJH+39DpKdiBK
ONfSY5gLDQUbow5GPEVbQ+SLFrlWg9k+cjFsZJJWJpryNvdsXl0tf1WpVLIE6UT0Nswvby3tCtjA
6OomGAYCnRvrL5FazDR37cg/RGvQfUmCZ4CUYsGVx9abD3KuYiCx0iZlbiLV7FPZw8XJT//v88Z4
unZCFN2XweCrQLZooEX5C5CWhCP17HGeAxiApulaXEoFa4oL0egGpf/0W+JXJAj2pBPeQj1mcc7x
L0dPBcsuVQ9hqNVi3/5Td21U8KB56OumB0SIB1Z59h3dgnBmCydUQPqgJZzlWCZmo5pw9q/KrKED
AMq/6QvqWD0mrQ3GqAGfaEgIJmT51zAKuri3WDIqPlXfbtes0Db/ITCDWdUD4jjrLz5IdURDVLgc
jIMr/ZicBWbOyHoqI5miprP+NYEUARNPayGKmj5C8GGpJtbMg2o0mRy6ztFqiAyXASw2DKmilBdw
higiVohhthlNxShdFZjl3BrwTCUOKNhc86ntHPXcl4UCBz0KxvNu8YyNm3biAOW+B/df/TdFaB1K
P6ttCWwqYNwUVKF4xNIAIYILnXxiY9BwXd6ttoHoAyf+xJWJvvUdOQIydu1rNV4Qfz4EKHq6x2y2
vC6JCz8q15zTP+8hOVNXuDb/Ssed5yCo99c1hSKoPY7HOrZAmHcb/lk7SHL0QbxKaG9CP5jYxqNP
sqtUDfV+DmnHXZ5Pa7x4A0MmUELScQtFYbu3/3VnwpqtabdeacHzZrg48yEuvjtPnTRCNI1KP/5Y
d7lAVnl+Rm7b1jHvSJbJwVp02jij0RypPVN2Ix7UhB6XAuzOnhyTMI/7R669vVsZ/sojCRo5G/V2
zYHbOVHHeuXeC7YMkrACN1UkYKTrJrkFRGG81/5rh114uFeb3DiToM7rfn6d4CihbvLMA6vszMqD
eUpciUN8/q4OKIOGyMo0HDruZtUSEZFihRpsVW+1FrWd+4qKCdPENe7yQAMHkug9wKv9ERjewx2M
M2ODJg9hFhzMcQEiC7Ehl64KtpBUGl1BRSTOzpVU3sUwLiV34uzuBIC6Nkaw7bv5pvzleEnnhX41
F1S5lAqSf/5OdXngoWsnE6g2qGSx2sc0viX17H+550yhz1ouUM0yCLzw+1cwjIiP4jE15o6Y79o4
+7YHKjvFd02i7j7HLEzYaXOeQ9akNImClBxvFoTfihf77gXXhyc9hlXkLpbCo35jtGI7uBYNCr/2
N3XIyNL8fPuiMAF2IhMugIUZfvloo1V2vc+b2QowSYi91Ng6r+iCsyGwM5gz6V2tm/aD15iI9S9g
AVynj2DOY6WZgyA9xCTrH6r11r7SPnN00T4Jv+UGzkQ54kKjNno/fRN3kk84vA2rgX3N4UZzA36Q
GLLkwZUdKPKZLfHnx+pyuyDp6PBSxmXKFdoIG4H4SVVUVHmGiYVt77mJ6mj5dN+klhZOBeCP9Gk3
MrU3SrIXjVe4KdeBMMioCxXibT+IBZKcqwbxFzJBARG+uMyaJ119pqKwzNJdQZJNj5PbAcQyUhav
lAmt1HyWkU52Y1ypclG3yVLMbH6fEm/omIo+gie/L7Jh/OzagLY6DQQATw+c6ZQkMEpHwQueQW9P
L92Wfd4MjyxUUMJEczJy3F9XlsOWx0IxARYViYnfMb7MMjMQP08cbBc2YQF3PTyX+WMDSshmMHZR
O2YAIoo1h4brCJ3wZ4c1n+EdgGeN0/uKRZ23p5j0h1o8/5gVun5fdXdqJzoQ+IPixeMAesp5NMIO
nRgBxqfFLvQa1cMww8tq85M+YZ9o29994sUXR0hGtTBENKKat7KNMuo6ChWi5LtdmYNmAJnO3Xa7
z09i6m5xY8zqAmMi8ZG9qqAFhBHr7kupU3q9x87LMpLRQ78avqTWaPEqwFgrreX+u1hP6ccFYi04
1kC47BQX+O3Byu1Aoja5kg4qfxtXXhtj33mGibkoi3zTodxlqOIQnReiWM7g+P+gt0Yr8hRVORqA
0dltHDtvRZrWZXcZ98VgqQXcCUxuno+uN8iHGCtXtzkLsJV+0bru4kJvreMPiUEpjzgIBU8DeD0x
6e+GMHjBChU8YSjtBGgcfw1t7X69RhSx6/CnoOK+Ezvpxulm+adcF6oaOURArTP7v9n8nXbOBK85
LU7rtLUsTl6wx6ovkINyxjEkFexEOn4o4HhDMTrq+SWrlEJC/0bz98HW7HqnvZz51DYQmKtZrCNt
hIWi3NGKhQSd0DNVsgotUk7DixGljypgHZwi6r9aFyPutjInLyf0LbDNnw0kqz0Qvbn9q++eeC9p
zROHkp4PbdJq69UIjQ+0Kclz14hrLP0H6rAShM9lpAQp8tTAahGtzpB0YFyY5NykyLgWj6NslbEa
Ojve4fsv45tG5UxzPEXHU/AXb7vtMiZcmfe1I0BNxyAuX5bsFERSPZTVAZTtjUw+tRBpDDqx2qdU
QL3C2cc9TNtyIalAne2rQdf47Y8E5DiYkaSxFWwvRCmIGWaBYtaEvf/rLhGehLHTk40lqPCU6hdP
a8VjMUoeonBUrIsOF3FIBM2u0q5fyevK9ewkz6ujrvyysHS+RBZZ3OS73gRS/ptZ/yfgLcloS/hp
1thMCpFFvJy/zuiDj3pABB6St0MjY+OBRgeA4CISbUiX25G7yX57AzM+O/uXmWOgn9bzpE4JGNML
e8Hs6ExdU2CmoF9bnGeg8aMZg0woUp9o8AmpOmaXBWKvjZmFoGdLA7+ENR275LBRx+UPALWqgros
TWMIaPqBq2Yn+a3vtlUchz64T8MvtwKz89kmEoKmR8wQaA8Jz0O5Yzo0cVfQjH+VtteL+vU5LrMP
pkPenbRhwVS480UM1nuPlTKPJypcZ+mq5L49YoYzSBvKYu09OurStarg14VgTYeqvF7WfcFxnKtp
1DWc1YnhcO7xUIoDKNPp49zhNDD3IdU5y142T6zeg1TzjgDB7YgXTYpv5HINNmLT7J80Vnd+WCbI
iesm/TdY7Gc0CtdUu+34OodrAn7z6df6vRTwXwaokDJY2PEhbstwf4/zXHA3H3de5/sUvloZIUC3
KFI/U3vks6jagIQ5ESE3OURVbzdeCXOKh3Q5v4K8eeJwZMOmVg7rUXxMoyTcT/lH5MST9Ou4J3xI
Drdkxggj3pFdHu15//KMbfxsgTAl+/aXQ5nDBcHEypIwQbaj1SDJ065QpKhyEKtZpoYMcmwb4B+F
MhCr/glFK0Y0en7GuhbC7GJokupixkP3vlY6hdlEXdwFxkRVL74UGSC6noMf3LlVlcRNcDhjv4bt
VoZb70zv/w5euGD7JBuhi0Iap1ZE+wYpBYktBA4V+fOVrtbPA3/DlNGoG+cUo4GiGH1Cr2vlZOL9
jebfyVaoOYii/75IVjPzwQHWmgQDcBnQz7gMnWn8x+4mVzFqx5vVjQjv3KBqrRHo7ILSqmT/f5Mq
hwl94BdzGijA3O0XTnVwuzhAKzemFn+EqhZmh08gHpRdbMVfJ7PK5F/neI3MbYX1bo0y1dGFkMtz
dl6DrGZ5Fx63CMWMOLFP6qVf0NLfXpRugI42lmQYzZC2rGbHXPeqHqUrHb166xDt5siBdzSGfGRV
8ENBC/IerpHDQQ/6beXNq3FCioO7b4xLCOixSvaOUAqoQOJMYHngPnBWnFtBefQYRfgRDxIjPnKu
QPGNhMMsGFgZvB9/Pv7iJZmEi2WAVJ/bP+zSKc6sNz4ojtS0Ps9DUYCMr2xucoNxTkXLYKKWFwlN
nH5ZiYWxWnCiZX96EtD67hSdyYX7TgOhIhWp7LUVPKPLUqtvh1APB2vaXQ4wk74NUMmO4RDzNBmX
IgZZZPVjvdQzSVuBhD+P7Ec2aAK+qTytTfpqz7Mp1b5G31nNO4y2hY+SvGnmtuUkeEG44TdIqq1S
4iRJcFbslgu/C6iQ1VHA9x4Pd0jLCO/B1oVlOk9IbSmLNpETecw6+ucm2827CjVn35ySu5MuPum8
X7Q8zyrFBXEkhS5hhRiE8j9Uu82F/Lfz/VHDS1YwMTGsbWqxjnzdqun/X1KgxCKx6akdKUOuQkKO
8zuiQfE4Om4UTj2e2GcQ5gvPszhWb6RYi/LWafbbBVcYsBsLi58b12BF6I435jaKihkwzbgYf8Pq
bmlYoYOywV5mNBEmBUp0TeT/P3es2AcNN4AaR8AMiGeoxwmmIvdzZothINYqSdJO4/9peXJ/arwD
agrqZFnJTeE1WDnhScIzEPaUx7eglhTzvYxehVgTV13Ik/mCMKOcxvr6V1b442O6toHEXD4GpmaI
/AxKPioJE7UJ2rmspHxAhD1X2Va3LT4jp0B1+bymwZP9dgo1knWGcJw5Z4unArU6LpcvBS0S7Cwd
OLVBdwqsrRdWUrmK/3DLi+Q5J3/4jFi/EYImF8jf3J17KNyCjMtMl8AGZcrVbg02ac5Uf5ZwnEKH
D67s2LwV2jD6wg+DUocFrIAeccnWgFtBYAMhJRbDyI8UhklqszYbIrUOO/4AiRUjT/PkPWxBYgHb
dn3xqrQEJ7jbmqTrN1JzZA7W7+C6eilaX57sLiL7tVlGmb2j4yc3GeoyLr6oqHd+Jc04eiu5qTNx
wGjjJY0oyFGsGPstZdxLW9H6Aun4I7Ac/CId+2w4BdKxk0KGrL3x6HetTfKWToU4aUAPos/0HdGx
YJJiSONtWNSyezwR+Xi4qt3ywA/eXOoGxrAW1bLhmclkYvUwnyf330PrWNETfrBfcoqxk/7qaGx3
scABkqE3MT+tJ595+i2eDQHmpR/tJ7kK+BDXYiCEU2Sm6Wp1aHNjjHqFqoRjDsyaeP/d3hI6VimZ
B9OmU293TRqH3l5A9TZIEzNCTy8P9YyNzKv6LfTY3qkKNcQMHmz1I77vjV5PU5uqMnVe62ub+Vr3
z2Mi+VkKJFAIBUZsV4Qi7VtCRvULdeuN04RE68F4fehfXPW6mr1+FC/rM4Tb4Td0jvqBjmPfyeOg
uIWILB36M/E8XCILwXXbVvM7ug+bYD7Po5IBFAdDXaxV/KLmzSdJi4JPbgyf9s/p8UCvDXQiBdTn
a8Hq/WGGWB9UbfsUnTkgQme3jAVtDIZViUas0EgDPqHp6z/bJszdKBL8fauOFyGUiSDe2a72XmB0
dtHkxw9SCBnV2IZutoWi+DCOh3MK8+0dCFEb7sElY0KbwgDXRBsg4jjC8MaKg64N6Wxc8vN6ddAW
UDQgz7ZPqsPZ6PiWU2bU7oAJ80SjBIlWnLYYZt7N5K7mCxbq3ebrNH7JkG/Ypr4AuGiPxFwRdiUX
+I0h9LTotDhaDV4mLypjtDnZ7o7KgRyycJWTsI4lpQPWJ8Ks8CshJ2BWv2+svh3vMtklltuLHPkK
HImkzl7ShhJYTfjtSSaNHivX6i33ukyo6S/htUKeOtEkFehDTGWYWtAFuBF/ABLhhuUpzCjk+tzC
tI57lRh/atGhAdOsfbpFL4VywDL6bJwbNRUV4NzWp0GdpIZ2IfqAJLjlrzlEN3GGkEtlkcSL5RVg
CXcoz1n/oZUfLDCBjjq/lRO+R4B7DvAGsQnEgjmuXRFB/e6X6Anb+ZCTtOdmFdjLoUIh4+1yMn3e
4q8hDBhLwbY3FeS+UaAu7SvDWYe6AIA43lTHPze3OtXcmURp3PvqZCTYn9gZ07TYuCoDNKS04Rsd
EXDIUwDY+C7ZGkwtV25uUHusQrNQzPtoAke4nqHq9YhDkwGeZYyYaYenNrQEj7YvsNP726ifIiDd
LuxE9T/apgRGFayWiSiEYA8fiVLLRkkYJVduetBVTxY6is5HIdpauorZdJMc3GRn1GKLnV3OWghC
t1aU3aXfgs6WW0I/3B8tJfNBuZ1eMV/1QLi0VOkxypLBhtkPHYZp8aB/eK9ZuFD+aNRFThgz7d8Q
NkaPjYX5Ggif4g9ZNChir2+MvJRz8Yzp7qZ1EPiVvoFaLbnZ3s9Mp0I9o7JDNzc4DJEOkdGuchRL
ssfAwhAQJn9VU5PB5XViCH0kU+iLrt4aUcyCVsATKCM38LXQ/vj//suyYzavyqI2PKh9xtc4PDkE
JE1pHja9lW9Il3874lEkmfgsZFGr3an7aET9b6+y8R0G04A4tD2rXLjTFhtsB+Dy2EYQncONLs6R
7xkeh76nr05fAs5eZOl13uRXLLlD8Pe/A+zei2Alxi8w27UasDkF5uSsLnVVq/qs1uy7drwv4DHl
ocz7w/LMdIGdFxLHuk9SqVDeFGgwGftCelsbBvXuqofwkCclB1s7sKgtFD+GEM3PdbPNCJLj2YRf
RKzwfhH9ToA93HOrOhe5H5HbrR1V26I1UKXOe7Q9t86e+ox9zFWQIf39HW2A/DmKuJYXIMMKHKXT
59Virn8ffUXcsl/IZHfJmd0pYUtv7+X4+tVkI6MLgys3zlb1JglVqEb0NkVjJFDXgZZplKPL0quc
bciZ7LgNn0hEmAW918RLBScrHHCnbDir0RqOtYjQGE8Zc8qExpLiw5HObwxMxlxlld08hywROp8M
qgvxLoDtSQXXdSW8pv7s48sjFHUK48b14jBqHWEHLQQGtymSVW8YktPwTJ4xwwxiLqUq8W1gr3v5
MkdbqYHqZF9hyh+KSiTCR5tAF8+yXdOebu92Koc1VN1OVrTDUt2WP4ECYhAHnXnY4qDmZkXsw8FA
an+ihOd4ZZNyeQm5FVb2epKuQfGT0PBj3+HKVpMWwNM1Eilk4FZgizo5Q6tyOctlq5SHmKTtLXQC
x+5SwQ/2Cxu+0w7xBCJVkZaolV++COi+XCtSSKwYpG8Tcnuj4plKTjwgZjgcyV25ey5wgJKgqMw9
KVtudMPrHfuhkNpwTxoHYNGk0wSsWbsikJ6qQzAI6mDp6xY1ShWRUEpCIuHfm7VEqtYJfRtE24ax
Js7wkEldnGzTsfhFxS1cHpMSRYIS8kPMH/jQrVJ0D/Yt846L89NTIN21bWcH4BnepFi8KjJC1fsS
fQVXd0u4ROST7n2TaQf3OxlUAyAx151o0CPTRoYuPtI6ksoCaqLY3Nxpie3WHi8G9bf8LJuT/85t
WWWPf4zXPmVPF1/STYz393a33FSngdgC55x6LAKvp1mMkA8DpbripihqgU92QuCw8OInLWYty3P/
3FIQCvQCYW7FyYzGq/9RmK+32cn19/Gh7WVQpFHjNSoqKtwYi8s4bOToMCVvXWj69MaKERigO6YQ
lt63pNXO37AEpmGOKrY0W2cCcWRItc4inB+aa2wR3eLPYC85Xc7LaTa6bb/vgftX6SsoVbKrdh7q
YxCaO3el7hkdeoEUEqMAV5b36bKmsiVVDSLwffIRND3re80QNOTVwb7FwbrqiFMx1OEEhzlQu5wS
gOFwjgZFP4L0fC+udmNiZiFiHGwY/I9egbO+1xcXzyoJqjowvpeBUJpnowaJpXCH5ypUVtvMsAnF
kJsLuTXlaBL8WcYuiClVvQRReySjvoS9Ai2QKD2nwnBTaXS4hzTSgE/zgYdP8cW0N1IM9Oj/AKel
0g/o36Sod2NrjpksEVEwBkfA2sp3f0y7AFrB7H0JSI7hxx1EssCKqAo6kSyq9Q3fMuJdLRn9chVq
vLfd8NIG6UcemboHQ9O0IM9dm/nF1W3dKuHTHMdB+bDkryMXGBeB6R98PEJHH9N0BDFVwLo9j7JG
n4wUJ966+cCYLby6QCPm7MnZBRUU4TQiRPs0Vo/7TsdrDgiTuGle/1SFt8csdrEq1HfR2qhQa5U/
ZfrFQJwztTnnTxmLGjz1sPuNk0y0TiwdpKpMpT7AW9NI9X+aEECZYUEQ1L/G+s1LHYEoSXeGbdrO
NpG184jXcRic51E4P3X2cd93Q1FxLb3XP6SxsnLfjhPrzdyFoQ8W/WSYGtnhhIhvyihU5+k/UohP
yU13FTalazizUf8qfXMvw9LtYbxOB/AKv/dVFWu06+XGYUEeeMUvA8R0UPmaJ02ggjL4CpCPqXKU
4bLttDZkVuex0q6RCo+47Znm5KKH9SgQltgJa4AFa+prFP1YZTFpX4XJWz1Gr7ugkQy86W+yoVGs
v2UtYCXe4Dg6OPOwsDPCcCqvi7I2pvexUnmwNOCRI3o9KnZFQBqVLOB1oAQUy2nPp3MHPBpbTxTJ
IWfkCWfj44BNfXKgG7ZNQ64uqDnXfo+7p2i/55BFmx6+8DJGd0JXKHuGv+Fi4qTTH0ieyDidS8JF
wDVJbJGoXkULi5SXXobTH1DhK+vaXtl35cjT7bMoznuLUarVoKASHWZ294PpHRCn8m4sJ9243Rxf
XDdSQcyOO2vO467AAY8R7zzx4TUoAC5ihWVTo076h4CywRlkkjYdoFbn5NeOdK+ZYisYr6zVWjfw
fT7IR3J/G/L3rEv953BsgynxkxUmT+19iWuMT6kmZhgxIXHfleTfcPhbNGx5TMqaJkupBBxiZngZ
3r8tvYztWvaDRwaqs6fMf7S6m17eH58CVjpRG3tLWzyvXSjkLjhd2ReSnBi0pp30t/ixdKtU3GiO
Ba9Iz4VOE8Bg+74m00eqrbdjWK4Gxly8oh3UpV/1ahByMkCTb7CD0N190hU4SBUNosE7x/A4mtqY
0YvPVVsQeD4Q1r8s2dpOW+NBY95MyOquFEEhF4vJnHS6Rz16TKzRIX+9WJV0CcjRnWeUKMkR+duV
LF5CeDzWBal8a8G/1uQqRUHBDOnQTpBvPClt8CRv4xOtpJ01HIfa2ZquujOtcN9rMGekuIFYJ5oa
gzoqatXV2dxzX8u40498SonSdO9Qqolse4ckYOrxwsYu9B69oy1ceBZOzU4IELnqtxAytfa2zfEu
bS2cLi2kWr09rf0+peCjOADtpHx9zZ8SWz3L9+dNzMQHL9McjP4tZLVbmqUJn4nU9hCPdOZUXONy
Rf5GenCm7cR2ZNvukq6xLJieOZwnaSDgXAtuldSbOB2NfTu1AA9yfdRVEmAaczFw5t6cayqZYWJ/
s899eaTgJBlyVFlg4CfggTyi/avKDBPkHfQHQmbts+j+hU+Y0y6ZyIwBmjPVtII8F7ECDdnx0pp8
+OlWcCRk+tPQeiE/AWaICMzoCMKtbLuEuHPzSR253ClWK/OoXxW5SQJHjcIIYwjfDRrL1QaibDwB
ePPbSZWHYOC09k3djrseMXDp5riJy9Xt6ANtkskJ5E4C4UzPtU5Cqhok6I+Y4qszybh3QBBb8Vsz
7xjFcS297T6Tc7lHwU5CYT84Xx1+PhlVvH6Q7227eO27hxD+T+3bxUBgfWmvL3uuFQZalCNRRHBP
fWLwg9zwIKpyyndNNwWzOyCGfRBHlkgT11S2NQxTsyIOvUeq2Assx7LtTYZcMZPOJPlBX3SjpALt
FGdfB/ZTbjDvMTjDMDNxTbGrzP0KmWBhQuofpB9UnJhbo/z2bQuYYFORrPhCmLYRbOtLH1U/ZvuG
MPY0gcldgww6VZsPA6Br1+8S7m3XDsJOufL5KiaIWxfsV/vos98rkVLYs9DJWav0MHtIdGxMs7KP
2Yau4t8Jn84ZCXnyHTa2qtGNNuWkmnkdu6ouLBpZ40hJVHWiWJ7U5u5j1nPnWllzGTgndyAq5ow0
w3B6x/gsP/7IaFS82mSadEmnTTYaUDxiG9RygtxjyhXx/3KM8HxDVHbph+4EQJUkUhejXE6hOlYL
qRGPiF8cEpFKWn6P0GAfELSH0yoSXqRb0kv16iLXwnDB143Epr38u7xkHVtoW9jN86Fi9ehssiPh
kvdiO59GKut49tyiOaXWdiHlPX47vcb9wMt4C0bgOY/EYQTV95J1ixWhb/EDwOSg6KbRUcDQagp+
gVMQjB8/V27Bm5mcmfZ0zh9kwpZpLmoaizbVWzwrNcDWwFK1oR5EGP/ZYwB2TSNqxSlwtE2yIUwR
+ygLF3cACmlrmiY3H1x1g3MzyFVxQy9Q2VVfBg8fI1q5gWV/QYlpHEJNB0MOSVOUpbbWOQJ7Vek7
BPOpw15+80Xhwr467V3txCadaBj59KSAxMuIlcgmFleBULgsBF0MmI6LhPqrNDldBIt7Ls9HiSly
DhDYfR2Ttb7ba3cYUfG52o86rO7/+6fbjDU6aEnIyB6D1EkBFCupAAluikwcwqDJgtaifScBYq1C
BvXcvhk5vcL9XK0TGVIhWa//WGOCAX1JPU1RkJT2mlYC3y6JHGNMbLiiqNWZF9leqSorbgnuvCcv
DFommUU8kwqVBuL3F96ed7vya+FMOYyhIfbKQ5joiIgYFQow/gSXXD8FlEjj0TrhG/vfeEqBApp9
71O2uLYtXoZJvDvqhW41pmTtXYOGgJc157F9PWZPUL92qFVG81zpe/Ye73SKOcwQnk4ILA/UUrJe
TpC9W1XjRGC2vjbTu8BmcRt1y3zbvxEeBdi37paLqZVqWVY3M/KLT1xUdyq7uu0mJFR6CJ8MBRL1
1qpqbjEq8XsWKOvnwU4npgYgGjRQWLHw0Y63Glbrnn7v2vflTinS/OWd1Hjdzr3t7AmP5McWB12c
9Q8OM+84SKg07qzA/B+AjQ5af/mDTcmhLivTtZfkZ081ew11LLyVInK9uZMUqGwdli6FwkA6wl57
aSAmyVs0vtKl1ilZQEKSsXMracAQm2I1YY0kFs1UHY3Jbmns6w8bc5RKn9N9IWoqvR5ooLvJVCke
PTTxwHuP49PgU3YPO+BNcslboNbyV/T4owfm5KypgfrnYbZeO2PsaKhtB4tOUjBG0hckO+hL3bI5
C2QaztGQgG1NgkXbzqj56UFIuTso6+VP7V720TYjYoAS2eZaQRhzgEJ4KWgC5j4oqPUWwB57nAIF
lnlgBEgKhm0sN9K+9c/Ty30EEMiRC0Oqfc5g1GxaTdOWrEo7t3YCuiDcucOBwQiAEbD0M+DmP78M
YXM3UF+ZAg6zh/8kD6TXhFLdJRWWGTHLEHmc7ywRROJ2Vt6foy8KQCceZInlRZdTW+TnAMF7vQ4m
zmnUESo1WZt/WdLGxFnRAXRuakeG+jPfJMvbd5J+wqwZTo+A7k2mNJff1NrTb9DHFptkI6ye/NCj
J5asuEFanq24bTsfan5uAV/itCnKGxa6NLyPePUR5fvhBEWqvo1k+r/WehSa+F+D8vfff+3e6tQH
ZptQvSIh+vTgkcnirgey5hexQrqo7W0fczNiDBPXI60msznNkU3cywmC9dKF54CHdBfriAtK6fdS
AdNmPaHVBx4VWhZrNtCkUZQb6INSxHretwLZE6RbV8fun88rMhGcEEl9nQIIHjnjz8NOr3pkc0Yt
VzupXLrVBkylbt1aE6XvGvFYUOOVwCFyPN+hQ5Bpe4wV5iNdj1/iPME+Qi/PxTkIC4Wt4WBSWAK7
FWOqgPhU1ChIl0A1YMUHRRnxg5axw12yWzdPmUl7c4saYRvIadaXIv9398+avSyd6SKqgNP7URBG
me0/EuQp4gIRSOath63PkkWMJ7GQGrSI+O7Xm+o5fEAYAUtSC3fileAZ/kP9zP1P36rJXfD8HE7+
ltHULkcHNflafdEh/zvhbpE48OgMABU7kjt1GGgMmaQDF7Et64IrAg+P1I1SGchPs3PtqMvPL7Xa
BjKrlwmTL+Uu6I5RPIRqsa7sJKbkv/UCG6ofXtVPSnnmfAM8DZlQxhZ4CGTR/x1JO0CbwIYVhGtQ
7UJnYRZML9S4xp0ETJV916dQNkixAgoJ3BOsUkXgXH9n/z+bYYfWMnDGxL251d+zb9xTaVGpit+e
BBFWpiUvmpCzz6QLlJ2tfZdeG8Gd8DiRJ6a4fBJ/UiWgs+ajYlS5rRz7UpVRcssPlhpKL0tgZG+T
UiYlHLbdAd4mdQB77yUIrpAr4n0sJyPAGI4K23DU6LpW1NcnTlCqCz9+onMvpNJVfGfyJV9H/dJq
vtzesAhYHCz/goy9PkMzT9mEufRapGgFpE2qGB838iPOvxeyszBxqRa4A23nWH1oFeBNN9gnfH79
1v83BcuEcV2TrLHRbqsnXY4V9oEsfrzkd7cAxNamxrDp9qUZQFWkkBguORvN6tYl43k8J2wP91qB
tbcOf6Rr+Bwqe17UK54FToqKrv0bPp/Qjb31GPzQyQnoqael+ieRl5wIj2P5XKkuFrYdXRBnWQ/5
OeIQU++AfyrZMsIEpMJrkmM2u0FqsHdGTw8WlrBsOKAw960Oe1+t96gHi83cAe8hPTa5AXYtXLIO
Dz09HyEiMeiuNgAtfZ6DbVoCaeDjAjyLNn/r0e4P127xRBZ3Clu11Rkq0jMUnsj7SSqOltVmBX0t
8zmpNmSQVseA1XqPmPUPB+eliMZfg59An14/DKw4BxNH4+XJmOSyB4FqjSPX7o1WocCUvHB+pOcQ
DOwbLCZAB26z85856D3k2yBhKBk042PM+J+DTT0ONoCjncSh8lnloT43olSRfZnoHrRrdE3b33CD
Wv+hVpfpDvfj4L9NwUjPmL6/FR/ANm/L1UKl8hhSlmaeE3HGdmtNdJOyBf3veiQTTmmYpP+0kCjx
F7jbNvUM5h2o7yTuH5vG3bDj/NTmx2Iv+DPJAPYUijvE5nXLkDoYzLzyKKK46MeFMFIWdkxl8inZ
JHiCVoFJXyMccCV26JHBN0kXiFyFxM+BekuP0fVpCbHGGPvbmJnSjEqP/C+fFN5vf9XTV7goPAF5
6pV6ZIUrq9F7Rm4MZO/cc16po1lhQk2yBOC25gEnJZcFtJWDFSyxOaHWE3IFJhkBMUV5m5HYoKUT
QvPI7SJKvVPe3S2wykPMYIcP65HHdF7GCTO2xe0gtTvYIFa+U5iAYKMWpFwfLhCvnGhD5oSCSbnv
+2Xf96gkixywaX1DHiJ5wGN4fVBrp2zh3suDsU7d7rrlRVpnPAjX2H5ERfWtslWAZvHd6BN1Tocj
sYw8qicw1KdXUUx335GWCy9P1vN44CFMbjnna19s0Sb99NJB9WCQBN9m5J3HT0zQIDR6lJTddEcI
nbEwT/BJdJOZ4ZS2XqXd6UgP573COmlIOojwvf4134rVqvp40l4NDI6hXANcOSYsdRp2kysAfFTQ
3twThEuZ13tuDorlFgxy2i3Jeh0cQqrema3r0M+W/C5CLpj2OPhcgeqrYWxg8JY9cI0QHKIGThEr
ZEujP501Vp72cUYlhha8VJ3bOlzYOwXiN3qBBwHL9tOXVoRNB9OmgcWDS7JlS/tCOn3rrOnTYinC
NBtq8o3f861q8WvNdCBddvSlXm5j15mxpaW1yGq07RveBufApPhsoOieL7zzFtd4ki88tdN+H9tm
Ett6+QJnaYKRYuKFh4J5kbQsIXmCp2ccveU0ilNtYtaQcOYSkIVog07vY9h5vn7/bSv6PvFCJmFf
0OFrHflFNiH/IcZecbT47sTF1+WOFYYTZjsSuScS8LUxRl+2VAGoIuLx6cdFAjqPncbxjkrAmN/I
/96pLQ01bwQax+aNtWQ5uoeIMu9navkGL/Pte5AOMSOTk5NAuO5zm5NEHvc8OR48qDQH+Y6ILsiJ
dRkWYMY1Jy1JWSw0Y+TaxjxrFvcD702wVJfgXuR9CGAlxwr3VPMBkqyjYFGAKv3CRgFBkT6R2Tal
fEzHOWJztQ6LDZHsyvhh8i3ZYTjtggbpyeSh3Gd9OySoAfvW7Yc4ERpPtshTXax3L0UGr95gcUtP
Y8NS/ykE8JZdkMDwHapmIHhIfdQUN665K3KFDpwP9QtAZz9ztlJjYKgZf32mP7tnoGdLSZavrbDW
dxvR/NQJIDWT1cGHQlltX0PMMeZcd6dJlIuEvaWVeOT6eQb9NePtmOIS9LhG7VQK0KNMZyWMUKH/
Ballhnh6VICMqzBE1+rUhRhrRot5wy5hA1d5tMe6s5jopKp2e1h5SLqzrU3MzygMSBWg7HhNEWwU
MOPrQzHM0t/eDCoOcrSX1cjX1HD62v9l1Pzmycr7Na8Qwa4xb2PtrIpf4RVB00MVOxckKZodJ4oE
K1x65EOKLocHDMKLTraXDUJF9plwWWQRWDD1AmW6El8oN0wO5R7ln1xx9Vw5cdfAFgQrgopFcpI6
hkMlcmrHR0To76L2kSWzrNn1RGnZ6jnx6oLH7t0udGJCgOEMdNrFFJk17SsByhuugknAp1eEyDxm
le4Dr5cwx0VKWF4chxBnfGBcTrAarRtfboJiQeutIO2eJdcHf2cPsRXCjJs+65QS47A1XvOAkh+v
GZqcdGO1l87M4F9xKnDjYQXabbaKw3qvoH7AVe18b3Czrb1pmUsI6mZDppNX67EWLAoFOFTpVyFP
V8TpUodKBT1GA+G48CiE7r3LJjrAB5eEeBnTjPNi85oBznl0VdRM4o+v7CcljiZLtq1Pnxu4jQeO
PtOFxrIxiCq3PK3ks9M/cbMw5K8grp60F6f4aD6aKng0RA5nm4A+Pde4xpnPQR73WfLuURJV1RlW
4c0uafVak8pXTPdGQhxm9wXehkgegkXIgGF9VBAUwmuxJ1hD3eFGmZev3NGafhFeyBRwcNLSLRq7
o2oue0OW4CHvNBxcx8YR2VmlYkZmsvtCebKP2COBYsH1dAUAHbKlXDrrVDAt7SJvl3j+hYxi9LXH
RA+zZ6J6wC+KfnNU3xSLFCT62SAkeOkzs/upbBBscmbC4TO4G87oxWU8xs4ueb1+NYdW70Ec+w7y
W16z9nSPcjlm5aAVO/a9uxWy7qMN6HkxORJCeQwdygeGrgJiOXGCZe2tFLA0HVyFMduyMH6nJfsQ
Gnhyad8OeracicEPtw9Ax+UIfKYyGP7CEkd6sTVHScfyyeO4a3lsyAxrnE5VO0YqtkPnvId3G4hT
nXOhL4MHazKwxyiUSZ04jhAIf67dJLB44HXQ8NWZOHCZchTJffQepCWuIZYLFjcLMCMtCjS7dc/R
aWSCz9/ep6oO3udaCMkaM+A5fI6cebYjmembSMSTCVfm4yNdFHtzxxuf0R8EIpTIRAmZYU6vZiWw
STi3WF3TEVCDTpA7vP1flOuaR2xWOf6JQbqD0Xrp8KgxscJ4LvpxJClk4VKlrehK2Eeh9b7L0VHm
PxvJvQ9aiRoUwd/oxvJ5t6FigYKnbW6t/IpxE8K/FZ1pYQ6M9O06tIT+feM8fpxLYGHDaf3NhWdk
dkkDQast/3ygQayfl5dLD5XiVAS9F/PoVZckEEtXNTpvxmHSCw2NBj2JfSa/fb4ER0ldNk38h06o
FCIMCTi5vOJtM+TWm9P3ErEOEZ2QgUnCTsUxsOflotXfLljx0C08zPbj6/9/m6521lmrQfnkwIx2
XjbrOEMhbxOQYLSEcOG87WiSOQKysDZt7qOkgVvq7MrpiDfjZCQiRET2WAWBRLBjvpiWT6LM29NQ
unk8WUmLFYjL5hpbVWbfclypYr06Sh/mbC/xnLX1Uu/1amp3+WqDFJx5/3289Qcn7u6+fnY7yK1b
o3oBAjB/o7S5sNDJOnQJW/GkMTqZOYJyD04oML3JF0OtYpaCx7FnD5L0HToQ5O0d24L6Yby58xZS
BltThS9caEPu850XoY0/sS5/7K8gtJNEJq9H0sBlQd750zRxL3WKOQb2ikQTD0DMyYJMyOe4I18Q
kEp06G6rvMULuGY2wm0+k/pOGRHUzyS+OgpxFtvz8FKxnP5ZmjayCQHN1ih2CqLu+K8NdBDPDXb2
0SLsdIs80oo2T6Dz+qV7M9Tq8Bjz8zbpyNpAqKBrPM36Eh5XjNDi7dGvsoQ3xsKcbnoofQ1cIuus
YZLXsrf5KJMEuUVuUXKpNGiQxwPVC/uch19Q8jB75mKcHMDpxqycQOh7CFjUsNIsJTmbro8qQKAZ
77LwKp2hMFQuanE2tGB185GpTLUXLa4ax3g2Uavan3pgmNpxCDrLKDf/y2L9bo8Ripwzq9n2olZG
pv7XRLZuvInD127TyaSqK+LOQrANpP4Fz60cNT3gJ4Hfd8q5S+EKFfWONlvQoABD75WDLU9s4AGO
E2qu12xX00aIu3CRzfbckU15aP9Frwj8irYwtpM5r7ZhgADfiNC94c8b2nxWGlHQZOUt0ZKI+RI8
iyjUhe+WdGTcdbM1JVthLEEnV1pTFA89vTBlVBftcfWVz6CZxWpzVTGuOwyZhsjq/UZXUH/8KRi9
omYabD39uSz6aXIrG6Now1hwlSxCbUuBnfYwDzOYO3EL1nlEr56d5OJozWp2XnbzHKLKeuvoIDKU
foToIrbCzsGofNxT78UEAhP7xbiInu7tXg18R64So2k3wc74eqsvB7X2W5Cwa6EzOFSA+ZXdSGPG
Eqs2MCNuL4RD1RXebShPVVbbcW//0tG1Nq+IQKsOWuwXajdwsqWljL34mEsMIxcHPlOFOMvfivHv
M5eBr2K2Y8H+KyE9AtLW0F6FAJ0fI0+c1Iu+JMUAu0RWt7Q1h93qjwnEHhwey0rDGOOOB34H6zrZ
swYTUvesrlWa/B0ZQbNvh8VutD8YV7zgi1xM7aosIwCzfO67RG9mkUeERNu+YWRT/l+vZRka5ki4
7lIHDv0vo79FQG1nADrC910f1jjw2PRsmh/Xwbk2PcbrjfJ8xEAS9Cv21RbviAj6rKQfLKDYfaf4
ExKLYhX10hgatw816uAQWsAjURxKdRCvs//sKZtRVwkxj1/QNeovf7h1jAYVswvxVMXnEBodATEu
kQyart9GySQV3kPSZOKBfk6BxoR35tJozzFlDQRNmDL0cacLUD3WyKu8HbkQc+Uw7kuqGy8ZRhEx
cVjmIoJIyJt2dEjCJ3gjrpbkhlVKIdzOlPjv1qh4uaR6Frm04RZfmoYEHFrXG6RdIQL84b90O2jb
9myz0BFA+Dog6mhsy6fgoPn6wyZndXAzAfz7tPK5uN3DWRMQtUU+q8sxQW5/qt1AxnFaMhXTj/nD
yRnNJNgdkUjzccXPduD9vSp0QmrbrWPC9Iymd+Ps+EdnUdtc2eqaFD0qOeIY2qFpYQVf02XM01c2
DjYEdKq92S8strLZGYp3SvZhyIOz0dJM6KvLvTNpi0CmvOd0MFFl6Dtvb6b2ijpUm3Vt5qaKaQ1l
ssvU/JJLHNoQBgC8d5t+1GHpcRA3NiUK6GoyQNW8tAqUnQ0VhXbRw43VVbME7sdFc6iZA+M/YTDu
h3dmkAol3vcdaPI8e56EBBvfTpvkp+bRPHpYwbwfurhvZlb6UVK+qtlnCA1zipB16VpACbywAUq7
8vmEWozH4qsKidW/9ousk5eE84lTtU6Rfpkv1mUtldabsGUsv9WlovJkXiG5LX6sbB0YexF2L0D5
38n7PAlBkX3ilMAOYd3AkzX5t1MLMchoLcwd5rI5SJRt+cMVwGgeE7SFSh3r9BtGvKdDCFfPAhZg
iXIoZyLiBDH4qlmi4Y+Tq9ia6LsN9NGtae2L8cMWL0IVliIhH6yq5+z0xsqhSMqbMYOJMru5S0cY
ujuIcpCXg6/k3k6PrKBax9X0YAK9+ldAE0PTWYBTbpuosgaCnM+Bab7qZwJp43BGVPzvbS3Cx9CB
ivMsQSqEPLVi4sw23ie9Zo8yB1htD01F09NgJnpgcJEDrEXsQcJXaGdDlu5i4l8fr+WxFqatis/q
u/wAACQdc1PR0vN/FsqhGR95zJ69d8ne/Uq3nDcJiW2M4yl3UzyFnlY0RZkwKrqPBnx/yCaq18xE
SHFOgaoAfQdm5zz7XPvkHFEoi30JaP2TOffap8d9kEnTLwwkPurFiomdfXFNWsWHs9L5YUUsyb/3
Gm1Jop0DrO7TuL4kkSTEXcPlFU1Fc1KoADnWMOxxp75PSQxc8o+yW1R2O4/0Ud6zdLfPWLZE6DBB
cmY99WnIX3qyl7IIj+FGAufXn5eoWBNeIy7kfP4BnhQx9WDgtbkng34y4gVsTJkVqsDhV0xVy+pk
CThv1yjB51gkiIRq2l5+vm1ZBhe3k/K7iWS/gQxvKCxXMjz47whmWil2FXxo1Xoj4x/faDho+F5M
jZpnbYzOpQAzOlH/pmpMvEW8dPsro7A7LU80iaqcDuC/aJB17OxSe4qQW6984bJKjgjDL/vacQAn
YpXe6Q/iT/+kVeEMOe+3NfUY+labZIifzeYlWVZtO0gHvZ3lYDcF+rF/iaREL5bVt6dbcK7RvgBU
oIivz5q9ZvJsZBCPDq7qQMX7Vvqu78nBonfPFa9Q2Gy/7fTtoW3gcyxXNNRIuvOlLtj2FDxtX+HT
r3AJB90DQyeJy7WQgmkJfffJU0BX3IZt3FL3Xbp7TLGFiP2Y1makrcSBCHBQRh0nQ7l4v/A6EHA6
EpmHLRHES1IIRKMFLBiJDzW4rLLgDtG9kCnpRDm/JxQ6LJM9P1kMieI4TBH5gbT9S2D7z2IbcJya
pX9BjMwIDEdDPAy8Jf2Xqn1697hE3H394bnwWKhee47t+1ScY/k7UFDKGUx4esBlbm6L45L2LDIw
SkSunROsPf43R0oICCzQq4/TKhIewcTw3x3qTOFS8UMqHqrZw5sMJFxTj76UWQzLcYq4toStXaf2
avEFAJ7K7Cg+UmuLrdJDzu8XaLaR6ASivtdviQV7fgFtwKo5FX99WZeoKp/U14/pBy9EPfcPp+vW
D+6KyLbgMNI1YngPnShcyirtfd8bncWO8OvyzxndGa7boH0l6zqlSr5LQ64yXZMHlkYe1Eqoc9JE
zvJujqAcHILXEotMt2aAju46Qyzx4nS6+SapO4fUkUoLUWlKYEr15CylC/8prCDeLWjMFTrDqe1G
2NY2tmLqt284NyEzU+DYWTvJgM2j+67tyo4U9VuCbNvrAiGsq47XGFgisO/FdMRiqmX+iQ46dn0i
E/yzVX1Xausu3ROhKySuClZ2QG9RhzSefKspQW2D3cmjkAB0vDvrJXBD13DmK8bjKj7n2m8YsSkf
aCuFxbKWsyZqSWuh/vj9yUznQO8V+YDBE8WqYpYEb3JjzgApHHVwKNTGYz66+tBQXMuA+qGsG+fc
LlppXIjFC+ZTjt5qkuNXlI/2b8hux93nL2ngoyy8SAWF7HGT/g3rbMxWm7Gpz9lxa+NjloMQ7vv3
pLcGN3M3BhmealQ+WhbUKG8bv+EabbQQp24hrBrMVmIZRqnsR6v/4O+Dq5/AgqErsL2g43HzdSYS
y4X2zb9+ZhSGOZutG8dWnK18uhi0wZp3VxTbBcN7PQc3HQUH/QzmT3qRQWZr/CuRQ+vWATynu1ME
tA52O6105FnwTeEZxsazpQaAg1LvbSgO2JhuWACWQkGf8XCl40kM7V88hGzemPJWuC5PvsKE8c8L
cK0JpbG52MOdD/ZCNdcilSok+/XU1S6pWPQSXH5Q1S56MAc8h1cG/yxJHFO7Id6QUEcP/5W+ppjF
U9F0i7dgtK7c+vmVk03jOsvahx3w3QUQGaVii3V463h+Qla52X7Mdh69J1vFxbN4Q4/jks91Y/cv
A6cqA3p6VY0eSxoTjiEfqEfEbhkHZPKMZdiUvkJD27Y3imi5FzdgG4KhmI141IjQ9PsoE4314/a3
wZF1HX/5P8LhuaUE/Ib2oalYBa+Bk075/08xPPFZxbQU0NQEAzXqOW92x7UuiNPbNpbjNtnUT0Ht
JOC0ld9lAYYzeD/V49aoyTnW/upCvLG6b+fB0nwSzYpx3pCaUGvsktiEgQfkGjdHHJFjM0aAcFyd
4uhca4m8cOmcaxs7eBnZ4Pgs7i82IddFHbFHeKP8G5ddKbZVPJIBZKIo3oBMZTJUlqbkJMNXWNan
M1AGdGD8vf2+5J4gYXkChF1ojWJJwvWLcRiJsnhyIJI71a00DyptCfDfHtPYISSdWAvCNpYFXHL3
W9yoK3n+a+kmDUbaNLrVW84cVQD4q4EQB0cP0+ukvhCAJnUiXb0/K7ZTOPRlSwFxovPU3uqZNlEA
LHMdHsQa0kWEVn5idFbHxjEkdusvgbiq7EUr/kZpBt8w/z9AdhTMJ8sM0aeXC9JAZEn6VcwK452u
5zgoxUpSbTezwfeG0AzdER4p2T+ZZBlW1YoQ0NFs9bo/OJqxKH+9Qmc1qaQ38nuUWiFshCdworf4
DFPQ1FQ0pxWhf2oW9FL88YzfaWZXiOFRsesvL6Ipo5A9gRJ1XtuAnESx162JZNvFxTtaYL3NXI/g
flwRuOoTsTFaYOpbc66Ffm3vGzhYm+AhfO6/i9kwC73Vki3ufjfgtuoTTBWS+jNBTfiWUjfAZc2R
F4Ph9091k3gPK6roNuamfzGJ7sGEVm2oYOLEv0z69Mg3G5a2yGeDQKly/Wv1Ai5tzCJfTTGzwmBx
9m69hPoZHV61yOlS6Mg93zzsXd3bkJrlfTtEXKN04cG1d8lCbMfeYId8S7mdyGL0TL8gDPsXMI8O
FXk+CyfNYS65mvpKvrDTNvZurdHp7ykigPn2ndH5qWab1aeH0logKmSCOJzQZc6YgHTqKZO4wK9R
zqrEFCRaeKy/N08AWRSIvUziiCL+P4pEsjgnYDvFudCdYvnQChJopXrZXYtIOufJKJpwoXGVGqLb
Iv8Bi33v2g8dJ9rwlQOMHrFaFnNfvMeg+k56CaGwpy2vRkwlz0VMzQZRwYmxkSdh6YQJPOqUQkZF
bVU28HQtOPyrNnpZcsPQTnRRcyJwVT166hOL49KR6RavSII5akYRrksBCSLjwIPfdVcUSNmmDgU0
RmljqCZAcbRfmDEtkRuuAFTSvXo/4Ke0U1a3ntGIVmSrrelV+SU++W4ayv1pM/IP27U7LNF5DT/R
PiGCO++tRZBNYd/yGqPYbuZEc3Q97EJboeS/zhqPSu6MPCvqcBypT7xU33g3D8cNR05YjnWGPQPT
q530uc23BXBdCw9VIr3UShGiYVq3nqODFx7VYqKYG9yfx+JkAB9foulUjrOpeughAFFb5s+mNWY6
DpnYiHDrkL5AGYxOu6kTRH3jteihvWRFpFd9Ygt3w5s3wGSynYRA9KIBoPduh8owJVj/ubr+k4bc
0MPTDxdUtfSnIXtCOzKpXMYgXQoqDVHZdX+0ta8L50urZxHgWJDswyrB1rTx7p7CY3pgrDsKdW2E
+RqJB/thLTg7WRP5RqtuJ/J1pFPn8yMGefCR/pkZRMLR+eJYexTqymebW12Iu1EUwx5odhINsW7q
yuz5EBZzvDdL1vl7Y4KNR8WYDTfOImzlBR4y2r50d2xNG/YGHC9xCef80EwOl2539culd55gPFCF
W78PfS/Pp9mitO3ryWzK2DgsEFsO8IPZFbW0nT+UCwpSm6FuKAbOyL82jM/q61DWYTaMP5v+mh7z
cHZziWV9gEaLsSSeiVOit+KV/ICZbtxMZE20xhB2rNls7lB007SB6VZIRNZkX55ez/oXV2ythyXZ
SE2GCq57DUHYPsqry8a3S/DvBpymNToFUOeMnFncH7j11jU2zSJ506/zaY9B9TL2o72rGeHeLAxw
iQKIse9ciH1qQMsJQp8bYso5AQ9x4+av6jX1zIbXQDF+aeSUuerRXRSUMKWNGI1PWtp8KNP+2p1d
h0uMa+HMqJPQZR7cf8nkAAipqxgveApd57iOH4V5kFbmwiiSP7hRdu7PIkq0vyY+wmOvre0B6BgY
hDwEwD79SEUmZSNq4capuhsBRM0h8JLecQZjKqtXAeE1ir7RmEZNCktwKZ8uT7G5aBKB3di3SIkw
ZFnkgJ0XvmaVl29keqONKtX1x3fZbUJCniNB5VDRMu/NADLB1aLx01N4/H93+CkuDN2DWWJQW2B4
3ZEPVypeSuojqDlDBJYbZ4Ff0I6drTIOcHYcVapS2cSTSqu03ORFBY4IKwyxodmwPhputpl9uDgR
/G/ZtQoUiV31FZkCAfupxmweo9ezhb+ja+J3ubyD/OnVtl+mkLsxLwtJdOrIa6dAVAOMkskm4Gog
AxJ0Zu3Ro6ktUJec6ExxQHKOnu07rMn4ULqofGrbA6RQn2RvC9mQDarcb48XEy8HIEcnJNaMIb8I
GHAcYxdrO8fuXIomouuvV5D0OmafdqyVTenpFHmF4X2jifrRMCCyskR6qUL5J7N+jC/Qj1RAT9S2
6fJMvY/+fhHl/hX+/dbJk2/WRfRtMEq4vNnrG0c8swlIwfV+Q/scRFpKati/4DA9tnXwmx7J7hKB
V1kxZEQ+oqnxqAbofHAmB44sCsBwoeoMgAz4vZCl+JAlE8iLBGX5qvpSqznQ5GDJFO9XgGdqAcY9
GjYGqtrp0Hej/aas6LTgjN57fKvlk6YdQAfPg4msIcmdQ67alOukcuIWxPYGzf/fOAKOap/aKO3O
nCufBJUKZAtasZ/9i/Eb2qKaufpGGlhBjya4v1lV86IcBsQAlFXS8bjTAN/bqCnb6tqTQiaqxYeO
QCnWWQj+ZbGU//BfaPk+fLsN0Ji+HWPUjrBQNmZFpH6MKUpSfhwiazyZ4EI5Mr48W5OCFlmI8khm
CneK57WTW4VH1BNHVynrtg3etAGzOwjIy9+zsAtYGyIFI5bH+oFwoD/KebJ1lfGxignPxs/tgDGQ
AZvxppq0nTsaaM5Jo5HkwQm5fd2tuvEXBrwVNHjKu5Qo7C/XUp0FdoN7D+q2ARXA5qbaott+gJRP
hy7e68RiA4KwLtVBADkn4MGZ/13IfKz2srU6n3r09k5eyd+rfSa02Xbq4g2LNYND5e0BlRGh647J
PNPFz9E7DLI9XuM+6FVgEvPgolntuNIXisvs7Oxj3LVpzYF/m7KsArn5jPIZg9mbmZ9sigD1tfkq
XrJ6nerOBKbfc2J4N6kGTZiq0uYn4yvbXNrB1YqHCW5roe8BsR0CQ8Q9V5Rx52gBpNMbTI5YkCkW
d3DsW7yaXQkaivAqosXux1++d5q9nMNX0dIJlr0ttHTqdvsiS7EcAf1SVT63vmM8ZhbDpfC7CqWt
kPED1c3tjC+KkNbAFRzflMz5gp6/cST6IejkbTWweKG0gSErVWVYcQjMbe8MwOZCE+IlX5fb8D2Z
ReAoFPHhEv+DvzIsAl4eOEbRfnzZkSP/t83oW5s6wicY7hB4086SsTAVfjn97yum0CuS6zn5lwh2
MPfYcua7TWFH/bbyXDRF17d+14AR/hqvoc769eOVTcQ3DnS0/cz0Wl0MlFGyxN7NZFAxFQ5bbPpX
qxo3Z2vVOeTTYppK2b2VuIiIp4CSJy+teIua1bWyZojwf58DXJwZeVSck4pg8/nKPKSn665AglTz
/bjYrYvyMVGFXbn1/8TRrGdMUxdL2c85FjTkk6pRhJfjgljLeyD4nKOfRRd8IwDDpday065WRJNl
9QVkRObyTS0QoIKYE4ZRInNuI368uF7x850jKcY8L1AhJPoynmAFgKhZMc/pBtf5Q7vicsDrflbf
WTW4iAPYcMi7y3+bCaeAdd7wuqeSQ3QxbdHU/vu/hzSwMY6bOILHBC6i7EhQASDrYfA5TKlHOgG0
saiK3XqPgbs46lHF4xhN2+wIsJN4yyC1cjHMswj7bIao5E6sb2on9WrSSCIT1xWxuRLh6xQOyVGj
Wjrbq0z+KRZ4ELnhdNx3gYT58uhWJR4qu9qMygHadtmJcuT1TaP5ypFVG8VdzYmZRvxo1zVMBBnh
W4vZ12pxNXU3ETsjFhr3NrSr/liBR4lWOyG3+YqUGTpcoFKUwmFzGP2G3rWma7HNWdrdNcO6MRbp
D3yzmMc768EaFKdBWoJkyORCWL1Ztt6KjniVTAeAFbicivWov9XYBPeOQw8eEHOxu1wmx3KPEki3
Y5xrDY1879p4EGmlt/Gq/b9OOCyvwFGFMscGPA4JIjKKlO5ooXhYNOo3E9lxHMRI56vb+4RA9EJ5
feUpELcIUKdrcJmnOfweFZftHXT9lWidfBENmSgsPqTWc1lNoeD21aYcf4o2+3R93hMXS+ZiDqwC
Tli4FoU6I8zY9O8B3EVbi1qB3We2kQ69XstuJf/cgwyTF5BqQtavBAnbKiF1UZC3feljoAIm8WQj
YOK2IxiOMzqAkEj7AqAsOZomtlXHHvqsIFWLkw3VbxdAyfBanAcmPe306dXBuGKj40DvJhc4GzzZ
LyLbcg9gQna7pYMw7LIt+XgpRp1kjErdD+ct9MakdncKchX9vVtPXAD4eaBcPO+zkkicGF8+xdU3
8x352tMUl4bHziEBEtVU4oCHCyUGRlAMMV9Un8C92GIQMm6My9k5ghXofRaOm2T2goep5upn2ylZ
sbRuO/vCFaYo4V1yOOa9yos6RVWTCKSrBtsCDLFg2iuyacNbZTMbLCPCb/Iz7zECtT19A3ZpF7eT
Ruh2zCQYBM5fCmgJKQddPMSS/hA9xZDHk0ZiQWRzVgCniTJTQon8htz4QpZ+MVMgrDh7lEzovU7t
EM4c1+UrA/mMMh2s4Bdpm9QDoJbowoMnlp6RDyOMAGT22aNTfkExyHb49FYgfWbvBrQwIS8Vb+Rz
FacxaMmIGRLZwj8AwpqKEAmMJcmojDZ1a/8WRnapBrYSXidt2+ylSaZJcyt2CG2pU6SdqUABzfol
HzOHqahAhXqmAB2+bRkgpn8Fyt65qT4MJlZ4qaGlp4l8lAXXzfq8DbrdtfSVyK5GNhx1+9VoImnh
gOMQxEf1aElkA1Jh2PE9YjIyUA4Hu4AO/gq0qMGLoTQZHPyUK91knHEdiVQ1JxqLJxgF3Llm4JDq
Q43w8UitUlSSQIBdFcX/yx9SQ4U8geFpjNw1aXgf8dcfNyAa/w743x3OYGh/nYWAQGhrkRpovVKL
bD3u9nnGryEXxSf4PWRx45AWiAcf64pbc186bZJh4/3vpTMrxIA9SEVbPhK6ssU5H3Ouu0jjCxiD
mZhJOAvLNnp0tVLrL+uduJlq9q+cyZwfQbe3R0RBH9i2Tc19GvByMr4YhuGIQPdZi2EndOO4SGsL
BKjrRek08D/1LiyMbi7es9chLYuIO33c5iOUFjYO2JVOtfwV+iQr/fCNoyQPFbrabdi4aOboNWac
df6O5T8Mh+g5ZOCqMyyiI7K0nbrFWJ/nMPu2WwfUwgfkbbfCqa/ZSSXscanXokzAQXw94bHCqS5q
tC7aytuc3l/hGdiX2RkVqA1cCYGE2s52wrzV0QUfEgs/Q/YVzoiFR3cV5/o8qAsTYZ6UV0DUhQAL
0BW1Quv4pBf9gjkSB70KvCD+0G7i+ta1JZXl6PANywRhrRoBZeLjrGuPzpTLKuPudD46LW39FQ0T
UwfTFrAUTTpfyxeoZhBKMcFjDejGOifuKAl8hxbij+ikgmH+Bpe5kyRXTv/BmXYReRM5Jg84VQQM
G5zU6oPliezxFrIL+jZs9iS9VQgu8r5kflts0FoPDh7QvqMpevkbnAAF8zVyigdL2EvlLOLiveR8
zv812l/ML95GiW5cGoEDmgc5sz1bfrDAtmx1Cg/vwlOXi+hVaRi77GrFCg5IbnpESI1/8z85nvEs
HB1JlihJlwgz2ShgFlzh7vcanFn/XOmAKbs3E1CzNrGzQLwmVZEqVzgdlGp49ndnegdUkjNmYd+W
QBhQSPxZMFE45RT5EOPpW4ssrKlLIQuVEy+5QYlX1MOyw8pzoqqTIWkuouX8vUV3BljSInE48+U2
XkkKThhERNYr4i7t2K+QCJkV1nVwOV3iZKN6BcHKChdjbTJcCdmjrh6FctPD5ZKtqSD9/eAlZJU2
Hkeo9zDRQE31kHFELS7HWSJSI/cUAQIb0unTq3kSXeFX1xwqDXEMPtFdWsJJz8nPS0d4R/2LnkmD
lqSJ59c8nFtTKSSIA4shRvr6Mtc4IuOzlVpH3+jy3W63nCy61UktwA1v58pWcT2xr1Dqb67qwzPu
jCA+VwZwScGhODbeiTVCBggomGUwyzFsOYOvX33zWEIblk0e9dwu8RdkfXUyqQyuMYjdYRjwODeH
1VYQfZLGWbuK7TJHMOSXRSyrrfpazaHkLw6fVCnzYdQjCYAHkxhyUYa4As2+qMbvt94YMKhNGasZ
oTxT7ej+6N3wHxbeuM+BletdyoxwoBKDjy64X7DWLZ8V7Gf/ikUalOPfjSVG0LRwmG35bkyHDb2N
4VwozXhY2zZkn2a+ribzpDEaVgkgt38HGvE3pZpkWRqwbzwDeimyY9kF57k7xeEjUb2LoxirmyTj
xAvVQCPUwegeSGvDr1ta4ZNr9I2923WIL0ytCd4QfpT2cZXCNXsoyiqzELwyKUPeaZW9gzDjyj4z
VKGsVqvAIOm9wC5zHSVoF3r3o9pP+NxajUpjMwwwKQWAuYv/D0qXOqwry/ACtbvWXsXwbKECdF3C
0+wFyBfcrB8bLaRvlDKNps56hlOgNHmaA1uvn5vCWVuOt5GsJPC8yaub0CmP1rJdYeEOpGdCktmg
Il+sjldWttkXiH7D99y3ZWKSibxZODbMGLV+zuo81jfw4lZZOnuJ2ylUUI0ql2qu3+zWfSE5mOX/
htKfQL8ZtoVHKaqSy/QbeyFwVzscwHjrZB2or903ktQrpUYdMXZH7Nu9G6d7n1ggM5zz1Wz26XkK
b1C0qQ9bnAY3SBvFzeO9WSI9O6MFJY9cjYZm2WB4bGbU/SGXa9X9KQPnhyQWUKtjfxBXJAZZcpHq
vsRwJFO0Z6+wVN+JF/ylN5U9u74bENfHf6y0J/ohaI3u4CN1NNUOZfjbkYgIo/DTk2WLcaV4Xm7Z
x6VX6rMWlXDUHhjCUX+stGHOMNBkvmZZFNs2NARbkYIzAlSNSiDv0sip/SlowN97GJQGdpvC6aW2
0U+TkR8l/3TVOaoABWf7xNh3g7NJ/vkGPa4TuoEtXIMZp+jpnUa0KsPyLGHYqBBd3zx0/M7MlJLQ
+js9Tm6Kye08lbAZU7Tj+rAwLisHd6WcJplUkqHhTuZOikC84hyAVNoW8esxsRrY7YcOxLsU/g9e
j3r+/OaB7K1rjJ8CF+2jI3V/B+IgVlTBZQShRek4lcvtBoLLH4tF1r5kGHfxnlns1acxIg/yu+lB
OmEgZfxvNT8kGz5XlwBex5f0/Mbo6yDGuFnHFQw6YGU12v3tiHrT8N1FOQKhoPZ27DNBhrC5CSeZ
iZsolPsqaN21qkGNiAAKmIDK3lgO3Qj7lgC95XAQWCRantEyb7BNIrnJj714pj0s7MN8uywShVll
v0yKBzz8sV9Q0fTPuhSFg9AYwB9A4LET2+grYvPe3034uVHi1E1jp0gue/8eS4R8YvCRPfclatSc
dQ7fp0BVip0+PbrXqYylxJqOEI9kGbQK0PayTD6HHn5OcRdDz3Gi785TxhkxxHEykA7/AhMSilQn
qX1yyR8Vjir4hhaPoBkKsmHPXl2fSmFq0srRkFx1qgCqjknebh0sGOasLB+rlclKi2y/FwxqlguF
Td+X17SKQSiJKpAqtze4tRBZ3bKZ/njURU0/XtsGzTeDxrhrLY+hS9X6C9fmm5URcKzanJ/XJTb8
MWOUIbN+pQD4Ek5JxiYfrd6qwdRxoRg7rzH9swQQPtEw1MscShord9bk/Hhfp2sVXz8yajY/znab
elROvZpNuNiRtIbtzJjpcU0P0L2JgVK9Je0t3Ow3aaNYhl2gjgsZfPtYX+FwIGRcE0oMeBsuNcec
zQAOz00MVpzYmNk/M1Hywu+nf9xUcP7JpztixCjGOydOv5muSarblBcv+4BUiPzdHy/roKCJL+RY
c1sXlHiqfNTQnTPDlvTgwJ82sjP9b7yfYvtQHxxWKuomY9O85dyay0ASeV3IgRo2bCigl2CQfA6V
d+wTl37vR22VGIqW2lrameHL73c+xATBDTi1h3KuTtUWEp03GqKHLWudaCLgVnJ6IUU9VBHBNPUn
A5pnKhdZJJXprgZG36RMhoCECjGamDz0w1wbpKRMeh5csE6jr9i/18uPxl/mzVbbHf3pnqPVmj7k
4AJNjHkCWNfnY0fEd7/+BHUSDE2xGpgojgmBbQVoyifH7b4xCvuXQWbHKdNf9o8Z2AtntCSc1tkR
ZyptwBm50zf5Hun/KyueTLQRbc4sXWNpXL5vUBJr3aevCq2RMD2fFe2xviWdwLrft26XE+PK6JC8
5a1OR30X7eN22YxAG/HwdopMLEoy1dTbw0b9Fs3KaFUGUbVUoYDlnzEOaAKXXQSRZUcSReaksGPt
mGrMlCoPMPr+KWo6JBdPjTmxIszLUdWhMY1y6pRLZwTC2dx9liTBxhhVRPlLUulsDLCI1Ff7cqCP
Xo+9MbG/l/+AJVrdV3GPTjYxmG091305PT3vfSDvTNvqhAD3UYoycBX237iQlWCQhAAfZfO/SVPu
eheoXvzfq0VywRo5ccvjTYxaGhl/AF/5ptNBCHwD4hTvDs9MY41fLD+Xbzsw3q1LkMkdJpuHjVJa
Wl8/lytQfJJQptCl2L+rQvdTcZ+EZYiuJpmpq81ZKil620UBv+Lz2TwRFFOOUDBfwAXD8kYvxzeU
4GbUFkwkUBH9pIDw4vnDjj0pQ0Yf8auvl2ztWHkRK4HcHdfWJe/g2AJGhQmIRFInJmqrBHORNRAz
rc03SSkN0ES9O9f1nkopJGxH990FAaRjI8qtHKQ2/6UQKq/mLKvMjxjXgZo+TevpaadWL6ApDNrD
Nzyr14/ZTPMif8/DN0YVSI385KVolZb0XglJCc9nEccf0+0qwS0TgxUgPGh9DQ11knUJyBARTjd7
WnqnrDXTp0Bo4DUu3woXsPgZMtYRpNz4Dkwi7lTxGpx2JITD9WZ6MN/TToKr6DW6vpREu2hOQzRU
AWx1oBJmBEl234+l8+QMym6MEq72z/UCXJtWLSON8ZRInsGtpJ2YjySqKkm3wa6T0gsRUwqKTPEy
iXKG8lN5RTgoc+zhei5r4Wis396bEljWVGxgckFOhKqPrCXiVZjkyEz/fqekEL7aAz21GGzgswNZ
JUrB8fUQGjx0nCqNdspwcUy0dRVxCSzR1oK+SpBHXeO6HSZ+RqUSZmzz87A2C5S/dSfzP1xlMpO8
ddWIHTiNz4d/UFeSl/HRVf67ZlBvIvRHfjYiDxqKqDgx3yJDLJ2EmpiV/oliT+tQR8WyvZDdNMIh
e3TMqvq18V6vX8AgY5GgdkWr4QsKr+Ya9kLASggpN+ijsYV6safeLvTdMWx8IFjpKPcd5+D2Uq9s
byTsk6vIvvNC6l286KgSJ6lLKg7y7P2YPd1rEIsZQ6qJUAf+QR6XoEmG7WFqPMC/16jhITv2Pxcx
VowZ99Tc56cUfuBxjCIQRO36EXbEj1A3IJD7tTbIw6eLU2tqf8SPTfauvcxYatbKDlyOc++5TYrj
xVAigZkKib2P7fXcVYUVTNgJEOixDxQGKOGPyNzvUYQ9OtNuEGPsRJARu6phrb2v+Ech35LWG7/B
QO3dT1hUfkd1aHeGSFgLVZbqs4+wZA0P4xzHJ4AksphclFrUO775GtZy8hNnzKjX9Ws5DaahqVy9
CR3pAUs6eWWcuthnXkFL4oZrLZuyihwcc6d5e309C1zoAEnDQl9pjXDzIsZIINUQzRky1MlS5bqt
+O37qUdrNec8/TpmwllioeTzUdtLm/Y53R9YjteER8ushux6MLA9B2YhvMRbnLI61sOOxJ8JOOfF
o58gA1i2mdxXMv5ncUhOYjdwyJRXIwvE4aeqasreCgPCY5PkcdDwWKXTQlTTGTT98AQYQFhM8uhv
evMPC40asmJU8eg07ayRH5B1onD0aLVlb1XvaVGoALAtJjNfY0utGJr+1bMzvBWZpSlJ2JMmW4vH
dPj1dFyUVJf+vq7Aa5Igwl+HsNh8yZvujOa6orjEHuH1qhE5rJ8elznI6q0ASL6rUYrtYx/kGdd+
hVNwX0YOw1gm6cwj3NJRTcfBt061ygjR2P7TGaMoWk9nwrD4BE7lKXJjHjdFInrwtq3473G34gRc
8TsFeXTLfGQ4oE9ijKABxVzK7UUmQEpgyFHofKHO44ydvetnAX+6zlRgOEDg/zKUeH7k531cDOPS
G3CmfGe2g/zbDULl8WhmYYIqKDpmpZfthnijz5EzE+sp+FksaAR7SHzrOoUTHf8DC0mYKSrgqLZ8
Odw9C1a0LIYwZjJIc+2FzLmZG13/K7lxqxV9di9tfaE/kGzVe0fDvsu5/v+j2gKSUk0bQZ5Kj7Fl
OzsZE3OGpR8ARHgjmvRZGQg8V07mg/FOsaPIUReZf2WKz2ghOE17HGAmqwX7wnryE0aj73SpAJUr
erGRppTVGqmNYdZEPF6ShSy0LZp3Nu1SFjiRTwTspvSs+6khceaGpY9NGXErnhhkHJzPV1zbf+EV
s1sg+LjTawYuM3ayARbKA2R/7mah3z17m7IKSgyCbDKH+uxbfldtRU0PHmW5tRonq64Dr5otXNEJ
ivtd2FkiQGxb5si8KBby9+umtm43LgL21oeaLlFVNHw/jXkxrksLps1e+8TeP1LHB+JmbjNJ1OrC
QBO8Jg8nEDDkNEHHUiJTPIQfq/H25i9IGnjUl9LCDCUoaunWzfC8pBapu+czeHZvbS+ikErEKiAw
1+nowCi6BXaYdfJOarI36YCwdYLqyj0XtcIRO0kZcNO6j2d9n9gqhQS1YMmqmM04QdNYuQQHqWpd
dkzdqkQ+LNEbs46Zr9/YGGhS52cSvWog2jCc5h4KIYtuUpt6uAlT8upJu+fdPXBwB4OiapU7YIjT
d1T3hU4tPL2iKOsxkuKbqNYsKyQVhTYo+BsrxVQy3rozwc5X6bGocZpxxQkZDqp9fgWA1HB2rMIb
3VEU3KWdX9V6IzzbZYENhgVkjje5AM71UZpdYkvA2eyQJO7/HSvA+0185nXHfktqDiGjtDlkmhkM
Yyk+f2BVzxr2c1DyucrWeN9N6d6jY56c+5cnquRRmYdRhxJflJOJcXyRvMasCDzcPzrsdSi3c0dh
Gc2zD8d0Ey7eNr7RP/hV7X2p5L45uvceQAaRyoLaziDa8ZOXqlcj751Fglq0mCxf5BUNJPZGjKRz
pPI7smvrPOfjHlDao4asndGroMN4DB/N5wElT+oTK6yepEbYEzpiLrlPOYvZrPhpUsZemIfOAwtl
t2JKWP67Lp5k6R2QdbXMxVRyGWPz3SoubhR9IkaFSDiL+mHNRGZBLAtpWQxk5Qn8FKnO+oUbLltr
kP6E801C5ejjPeYkatquPso+ku1MrgE1UAQNCs9DMfFTkjl/qNP1SByDMc0Z8m11uRbEpF9DAGrA
VKcqZ6kVzIrKlDDfLZW7/z5pPWqcY6mHU9L0PkTq4X7P7nyqHinWDksglQpgkdVC8jXJIBG+JtZi
5+QrzJTJ3Funvj6NnI4LxQ9l0wlQS2SDOAnTcScoY/QACZLtt/sDw6p4kWs0xHIKrNLd9NuQWUFM
Of+KsQbId9Q6Fu3vidFStjzlxldS22qly1qzKpEo9/l4jT6adfGq8fAD2JILcBKjCKhm7eSHgYWN
hGuN7l21/v9RudylKPWttJdpusMOCFpidd6cuQVqOzFoBiSEyJhC8YaeBfsomri6IlnbX77Uon4Y
m8OxCh/D8Qkodbbrb6KrQTUWBHZjJJ6Z8I24Xf0E4I3ZOr4uQx2vwZJDdZRIV5WMVOR+Thhv4uiJ
FtJ7YaWPvJrMN2eY/226NWc5gAffW6pyMKF21ULPkMuXDTCRSE3z3/kGAZWHYavqymxScEnmcIiv
eCNHYXg5VccKJaNImxUFi4MTAdoFxl21SXKXFqPmum2StnrVj21VweeTR0WG+Hzp/lelhmxjRlog
SNXCXKULtQxUv845L1m1rCpByb4P2VUD/sHsob2ry42AxEovQm+YqfVLmC+Ro5iBr5exVn95a6PY
ZoVxC1GoXZtM0qICqKA+fIZ3DC+cFREZHQkl84NXJ/CnvKEWM+bZvhnK42HkeDj2JKhSfhDxw316
fPszkcTDwzLBO6nYm67MeInCYQvZfseWGUfPF/q29y0vyoVIbacA++O8RJEWAbX7c+P/4WRjS0FE
2UmdqKJIMlCEz6BUN2teUPtEMUbYyXiBahGmc0VYTolGH9t+VXwOgLeImizPpzBssbTiYLMRKNNm
AM5EY7fFSjXjWdJp+dMzRjRBAXpTKj0wVegkrQJYr5pLQsYqksoXQCHZmA4F9UV0LQZ/Gk4XFZyF
DA3oYjs6ANPMt/YXavHlLSYGaCva9piqt3zVCROnDQKn+GUm4mWxfAlDxD3p3Sg9QqQEdW/F2+R2
ckMEU0KH3EhEGksejoEUDXfSpHaHgYJEnMQm6vWzx5HU7nJsVXfSlm6jB+A/sTOGjxIaOqVKMomq
uPXGWE5iDBp0eh+YnDLiu21aPuGXrz9r/wsjeaJN78UPNlKFRgC1otKoaKoewV30sbbq512QMXy6
ffkaWgTw8kK8ZCCy2JlmWr0JES1oe4ciemOa2rbc02J5F08udWkv+0hSfIHRh9Lkf1k5nNt7SPPp
Im5DSUUPoGR82FLMVJbeuT/+Dgftoa5yrlMHe2+xk7Aq31NZrdscimMyx7yzhbRUjgA+9id5Ckrf
NVbZ6iGcEyqiLjSA4JuUj0gzCIWlR7BE9AAz5zeBDycP9Ha0Fpf2GL4+wPDiFFwvJy3VNu8nwQy4
YVnCCSq2rfNR6fpR6TlZkGxpZ+D2U0Qrh4E5sDCcQoxFHf9mfeA03xYZIvq5J6wTb/zs5civyQhe
776ldqbJ+lT8Y0kXo/sKIAeB5jdwNSqvKsqo56YstnXj2SvKq50COjDCbIdRq49oimCRXy72361Z
q8xh5RbhAnVodAJhYlYx5bCiizaI8fZ2k7uLmcLrcHsP+EuV3EchWcxSjYa4l8pmH227kQuP0BT1
YtXinUaST6fJUFdGm0X3p8arrrxeodFcQSl6Z58ydN0EhkuRslGelrQ4e6t+AO9GAP9Xncn864ar
wyF5N1famD+VfIGKTxuqxZbmMgsB7pW5ZhEDpnR/HTbAEiMAFGuHjJr8TrMM8Goe28iw0Lkbu+FH
C4x8ftjbJhoy/8fl0qBxOvq6TWzeOmP7WPkRQD/fXZQgLFuXrCHNaPvI5KZfJCemGXoAZ8SBX1my
+NQ0I4W51r34Uyxs2jr55EUE28SUbSVnjXSFUfg/CtC4NpYNUY63KWFyuIfSLmEHrGIiOP/u9arj
/PjxxMPk3WvPRCZaRGKapMMG1i1F016tZVx/rHTpMOYyMGTanpdcvhuBJ7xRAW36ImdAdGkTpLDa
e6/cBkt4hizwzxfCYYwX4TCAEWDw+6IAGk2q3vEPr1VOieN0YyT3YCPs8/b0k9Q+NST5kVtr5zCr
o4FaC7fgLypuY8zfGXXAmjS2psp+smke9U8qTZt6XstUT6+aiOf7+Uq8i+hYFVy2UN2jrchKQTru
cYT0ejKjAlLZS+jtfp4TVb3j5peOQ4nTHkQvAjlJWF5UUasyWXKzV2sYYRi9BTBPAWq8gtEpqDGa
aTKQQt7UV5txaAuJGglOTNLCiFkYGXoNtYkkE0awU2vAsW2qYUpKZu4vnyuWQFDhG5nlPa98vJRM
MgmmbgqIwhZ9TxeNLLs8NSl+AY/ofxu8ZQqzO2Nqtf5Vf/6UfMqLmiU2EXG72EZHNrlH7EpNiwoQ
7pELjQVNm/kzUD4rvdxVJYTlzgn9n94rbIoLK952+Lx8S/o69fMDxcCoyBaHT9Y9HTanLOzSrqA7
01O1TOIf/FktTodpvL1PleQwdhgakouoWw5mRWH42WaIvNmYpvhPwVkqB/UMIGq3ycfltjR/CYt+
VUF9YwDvSWFhViU7P40zAxCwE6WbGbekjn4diMIW8+LLkpqpveiVohEHb9CRSBr4ibfgAgEV3/RB
3aS9JQrDPqoO2Q14dc2QY6dudmsfeF01oa4ideSJ874Ar1t7czWaKZK1ETE6hNN69mIB5O6yBBDA
1cwpkH3jkYBSJRFgsa+7j12I1Fx/vC5aM25c3NY2MMshbIl8Ss27MYaVeYeCJCEFJ2NGNGDltFU6
w+jB4mN1SB7hByWXZmteXHvL+Rw3C5LT4An/t2Mj91+0SFIZrM2lKj+MQY5O2iQNJN6ihtEHDBDu
Or0v8W0p5RADxbm3zs3J9ftkQ3wD2sL98Fpq+NE194MNc5FqBQnyXlxN10TKTzeAgXFdnHPZqk2k
S9vjwtvwaywsqvVffINWWCPh1vyi2mnaEJp9BPobaO5rZomowrUcoA8WH99qcv1ePC+FVEoUzCVP
aoAJHAvaEXzU38BeVnPZZ++4CEpUc8rjLSL+iEFCuDGYzcxvVo1wrHM7fyLKOJ8+CxzGJ2RcLu/a
9zCdCgZC6Yvzg7lsD892oECW/kJYW3ADU3QTEgH7gEr02XYEgxZva2TbypTVbXzcEU31wI38nFpE
8UuEBNMA2LnnRz6svWYd6LmQbHxMCFovwCqXi+5EvzjMEE1ide/DcecU+1/kaQ1+IY8TMlA6G8qk
VJ1X0YX7tip4HGtxj6CQ7VWFZbjRlkfwoGlqK5YBXsszZjIZNXMB/b4eHLwQQlWngCXAzTvQBo6c
3TtbJJyb9nkNPOTYTLuUMI2DbAZlwMeU9/DY+xcXuSBdnQZ5UBmv/jYXd1MBBx/iTQX0gOctCA1j
c+QJv1pL7vtcafp7lm1jGiTgyxXfA9+ariL9Kp1qkcAFWkuZPPfJTAuKJqs39xVR5XHxcTx59OM1
1YOKj5wA7oMOdTLGFHHQ5B/wUfQuc0LGyQ0mUks2Lh+4Ng7y6v3A1sDJf7oQbUha5KUZjjdIqY7h
dZYhe74B4HZi+fkEy/sZkYsoJYwJqJzyEvlsb9TwZ6DptVanJQh5id/l36h0ORnSmuvHyo6Pcjpa
WUfsHZl0i/ALHEkJVs/pMyfTQySApfLYtkYbwib2lsNOxS6aJzfB4tEgh6LWApDEpDGjCtLNl3jf
0qSsOtN/rUISS8oXqdwXfLM3ufzif8Uavwb7lhvHLbgtycTnuuIFAtCWSdxdJYgVrvpH6wwEMBM/
3MBUzL71kST6BmpIP3XDsGfrkp/KZeaBmscU6g/zhMTOYQQEPDD7AnddLCFIvRB99pVewXry1vBk
KVO1/R1v/kwMZPM4h8mHXEuUCmaqSAoqOWe+CxSnFaxZW/9rlb2JsUx8tgfWxz+jjpCFR8/Za3tb
RdBLlP/ThRzb2FWXlf6Q65gnAjnAujK0GrfYDWH5L1ddud/HrpdzX6hRYKvY7K/aDkVsO+GNex6T
Z7Lvc9BZFZnxTcIFx3XaR4LnlPZrzgCb9Q5pexDVMQJcf0AErV5XUuYkPhPCvFTeCrlMHoU4i3qa
tXXptRP8vCeRiybm5XhxPLeMEooaAeVqP0zICt8hXTmmn+LkoUjCtc0RWOp3OMtKHs/g6iXEq7wE
L9We4WFpA0YxjqWe8c21UFZx3T1+h2OhGRaHnDJeJtZKLU0GKvUBWX0JodAByfMPn+l14QUW/sDh
AJIPD7nSbWgifQlEaDO/lxtSsCcZmF5FINnDZctm+tC9Z8QbDVZiRvA6OSvRo6G5CUn650CCKJkw
OifBEEGoBwF58gd1WLbedGgqbPe4koGmca9pRAnnflKXmhoYD/bGRKdiUFwfnjS1UyWn2mE/E8uN
iGCfeYLIK+oQe8blPUf7nq7m15lF00WZuT+t1n8AO6Ak+Bg5u1LgrB4YuGzZ1ASUYiAfCx8zLL3M
go4sQdePreNipqnDTs0Ep+3VGdSHwmRa5CahrGt4M9Wm1afblzx+zw3lpUyNXLAe4TPSNMYEan3W
ky2yCSwjq0BaKzTyMV2U0vu84SQC2I/Sy8LpM9yRuUjcZiuuiuDO1hQLcwheY/NVlhR5Ee/C8ORx
smA9emLl6rxMO5Ro5FMjcCyDFMnKxRBEEcXOm9JLppX1ctswtfdDi3NnH+5OTbE97HDqiBfkwROX
NK7WkJ2/VpL2IQgMxe9DfmTVHmCT4uOanqoYxjvyH9NYLRHvff8nU6kUkDfejubMJrPeqPZrdKBI
KJ7lkEUGdF2PiqiT32whfxrAwI8M5JJfLWnUAsF6/6bKr7WBnOzglqseMdkQAjC0XUGXPZb52PvG
7D5Tew3iipxr5f7W9vuK5NiF2gkhhQVVdo6m1BMmqAxcn4+UwjwEqeU5XoLJFimhRLl+ylY7p20A
epUWziWr8C/A/dD7u9f819A+ljMXNAXkhklsR/N6vVpBwEkDVJDjqQoealvzkKIBWtcZGSA9ZpxX
XE8KzlPKg+FxE3/Sf5M6/riATbQ9pKkpcbgh4gYUcpvhlKB0F+tYnUN7rYLgBC0ncG8iZByqAd7u
NJGBc6AnHfeNaLz/nJcbABH7eFhqrFq7RH9l6Umziy++pp2UgJalAXq4MKelC1uwKijqlBwm/QoB
zLWrwhLUjZtzwn/WFvYuZd5tuSM0+UzuLLBjDG5gdOxrmS3UFW6LzXf2T9kAsIs8/ZTyMcVCWOjf
C/YKSViOC6Z7h+g6feOfv48QxGbgbBQer7W1+VlDTRANXeUpYEodNSrn0tWxTU3SrcxfVrLr/HK8
hWoNtd8QxVsFsPUB5I6+DLdTEiZQ1LwBy4UTrWe79Zdf7l4TzxbFsMBaChxF+H/DLs2B19ZIrBMG
MiE5ar6z8F7I5/PTQVLW8cU9/lCrUzphy3pfpdkW9DdVgVe1gvuAnBRsOQ3iruiKiu/xM0w8xjmX
tfpprwOicPmIsA2EjxNpYmsnj8ntyIS7/klPjXii69MDDDszd7do1RL524xJyPVosYwTl4aFkTUs
dgYsH+ED6y8tgJYr5Sxb54yPlP6Y9v01p/sz+/FEvO1D5JOvjjV5UJIzKj7p/rwOeJtRt1dAzbBL
Jn3sLWKoMus2pEaHnjxp1+Rk7ZC5jsl2B/YIPnYmmGO0wcecqR1pnksomeBfKIYB65qn+eteNzr9
lYFkhd7FqkYl0hewn6htlbaGte4wklzlx2YUp2RzQPA0hpXLo6SVzArJKAdmvSamR9NjWXlbGxzM
ZHUNFbHCdXIvOPdpeYzyGY3RQCYbbcAvQYkMAoPkq8d6DX0wNOwTyWiXbFjsk9Gcl8EwoJEqp0cJ
uSF5Wjd6/WmFBxu0EygiHrT9vs2eZAXgcZTUjYDOmtCeG588CiJcMzX0t0ZHtnjdDeAydDzV6jtc
Ezc1lRzubVS1d3k0Gcnt3WGiu9sT1wyW/0ZnT+whjCuP5IHU8IUjIktJr3d+SwXniBWoFHaYT2qz
EAN1PlqqNZgnWOL49FkQPwtEoQq6C/RSeDhr5Hsmv4qk5bBtmOtInzSn1ekSmwFtBpv0L/VCXhub
VWTqiywy2ea+QcMxCG1neI+ww2OA+BnYpoor4ijzXZl4/xrq6do/ha3A0WKBs/DX3qBaCYhJFSOo
1jS9ds7I5eu7KCocpYWIa56x4u7valHHlY0wjBGmIhPYMGCtSZUjspouq46G+L9gsm7tt1YRKSDo
WjjJ8Vo+BDOVBBSNaPcSnkBq2qS3tI6Brci1ct/ff3nIXtJO/z07zesFGO99zt29+80qjKGKZ/AE
WgVukNXZMCivcMNCP99U6QjSBrXc3mRKcfIM940/Sy/Q2hGNayIHnXEW3bAQTG7AoUJvZPt+j7Cs
sNJXvCsXXFfT5Bpw/iGJURKK0UNBjpYhGV2hM7LtrlwoX45H3+YPkFDeuCbOwJBETNeYqhZ/ZiTh
WBaDyv/Fl2LZ4lnAsCaOk7my/0KHTCfAN8a4NNZAIuGEyRiqYpU0vPOuh9CT1SAm2FCz6tuptZGO
dmVWl17XkqfLjrT2ACza7Gqe2lPt1VIGjuhh62i6O4Z+zSGGTvFSHXkL2XAeV7Pj9YJwJg6fYaGg
QB/MJoSZT1W4Htj+/wC1m8tUeHl7uPX4wZaypKRea3Y12sQxpHiv0qzbq+f1GaCoUCGebgrxmO/0
CFCCoRbt82pvSjeaBgjHU+/+RNHxB1qRmznZzaZl4zw36MtOmUW+HjmfdYP2fjNsVm6t7SCE8kvx
AFYWYkTf+57Gj/sg+jtuU1db1d7RXSkMpQhGcOW78X7xIWeUvfGjqU/sIWPuQPZwIfN6Mg5cl3iH
e58xbDIDNiFic8qreaPwcivo5jwOZFMat3smFfMV5EFHLsKcdw9EqJo2pmkgZhijAHl+mvbS/7E6
/XnMefmGL011RXmdbWfUp9ynpyauJPfLbRW9zPjGb/w8B5IGJEfIQNv2iCKaXlChSTEOtr+dfNhX
8mP1NmTqBLvf+jnJ4i8IPFNZnyC627sxCVmfq6J3UP+kmlmH8tceEBFEwDdJzJni6tSkd+r/Ya4x
GH9QfNDnFy3m1i/p4hD4H0qSQ7LyVTGIgaRIE/oZ/4yZm/oYreKejw2mj+O97jdX7UUxentcdHxL
sVUlq4iJJr6fH2guCUCHT/4VywtOhQLcfz8QlCylmrRVozW0hu3/+cHo3j9KDeQux37aZ0thVkpl
+MmaXfMsvsgz422+20NJC6w7HpfGvzRkLINmtk0UzxPZwA7AES2VTvrJO79w4ZkTPTMOkAvJp7n+
I9TEx8LIjhuMUbYQH8AW4/kfkCQq8k6bhdDfF2f22Ll075R+CIoCK4IgaRh8hbf0eaWAW/OJ05A4
r7eOY4wZE8Uk4e2x+MGStK/5j0MlvS0iwK7L3QDPsxUDQncs4P9JC1KVPvLmfB+wFzS+xsj3223G
iNZBbEe9f3ne7qEaIduJo9KZHlR3Ba2zH+1LSsyen1w52Em/HmS/B27B51sTBSmu2POR1oXveuMh
EqFLdBEx3XLmn1mYcj0eE0GLZ+cVRDeUPNB6iONRrY3j9B6BMIrG1PmTgCpbp74a8nuuXT2KvHUP
/t59WPHz4xAOW6ayTnX/hc3AcOG35px+TSPIvXtVK/vcQJfbFvpJgewJ4ucjl8k6oFe9dOq2x+qm
KlkXtssCbyNJ4QF/NQjKLquOkxtVTeLvQOzQ9/WMXSe9GH7lHkyawoY99OQ8TzFTRhwSeVWJpdXp
pwgQ/KPLkz5eBSV6HzLuwO0Aa+FHr+Ne4PcmtLP6JRGDkb2+GQQ+uaowxq+HQmuJyglsrgHJYgub
UYC/pBfcE1EPxzmiT9dCaqIvWvdYh9YKxyGPQgfSvOBbQDB/fNx68SG1JhSmYuFIV/f8aBugugZM
6JLHyi1LKGUb0PCHHhUfO61AiSdiX/SZ0qaVH/sxpAspkLQYh7xjAL4QxZkuKzCjn6c1scoP+aO0
uJb3CpsvDltJXb3lAtHtd9iDCRc6Ho2VIwcckryk74hB/9oIAylX+52yWvgoERtW0LahhOC0k7BE
ST8Wp/MRQ9XWVT0lgO7lp0z/MCRmY0O2NwT9FbW2nyLeepkggAnNInxlKZ4sJyN/F6+QYk4VVySs
hNKGFkRDOD52Lp7U1xZuAwhryplDI/BQDYVmGQZtdvUofUweY+GHUjyZSSvpcX8WNL8sPRKg7R1P
yNPDGWKnSvfGJaiKYX6QFwRyNRTqyAxMRRRhgWBHQif+5cz1CAJAd8dnwHDAX1sOFj0cau0IjWjy
UKqfkh/VXODb09XrRSpyA3MdUinfaK22MyX6ZIIerGLCVseBV6BfE3jxF59sF3I3vNdG6zqxjn7r
frxAzr/6HmUuwgexS9WbQLXi9iPK7PS1sjX0PHkuIoNrOfPR9Co/egqeFwcC5lewJEwHBqBEOC2q
JJSkNsPzXBAwBWEyfstWB7NElwNTPx5NF14ps+fpfpMpUFmC5X/aq8aNPA3U3klsP8Nm5TcnXRAS
8s2l7e86MZC00sdmHB7QKSrlya+SXi8XY8I1VyECx1kfyEKJ+IdJSEUemxN/+p3W+5NBLQ9UV2oa
Q0PchBmZJA6vs4SKAfb+Fa4so1aITM8En32sGmI1w4GoJs0L6VsunT4uIDKdnYtvX6SklIF50rKX
0DGvdPh8GgIqV+bup5fJ/+Lf5xAed5j4SOjVTYrmHdZXUhpi16t4GO+mpOoSGF98mCNXNzocVMyH
ApU8m/e+3r1wztDHWVIRoJKaOGduhxnZWJrL1lxDnDZqAdZIcudau3GXPQH4T7l7Ys2d/B4aNsxU
jLrefKzryIefQ247K7/Zf/GRTojRQMxJaCbc5GxoRz6R6U3rFpYIhGsc59ABdKRnJHqvgv4RO2bM
Z2EBr6aKTG5nGOGERC6dD71FdfgQ2zrMZz/TcpM8T1i0W1ymt1d9iVyh4JuPcaxZ9PYFrmzmZefJ
G0Tuj4xWG9IxPLLcz+AjvDKrQqD/MuWERmcrBNjKLHFuU5D3sHupbGLn8JxQjHXmGpv/umsNwpzF
abW/10bkj58tkOoNQQVgGYg22RDwWIq3werA+Z/7DRHoCxkD8S/uNQEjCyxOmU9rWeQsRpUtSrDT
JdVe0LT59mByeHFXQp2kqskHl/wtmfQSx72FHHMLh7hK77wEDk9jqHqafu1Oy8pG7Nhp2X3pXBuc
VDvg9dR1khCdD9ofna9/qlyKaN2UmRTVhEovlDJNiQYiCRHVhkxJtQwSBMyo1n/05q4SVjahyJtl
dSEoIHqztbNdaaTAMmK+CEm9dba9ID579OTPUUiXpy8w/4f0ZrN8Y0d2W3TQZJvmxngdtuPmdxqQ
sE+q1hAxhNtOlu6rhFFr7D3ewbjvcln9MClCSiZgcEcbvD525KaeMn/OjMONlrO8THx5Z+Vv6Gfn
dZzr0M3FzO6cLWLDDS/JI/tziqybG1DDyjNXKj7YLhqbhPOVoLY0urP0xRe6Nzp2W4JC1E3/TtfA
ppeL2CLQnAx0FaQXR0CSqDInndU9a79wJ11/NK8WAWynENa5PNHesRXm6aUxkFxmtPnwGmGFEwvW
mMgwtD+Xz0IqTUBRfzbncHhrvQw9CHOzbG7Lgw9Iu2CFMfFIHzqGTXx9oRl0QvLrSC4XdCzjEyxq
yVKK4U6bz/33hIQA3F/o2b7LCLFZqReGIdgmPDNSh97g1m618v2k4dncBoO0dkFGrI3TYfTT+NFl
EEhinIKg+P4labSWALagjcIAhjkYc+L8WwWy8fBTSCeuflM2TuuW3bbk4DwXLNQvU3woefrGry1X
NwPebrMlRpFefKGHmZp72yNWaCewtOs4gDTeomWUjUTEoFg+MkKIBgkYZUNuS+MqLHw+Mu5K8ZXn
HwR3ipiQbsK5Qbo8SrxTi3FXy+Ta4YekZjckSDdd9GbogL+fXM0RZJ5Sxla1eLC20sUi8t6H4WRL
Gxn+acB8c6GYTuXLAfZfvPjUcMnXDxaFPDaz6ugYBo1jACgQiwFOrMPakZBdpL1vFHMLl73obfiE
W25Hbu1hBhJp01Yv1y5JKrrtAeJRnZLqSwU1jmuri+3ygb2vKzHWbOCUhXzf3P1SUVM2LNEYHx5X
5RHbxbLKLY7W5E3NmKgpAwYyuPL9SHCtDTwjcY8cRIpxVQjy3Fw2fLJoPK2XELEGW8tX87HcaKBE
yXUb2h2SeP+OnvEXKuoILB5aPYeW4+eMFVCEpX5QHo2IDRrG3wIRFQ/V9QLwRZaA+8nqUlX4I30W
/gYC+gcLJM+wqu6ZGayM3LJEmjHAXAOmN9aEyzQ+jN+n1a961rU3evZApPRM8YK7SL6dsJvzfesH
nghUWwFziLPz3JLQyBxNdTwL9E19Mi/zEL0NVwGraMwXAAdxgz8CSQDeltmTgafbZ+CHYyENs9OQ
5ngzMunD1894jWsesP+JbF4enTurW6JRXBKhyPSo5/kExuZNjfLWD70JJkoi93ur+KCy0iU5HjGf
s2rxZofVT9fH3HjLq/oPTCC08dIQSp2FtvN2ptW1IN7ft26NH2HBCueM9KxPfDUxP2geJJW7UgGB
9mQDNOnTuTp01TsUmfINjIW93jbyclVKHRQwKbjsEm6OAYUuvfOtzRJ1Ys84rKEEn9r9FqEzQUiv
4jSlFNA4kxOcwJp+TPClY+UGgJUkLfCrD6oe8NIGyHlR7KbS8MfWnmtmGOocSoaKqyLImrQyBf+M
Po+hsB3CdGDaVmPj20mFJ0Q+P674BVZKS7wnSnw8F7wezBYISuSwzFz3bBljHmPt/1dKZ2vThgiB
VsVwSR/eOiyZ3RF4SyJ691GNMY8b/veQ/HzrM/6zZ9wgC0ho5ZnYppZKsdgnJuihGjGdm7xHaCDV
28GVrHwEP3gbPA9OM90S3Tmr7K/gvm3P0SbUsIvIgYdAamstRsBnSOGHJLxlc//HueYGvn2Kj46x
pjkwKnBGviNaLgmmNblI9um108J1VHqpOhAEB+/PQNrigGU9qTLE1P1+lGdBBppdPOkRBJ8Yh2+F
G6yoevFTbnc7/D+WjSJUgP97gLIs1b0ru7bosmECV4wsbkum9u+x21w+QcjEZ9m7+dmP+eZy7MyD
abiEwEwwZygNflQFvfhJwSDMZxfrSo9flppSrZ34G3AsmSrwbLidMfNycXdfn4J3YAFFZ1lxGWgV
cZU1WW+f4bwYtWfZ36hRC7xpUoMXswEdegJwJmnQtLbw+UaOOnu8DhGADfHer7Y/VGBEsnbUFZoW
HGrXkNwOgE9MBOTEBWXpJsGPJdBIcOUyxC0DTHYB3SZFez4Z3sXX/I9UUK6CXulZ0u8z+PIkfTbi
HDBs/ycD13ISDEOaw+cDzIDq6gkSBijg3LfT3d4NzfKL0wPl+SQnxj0LnaTVQrOySLQD5qDxIE1Z
4KUOPSxdj33k3CtjWZbB7yjgN33AxdeDAODoBFXfzdzThUnkdSvTSiR/XKRnZp43tg7izbZ/YJmW
kbDhY/BIPBvi579Z+Y4HfXzfEYfWHYIGTB5MMn/9mWLWPLGLAPK8UXEKEfqzhcR+KOf50QF16yHz
XGJ3EztxYqAIDLvub184HjvfROgY17DgJxT3V9UhEicTNLkGtN+4rf3AVMH3909LEiAIOKq4T+u3
38wirHgC1syZp/OgldTENZS181Xh5w+0cw9d83n6muQtut8VuLAi6qSKAf4rakAaz7GPRFLPjBXF
syujGkcvKyWo0J5cKcx41MKJyK7kpPagMAd9of1shbq25srvFyCW0J24ehORILo3ppk3GxFKPwVN
DzsjrDhsHQZqIfguiCgAAfdSNqEg3mAIUdiHdmqvgoMcJUsGAVI3Cxsdjo/LmNTluOHAoCSx78ZN
C2Ro4bbnWmUT/Z6ZtD+azUlMwtEIRU+XquVSF806x+//R1aCjEZKsb8FghGYOgg4qDUVescmU9SL
gxb9DAHjzgoMgA65KxydAnkuOiF64k+hnisEJYT+S4wRDYmITmk1Bb6O4oUyF9WdpyY7tDGMjutz
xDhPIcc7hbwwJGFiFO1T1ogiuIV+wKQLPHg/tS2ZHBhnBs7IFb+Bm5qNLDp+/ahpLXM8fA3ub15C
wygn03h4wZIdQQUsGL4gk1IgBib2O1QEF+qMZmCWZFUpA5pXVRcHGZJmqPqxK3d/zNo5MCaPGx8H
+oV4qH9o5Lw2sFeCq7gpVFf1pVZ+Vj3mmsR2PiRHUgjZ2RkbWVYoHepvuSfaTXFCPdQ/XZBPRhbx
j671M0BUT+K4qYZO8a8iE0l1i9r1OesJUtdu7R5O+3rekIGsADzx8GkaDLLrtSqvoY0QNy8D6eEf
NfFGn+6CqdDaj/fEAiprbaJR86QLtBvgNIcslebrh3zlkxSYb7kXsBPDrRKzbycxVEsUvHsuw+4U
UzHbma7RbsW3FY+Mi2P/6qfbeA2I8Wzr2nwDpQQKYt/6UCH9C9ZL4mjMCR+H8xpu2VNbSG1Ylfwo
dX1LYkpOMtyGnFFJCVdaEOxoQsPt5VUxZZFmzz6I7h/BaH9Lewr9BAwI4S0XAl8tavdGq/iXML5i
WiOlv8NlYOXF04J5G+zr6bmdFw3VXuIFXAQ8T1LLzX1dgYYsI0lF3A4pbrwVGp/Tx5QziwQxZf1j
NIjmqQmmUGrCc/umzj8bhZ7uvmmLv0vy710f2gStPuhUu/U+QABNvTg7TaQFJBRNgzRjDDKDJQTL
LAkM8toKU6hGKSt4yMdZOlMGTO71FYd91eBRHEb8P0Aub65duWBj2DO/XxlOA268dEo/uuw5dQLZ
lrM7UCBUyjNombsSNZelCCn1AKKPpDMm8sn5q2EMSz4WJ0JWky6uFd3CFBUwRwArUZOvdujQvwnN
81v16Bk0NmFsLdZbr/uwiWzxDYlDgiCKFZJ+jKrcsXzDbT3HrR0P53s+Nhywu0KIV1EEnq2jUW6L
7fTMWWHVwxAptiKcMC6dDhSrSRTFY7zcmLI9Xq6Zo3ncsdGhzQ1an299HlVKTSHE1uanHbBtDmlW
8nlVG4HTMJiWfRSNVqny8k1SuSQwyshT4QPWfColaI5xw9PBkoTYk+FUdHTQkGOb14gV3ma32xR9
L+6TDmA/5knjIXl+4xt3J5wIy3YKEmy3hPIoyuSx1Hown6AHYw0a3y/Iz4S1iQDRnwMCkb357O53
uIS12t377F9W0hZYcX2TUwqnvW2KzVjUHmUArHWgAbFpRP7MZHicLsaoqj8Td7FfJ19/BblTr5hw
9H2JxzZBuYZ/ZL5mkXizJldJhvuuaVq+KLaVmHB7SdOv3Z8sfOjRnQ/pM65RHNpx8UlWon7I4EHz
tWIe2oCWXaZ6hqrLdw7TARa1iH3KYOEescQEi2JTjgTV1dcblP5ciydamrMGz67936Er9mZbptYx
amKbKku/o3PBldoylPHuN6aRpHp8b5wwBNKpNIraPZNf3P+rO0lpgjJs+k61zMRIaNiiXcqr1CrC
jSXjtsNVmW7lYC2y/84i/dBhWliuKF+mBrOeoEEyfBm90Wsp6a/DzP7Fq9D+DrwZoD1CnxQElVks
Su/vGlHLCzuwrU0lmMXrXpVgmRBeOM9BjgN7ls3EwMYc68eex7HyhzNVgn6BPXc9r5c18yimnTvD
HZvmWzknFvlzMoWDHrdA10Bk1HpUjVHO7NW7Enh63SVM0qdzEl5sAgGZuEQnIs0EeaOyDxVQI5qH
CyZKR/k8/a6UbdGHfLFJeK1s8OkJBRBBdTTQCIbc7tWu1icfM4IBT7khGb2hCx5vgImOyAVlFccu
1Voy1HSh2/JpxDheEcOET0alk+WaJPC2M3Al2BLENglVTr/h8YzhwytegkRNLX7JurbrY9sC0n7N
ICaEDpR5EWDiV2PplJiUdiB76Ke7+F9k4bJHsENCVabfIo4RBhHf+AuoEoDM6BxqQvYLTsSySTYU
4ioPWakZ6rOVJ/7Ay8HBypv5e4CG9uVnnFXZhpagzXmYbZE9p2q9P82DYqcPOVA2bsgOnvRyccWT
viB0B0xZ6kExrTdTeERQKCpiAKW12V0yAB3JKvTSF+3q/xcqO+SsG6KGrQcaDN1K7tCprRV1sClw
UBX9yE35RCZYq43g7IoKr24Eil2AsfetKYMJcQ6bTgN7XtaeEgEuhozEO8OiCrsoLk8cSgpF8fUG
55ue0ACj4AaKhhF+P9LH0UQjOyRWNpctLFF1xxOfkIjCd9n7mHn4xFf5Whnwq4JtcKMsk1IQlASf
HxsgNvaoUP75TO9ExAKCbAp2Wbi8dHrgwwj2zhsFT5WXw/52n15yAqyiBFZXjlfTGOhR1j89odCC
fFXhXaUWxoWuMLzkYlvRJKPWRioXb6udt49CWlTMmazZ2nfLUHCySf9yBE+4EQOoRR8/l7Da90D9
xjS15GONiHHPh0L3iv7TPhC3otU2aKK8ihf8SLagYe3uVQSETzDYve7wf4Xlv3A7IOTFGj89OI/i
1UZAqeR1cGz7YkBx4v7br5tuyaMrUKj4E1hxHBPyE49e4Gdf4qK8IiBYoDcW1v/Tx6KpKOQqlt7G
PHPNEK2m/mnt2kQB853nDP42IagFzy37XqDt1tLrKGkHYcRpEcfV1IJV8mvmELafFjmdPVJ+NuOw
PEfTkbXHgWlyw9ADjXyyqMOXRab5ajhjj+jtTrigC3OG9NH2E9XLMPf7lyTxl6uXvXWgnG6wUfNw
b1AdXEni9honXuzn9vIMRNuKziNhF9Dm9xVZYl44dUKps9qfsNAI8STWoA/Ox7QXCGG00gT6M1B4
dLAs/4FvghEciNINreTNENAALxNe75MxG5m+3B+FMAw20EeAomRrLMli8kxI3S0v+AMY8mHp5nlR
wkDxJQMgJaBYe8ZsYzJbtOmn38lpMX+zFNgZP3e0X06odKYokX+3WB2BK5F92AyqbTX68FgU1Ve8
/a6KwEo2Mwlqm8vEHpltoDS/PHQt7GieCz5izz9cZQ2TVxNmntxCjV3Qr6xq4qyKSaZIWG7s1pKw
hujSsDpiCw0c4BbOZSSOu4TEeqEJNE6QguCBOoRlWONX9KvcGnKRjaZZWVh3pSFF6IDsmcqElcH6
zY2Ez5nYTzoKROHuXom0qA7+/fJ1zm0wfZU+19I13ZKSCBf5IHFNmiOtr4jdPl7ojjGtS2Mymoy3
tJIRPGbGohcRCoYZrBFqyB0Ia1tAK+9gnTx8TutDyhLZmvSH1KAOVJPNB3Ifd533LO9YOxLwxYnu
HB3XgMmsEdDsJUw+9quEO2H/c0ttNl8OF/SBYQ98rLntH5RwZX4diW09ueOt5eyc6WyGc7ZxpgAF
h4Kg81O9O4aPudyDY5g/xTLKLn5xSTcV4aJMnVADFa/7XAYfrTwzl5DOiOfaKZ4e8n3T9nU6AzVB
cLFfFPLHbU525dXwVYxphns8NMDpln3TwvPXBa1Z9XFyYsqlU6Q7935N4nLRRGbHZv+GDcYnugme
jszx5RQfQ4D0WY7ImPAc9cxRGXQg6dPyeER3TduJ3FU3xbf7bhjw7fUUtPHqb6lyopnUonFt4pUe
UBh/0ER8WtbLMvmwCET9yc4B5tjOadnjhDyl060jHJXTB3GIu2kaWC2YKxiMu+gH28ggbZkuukIa
FAotdvmpTa8cDCxJ/3prcl+4P4DDJtSrrigeUPujsHy1g0PXY9ghY3VAbNJTLdfBPRlwoWxrgYZT
ihIDletqyLhXUO+3B2o0u1MQl8B+K1KCrskl8K+dTdjwVSVwqEyPzb1f7BqLdUJUTVZddtpnG+su
fmfusircff93MP4ksEu6L/GcVinalyT2IIr3hZtW2ZQwPvU+daGbysCPdXzNJeIvCuJE+G1/r6CA
kG07jOIQujBjMVOlWrFGG0tpmp3msXQABdegdRqicmdHtPIVIQTRW+2o8JXt/wt3EeDuAU6Y9Sxh
t4P/bk3cTGESlgYomiMcdclEmEXkSYrMr45CBV2OzI8NS1dM+6dj03mtXiEHsSVfn0Xi47JZmotC
WlfrXF7IFYK/yj4u6+iYnYvNv0BxxpiwD57yzNfckWLxE7lZvTb/fE/CY2Igcai1qpTHeky+RIz2
vVHKjE/mTyOwqoZGRKyF/VtJO0dyOFQWqoMumknRN8R9xvxoRr8miyGkNrgZZf+UY9dc5SeBZDAs
YM4Wq5fIBQTsaNQotRP2xCHSaObhHQslQl+LGZ9DgFc3H4n/SRlhyoBCPsRUIzuq7mtRs9VdiXGO
PVPF5ApSkrqNvwn1RdoKbUVEvQ73jctRCPdtAi9fa1xdX2SInsaX5SteHg3IsXkC5N2m1yq33qJ/
GgIIVFX3Bz3nsqWLnmL3tMELs8fos4z4oLCkE8JRQnV61BWnbndvMotoPJfxiG5mJe3HvZqWEkjj
r9g5ygGJ3A/0khbFVjSH5lEcRdF3sm0fpaPCuslsto945DQshJR9mTTdXoCNGlj2y8TYz5Wyu7KE
iSfHgLXWqn2SE7RF/Ms7rhIe7Mz6RsROooTr1Ki26hoj1o6SNjA7LP2WkziO37KphPdVolzkVimR
i6hA3uPLIv5IYxu/FGe/VyhQx/VLlohKuqYaf940SrlEUQ5si1VMIY4J7eEOS1WCTEJPb98zcMcT
a6zIBou9FSCkg4ODl0h6WZGBmGSsWvbLJa/9g7oP8pHmJFqUEhCK2DZBzr3hHvShtW+F2LM8JHwk
BR4lUihK9qp1LH3p35CbglAioHidxYN2O7c8KXJcu8naMLfIbFRW9ld+eZVisGnTqdN7quWbf2rO
JMj/qWrsAOLgbHJMqH/nF/VCHEDyAqacL8r8naItsMuI3Y2fxh2PErZgvk39gAQuehZ5KhSwSXp4
ZbpSPQ4kwOyuX+zEVvcuw+WjBZOuneuOxFq+Q0D9VIfmzf2GljHMz5PxweulBIP+fwoCKMAC7/pK
CukBSQtt/YGd5ZBRlFgJoPydZWOhtzISpCHsM3jTpo/OA231G4xy7XAE6VHj5oyUesdF8BwI8ZzY
0zTzjWSpkrIExT/4oZyivGQ6k/EsyBajDNB8BM715K6judLLScOHmUPbbrQLi/WXJA1DaaUii7GT
2AkK1Svk8Vd+zW7aUzcoC/Mp+eVwoW+Wu84ptefxUoXNRecPcZpZkePId2wWBYPEVPundTx/KVbr
IQBn1IfVSU3gTRZvaGNjqkjH2BrQvuJtnJbV5VpdYv7o8Obdd6OZCdtJOheDOF09I9Hff/EaxCfX
vLBUWXr8OZY4iI6/1PYKoQlcp4xvkoqrq3DP6TCy+bn6CMKjWaW3N49CXmi3s6KFtw3dLZGRuNj3
eijkw4KSAxXpP5MQ5PJw4/7toWfJ6N3MlKL+h6JLCnl/SUJJgzh4H67+4xA7Ik+YZRzwxg02s7GK
lf7S+Nw9RF56lb9B31H9nlNBlpQ6Z/IByY6q4PF6bbN4LaRC0BLsUxiLXXlF5KbznfIXFh/20V5G
I7L/TIi9TNzr9pQXZg6yLgUL/eTQVoqSvdNXP3TS9UkJIKE3CnHelj4n6FtkjGhpPcm+QvQeMywW
5G8bE2QhxXJU1ymMZ+Rben0UePGS8NeNB0Ei7/hzHfEsIxy6jr5ExKKp8MQ2PhGPhVdCpLyOEMt+
YM6NbEmMvkhWYDf8IxPx5c5zwRnbAmEJ0TShto/DJDG8lU3FEUtIiglPlkvEedrKrd0OmotoUZ2d
4sLl9NMPz6qN/BYZSUOwgoVmb5o17ISXyHd3/apeemlBrUqEkmzT9Ryrq8DjrxhrIVrwjH33zI5j
cU7PAdhMvtG/XS1MQSrP1oiSaPCJbn43foJGWO9bn8WBA4VElEBY16MV/g5dwLFoxEx0WgMxT+l4
qJCObkeJX+kr8iqZfr1iazmEmfcN+lV3bltxxAqev7wBxGHP85acZ5VGgZBROMD+5If/YeD3Fqy0
3zN5PmyvCJv9Lw4L56qUXhdiKpUZAexeEsjHLA7xuj1Sc0hPQLjNuMDEJidqBbYoCKaxY0mz1lRR
o/yArWISGm5fXkwjtPF/MHGx0Xd3VR6ejrzpOQUwDgI3W/N6UOYw3169NiCt/um4MUR2bYxsQFnp
gJV3y09HkyJ+ZXWyW55MMFsfhQ/JMJ7vEdiXpOboA6Ji82hvs+CATwqZ1HqFlExLvxXj596PaICW
njqUUf692WHhHgAYjk+Rym2tPECD8b2bO2zV48tEizBimiW+8Kcm1ZOQA0OhFAxMKMR7+a4fzOT4
ZC7U1URYpmkZLdBlndupr6cMS6OXaZcR35hrFYqGdqatLvzwna7giBov/f2piz7u//KmDWv8DIHM
huhijv56/v4QRkl29rcb8fxnem100qjkcbTr0X1glKFKbjdxItP6nIZWYDfnmfzzjYrGlAzx4gDc
sbNQbUH+o0Uju52q7MMZGnnJQMLDEfK4MZLWEgN+BulcAyrIuU9NicBmG+sugZkbjF20waEKa4wN
FH+CPpC6B4PpXi7yZLDKOhLKkNdoO2VNMP9uBswA9/W3d1sfBG29jOq8TZ860E2AHOjSzTE9pcOJ
skmWH35KrRO6VQGEvzKWfTh3bYZYSKutq93BR9nCleW9Th8giX8+xXFSyxwYRCHHCZZjc2pUaa6e
E/49X268HuT5ys8g2m5G8Fd9H/p9lBaAyP1Gx5NhgEhr7vri8U5Unz82pliLBKCzrQYOhOYMlgzl
UFVGhWFIvELexkaEvFO+hmF9AoptJPCDtDhun7iQS+Tyhpq9/0B+agF7nVtKu+akuzAJvQhcZWJb
xR4XBZdFc7O8rSntsmT271X2sACQ50AStQLjART5nqhnAudvnsqxa+dlgqpGHv0isKUwjASEZNCs
56llQHLwJZ+bTne6bS1yDJpIKTO8r6GbY3rgeRX1EkqWnuVo5+SR6NUJxt8O9MMyFcgvlQdaVj8K
S5ZKfjJd8bba8vTgaJAo7/uLYuQj45W6V3/sSnwGZ3vwc0ut6aKCXC81VwTdKw9mQngPQtHsEcLk
Pul0Wc0WI/aZsntL2IxYOfJuaGQIuNrLw7f2jyz4kBvJsxqbksdlZ6ZIOKrdPh9ztT2UbhNouTik
2dIQLkApPxcATgH88J1CaVGacsO1HPU9EKP0lg4wGNW0Ep/n2HtFSnUTGZX4kxDfB3Uph1OV95hP
AbXcqP2+3Qb4AKeXG/jpkS4aeGrjmFC3hs6t9MVylB/jghJ+YVF5rPaYgirbbN7N9v4HaMSRZZ6J
a7MQpLEC7R6ow2FWUa6//jdGZWh2iany7bgnz+FH94JkU+3mnKsmSno3LQFCXDK+ZLTshWhD+5jr
+GT47CLHuyc6QiEuNEcrPrpPx2j9iAZFVlmqMgA/MQPXGE+J4uw44VDNa2YT6pXuOedfcep3VKv4
y6+gDMcSKMMKQCw+CuGqBY47+SHjAaSe/eqGnIDSFLqyAoel87baU/6FMRmQk5irM2ArnIcp+FJy
eOWRFZ93vYe7APeP7UwswEeEhCoNZxdp8ljnl0/bOJT5Vi+apAbOX5DhKeKMCGM6G/ZJxU+5EdqA
Ar0pEBYMHaRWWUpOA93tZvKZHUStUTx0iV9+XhljxJpfBnhKuFAcEvsL2bvhBCay6gk8qEKVqwva
cxSZN2mc61Cd//1cbgG2MgAjp/sffP4MbodNUnPBQ54AjSRiLNBEIDUqIzFFYIhCfM7FPhlQS8y1
PicLbhj2EiV3P/Ly8XL/Vrz4iyFkGY1VMZ37UMDVAHMqfyB63YtDgvQC0tal8iroOR9vsfNds4vV
wCeleyQyKQV6OgEnLePOW2oY/+ylTmsVYj8GSD7Yu20ki9qnfnUcbM6vzPCHzUe0Vx8NtB1h9rxs
SDmMmVvL5qQ6piVR7K9f7RiKuSmy0XK+0KOrb3h4c2iPxnkZKUgcpJeanxbOrHdQecBqlJYPWrJv
XgW8FqfNW79BrQi+Xiu+bi9lYEqkd9/WeEwgvXGRBrUVASCT1OQPbtR9HrLZknZ0Qu0YZ/arJyLD
3Wm98OGOpQzAhriGRM1DuIeUfP27WXVzwmj+/ki1yTmHWU+tU/Gz1SdLnMgRYq02ZC05PZIMLVqz
akfvjPdcDCbVpNJAdsY4W644IixJdPsdIcMI/jXPJf9zjjlSMzeVjIMlv4iND4MXU17gy+F88BQl
iZpLxY2roDCnIlUj2/2SWMwKX402pEt+Jeq5tj0RY49V8sxuyFAtnDbaLKKwO1MWLYVOCkOskKVe
VS46DxkBGg27RYEnZDPYLtxaxO2I4J+J+p3u1Ps/z02d/2hmoRo/S0DjtpADwvLkqgeAxDXsvQgQ
xROL6sSCBm7WStcHJPQz9lESBIt/gXzhr95lul2oC09tNFWU7sxYjEAa34BoYU3O7T7et0sPuVPE
IU5obfJ1FmYd7hdzjTBgdDsNeL0X7H4UkKfTkSD1VQmV+zn7GXjzIXki0y+5mH4xfcKRrOemqXAo
T1kz3v1ncEdEKBT3s0MdfecoEVrsks9p12rvj2Gg3GBVFbuVm7YSz13QpwcEbhYimjKoz2yCfgkA
j6AD/dvWWOVJbqsc1rtrQ8Kvy7XWJFS3L9Gg8IKpqvkzHnYvjlCS4y8Vaq443jeZWwb4fOplFxNP
5vjYhfzXsr4fXdvHYNkAnrOKXuQgTKLEN4uxxZr/Z8Bxmr5vKIT9yEJ/eEFFMcOT5oJ+TrJ9nqTT
6kI6ljz6/tubhMeHWW2JTxIaShobGno2YYoH9+uuhb+1yYt7iObLEnRzBhI4s3JyrlA/Cl0Gnn/G
m3TRZobAeL2MdYxTzDfgmsTO9SHU44rHxqhFGSMVbaP9ribpkyIlhL9orbczETBuyVS5kT4/oZeF
M6Z8zOp9SIxeZ11ejHYeKJ+cDUF4PUJUjPjz8fLpuVFv3OtSr3vGiW4A6gvhM9MsO1QCUIeTqTQ1
xcg5TothI6TkXFwHHIno4ZFDwl0xpSZbt7VJylray2xmXOmTSaNV85BBSEJKTxI4RZtzhjMKzxSe
gVvjaOMUeme6pzvvH81e0qMR2i4nuv4vBPyUpvPOJTK73QmTTDX1RPWO0wKjoz3WPK4LZRqKGJS/
QsDHV2d16DBj/xIxqDgkhsPOSfrtZP0j8Vm4OdwBfhTMc11QNBC6jmHAGHuRYRNwDoEhXgcn+mpX
CnqvydVRlS0xGbjZkKd9NO0SaLSzAHRKCsSMj2O8Y7feNa5BnlSM82rk402ygbr8aQz50NuDJWaj
I1JqLIpIpx37RjaRNPaDEjdtlYUG+QA53F0JRSxpEplNjDueHfjDtn6dSkNoQ85E9c4GLJeDn3Jh
P75ZZVzjaJeS4gi7QWjIN6p5p9Cbh7XLGGInc++pBlkaPWKhgZHTFIUO6ANVhap65ROl7E7dZXdQ
e8jUqU9L8V8RW+i5/vXqL1Vmu/uW051pzhqKFS99oGkT9NH8JVJNYoM5j/WL0pLLiw4t7O1x0MID
1HtFP0FYxiM7kNa5NKNT9sJxZXaM5Vup5C2VXHPazFekeFeOGFMhW3Bv6HEvsdaGazIfPYeQstYW
U6dnU+n7qZaOUcF2SUGiQNf/T15wEeCxJlN42m5BUqglq6eIdnB/ZmrXbPPa0khCy53GXnQCE0MS
fN2+qPEezHdpYcytzjEHnFBdR6RMFLd1byRDE4idv8C0dmnwjQR845Z1KPNVpF7Z87PliJ//pzT6
PiBBMr3TDRHLH6nT6qhuqHsQSLvpbWslDcQ6/H3r/jCV0iVlFfp6WWQ3vHbYyBjwibWUZa71jQnY
puNRuTeNu/q/+wRhDWQxF4w1ii304lhg+GdueQTU3YnDUo6BJpCVUxPayWtz7Z091+GH9kXEpUKB
d8kearhlVPOtaLl/Y4vDKps9AHMQBhFDhbkE1RUPv2d0DiuuIb97JhpCGmEvC8Jd2HvUWPfZXSWe
rfj94QlshViol3+6uZuA9dG+w9tp4PcoPF5OqbvvBAdFd2xmWOgyGRgX8X9urgVsHq9ntDwoMZhg
3brpr6qCii0OJB9IpJyRxX0tecRUbknYp7OpJm34csy3hqdWGEQ540UpcmHMh0kvh5Lnyor0mdJA
xU35rGGJaO6vcTfK4oxTJxBSIT7VCgJD7c+3xc2u1aYMHaHg+3YljvJkJdCmWUc2uzQQ7gRF161q
3WZIvSlyrniT5/WQAr3Np/NkrBcyzrArU0cjrew8P7cgAvFvWeOV2PcZOs39RuTXtQIavS7GmPmW
ineHL2pxyBfqe2LbQoDMBGQ8yW9Ne4lDxJHr5GPzgcGDw9gEeXty4QN+Fi7a8uduv+YrnYT13vBJ
fQj3IzzPpX6RjAlq1s1/hf+BATlO2N3VskybVxPmdCv/5vx2nRdqGAnaGhn8lBZut2NXsZqQ5o5q
ONEObUw+e5tAGEZ6yOZFFuoqWXSjvsEpPg9lhtlNFachO5DJSXUBUfAC9l7EgxiyCsl2SDHkS935
Kta7T+J5Ox0P5W0T3VHopNLeL1bVQv1lI2zP+o8WvR03nsGTeKQD9rBv0N9A0rECRyOBvoiDUbdb
G5f3ZYQZjEL+iBv4nJT6kW0CjTh51rAMCVgJlwPlUEhBIYk9JCT1OzgyJKCNw+vF++wWWzrOVkh1
zb2C83fULFr5pGX5hr7H6FVnNTYNk2hLy4Egyol6zJkfM2ASEIqaz86/YY/ePFDd7qP4HenVYyy3
+H+EBGBHUBbJTjdsXGSrtD5g9Obg69UohvoaO5/KxdgMFw7khz5pdJuygmMxYjsfBn/qIkWtIk5O
xVZz7TqDVTBE4FUUvJ4q/HnTpSHvX8e8SzuEH7bQtZn0ZrXWbNw14kTt1tQZfiYiz17zeaR+u0Ty
ogyV8WS3DhzRPucDSPjiE4NBSdfDH1zmshL3Diow7XzxutkFPvwrrpAoQZxHiatRbVIvQcrjr8wG
BHNTPXBttMzZUfv1iog3a4DxjhpSg1Zpv2IMC1z0UCcA88oy/lK9jxByvLlqSGO7RIsIG7T7hDUd
qV6TY92Se1v6kW9xlJz/vwUJWy93CpCpoVFoHk4zkTgZFHl/Y5UA7FyHLRVW6Ccsvr4NWUN+3MN+
NhqYEPIY6qdjCTLVTVUyrLG2AgbeIC8ytRiTQGGoUUrgj/Xr9+yGL0oTgMWdnTGI9xBKk1PWxDNj
Z8pLJKHITh4GXXcULYaR4YjHQeRWd4oHrH4PGO4+Mtz7138SqQFl4KPKh+KBkdUg1Cte44wz5paA
Kx0CUPHOgmMUS3GpAamCdknjettklKvwhRYMiNHYaZHalcUAMzGZqnLh3mcOoptTRxgc4JRTiGD5
sfOuBqBz6H79rgEOmLT0A1Vhy6F7xXxGLu+2jpuDmnfbuw6UUxsheGlkaTdcSniXrvnUQt//iqnH
huFsUKj5UB/Kn2DfdCN416aqd6tcytDFRFRUf3LOtLd4t3TypPHb0wNfm6EjIgRqtEjWRz0fa/OW
7/WWFi8Q0tPa0jhKCZChh1RGjHZ8Y7ccrSz2jx6dN1ZrM9liXkeR7O7Zc3EgGJpph1EO1IfVhZe+
mXaat9maRcALlyHiEtyVOlxbzde1J9paV9mDiU2QPM6nOA+9nP5/yJda0FJ81QPz3UZzkc27xJiH
hY/eIOknPAmVA8N1T9mPR4g2nf3RxJfi0MVp+wi8wA/cRkkYsoZHkVgkm9yHtIpoWL0xJ+pEQ8Ar
8pTuiVCuIlND//2FyPRj8GE7Zc9B82CfEf8c1eODGtUqIN6OyzU+ffKv0YAw0KdbuGlPh+RyykO6
aM5LR+Ujvc2WVrWmu6jO4btp83dg7LEyVPV6sMn1/nIbj1jOtuHbBM+RllbTrS9sButdHi4OrDBZ
05g43BoJDcmuG55w5EJC4bIgPNuze7Xf+lFVfp+4Yl8VhvrRhRsIi7AsGCBucvb536OcOcKFXQ9c
AdAZCSKblbDrRjwRk+wr+pDYMBRCvEBSBnRrdM/XoGIBb2jlI37QpTaZZDb5m9u3j3sNfC+6nE7o
EcQVvXAcmpe9ysSGK9ETCOcON0xuCKvYbZa+saP6jwDmpbRc0/CUICGSPiFaDbUxpCV+1H3TOOj2
YtzJAdvy4BkoMrPmTywo0gVdHK/aOZM3nZFHqjfHsTF+Jx9H2VyxQVGyJ9Gs0pSVCAsu/uq5y7TN
kJulFZKEdZ53M2thSzks6+IQLJ+ggRMGFYI3ywohfD412Q7FqH0FKTpjS8HbfVHWhycdc+FOyoOJ
aTe9tRZ2TgyRr76kPD+AAyFEFM1BRzsywK1uqJr6qaZJHDZD2WrBKwVtlzo+hYcyDE3rlXl8432f
+ZMY39fWYg9WT9JuhKwUcwY5sO5ttpJSMPfd++/Ml6R0rsYIs2xxJeVXSQr0zguuWJr3yal3TpON
2MmX4g1w33tUBERrqIrJplw0tN7QEWXblq8RlDBG6a6KfnEPUo6+bAqZbvk9ucAAnCheuXUZDXPv
rgcE7QFENPldQJDSEGK51GAadB9dCzu3wy33YBHi2w1+2QkgLKQMQOweEU7YKDi20Yy8sl/BXJv0
vjRHZrTG6cxn3u4HDBnt5hyUHqfptlE90wty9clsHoPv5lz0tGVd6huSIg+h+kN60djUMiM4v7ne
ZQm0rTo2GSqBjmigDvwfHc1n3yMa7pee8dQGIxPHDZw1zgJ/kzw5c3MUzrsY1/Lln32pkgkE1u1d
P95pbuP4p95w/sDP+Cc0+xFLv3+Eb+rRzXSvNwLoETgA7JDAN666hIv3t8PXazKQXXiSCbGK/A3D
qNvdhEYfxceh7ZCxHSn9tnbrvuuNaEtiFMeeayuwW2nt3G5c+OVPfYXB/u9ci3B8/C2/2XgiCgnE
E3+O3vP3SXsntTtLwfR175O5seKkN8xQiQgIFK0iIZvf9tZqNFwJCrY2b2E47V7JXrZrB/DSjrXR
PqQlnCW6jW2z+9IZARpojzdT3oKV/j3hcVW55UW9IPiRwbDoATfU6BzA1rqVrqdl+78tTPC8UoR3
oC/gB5sbc4c7dkjwblM6mnao82XWDAc27zU4zttD7JXJKa0sHIajk/riCHuuib7vui3umUlsrciP
dML0uEuoZbTZ/nf8N4GCeL3OxEIW4ojwzzu0XejwfSQdtDoyL84IXQ80gtj+ZBBi/8xNVUHc2z9B
1t6Czo5ybt5DDwXFccle9DNssHSp8kB6K8zRhtMFHEVBGhKzEBS7KdGdnkJEz6IV6zioUE1fGaBl
T/9gQ2fK+tjlPYdgq2F8LVzWYBWevrPh5vpn83x6T4qvDzO1/rdhFCinI2hFuHnj9lIqpWHexbQY
PpEnxtpBdVyy9CWNCWi1cjMvQUUZHPxlIForDjzdHQxN0Nru6g4D9NpdX0/Lu67/hX748EegSjW8
z6UuAPjKQ8uAbE6exnRun2PeXfscQSJ9QQm9lVyrCVoabVW6glQPOl/zcMJISbjbFtSHj5nTKCC/
4RoL+/DiMAd7rU/hQLepkP1TP0sVjmbrfmaCw/xtoJwpRFoir0nOTgwTLsP62qnWkiNQE7gIfPEA
o4pNwXeBRryMVq8uuBHgqiSCBptWOPMG0fNJmRCe0cS5/2mCadTmbhQQAP9KFDTBGInKh7tCNsgR
QU5NaRFYvJxEy8SSbZIXGkVxhrAa3fWcWIyn7tYuYGlBukyQZ3ss0FJGcGAIGub1sZpFv1eHwL/N
uYIeKdIQsdGJTA1BnhSlEIchFgUDgr3mEJpaTl71ELufx/DhxBHqwJqkoXbocbzHJIqi4HTQTsC/
9S+IARMw37N11TGi7V+7LWuM+4I483xpvBMK50wANzQBJkkr6+AiZzp//bVjHSem1zLFGkgFhjL7
O/nBwx9i3+zgHHVdVbu/+5CJt2Z0LUKVEV4HvvXFgYRNNUDNLPj19ApZpmWQ/e9FJ7oL6iKTASTS
YNzjxoqVRYZFhudDkEAhH17rkOu36ev6KAAk2kcNXwRJmL1wUIox8E+xQCyzGLs1b6DGDsJPCKvH
tnhEoM78+8QO+uqpGoVYWqyglAcAsSrNtcqoGj1V4vrT6ij93WDlX8REvFwzZc2vHtS1wiQyOd8V
Q5Vb1SS0qaKsj9Hb8XZcm2D12fHs+zjiiJjT0Tmtm1VsLOUgSgFgFwHoAxKtalsYheY5qq6SmBHp
AcdTBIW6PFjU4WgqisGipINH55xbX26KD7NzeJzUqOPBcft80BP4sGCZsfUqD2ocL9v8ENLbxcqM
4gAWvOqSNBUTmEXK494A9k1i1xZzCnguXSJ8HxGpSndWGqIGEHmkI+otEiQQauWqlu1q1bjOiCOd
ksKGXWO0+ybYS6K96Wd2fybXhRVoaeYSfaLdYSJDW+werFW46j0WkkofxntGb+ERVtVfOJ3wJ/Aa
98EtGfTE3WYf2QxjyFK2qRhlGi5zUn5s1m5dHg4IxLk+VAijuHL/22uhyCYjl/cfKsmcyTvdgr4/
9rPQOX9EffzYzLEIDcKpjJaf23RcUSLpGn+08YBrI66sVb3BvzaFfJjnjj/l2ZUl1v7aswnXJ0d3
QySM9EwQ2afKDUQKjrYzv0+lCHjOokoOebj6741/tOS7Xa1UlROk1Cm06U+9jKLwcFVqubTkL7IJ
Tu4GicmUP7tP4oqpo/U+0zVfzlwPFU26pGBg4FVKIkh3BqHxUHHGd1Sfbqgy9mGgI1WDVsDXHLgP
sqZ8TOskVRbFxeqVdlfQZkXMVL6PyxB1IPsAZTgwV6auTSWVWt0VsUk/7Zt40ay4SiwIWl5m1hW1
Mi93uUzIYPFKyq0Z9VYr8mDsRn8abxf2eySZX5Ze/cSb0as3feN1q0J6EwMULICSnX5uQnbdjqqx
1ksYTOhnNqfYnkfdUurGpaoApvtyjPL7F6xG8ZPS4aRVb6AUqiSc6wigMU508vdvgvcVooWsTKWk
qr4lCJSDIPjO+o4WUtLtRL+YHqOuT65MhNdNibuaGPgLx1VMjJcdtiC0as6GVOdW+r1dU/vZlCoW
WIrVn/Fo7dhvLsmO3MfUdJfIIN6ENtJcV1YzeyU3DbGOTMZKajq1kNUtLGQ/bgGjdAvkXUDYtamF
8vZTY9QqwZZScb1+B181QBxQhwpzo23sEBCZfJ4LjhHpYGzx1Q3iP51sJWCVcgi7NqLe0sH/ajM9
x2//KbWuxoDqGilWntOhWQUTtFXpfT76YAGbpt4Sds9rdgDRsFsOeZzF4O/OQkKNfUf2lbvGG/be
eafbNsu8GAsyZizmyP5wgKN704gPGVAgdnBYLIMbyr6dY3XJTIvFR3CMI4BUhuY5kEw9ZZndTWY+
VbU+791NatWDBTaB31aaM44wL2yqVA7EaqJOtR07TfTvj+rjk5S+ZHJCeZqDCfUEajvVl3/uNhP0
Qk7T2eMw+DGEyXv84HtaL6YzGTXkIVhLerRyD8Il+QUyOI2HvgpnbwcKOa6OR9KY/OB6roracv9F
LsYcgi2DtlJMbZkdO29GjZgJX3ToL3iy+O7EGbS0hD9kTFa5P2aFdTsq9muiRHtAEJjEooowgfyZ
z51t9+DuuPO2kchzEakyUQrNeAz/MRo9JVzaAaTOyp8nfJhKovzQJ5NzaoYv/Fbt92grTcxNhlmv
3uUFJmHUlDnAWU+m6zmkQck3hB+S9A51amkciL29BqOMhHZYX4skmCytcXw8XDLlKUeu38Gf/V1k
ezXCaE/cSFInw5Vc4c6uU93fUf5THzJ/oZgVV69YYWX1kVv2wbvkohBzWWsuO+AzCTVfrC6ol6A8
maf0c3LqrYk4yIDiqJEmrIpEMK+06ScPPArtX7T/I4Jd2Bs72hIKT4C4FjkudV3K7PWJfb/qyz63
oK85HQhD8rqg1IiiHvPj6u6Huf+D5/dpF+/veRxKCnO4nPm1gWbhgOLQ1OKHqZ8/ezowpjKdI6UV
+Kb9qzRNbZJP17yQF9rx/aeAJI++WvtUpdjnf8320nVKmj1rUGbFogO5+YC6+A6bkl3CGh0FsyOW
GEsEKruHSDzaG4Il9EsUJ3sVPAvVTxEDakqnpTUdLrO88HDbGEp0EhRChTkXvzLxutfrsVxypljq
p+vew+Ja/DXab6bblyHL0gqb/qg1FrfIMg0WIJD8e5Mkq6XyNrYhsGkW6b/8um4o+rGzFGJsMxkD
tgp5I/pDCURdYQf4LM0zBvjac+USQ4ZnAQ9okY5SafbzTUnJXt556gEM+4J03f0csAP5C5UvK9Ga
vbXt5iEOBOG3VvIwAPsu8roqgvjDGI6ouyVcIgjI8wmgEWju+n7Abi6ZV3vhSXOOkzaAgEKPt2Br
7OO/KVhxEPYHgYd8ynhh+kHAa/T7WjXImAywGVr9dCkP0hd6mxaKLXlEKBDWDFMl5E+RDP7e64hk
fNRI5Ltwr/1iFSecnBp5PFm2o4lesngyheLYyul4REKpfWXEMbMHZrLMMiexiaBKmn5HK85OqvLQ
GXWSaJ0lAdwGi4W3eRVtIlXwue9KxF8I8dZsiATQSXCdZtuGsVG3s7JF/aHneOi3KlQ8ld9aacAy
tVMNurN5+jUS4p7+aJAxJHOlIBVIROdtWU4mfTw4oXwLGJwHIcgz9p2/tKCd4UirkG6kHGjr1XZr
mD8/+ZaFc1lucUBbYWMq6EaRdk7wpKfrRvYkqaq757pO+z1UpP7dA7PBzEORqCvk0D8MLRhq4Rd2
lP+U0sBGdd7cEfYrB3114tux8qWjEYB0u2fCPb1yMXEb9SrvGQJWljtdw8W+Ng2RL6lh/wENwe3e
NmCwzHOmDVoLPaHzK5wTmQiQ+vi7TmyzVbrijIxQrn3WItUmIMYkpBa+mzJ9h53ZWa5pChcG4Lkj
ReNCndM0OMVxpyeuPQYara0JRqRlVul6iB6PHqcDE7/rsJZXZgTprcf1WZ0GiaDsV3SbDh64Rdto
StV3sXQ4Jz5EZnZ4nVTThEBgmR8Yrmm68d4N1JbIi3M1TflgfA64XmJt5QVV0ErhySrG8FbOgOPe
tpZsB9FYdBGWgiSs5H+epDzYw7BFpfAjou4UFIobIhxbY4wu4P10xrgHgfwmTRqrzNkkCnZcgyND
2FhL5tDaHj9Di+bjY1PhZgI26eGpjC14aIogQhfgMNocufj0C/bh6FmN3aM2cnAYl/TPsxZAtyHC
rCr0NwppK6/9MJru2QjhauQ/CDHvQpVFAAkjDjTtZ7ZDOujHl3A4b5PeHwC370g6QIhlXENBHxXL
yW36FZwBFF1ldUXv3JVni29hViHGMGnDXBaKbwaOJ/Q7wzb/j9vyOHYK3bY6rhMnLo7fGY/2d56P
Tn2BMfmDKUVcokSyZePugztIQonHpEULl9otywKoWX0qwsQWfMvJWuvS4FBtGoojcMtdEkQPoaJ4
ZoRQ57t7E0ak0k2azt4ZPqhzg2CgZ9WVc+FMqitd8p3sSbYhAd0v2dirXh+sZCib8cS76Xs2RSZi
Jtb1NNZ0KMwDi+WP4AuNh7LfSKMGSmt2PBJ5rIbRCvqi0XGAUPrwBsuq+Vb1hqgdwOBlAoafdPLC
j1sz6AkpZEoPPCvNzDe2wp2yUDRz1P4F2ZZpECVVwp/6fMql83PpHVvAvE+znwdg+seVGY6+/5Co
WsckLt/u9vRl5+KL06mXJrVLOqef56czQs5NrQuf0n8WuHIj/VAPjTFCW4cGX1z/uk4YyiQtpHEi
yRdqBSjkmt9w86UwkO9GfLEKPiWtu6L8ARlfeK0WdqQ25jd0g+zIJVKDYenx4xYCiWN7HNIyUiyh
NnMXFwvhGTIeYdKDKQQJjr1t9tAJK3uvgkF9t4TaZmB2pnZyLZvEajy6egCnoHPgc2VqHiS70p8D
j2jYK62xkzmiRyoZ8+0N46Aa+fBbDx6m89Yk+2QcGIlN/TJprOFMS9zBM0vQhSU5O7j1Ifu9PRA9
grkuKOo+PMxSScilpamwMSZwcb7PcIBMHztI/Z5aQ3QJ2m8cSZVqVjg/fr+7QgW6+yNJj+f4nI4r
Xd68QA9jje9g7naEvTv8/j9i5CYnakXyxpofVFLUS8Cl7MHtnjmf4irbf4EhpSXiFBBFtnXJBULe
eGH17eGCKL73W4lkETur8n4KMMh/Pq4rt28RcFVG0yc+DkUjfA/3vCuP7QGBCmqRUCQ9+4AMPewN
HMNJiOJZhUwDk/YdYmjTM2ydezxSoF3puirADDuwCi0Dnwtc3DyXRryrlFYIdeWhXkKiBJAyf2WX
QXyRniLRS3D3oIABpc5GhHNBr5ZuvxM7ka3mZ1KxUSdzgbEEnkL0K+sRPKCOPLrcjpb0yG3Nqthf
wmP+Wh3xHtyJlXi8O7icKaTcHfomprvDSFtUTvmXj/rbdqZVi025DKNiAepok6Cw7FxzLLvXaJ/i
7o4zXS6icm5Z0VtBRb7+4X0Aa2XPuAUMUDjsabdFs+dp90CQky+zgUEjRHh/BVBoh5XdjX4RKB6/
wQjm9EcwAoOfig4M5VHu85KMTSG+Y6PxjrcvXzKkCZ81YyACO/+Vjx1oEtU4ZWOBqBmNK3fUAOiN
YzNNFqpKlbn2Ax1SoSY77i7LkHRUVCgl3YuKwvMcQUaKrpxaCsnBZLlyD1DAkkzXQmSpT8ANOsHp
o7W0l6X5IzckltC+795YHXxa3DjNYfxLogDbEzkaMoHxcbWuxDDWdfAAbWYGkR15cmBJtxYjjoie
0N/g31JebZ1JgywIWHyr5QcgqCK2piN+axldXxKbutAdmc8SS3uwc2fA0VJnWB/uhctKrSol45G5
NTLaJQAxvDdXkOzJ9QV2S0B+D6wpnEYYeMOfCWJPYFKbT+Lk79LuD4y0v3uBIM+hrUCt9Lw3dH6S
/anA07IunrV4TzyguyCkeyRl5quJc6S35wkOaBmAql2O89Yq+frw6Ssja1O9f+L1XDFeWZiKWQBM
ZdMi+G2oLN0AvJFnnnDE4m5jd+NPKwBTDhtWKhRadbUvNU5llSQjLOR+luW1geZVtC9JKZFoZWZS
xKF+cqW1xpjDxVjeLtpmTrSuVOcivBLcguq5u/r4fW5JLDzNN4ZTcKpTEVo3ZhgF5LgCvh2dRKuM
1xkm9bErF7NDyZeny3SJV3yI/GMpCSA/odoSx9p3QNii5yT5GPXI5wCrub6jvZOTDJFZbmiSRmhG
EAlO+kALrKFjjn2ZWgm5RrAtIf79kXOilTtc3MfKlI5+uxz6Q4G3MK1Z9P/hVlBfe0d++Zq+lcoC
J3titO18o9HTUC+xWBxqxs2QOQj3JQ3D8+rUIfaeLj/9FGoad22t7Q3SKvEUCE3bcSRbppIUICKk
wtG9jiCW3/GD8neSNzpyOS8sL4xsBCK1GBoRbgeQTDTm1E0Pld2nfhQqoX/Z765wfK/ZiNLw++oK
H04wKGVVjLrVPZOYgEmy8ljT1deUsozyESPa4YuhlVpEkCMpwNvlgGQUMG6BnO4sG63b/JrEZaxu
ZTqg5D0lX2TqZgmMoDfbt8IcTAkc4sh4v/4c2jDxZug4ttlEUUn2T9Tr25XvffvnCtxYLh9zjSyU
ET+l+ISGMXPTO/stqPL1kWUvNEoYW+Iar5KPW1jccF69DgtRAZ3NgOtDuq9n6hf08rIG4Ec9pEg/
KmIdrF3kpWuQE06zBwR61Cvi7FfOWvzdpLiKtdduu6N99YwaRD9p/Jvca/8woKvjYX5MqVn7ttTr
b020GmLpxCDVkeY1Jl7PHd0MqV+pp5BhAB9TdvDcBZV8HeoC0Dt7T9y3wQHD40JRevj7pc6VJaN4
g7E2lNex3V8LjG66fPOEjXgSPxKLOG2vraOagJe2KmUSqNxOhtdS5UlVtQU7+4lKMXLwRlqhAecY
CfjpwDGUOwsfXfaUK1ksi4MKdeIOZIgsDjp4aggFfX5UElMZVCFrCMTuNcTKgGgv5uMEF3hlKMbv
71ycDVkudDwEA3Zr8teSafw6L20yMlesQD4Ilu1wvsr2lRpATcRBmwa2CEbXdSDsMyxa6kEaIzPx
q96oChqe39SQTQ2sPRsLNYezhmDz7xb2BkkU6aXaVypI1hvxI11mzIGULiiwOyiqxsPeX4XIIGWx
SQHc9OP9O4opv2mVoP4C3KYwzM9CCbhQ7qjENLtLA9IzReyGuIrNDwpLLneUIGHYt6VeIc/Gq3TN
T0VgPVyc5iyIRFH/WqsByw3Ks5uj4GD0YBLOi5XSEs9YdkwCwalyQ5hQ8pkWs6OM6LbJk1XRlLcz
vsAyAdPr8JKJN2uYKGwKWeldm0rCYAYkom7vRgDp8T4GRZ6s0S+t3rxeL/RDqd9lOAkYHNqtQdOw
Jg7SHA7HcY4wJHhGQ7IpFqwkiuSRS5/yCJmHs0EtqoWTzGbHfjIaZfV7CE4cfYVj4mKna5Ee5hFm
MMlARcboaCMuODOM01GAoHIAtsaihwflvoqpTT/MEPcaEv0QXIfhJ6ymVQyYZ1m+tuvC4rxy3NZ3
YgRJ5HwNIyIee/9b6dgfeRrS0s+c+VDAi0WGY6oIxybMkOajCwmNgQWm78zEraxSQOXWIK4dPuzQ
dvHlnUDQ92OtDb6eOMScsjvmtsEamJwsxQBjLwx3TvCKxZZi7x4ZtenQ2RJGY38CPw9ObQbE09c1
Nq4rQbfS6o5w0Y37rMGCBO1uP8fQVzdww0NP7ASR4oEYOjN8IEglimki36tGgLYcLiOvBYNTDvh/
gJQMnsVuKmHSZVQkO2J2lU5kMyiVtcCxJ1R+7vR+i50GyLyhuPAI9W8q7PRloQSuWBX/kgY+KnIR
Rtfzig9sGqo8YRMzM388/9KLRNCDcFkLZfVN41A8zrRXP0vnq/LKdVkhWNmBQGa2QR8Ss9JHFhzW
Ux/aF39XZwphwTySNNsHfSHsMPPUEHx+ZjV8wCTkctvZYdzSnAZA04Vxvch3yqlQDH1tbNj8fACr
/uSzfhu0v3uVmfIIR5GixUmUU7TDxADIucP6Q5G2C634MSPJAOHWvAUM+aulRgB3LMU7b4VwGRxh
P/i1Ns9v1HhpP3a3OHmt7QFDg6tzTQzfC79GI4i32knvPk1v8nymJvKmiR73lNL0/rOqJawdQWS1
JEOgt/vH3YAcV8ZOdOyeAPxbRcq3n5EJF4iqiiLkrjhI7MUKfANRU/ZG5CFV9YZsLGNSOBETEOa/
sy/swjcyJRZ+dyoDSmkqYk5TlJrKV57XoouhZBXcrnh1qAzggcC1wkUnNvgqjh8R8GkZVbCyKbXw
crxYPCpB8Q9/UpuOVyeaUkF5TaeWtH+S/fOkiiOKsfU3voVlGm2pTKq5s1bJ+gAshFWjRCowSkK4
PM8SnoA9Ph9YaNFKH37LXJYT5SeHvySXQ1sGFxAQR5oyE67G2T1WEgXenYnEyTdqWgyK+hVaGyK9
aMuJdqjsMoN7jCh0jxbsgVH2Kz44iAQ45hbLMDhb5Aqb2DZ5WQRjhWKFSPUD6wlHP7poNpUCUEpY
Q7hrvAp7CnUKaaf720Pt+2GwSdnVhjXTs+Rh9nMs3ouzwmShDVS3ETDC9uRaq5EOvMbJ81UNS4/y
XpWgF7NNukVNWTDhnfBfnC8jd58O0wGn8LJsYYjS7Zi5s3tBbM5J3jTfpljn/nE6k+mEnsdLiV6y
QxzrO008w6rw7gKwR956saSJLsuZpTdbqv1GUH6N45Z1mZGjwhjkhSnNe1bCqwLdSNTFNMsFpkwn
5ylpzuMxrA/n8020ACciGwKy1M3O1NvdtXa9CcnzMy3uuzxoc0vnVKYL8AfsmhzChCb8IXkiRDeF
TMhpBYUH/XA002rTZ1uZvOxeUHEiVzFc6MqZ06Oapwg3ot4NLO3vgP0iJ5LedE5DJAxXDExkBfke
XgtCeZ9ntqmORPJfMERvz0uFWmKgwFvmjREQHWA4wVk2fXcitG9WnUjoDpuKW0vXHNNkTbUgcuqH
vfPpoaTRyXsGmaBXBTtOEuYPJmPoKFxQIWtrAygQuLDO/QeHcDEHy7AwcFk1w9yleZBr7MpwjNSZ
ps45Cm0X4lKQb9iOjnbeyikx9ZugiZ/GJpvX+pn9f8rpjGhO88aJZUloKtSfRWqF/Vo+INGhu0WN
MQe2uwnr5cqlXWBFPJqtc8W6rR/J4swMCBil6ND3gHTFh3+T0r58OKThcws+OSiSxqseifksaGi4
a3U189fymNWdfq2Rk8EeHDRutzZ/2pNqgrPQ58NH0FCoFrnfcK7w7RwAXklYTFI5p0riNb/8Lk4F
701eudinu3dTIE+m7PFh4nQfKjz6r+j0Ty1/U/uBWyPOUpQgcxvrtqjJMCO47WvWbReafZUJv7ae
W+NUaOhTtA16qTbu2rU03kkmGyXYiUZwBmP3+aHIrVDBJyXPQXLiSmDhMmxZSFmQ1q5VUqmHrIPs
FaHVZ4oISZsUqKXDZXylf3iqb2vBSAKVgWe2DTPHwNNGyPFvocOaDFAcb698QByNAof6hCpKILkN
avp+OCp1uPMw2AwKyHCTJm2p9Y/YMWErLYhOMgBpozdmX36fJnIvzoPftZeiuMVI8oPEcc5F91zl
IAkFfGjYp6fjGSjH3nh02MWaI+QiaEYhYWmGsUDodogopbSMUYul29S2cj4FMLtdwj44fdMOZyyZ
A9i2WmTaWfh0NOQBUA4RCJ/CPErnIWMphcHzgzdeX4Uhm40jj8URplwWm93XmOOEJQzM6DrlQUVd
WpzO2WPQIcTsPHQfX7dZdtv9oZUybMUlAIfFPHfMq5xsMxK481Ire0ANnu92p6mM12JdNnb6JBNr
Mi/++xHIOAwRaeOziHkSDC+5KYeSTsy8j2MVYy8ulzXqYMekEWMkvnDrJJ2In6SWS6L1ogjxXc0l
ysvSFK9dKVH/nTVbRdylLRB55CJnNL43a3eINiXmk2JiyKwQvO4q2sp8OMjuMO44Ks+G+7fCltf6
er01ejtKALATXWmbkw+PMpAIaSXw/HzhTCGhghAJfE0xptC/9EJIUSsDterdxvTQ84YiI3dcdxww
yHnEmdhtaLkKalU7XuLgkSr0eG56XuEBN0kfgr1aCNf2WQ1K5AGxmDcOobQEHbEkkqG7PWQZQSA3
iod11IbTGqQvzMhL0ZV9B8u8wd6IRZPqFGw196i1Y1Hp9FPbNmCpxqDlJgZJ6TxAuPI8wPVxqmO6
c28biadIDERiQmJeCp1eGG7T/7Z3bq2sNTPRYYGtAqq49mIPmsPxxnW6U+2KyJp/Kq0Zzwe1y+xK
cVBpEgdN0Gjr8Vj/lbvlwdW+7UFsm+BhP78jTWM+ZaB3fUKhnDHI5GbAfxNJpT4dyXP63kGYiP8Z
DNnI7SSZ5nUOh2ab1fwehu5JzEhyz9zBnq5HZ+uAjT4XckUzoQHWvfIeXSO0KCmKE9OZKJlXVfv/
YPq+MNhCLU2G5r5qzSK0qLdCaX6ORvwoX74uDpaUAVcYmG/2li1fuTTqTxq9QPANvPKV/DAeypUt
XwxlJsEUoaPuh70XA3WUyAF20PMB9F6M4hvCCLJ2Nu866cma1I7PtWw9kFPFMoxjDKiLCeHyNE0f
hP+I4gluINPBg6hYKv/3P2kzpPaYu5KbIFRhxqgX4j0Lz4hoUquAmqHsg2dr6K9ptVce+lo6meq0
Q/4Gm76xYtq2IlRpDI/pOChHrnjVteMVy7ZBaNsHpIO0lTlY2HfwQi9wa5hM5hx7HYRruZqGs0UB
KQDHp/idGRr05iYhv4ZDj4Tb5+KBy8HnQT9FP4cF29vISTQQGUuMTPB4p8MqA4bXvT6PIu+OPaeR
SrvR555k81hFgsnZMOIfVYFOzFlhU6dVN9EpOLSEcfA4up7zT41UTKP0hjeE0lhBU0lTaFAQoFPZ
nE1289WI+VgA4Jyalst0IHc3dlzfAoR+86KVHpTuySC3YhgyRr+RF2kAAGAcqe6IOpriumBIYW6P
z7VBcYyygFTUHYyFopXT4wyYgEOSuuCK5khGQS/T2htCyo+bkL3flpq6Qh9LmdYlXUbZ3/WAC4/L
+rwBhmiDuOEjGAXslq9vKh+EGcX0CGCqSUu2rvA6ubyTpB9Qqkw78XEKDLYj5OHrFDHpa64Fdtt4
1LyNEJOGTSMbth//9CBOAi9xcoDpNCo6+CHOAVa5haGsGr302OeVVBWyVCN1z2u5MktnKXlCDWvU
VOgQDn6vdtHuMBL2+dLr3MxQtuRCV2ERdWLQf0+pN3ejT6KS22fThYj/JuHPAUhW75vjjNuZyTmN
gT939R86gm32YADICcepD25Ra/+bXMxYZFTz0qDHC5OkifKXTBtUb7R44B4PosDzplIWGtA4fw4I
iLlhqTKFwUCG8re97tsI6oGpOKv+d+xzpdT5izQNzlm8DaGQpwbWKYi8ZcRksOPz85Q4rrCDw15q
og6yQ4zNimizdnHlZZ+zbi1tnsMmRKEPlXkOnOllIQs32EGnT6fe1KqleoD0JyiIVD0KdYBlqJqn
9wGbTjTaoLkiZu2EuZoi+pqxj7iwf8MwB46/AJPJDKcOcU0S8bESYQC0YxlleFxtsgpf/bRw7ydf
NfIJIJy4S5bCC9UZpatq8AB/aWZ5DuFWqMUx/6XFhZQXf7imYGTQEfymCrXmXmxgQNWo/ht1Rxis
Z9ZUozRN4GSW1WypuxMe6RL6kQBJZoVMry1Z3ocFDbRRN42V89fIBO1DZxZDyda7pytN6hV5TIGJ
UNoYdeIa/6QWgQXqs0Lh+181HK4seMeULeKNTbCum//VLBNLZDekwoNEHmTEjaudxiUHHsY53MCr
v5fRVOj+iP3U+BBo9jNBG6i4fNDJAFOjLzqvlLzo7WJfB3KDMhihlM1yv9paQBJdc9k4xjcsD/KQ
80h8TkJcnNRL4OU2au496/N5jb3jpP65FP+NtTKluuNWFlpNo4hnrsAbRjVefVtjaDjbz90B6Qaw
LIpax0o8Fh3yaZt5seFeIODWaQjC9jDNus1FkrwlES6RXCW+Sa01oqzCg3oIhsokulPYLn9VTOG4
x99DzkyupEN5aei1EIg+m6QFLlytYyuNVeUwmi9OQyDCpUEz96IsxEdZA1eD/B19r1WMe7s8uQb3
q36e/pGYmYd02izq9Hq/mzc1FX8QvJrZ4FEHkw6RHSGbrwe7rK7prP1NPgfvaDGAjT8LBtZggjU6
c0ummrZ7cqkbK8gfCAm78BURfuMweDSUDdsrkKTrXDA2KPkZgPxNCubE21xT995o4M0/TRKD+ZVJ
3d+tK9nwp15wyu1qE6z+LpZR29jkIQzN7oMlhcCd0+xAV88folOHUk4I88ptuOE42fReTRDVldtB
nAs3aXazqiEBDXLdQr/dyucr0mpie/ZJPaQJZar9r4cKxpz2LU+WS2701YW8MCdp5cY+/3FXd0RC
h1Dt67LG3ZqmCkMbDR9cR7ChbRpEl4ssykN0HTBxSRKM/U+c7rig5F1Q9k919fqCkI6ORp2YTdG0
YXtatSarzHo08mwiphvZbKMzFxn9Pg2Oz8JE2CGu/aThOq8ZfWwKLu0U7IywbulKbgB+cpaCrlWK
glI/T/y1TJ4T9ty/8P8C2MNzl1r7MpT67TVvCHUIemDhvvizmDAI0GD1ETVp7/AYl18eZ0B9NEo9
VDSLhsUIxbPrHf7tbdDN2TUZwkQWQrOuCkbnHk3kqHYXmZVu5y8SA8pDw70BYqpw+4LSffenjy9h
m7z2L4vSJeKAFmMMiz6Sn7xHrnXFG9ewixNawr9mSjMar/xQYVETlVNGbVMLOqzshcVwqkgFm2XM
F8yvHb+xkFQJX6AfYwZ9HQi7NKO54OwfbOlP7sNFueVdQoUuwwB4Q+gpf+e4L+ZoJQG4c1TaRkQJ
QkTI0kXEldhhwW9Hq1Y3//9hpvfXZrTmfANNWkAa7hQrXZj4FpufM3uCgscse3PVWqV6CRbDwyKH
LS0Iym0fojKAnY9aO21EIcLDkuG6J0BKVkEAu3jvTheCLqipL0/pikbcRrZMb6BzPHSmQwgc5YYD
+nIq6yxK11atimBoI2TxCFNp7U8ZE8zol2F0WgvYrWig09dSBJtXi0ze8CrMzqvwjK6CLdFj+tvy
aiePS4ZIIQcdCZS3faDMESgODH5ZtniYxjQCFVGktczDoIU8EP26G0KybOw1yWzOQ0vtDRa5AM+a
OTd4qBbu9gCV2GdAPXilZykvxmAIA0exkLqKuDQcANLpgZ6KfLoJ8blx3B8hdPnHtHvYk4UjmFEc
o+qDiLD0NeiCIDa57M8YqjrMdFymj5jklrsCtfOhpSh/dUIuBY5zRmGf30v448+NdpbB1+4Xtd/r
m+Idi4oTUX6VTJaeeiTDNxhQyHbPbxiF2Xe61ucntYElBtRbyXVRtKDC1JEh9YkYuUy/P9Bcp9Pq
CoiXHb45XVTmytfzdiD+QoOkAd0XPO8D54j2Q5kr6EaeJYhiI1KxH9oKpaLVDUfG2QhSnpduROJG
VZDg7OsXkO4oinZ1mx6hW+2PFF2GFWq9QOlG9XrxwgBr5ras7POtbRGzyqUSKjYJJA9behmquU8Q
5wYwZLaRGSJ5N2Po9LotTiZPpv9fAueCZJautFhkOj++x4/RLd+XoEULUx+mUQsRaYXe3m+7Q7v2
IDzVKEvsGL4uUY3GHR33BdI7qDW53AkSAkoaMZwsyGfkA9Sjb6trZydaX5dWAIGUXTwKKw77YEV2
Kv1j4BXoYScNfqK1DdXHa5hVfx1IwFtiCMRy0tu2hroHEgtfxd/g5YWnrQfLZt76wu36puYguuIb
cnLGPTJtTvwLvj95QXV2pxAis5omSepUFAliw5E8Mx7mv9NpEXGa92QHVnC+HFZTXskLF59ghOMN
Y/iHlGQMGfWTZlsAE9BL4fAC6Cr451bWGKLXkRV50QnkHNbKLv27uvX03u5DHy638F/7Q9c+8KMv
NtPivtM10glc7ElR2UeL9R/mG5DLjcHMy75GEMfrP0kcK6DsKyGu3Kr8BzGa522m8lvu/H50btfQ
kj5WHA5t6B80+TcyrdJajpm6HTUoUm3FKCI44IUqeIwZENSMPHqg+LM3kuShbJ2kJNrMOwnv4e+A
pIN2ZKcI4bjEY9yuVYNS3WZRkPSKHuRAmH267sntsd0shEEgeyQXZLbxRG2cLjwmFlLIHjVB58Fw
xP++iZIuVsGN7ufJy+s/Ihw7+PdUe6o9JowNqAQEJAhvQAxodncutCyg6MEIq8PmMKJEbZ6xRrHl
VVoCooxWMRHD0QSFab6ftnaCdY9+tr/pXX3Vr2dwg8a/igQNIk0VeX3kjgb7HcvqVITMX8dnGeV1
iFV0/SIbI3NbQds9BouKsVhi5/vvRe4ZOMgFxY1m+tINnHLrGucbxcS+j4otxpHgnu+ZuIuRtLeu
xUgcifdmlfoQofVGTgHdEZQuZvscz7Mx1xlOOCldNYZDQYpYVEpqZoaOsYsBJ5xoEMQQlnZY9OTW
aT+vPwET9esuhTen+XnKjFc0v7lvKessEbVl8sHhLGccw5LhnJawqERNq7cLUbgCcW9KPkTLs2r8
k5qSZxMzT0Oyapou8xMVMYT6aWTJ8ts5TfZ820ielVS3OBtlvSRrB7385Z1neGvtUDIzk4TGQgSC
glBjvK7JndH3wsDW1VDLcNJN9vc4R78OqsXZmRe+rXx9UxxBmWkW6CWvD0acZjeiL63Cn54g3ATx
yzBpPNDVWnGbpBR1oHoUzwDLeUiyyfDdiJMfEjKnuXIo/syzICEGdE2RFkJ8t8m02zVp/A7TqS0N
5Wa5elXyQ0HefuIpVuqVzTV7vG1GjmyN8NJuA8Ykeao1s7Lf4Enr0ee8LN9aEUfj9UI1dvraLUcg
1HBgR15d0EVah64vwQ/O0YpHMKfLEJHrJ2Tpyi6nl/f1J0X3gdXJUwuWNqPuA7eOdDopu1XkgzuE
o86wS/a754+Ah54EVtLWVeB5KcIYTNac47fgijSreoWoIZKokOp5MzcO7E/U0rYotD6flIZlKkE3
k01tUhncwtqVh5qRE8xQ7f+KklDSES28b14KnvRJLowr8JsLZLr9yi3IaDBIE12QKDpCfaaGsu4p
nwQHhUL1OJ5IgQdc2wiItUlZ19Qaq7eIkiw/jfXSD7ok3sgqgL0e+Jil+xudht5PTnGL3EbgN4YW
43XFKWUCUwm0sJm2GWr3z3Ch/Yxih1IGCjPKHgjnVK4zw3d2dA+/Jj3Uz4/hqsxdXFS5n8YvvBO3
CnPxi/xwL1fodRWOYaYjZkNkcYJ/srA1MiDBjJ5nsqwYCqZM6hxBMP6ci8Fp5EoyLbB4PKWD1YGi
coljIlp4nVDkLKzcA1Oy0qv9ZwoLQmQ/Ff52iXGESKRHhymjVItwLhzKZbIf7WVX+aXZEuyluuym
W58pXM57R6iONIVM0w7HlYTlGOosXNKuUVgWi0Cdu/CYgg0STyKNYyCILWnN/o2GObHOw0T1Jpb7
rHkZo3ls2V3iwxWH/Sj6+peeh8NsO2nol8qHdvaqyIx55TTrmtN2ajDqNc+lYiosVFdOONkeSx3E
tgyBMQNpdknRnjDXPXiW3d51AISVwG6qmAxgyPDP3dsubRHgHHh6oX6wEv4llZ09VZ6pIzCpwoTE
GtPP+hi3HmLVrpASkqKd/eWNXfu1A4Dpfqk50fOPw5Gso34oOTomBczzvm6BkYeUl4rMsSICznTH
v9OUlFB5kQlH+/Zh24Qo4aF7kuDaL+zKnSrlf8pg96/8RguzIkVqYu39iktWS4JingE5qYCihuCn
opSSgRV0S4mdwTU9cE7jqsI8tlKG+M/jlWD3xGA0RDI3VQ88d7A4b8dt2/mwDTVkJ9KlrVMxzcCI
c7ghrVGjDi1abNzG0+s0zjr+KxiXZ3kDTIvdArM2IUpirTIdYMxEYxghgiG+bYMOd0JMcTtgShcE
n9O1SIV9p5tFYWhbMb2XLSo9XTrIK9xkokyCFM2dj6ka//j9L2csgoSnT8yjLgGxcKL/NFWqWqge
XTmbGI8JUH/GuFGuBdkbN64v1FF/HourN7a1qoGIGOJEe0lwU/gftttm8vT8JovX1CGLMPPUArfv
fbmOB377/s9ZVgMhjnpzmG84RmPI/wnWynaKEYSGEbjOKt19Q7AKOfpy/9DqLhDQ/dYw0Hg+Ot8P
1AsKLImX2hEzTOwRLWoZvpvCQ8ni+tgdJp91Lt5V9xSnNwtHeZRMUwlZd6kpiB7gcGSTF5iRS3dG
etuZJ912HephbRZai1jnqw84ZxtFNKMWT/WYMpTSsGoapx4nv58QH/jYOHYuBIHE2Clo8fNf1q3q
1lYY0wATC3GA/KW9gId8HRAIEqK4Ew/jxxVBSbmY2kYkXK6wk/Ck4b/MejUWTJdIKKqi0yYTqKvY
c7zqgGmcY2pd6ByXtrVwos0Xmyqb/BSF+yoAnV5kZmT5uyO7cZc63FOqJKkANv4+Y93Ebgs+rfih
tgflYkA/QeCBY0ASI972jqVxG2ZQ56BjdfvO2uGIxAN6JqogRYc2gUQe5OogcKvXm3WajASX1zNy
j+Pgw+kzik/JAqweiEf/x5O72s6zTWIDC0iahXCssO34P3L9cqUd4A07YrkDmcWU1/EWfTd7+SA9
GA0w4QC+5tv23hUVG9dQv8jNY5A7D6tMeDgLfOfuvvFjU66GDt089e0Kol4ytQhuKYm4WcKrnVXq
aU8LCemNG+6IyThcfRAw6mcm9M4vFXa7YjgzG0Rt6jTbZATAhg9uJB1ZkyIPuYZrS/MjR2VHM6X6
U4+FjRh35C71/u6gh3hdkQwjB1jc1bsgJNNnTMHoOD+g3FmGW6WFEmB8K69MtJ7AgD7GNrxef/Cj
8UNWEVYGKhR4yd64GPMAgL+8awJyausPaGAjN/FibTO5Hq8Zw/QWQe/eMbmXfDd032lX3AyhL7g3
Mxzcttkn0xhjW3cd1S8UFTXcKEiQuUag9EffHVTp7p+wEVBTYjhomMbWKiG0NIPkKvz1L5wbjoLt
j/SzYzvRicPpKBAWbD0iil+c5jOsPJo3Wt6XRe3Q8k153EKq8vGGjFiOVK08m+7cIP19yxhcuVAM
sgn08EuR0dU0CP5lmPbNO2s0N/mVOy3ZSEXtTQw0tqZ4zglC2wW1Jb0vE4cIjJIELBH3P1oHUz0g
ZrjDprdyzu8ccSfbP2onn7toDWPheCxbHDrlAmgOur7PjaS/CK22CfQnm0Tolj6oB7WZ8Tbdj8vL
kH4sB9dftSCMhjhTfttl5CEpL13ZJkEzl5TBXKdwDJmME8HCydDn0avLoHIOBhelxEFGdahRSO4o
xaJwfPzGiYUfeG1wUPvl0K+YuMXK7lTy48casf3Vyy4xlu4pr9Ij+mX9gf0Etj2X7hZXCXDiRy+e
97ppdfc2Z1bsgprR7PJ4mle7bNGeRA0CPgBv4rDg14efaVV/DJV43vG8Its3oY6+ew05SwtDi6p3
croikU2BKFsq2b44a7Ip/rHk7vMj9mG3emWooOAuqe9dHTqcMRo2RgHdPQ2a3OtJk5NvXLzc2Ufo
ewgUsnL0djzGY03sTH023LB/jhArucqBadP3REayr0xDXwpMjMpdA+XZxhFYi5vjm7cDzLAKPKd3
oW9HnIeoGLjEYvgc1NLxTQSYqdnfx4GMyL1Uw64PV6eGYGXaRpdWcd/vSmTReE8qDipcAwTH8aF+
PKu+1z3voDHbl261tXQJsmMX9ubiQxi3AVXoNY6yIMeUqZ21TZui6A9WpG+GyBd8Xth/EzEIMLN5
r/wiWYWLIR960BvNR4CfMzjLtffc+3jmRjaDZBRe6bAA9o1I3TQMlwhganufq7GGBWgELTy6Pr7a
gepIXjCLSoQRZ6QwU5N/BXQi3PZp3j8lMq/nY01eSpy9f3idoOZ4zkPwghaIgrM+z9v0cuV+KR1V
0gM6rM6iRJUSQy5oAEfH0wsHAA44rNGBMxEqTHwUh1Lc43Miplh+vH+mN2TQvB5+9NIyM2VeGFQU
U2OXm1e9jo1RPSp4T27jFyL25qENtyLx5cl7S229lUWuVfroosJOFovjS7oigu/Tc7iBct78YrPt
9FhRQ6O5p3knSYNA++SjOk251GrATBVueRCyKaVl747+UFzAOl9Phm0dZpFt1r/A97x2SKTMhyZ5
7vZUn+iv5KljBMRLebKvyUza1/+D8E0WWHLxjtt2bpkhtBXehVtydyEqWDSSQV0rNX6reIgVD2Q7
szUYsR/uFdFWE65legaqcwc6LDztj0VdvYe7kdCVdkG9k/oLECeXUjBV5RMD22JdlMGD1xyko5Zx
sRikGWoeuJEL8nLOxXePmvKxO4uq+8LFHcmT+4/sfT98GdJd41FB/tzwAUkdLWVGvIEoOp8XSosh
3nigRBhqTkhtPCGJ6pxi3mlwvj05rpffCE6dXRD5Ek+V9br0vNN0ApM8Gxhr5S2JfbBn5l9qw6Ki
FtjW37t5ZyhRJvNY2JXTWa7B/5RSQLFA0XdaeiC6PWg8HV6bHB/Lr1kBE5nmFAtKRmq4lIXfDZG5
A9t65ZSe4bg5T++ksyHaIwS6FrLNnqHkCvsou7I+PY+40GSVJnGB89XaBBIJKVLIMu4YUoAxqLcC
zDF0prfnJ1iUPR/Oqr3FkuMwURbOj/tQO7pYRmrm9rDUPjkNZRzVI4zSk7M1Z6vlvhcl0IMiybhh
Asxagd+eLOO79AH+on8tbGjNoDk402Js+wkaJH37/MB+PUGP9gyelF69xLDb+ZzK+gP3QyYmR1nE
c5FCRfxWPcZEewP67m5bpX+n2rpodExz21B4CozQqyNsQI5XKh98YwrSzeNmpfo4PK9ZmbqdD7PG
2PBT4/3UTLVcWsPswQf4n9RJfY2dyLO9VHw+OHQ8ssaQqBCwDJakCuvinFQ8sJ3GAhipCof5g2ZO
O5VCYiRL+6U8cO8VRvDkzFWlmpJt6NEYK/9Ht9rKRnItKDVFi7aYQcuzk57lxVoCcC62CaovCLqc
FsyHpOuB0oqp+YPaCoeihb4IgoWAQElxr0W7mc0iWNJCf4qa6R43b8hy1zNI+1cxYfwVMhHRivkL
P+Jl21J0mJQIFUGNvAul5W90wAnu+BEeVu8U+IwvjcpUIQV00HOklGF56QmRpT+iLbGsElEOupB/
9IuwYs4xch7DM82YAwp3sYWzy6aQ0TwwLZoldQga4YMCGdy6R7IBgCRaCZiXwRUVfehY7QFTzLBa
Eq7uC2+lzeuQKohQvGqkLf2lu3XP+IEtc5/Tq954EYl7kQw+G09MVDve//fV1PEKDF73e8RRW5/a
jH++8l14W1CgTCAiBulFL7PXYy9kHKnt47nr5d/hpFCaMdmQF+w0aY3ZsziNk194oL30YkKfcgrw
iIwkUo2X8qbYtr4lNalmH8o6HgcgK8peXh2Vl5oTZiJ9OpsDX4KFc+qHyQfuHp1DCHFTGKivueQA
/N0f46LRUPb+/6o0gNOBDILfelf/nFsVJtya4lO7YzDa0fg206PjpJ3S+WpYIy5DEthtC9IvvPz2
w9bLwUOkJ5BteylhPFXDbFSfc6rFarXJ1cxb2AgH3r/cSXMmWbIYV6WAHwDsK4mvNGyEmpFpnxR3
RLVOI/VVQ2k70En248QbGOEKrekD8eFGzulCLZOrcuZriZZbuG2zlj0xLw1Az+eWBYGdQ0XGnU1v
Ow6fRA6pKU/dWVC+Ci5tEuqvm6HFiRPuZKSi6ppVzxCq3KvNh4HwJBJBybnM7pOUEe6IcGN8KlV7
gCtBp73ebNazoOCVv+CBVu4PD226HZ6y4gb71IT1Xor25vyEtnyx9J1pqed9FzulvcVbFEYPicAN
/QvM5N7xgxFq2/TMSN6zcHVE1icC1lX5BfSExFBsE5NvtL8pRiw0juSZ3Tv7r01JFKiWVQZr5UWT
908kOiph4N/j+f/8DdQspIMzxQJCPI3J0Dyy5PW2kRZxIiXP6NnM8BZOIRP3eNCsvOkS7jrBHEAA
5BSjlpBMBX+sSeiQw4Ga8QFsLqjSras1ApiQIkxdRnL6tof/00Pg+pDV11F09ZglSUdZpCCCZ+qN
AfZkLZzRrrKb/9dbdnJGoboPJWXrEP0LnZ1x5Bill8nkKeiRDqpibopTUaVNkzQNKaQ43tUzPGV2
nFUsX1aGNZ+HjYq20GJpt2ofI2dQutCj5yo/M6jKOgjzK/NhtH/djdat9HcKlhNP4fEpoDrnEaox
1xyqA6NOC35dZzPseTD58E6kuvmNexAItTAO041x6SUg2BZrB6l2TOZfT5n/p2dISvNZpFj78iIY
nPGHDK8la5FMr2EScGecZP1f2DwUt6UXScA0sgMbCCKj5daCMp+eTg0J645Qc3b1quR56+kRKcw8
gpggSPDRM2rzdhDm2Da+c4K1tzEf6vLdm3LXdO6nGBDcoftZ/qRMXND5d7XvVQQJWbRgrNVkMr4P
viZu6nM7KhdV40CJhhy8vnnrQ2JAUwBxhw1r/aTGadUP5kyJrrGHRL6c9W03nGbwuXhr+dGu5Nfw
izsf9WHi2ZKJucjGt6t7wfej78EyKTsHm9XHU+TIIYnq8rbbxQtsG+5wMY8Zt0NyeI4/fd1wAiQY
FBfdIUMHvsAbBlQm3sM+nJVJ4DbsdQTdZdGLWLeg8l1z+9PnlS+5C5MxaE/6Bd3lupwLCmTjIOvN
1QbZTKH9F1fxGvDuPTVJO+1eTzdxTo2aCtOAShFElCPhQAc2XoTMeLwMfm5WURZGK8zT7sqtRFBF
7kDR+UIRRHrygaGp2Sk8hsV3FCu3gM6rqdKQCMIOqA545a/dVHuw9SVXOJKf0GUTbaOuB9FMKcR9
wfB8npJcsLw5rz1hvQRJuRstOsFCs8/Va703ZlhfWDBhMvrzqmXof+tdwDbIPfdcH1vm5nuhgcgt
gy0ywpR7tHTVThP/AyFMvcY0fuju3Lhks+bsxkVPnSZKeLbWMZfcbxMNAGGmSQ04tV0wBKeudQQX
ieA9FgMkmSzzvNnm64Ic/Hwe3IzGYFuXg9zNEMt2a+TxWLR35RWrcZV9uhDAiJypDdL/SDMXOidb
Sl4xmZaQH53XeRG7K1dK5KBoYOKK+Qya7PoVeeigrSF15FyxIGB7rVU7Pajv/dIchmXNSA==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 14 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 14 downto 0 );
    full : out STD_LOGIC;
    empty : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "rtcc_fifo_generator_0_0";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 : entity is "fifo_generator_v13_2_6,Vivado 2021.2";
end zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 15;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 15;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 0;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 0;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 511;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 510;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  full <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.zxnexys_zxrtc_0_0_fifo_generator_v13_2_6
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(9 downto 0) => NLW_U0_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(14 downto 0) => din(14 downto 0),
      dout(14 downto 0) => dout(14 downto 0),
      empty => empty,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => rd_en,
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => NLW_U0_underflow_UNCONNECTED,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => NLW_U0_wr_ack_UNCONNECTED,
      wr_clk => '0',
      wr_data_count(9 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_1 is
  port (
    clk : in STD_LOGIC;
    srst : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 13 downto 0 );
    wr_en : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 13 downto 0 );
    full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    empty : out STD_LOGIC;
    underflow : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_1 : entity is "rtcc_fifo_generator_0_1,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_1 : entity is "yes";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_1 : entity is "rtcc_fifo_generator_0_1";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_1 : entity is "fifo_generator_v13_2_6,Vivado 2021.2";
end zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_1;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_1 is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_U0_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_aw_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_b_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_r_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_w_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axis_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_arvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_awvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_bready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_rready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axi_wvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_m_axis_tvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axis_tready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_axi_ar_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_ar_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_aw_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_b_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_U0_axi_r_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_r_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axi_w_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_axis_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal NLW_U0_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_m_axi_araddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_arburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_arcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_arlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_arprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_arqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_arsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_aruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awaddr_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_U0_m_axi_awburst_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_m_axi_awcache_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awlen_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_awlock_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_awprot_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awqos_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awregion_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_m_axi_awsize_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_U0_m_axi_awuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_m_axi_wid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axi_wstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axi_wuser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tdata_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_U0_m_axis_tdest_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tkeep_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tstrb_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_m_axis_tuser_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_buser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_ruser_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_U0_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute C_ADD_NGC_CONSTRAINT : integer;
  attribute C_ADD_NGC_CONSTRAINT of U0 : label is 0;
  attribute C_APPLICATION_TYPE_AXIS : integer;
  attribute C_APPLICATION_TYPE_AXIS of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RACH : integer;
  attribute C_APPLICATION_TYPE_RACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_RDCH : integer;
  attribute C_APPLICATION_TYPE_RDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WACH : integer;
  attribute C_APPLICATION_TYPE_WACH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WDCH : integer;
  attribute C_APPLICATION_TYPE_WDCH of U0 : label is 0;
  attribute C_APPLICATION_TYPE_WRCH : integer;
  attribute C_APPLICATION_TYPE_WRCH of U0 : label is 0;
  attribute C_AXIS_TDATA_WIDTH : integer;
  attribute C_AXIS_TDATA_WIDTH of U0 : label is 8;
  attribute C_AXIS_TDEST_WIDTH : integer;
  attribute C_AXIS_TDEST_WIDTH of U0 : label is 1;
  attribute C_AXIS_TID_WIDTH : integer;
  attribute C_AXIS_TID_WIDTH of U0 : label is 1;
  attribute C_AXIS_TKEEP_WIDTH : integer;
  attribute C_AXIS_TKEEP_WIDTH of U0 : label is 1;
  attribute C_AXIS_TSTRB_WIDTH : integer;
  attribute C_AXIS_TSTRB_WIDTH of U0 : label is 1;
  attribute C_AXIS_TUSER_WIDTH : integer;
  attribute C_AXIS_TUSER_WIDTH of U0 : label is 4;
  attribute C_AXIS_TYPE : integer;
  attribute C_AXIS_TYPE of U0 : label is 0;
  attribute C_AXI_ADDR_WIDTH : integer;
  attribute C_AXI_ADDR_WIDTH of U0 : label is 32;
  attribute C_AXI_ARUSER_WIDTH : integer;
  attribute C_AXI_ARUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_AWUSER_WIDTH : integer;
  attribute C_AXI_AWUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_BUSER_WIDTH : integer;
  attribute C_AXI_BUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_DATA_WIDTH : integer;
  attribute C_AXI_DATA_WIDTH of U0 : label is 64;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 1;
  attribute C_AXI_LEN_WIDTH : integer;
  attribute C_AXI_LEN_WIDTH of U0 : label is 8;
  attribute C_AXI_LOCK_WIDTH : integer;
  attribute C_AXI_LOCK_WIDTH of U0 : label is 1;
  attribute C_AXI_RUSER_WIDTH : integer;
  attribute C_AXI_RUSER_WIDTH of U0 : label is 1;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_AXI_WUSER_WIDTH : integer;
  attribute C_AXI_WUSER_WIDTH of U0 : label is 1;
  attribute C_COMMON_CLOCK : integer;
  attribute C_COMMON_CLOCK of U0 : label is 1;
  attribute C_COUNT_TYPE : integer;
  attribute C_COUNT_TYPE of U0 : label is 0;
  attribute C_DATA_COUNT_WIDTH : integer;
  attribute C_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_DEFAULT_VALUE : string;
  attribute C_DEFAULT_VALUE of U0 : label is "BlankString";
  attribute C_DIN_WIDTH : integer;
  attribute C_DIN_WIDTH of U0 : label is 14;
  attribute C_DIN_WIDTH_AXIS : integer;
  attribute C_DIN_WIDTH_AXIS of U0 : label is 1;
  attribute C_DIN_WIDTH_RACH : integer;
  attribute C_DIN_WIDTH_RACH of U0 : label is 32;
  attribute C_DIN_WIDTH_RDCH : integer;
  attribute C_DIN_WIDTH_RDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WACH : integer;
  attribute C_DIN_WIDTH_WACH of U0 : label is 1;
  attribute C_DIN_WIDTH_WDCH : integer;
  attribute C_DIN_WIDTH_WDCH of U0 : label is 64;
  attribute C_DIN_WIDTH_WRCH : integer;
  attribute C_DIN_WIDTH_WRCH of U0 : label is 2;
  attribute C_DOUT_RST_VAL : string;
  attribute C_DOUT_RST_VAL of U0 : label is "0";
  attribute C_DOUT_WIDTH : integer;
  attribute C_DOUT_WIDTH of U0 : label is 14;
  attribute C_ENABLE_RLOCS : integer;
  attribute C_ENABLE_RLOCS of U0 : label is 0;
  attribute C_ENABLE_RST_SYNC : integer;
  attribute C_ENABLE_RST_SYNC of U0 : label is 1;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE : integer;
  attribute C_ERROR_INJECTION_TYPE of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_AXIS : integer;
  attribute C_ERROR_INJECTION_TYPE_AXIS of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RACH : integer;
  attribute C_ERROR_INJECTION_TYPE_RACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_RDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_RDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WACH : integer;
  attribute C_ERROR_INJECTION_TYPE_WACH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WDCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WDCH of U0 : label is 0;
  attribute C_ERROR_INJECTION_TYPE_WRCH : integer;
  attribute C_ERROR_INJECTION_TYPE_WRCH of U0 : label is 0;
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_FULL_FLAGS_RST_VAL : integer;
  attribute C_FULL_FLAGS_RST_VAL of U0 : label is 0;
  attribute C_HAS_ALMOST_EMPTY : integer;
  attribute C_HAS_ALMOST_EMPTY of U0 : label is 0;
  attribute C_HAS_ALMOST_FULL : integer;
  attribute C_HAS_ALMOST_FULL of U0 : label is 0;
  attribute C_HAS_AXIS_TDATA : integer;
  attribute C_HAS_AXIS_TDATA of U0 : label is 1;
  attribute C_HAS_AXIS_TDEST : integer;
  attribute C_HAS_AXIS_TDEST of U0 : label is 0;
  attribute C_HAS_AXIS_TID : integer;
  attribute C_HAS_AXIS_TID of U0 : label is 0;
  attribute C_HAS_AXIS_TKEEP : integer;
  attribute C_HAS_AXIS_TKEEP of U0 : label is 0;
  attribute C_HAS_AXIS_TLAST : integer;
  attribute C_HAS_AXIS_TLAST of U0 : label is 0;
  attribute C_HAS_AXIS_TREADY : integer;
  attribute C_HAS_AXIS_TREADY of U0 : label is 1;
  attribute C_HAS_AXIS_TSTRB : integer;
  attribute C_HAS_AXIS_TSTRB of U0 : label is 0;
  attribute C_HAS_AXIS_TUSER : integer;
  attribute C_HAS_AXIS_TUSER of U0 : label is 1;
  attribute C_HAS_AXI_ARUSER : integer;
  attribute C_HAS_AXI_ARUSER of U0 : label is 0;
  attribute C_HAS_AXI_AWUSER : integer;
  attribute C_HAS_AXI_AWUSER of U0 : label is 0;
  attribute C_HAS_AXI_BUSER : integer;
  attribute C_HAS_AXI_BUSER of U0 : label is 0;
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_AXI_RD_CHANNEL : integer;
  attribute C_HAS_AXI_RD_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_RUSER : integer;
  attribute C_HAS_AXI_RUSER of U0 : label is 0;
  attribute C_HAS_AXI_WR_CHANNEL : integer;
  attribute C_HAS_AXI_WR_CHANNEL of U0 : label is 1;
  attribute C_HAS_AXI_WUSER : integer;
  attribute C_HAS_AXI_WUSER of U0 : label is 0;
  attribute C_HAS_BACKUP : integer;
  attribute C_HAS_BACKUP of U0 : label is 0;
  attribute C_HAS_DATA_COUNT : integer;
  attribute C_HAS_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_AXIS : integer;
  attribute C_HAS_DATA_COUNTS_AXIS of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RACH : integer;
  attribute C_HAS_DATA_COUNTS_RACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_RDCH : integer;
  attribute C_HAS_DATA_COUNTS_RDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WACH : integer;
  attribute C_HAS_DATA_COUNTS_WACH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WDCH : integer;
  attribute C_HAS_DATA_COUNTS_WDCH of U0 : label is 0;
  attribute C_HAS_DATA_COUNTS_WRCH : integer;
  attribute C_HAS_DATA_COUNTS_WRCH of U0 : label is 0;
  attribute C_HAS_INT_CLK : integer;
  attribute C_HAS_INT_CLK of U0 : label is 0;
  attribute C_HAS_MASTER_CE : integer;
  attribute C_HAS_MASTER_CE of U0 : label is 0;
  attribute C_HAS_MEMINIT_FILE : integer;
  attribute C_HAS_MEMINIT_FILE of U0 : label is 0;
  attribute C_HAS_OVERFLOW : integer;
  attribute C_HAS_OVERFLOW of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_AXIS : integer;
  attribute C_HAS_PROG_FLAGS_AXIS of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RACH : integer;
  attribute C_HAS_PROG_FLAGS_RACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_RDCH : integer;
  attribute C_HAS_PROG_FLAGS_RDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WACH : integer;
  attribute C_HAS_PROG_FLAGS_WACH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WDCH : integer;
  attribute C_HAS_PROG_FLAGS_WDCH of U0 : label is 0;
  attribute C_HAS_PROG_FLAGS_WRCH : integer;
  attribute C_HAS_PROG_FLAGS_WRCH of U0 : label is 0;
  attribute C_HAS_RD_DATA_COUNT : integer;
  attribute C_HAS_RD_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_RD_RST : integer;
  attribute C_HAS_RD_RST of U0 : label is 0;
  attribute C_HAS_RST : integer;
  attribute C_HAS_RST of U0 : label is 0;
  attribute C_HAS_SLAVE_CE : integer;
  attribute C_HAS_SLAVE_CE of U0 : label is 0;
  attribute C_HAS_SRST : integer;
  attribute C_HAS_SRST of U0 : label is 1;
  attribute C_HAS_UNDERFLOW : integer;
  attribute C_HAS_UNDERFLOW of U0 : label is 1;
  attribute C_HAS_VALID : integer;
  attribute C_HAS_VALID of U0 : label is 0;
  attribute C_HAS_WR_ACK : integer;
  attribute C_HAS_WR_ACK of U0 : label is 1;
  attribute C_HAS_WR_DATA_COUNT : integer;
  attribute C_HAS_WR_DATA_COUNT of U0 : label is 0;
  attribute C_HAS_WR_RST : integer;
  attribute C_HAS_WR_RST of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE : integer;
  attribute C_IMPLEMENTATION_TYPE of U0 : label is 0;
  attribute C_IMPLEMENTATION_TYPE_AXIS : integer;
  attribute C_IMPLEMENTATION_TYPE_AXIS of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RACH : integer;
  attribute C_IMPLEMENTATION_TYPE_RACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_RDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_RDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WACH : integer;
  attribute C_IMPLEMENTATION_TYPE_WACH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WDCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WDCH of U0 : label is 1;
  attribute C_IMPLEMENTATION_TYPE_WRCH : integer;
  attribute C_IMPLEMENTATION_TYPE_WRCH of U0 : label is 1;
  attribute C_INIT_WR_PNTR_VAL : integer;
  attribute C_INIT_WR_PNTR_VAL of U0 : label is 0;
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_MEMORY_TYPE : integer;
  attribute C_MEMORY_TYPE of U0 : label is 1;
  attribute C_MIF_FILE_NAME : string;
  attribute C_MIF_FILE_NAME of U0 : label is "BlankString";
  attribute C_MSGON_VAL : integer;
  attribute C_MSGON_VAL of U0 : label is 1;
  attribute C_OPTIMIZATION_MODE : integer;
  attribute C_OPTIMIZATION_MODE of U0 : label is 0;
  attribute C_OVERFLOW_LOW : integer;
  attribute C_OVERFLOW_LOW of U0 : label is 0;
  attribute C_POWER_SAVING_MODE : integer;
  attribute C_POWER_SAVING_MODE of U0 : label is 0;
  attribute C_PRELOAD_LATENCY : integer;
  attribute C_PRELOAD_LATENCY of U0 : label is 0;
  attribute C_PRELOAD_REGS : integer;
  attribute C_PRELOAD_REGS of U0 : label is 1;
  attribute C_PRIM_FIFO_TYPE : string;
  attribute C_PRIM_FIFO_TYPE of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_AXIS : string;
  attribute C_PRIM_FIFO_TYPE_AXIS of U0 : label is "1kx18";
  attribute C_PRIM_FIFO_TYPE_RACH : string;
  attribute C_PRIM_FIFO_TYPE_RACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_RDCH : string;
  attribute C_PRIM_FIFO_TYPE_RDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WACH : string;
  attribute C_PRIM_FIFO_TYPE_WACH of U0 : label is "512x36";
  attribute C_PRIM_FIFO_TYPE_WDCH : string;
  attribute C_PRIM_FIFO_TYPE_WDCH of U0 : label is "1kx36";
  attribute C_PRIM_FIFO_TYPE_WRCH : string;
  attribute C_PRIM_FIFO_TYPE_WRCH of U0 : label is "512x36";
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL of U0 : label is 4;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH of U0 : label is 1022;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_EMPTY_THRESH_NEGATE_VAL of U0 : label is 5;
  attribute C_PROG_EMPTY_TYPE : integer;
  attribute C_PROG_EMPTY_TYPE of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_AXIS : integer;
  attribute C_PROG_EMPTY_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RACH : integer;
  attribute C_PROG_EMPTY_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_RDCH : integer;
  attribute C_PROG_EMPTY_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WACH : integer;
  attribute C_PROG_EMPTY_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WDCH : integer;
  attribute C_PROG_EMPTY_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_EMPTY_TYPE_WRCH : integer;
  attribute C_PROG_EMPTY_TYPE_WRCH of U0 : label is 0;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL of U0 : label is 511;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_AXIS of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_RDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WACH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WDCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH : integer;
  attribute C_PROG_FULL_THRESH_ASSERT_VAL_WRCH of U0 : label is 1023;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL : integer;
  attribute C_PROG_FULL_THRESH_NEGATE_VAL of U0 : label is 510;
  attribute C_PROG_FULL_TYPE : integer;
  attribute C_PROG_FULL_TYPE of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_AXIS : integer;
  attribute C_PROG_FULL_TYPE_AXIS of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RACH : integer;
  attribute C_PROG_FULL_TYPE_RACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_RDCH : integer;
  attribute C_PROG_FULL_TYPE_RDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WACH : integer;
  attribute C_PROG_FULL_TYPE_WACH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WDCH : integer;
  attribute C_PROG_FULL_TYPE_WDCH of U0 : label is 0;
  attribute C_PROG_FULL_TYPE_WRCH : integer;
  attribute C_PROG_FULL_TYPE_WRCH of U0 : label is 0;
  attribute C_RACH_TYPE : integer;
  attribute C_RACH_TYPE of U0 : label is 0;
  attribute C_RDCH_TYPE : integer;
  attribute C_RDCH_TYPE of U0 : label is 0;
  attribute C_RD_DATA_COUNT_WIDTH : integer;
  attribute C_RD_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_RD_DEPTH : integer;
  attribute C_RD_DEPTH of U0 : label is 512;
  attribute C_RD_FREQ : integer;
  attribute C_RD_FREQ of U0 : label is 1;
  attribute C_RD_PNTR_WIDTH : integer;
  attribute C_RD_PNTR_WIDTH of U0 : label is 9;
  attribute C_REG_SLICE_MODE_AXIS : integer;
  attribute C_REG_SLICE_MODE_AXIS of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RACH : integer;
  attribute C_REG_SLICE_MODE_RACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_RDCH : integer;
  attribute C_REG_SLICE_MODE_RDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WACH : integer;
  attribute C_REG_SLICE_MODE_WACH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WDCH : integer;
  attribute C_REG_SLICE_MODE_WDCH of U0 : label is 0;
  attribute C_REG_SLICE_MODE_WRCH : integer;
  attribute C_REG_SLICE_MODE_WRCH of U0 : label is 0;
  attribute C_SELECT_XPM : integer;
  attribute C_SELECT_XPM of U0 : label is 0;
  attribute C_SYNCHRONIZER_STAGE : integer;
  attribute C_SYNCHRONIZER_STAGE of U0 : label is 2;
  attribute C_UNDERFLOW_LOW : integer;
  attribute C_UNDERFLOW_LOW of U0 : label is 0;
  attribute C_USE_COMMON_OVERFLOW : integer;
  attribute C_USE_COMMON_OVERFLOW of U0 : label is 0;
  attribute C_USE_COMMON_UNDERFLOW : integer;
  attribute C_USE_COMMON_UNDERFLOW of U0 : label is 0;
  attribute C_USE_DEFAULT_SETTINGS : integer;
  attribute C_USE_DEFAULT_SETTINGS of U0 : label is 0;
  attribute C_USE_DOUT_RST : integer;
  attribute C_USE_DOUT_RST of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_ECC_AXIS : integer;
  attribute C_USE_ECC_AXIS of U0 : label is 0;
  attribute C_USE_ECC_RACH : integer;
  attribute C_USE_ECC_RACH of U0 : label is 0;
  attribute C_USE_ECC_RDCH : integer;
  attribute C_USE_ECC_RDCH of U0 : label is 0;
  attribute C_USE_ECC_WACH : integer;
  attribute C_USE_ECC_WACH of U0 : label is 0;
  attribute C_USE_ECC_WDCH : integer;
  attribute C_USE_ECC_WDCH of U0 : label is 0;
  attribute C_USE_ECC_WRCH : integer;
  attribute C_USE_ECC_WRCH of U0 : label is 0;
  attribute C_USE_EMBEDDED_REG : integer;
  attribute C_USE_EMBEDDED_REG of U0 : label is 0;
  attribute C_USE_FIFO16_FLAGS : integer;
  attribute C_USE_FIFO16_FLAGS of U0 : label is 0;
  attribute C_USE_FWFT_DATA_COUNT : integer;
  attribute C_USE_FWFT_DATA_COUNT of U0 : label is 1;
  attribute C_USE_PIPELINE_REG : integer;
  attribute C_USE_PIPELINE_REG of U0 : label is 0;
  attribute C_VALID_LOW : integer;
  attribute C_VALID_LOW of U0 : label is 0;
  attribute C_WACH_TYPE : integer;
  attribute C_WACH_TYPE of U0 : label is 0;
  attribute C_WDCH_TYPE : integer;
  attribute C_WDCH_TYPE of U0 : label is 0;
  attribute C_WRCH_TYPE : integer;
  attribute C_WRCH_TYPE of U0 : label is 0;
  attribute C_WR_ACK_LOW : integer;
  attribute C_WR_ACK_LOW of U0 : label is 0;
  attribute C_WR_DATA_COUNT_WIDTH : integer;
  attribute C_WR_DATA_COUNT_WIDTH of U0 : label is 10;
  attribute C_WR_DEPTH : integer;
  attribute C_WR_DEPTH of U0 : label is 512;
  attribute C_WR_DEPTH_AXIS : integer;
  attribute C_WR_DEPTH_AXIS of U0 : label is 1024;
  attribute C_WR_DEPTH_RACH : integer;
  attribute C_WR_DEPTH_RACH of U0 : label is 16;
  attribute C_WR_DEPTH_RDCH : integer;
  attribute C_WR_DEPTH_RDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WACH : integer;
  attribute C_WR_DEPTH_WACH of U0 : label is 16;
  attribute C_WR_DEPTH_WDCH : integer;
  attribute C_WR_DEPTH_WDCH of U0 : label is 1024;
  attribute C_WR_DEPTH_WRCH : integer;
  attribute C_WR_DEPTH_WRCH of U0 : label is 16;
  attribute C_WR_FREQ : integer;
  attribute C_WR_FREQ of U0 : label is 1;
  attribute C_WR_PNTR_WIDTH : integer;
  attribute C_WR_PNTR_WIDTH of U0 : label is 9;
  attribute C_WR_PNTR_WIDTH_AXIS : integer;
  attribute C_WR_PNTR_WIDTH_AXIS of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_RACH : integer;
  attribute C_WR_PNTR_WIDTH_RACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_RDCH : integer;
  attribute C_WR_PNTR_WIDTH_RDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WACH : integer;
  attribute C_WR_PNTR_WIDTH_WACH of U0 : label is 4;
  attribute C_WR_PNTR_WIDTH_WDCH : integer;
  attribute C_WR_PNTR_WIDTH_WDCH of U0 : label is 10;
  attribute C_WR_PNTR_WIDTH_WRCH : integer;
  attribute C_WR_PNTR_WIDTH_WRCH of U0 : label is 4;
  attribute C_WR_RESPONSE_LATENCY : integer;
  attribute C_WR_RESPONSE_LATENCY of U0 : label is 1;
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of U0 : label is "true";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 core_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME core_clk, FREQ_HZ 28000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN rtcc_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of empty : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ EMPTY";
  attribute X_INTERFACE_INFO of full : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE FULL";
  attribute X_INTERFACE_INFO of rd_en : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_EN";
  attribute X_INTERFACE_INFO of wr_en : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_EN";
  attribute X_INTERFACE_INFO of din : signal is "xilinx.com:interface:fifo_write:1.0 FIFO_WRITE WR_DATA";
  attribute X_INTERFACE_INFO of dout : signal is "xilinx.com:interface:fifo_read:1.0 FIFO_READ RD_DATA";
begin
  empty <= \<const0>\;
  full <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.\zxnexys_zxrtc_0_0_fifo_generator_v13_2_6__parameterized1\
     port map (
      almost_empty => NLW_U0_almost_empty_UNCONNECTED,
      almost_full => NLW_U0_almost_full_UNCONNECTED,
      axi_ar_data_count(4 downto 0) => NLW_U0_axi_ar_data_count_UNCONNECTED(4 downto 0),
      axi_ar_dbiterr => NLW_U0_axi_ar_dbiterr_UNCONNECTED,
      axi_ar_injectdbiterr => '0',
      axi_ar_injectsbiterr => '0',
      axi_ar_overflow => NLW_U0_axi_ar_overflow_UNCONNECTED,
      axi_ar_prog_empty => NLW_U0_axi_ar_prog_empty_UNCONNECTED,
      axi_ar_prog_empty_thresh(3 downto 0) => B"0000",
      axi_ar_prog_full => NLW_U0_axi_ar_prog_full_UNCONNECTED,
      axi_ar_prog_full_thresh(3 downto 0) => B"0000",
      axi_ar_rd_data_count(4 downto 0) => NLW_U0_axi_ar_rd_data_count_UNCONNECTED(4 downto 0),
      axi_ar_sbiterr => NLW_U0_axi_ar_sbiterr_UNCONNECTED,
      axi_ar_underflow => NLW_U0_axi_ar_underflow_UNCONNECTED,
      axi_ar_wr_data_count(4 downto 0) => NLW_U0_axi_ar_wr_data_count_UNCONNECTED(4 downto 0),
      axi_aw_data_count(4 downto 0) => NLW_U0_axi_aw_data_count_UNCONNECTED(4 downto 0),
      axi_aw_dbiterr => NLW_U0_axi_aw_dbiterr_UNCONNECTED,
      axi_aw_injectdbiterr => '0',
      axi_aw_injectsbiterr => '0',
      axi_aw_overflow => NLW_U0_axi_aw_overflow_UNCONNECTED,
      axi_aw_prog_empty => NLW_U0_axi_aw_prog_empty_UNCONNECTED,
      axi_aw_prog_empty_thresh(3 downto 0) => B"0000",
      axi_aw_prog_full => NLW_U0_axi_aw_prog_full_UNCONNECTED,
      axi_aw_prog_full_thresh(3 downto 0) => B"0000",
      axi_aw_rd_data_count(4 downto 0) => NLW_U0_axi_aw_rd_data_count_UNCONNECTED(4 downto 0),
      axi_aw_sbiterr => NLW_U0_axi_aw_sbiterr_UNCONNECTED,
      axi_aw_underflow => NLW_U0_axi_aw_underflow_UNCONNECTED,
      axi_aw_wr_data_count(4 downto 0) => NLW_U0_axi_aw_wr_data_count_UNCONNECTED(4 downto 0),
      axi_b_data_count(4 downto 0) => NLW_U0_axi_b_data_count_UNCONNECTED(4 downto 0),
      axi_b_dbiterr => NLW_U0_axi_b_dbiterr_UNCONNECTED,
      axi_b_injectdbiterr => '0',
      axi_b_injectsbiterr => '0',
      axi_b_overflow => NLW_U0_axi_b_overflow_UNCONNECTED,
      axi_b_prog_empty => NLW_U0_axi_b_prog_empty_UNCONNECTED,
      axi_b_prog_empty_thresh(3 downto 0) => B"0000",
      axi_b_prog_full => NLW_U0_axi_b_prog_full_UNCONNECTED,
      axi_b_prog_full_thresh(3 downto 0) => B"0000",
      axi_b_rd_data_count(4 downto 0) => NLW_U0_axi_b_rd_data_count_UNCONNECTED(4 downto 0),
      axi_b_sbiterr => NLW_U0_axi_b_sbiterr_UNCONNECTED,
      axi_b_underflow => NLW_U0_axi_b_underflow_UNCONNECTED,
      axi_b_wr_data_count(4 downto 0) => NLW_U0_axi_b_wr_data_count_UNCONNECTED(4 downto 0),
      axi_r_data_count(10 downto 0) => NLW_U0_axi_r_data_count_UNCONNECTED(10 downto 0),
      axi_r_dbiterr => NLW_U0_axi_r_dbiterr_UNCONNECTED,
      axi_r_injectdbiterr => '0',
      axi_r_injectsbiterr => '0',
      axi_r_overflow => NLW_U0_axi_r_overflow_UNCONNECTED,
      axi_r_prog_empty => NLW_U0_axi_r_prog_empty_UNCONNECTED,
      axi_r_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_r_prog_full => NLW_U0_axi_r_prog_full_UNCONNECTED,
      axi_r_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_r_rd_data_count(10 downto 0) => NLW_U0_axi_r_rd_data_count_UNCONNECTED(10 downto 0),
      axi_r_sbiterr => NLW_U0_axi_r_sbiterr_UNCONNECTED,
      axi_r_underflow => NLW_U0_axi_r_underflow_UNCONNECTED,
      axi_r_wr_data_count(10 downto 0) => NLW_U0_axi_r_wr_data_count_UNCONNECTED(10 downto 0),
      axi_w_data_count(10 downto 0) => NLW_U0_axi_w_data_count_UNCONNECTED(10 downto 0),
      axi_w_dbiterr => NLW_U0_axi_w_dbiterr_UNCONNECTED,
      axi_w_injectdbiterr => '0',
      axi_w_injectsbiterr => '0',
      axi_w_overflow => NLW_U0_axi_w_overflow_UNCONNECTED,
      axi_w_prog_empty => NLW_U0_axi_w_prog_empty_UNCONNECTED,
      axi_w_prog_empty_thresh(9 downto 0) => B"0000000000",
      axi_w_prog_full => NLW_U0_axi_w_prog_full_UNCONNECTED,
      axi_w_prog_full_thresh(9 downto 0) => B"0000000000",
      axi_w_rd_data_count(10 downto 0) => NLW_U0_axi_w_rd_data_count_UNCONNECTED(10 downto 0),
      axi_w_sbiterr => NLW_U0_axi_w_sbiterr_UNCONNECTED,
      axi_w_underflow => NLW_U0_axi_w_underflow_UNCONNECTED,
      axi_w_wr_data_count(10 downto 0) => NLW_U0_axi_w_wr_data_count_UNCONNECTED(10 downto 0),
      axis_data_count(10 downto 0) => NLW_U0_axis_data_count_UNCONNECTED(10 downto 0),
      axis_dbiterr => NLW_U0_axis_dbiterr_UNCONNECTED,
      axis_injectdbiterr => '0',
      axis_injectsbiterr => '0',
      axis_overflow => NLW_U0_axis_overflow_UNCONNECTED,
      axis_prog_empty => NLW_U0_axis_prog_empty_UNCONNECTED,
      axis_prog_empty_thresh(9 downto 0) => B"0000000000",
      axis_prog_full => NLW_U0_axis_prog_full_UNCONNECTED,
      axis_prog_full_thresh(9 downto 0) => B"0000000000",
      axis_rd_data_count(10 downto 0) => NLW_U0_axis_rd_data_count_UNCONNECTED(10 downto 0),
      axis_sbiterr => NLW_U0_axis_sbiterr_UNCONNECTED,
      axis_underflow => NLW_U0_axis_underflow_UNCONNECTED,
      axis_wr_data_count(10 downto 0) => NLW_U0_axis_wr_data_count_UNCONNECTED(10 downto 0),
      backup => '0',
      backup_marker => '0',
      clk => clk,
      data_count(9 downto 0) => NLW_U0_data_count_UNCONNECTED(9 downto 0),
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      din(13 downto 0) => din(13 downto 0),
      dout(13 downto 0) => dout(13 downto 0),
      empty => NLW_U0_empty_UNCONNECTED,
      full => NLW_U0_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      int_clk => '0',
      m_aclk => '0',
      m_aclk_en => '0',
      m_axi_araddr(31 downto 0) => NLW_U0_m_axi_araddr_UNCONNECTED(31 downto 0),
      m_axi_arburst(1 downto 0) => NLW_U0_m_axi_arburst_UNCONNECTED(1 downto 0),
      m_axi_arcache(3 downto 0) => NLW_U0_m_axi_arcache_UNCONNECTED(3 downto 0),
      m_axi_arid(0) => NLW_U0_m_axi_arid_UNCONNECTED(0),
      m_axi_arlen(7 downto 0) => NLW_U0_m_axi_arlen_UNCONNECTED(7 downto 0),
      m_axi_arlock(0) => NLW_U0_m_axi_arlock_UNCONNECTED(0),
      m_axi_arprot(2 downto 0) => NLW_U0_m_axi_arprot_UNCONNECTED(2 downto 0),
      m_axi_arqos(3 downto 0) => NLW_U0_m_axi_arqos_UNCONNECTED(3 downto 0),
      m_axi_arready => '0',
      m_axi_arregion(3 downto 0) => NLW_U0_m_axi_arregion_UNCONNECTED(3 downto 0),
      m_axi_arsize(2 downto 0) => NLW_U0_m_axi_arsize_UNCONNECTED(2 downto 0),
      m_axi_aruser(0) => NLW_U0_m_axi_aruser_UNCONNECTED(0),
      m_axi_arvalid => NLW_U0_m_axi_arvalid_UNCONNECTED,
      m_axi_awaddr(31 downto 0) => NLW_U0_m_axi_awaddr_UNCONNECTED(31 downto 0),
      m_axi_awburst(1 downto 0) => NLW_U0_m_axi_awburst_UNCONNECTED(1 downto 0),
      m_axi_awcache(3 downto 0) => NLW_U0_m_axi_awcache_UNCONNECTED(3 downto 0),
      m_axi_awid(0) => NLW_U0_m_axi_awid_UNCONNECTED(0),
      m_axi_awlen(7 downto 0) => NLW_U0_m_axi_awlen_UNCONNECTED(7 downto 0),
      m_axi_awlock(0) => NLW_U0_m_axi_awlock_UNCONNECTED(0),
      m_axi_awprot(2 downto 0) => NLW_U0_m_axi_awprot_UNCONNECTED(2 downto 0),
      m_axi_awqos(3 downto 0) => NLW_U0_m_axi_awqos_UNCONNECTED(3 downto 0),
      m_axi_awready => '0',
      m_axi_awregion(3 downto 0) => NLW_U0_m_axi_awregion_UNCONNECTED(3 downto 0),
      m_axi_awsize(2 downto 0) => NLW_U0_m_axi_awsize_UNCONNECTED(2 downto 0),
      m_axi_awuser(0) => NLW_U0_m_axi_awuser_UNCONNECTED(0),
      m_axi_awvalid => NLW_U0_m_axi_awvalid_UNCONNECTED,
      m_axi_bid(0) => '0',
      m_axi_bready => NLW_U0_m_axi_bready_UNCONNECTED,
      m_axi_bresp(1 downto 0) => B"00",
      m_axi_buser(0) => '0',
      m_axi_bvalid => '0',
      m_axi_rdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      m_axi_rid(0) => '0',
      m_axi_rlast => '0',
      m_axi_rready => NLW_U0_m_axi_rready_UNCONNECTED,
      m_axi_rresp(1 downto 0) => B"00",
      m_axi_ruser(0) => '0',
      m_axi_rvalid => '0',
      m_axi_wdata(63 downto 0) => NLW_U0_m_axi_wdata_UNCONNECTED(63 downto 0),
      m_axi_wid(0) => NLW_U0_m_axi_wid_UNCONNECTED(0),
      m_axi_wlast => NLW_U0_m_axi_wlast_UNCONNECTED,
      m_axi_wready => '0',
      m_axi_wstrb(7 downto 0) => NLW_U0_m_axi_wstrb_UNCONNECTED(7 downto 0),
      m_axi_wuser(0) => NLW_U0_m_axi_wuser_UNCONNECTED(0),
      m_axi_wvalid => NLW_U0_m_axi_wvalid_UNCONNECTED,
      m_axis_tdata(7 downto 0) => NLW_U0_m_axis_tdata_UNCONNECTED(7 downto 0),
      m_axis_tdest(0) => NLW_U0_m_axis_tdest_UNCONNECTED(0),
      m_axis_tid(0) => NLW_U0_m_axis_tid_UNCONNECTED(0),
      m_axis_tkeep(0) => NLW_U0_m_axis_tkeep_UNCONNECTED(0),
      m_axis_tlast => NLW_U0_m_axis_tlast_UNCONNECTED,
      m_axis_tready => '0',
      m_axis_tstrb(0) => NLW_U0_m_axis_tstrb_UNCONNECTED(0),
      m_axis_tuser(3 downto 0) => NLW_U0_m_axis_tuser_UNCONNECTED(3 downto 0),
      m_axis_tvalid => NLW_U0_m_axis_tvalid_UNCONNECTED,
      overflow => NLW_U0_overflow_UNCONNECTED,
      prog_empty => NLW_U0_prog_empty_UNCONNECTED,
      prog_empty_thresh(8 downto 0) => B"000000000",
      prog_empty_thresh_assert(8 downto 0) => B"000000000",
      prog_empty_thresh_negate(8 downto 0) => B"000000000",
      prog_full => NLW_U0_prog_full_UNCONNECTED,
      prog_full_thresh(8 downto 0) => B"000000000",
      prog_full_thresh_assert(8 downto 0) => B"000000000",
      prog_full_thresh_negate(8 downto 0) => B"000000000",
      rd_clk => '0',
      rd_data_count(9 downto 0) => NLW_U0_rd_data_count_UNCONNECTED(9 downto 0),
      rd_en => '1',
      rd_rst => '0',
      rd_rst_busy => NLW_U0_rd_rst_busy_UNCONNECTED,
      rst => '0',
      s_aclk => '0',
      s_aclk_en => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arcache(3 downto 0) => B"0000",
      s_axi_arid(0) => '0',
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arlock(0) => '0',
      s_axi_arprot(2 downto 0) => B"000",
      s_axi_arqos(3 downto 0) => B"0000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arregion(3 downto 0) => B"0000",
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_aruser(0) => '0',
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awcache(3 downto 0) => B"0000",
      s_axi_awid(0) => '0',
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awlock(0) => '0',
      s_axi_awprot(2 downto 0) => B"000",
      s_axi_awqos(3 downto 0) => B"0000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awregion(3 downto 0) => B"0000",
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awuser(0) => '0',
      s_axi_awvalid => '0',
      s_axi_bid(0) => NLW_U0_s_axi_bid_UNCONNECTED(0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_buser(0) => NLW_U0_s_axi_buser_UNCONNECTED(0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(63 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(63 downto 0),
      s_axi_rid(0) => NLW_U0_s_axi_rid_UNCONNECTED(0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_ruser(0) => NLW_U0_s_axi_ruser_UNCONNECTED(0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      s_axi_wid(0) => '0',
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(7 downto 0) => B"00000000",
      s_axi_wuser(0) => '0',
      s_axi_wvalid => '0',
      s_axis_tdata(7 downto 0) => B"00000000",
      s_axis_tdest(0) => '0',
      s_axis_tid(0) => '0',
      s_axis_tkeep(0) => '0',
      s_axis_tlast => '0',
      s_axis_tready => NLW_U0_s_axis_tready_UNCONNECTED,
      s_axis_tstrb(0) => '0',
      s_axis_tuser(3 downto 0) => B"0000",
      s_axis_tvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      sleep => '0',
      srst => srst,
      underflow => underflow,
      valid => NLW_U0_valid_UNCONNECTED,
      wr_ack => wr_ack,
      wr_clk => '0',
      wr_data_count(9 downto 0) => NLW_U0_wr_data_count_UNCONNECTED(9 downto 0),
      wr_en => wr_en,
      wr_rst => '0',
      wr_rst_busy => NLW_U0_wr_rst_busy_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc is
  port (
    iic_rtcc_sda_t : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    reset : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc : entity is "rtcc";
end zxnexys_zxrtc_0_0_rtcc;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc is
  signal axi_controller_0_fifo_read_EMPTY : STD_LOGIC;
  signal axi_controller_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal axi_controller_0_fifo_read_RD_EN : STD_LOGIC;
  signal axi_controller_0_fifo_write_WR_DATA : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal axi_controller_0_fifo_write_WR_EN : STD_LOGIC;
  signal axi_controller_0_interface_aximm_ARADDR : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal axi_controller_0_interface_aximm_ARREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_ARVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_AWADDR : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal axi_controller_0_interface_aximm_AWVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_BREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_BVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_controller_0_interface_aximm_RREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_RVALID : STD_LOGIC;
  signal axi_controller_0_interface_aximm_WDATA : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal axi_controller_0_interface_aximm_WREADY : STD_LOGIC;
  signal axi_controller_0_interface_aximm_WVALID : STD_LOGIC;
  signal data_o : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal fifo_generator_1_underflow : STD_LOGIC;
  signal fifo_generator_1_wr_ack : STD_LOGIC;
  signal \inst/cnt\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \inst/p_2_in\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \inst/refresh_reg\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \inst/update_i\ : STD_LOGIC;
  signal last_rd_reg : STD_LOGIC_VECTOR ( 5 downto 3 );
  signal p_1_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_3_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rd_reg_i : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal registers_0_fifo_read_RD_DATA : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal registers_0_fifo_write_WR_DATA : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal registers_0_fifo_write_WR_EN : STD_LOGIC;
  signal registers_0_n_5 : STD_LOGIC;
  signal registers_0_n_6 : STD_LOGIC;
  signal rtc_0_n_12 : STD_LOGIC;
  signal rtc_0_n_13 : STD_LOGIC;
  signal rtc_0_n_14 : STD_LOGIC;
  signal rtc_0_n_15 : STD_LOGIC;
  signal rtc_0_n_16 : STD_LOGIC;
  signal rtc_0_n_17 : STD_LOGIC;
  signal rtc_0_n_18 : STD_LOGIC;
  signal rtc_0_n_41 : STD_LOGIC;
  signal rtc_0_n_42 : STD_LOGIC;
  signal rtc_0_update_t : STD_LOGIC;
  signal rtc_reset_0_reset_n : STD_LOGIC;
  signal wr_data0 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_scl_o_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_sda_o_UNCONNECTED : STD_LOGIC;
  signal NLW_axi_iic_0_gpo_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_axi_iic_0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_axi_iic_0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_axi_iic_0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_fifo_generator_0_full_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_1_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_fifo_generator_1_full_UNCONNECTED : STD_LOGIC;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of axi_controller_0 : label is "axi_controller,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of axi_iic_0 : label is "rtcc_axi_iic_0_0,axi_iic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of axi_iic_0 : label is "yes";
  attribute X_CORE_INFO of axi_iic_0 : label is "axi_iic,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of fifo_generator_0 : label is "rtcc_fifo_generator_0_0,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings of fifo_generator_0 : label is "yes";
  attribute X_CORE_INFO of fifo_generator_0 : label is "fifo_generator_v13_2_6,Vivado 2021.2";
  attribute CHECK_LICENSE_TYPE of fifo_generator_1 : label is "rtcc_fifo_generator_0_1,fifo_generator_v13_2_6,{}";
  attribute DowngradeIPIdentifiedWarnings of fifo_generator_1 : label is "yes";
  attribute X_CORE_INFO of fifo_generator_1 : label is "fifo_generator_v13_2_6,Vivado 2021.2";
  attribute X_CORE_INFO of registers_0 : label is "registers,Vivado 2021.2";
  attribute X_CORE_INFO of rtc_0 : label is "rtc,Vivado 2021.2";
  attribute X_CORE_INFO of rtc_reset_0 : label is "rtc_reset,Vivado 2021.2";
begin
axi_controller_0: entity work.zxnexys_zxrtc_0_0_rtcc_axi_controller_0_0
     port map (
      \ARADDR_reg[8]\(4) => axi_controller_0_interface_aximm_ARADDR(8),
      \ARADDR_reg[8]\(3 downto 2) => axi_controller_0_interface_aximm_ARADDR(6 downto 5),
      \ARADDR_reg[8]\(1 downto 0) => axi_controller_0_interface_aximm_ARADDR(3 downto 2),
      D(7 downto 0) => axi_controller_0_interface_aximm_RDATA(7 downto 0),
      Q(4) => axi_controller_0_interface_aximm_AWADDR(8),
      Q(3 downto 2) => axi_controller_0_interface_aximm_AWADDR(6 downto 5),
      Q(1 downto 0) => axi_controller_0_interface_aximm_AWADDR(3 downto 2),
      \WDATA_reg[9]\(9 downto 0) => axi_controller_0_interface_aximm_WDATA(9 downto 0),
      axi_controller_0_interface_aximm_BREADY => axi_controller_0_interface_aximm_BREADY,
      axi_controller_0_interface_aximm_RREADY => axi_controller_0_interface_aximm_RREADY,
      clk_peripheral => clk_peripheral,
      dout(14 downto 0) => axi_controller_0_fifo_read_RD_DATA(14 downto 0),
      empty => axi_controller_0_fifo_read_EMPTY,
      rd_en => axi_controller_0_fifo_read_RD_EN,
      reset => reset,
      s_axi_arready => axi_controller_0_interface_aximm_ARREADY,
      s_axi_arvalid => axi_controller_0_interface_aximm_ARVALID,
      s_axi_awvalid => axi_controller_0_interface_aximm_AWVALID,
      s_axi_bvalid => axi_controller_0_interface_aximm_BVALID,
      s_axi_rvalid => axi_controller_0_interface_aximm_RVALID,
      s_axi_wready => axi_controller_0_interface_aximm_WREADY,
      s_axi_wvalid => axi_controller_0_interface_aximm_WVALID,
      wr_ack => fifo_generator_1_wr_ack,
      \wr_data_reg[13]\(13 downto 0) => axi_controller_0_fifo_write_WR_DATA(13 downto 0),
      wr_en => axi_controller_0_fifo_write_WR_EN
    );
axi_iic_0: entity work.zxnexys_zxrtc_0_0_rtcc_axi_iic_0_0
     port map (
      gpo(0) => NLW_axi_iic_0_gpo_UNCONNECTED(0),
      iic2intc_irpt => NLW_axi_iic_0_iic2intc_irpt_UNCONNECTED,
      s_axi_aclk => clk_peripheral,
      s_axi_araddr(8) => axi_controller_0_interface_aximm_ARADDR(8),
      s_axi_araddr(7) => '0',
      s_axi_araddr(6 downto 5) => axi_controller_0_interface_aximm_ARADDR(6 downto 5),
      s_axi_araddr(4) => '0',
      s_axi_araddr(3 downto 2) => axi_controller_0_interface_aximm_ARADDR(3 downto 2),
      s_axi_araddr(1 downto 0) => B"00",
      s_axi_aresetn => rtc_reset_0_reset_n,
      s_axi_arready => axi_controller_0_interface_aximm_ARREADY,
      s_axi_arvalid => axi_controller_0_interface_aximm_ARVALID,
      s_axi_awaddr(8) => axi_controller_0_interface_aximm_AWADDR(8),
      s_axi_awaddr(7) => '0',
      s_axi_awaddr(6 downto 5) => axi_controller_0_interface_aximm_AWADDR(6 downto 5),
      s_axi_awaddr(4) => '0',
      s_axi_awaddr(3 downto 2) => axi_controller_0_interface_aximm_AWADDR(3 downto 2),
      s_axi_awaddr(1 downto 0) => B"00",
      s_axi_awready => NLW_axi_iic_0_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => axi_controller_0_interface_aximm_AWVALID,
      s_axi_bready => axi_controller_0_interface_aximm_BREADY,
      s_axi_bresp(1 downto 0) => NLW_axi_iic_0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => axi_controller_0_interface_aximm_BVALID,
      s_axi_rdata(31 downto 8) => NLW_axi_iic_0_s_axi_rdata_UNCONNECTED(31 downto 8),
      s_axi_rdata(7 downto 0) => axi_controller_0_interface_aximm_RDATA(7 downto 0),
      s_axi_rready => axi_controller_0_interface_aximm_RREADY,
      s_axi_rresp(1 downto 0) => NLW_axi_iic_0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => axi_controller_0_interface_aximm_RVALID,
      s_axi_wdata(31 downto 10) => B"0000000000000000000000",
      s_axi_wdata(9 downto 0) => axi_controller_0_interface_aximm_WDATA(9 downto 0),
      s_axi_wready => axi_controller_0_interface_aximm_WREADY,
      s_axi_wstrb(3 downto 0) => B"1111",
      s_axi_wvalid => axi_controller_0_interface_aximm_WVALID,
      scl_i => iic_rtcc_scl_i,
      scl_o => NLW_axi_iic_0_scl_o_UNCONNECTED,
      scl_t => iic_rtcc_scl_t,
      sda_i => iic_rtcc_sda_i,
      sda_o => NLW_axi_iic_0_sda_o_UNCONNECTED,
      sda_t => iic_rtcc_sda_t
    );
fifo_generator_0: entity work.zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_0
     port map (
      clk => clk_peripheral,
      din(14 downto 0) => registers_0_fifo_write_WR_DATA(14 downto 0),
      dout(14 downto 0) => axi_controller_0_fifo_read_RD_DATA(14 downto 0),
      empty => axi_controller_0_fifo_read_EMPTY,
      full => NLW_fifo_generator_0_full_UNCONNECTED,
      rd_en => axi_controller_0_fifo_read_RD_EN,
      srst => reset,
      wr_en => registers_0_fifo_write_WR_EN
    );
fifo_generator_1: entity work.zxnexys_zxrtc_0_0_rtcc_fifo_generator_0_1
     port map (
      clk => clk_peripheral,
      din(13 downto 0) => axi_controller_0_fifo_write_WR_DATA(13 downto 0),
      dout(13 downto 0) => registers_0_fifo_read_RD_DATA(13 downto 0),
      empty => NLW_fifo_generator_1_empty_UNCONNECTED,
      full => NLW_fifo_generator_1_full_UNCONNECTED,
      rd_en => '1',
      srst => reset,
      underflow => fifo_generator_1_underflow,
      wr_ack => fifo_generator_1_wr_ack,
      wr_en => axi_controller_0_fifo_write_WR_EN
    );
registers_0: entity work.zxnexys_zxrtc_0_0_rtcc_registers_0_0
     port map (
      ADDRD(5 downto 0) => \inst/p_2_in\(5 downto 0),
      D(3 downto 0) => wr_data0(5 downto 2),
      E(0) => rtc_0_n_41,
      Q(3 downto 0) => \inst/cnt\(3 downto 0),
      clk_peripheral => clk_peripheral,
      \cnt_reg[1]\ => registers_0_n_6,
      din(14 downto 0) => registers_0_fifo_write_WR_DATA(14 downto 0),
      dout(5 downto 0) => registers_0_fifo_read_RD_DATA(13 downto 8),
      \last_rd_reg_reg[0]\ => registers_0_n_5,
      \last_rd_reg_reg[5]\(2 downto 0) => last_rd_reg(5 downto 3),
      p_1_out(7 downto 0) => p_1_out(7 downto 0),
      p_3_in(7 downto 0) => p_3_in(7 downto 0),
      rd_reg_i(5 downto 0) => rd_reg_i(5 downto 0),
      \refresh_reg[6]_inv\(2) => \inst/refresh_reg\(6),
      \refresh_reg[6]_inv\(1 downto 0) => \inst/refresh_reg\(1 downto 0),
      rtc_0_update_t => rtc_0_update_t,
      sda_o_reg => rtc_0_n_12,
      update_i => \inst/update_i\,
      \wr_data_reg[13]\(5) => rtc_0_n_13,
      \wr_data_reg[13]\(4) => rtc_0_n_14,
      \wr_data_reg[13]\(3) => rtc_0_n_15,
      \wr_data_reg[13]\(2) => rtc_0_n_16,
      \wr_data_reg[13]\(1) => rtc_0_n_17,
      \wr_data_reg[13]\(0) => rtc_0_n_18,
      \wr_data_reg[7]\ => rtc_0_n_42,
      \wr_data_reg[7]_0\(7 downto 0) => data_o(7 downto 0),
      wr_en => registers_0_fifo_write_WR_EN
    );
rtc_0: entity work.zxnexys_zxrtc_0_0_rtcc_rtc_0_0
     port map (
      ADDRD(5 downto 0) => \inst/p_2_in\(5 downto 0),
      D(3 downto 0) => wr_data0(5 downto 2),
      E(0) => rtc_0_n_41,
      Q(3 downto 0) => \inst/cnt\(3 downto 0),
      clk_peripheral => clk_peripheral,
      \data_o_reg[7]\(7 downto 0) => data_o(7 downto 0),
      dout(13 downto 0) => registers_0_fifo_read_RD_DATA(13 downto 0),
      p_1_out(7 downto 0) => p_1_out(7 downto 0),
      p_3_in(7 downto 0) => p_3_in(7 downto 0),
      \ptr_reg[5]\ => rtc_0_n_42,
      \rd_data_o_reg[0]\ => registers_0_n_5,
      \rd_data_o_reg[0]_0\(2 downto 0) => last_rd_reg(5 downto 3),
      rd_reg_i(5 downto 0) => rd_reg_i(5 downto 0),
      reset => reset,
      rtc_0_update_t => rtc_0_update_t,
      scl_i => scl_i,
      scl_reg => rtc_0_n_12,
      sda_i => sda_i,
      sda_o => sda_o,
      sda_o_reg => registers_0_n_6,
      underflow => fifo_generator_1_underflow,
      update_i => \inst/update_i\,
      \wr_data_reg[8]\(2) => \inst/refresh_reg\(6),
      \wr_data_reg[8]\(1 downto 0) => \inst/refresh_reg\(1 downto 0),
      \wr_reg_o_reg[5]\(5) => rtc_0_n_13,
      \wr_reg_o_reg[5]\(4) => rtc_0_n_14,
      \wr_reg_o_reg[5]\(3) => rtc_0_n_15,
      \wr_reg_o_reg[5]\(2) => rtc_0_n_16,
      \wr_reg_o_reg[5]\(1) => rtc_0_n_17,
      \wr_reg_o_reg[5]\(0) => rtc_0_n_18
    );
rtc_reset_0: entity work.zxnexys_zxrtc_0_0_rtcc_rtc_reset_0_0
     port map (
      clk_peripheral => clk_peripheral,
      reset => reset,
      s_axi_aresetn => rtc_reset_0_reset_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0_rtcc_wrapper is
  port (
    iic_rtcc_sda_t : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    sda_o : out STD_LOGIC;
    reset : in STD_LOGIC;
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    sda_i : in STD_LOGIC;
    scl_i : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of zxnexys_zxrtc_0_0_rtcc_wrapper : entity is "rtcc_wrapper";
end zxnexys_zxrtc_0_0_rtcc_wrapper;

architecture STRUCTURE of zxnexys_zxrtc_0_0_rtcc_wrapper is
begin
rtcc_i: entity work.zxnexys_zxrtc_0_0_rtcc
     port map (
      clk_peripheral => clk_peripheral,
      iic_rtcc_scl_i => iic_rtcc_scl_i,
      iic_rtcc_scl_t => iic_rtcc_scl_t,
      iic_rtcc_sda_i => iic_rtcc_sda_i,
      iic_rtcc_sda_t => iic_rtcc_sda_t,
      reset => reset,
      scl_i => scl_i,
      sda_i => sda_i,
      sda_o => sda_o
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity zxnexys_zxrtc_0_0 is
  port (
    clk_peripheral : in STD_LOGIC;
    iic_rtcc_scl_i : in STD_LOGIC;
    iic_rtcc_scl_o : out STD_LOGIC;
    iic_rtcc_scl_t : out STD_LOGIC;
    iic_rtcc_sda_i : in STD_LOGIC;
    iic_rtcc_sda_o : out STD_LOGIC;
    iic_rtcc_sda_t : out STD_LOGIC;
    reset : in STD_LOGIC;
    scl_i : in STD_LOGIC;
    scl_o : out STD_LOGIC;
    sda_i : in STD_LOGIC;
    sda_o : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of zxnexys_zxrtc_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of zxnexys_zxrtc_0_0 : entity is "zxnexys_zxrtc_0_0,rtcc_wrapper,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of zxnexys_zxrtc_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of zxnexys_zxrtc_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of zxnexys_zxrtc_0_0 : entity is "rtcc_wrapper,Vivado 2021.2";
end zxnexys_zxrtc_0_0;

architecture STRUCTURE of zxnexys_zxrtc_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^scl_i\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk_peripheral : signal is "xilinx.com:signal:clock:1.0 clk_peripheral CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk_peripheral : signal is "XIL_INTERFACENAME clk_peripheral, ASSOCIATED_RESET reset, ASSOCIATED_BUSIF iic_rtcc:rtc, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN zxnexys_zxclock_0_0_clk_peripheral, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_i : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_I";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_o : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_O";
  attribute X_INTERFACE_INFO of iic_rtcc_scl_t : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SCL_T";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_i : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_I";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_o : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_O";
  attribute X_INTERFACE_INFO of iic_rtcc_sda_t : signal is "xilinx.com:interface:iic:1.0 iic_rtcc SDA_T";
  attribute X_INTERFACE_INFO of reset : signal is "xilinx.com:signal:reset:1.0 reset RST";
  attribute X_INTERFACE_PARAMETER of reset : signal is "XIL_INTERFACENAME reset, POLARITY ACTIVE_HIGH, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of scl_i : signal is "specnext.com:specnext:rtc:1.0 rtc scl_out";
  attribute X_INTERFACE_INFO of scl_o : signal is "specnext.com:specnext:rtc:1.0 rtc scl_in";
  attribute X_INTERFACE_INFO of sda_i : signal is "specnext.com:specnext:rtc:1.0 rtc sda_out";
  attribute X_INTERFACE_INFO of sda_o : signal is "specnext.com:specnext:rtc:1.0 rtc sda_in";
begin
  \^scl_i\ <= scl_i;
  iic_rtcc_scl_o <= \<const0>\;
  iic_rtcc_sda_o <= \<const0>\;
  scl_o <= \^scl_i\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.zxnexys_zxrtc_0_0_rtcc_wrapper
     port map (
      clk_peripheral => clk_peripheral,
      iic_rtcc_scl_i => iic_rtcc_scl_i,
      iic_rtcc_scl_t => iic_rtcc_scl_t,
      iic_rtcc_sda_i => iic_rtcc_sda_i,
      iic_rtcc_sda_t => iic_rtcc_sda_t,
      reset => reset,
      scl_i => \^scl_i\,
      sda_i => sda_i,
      sda_o => sda_o
    );
end STRUCTURE;
