# RISC-V-single-cycle-processor-according-Hennessy-Patterson
The design implements a single-cycle RISC-V processor, according to the Hennessy-Patterson architecture. The design consists of an Instruction Memory, an Instruction Decoder, a Register File (32x64-bit wide) , a ALU (arithmetic logic unit) and a Data Memory. The Instruction an Data memory is separated from the processor itself. 

<img width="947" alt="TopLevel" src="https://github.com/user-attachments/assets/491e0add-86aa-4518-aed3-918bb25a3fc3">

<img width="472" alt="ALU" src="https://github.com/user-attachments/assets/5d9aa670-4b00-4274-a4ac-cea6644535c3">


<img width="167" alt="InstrDec_Block" src="https://github.com/user-attachments/assets/66dba540-8f63-4ddc-9a7b-7f7bc1398907">
<img width="221" alt="InstrDec_Overview" src="https://github.com/user-attachments/assets/baf38d8d-0b43-4494-9ab0-383f87971118">
<img width="373" alt="InstrDec_Detailed" src="https://github.com/user-attachments/assets/12875889-8085-43c3-af4c-493b74095047">

<img width="417" alt="Reg_overview" src="https://github.com/user-attachments/assets/b3e259b3-f0e6-45d8-b634-9f58ce5c6bfd">
<img width="428" alt="Reg_detailed" src="https://github.com/user-attachments/assets/e828d061-6c5b-4a58-9a09-bd713479a266">
<img width="178" alt="Reg_block" src="https://github.com/user-attachments/assets/07229217-9f0e-431e-a3ab-47c635d5cf74">

<img width="754" alt="Table3" src="https://github.com/user-attachments/assets/c8d3b44c-92d4-47a0-bfe2-4d39b56bc929">
<img width="573" alt="Table2" src="https://github.com/user-attachments/assets/3203b329-bac1-4fc1-a4bb-312cf529971a">
<img width="902" alt="Table1" src="https://github.com/user-attachments/assets/06deb92c-4f72-4d22-a663-4a27d804612b">
