{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1551072031268 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1551072031271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 25 00:20:31 2019 " "Processing started: Mon Feb 25 00:20:31 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1551072031271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551072031271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off edgeTriggeredDFlipFlop -c edgeTriggeredDFlipFlop " "Command: quartus_map --read_settings_files=on --write_settings_files=off edgeTriggeredDFlipFlop -c edgeTriggeredDFlipFlop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551072031271 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1551072031688 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1551072031688 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX0 hex0 edgeTriggeredDFlipFlop.v(5) " "Verilog HDL Declaration information at edgeTriggeredDFlipFlop.v(5): object \"HEX0\" differs only in case from object \"hex0\" in the same scope" {  } { { "edgeTriggeredDFlipFlop.v" "" { Text "/media/weiqing/Windows/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/04-Lab 4/04-Part 2/edgeTriggeredDFlipFlop.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551072046786 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX4 hex4 edgeTriggeredDFlipFlop.v(6) " "Verilog HDL Declaration information at edgeTriggeredDFlipFlop.v(6): object \"HEX4\" differs only in case from object \"hex4\" in the same scope" {  } { { "edgeTriggeredDFlipFlop.v" "" { Text "/media/weiqing/Windows/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/04-Lab 4/04-Part 2/edgeTriggeredDFlipFlop.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551072046787 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "HEX5 hex5 edgeTriggeredDFlipFlop.v(7) " "Verilog HDL Declaration information at edgeTriggeredDFlipFlop.v(7): object \"HEX5\" differs only in case from object \"hex5\" in the same scope" {  } { { "edgeTriggeredDFlipFlop.v" "" { Text "/media/weiqing/Windows/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/04-Lab 4/04-Part 2/edgeTriggeredDFlipFlop.v" 7 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1551072046787 ""}
{ "Error" "EVRFX_VERI_ILLEGAL_BINARY" "edgeTriggeredDFlipFlop.v(73) " "Verilog HDL syntax error at edgeTriggeredDFlipFlop.v(73): illegal character in binary number" {  } { { "edgeTriggeredDFlipFlop.v" "" { Text "/media/weiqing/Windows/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/04-Lab 4/04-Part 2/edgeTriggeredDFlipFlop.v" 73 0 0 } }  } 0 10079 "Verilog HDL syntax error at %1!s!: illegal character in binary number" 0 0 "Analysis & Synthesis" 0 -1 1551072046787 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "hexDecoder edgeTriggeredDFlipFlop.v(57) " "Ignored design unit \"hexDecoder\" at edgeTriggeredDFlipFlop.v(57) due to previous errors" {  } { { "edgeTriggeredDFlipFlop.v" "" { Text "/media/weiqing/Windows/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/04-Lab 4/04-Part 2/edgeTriggeredDFlipFlop.v" 57 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1551072046787 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fourBitAdder edgeTriggeredDFlipFlop.v(86) " "Ignored design unit \"fourBitAdder\" at edgeTriggeredDFlipFlop.v(86) due to previous errors" {  } { { "edgeTriggeredDFlipFlop.v" "" { Text "/media/weiqing/Windows/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/04-Lab 4/04-Part 2/edgeTriggeredDFlipFlop.v" 86 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1551072046787 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "fullAdder edgeTriggeredDFlipFlop.v(124) " "Ignored design unit \"fullAdder\" at edgeTriggeredDFlipFlop.v(124) due to previous errors" {  } { { "edgeTriggeredDFlipFlop.v" "" { Text "/media/weiqing/Windows/Users/baile/OneDrive - University of Toronto/Year 2/08-CSC258H1 S/03-Labs/04-Lab 4/04-Part 2/edgeTriggeredDFlipFlop.v" 124 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1551072046787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edgeTriggeredDFlipFlop.v 0 0 " "Found 0 design units, including 0 entities, in source file edgeTriggeredDFlipFlop.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1551072046788 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "946 " "Peak virtual memory: 946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1551072046869 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Feb 25 00:20:46 2019 " "Processing ended: Mon Feb 25 00:20:46 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1551072046869 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1551072046869 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1551072046869 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551072046869 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 1  " "Quartus Prime Full Compilation was unsuccessful. 6 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1551072047009 ""}
