
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.22 (git sha1 f109fa3d4c5, gcc 8.3.1 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.

1. Executing Verilog-2005 frontend: /openlane/designs/vahid6i/src/vahid6i.v
Parsing SystemVerilog input from `/openlane/designs/vahid6i/src/vahid6i.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (/openlane/designs/vahid6i/src/vahid6i.v:41)
Warning: Yosys has only limited support for tri-state logic at the moment. (/openlane/designs/vahid6i/src/vahid6i.v:986)
Warning: Yosys has only limited support for tri-state logic at the moment. (/openlane/designs/vahid6i/src/vahid6i.v:1038)
Generating RTLIL representation for module `\alu'.
Generating RTLIL representation for module `\bc'.
Generating RTLIL representation for module `\ir'.
Generating RTLIL representation for module `\muxf'.
Generating RTLIL representation for module `\pc'.
Generating RTLIL representation for module `\po'.
Generating RTLIL representation for module `\regf'.
Generating RTLIL representation for module `\uc'.
Generating RTLIL representation for module `\vahid6i'.
Successfully finished Verilog frontend.

2. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/vahid6i/runs/RUN_2023.04.16_13.47.40/tmp/synthesis/hierarchy.dot'.
Dumping module vahid6i to page 1.

3. Executing HIERARCHY pass (managing design hierarchy).

3.1. Analyzing design hierarchy..
Top module:  \vahid6i
Used module:     \uc
Used module:         \pc
Used module:         \ir
Used module:         \bc
Used module:     \po
Used module:         \regf
Used module:         \muxf
Used module:         \alu

3.2. Analyzing design hierarchy..
Top module:  \vahid6i
Used module:     \uc
Used module:         \pc
Used module:         \ir
Used module:         \bc
Used module:     \po
Used module:         \regf
Used module:         \muxf
Used module:         \alu
Removed 0 unused modules.

4. Executing TRIBUF pass.

5. Executing SYNTH pass.

5.1. Executing HIERARCHY pass (managing design hierarchy).

5.1.1. Analyzing design hierarchy..
Top module:  \vahid6i
Used module:     \uc
Used module:         \pc
Used module:         \ir
Used module:         \bc
Used module:     \po
Used module:         \regf
Used module:         \muxf
Used module:         \alu

5.1.2. Analyzing design hierarchy..
Top module:  \vahid6i
Used module:     \uc
Used module:         \pc
Used module:         \ir
Used module:         \bc
Used module:     \po
Used module:         \regf
Used module:         \muxf
Used module:         \alu
Removed 0 unused modules.

5.2. Executing PROC pass (convert processes to netlists).

5.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

5.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:1198$298 in module regf.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:1196$297 in module regf.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:1190$288 in module regf.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$273 in module muxf.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$259 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$253 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$248 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$241 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$234 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$227 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$220 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$213 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$206 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$199 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$192 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$185 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$178 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$171 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$164 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$157 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$150 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$143 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$136 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$129 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$122 in module bc.
Marked 1 switch rules as full_case in process $proc$/openlane/designs/vahid6i/src/vahid6i.v:0$115 in module bc.
Removed a total of 0 dead cases.

5.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 139 assignments to connections.

5.2.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\pc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1050$286'.
  Set init value: \_6_ = 16'0000000000000000
Found init rule in `\ir.$proc$/openlane/designs/vahid6i/src/vahid6i.v:986$267'.
  Set init value: \_1_ = 16'x
Found init rule in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:55$264'.
  Set init value: \_05_ = 4'0000

5.2.5. Executing PROC_ARST pass (detect async resets in processes).

5.2.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~26 debug messages>

5.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1198$298'.
     1/1: $1\_1_[15:0]
Creating decoders for process `\regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1196$297'.
     1/1: $1\_0_[15:0]
Creating decoders for process `\regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1190$288'.
     1/3: $1$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_EN[15:0]$294
     2/3: $1$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_DATA[15:0]$293
     3/3: $1$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_ADDR[4:0]$292
Creating decoders for process `\pc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1050$286'.
Creating decoders for process `\pc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1070$285'.
Creating decoders for process `\muxf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$273'.
     1/1: $1\461$func$/openlane/designs/vahid6i/src/vahid6i.v:1038$269.$result[15:0]$278
Creating decoders for process `\ir.$proc$/openlane/designs/vahid6i/src/vahid6i.v:986$267'.
Creating decoders for process `\ir.$proc$/openlane/designs/vahid6i/src/vahid6i.v:996$266'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:55$264'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$259'.
     1/1: $1\396$func$/openlane/designs/vahid6i/src/vahid6i.v:919$58.$result[3:0]$263
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$253'.
     1/1: $1\356$func$/openlane/designs/vahid6i/src/vahid6i.v:874$57.$result[3:0]$258
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$248'.
     1/1: $1\340$func$/openlane/designs/vahid6i/src/vahid6i.v:847$56.$result[3:0]$252
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$241'.
     1/1: $1\290$func$/openlane/designs/vahid6i/src/vahid6i.v:815$55.$result[0:0]$247
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$234'.
     1/1: $1\287$func$/openlane/designs/vahid6i/src/vahid6i.v:782$54.$result[0:0]$240
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$227'.
     1/1: $1\284$func$/openlane/designs/vahid6i/src/vahid6i.v:749$53.$result[0:0]$233
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$220'.
     1/1: $1\280$func$/openlane/designs/vahid6i/src/vahid6i.v:716$52.$result[0:0]$226
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$213'.
     1/1: $1\274$func$/openlane/designs/vahid6i/src/vahid6i.v:683$51.$result[0:0]$219
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$206'.
     1/1: $1\268$func$/openlane/designs/vahid6i/src/vahid6i.v:650$50.$result[3:0]$212
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$199'.
     1/1: $1\267$func$/openlane/designs/vahid6i/src/vahid6i.v:617$49.$result[3:0]$205
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$192'.
     1/1: $1\266$func$/openlane/designs/vahid6i/src/vahid6i.v:584$48.$result[3:0]$198
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$185'.
     1/1: $1\265$func$/openlane/designs/vahid6i/src/vahid6i.v:551$47.$result[7:0]$191
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$178'.
     1/1: $1\264$func$/openlane/designs/vahid6i/src/vahid6i.v:518$46.$result[0:0]$184
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$171'.
     1/1: $1\259$func$/openlane/designs/vahid6i/src/vahid6i.v:485$45.$result[0:0]$177
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$164'.
     1/1: $1\254$func$/openlane/designs/vahid6i/src/vahid6i.v:452$44.$result[0:0]$170
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$157'.
     1/1: $1\251$func$/openlane/designs/vahid6i/src/vahid6i.v:419$43.$result[0:0]$163
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$150'.
     1/1: $1\248$func$/openlane/designs/vahid6i/src/vahid6i.v:386$42.$result[7:0]$156
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$143'.
     1/1: $1\247$func$/openlane/designs/vahid6i/src/vahid6i.v:353$41.$result[0:0]$149
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$136'.
     1/1: $1\243$func$/openlane/designs/vahid6i/src/vahid6i.v:320$40.$result[0:0]$142
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$129'.
     1/1: $1\238$func$/openlane/designs/vahid6i/src/vahid6i.v:287$39.$result[0:0]$135
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$122'.
     1/1: $1\232$func$/openlane/designs/vahid6i/src/vahid6i.v:254$38.$result[0:0]$128
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$115'.
     1/1: $1\229$func$/openlane/designs/vahid6i/src/vahid6i.v:221$37.$result[0:0]$121
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:958$114'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:956$113'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:954$112'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:952$111'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:950$110'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:948$109'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:946$108'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:944$107'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:942$106'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:940$105'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:938$104'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:936$103'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:934$102'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:932$101'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:930$100'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:928$99'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:926$98'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:924$97'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:922$96'.
Creating decoders for process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:920$95'.

5.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\regf.\_1_' from process `\regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1198$298': $auto$proc_dlatch.cc:427:proc_dlatch$520
Latch inferred for signal `\regf.\_0_' from process `\regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1196$297': $auto$proc_dlatch.cc:427:proc_dlatch$531
No latch inferred for signal `\muxf.\461$func$/openlane/designs/vahid6i/src/vahid6i.v:1038$268.$result' from process `\muxf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$273'.
No latch inferred for signal `\muxf.\461$func$/openlane/designs/vahid6i/src/vahid6i.v:1038$269.$result' from process `\muxf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$273'.
No latch inferred for signal `\muxf.\461$func$/openlane/designs/vahid6i/src/vahid6i.v:1038$269.b' from process `\muxf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$273'.
No latch inferred for signal `\muxf.\461$func$/openlane/designs/vahid6i/src/vahid6i.v:1038$269.s' from process `\muxf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$273'.
No latch inferred for signal `\bc.\396$func$/openlane/designs/vahid6i/src/vahid6i.v:919$36.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$259'.
No latch inferred for signal `\bc.\396$func$/openlane/designs/vahid6i/src/vahid6i.v:919$58.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$259'.
No latch inferred for signal `\bc.\396$func$/openlane/designs/vahid6i/src/vahid6i.v:919$58.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$259'.
No latch inferred for signal `\bc.\356$func$/openlane/designs/vahid6i/src/vahid6i.v:874$35.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$253'.
No latch inferred for signal `\bc.\356$func$/openlane/designs/vahid6i/src/vahid6i.v:874$57.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$253'.
No latch inferred for signal `\bc.\356$func$/openlane/designs/vahid6i/src/vahid6i.v:874$57.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$253'.
No latch inferred for signal `\bc.\356$func$/openlane/designs/vahid6i/src/vahid6i.v:874$57.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$253'.
No latch inferred for signal `\bc.\340$func$/openlane/designs/vahid6i/src/vahid6i.v:847$34.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$248'.
No latch inferred for signal `\bc.\340$func$/openlane/designs/vahid6i/src/vahid6i.v:847$56.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$248'.
No latch inferred for signal `\bc.\340$func$/openlane/designs/vahid6i/src/vahid6i.v:847$56.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$248'.
No latch inferred for signal `\bc.\290$func$/openlane/designs/vahid6i/src/vahid6i.v:815$33.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$241'.
No latch inferred for signal `\bc.\290$func$/openlane/designs/vahid6i/src/vahid6i.v:815$55.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$241'.
No latch inferred for signal `\bc.\290$func$/openlane/designs/vahid6i/src/vahid6i.v:815$55.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$241'.
No latch inferred for signal `\bc.\290$func$/openlane/designs/vahid6i/src/vahid6i.v:815$55.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$241'.
No latch inferred for signal `\bc.\290$func$/openlane/designs/vahid6i/src/vahid6i.v:815$55.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$241'.
No latch inferred for signal `\bc.\287$func$/openlane/designs/vahid6i/src/vahid6i.v:782$32.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$234'.
No latch inferred for signal `\bc.\287$func$/openlane/designs/vahid6i/src/vahid6i.v:782$54.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$234'.
No latch inferred for signal `\bc.\287$func$/openlane/designs/vahid6i/src/vahid6i.v:782$54.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$234'.
No latch inferred for signal `\bc.\287$func$/openlane/designs/vahid6i/src/vahid6i.v:782$54.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$234'.
No latch inferred for signal `\bc.\287$func$/openlane/designs/vahid6i/src/vahid6i.v:782$54.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$234'.
No latch inferred for signal `\bc.\284$func$/openlane/designs/vahid6i/src/vahid6i.v:749$31.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$227'.
No latch inferred for signal `\bc.\284$func$/openlane/designs/vahid6i/src/vahid6i.v:749$53.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$227'.
No latch inferred for signal `\bc.\284$func$/openlane/designs/vahid6i/src/vahid6i.v:749$53.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$227'.
No latch inferred for signal `\bc.\284$func$/openlane/designs/vahid6i/src/vahid6i.v:749$53.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$227'.
No latch inferred for signal `\bc.\284$func$/openlane/designs/vahid6i/src/vahid6i.v:749$53.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$227'.
No latch inferred for signal `\bc.\280$func$/openlane/designs/vahid6i/src/vahid6i.v:716$30.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$220'.
No latch inferred for signal `\bc.\280$func$/openlane/designs/vahid6i/src/vahid6i.v:716$52.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$220'.
No latch inferred for signal `\bc.\280$func$/openlane/designs/vahid6i/src/vahid6i.v:716$52.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$220'.
No latch inferred for signal `\bc.\280$func$/openlane/designs/vahid6i/src/vahid6i.v:716$52.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$220'.
No latch inferred for signal `\bc.\280$func$/openlane/designs/vahid6i/src/vahid6i.v:716$52.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$220'.
No latch inferred for signal `\bc.\274$func$/openlane/designs/vahid6i/src/vahid6i.v:683$29.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$213'.
No latch inferred for signal `\bc.\274$func$/openlane/designs/vahid6i/src/vahid6i.v:683$51.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$213'.
No latch inferred for signal `\bc.\274$func$/openlane/designs/vahid6i/src/vahid6i.v:683$51.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$213'.
No latch inferred for signal `\bc.\274$func$/openlane/designs/vahid6i/src/vahid6i.v:683$51.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$213'.
No latch inferred for signal `\bc.\274$func$/openlane/designs/vahid6i/src/vahid6i.v:683$51.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$213'.
No latch inferred for signal `\bc.\268$func$/openlane/designs/vahid6i/src/vahid6i.v:650$28.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$206'.
No latch inferred for signal `\bc.\268$func$/openlane/designs/vahid6i/src/vahid6i.v:650$50.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$206'.
No latch inferred for signal `\bc.\268$func$/openlane/designs/vahid6i/src/vahid6i.v:650$50.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$206'.
No latch inferred for signal `\bc.\268$func$/openlane/designs/vahid6i/src/vahid6i.v:650$50.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$206'.
No latch inferred for signal `\bc.\268$func$/openlane/designs/vahid6i/src/vahid6i.v:650$50.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$206'.
No latch inferred for signal `\bc.\267$func$/openlane/designs/vahid6i/src/vahid6i.v:617$27.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$199'.
No latch inferred for signal `\bc.\267$func$/openlane/designs/vahid6i/src/vahid6i.v:617$49.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$199'.
No latch inferred for signal `\bc.\267$func$/openlane/designs/vahid6i/src/vahid6i.v:617$49.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$199'.
No latch inferred for signal `\bc.\267$func$/openlane/designs/vahid6i/src/vahid6i.v:617$49.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$199'.
No latch inferred for signal `\bc.\267$func$/openlane/designs/vahid6i/src/vahid6i.v:617$49.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$199'.
No latch inferred for signal `\bc.\266$func$/openlane/designs/vahid6i/src/vahid6i.v:584$26.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$192'.
No latch inferred for signal `\bc.\266$func$/openlane/designs/vahid6i/src/vahid6i.v:584$48.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$192'.
No latch inferred for signal `\bc.\266$func$/openlane/designs/vahid6i/src/vahid6i.v:584$48.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$192'.
No latch inferred for signal `\bc.\266$func$/openlane/designs/vahid6i/src/vahid6i.v:584$48.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$192'.
No latch inferred for signal `\bc.\266$func$/openlane/designs/vahid6i/src/vahid6i.v:584$48.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$192'.
No latch inferred for signal `\bc.\265$func$/openlane/designs/vahid6i/src/vahid6i.v:551$25.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$185'.
No latch inferred for signal `\bc.\265$func$/openlane/designs/vahid6i/src/vahid6i.v:551$47.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$185'.
No latch inferred for signal `\bc.\265$func$/openlane/designs/vahid6i/src/vahid6i.v:551$47.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$185'.
No latch inferred for signal `\bc.\265$func$/openlane/designs/vahid6i/src/vahid6i.v:551$47.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$185'.
No latch inferred for signal `\bc.\265$func$/openlane/designs/vahid6i/src/vahid6i.v:551$47.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$185'.
No latch inferred for signal `\bc.\264$func$/openlane/designs/vahid6i/src/vahid6i.v:518$24.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$178'.
No latch inferred for signal `\bc.\264$func$/openlane/designs/vahid6i/src/vahid6i.v:518$46.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$178'.
No latch inferred for signal `\bc.\264$func$/openlane/designs/vahid6i/src/vahid6i.v:518$46.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$178'.
No latch inferred for signal `\bc.\264$func$/openlane/designs/vahid6i/src/vahid6i.v:518$46.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$178'.
No latch inferred for signal `\bc.\264$func$/openlane/designs/vahid6i/src/vahid6i.v:518$46.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$178'.
No latch inferred for signal `\bc.\259$func$/openlane/designs/vahid6i/src/vahid6i.v:485$23.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$171'.
No latch inferred for signal `\bc.\259$func$/openlane/designs/vahid6i/src/vahid6i.v:485$45.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$171'.
No latch inferred for signal `\bc.\259$func$/openlane/designs/vahid6i/src/vahid6i.v:485$45.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$171'.
No latch inferred for signal `\bc.\259$func$/openlane/designs/vahid6i/src/vahid6i.v:485$45.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$171'.
No latch inferred for signal `\bc.\259$func$/openlane/designs/vahid6i/src/vahid6i.v:485$45.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$171'.
No latch inferred for signal `\bc.\254$func$/openlane/designs/vahid6i/src/vahid6i.v:452$22.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$164'.
No latch inferred for signal `\bc.\254$func$/openlane/designs/vahid6i/src/vahid6i.v:452$44.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$164'.
No latch inferred for signal `\bc.\254$func$/openlane/designs/vahid6i/src/vahid6i.v:452$44.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$164'.
No latch inferred for signal `\bc.\254$func$/openlane/designs/vahid6i/src/vahid6i.v:452$44.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$164'.
No latch inferred for signal `\bc.\254$func$/openlane/designs/vahid6i/src/vahid6i.v:452$44.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$164'.
No latch inferred for signal `\bc.\251$func$/openlane/designs/vahid6i/src/vahid6i.v:419$21.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$157'.
No latch inferred for signal `\bc.\251$func$/openlane/designs/vahid6i/src/vahid6i.v:419$43.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$157'.
No latch inferred for signal `\bc.\251$func$/openlane/designs/vahid6i/src/vahid6i.v:419$43.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$157'.
No latch inferred for signal `\bc.\251$func$/openlane/designs/vahid6i/src/vahid6i.v:419$43.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$157'.
No latch inferred for signal `\bc.\251$func$/openlane/designs/vahid6i/src/vahid6i.v:419$43.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$157'.
No latch inferred for signal `\bc.\248$func$/openlane/designs/vahid6i/src/vahid6i.v:386$20.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$150'.
No latch inferred for signal `\bc.\248$func$/openlane/designs/vahid6i/src/vahid6i.v:386$42.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$150'.
No latch inferred for signal `\bc.\248$func$/openlane/designs/vahid6i/src/vahid6i.v:386$42.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$150'.
No latch inferred for signal `\bc.\248$func$/openlane/designs/vahid6i/src/vahid6i.v:386$42.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$150'.
No latch inferred for signal `\bc.\248$func$/openlane/designs/vahid6i/src/vahid6i.v:386$42.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$150'.
No latch inferred for signal `\bc.\247$func$/openlane/designs/vahid6i/src/vahid6i.v:353$19.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$143'.
No latch inferred for signal `\bc.\247$func$/openlane/designs/vahid6i/src/vahid6i.v:353$41.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$143'.
No latch inferred for signal `\bc.\247$func$/openlane/designs/vahid6i/src/vahid6i.v:353$41.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$143'.
No latch inferred for signal `\bc.\247$func$/openlane/designs/vahid6i/src/vahid6i.v:353$41.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$143'.
No latch inferred for signal `\bc.\247$func$/openlane/designs/vahid6i/src/vahid6i.v:353$41.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$143'.
No latch inferred for signal `\bc.\243$func$/openlane/designs/vahid6i/src/vahid6i.v:320$18.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$136'.
No latch inferred for signal `\bc.\243$func$/openlane/designs/vahid6i/src/vahid6i.v:320$40.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$136'.
No latch inferred for signal `\bc.\243$func$/openlane/designs/vahid6i/src/vahid6i.v:320$40.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$136'.
No latch inferred for signal `\bc.\243$func$/openlane/designs/vahid6i/src/vahid6i.v:320$40.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$136'.
No latch inferred for signal `\bc.\243$func$/openlane/designs/vahid6i/src/vahid6i.v:320$40.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$136'.
No latch inferred for signal `\bc.\238$func$/openlane/designs/vahid6i/src/vahid6i.v:287$17.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$129'.
No latch inferred for signal `\bc.\238$func$/openlane/designs/vahid6i/src/vahid6i.v:287$39.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$129'.
No latch inferred for signal `\bc.\238$func$/openlane/designs/vahid6i/src/vahid6i.v:287$39.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$129'.
No latch inferred for signal `\bc.\238$func$/openlane/designs/vahid6i/src/vahid6i.v:287$39.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$129'.
No latch inferred for signal `\bc.\238$func$/openlane/designs/vahid6i/src/vahid6i.v:287$39.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$129'.
No latch inferred for signal `\bc.\232$func$/openlane/designs/vahid6i/src/vahid6i.v:254$16.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$122'.
No latch inferred for signal `\bc.\232$func$/openlane/designs/vahid6i/src/vahid6i.v:254$38.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$122'.
No latch inferred for signal `\bc.\232$func$/openlane/designs/vahid6i/src/vahid6i.v:254$38.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$122'.
No latch inferred for signal `\bc.\232$func$/openlane/designs/vahid6i/src/vahid6i.v:254$38.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$122'.
No latch inferred for signal `\bc.\232$func$/openlane/designs/vahid6i/src/vahid6i.v:254$38.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$122'.
No latch inferred for signal `\bc.\229$func$/openlane/designs/vahid6i/src/vahid6i.v:221$15.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$115'.
No latch inferred for signal `\bc.\229$func$/openlane/designs/vahid6i/src/vahid6i.v:221$37.$result' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$115'.
No latch inferred for signal `\bc.\229$func$/openlane/designs/vahid6i/src/vahid6i.v:221$37.a' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$115'.
No latch inferred for signal `\bc.\229$func$/openlane/designs/vahid6i/src/vahid6i.v:221$37.b' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$115'.
No latch inferred for signal `\bc.\229$func$/openlane/designs/vahid6i/src/vahid6i.v:221$37.s' from process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$115'.

5.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\regf.$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_ADDR' using process `\regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1190$288'.
  created $dff cell `$procdff$532' with positive edge clock.
Creating register for signal `\regf.$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_DATA' using process `\regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1190$288'.
  created $dff cell `$procdff$533' with positive edge clock.
Creating register for signal `\regf.$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_EN' using process `\regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1190$288'.
  created $dff cell `$procdff$534' with positive edge clock.
Creating register for signal `\pc.\_6_' using process `\pc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1070$285'.
  created $dff cell `$procdff$535' with positive edge clock.
Creating register for signal `\ir.\_1_' using process `\ir.$proc$/openlane/designs/vahid6i/src/vahid6i.v:996$266'.
  created $dff cell `$procdff$536' with positive edge clock.
Creating register for signal `\bc.\_24_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:958$114'.
  created $dff cell `$procdff$537' with positive edge clock.
Creating register for signal `\bc.\_23_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:956$113'.
  created $dff cell `$procdff$538' with positive edge clock.
Creating register for signal `\bc.\_22_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:954$112'.
  created $dff cell `$procdff$539' with positive edge clock.
Creating register for signal `\bc.\_21_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:952$111'.
  created $dff cell `$procdff$540' with positive edge clock.
Creating register for signal `\bc.\_20_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:950$110'.
  created $dff cell `$procdff$541' with positive edge clock.
Creating register for signal `\bc.\_19_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:948$109'.
  created $dff cell `$procdff$542' with positive edge clock.
Creating register for signal `\bc.\_18_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:946$108'.
  created $dff cell `$procdff$543' with positive edge clock.
Creating register for signal `\bc.\_17_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:944$107'.
  created $dff cell `$procdff$544' with positive edge clock.
Creating register for signal `\bc.\_16_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:942$106'.
  created $dff cell `$procdff$545' with positive edge clock.
Creating register for signal `\bc.\_15_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:940$105'.
  created $dff cell `$procdff$546' with positive edge clock.
Creating register for signal `\bc.\_14_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:938$104'.
  created $dff cell `$procdff$547' with positive edge clock.
Creating register for signal `\bc.\_13_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:936$103'.
  created $dff cell `$procdff$548' with positive edge clock.
Creating register for signal `\bc.\_12_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:934$102'.
  created $dff cell `$procdff$549' with positive edge clock.
Creating register for signal `\bc.\_11_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:932$101'.
  created $dff cell `$procdff$550' with positive edge clock.
Creating register for signal `\bc.\_10_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:930$100'.
  created $dff cell `$procdff$551' with positive edge clock.
Creating register for signal `\bc.\_09_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:928$99'.
  created $dff cell `$procdff$552' with positive edge clock.
Creating register for signal `\bc.\_08_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:926$98'.
  created $dff cell `$procdff$553' with positive edge clock.
Creating register for signal `\bc.\_07_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:924$97'.
  created $dff cell `$procdff$554' with positive edge clock.
Creating register for signal `\bc.\_06_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:922$96'.
  created $dff cell `$procdff$555' with positive edge clock.
Creating register for signal `\bc.\_05_' using process `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:920$95'.
  created $dff cell `$procdff$556' with positive edge clock.

5.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1198$298'.
Removing empty process `regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1198$298'.
Found and cleaned up 1 empty switch in `\regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1196$297'.
Removing empty process `regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1196$297'.
Found and cleaned up 1 empty switch in `\regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1190$288'.
Removing empty process `regf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1190$288'.
Removing empty process `pc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1050$286'.
Removing empty process `pc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:1070$285'.
Found and cleaned up 1 empty switch in `\muxf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$273'.
Removing empty process `muxf.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$273'.
Removing empty process `ir.$proc$/openlane/designs/vahid6i/src/vahid6i.v:986$267'.
Removing empty process `ir.$proc$/openlane/designs/vahid6i/src/vahid6i.v:996$266'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:55$264'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$259'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$259'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$253'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$253'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$248'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$248'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$241'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$241'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$234'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$234'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$227'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$227'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$220'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$220'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$213'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$213'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$206'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$206'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$199'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$199'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$192'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$192'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$185'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$185'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$178'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$178'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$171'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$171'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$164'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$164'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$157'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$157'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$150'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$150'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$143'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$143'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$136'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$136'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$129'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$129'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$122'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$122'.
Found and cleaned up 1 empty switch in `\bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$115'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:0$115'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:958$114'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:956$113'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:954$112'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:952$111'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:950$110'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:948$109'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:946$108'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:944$107'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:942$106'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:940$105'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:938$104'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:936$103'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:934$102'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:932$101'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:930$100'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:928$99'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:926$98'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:924$97'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:922$96'.
Removing empty process `bc.$proc$/openlane/designs/vahid6i/src/vahid6i.v:920$95'.
Cleaned up 26 empty switches.

5.2.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.
Optimizing module uc.
Optimizing module regf.
<suppressed ~10 debug messages>
Optimizing module po.
Optimizing module pc.
Optimizing module muxf.
<suppressed ~1 debug messages>
Optimizing module ir.
Optimizing module bc.
<suppressed ~4 debug messages>
Optimizing module alu.
<suppressed ~1 debug messages>

5.3. Executing FLATTEN pass (flatten design).
Deleting now unused module uc.
Deleting now unused module regf.
Deleting now unused module po.
Deleting now unused module pc.
Deleting now unused module muxf.
Deleting now unused module ir.
Deleting now unused module bc.
Deleting now unused module alu.
<suppressed ~8 debug messages>

5.4. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 7 unused cells and 403 unused wires.
<suppressed ~12 debug messages>

5.6. Executing CHECK pass (checking for obvious problems).
Checking module vahid6i...
Found and reported 0 problems.

5.7. Executing OPT pass (performing simple optimizations).

5.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

5.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

5.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
    Consolidated identical input bits for $mux cell $flatten\po_0.\regf_0.$procmux$306:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_EN[15:0]$291
      New ports: A=1'0, B=1'1, Y=$flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_EN[15:0]$291 [0]
      New connections: $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_EN[15:0]$291 [15:1] = { $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_EN[15:0]$291 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_EN[15:0]$291 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_EN[15:0]$291 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_EN[15:0]$291 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_EN[15:0]$291 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_EN[15:0]$291 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_EN[15:0]$291 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_EN[15:0]$291 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_EN[15:0]$291 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_EN[15:0]$291 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_EN[15:0]$291 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_EN[15:0]$291 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_EN[15:0]$291 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_EN[15:0]$291 [0] $flatten\po_0.\regf_0.$0$memwr$\rf$/openlane/designs/vahid6i/src/vahid6i.v:1192$287_EN[15:0]$291 [0] }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$365: { \uc_0.bc_0._26_ $auto$opt_reduce.cc:134:opt_pmux$559 }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$372: { \uc_0.bc_0._26_ $auto$opt_reduce.cc:134:opt_pmux$561 }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$382: { \uc_0.bc_0._26_ $auto$opt_reduce.cc:134:opt_pmux$563 }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$392: $auto$opt_reduce.cc:134:opt_pmux$565
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$398: $auto$opt_reduce.cc:134:opt_pmux$567
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$407: { $auto$opt_reduce.cc:134:opt_pmux$571 $auto$opt_reduce.cc:134:opt_pmux$569 }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$423: { \uc_0.bc_0._28_ $auto$opt_reduce.cc:134:opt_pmux$573 }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$432: { \uc_0.bc_0._31_ $auto$opt_reduce.cc:134:opt_pmux$575 }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$465: $auto$opt_reduce.cc:134:opt_pmux$577
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$475: { \uc_0.bc_0._26_ $auto$opt_reduce.cc:134:opt_pmux$579 }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$480: { \uc_0.bc_0._26_ $auto$opt_reduce.cc:134:opt_pmux$581 }
    New ctrl vector for $pmux cell $flatten\uc_0.\bc_0.$procmux$486: { \uc_0.bc_0._27_ $auto$opt_reduce.cc:134:opt_pmux$583 }
  Optimizing cells in module \vahid6i.
Performed a total of 13 changes.

5.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

5.7.6. Executing OPT_DFF pass (perform DFF optimizations).

5.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

5.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.7.9. Rerunning OPT passes. (Maybe there is more to do..)

5.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

5.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
Performed a total of 0 changes.

5.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.7.13. Executing OPT_DFF pass (perform DFF optimizations).

5.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..

5.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.7.16. Finished OPT passes. (There is nothing left to do.)

5.8. Executing FSM pass (extract and optimize FSM).

5.8.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking vahid6i.uc_0.bc_0._05_ as FSM state register:
    Register has an initialization value.

5.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).

5.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).

5.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..

5.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).

5.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

5.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

5.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

5.9. Executing OPT pass (performing simple optimizations).

5.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

5.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
Performed a total of 0 changes.

5.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.9.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\uc_0.\pc_0.$procdff$535 ($dff) from module vahid6i (D = \uc_0.pc_0._5_, Q = \uc_0.pc_0._6_).
Adding EN signal on $flatten\uc_0.\ir_0.$procdff$536 ($dff) from module vahid6i (D = \I_data, Q = \uc_0.ir_0._1_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$555 ($dff) from module vahid6i (D = \uc_0.bc_0.229$func$/openlane/designs/vahid6i/src/vahid6i.v:221$15.$result, Q = \uc_0.bc_0._06_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$554 ($dff) from module vahid6i (D = \uc_0.bc_0.232$func$/openlane/designs/vahid6i/src/vahid6i.v:254$16.$result, Q = \uc_0.bc_0._07_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$553 ($dff) from module vahid6i (D = \uc_0.bc_0.238$func$/openlane/designs/vahid6i/src/vahid6i.v:287$17.$result, Q = \uc_0.bc_0._08_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$552 ($dff) from module vahid6i (D = \uc_0.bc_0.243$func$/openlane/designs/vahid6i/src/vahid6i.v:320$18.$result, Q = \uc_0.bc_0._09_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$551 ($dff) from module vahid6i (D = \uc_0.bc_0.247$func$/openlane/designs/vahid6i/src/vahid6i.v:353$19.$result, Q = \uc_0.bc_0._10_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$550 ($dff) from module vahid6i (D = \uc_0.ir_0._1_ [7:0], Q = \uc_0.bc_0._11_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$549 ($dff) from module vahid6i (D = \uc_0.bc_0.251$func$/openlane/designs/vahid6i/src/vahid6i.v:419$21.$result, Q = \uc_0.bc_0._12_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$548 ($dff) from module vahid6i (D = \uc_0.bc_0.254$func$/openlane/designs/vahid6i/src/vahid6i.v:452$22.$result, Q = \uc_0.bc_0._13_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$547 ($dff) from module vahid6i (D = \uc_0.bc_0.259$func$/openlane/designs/vahid6i/src/vahid6i.v:485$23.$result, Q = \uc_0.bc_0._14_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$546 ($dff) from module vahid6i (D = \uc_0.bc_0.264$func$/openlane/designs/vahid6i/src/vahid6i.v:518$24.$result, Q = \uc_0.bc_0._15_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$545 ($dff) from module vahid6i (D = \uc_0.ir_0._1_ [7:0], Q = \uc_0.bc_0._16_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$544 ($dff) from module vahid6i (D = \uc_0.bc_0.266$func$/openlane/designs/vahid6i/src/vahid6i.v:584$26.$result, Q = \uc_0.bc_0._17_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$543 ($dff) from module vahid6i (D = \uc_0.ir_0._1_ [11:8], Q = \uc_0.bc_0._18_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$542 ($dff) from module vahid6i (D = \uc_0.ir_0._1_ [7:4], Q = \uc_0.bc_0._19_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$541 ($dff) from module vahid6i (D = \uc_0.bc_0.274$func$/openlane/designs/vahid6i/src/vahid6i.v:683$29.$result, Q = \uc_0.bc_0._20_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$540 ($dff) from module vahid6i (D = \uc_0.bc_0.280$func$/openlane/designs/vahid6i/src/vahid6i.v:716$30.$result, Q = \uc_0.bc_0._21_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$539 ($dff) from module vahid6i (D = \uc_0.bc_0.284$func$/openlane/designs/vahid6i/src/vahid6i.v:749$31.$result, Q = \uc_0.bc_0._22_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$538 ($dff) from module vahid6i (D = \uc_0.bc_0.287$func$/openlane/designs/vahid6i/src/vahid6i.v:782$32.$result, Q = \uc_0.bc_0._23_).
Adding EN signal on $flatten\uc_0.\bc_0.$procdff$537 ($dff) from module vahid6i (D = \uc_0.bc_0.290$func$/openlane/designs/vahid6i/src/vahid6i.v:815$33.$result, Q = \uc_0.bc_0._24_).

5.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 5 unused cells and 9 unused wires.
<suppressed ~11 debug messages>

5.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.
<suppressed ~16 debug messages>

5.9.9. Rerunning OPT passes. (Maybe there is more to do..)

5.9.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

5.9.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
Performed a total of 0 changes.

5.9.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

5.9.13. Executing OPT_DFF pass (perform DFF optimizations).

5.9.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.9.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.9.16. Rerunning OPT passes. (Maybe there is more to do..)

5.9.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

5.9.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
Performed a total of 0 changes.

5.9.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.9.20. Executing OPT_DFF pass (perform DFF optimizations).

5.9.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..

5.9.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.9.23. Finished OPT passes. (There is nothing left to do.)

5.10. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 2) from port B of cell vahid6i.$flatten\po_0.\muxf_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:1020$271 ($eq).
Removed top 8 bits (of 16) from port B of cell vahid6i.$flatten\uc_0.\pc_0.$add$/openlane/designs/vahid6i/src/vahid6i.v:1065$280 ($add).
Removed top 15 bits (of 16) from port B of cell vahid6i.$flatten\uc_0.\pc_0.$sub$/openlane/designs/vahid6i/src/vahid6i.v:1066$281 ($sub).
Removed top 3 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:179$60 ($eq).
Removed top 2 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:180$61 ($eq).
Removed top 1 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:181$62 ($eq).
Removed top 1 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:182$63 ($eq).
Removed top 1 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:183$64 ($eq).
Removed top 1 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:184$65 ($eq).
Removed top 2 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:188$69 ($eq).
Removed top 3 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:817$71 ($eq).
Removed top 2 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:818$72 ($eq).
Removed top 3 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:820$74 ($eq).
Removed top 2 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:821$75 ($eq).
Removed top 2 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:822$76 ($eq).
Removed top 1 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:823$77 ($eq).
Removed top 1 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:824$78 ($eq).
Removed top 2 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:848$79 ($eq).
Removed top 1 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:880$88 ($eq).
Removed top 1 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:881$89 ($eq).
Removed top 1 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:882$90 ($eq).
Removed top 1 bits (of 4) from port B of cell vahid6i.$flatten\uc_0.\bc_0.$eq$/openlane/designs/vahid6i/src/vahid6i.v:883$91 ($eq).
Removed top 15 bits (of 16) from port B of cell vahid6i.$flatten\uc_0.\pc_0.$add$/openlane/designs/vahid6i/src/vahid6i.v:1064$279 ($add).

5.11. Executing PEEPOPT pass (run peephole optimizers).

5.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..

5.13. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module vahid6i:
  creating $macc model for $flatten\po_0.\alu_0.$add$/openlane/designs/vahid6i/src/vahid6i.v:37$8 ($add).
  creating $macc model for $flatten\po_0.\alu_0.$sub$/openlane/designs/vahid6i/src/vahid6i.v:40$11 ($sub).
  creating $macc model for $flatten\uc_0.\pc_0.$add$/openlane/designs/vahid6i/src/vahid6i.v:1064$279 ($add).
  creating $macc model for $flatten\uc_0.\pc_0.$add$/openlane/designs/vahid6i/src/vahid6i.v:1065$280 ($add).
  creating $macc model for $flatten\uc_0.\pc_0.$sub$/openlane/designs/vahid6i/src/vahid6i.v:1066$281 ($sub).
  merging $macc model for $flatten\uc_0.\pc_0.$add$/openlane/designs/vahid6i/src/vahid6i.v:1065$280 into $flatten\uc_0.\pc_0.$sub$/openlane/designs/vahid6i/src/vahid6i.v:1066$281.
  creating $alu model for $macc $flatten\uc_0.\pc_0.$add$/openlane/designs/vahid6i/src/vahid6i.v:1064$279.
  creating $alu model for $macc $flatten\po_0.\alu_0.$sub$/openlane/designs/vahid6i/src/vahid6i.v:40$11.
  creating $alu model for $macc $flatten\po_0.\alu_0.$add$/openlane/designs/vahid6i/src/vahid6i.v:37$8.
  creating $macc cell for $flatten\uc_0.\pc_0.$sub$/openlane/designs/vahid6i/src/vahid6i.v:1066$281: $auto$alumacc.cc:365:replace_macc$637
  creating $alu cell for $flatten\po_0.\alu_0.$add$/openlane/designs/vahid6i/src/vahid6i.v:37$8: $auto$alumacc.cc:485:replace_alu$638
  creating $alu cell for $flatten\po_0.\alu_0.$sub$/openlane/designs/vahid6i/src/vahid6i.v:40$11: $auto$alumacc.cc:485:replace_alu$641
  creating $alu cell for $flatten\uc_0.\pc_0.$add$/openlane/designs/vahid6i/src/vahid6i.v:1064$279: $auto$alumacc.cc:485:replace_alu$644
  created 3 $alu and 1 $macc cells.

5.14. Executing SHARE pass (SAT-based resource sharing).

5.15. Executing OPT pass (performing simple optimizations).

5.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

5.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
Performed a total of 0 changes.

5.15.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.15.6. Executing OPT_DFF pass (perform DFF optimizations).

5.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

5.15.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.15.9. Rerunning OPT passes. (Maybe there is more to do..)

5.15.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~22 debug messages>

5.15.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
Performed a total of 0 changes.

5.15.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.15.13. Executing OPT_DFF pass (perform DFF optimizations).

5.15.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..

5.15.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.15.16. Finished OPT passes. (There is nothing left to do.)

5.16. Executing MEMORY pass.

5.16.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

5.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing vahid6i.po_0.regf_0.rf write port 0.

5.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

5.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\po_0.regf_0.rf'[0] in module `\vahid6i': no output FF found.
Checking read port `\po_0.regf_0.rf'[1] in module `\vahid6i': no output FF found.
Checking read port address `\po_0.regf_0.rf'[0] in module `\vahid6i': merged address FF to cell.
Checking read port address `\po_0.regf_0.rf'[1] in module `\vahid6i': merged address FF to cell.

5.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..

5.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory vahid6i.po_0.regf_0.rf by address:

5.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

5.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..

5.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).

5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..

5.18. Executing OPT pass (performing simple optimizations).

5.18.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.
<suppressed ~28 debug messages>

5.18.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.18.3. Executing OPT_DFF pass (perform DFF optimizations).

5.18.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 1 unused cells and 7 unused wires.
<suppressed ~3 debug messages>

5.18.5. Finished fast OPT passes.

5.19. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \po_0.regf_0.rf in module \vahid6i:
  created 21 $dff cells and 0 static cells of width 16.
Extracted addr FF from read port 0 of vahid6i.po_0.regf_0.rf: $\po_0.regf_0.rf$rdreg[0]
Extracted addr FF from read port 1 of vahid6i.po_0.regf_0.rf: $\po_0.regf_0.rf$rdreg[1]
  read interface: 2 $dff and 62 $mux cells.
  write interface: 21 write mux blocks.

5.20. Executing OPT pass (performing simple optimizations).

5.20.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.
<suppressed ~84 debug messages>

5.20.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.20.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

5.20.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
    Consolidated identical input bits for $mux cell $auto$ff.cc:504:unmap_ce$650:
      Old ports: A={ 1'0 \uc_0.bc_0._18_ }, B={ 1'0 \uc_0.ir_0._1_ [11:8] }, Y=$auto$rtlil.cc:2468:Mux$651
      New ports: A=\uc_0.bc_0._18_, B=\uc_0.ir_0._1_ [11:8], Y=$auto$rtlil.cc:2468:Mux$651 [3:0]
      New connections: $auto$rtlil.cc:2468:Mux$651 [4] = 1'0
    Consolidated identical input bits for $mux cell $auto$ff.cc:504:unmap_ce$653:
      Old ports: A={ 1'0 \uc_0.bc_0._19_ }, B={ 1'0 \uc_0.ir_0._1_ [7:4] }, Y=$auto$rtlil.cc:2468:Mux$654
      New ports: A=\uc_0.bc_0._19_, B=\uc_0.ir_0._1_ [7:4], Y=$auto$rtlil.cc:2468:Mux$654 [3:0]
      New connections: $auto$rtlil.cc:2468:Mux$654 [4] = 1'0
    Consolidated identical input bits for $mux cell $flatten\uc_0.\bc_0.$ternary$/openlane/designs/vahid6i/src/vahid6i.v:849$80:
      Old ports: A=4'0001, B=4'1010, Y=\uc_0.bc_0._66_
      New ports: A=2'01, B=2'10, Y=\uc_0.bc_0._66_ [1:0]
      New connections: \uc_0.bc_0._66_ [3:2] = { \uc_0.bc_0._66_ [1] 1'0 }
  Optimizing cells in module \vahid6i.
Performed a total of 3 changes.

5.20.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.20.6. Executing OPT_SHARE pass.

5.20.7. Executing OPT_DFF pass (perform DFF optimizations).

5.20.8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 0 unused cells and 127 unused wires.
<suppressed ~1 debug messages>

5.20.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.
<suppressed ~6 debug messages>

5.20.10. Rerunning OPT passes. (Maybe there is more to do..)

5.20.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

5.20.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
Performed a total of 0 changes.

5.20.13. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.20.14. Executing OPT_SHARE pass.

5.20.15. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\po_0.regf_0.rf[9]$673 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[9]).
Adding EN signal on $memory\po_0.regf_0.rf[8]$671 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[8]).
Adding EN signal on $memory\po_0.regf_0.rf[7]$669 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[7]).
Adding EN signal on $memory\po_0.regf_0.rf[6]$667 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[6]).
Adding EN signal on $memory\po_0.regf_0.rf[5]$665 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[5]).
Adding EN signal on $memory\po_0.regf_0.rf[4]$663 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[4]).
Adding EN signal on $memory\po_0.regf_0.rf[3]$661 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[3]).
Adding EN signal on $memory\po_0.regf_0.rf[2]$659 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[2]).
Handling D = Q on $memory\po_0.regf_0.rf[20]$695 ($dff) from module vahid6i (removing D path).
Adding EN signal on $memory\po_0.regf_0.rf[1]$657 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[1]).
Handling D = Q on $memory\po_0.regf_0.rf[19]$693 ($dff) from module vahid6i (removing D path).
Handling D = Q on $memory\po_0.regf_0.rf[18]$691 ($dff) from module vahid6i (removing D path).
Handling D = Q on $memory\po_0.regf_0.rf[17]$689 ($dff) from module vahid6i (removing D path).
Handling D = Q on $memory\po_0.regf_0.rf[16]$687 ($dff) from module vahid6i (removing D path).
Adding EN signal on $memory\po_0.regf_0.rf[15]$685 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[15]).
Adding EN signal on $memory\po_0.regf_0.rf[14]$683 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[14]).
Adding EN signal on $memory\po_0.regf_0.rf[13]$681 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[13]).
Adding EN signal on $memory\po_0.regf_0.rf[12]$679 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[12]).
Adding EN signal on $memory\po_0.regf_0.rf[11]$677 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[11]).
Adding EN signal on $memory\po_0.regf_0.rf[10]$675 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[10]).
Adding EN signal on $memory\po_0.regf_0.rf[0]$655 ($dff) from module vahid6i (D = \po_0.regf_0.w_data, Q = \po_0.regf_0.rf[0]).
Setting constant 0-bit at position 4 on $\po_0.regf_0.rf$rdreg[1] ($dff) from module vahid6i.
Setting constant 0-bit at position 4 on $\po_0.regf_0.rf$rdreg[0] ($dff) from module vahid6i.

5.20.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 16 unused cells and 22 unused wires.
<suppressed ~17 debug messages>

5.20.17. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.
<suppressed ~10 debug messages>

5.20.18. Rerunning OPT passes. (Maybe there is more to do..)

5.20.19. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

5.20.20. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
Performed a total of 0 changes.

5.20.21. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.20.22. Executing OPT_SHARE pass.

5.20.23. Executing OPT_DFF pass (perform DFF optimizations).

5.20.24. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 0 unused cells and 10 unused wires.
<suppressed ~1 debug messages>

5.20.25. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.20.26. Rerunning OPT passes. (Maybe there is more to do..)

5.20.27. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

5.20.28. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
Performed a total of 0 changes.

5.20.29. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

5.20.30. Executing OPT_SHARE pass.

5.20.31. Executing OPT_DFF pass (perform DFF optimizations).

5.20.32. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..

5.20.33. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

5.20.34. Finished OPT passes. (There is nothing left to do.)

5.21. Executing TECHMAP pass (map to technology primitives).

5.21.1. Executing Verilog-2005 frontend: /build/bin/../share/yosys/techmap.v
Parsing Verilog input from `/build/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.21.2. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $dlatch.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$0d149ffe75563ef6fcc1a3dddc59d00af28651a7\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $not.
Using template $paramod$6df0329addda9228fcc2546de2aaf14ad26c98e1\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$2af30114e9bd4ccb04dad757b3f0a8f6bf0615b0\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $tribuf.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $dff.
Using extmapper maccmap for cells of type $macc.
  add \uc_0.pc_0._6_ (16 bits, unsigned)
  add \uc_0.ir_0._1_ [7:0] (8 bits, unsigned)
  add 16'1111111111111111 (16 bits, unsigned)
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$73c1c7322faaaa595331a8d8d336d7d573593385\_90_pmux for cells of type $pmux.
Using template $paramod$a13703aa027da371a1931fc542d213d7de559b19\_90_pmux for cells of type $pmux.
Using template $paramod$20d3ee62d72123142eb855d7ddafd835e31ba009\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000010000 for cells of type $fa.
Using extmapper simplemap for cells of type $or.
No more expansions possible.
<suppressed ~852 debug messages>

5.22. Executing OPT pass (performing simple optimizations).

5.22.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.
<suppressed ~463 debug messages>

5.22.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
<suppressed ~378 debug messages>
Removed a total of 126 cells.

5.22.3. Executing OPT_DFF pass (perform DFF optimizations).

5.22.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 48 unused cells and 480 unused wires.
<suppressed ~49 debug messages>

5.22.5. Finished fast OPT passes.

5.23. Executing ABC pass (technology mapping using ABC).

5.23.1. Extracting gate netlist of module `\vahid6i' to `<abc-temp-dir>/input.blif'..
Extracted 1237 gates and 1632 wires to a netlist network with 393 inputs and 147 outputs.

5.23.1.1. Executing ABC.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_library <abc-temp-dir>/stdcells.genlib 
ABC: Entered genlib library with 13 gates from file "<abc-temp-dir>/stdcells.genlib".
ABC: + strash 
ABC: + dretime 
ABC: + map 
ABC: + write_blif <abc-temp-dir>/output.blif 

5.23.1.2. Re-integrating ABC results.
ABC RESULTS:               MUX cells:      556
ABC RESULTS:               AND cells:       28
ABC RESULTS:              XNOR cells:       29
ABC RESULTS:               NOT cells:       23
ABC RESULTS:              NAND cells:       26
ABC RESULTS:                OR cells:      132
ABC RESULTS:             ORNOT cells:       44
ABC RESULTS:               NOR cells:       55
ABC RESULTS:            ANDNOT cells:      183
ABC RESULTS:               XOR cells:       85
ABC RESULTS:        internal signals:     1092
ABC RESULTS:           input signals:      393
ABC RESULTS:          output signals:      147
Removing temp directory.

5.24. Executing OPT pass (performing simple optimizations).

5.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.
<suppressed ~257 debug messages>

5.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

5.24.3. Executing OPT_DFF pass (perform DFF optimizations).

5.24.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 7 unused cells and 887 unused wires.
<suppressed ~68 debug messages>

5.24.5. Finished fast OPT passes.

5.25. Executing HIERARCHY pass (managing design hierarchy).

5.25.1. Analyzing design hierarchy..
Top module:  \vahid6i

5.25.2. Analyzing design hierarchy..
Top module:  \vahid6i
Removed 0 unused modules.

5.26. Printing statistics.

=== vahid6i ===

   Number of wires:               1387
   Number of wire bits:           3391
   Number of public wires:         341
   Number of public wire bits:    2337
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1541
     $_ANDNOT_                     182
     $_AND_                         28
     $_DFFE_PN_                     10
     $_DFFE_PP_                    320
     $_DFF_P_                       12
     $_DLATCH_P_                    32
     $_MUX_                        556
     $_NAND_                        26
     $_NOR_                         55
     $_NOT_                         16
     $_ORNOT_                       44
     $_OR_                         132
     $_TBUF_                        16
     $_XNOR_                        28
     $_XOR_                         84

5.27. Executing CHECK pass (checking for obvious problems).
Checking module vahid6i...
Found and reported 0 problems.

6. Generating Graphviz representation of design.
Writing dot description to `/openlane/designs/vahid6i/runs/RUN_2023.04.16_13.47.40/tmp/synthesis/post_techmap.dot'.
Dumping module vahid6i to page 1.
Warning: WIDTHLABEL \po_0.regf_0._0_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [0] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [0] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [13] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [12] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [15] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [14] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [12] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [13] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [13] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [12] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [13] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [12] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [15] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [14] 1
Warning: WIDTHLABEL \uc_0.bc_0._05_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._05_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._05_ [2] 1
Warning: WIDTHLABEL \uc_0.bc_0._05_ [3] 1
Warning: WIDTHLABEL \uc_0.bc_0._05_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._05_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._05_ [3] 1
Warning: WIDTHLABEL \uc_0.bc_0._05_ [2] 1
Warning: WIDTHLABEL \uc_0.bc_0._05_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._05_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [2] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [14] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [1] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [0] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [3] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [0] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [1] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [3] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [2] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [3] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [2] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [0] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [1] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [0] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [1] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [1] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [0] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [3] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [4] 1
Warning: WIDTHLABEL \uc_0.bc_0._19_ [0] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [5] 1
Warning: WIDTHLABEL \uc_0.bc_0._19_ [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [6] 1
Warning: WIDTHLABEL \uc_0.bc_0._19_ [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [7] 1
Warning: WIDTHLABEL \uc_0.bc_0._19_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [3] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [4] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [5] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [6] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [7] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [8] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [9] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [10] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [11] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [12] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [13] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [14] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [15] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [8] 1
Warning: WIDTHLABEL \uc_0.bc_0._18_ [0] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [9] 1
Warning: WIDTHLABEL \uc_0.bc_0._18_ [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [10] 1
Warning: WIDTHLABEL \uc_0.bc_0._18_ [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [11] 1
Warning: WIDTHLABEL \uc_0.bc_0._18_ [3] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [0] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [0] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [0] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [0] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [0] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [0] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [1] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [0] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [1] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [2] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [1] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [1] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [0] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [2] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [2] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [3] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [3] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [2] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [2] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [3] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [3] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [4] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [4] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [3] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [3] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [3] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [2] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [4] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [4] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [5] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [5] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [4] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [4] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [4] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [5] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [5] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [6] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [6] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [5] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [5] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [5] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [4] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [6] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [6] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [7] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [7] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [6] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [6] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [6] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [7] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [7] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [7] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [7] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [8] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [7] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [6] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [8] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [8] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [9] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [8] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [8] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [8] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [9] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [9] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [10] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [9] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [8] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [9] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [9] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [8] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [10] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [10] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [11] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [10] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [10] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [9] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [10] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [11] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [11] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [12] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [11] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [11] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [10] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [11] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [10] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [12] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [12] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [13] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [12] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [12] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [11] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [12] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [13] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [13] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [13] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [14] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [13] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [12] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [13] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [12] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [14] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [14] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [14] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [15] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [14] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [13] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [14] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [15] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [15] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [0] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [8] 1
Warning: WIDTHLABEL \uc_0.bc_0.266$func$/openlane/designs/vahid6i/src/vahid6i.v:584$26.$result [0] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [9] 1
Warning: WIDTHLABEL \uc_0.bc_0.266$func$/openlane/designs/vahid6i/src/vahid6i.v:584$26.$result [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [10] 1
Warning: WIDTHLABEL \uc_0.bc_0.266$func$/openlane/designs/vahid6i/src/vahid6i.v:584$26.$result [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [3] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [11] 1
Warning: WIDTHLABEL \uc_0.bc_0.266$func$/openlane/designs/vahid6i/src/vahid6i.v:584$26.$result [3] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [0] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._16_ [0] 1
Warning: WIDTHLABEL \D_R_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [1] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._16_ [1] 1
Warning: WIDTHLABEL \D_R_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [1] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [2] 1
Warning: WIDTHLABEL \uc_0.bc_0._16_ [2] 1
Warning: WIDTHLABEL \D_R_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [2] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [3] 1
Warning: WIDTHLABEL \uc_0.bc_0._16_ [3] 1
Warning: WIDTHLABEL \D_R_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [3] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [4] 1
Warning: WIDTHLABEL \uc_0.bc_0._16_ [4] 1
Warning: WIDTHLABEL \D_R_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [4] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [5] 1
Warning: WIDTHLABEL \uc_0.bc_0._16_ [5] 1
Warning: WIDTHLABEL \D_R_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [5] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [6] 1
Warning: WIDTHLABEL \uc_0.bc_0._16_ [6] 1
Warning: WIDTHLABEL \D_R_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [6] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [7] 1
Warning: WIDTHLABEL \uc_0.bc_0._16_ [7] 1
Warning: WIDTHLABEL \D_R_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [7] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [8] 1
Warning: WIDTHLABEL \D_R_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [8] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [9] 1
Warning: WIDTHLABEL \D_R_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [9] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [10] 1
Warning: WIDTHLABEL \D_R_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [10] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [11] 1
Warning: WIDTHLABEL \D_R_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [11] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [12] 1
Warning: WIDTHLABEL \D_R_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [12] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [13] 1
Warning: WIDTHLABEL \D_R_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [13] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [14] 1
Warning: WIDTHLABEL \D_R_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [14] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [15] 1
Warning: WIDTHLABEL \D_R_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \uc_0.bc_0._05_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._05_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._05_ [3] 1
Warning: WIDTHLABEL \uc_0.bc_0._05_ [2] 1
Warning: WIDTHLABEL \leds [0] 1
Warning: WIDTHLABEL \leds [1] 1
Warning: WIDTHLABEL \leds [2] 1
Warning: WIDTHLABEL \leds [3] 1
Warning: WIDTHLABEL \uc_0.bc_0._17_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._17_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._17_ [2] 1
Warning: WIDTHLABEL \uc_0.bc_0._17_ [3] 1
Warning: WIDTHLABEL \uc_0.bc_0._17_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._17_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._17_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._17_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._17_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._17_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._17_ [2] 1
Warning: WIDTHLABEL \uc_0.bc_0._17_ [3] 1
Warning: WIDTHLABEL \uc_0.bc_0._17_ [3] 1
Warning: WIDTHLABEL \uc_0.bc_0._17_ [2] 1
Warning: WIDTHLABEL \uc_0.bc_0._17_ [2] 1
Warning: WIDTHLABEL \uc_0.bc_0._17_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [0] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [1] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [2] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [3] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [4] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [5] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [6] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [7] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [8] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [9] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [10] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [11] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [12] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [13] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [14] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[5] [15] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._5_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0._0_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [0] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [1] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [2] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [3] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [4] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [5] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [6] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [7] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [8] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [9] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [10] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [11] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [12] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [13] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [14] 1
Warning: WIDTHLABEL \po_0.regf_0._3_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0._1_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[6] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[7] [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[0]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[9] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[1] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[15] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[14] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[13] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[12] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[11] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[10] [15] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [0] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [0] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [1] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [1] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [2] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [2] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [3] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [3] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [4] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [4] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [5] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [5] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [6] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [6] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [7] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [7] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [8] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [8] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [9] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [9] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [10] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [10] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [11] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [11] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [12] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [12] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [13] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [13] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [14] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [14] 1
Warning: WIDTHLABEL \uc_0.pc_0._5_ [15] 1
Warning: WIDTHLABEL \uc_0.pc_0._6_ [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[4] [15] 1
Warning: WIDTHLABEL \I_data [0] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [0] 1
Warning: WIDTHLABEL \I_data [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [1] 1
Warning: WIDTHLABEL \I_data [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [2] 1
Warning: WIDTHLABEL \I_data [3] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [3] 1
Warning: WIDTHLABEL \I_data [4] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [4] 1
Warning: WIDTHLABEL \I_data [5] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [5] 1
Warning: WIDTHLABEL \I_data [6] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [6] 1
Warning: WIDTHLABEL \I_data [7] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [7] 1
Warning: WIDTHLABEL \I_data [8] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [8] 1
Warning: WIDTHLABEL \I_data [9] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [9] 1
Warning: WIDTHLABEL \I_data [10] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [10] 1
Warning: WIDTHLABEL \I_data [11] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [11] 1
Warning: WIDTHLABEL \I_data [12] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [12] 1
Warning: WIDTHLABEL \I_data [13] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [13] 1
Warning: WIDTHLABEL \I_data [14] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [14] 1
Warning: WIDTHLABEL \I_data [15] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [15] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [0] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [1] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [2] 1
Warning: WIDTHLABEL $\po_0.regf_0.rf$rdreg[1]$q [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[3] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[0] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[2] [15] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [0] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [0] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [1] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [1] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [2] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [2] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [3] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [3] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [4] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [4] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [5] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [5] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [6] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [6] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [7] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [7] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [8] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [8] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [9] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [9] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [10] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [10] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [11] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [11] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [12] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [12] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [13] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [13] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [14] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [14] 1
Warning: WIDTHLABEL \po_0.regf_0.w_data [15] 1
Warning: WIDTHLABEL \po_0.regf_0.rf[8] [15] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [4] 1
Warning: WIDTHLABEL \uc_0.bc_0._19_ [0] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [5] 1
Warning: WIDTHLABEL \uc_0.bc_0._19_ [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [6] 1
Warning: WIDTHLABEL \uc_0.bc_0._19_ [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [7] 1
Warning: WIDTHLABEL \uc_0.bc_0._19_ [3] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [8] 1
Warning: WIDTHLABEL \uc_0.bc_0._18_ [0] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [9] 1
Warning: WIDTHLABEL \uc_0.bc_0._18_ [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [10] 1
Warning: WIDTHLABEL \uc_0.bc_0._18_ [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [11] 1
Warning: WIDTHLABEL \uc_0.bc_0._18_ [3] 1
Warning: WIDTHLABEL \uc_0.bc_0.266$func$/openlane/designs/vahid6i/src/vahid6i.v:584$26.$result [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._17_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0.266$func$/openlane/designs/vahid6i/src/vahid6i.v:584$26.$result [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._17_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0.266$func$/openlane/designs/vahid6i/src/vahid6i.v:584$26.$result [2] 1
Warning: WIDTHLABEL \uc_0.bc_0._17_ [2] 1
Warning: WIDTHLABEL \uc_0.bc_0.266$func$/openlane/designs/vahid6i/src/vahid6i.v:584$26.$result [3] 1
Warning: WIDTHLABEL \uc_0.bc_0._17_ [3] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._16_ [0] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._16_ [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [2] 1
Warning: WIDTHLABEL \uc_0.bc_0._16_ [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [3] 1
Warning: WIDTHLABEL \uc_0.bc_0._16_ [3] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [4] 1
Warning: WIDTHLABEL \uc_0.bc_0._16_ [4] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [5] 1
Warning: WIDTHLABEL \uc_0.bc_0._16_ [5] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [6] 1
Warning: WIDTHLABEL \uc_0.bc_0._16_ [6] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [7] 1
Warning: WIDTHLABEL \uc_0.bc_0._16_ [7] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._11_ [0] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._11_ [1] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [2] 1
Warning: WIDTHLABEL \uc_0.bc_0._11_ [2] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [3] 1
Warning: WIDTHLABEL \uc_0.bc_0._11_ [3] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [4] 1
Warning: WIDTHLABEL \uc_0.bc_0._11_ [4] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [5] 1
Warning: WIDTHLABEL \uc_0.bc_0._11_ [5] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [6] 1
Warning: WIDTHLABEL \uc_0.bc_0._11_ [6] 1
Warning: WIDTHLABEL \uc_0.ir_0._1_ [7] 1
Warning: WIDTHLABEL \uc_0.bc_0._11_ [7] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [0] 1
Warning: WIDTHLABEL \uc_0.bc_0._05_ [0] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [1] 1
Warning: WIDTHLABEL \uc_0.bc_0._05_ [1] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [2] 1
Warning: WIDTHLABEL \uc_0.bc_0._05_ [2] 1
Warning: WIDTHLABEL \uc_0.bc_0.next_state [3] 1
Warning: WIDTHLABEL \uc_0.bc_0._05_ [3] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [0] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [0] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [1] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [1] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [2] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [2] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [3] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [3] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [4] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [4] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [5] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [5] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [6] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [6] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [7] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [7] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [8] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [8] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [9] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [9] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [10] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [10] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [11] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [11] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [12] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [12] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [13] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [13] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [14] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [14] 1
Warning: WIDTHLABEL \po_0.alu_0._10_ [15] 1
Warning: WIDTHLABEL \po_0.alu_0._11_ [15] 1

7. Executing SHARE pass (SAT-based resource sharing).

8. Executing OPT pass (performing simple optimizations).

8.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

8.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \vahid6i..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \vahid6i.
Performed a total of 0 changes.

8.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\vahid6i'.
Removed a total of 0 cells.

8.6. Executing OPT_DFF pass (perform DFF optimizations).

8.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..

8.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module vahid6i.

8.9. Finished OPT passes. (There is nothing left to do.)

9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 0 unused cells and 272 unused wires.
<suppressed ~272 debug messages>

10. Printing statistics.

=== vahid6i ===

   Number of wires:               1115
   Number of wire bits:           1578
   Number of public wires:          69
   Number of public wire bits:     524
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1541
     $_ANDNOT_                     182
     $_AND_                         28
     $_DFFE_PN_                     10
     $_DFFE_PP_                    320
     $_DFF_P_                       12
     $_DLATCH_P_                    32
     $_MUX_                        556
     $_NAND_                        26
     $_NOR_                         55
     $_NOT_                         16
     $_ORNOT_                       44
     $_OR_                         132
     $_TBUF_                        16
     $_XNOR_                        28
     $_XOR_                         84

mapping tbuf

11. Executing TECHMAP pass (map to technology primitives).

11.1. Executing Verilog-2005 frontend: /home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v
Parsing Verilog input from `/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v' to AST representation.
Generating RTLIL representation for module `\$_TBUF_'.
Successfully finished Verilog frontend.

11.2. Continuing TECHMAP pass.
Using template \$_TBUF_ for cells of type $_TBUF_.
No more expansions possible.
<suppressed ~19 debug messages>

12. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1291.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$5079 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1290.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$5079 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1289.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$5079 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1288.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$5079 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1287.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$5079 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1286.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$5079 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1285.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$5079 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1284.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$5079 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1292.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$5079 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1293.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$5079 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1294.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$5079 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1295.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$5079 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1296.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$5079 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1297.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$5079 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1298.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$5079 ($not).
Mapping vahid6i.$techmap$auto$simplemap.cc:294:simplemap_tribuf$1299.$not$/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/tribuff_map.v:5$5079 ($not).

13. Executing TECHMAP pass (map to technology primitives).

13.1. Executing Verilog-2005 frontend: /home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v
Parsing Verilog input from `/home/hugodg/sky130_workspace/open_pdks/sky130/sky130A/libs.tech/openlane/sky130_fd_sc_hd/latch_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Successfully finished Verilog frontend.

13.2. Continuing TECHMAP pass.
Using template \$_DLATCH_P_ for cells of type $_DLATCH_P_.
No more expansions possible.
<suppressed ~36 debug messages>

14. Executing SIMPLEMAP pass (map simple cells to gate primitives).

15. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
  cell sky130_fd_sc_hd__dfxtp_2 (noninv, pins=3, area=21.27) is a direct match for cell type $_DFF_P_.
  cell sky130_fd_sc_hd__dfrtp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN0_.
  cell sky130_fd_sc_hd__dfstp_2 (noninv, pins=4, area=26.28) is a direct match for cell type $_DFF_PN1_.
  cell sky130_fd_sc_hd__dfbbn_2 (noninv, pins=6, area=35.03) is a direct match for cell type $_DFFSR_NNN_.
  final dff cell mappings:
    unmapped dff cell: $_DFF_N_
    \sky130_fd_sc_hd__dfxtp_2 _DFF_P_ (.CLK( C), .D( D), .Q( Q));
    unmapped dff cell: $_DFF_NN0_
    unmapped dff cell: $_DFF_NN1_
    unmapped dff cell: $_DFF_NP0_
    unmapped dff cell: $_DFF_NP1_
    \sky130_fd_sc_hd__dfrtp_2 _DFF_PN0_ (.CLK( C), .D( D), .Q( Q), .RESET_B( R));
    \sky130_fd_sc_hd__dfstp_2 _DFF_PN1_ (.CLK( C), .D( D), .Q( Q), .SET_B( R));
    unmapped dff cell: $_DFF_PP0_
    unmapped dff cell: $_DFF_PP1_
    \sky130_fd_sc_hd__dfbbn_2 _DFFSR_NNN_ (.CLK_N( C), .D( D), .Q( Q), .Q_N(~Q), .RESET_B( R), .SET_B( S));
    unmapped dff cell: $_DFFSR_NNP_
    unmapped dff cell: $_DFFSR_NPN_
    unmapped dff cell: $_DFFSR_NPP_
    unmapped dff cell: $_DFFSR_PNN_
    unmapped dff cell: $_DFFSR_PNP_
    unmapped dff cell: $_DFFSR_PPN_
    unmapped dff cell: $_DFFSR_PPP_

15.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
Mapping DFF cells in module `\vahid6i':
  mapped 342 $_DFF_P_ cells to \sky130_fd_sc_hd__dfxtp_2 cells.

16. Printing statistics.

=== vahid6i ===

   Number of wires:               1605
   Number of wire bits:           2068
   Number of public wires:          69
   Number of public wire bits:     524
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1887
     $_ANDNOT_                     182
     $_AND_                         28
     $_MUX_                        886
     $_NAND_                        26
     $_NOR_                         55
     $_NOT_                         32
     $_ORNOT_                       44
     $_OR_                         132
     $_XNOR_                        28
     $_XOR_                         84
     sky130_fd_sc_hd__dfxtp_2      342
     sky130_fd_sc_hd__dlxtp_1       32
     sky130_fd_sc_hd__ebufn_2       16

[INFO]: USING STRATEGY DELAY 0

17. Executing ABC pass (technology mapping using ABC).

17.1. Extracting gate netlist of module `\vahid6i' to `/tmp/yosys-abc-Hgeoay/input.blif'..
Extracted 1497 gates and 1920 wires to a netlist network with 423 inputs and 410 outputs.

17.1.1. Executing ABC.
Running ABC command: "/build/bin/yosys-abc" -s -f /tmp/yosys-abc-Hgeoay/abc.script 2>&1
ABC: ABC command line: "source /tmp/yosys-abc-Hgeoay/abc.script".
ABC: 
ABC: + read_blif /tmp/yosys-abc-Hgeoay/input.blif 
ABC: + read_lib -w /openlane/designs/vahid6i/runs/RUN_2023.04.16_13.47.40/tmp/synthesis/trimmed.lib 
ABC: Parsing finished successfully.  Parsing time =     0.03 sec
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfbbn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfrtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfsbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfstp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxbp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dfxtp_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_1".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_2".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtn_4".
ABC: Scl_LibertyReadGenlib() skipped sequential cell "sky130_fd_sc_hd__dlxtp_1".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_2".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_4".
ABC: Scl_LibertyReadGenlib() skipped three-state cell "sky130_fd_sc_hd__ebufn_8".
ABC: Library "sky130A_merged" from "/openlane/designs/vahid6i/runs/RUN_2023.04.16_13.47.40/tmp/synthesis/trimmed.lib" has 175 cells (17 skipped: 14 seq; 3 tri-state; 0 no func; 0 dont_use).  Time =     0.05 sec
ABC: Memory =    9.54 MB. Time =     0.05 sec
ABC: Warning: Detected 2 multi-output gates (for example, "sky130_fd_sc_hd__fa_1").
ABC: + read_constr -v /openlane/designs/vahid6i/runs/RUN_2023.04.16_13.47.40/tmp/synthesis/synthesis.sdc 
ABC: Setting driving cell to be "sky130_fd_sc_hd__inv_2".
ABC: Setting output load to be 33.442001.
ABC: + read_constr /openlane/designs/vahid6i/runs/RUN_2023.04.16_13.47.40/tmp/synthesis/synthesis.sdc 
ABC: + fx 
ABC: + mfs 
ABC: + strash 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + refactor 
ABC: + balance 
ABC: + rewrite 
ABC: + rewrite -z 
ABC: + balance 
ABC: + refactor -z 
ABC: + rewrite -z 
ABC: + balance 
ABC: + retime -D -D 15000 -M 6 
ABC: + scleanup 
ABC: Error: The network is combinational.
ABC: + map -p -B 0.2 -A 0.9 -M 0 
ABC: The cell areas are multiplied by the factor: <num_fanins> ^ (0.90).
ABC: The cell delays are multiplied by the factor: <num_fanins> ^ (0.20).
ABC: + retime -D -D 15000 
ABC: + &get -n 
ABC: + &st 
ABC: + &dch 
ABC: + &nf 
ABC: + &put 
ABC: + buffer -N 6 -S 750.0 
ABC: + upsize -D 15000 
ABC: Current delay (2403.75 ps) does not exceed the target delay (15000.00 ps). Upsizing is not performed.
ABC: + dnsize -D 15000 
ABC: + stime -p 
ABC: WireLoad = "none"  Gates =   1688 ( 34.9 %)   Cap = 11.7 ff ( 12.5 %)   Area =    14815.46 ( 57.5 %)   Delay =  2708.56 ps  (  3.1 %)               
ABC: Path  0 --      22 : 0    2 pi                        A =   0.00  Df =  14.4   -8.5 ps  S =  25.7 ps  Cin =  0.0 ff  Cout =   4.0 ff  Cmax =   0.0 ff  G =    0  
ABC: Path  1 --     887 : 1    6 sky130_fd_sc_hd__buf_1    A =   3.75  Df = 191.9  -61.0 ps  S = 195.4 ps  Cin =  2.1 ff  Cout =  15.9 ff  Cmax = 130.0 ff  G =  723  
ABC: Path  2 --     888 : 4    2 sky130_fd_sc_hd__or4_2    A =   8.76  Df = 717.3 -349.7 ps  S = 126.8 ps  Cin =  1.5 ff  Cout =   9.7 ff  Cmax = 310.4 ff  G =  615  
ABC: Path  3 --     895 : 2    1 sky130_fd_sc_hd__nor2_2   A =   6.26  Df = 854.9 -438.2 ps  S =  82.8 ps  Cin =  4.4 ff  Cout =   4.6 ff  Cmax = 141.9 ff  G =  100  
ABC: Path  4 --     898 : 2    5 sky130_fd_sc_hd__nand2_2  A =   6.26  Df = 931.9 -439.1 ps  S =  86.4 ps  Cin =  4.4 ff  Cout =  13.1 ff  Cmax = 295.7 ff  G =  287  
ABC: Path  5 --     915 : 5    2 sky130_fd_sc_hd__o41a_2   A =  12.51  Df =1058.8 -413.6 ps  S =  73.0 ps  Cin =  2.4 ff  Cout =   6.5 ff  Cmax = 305.8 ff  G =  258  
ABC: Path  6 --     916 : 2    4 sky130_fd_sc_hd__nor2_2   A =   6.26  Df =1431.1 -689.2 ps  S = 459.0 ps  Cin =  4.4 ff  Cout =  41.8 ff  Cmax = 141.9 ff  G =  939  
ABC: Path  7 --     918 : 4    3 sky130_fd_sc_hd__o211ai_2 A =  12.51  Df =1598.5 -352.9 ps  S = 160.3 ps  Cin =  4.4 ff  Cout =   7.4 ff  Cmax = 133.7 ff  G =  165  
ABC: Path  8 --     920 : 2    5 sky130_fd_sc_hd__nand2_2  A =   6.26  Df =1724.6 -381.6 ps  S =  90.0 ps  Cin =  4.4 ff  Cout =  13.6 ff  Cmax = 295.7 ff  G =  292  
ABC: Path  9 --    2440 : 1    6 sky130_fd_sc_hd__buf_1    A =   3.75  Df =1966.4 -449.3 ps  S = 259.3 ps  Cin =  2.1 ff  Cout =  21.4 ff  Cmax = 130.0 ff  G =  970  
ABC: Path 10 --    2459 : 3    1 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =2261.8 -410.9 ps  S =  44.7 ps  Cin =  2.3 ff  Cout =   2.0 ff  Cmax = 297.6 ff  G =   82  
ABC: Path 11 --    2460 : 3    1 sky130_fd_sc_hd__mux2_2   A =  11.26  Df =2399.6  -11.4 ps  S =  45.5 ps  Cin =  2.3 ff  Cout =   2.2 ff  Cmax = 297.6 ff  G =   92  
ABC: Path 12 --    2461 : 1    1 sky130_fd_sc_hd__buf_1    A =   3.75  Df =2708.6  -90.1 ps  S = 396.4 ps  Cin =  2.1 ff  Cout =  33.4 ff  Cmax = 130.0 ff  G = 1590  
ABC: Start-point = pi21 (\D_W_data [10]).  End-point = po382 ($auto$rtlil.cc:2560:MuxGate$5701).
ABC: + print_stats -m 
ABC: netlist                       : i/o =  423/  410  lat =    0  nd =  1688  edge =   4315  area =6450.18  delay =1562.93  lev = 14
ABC: + write_blif /tmp/yosys-abc-Hgeoay/output.blif 

17.1.2. Re-integrating ABC results.
ABC RESULTS:   sky130_fd_sc_hd__nor4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o2111a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__a32oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__mux4_2 cells:      129
ABC RESULTS:   sky130_fd_sc_hd__o31a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o31ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__o2111ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a22oi_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a221oi_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21bai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__nand4b_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__nor3_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and2b_2 cells:       53
ABC RESULTS:   sky130_fd_sc_hd__o32ai_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a221o_2 cells:       10
ABC RESULTS:   sky130_fd_sc_hd__a41o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a211o_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__or4b_2 cells:        2
ABC RESULTS:   sky130_fd_sc_hd__a21oi_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__o41ai_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o211ai_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__a21boi_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o22a_2 cells:       34
ABC RESULTS:   sky130_fd_sc_hd__o2bb2ai_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__nand3b_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and4_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__nor4_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a2111o_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__o21ai_2 cells:       19
ABC RESULTS:   sky130_fd_sc_hd__or2_2 cells:       38
ABC RESULTS:   sky130_fd_sc_hd__o41a_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand4_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a31oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__xnor2_2 cells:        6
ABC RESULTS:   sky130_fd_sc_hd__o22ai_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__o21a_2 cells:       14
ABC RESULTS:   sky130_fd_sc_hd__nand2_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__xor2_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__o211a_2 cells:       12
ABC RESULTS:   sky130_fd_sc_hd__or2b_2 cells:       17
ABC RESULTS:   sky130_fd_sc_hd__a2bb2oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__nand3_2 cells:       13
ABC RESULTS:   sky130_fd_sc_hd__o32a_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__or4bb_2 cells:        1
ABC RESULTS:   sky130_fd_sc_hd__and4bb_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__and4b_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__and2_2 cells:       25
ABC RESULTS:   sky130_fd_sc_hd__or4_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a21o_2 cells:       39
ABC RESULTS:   sky130_fd_sc_hd__or3b_2 cells:        7
ABC RESULTS:   sky130_fd_sc_hd__and3_2 cells:        9
ABC RESULTS:   sky130_fd_sc_hd__a211oi_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__a21bo_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__a31o_2 cells:       27
ABC RESULTS:   sky130_fd_sc_hd__inv_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__a22o_2 cells:       20
ABC RESULTS:   sky130_fd_sc_hd__a32o_2 cells:        4
ABC RESULTS:   sky130_fd_sc_hd__mux2_2 cells:      343
ABC RESULTS:   sky130_fd_sc_hd__buf_1 cells:      581
ABC RESULTS:   sky130_fd_sc_hd__nor2_2 cells:       45
ABC RESULTS:   sky130_fd_sc_hd__o2bb2a_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__or3_2 cells:        8
ABC RESULTS:   sky130_fd_sc_hd__o221a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__and3b_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__o21ba_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__o311a_2 cells:        5
ABC RESULTS:   sky130_fd_sc_hd__a311o_2 cells:        3
ABC RESULTS:   sky130_fd_sc_hd__a2bb2o_2 cells:        9
ABC RESULTS:        internal signals:     1087
ABC RESULTS:           input signals:      423
ABC RESULTS:          output signals:      410
Removing temp directory.

18. Executing SETUNDEF pass (replace undef values with defined constants).

19. Executing HILOMAP pass (mapping to constant drivers).

20. Executing SPLITNETS pass (splitting up multi-bit signals).

21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \vahid6i..
Removed 2 unused cells and 2068 unused wires.
<suppressed ~36 debug messages>

22. Executing INSBUF pass (insert buffer cells for connected wires).
Added vahid6i.$auto$insbuf.cc:79:execute$7449: \clock -> \led_clock

23. Executing CHECK pass (checking for obvious problems).
Checking module vahid6i...
Warning: Wire vahid6i.\leds [3] is used but has no driver.
Warning: Wire vahid6i.\leds [2] is used but has no driver.
Warning: Wire vahid6i.\leds [1] is used but has no driver.
Warning: Wire vahid6i.\leds [0] is used but has no driver.
Warning: Wire vahid6i.\led_clock is used but has no driver.
Warning: Wire vahid6i.\I_rd is used but has no driver.
Warning: Wire vahid6i.\I_addr [15] is used but has no driver.
Warning: Wire vahid6i.\I_addr [14] is used but has no driver.
Warning: Wire vahid6i.\I_addr [13] is used but has no driver.
Warning: Wire vahid6i.\I_addr [12] is used but has no driver.
Warning: Wire vahid6i.\I_addr [11] is used but has no driver.
Warning: Wire vahid6i.\I_addr [10] is used but has no driver.
Warning: Wire vahid6i.\I_addr [9] is used but has no driver.
Warning: Wire vahid6i.\I_addr [8] is used but has no driver.
Warning: Wire vahid6i.\I_addr [7] is used but has no driver.
Warning: Wire vahid6i.\I_addr [6] is used but has no driver.
Warning: Wire vahid6i.\I_addr [5] is used but has no driver.
Warning: Wire vahid6i.\I_addr [4] is used but has no driver.
Warning: Wire vahid6i.\I_addr [3] is used but has no driver.
Warning: Wire vahid6i.\I_addr [2] is used but has no driver.
Warning: Wire vahid6i.\I_addr [1] is used but has no driver.
Warning: Wire vahid6i.\I_addr [0] is used but has no driver.
Warning: Wire vahid6i.\D_wr is used but has no driver.
Warning: Wire vahid6i.\D_rd is used but has no driver.
Warning: Wire vahid6i.\D_addr [7] is used but has no driver.
Warning: Wire vahid6i.\D_addr [6] is used but has no driver.
Warning: Wire vahid6i.\D_addr [5] is used but has no driver.
Warning: Wire vahid6i.\D_addr [4] is used but has no driver.
Warning: Wire vahid6i.\D_addr [3] is used but has no driver.
Warning: Wire vahid6i.\D_addr [2] is used but has no driver.
Warning: Wire vahid6i.\D_addr [1] is used but has no driver.
Warning: Wire vahid6i.\D_addr [0] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [15] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [14] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [13] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [12] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [11] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [10] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [9] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [8] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [7] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [6] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [5] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [4] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [3] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [2] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [1] is used but has no driver.
Warning: Wire vahid6i.\D_W_data [0] is used but has no driver.
Found and reported 48 problems.

24. Printing statistics.

=== vahid6i ===

   Number of wires:               2043
   Number of wire bits:           2113
   Number of public wires:         403
   Number of public wire bits:     473
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2079
     sky130_fd_sc_hd__a2111o_2       1
     sky130_fd_sc_hd__a211o_2        7
     sky130_fd_sc_hd__a211oi_2       4
     sky130_fd_sc_hd__a21bo_2       20
     sky130_fd_sc_hd__a21boi_2       3
     sky130_fd_sc_hd__a21o_2        39
     sky130_fd_sc_hd__a21oi_2       20
     sky130_fd_sc_hd__a221o_2       10
     sky130_fd_sc_hd__a221oi_2       1
     sky130_fd_sc_hd__a22o_2        20
     sky130_fd_sc_hd__a22oi_2        2
     sky130_fd_sc_hd__a2bb2o_2       9
     sky130_fd_sc_hd__a2bb2oi_2      4
     sky130_fd_sc_hd__a311o_2        3
     sky130_fd_sc_hd__a31o_2        27
     sky130_fd_sc_hd__a31oi_2        4
     sky130_fd_sc_hd__a32o_2         4
     sky130_fd_sc_hd__a32oi_2        1
     sky130_fd_sc_hd__a41o_2         3
     sky130_fd_sc_hd__and2_2        25
     sky130_fd_sc_hd__and2b_2       53
     sky130_fd_sc_hd__and3_2         9
     sky130_fd_sc_hd__and3b_2        5
     sky130_fd_sc_hd__and4_2         6
     sky130_fd_sc_hd__and4b_2        8
     sky130_fd_sc_hd__and4bb_2       3
     sky130_fd_sc_hd__buf_1        581
     sky130_fd_sc_hd__buf_2          1
     sky130_fd_sc_hd__dfxtp_2      342
     sky130_fd_sc_hd__dlxtp_1       32
     sky130_fd_sc_hd__ebufn_2       16
     sky130_fd_sc_hd__inv_2          8
     sky130_fd_sc_hd__mux2_2       343
     sky130_fd_sc_hd__mux4_2       129
     sky130_fd_sc_hd__nand2_2       39
     sky130_fd_sc_hd__nand3_2       13
     sky130_fd_sc_hd__nand3b_2       3
     sky130_fd_sc_hd__nand4_2        8
     sky130_fd_sc_hd__nand4b_2       1
     sky130_fd_sc_hd__nor2_2        45
     sky130_fd_sc_hd__nor3_2         1
     sky130_fd_sc_hd__nor4_2         4
     sky130_fd_sc_hd__nor4b_2        1
     sky130_fd_sc_hd__o2111a_2       1
     sky130_fd_sc_hd__o2111ai_2      3
     sky130_fd_sc_hd__o211a_2       12
     sky130_fd_sc_hd__o211ai_2       6
     sky130_fd_sc_hd__o21a_2        14
     sky130_fd_sc_hd__o21ai_2       19
     sky130_fd_sc_hd__o21ba_2        3
     sky130_fd_sc_hd__o21bai_2       2
     sky130_fd_sc_hd__o221a_2        5
     sky130_fd_sc_hd__o22a_2        34
     sky130_fd_sc_hd__o22ai_2        7
     sky130_fd_sc_hd__o2bb2a_2       3
     sky130_fd_sc_hd__o2bb2ai_2      3
     sky130_fd_sc_hd__o311a_2        5
     sky130_fd_sc_hd__o31a_2         1
     sky130_fd_sc_hd__o31ai_2        2
     sky130_fd_sc_hd__o32a_2         1
     sky130_fd_sc_hd__o32ai_2        2
     sky130_fd_sc_hd__o41a_2         4
     sky130_fd_sc_hd__o41ai_2        1
     sky130_fd_sc_hd__or2_2         38
     sky130_fd_sc_hd__or2b_2        17
     sky130_fd_sc_hd__or3_2          8
     sky130_fd_sc_hd__or3b_2         7
     sky130_fd_sc_hd__or4_2          5
     sky130_fd_sc_hd__or4b_2         2
     sky130_fd_sc_hd__or4bb_2        1
     sky130_fd_sc_hd__xnor2_2        6
     sky130_fd_sc_hd__xor2_2         9

   Chip area for module '\vahid6i': 22755.574400

25. Executing Verilog backend.

25.1. Executing BMUXMAP pass.

25.2. Executing DEMUXMAP pass.
Dumping module `\vahid6i'.

26. Executing Liberty frontend.
Imported 192 cell types from liberty file.

27. Executing CHECK pass (checking for obvious problems).
Checking module vahid6i...
Found and reported 0 problems.

Warnings: 551 unique messages, 2250 total
End of script. Logfile hash: 335696fc06, CPU: user 1.11s system 0.02s, MEM: 36.96 MB peak
Yosys 0.22 (git sha1 f109fa3d4c5, gcc 8.3.1 -fPIC -Os)
Time spent: 45% 2x abc (0 sec), 11% 2x write_verilog (0 sec), ...
