
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//tic_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000402140 <.init>:
  402140:	stp	x29, x30, [sp, #-16]!
  402144:	mov	x29, sp
  402148:	bl	402720 <tigetstr@plt+0x60>
  40214c:	ldp	x29, x30, [sp], #16
  402150:	ret

Disassembly of section .plt:

0000000000402160 <_nc_set_writedir@plt-0x20>:
  402160:	stp	x16, x30, [sp, #-16]!
  402164:	adrp	x16, 426000 <tigetstr@plt+0x23940>
  402168:	ldr	x17, [x16, #4088]
  40216c:	add	x16, x16, #0xff8
  402170:	br	x17
  402174:	nop
  402178:	nop
  40217c:	nop

0000000000402180 <_nc_set_writedir@plt>:
  402180:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402184:	ldr	x17, [x16]
  402188:	add	x16, x16, #0x0
  40218c:	br	x17

0000000000402190 <memcpy@plt>:
  402190:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402194:	ldr	x17, [x16, #8]
  402198:	add	x16, x16, #0x8
  40219c:	br	x17

00000000004021a0 <_nc_first_name@plt>:
  4021a0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4021a4:	ldr	x17, [x16, #16]
  4021a8:	add	x16, x16, #0x10
  4021ac:	br	x17

00000000004021b0 <strlen@plt>:
  4021b0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4021b4:	ldr	x17, [x16, #24]
  4021b8:	add	x16, x16, #0x18
  4021bc:	br	x17

00000000004021c0 <_nc_pathlast@plt>:
  4021c0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4021c4:	ldr	x17, [x16, #32]
  4021c8:	add	x16, x16, #0x20
  4021cc:	br	x17

00000000004021d0 <fputs@plt>:
  4021d0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4021d4:	ldr	x17, [x16, #40]
  4021d8:	add	x16, x16, #0x28
  4021dc:	br	x17

00000000004021e0 <exit@plt>:
  4021e0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4021e4:	ldr	x17, [x16, #48]
  4021e8:	add	x16, x16, #0x30
  4021ec:	br	x17

00000000004021f0 <_nc_infotocap@plt>:
  4021f0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4021f4:	ldr	x17, [x16, #56]
  4021f8:	add	x16, x16, #0x38
  4021fc:	br	x17

0000000000402200 <perror@plt>:
  402200:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402204:	ldr	x17, [x16, #64]
  402208:	add	x16, x16, #0x40
  40220c:	br	x17

0000000000402210 <remove@plt>:
  402210:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402214:	ldr	x17, [x16, #72]
  402218:	add	x16, x16, #0x48
  40221c:	br	x17

0000000000402220 <sprintf@plt>:
  402220:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402224:	ldr	x17, [x16, #80]
  402228:	add	x16, x16, #0x50
  40222c:	br	x17

0000000000402230 <__cxa_atexit@plt>:
  402230:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402234:	ldr	x17, [x16, #88]
  402238:	add	x16, x16, #0x58
  40223c:	br	x17

0000000000402240 <fputc@plt>:
  402240:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402244:	ldr	x17, [x16, #96]
  402248:	add	x16, x16, #0x60
  40224c:	br	x17

0000000000402250 <curses_version@plt>:
  402250:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402254:	ldr	x17, [x16, #104]
  402258:	add	x16, x16, #0x68
  40225c:	br	x17

0000000000402260 <tgoto@plt>:
  402260:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402264:	ldr	x17, [x16, #112]
  402268:	add	x16, x16, #0x70
  40226c:	br	x17

0000000000402270 <_nc_doalloc@plt>:
  402270:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402274:	ldr	x17, [x16, #120]
  402278:	add	x16, x16, #0x78
  40227c:	br	x17

0000000000402280 <_nc_read_entry_source@plt>:
  402280:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402284:	ldr	x17, [x16, #128]
  402288:	add	x16, x16, #0x80
  40228c:	br	x17

0000000000402290 <_nc_set_source@plt>:
  402290:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402294:	ldr	x17, [x16, #136]
  402298:	add	x16, x16, #0x88
  40229c:	br	x17

00000000004022a0 <fclose@plt>:
  4022a0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4022a4:	ldr	x17, [x16, #144]
  4022a8:	add	x16, x16, #0x90
  4022ac:	br	x17

00000000004022b0 <atoi@plt>:
  4022b0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4022b4:	ldr	x17, [x16, #152]
  4022b8:	add	x16, x16, #0x98
  4022bc:	br	x17

00000000004022c0 <fopen@plt>:
  4022c0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4022c4:	ldr	x17, [x16, #160]
  4022c8:	add	x16, x16, #0xa0
  4022cc:	br	x17

00000000004022d0 <malloc@plt>:
  4022d0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4022d4:	ldr	x17, [x16, #168]
  4022d8:	add	x16, x16, #0xa8
  4022dc:	br	x17

00000000004022e0 <tparm@plt>:
  4022e0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4022e4:	ldr	x17, [x16, #176]
  4022e8:	add	x16, x16, #0xb0
  4022ec:	br	x17

00000000004022f0 <strncmp@plt>:
  4022f0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4022f4:	ldr	x17, [x16, #184]
  4022f8:	add	x16, x16, #0xb8
  4022fc:	br	x17

0000000000402300 <__libc_start_main@plt>:
  402300:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402304:	ldr	x17, [x16, #192]
  402308:	add	x16, x16, #0xc0
  40230c:	br	x17

0000000000402310 <strcat@plt>:
  402310:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402314:	ldr	x17, [x16, #200]
  402318:	add	x16, x16, #0xc8
  40231c:	br	x17

0000000000402320 <fgetc@plt>:
  402320:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402324:	ldr	x17, [x16, #208]
  402328:	add	x16, x16, #0xd0
  40232c:	br	x17

0000000000402330 <tigetflag@plt>:
  402330:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402334:	ldr	x17, [x16, #216]
  402338:	add	x16, x16, #0xd8
  40233c:	br	x17

0000000000402340 <memset@plt>:
  402340:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402344:	ldr	x17, [x16, #224]
  402348:	add	x16, x16, #0xe0
  40234c:	br	x17

0000000000402350 <fdopen@plt>:
  402350:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402354:	ldr	x17, [x16, #232]
  402358:	add	x16, x16, #0xe8
  40235c:	br	x17

0000000000402360 <_nc_tparm_analyze@plt>:
  402360:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402364:	ldr	x17, [x16, #240]
  402368:	add	x16, x16, #0xf0
  40236c:	br	x17

0000000000402370 <getopt@plt>:
  402370:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402374:	ldr	x17, [x16, #248]
  402378:	add	x16, x16, #0xf8
  40237c:	br	x17

0000000000402380 <use_extended_names@plt>:
  402380:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402384:	ldr	x17, [x16, #256]
  402388:	add	x16, x16, #0x100
  40238c:	br	x17

0000000000402390 <calloc@plt>:
  402390:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402394:	ldr	x17, [x16, #264]
  402398:	add	x16, x16, #0x108
  40239c:	br	x17

00000000004023a0 <rewind@plt>:
  4023a0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4023a4:	ldr	x17, [x16, #272]
  4023a8:	add	x16, x16, #0x110
  4023ac:	br	x17

00000000004023b0 <strdup@plt>:
  4023b0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4023b4:	ldr	x17, [x16, #280]
  4023b8:	add	x16, x16, #0x118
  4023bc:	br	x17

00000000004023c0 <strerror@plt>:
  4023c0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4023c4:	ldr	x17, [x16, #288]
  4023c8:	add	x16, x16, #0x120
  4023cc:	br	x17

00000000004023d0 <keyname@plt>:
  4023d0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4023d4:	ldr	x17, [x16, #296]
  4023d8:	add	x16, x16, #0x128
  4023dc:	br	x17

00000000004023e0 <_nc_write_entry@plt>:
  4023e0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4023e4:	ldr	x17, [x16, #304]
  4023e8:	add	x16, x16, #0x130
  4023ec:	br	x17

00000000004023f0 <__gmon_start__@plt>:
  4023f0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4023f4:	ldr	x17, [x16, #312]
  4023f8:	add	x16, x16, #0x138
  4023fc:	br	x17

0000000000402400 <_nc_set_type@plt>:
  402400:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402404:	ldr	x17, [x16, #320]
  402408:	add	x16, x16, #0x140
  40240c:	br	x17

0000000000402410 <_nc_visbuf@plt>:
  402410:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402414:	ldr	x17, [x16, #328]
  402418:	add	x16, x16, #0x148
  40241c:	br	x17

0000000000402420 <fseek@plt>:
  402420:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402424:	ldr	x17, [x16, #336]
  402428:	add	x16, x16, #0x150
  40242c:	br	x17

0000000000402430 <abort@plt>:
  402430:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402434:	ldr	x17, [x16, #344]
  402438:	add	x16, x16, #0x158
  40243c:	br	x17

0000000000402440 <_nc_write_object@plt>:
  402440:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402444:	ldr	x17, [x16, #352]
  402448:	add	x16, x16, #0x160
  40244c:	br	x17

0000000000402450 <_nc_tic_expand@plt>:
  402450:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402454:	ldr	x17, [x16, #360]
  402458:	add	x16, x16, #0x168
  40245c:	br	x17

0000000000402460 <access@plt>:
  402460:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402464:	ldr	x17, [x16, #368]
  402468:	add	x16, x16, #0x170
  40246c:	br	x17

0000000000402470 <feof@plt>:
  402470:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402474:	ldr	x17, [x16, #376]
  402478:	add	x16, x16, #0x178
  40247c:	br	x17

0000000000402480 <puts@plt>:
  402480:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402484:	ldr	x17, [x16, #384]
  402488:	add	x16, x16, #0x180
  40248c:	br	x17

0000000000402490 <memcmp@plt>:
  402490:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402494:	ldr	x17, [x16, #392]
  402498:	add	x16, x16, #0x188
  40249c:	br	x17

00000000004024a0 <_nc_tic_dir@plt>:
  4024a0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4024a4:	ldr	x17, [x16, #400]
  4024a8:	add	x16, x16, #0x190
  4024ac:	br	x17

00000000004024b0 <strcmp@plt>:
  4024b0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4024b4:	ldr	x17, [x16, #408]
  4024b8:	add	x16, x16, #0x198
  4024bc:	br	x17

00000000004024c0 <__ctype_b_loc@plt>:
  4024c0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4024c4:	ldr	x17, [x16, #416]
  4024c8:	add	x16, x16, #0x1a0
  4024cc:	br	x17

00000000004024d0 <_nc_find_user_entry@plt>:
  4024d0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4024d4:	ldr	x17, [x16, #424]
  4024d8:	add	x16, x16, #0x1a8
  4024dc:	br	x17

00000000004024e0 <strtol@plt>:
  4024e0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4024e4:	ldr	x17, [x16, #432]
  4024e8:	add	x16, x16, #0x1b0
  4024ec:	br	x17

00000000004024f0 <free@plt>:
  4024f0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4024f4:	ldr	x17, [x16, #440]
  4024f8:	add	x16, x16, #0x1b8
  4024fc:	br	x17

0000000000402500 <_nc_resolve_uses2@plt>:
  402500:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402504:	ldr	x17, [x16, #448]
  402508:	add	x16, x16, #0x1c0
  40250c:	br	x17

0000000000402510 <_nc_rootname@plt>:
  402510:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402514:	ldr	x17, [x16, #456]
  402518:	add	x16, x16, #0x1c8
  40251c:	br	x17

0000000000402520 <_nc_warning@plt>:
  402520:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402524:	ldr	x17, [x16, #464]
  402528:	add	x16, x16, #0x1d0
  40252c:	br	x17

0000000000402530 <strchr@plt>:
  402530:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402534:	ldr	x17, [x16, #472]
  402538:	add	x16, x16, #0x1d8
  40253c:	br	x17

0000000000402540 <clearerr@plt>:
  402540:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402544:	ldr	x17, [x16, #480]
  402548:	add	x16, x16, #0x1e0
  40254c:	br	x17

0000000000402550 <fflush@plt>:
  402550:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402554:	ldr	x17, [x16, #488]
  402558:	add	x16, x16, #0x1e8
  40255c:	br	x17

0000000000402560 <strcpy@plt>:
  402560:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402564:	ldr	x17, [x16, #496]
  402568:	add	x16, x16, #0x1f0
  40256c:	br	x17

0000000000402570 <_nc_tic_written@plt>:
  402570:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402574:	ldr	x17, [x16, #504]
  402578:	add	x16, x16, #0x1f8
  40257c:	br	x17

0000000000402580 <_nc_capcmp@plt>:
  402580:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402584:	ldr	x17, [x16, #512]
  402588:	add	x16, x16, #0x200
  40258c:	br	x17

0000000000402590 <mkstemp@plt>:
  402590:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402594:	ldr	x17, [x16, #520]
  402598:	add	x16, x16, #0x208
  40259c:	br	x17

00000000004025a0 <_nc_name_match@plt>:
  4025a0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4025a4:	ldr	x17, [x16, #528]
  4025a8:	add	x16, x16, #0x210
  4025ac:	br	x17

00000000004025b0 <strstr@plt>:
  4025b0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4025b4:	ldr	x17, [x16, #536]
  4025b8:	add	x16, x16, #0x218
  4025bc:	br	x17

00000000004025c0 <_nc_get_hash_table@plt>:
  4025c0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4025c4:	ldr	x17, [x16, #544]
  4025c8:	add	x16, x16, #0x220
  4025cc:	br	x17

00000000004025d0 <__isoc99_sscanf@plt>:
  4025d0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4025d4:	ldr	x17, [x16, #552]
  4025d8:	add	x16, x16, #0x228
  4025dc:	br	x17

00000000004025e0 <_nc_home_terminfo@plt>:
  4025e0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4025e4:	ldr	x17, [x16, #560]
  4025e8:	add	x16, x16, #0x230
  4025ec:	br	x17

00000000004025f0 <_nc_find_entry@plt>:
  4025f0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4025f4:	ldr	x17, [x16, #568]
  4025f8:	add	x16, x16, #0x238
  4025fc:	br	x17

0000000000402600 <_nc_trim_sgr0@plt>:
  402600:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402604:	ldr	x17, [x16, #576]
  402608:	add	x16, x16, #0x240
  40260c:	br	x17

0000000000402610 <strncpy@plt>:
  402610:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402614:	ldr	x17, [x16, #584]
  402618:	add	x16, x16, #0x248
  40261c:	br	x17

0000000000402620 <umask@plt>:
  402620:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402624:	ldr	x17, [x16, #592]
  402628:	add	x16, x16, #0x250
  40262c:	br	x17

0000000000402630 <printf@plt>:
  402630:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402634:	ldr	x17, [x16, #600]
  402638:	add	x16, x16, #0x258
  40263c:	br	x17

0000000000402640 <__errno_location@plt>:
  402640:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402644:	ldr	x17, [x16, #608]
  402648:	add	x16, x16, #0x260
  40264c:	br	x17

0000000000402650 <getenv@plt>:
  402650:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402654:	ldr	x17, [x16, #616]
  402658:	add	x16, x16, #0x268
  40265c:	br	x17

0000000000402660 <putchar@plt>:
  402660:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402664:	ldr	x17, [x16, #624]
  402668:	add	x16, x16, #0x270
  40266c:	br	x17

0000000000402670 <__xstat@plt>:
  402670:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402674:	ldr	x17, [x16, #632]
  402678:	add	x16, x16, #0x278
  40267c:	br	x17

0000000000402680 <fprintf@plt>:
  402680:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402684:	ldr	x17, [x16, #640]
  402688:	add	x16, x16, #0x280
  40268c:	br	x17

0000000000402690 <fgets@plt>:
  402690:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  402694:	ldr	x17, [x16, #648]
  402698:	add	x16, x16, #0x288
  40269c:	br	x17

00000000004026a0 <_nc_visbuf2@plt>:
  4026a0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4026a4:	ldr	x17, [x16, #656]
  4026a8:	add	x16, x16, #0x290
  4026ac:	br	x17

00000000004026b0 <ferror@plt>:
  4026b0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4026b4:	ldr	x17, [x16, #664]
  4026b8:	add	x16, x16, #0x298
  4026bc:	br	x17

00000000004026c0 <tigetstr@plt>:
  4026c0:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  4026c4:	ldr	x17, [x16, #672]
  4026c8:	add	x16, x16, #0x2a0
  4026cc:	br	x17

Disassembly of section .text:

00000000004026d0 <.text>:
  4026d0:	mov	x29, #0x0                   	// #0
  4026d4:	mov	x30, #0x0                   	// #0
  4026d8:	mov	x5, x0
  4026dc:	ldr	x1, [sp]
  4026e0:	add	x2, sp, #0x8
  4026e4:	mov	x6, sp
  4026e8:	movz	x0, #0x0, lsl #48
  4026ec:	movk	x0, #0x0, lsl #32
  4026f0:	movk	x0, #0x40, lsl #16
  4026f4:	movk	x0, #0x27dc
  4026f8:	movz	x3, #0x0, lsl #48
  4026fc:	movk	x3, #0x0, lsl #32
  402700:	movk	x3, #0x41, lsl #16
  402704:	movk	x3, #0x10c8
  402708:	movz	x4, #0x0, lsl #48
  40270c:	movk	x4, #0x0, lsl #32
  402710:	movk	x4, #0x41, lsl #16
  402714:	movk	x4, #0x1148
  402718:	bl	402300 <__libc_start_main@plt>
  40271c:	bl	402430 <abort@plt>
  402720:	adrp	x0, 426000 <tigetstr@plt+0x23940>
  402724:	ldr	x0, [x0, #3928]
  402728:	cbz	x0, 402730 <tigetstr@plt+0x70>
  40272c:	b	4023f0 <__gmon_start__@plt>
  402730:	ret
  402734:	nop
  402738:	adrp	x0, 427000 <tigetstr@plt+0x24940>
  40273c:	add	x0, x0, #0x458
  402740:	adrp	x1, 427000 <tigetstr@plt+0x24940>
  402744:	add	x1, x1, #0x458
  402748:	cmp	x1, x0
  40274c:	b.eq	402764 <tigetstr@plt+0xa4>  // b.none
  402750:	adrp	x1, 411000 <tigetstr@plt+0xe940>
  402754:	ldr	x1, [x1, #392]
  402758:	cbz	x1, 402764 <tigetstr@plt+0xa4>
  40275c:	mov	x16, x1
  402760:	br	x16
  402764:	ret
  402768:	adrp	x0, 427000 <tigetstr@plt+0x24940>
  40276c:	add	x0, x0, #0x458
  402770:	adrp	x1, 427000 <tigetstr@plt+0x24940>
  402774:	add	x1, x1, #0x458
  402778:	sub	x1, x1, x0
  40277c:	lsr	x2, x1, #63
  402780:	add	x1, x2, x1, asr #3
  402784:	cmp	xzr, x1, asr #1
  402788:	asr	x1, x1, #1
  40278c:	b.eq	4027a4 <tigetstr@plt+0xe4>  // b.none
  402790:	adrp	x2, 411000 <tigetstr@plt+0xe940>
  402794:	ldr	x2, [x2, #400]
  402798:	cbz	x2, 4027a4 <tigetstr@plt+0xe4>
  40279c:	mov	x16, x2
  4027a0:	br	x16
  4027a4:	ret
  4027a8:	stp	x29, x30, [sp, #-32]!
  4027ac:	mov	x29, sp
  4027b0:	str	x19, [sp, #16]
  4027b4:	adrp	x19, 427000 <tigetstr@plt+0x24940>
  4027b8:	ldrb	w0, [x19, #1112]
  4027bc:	cbnz	w0, 4027cc <tigetstr@plt+0x10c>
  4027c0:	bl	402738 <tigetstr@plt+0x78>
  4027c4:	mov	w0, #0x1                   	// #1
  4027c8:	strb	w0, [x19, #1112]
  4027cc:	ldr	x19, [sp, #16]
  4027d0:	ldp	x29, x30, [sp], #32
  4027d4:	ret
  4027d8:	b	402768 <tigetstr@plt+0xa8>
  4027dc:	stp	x29, x30, [sp, #-96]!
  4027e0:	str	x28, [sp, #16]
  4027e4:	stp	x26, x25, [sp, #32]
  4027e8:	stp	x24, x23, [sp, #48]
  4027ec:	stp	x22, x21, [sp, #64]
  4027f0:	stp	x20, x19, [sp, #80]
  4027f4:	mov	x29, sp
  4027f8:	sub	sp, sp, #0x2, lsl #12
  4027fc:	sub	sp, sp, #0x1b0
  402800:	mov	w8, #0xffffffff            	// #-1
  402804:	mov	w9, #0x1                   	// #1
  402808:	mov	w10, #0x3f                  	// #63
  40280c:	mov	w11, #0x2                   	// #2
  402810:	mov	w12, #0x3c                  	// #60
  402814:	mov	w13, #0xffff                	// #65535
  402818:	mov	w14, #0x0                   	// #0
  40281c:	mov	w15, #0x1                   	// #1
  402820:	mov	x16, xzr
  402824:	adrp	x17, 412000 <tigetstr@plt+0xf940>
  402828:	add	x17, x17, #0xe4
  40282c:	adrp	x18, 426000 <tigetstr@plt+0x23940>
  402830:	ldr	x18, [x18, #3848]
  402834:	adrp	x2, 427000 <tigetstr@plt+0x24940>
  402838:	add	x2, x2, #0x460
  40283c:	adrp	x3, 426000 <tigetstr@plt+0x23940>
  402840:	ldr	x3, [x3, #3960]
  402844:	adrp	x4, 403000 <tigetstr@plt+0x940>
  402848:	add	x4, x4, #0x794
  40284c:	adrp	x5, 412000 <tigetstr@plt+0xf940>
  402850:	add	x5, x5, #0xed
  402854:	adrp	x6, 427000 <tigetstr@plt+0x24940>
  402858:	add	x6, x6, #0x468
  40285c:	adrp	x7, 427000 <tigetstr@plt+0x24940>
  402860:	add	x7, x7, #0x469
  402864:	adrp	x19, 427000 <tigetstr@plt+0x24940>
  402868:	add	x19, x19, #0x46c
  40286c:	adrp	x20, 426000 <tigetstr@plt+0x23940>
  402870:	ldr	x20, [x20, #3936]
  402874:	adrp	x21, 426000 <tigetstr@plt+0x23940>
  402878:	ldr	x21, [x21, #3872]
  40287c:	adrp	x22, 427000 <tigetstr@plt+0x24940>
  402880:	add	x22, x22, #0x470
  402884:	adrp	x23, 427000 <tigetstr@plt+0x24940>
  402888:	add	x23, x23, #0x488
  40288c:	adrp	x24, 426000 <tigetstr@plt+0x23940>
  402890:	ldr	x24, [x24, #3856]
  402894:	adrp	x25, 426000 <tigetstr@plt+0x23940>
  402898:	ldr	x25, [x25, #3976]
  40289c:	adrp	x26, 426000 <tigetstr@plt+0x23940>
  4028a0:	ldr	x26, [x26, #3864]
  4028a4:	stur	wzr, [x29, #-4]
  4028a8:	stur	w0, [x29, #-8]
  4028ac:	stur	x1, [x29, #-16]
  4028b0:	str	w8, [sp, #412]
  4028b4:	str	w9, [sp, #408]
  4028b8:	str	w10, [sp, #384]
  4028bc:	str	wzr, [sp, #380]
  4028c0:	str	w11, [sp, #376]
  4028c4:	str	w12, [sp, #372]
  4028c8:	str	w13, [sp, #368]
  4028cc:	strb	w14, [sp, #367]
  4028d0:	strb	w14, [sp, #366]
  4028d4:	str	wzr, [sp, #360]
  4028d8:	strb	w14, [sp, #359]
  4028dc:	strb	w15, [sp, #358]
  4028e0:	str	x16, [sp, #344]
  4028e4:	str	x17, [sp, #336]
  4028e8:	str	x16, [sp, #328]
  4028ec:	strb	w14, [sp, #327]
  4028f0:	strb	w14, [sp, #326]
  4028f4:	str	wzr, [sp, #320]
  4028f8:	strb	w14, [sp, #319]
  4028fc:	strb	w14, [sp, #318]
  402900:	ldr	x16, [x18]
  402904:	str	x16, [x2]
  402908:	ldur	x16, [x29, #-16]
  40290c:	ldr	x0, [x16]
  402910:	str	w9, [sp, #276]
  402914:	str	x18, [sp, #264]
  402918:	str	x2, [sp, #256]
  40291c:	str	x3, [sp, #248]
  402920:	str	x4, [sp, #240]
  402924:	str	x5, [sp, #232]
  402928:	str	x6, [sp, #224]
  40292c:	str	x7, [sp, #216]
  402930:	str	x19, [sp, #208]
  402934:	str	x20, [sp, #200]
  402938:	str	x21, [sp, #192]
  40293c:	str	x22, [sp, #184]
  402940:	str	x23, [sp, #176]
  402944:	str	x24, [sp, #168]
  402948:	str	x25, [sp, #160]
  40294c:	str	x26, [sp, #152]
  402950:	bl	402510 <_nc_rootname@plt>
  402954:	ldr	x16, [sp, #248]
  402958:	str	x0, [x16]
  40295c:	ldr	x0, [sp, #240]
  402960:	bl	411150 <tigetstr@plt+0xea90>
  402964:	ldr	x16, [sp, #248]
  402968:	ldr	x17, [x16]
  40296c:	mov	x0, x17
  402970:	ldr	x1, [sp, #232]
  402974:	bl	411054 <tigetstr@plt+0xe994>
  402978:	mov	w8, w0
  40297c:	ldr	w9, [sp, #276]
  402980:	and	w8, w8, w9
  402984:	ldr	x16, [sp, #224]
  402988:	strb	w8, [x16]
  40298c:	and	w8, w0, #0x1
  402990:	cbz	w8, 4029a0 <tigetstr@plt+0x2e0>
  402994:	str	wzr, [sp, #380]
  402998:	mov	w8, #0x2                   	// #2
  40299c:	str	w8, [sp, #376]
  4029a0:	ldr	x8, [sp, #248]
  4029a4:	ldr	x0, [x8]
  4029a8:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  4029ac:	add	x1, x1, #0xf7
  4029b0:	bl	411054 <tigetstr@plt+0xe994>
  4029b4:	mov	w9, w0
  4029b8:	mov	w10, #0x1                   	// #1
  4029bc:	and	w9, w9, w10
  4029c0:	ldr	x8, [sp, #216]
  4029c4:	strb	w9, [x8]
  4029c8:	and	w9, w0, #0x1
  4029cc:	cbz	w9, 4029e0 <tigetstr@plt+0x320>
  4029d0:	mov	w8, #0x2                   	// #2
  4029d4:	str	w8, [sp, #380]
  4029d8:	mov	w8, #0x4                   	// #4
  4029dc:	str	w8, [sp, #376]
  4029e0:	mov	w8, wzr
  4029e4:	and	w0, w8, #0x1
  4029e8:	bl	402380 <use_extended_names@plt>
  4029ec:	adrp	x9, 426000 <tigetstr@plt+0x23940>
  4029f0:	ldr	x9, [x9, #4016]
  4029f4:	str	wzr, [x9]
  4029f8:	ldur	w0, [x29, #-8]
  4029fc:	ldur	x1, [x29, #-16]
  402a00:	adrp	x2, 412000 <tigetstr@plt+0xf940>
  402a04:	add	x2, x2, #0x101
  402a08:	bl	402370 <getopt@plt>
  402a0c:	str	w0, [sp, #388]
  402a10:	mov	w8, #0xffffffff            	// #-1
  402a14:	cmp	w0, w8
  402a18:	b.eq	402d5c <tigetstr@plt+0x69c>  // b.none
  402a1c:	bl	4024c0 <__ctype_b_loc@plt>
  402a20:	ldr	x8, [x0]
  402a24:	ldrsw	x9, [sp, #388]
  402a28:	ldrh	w10, [x8, x9, lsl #1]
  402a2c:	and	w10, w10, #0x800
  402a30:	cbz	w10, 402af0 <tigetstr@plt+0x430>
  402a34:	ldr	w8, [sp, #384]
  402a38:	cmp	w8, #0x51
  402a3c:	str	w8, [sp, #148]
  402a40:	b.eq	402a68 <tigetstr@plt+0x3a8>  // b.none
  402a44:	b	402a48 <tigetstr@plt+0x388>
  402a48:	ldr	w8, [sp, #148]
  402a4c:	cmp	w8, #0x76
  402a50:	b.eq	402a78 <tigetstr@plt+0x3b8>  // b.none
  402a54:	b	402a58 <tigetstr@plt+0x398>
  402a58:	ldr	w8, [sp, #148]
  402a5c:	cmp	w8, #0x77
  402a60:	b.eq	402a88 <tigetstr@plt+0x3c8>  // b.none
  402a64:	b	402a98 <tigetstr@plt+0x3d8>
  402a68:	ldr	w1, [sp, #388]
  402a6c:	add	x0, sp, #0x140
  402a70:	bl	403808 <tigetstr@plt+0x1148>
  402a74:	b	402aec <tigetstr@plt+0x42c>
  402a78:	ldr	w1, [sp, #388]
  402a7c:	add	x0, sp, #0x19c
  402a80:	bl	403808 <tigetstr@plt+0x1148>
  402a84:	b	402aec <tigetstr@plt+0x42c>
  402a88:	ldr	w1, [sp, #388]
  402a8c:	add	x0, sp, #0x174
  402a90:	bl	403808 <tigetstr@plt+0x1148>
  402a94:	b	402aec <tigetstr@plt+0x42c>
  402a98:	ldr	w8, [sp, #388]
  402a9c:	cmp	w8, #0x30
  402aa0:	str	w8, [sp, #144]
  402aa4:	b.eq	402abc <tigetstr@plt+0x3fc>  // b.none
  402aa8:	b	402aac <tigetstr@plt+0x3ec>
  402aac:	ldr	w8, [sp, #144]
  402ab0:	cmp	w8, #0x31
  402ab4:	b.eq	402ad8 <tigetstr@plt+0x418>  // b.none
  402ab8:	b	402ae8 <tigetstr@plt+0x428>
  402abc:	ldr	w8, [sp, #388]
  402ac0:	str	w8, [sp, #384]
  402ac4:	mov	w8, #0xffff                	// #65535
  402ac8:	str	w8, [sp, #372]
  402acc:	mov	w8, #0x1                   	// #1
  402ad0:	str	w8, [sp, #368]
  402ad4:	b	402aec <tigetstr@plt+0x42c>
  402ad8:	ldr	w8, [sp, #388]
  402adc:	str	w8, [sp, #384]
  402ae0:	str	wzr, [sp, #372]
  402ae4:	b	402aec <tigetstr@plt+0x42c>
  402ae8:	bl	403840 <tigetstr@plt+0x1180>
  402aec:	b	4029f8 <tigetstr@plt+0x338>
  402af0:	ldr	w8, [sp, #388]
  402af4:	subs	w8, w8, #0x43
  402af8:	mov	w9, w8
  402afc:	ubfx	x9, x9, #0, #32
  402b00:	cmp	x9, #0x35
  402b04:	str	x9, [sp, #136]
  402b08:	b.hi	402d4c <tigetstr@plt+0x68c>  // b.pmore
  402b0c:	adrp	x8, 411000 <tigetstr@plt+0xe940>
  402b10:	add	x8, x8, #0x198
  402b14:	ldr	x11, [sp, #136]
  402b18:	ldrsw	x10, [x8, x11, lsl #2]
  402b1c:	add	x9, x8, x10
  402b20:	br	x9
  402b24:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  402b28:	ldr	x8, [x8, #4016]
  402b2c:	mov	w9, #0x1                   	// #1
  402b30:	str	w9, [x8]
  402b34:	b	402d50 <tigetstr@plt+0x690>
  402b38:	mov	w8, #0x1                   	// #1
  402b3c:	ldr	x9, [sp, #216]
  402b40:	strb	w8, [x9]
  402b44:	mov	w8, #0x2                   	// #2
  402b48:	str	w8, [sp, #380]
  402b4c:	mov	w8, #0x4                   	// #4
  402b50:	str	w8, [sp, #376]
  402b54:	b	402d50 <tigetstr@plt+0x690>
  402b58:	ldr	w8, [sp, #412]
  402b5c:	cmp	w8, #0x0
  402b60:	cset	w8, le
  402b64:	tbnz	w8, #0, 402b74 <tigetstr@plt+0x4b4>
  402b68:	ldr	w8, [sp, #412]
  402b6c:	str	w8, [sp, #132]
  402b70:	b	402b88 <tigetstr@plt+0x4c8>
  402b74:	ldr	w8, [sp, #412]
  402b78:	cmp	w8, #0x0
  402b7c:	cset	w8, eq  // eq = none
  402b80:	and	w8, w8, #0x1
  402b84:	str	w8, [sp, #132]
  402b88:	ldr	w8, [sp, #132]
  402b8c:	ldr	x9, [sp, #208]
  402b90:	str	w8, [x9]
  402b94:	ldr	x10, [sp, #200]
  402b98:	ldr	w8, [x10]
  402b9c:	mov	w11, #0xbfff                	// #49151
  402ba0:	movk	w11, #0x3, lsl #16
  402ba4:	and	w8, w8, w11
  402ba8:	str	w8, [x10]
  402bac:	ldr	w8, [x9]
  402bb0:	ldr	w11, [x10]
  402bb4:	orr	w8, w11, w8, lsl #13
  402bb8:	str	w8, [x10]
  402bbc:	ldr	x0, [sp, #328]
  402bc0:	bl	4038b4 <tigetstr@plt+0x11f4>
  402bc4:	mov	w8, wzr
  402bc8:	mov	w0, w8
  402bcc:	bl	4021e0 <exit@plt>
  402bd0:	mov	w8, #0x1                   	// #1
  402bd4:	ldr	x9, [sp, #224]
  402bd8:	strb	w8, [x9]
  402bdc:	str	wzr, [sp, #380]
  402be0:	mov	w8, #0x2                   	// #2
  402be4:	str	w8, [sp, #376]
  402be8:	b	402d50 <tigetstr@plt+0x690>
  402bec:	mov	w8, #0x1                   	// #1
  402bf0:	ldr	x9, [sp, #224]
  402bf4:	strb	w8, [x9]
  402bf8:	mov	w8, #0x1                   	// #1
  402bfc:	str	w8, [sp, #380]
  402c00:	mov	w8, #0x3                   	// #3
  402c04:	str	w8, [sp, #376]
  402c08:	b	402d50 <tigetstr@plt+0x690>
  402c0c:	str	wzr, [sp, #408]
  402c10:	mov	w8, #0x1                   	// #1
  402c14:	strb	w8, [sp, #366]
  402c18:	b	402d50 <tigetstr@plt+0x690>
  402c1c:	str	wzr, [sp, #320]
  402c20:	b	402d50 <tigetstr@plt+0x690>
  402c24:	ldr	x8, [sp, #152]
  402c28:	ldr	x9, [x8]
  402c2c:	str	x9, [sp, #344]
  402c30:	b	402d50 <tigetstr@plt+0x690>
  402c34:	mov	w8, #0x0                   	// #0
  402c38:	strb	w8, [sp, #358]
  402c3c:	b	402d50 <tigetstr@plt+0x690>
  402c40:	mov	w8, #0x1                   	// #1
  402c44:	strb	w8, [sp, #366]
  402c48:	b	402d50 <tigetstr@plt+0x690>
  402c4c:	bl	402250 <curses_version@plt>
  402c50:	bl	402480 <puts@plt>
  402c54:	mov	w8, wzr
  402c58:	mov	w0, w8
  402c5c:	bl	4021e0 <exit@plt>
  402c60:	mov	w8, #0x1                   	// #1
  402c64:	strb	w8, [sp, #318]
  402c68:	b	402d50 <tigetstr@plt+0x690>
  402c6c:	mov	w8, #0x1                   	// #1
  402c70:	strb	w8, [sp, #327]
  402c74:	b	402d50 <tigetstr@plt+0x690>
  402c78:	ldr	x8, [sp, #152]
  402c7c:	ldr	x0, [x8]
  402c80:	bl	4039f8 <tigetstr@plt+0x1338>
  402c84:	ldr	x8, [sp, #184]
  402c88:	str	x0, [x8]
  402c8c:	b	402d50 <tigetstr@plt+0x690>
  402c90:	mov	w8, #0x1                   	// #1
  402c94:	strb	w8, [sp, #367]
  402c98:	b	402d50 <tigetstr@plt+0x690>
  402c9c:	mov	w8, #0x1                   	// #1
  402ca0:	str	w8, [sp, #360]
  402ca4:	b	402d50 <tigetstr@plt+0x690>
  402ca8:	mov	w8, #0xffffffff            	// #-1
  402cac:	str	w8, [sp, #360]
  402cb0:	b	402d50 <tigetstr@plt+0x690>
  402cb4:	ldr	x8, [sp, #152]
  402cb8:	ldr	x9, [x8]
  402cbc:	str	x9, [sp, #328]
  402cc0:	b	402d50 <tigetstr@plt+0x690>
  402cc4:	mov	w8, #0x1                   	// #1
  402cc8:	strb	w8, [sp, #319]
  402ccc:	b	402d50 <tigetstr@plt+0x690>
  402cd0:	mov	w8, #0x1                   	// #1
  402cd4:	strb	w8, [sp, #359]
  402cd8:	b	402d50 <tigetstr@plt+0x690>
  402cdc:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  402ce0:	add	x8, x8, #0x478
  402ce4:	mov	w9, #0x1                   	// #1
  402ce8:	strb	w9, [x8]
  402cec:	b	402d50 <tigetstr@plt+0x690>
  402cf0:	str	wzr, [sp, #412]
  402cf4:	b	402d50 <tigetstr@plt+0x690>
  402cf8:	str	wzr, [sp, #372]
  402cfc:	b	402d50 <tigetstr@plt+0x690>
  402d00:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  402d04:	ldr	x8, [x8, #3896]
  402d08:	mov	w9, #0x0                   	// #0
  402d0c:	strb	w9, [x8]
  402d10:	mov	w9, #0x1                   	// #1
  402d14:	strb	w9, [sp, #326]
  402d18:	b	402d50 <tigetstr@plt+0x690>
  402d1c:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  402d20:	ldr	x8, [x8, #3896]
  402d24:	mov	w9, #0x1                   	// #1
  402d28:	strb	w9, [x8]
  402d2c:	mov	w8, #0x1                   	// #1
  402d30:	and	w0, w8, #0x1
  402d34:	bl	402380 <use_extended_names@plt>
  402d38:	adrp	x9, 427000 <tigetstr@plt+0x24940>
  402d3c:	add	x9, x9, #0x479
  402d40:	mov	w8, #0x1                   	// #1
  402d44:	strb	w8, [x9]
  402d48:	b	402d50 <tigetstr@plt+0x690>
  402d4c:	bl	403840 <tigetstr@plt+0x1180>
  402d50:	ldr	w8, [sp, #388]
  402d54:	str	w8, [sp, #384]
  402d58:	b	4029f8 <tigetstr@plt+0x338>
  402d5c:	ldr	w8, [sp, #412]
  402d60:	cmp	w8, #0x0
  402d64:	cset	w8, le
  402d68:	tbnz	w8, #0, 402d78 <tigetstr@plt+0x6b8>
  402d6c:	ldr	w8, [sp, #412]
  402d70:	str	w8, [sp, #128]
  402d74:	b	402d8c <tigetstr@plt+0x6cc>
  402d78:	ldr	w8, [sp, #412]
  402d7c:	cmp	w8, #0x0
  402d80:	cset	w8, eq  // eq = none
  402d84:	and	w8, w8, #0x1
  402d88:	str	w8, [sp, #128]
  402d8c:	ldr	w8, [sp, #128]
  402d90:	ldr	x9, [sp, #208]
  402d94:	str	w8, [x9]
  402d98:	ldr	x10, [sp, #200]
  402d9c:	ldr	w8, [x10]
  402da0:	mov	w11, #0xbfff                	// #49151
  402da4:	movk	w11, #0x3, lsl #16
  402da8:	and	w8, w8, w11
  402dac:	str	w8, [x10]
  402db0:	ldr	w8, [x9]
  402db4:	ldr	w11, [x10]
  402db8:	orr	w8, w11, w8, lsl #13
  402dbc:	str	w8, [x10]
  402dc0:	ldr	w8, [x10]
  402dc4:	cbz	w8, 402dec <tigetstr@plt+0x72c>
  402dc8:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  402dcc:	ldr	x8, [x8, #4048]
  402dd0:	ldr	x9, [x8]
  402dd4:	adrp	x10, 427000 <tigetstr@plt+0x24940>
  402dd8:	add	x10, x10, #0x480
  402ddc:	str	x9, [x10]
  402de0:	adrp	x9, 403000 <tigetstr@plt+0x940>
  402de4:	add	x9, x9, #0xd6c
  402de8:	str	x9, [x8]
  402dec:	ldr	x8, [sp, #192]
  402df0:	ldr	w9, [x8]
  402df4:	ldur	w10, [x29, #-8]
  402df8:	cmp	w9, w10
  402dfc:	b.ge	402e74 <tigetstr@plt+0x7b4>  // b.tcont
  402e00:	ldur	x8, [x29, #-16]
  402e04:	ldr	x9, [sp, #192]
  402e08:	ldrsw	x10, [x9]
  402e0c:	mov	w11, w10
  402e10:	add	w11, w11, #0x1
  402e14:	str	w11, [x9]
  402e18:	mov	x12, #0x8                   	// #8
  402e1c:	mul	x10, x12, x10
  402e20:	add	x8, x8, x10
  402e24:	ldr	x8, [x8]
  402e28:	str	x8, [sp, #336]
  402e2c:	ldr	w11, [x9]
  402e30:	ldur	w13, [x29, #-8]
  402e34:	cmp	w11, w13
  402e38:	b.ge	402e70 <tigetstr@plt+0x7b0>  // b.tcont
  402e3c:	ldr	x8, [sp, #264]
  402e40:	ldr	x0, [x8]
  402e44:	ldr	x9, [sp, #248]
  402e48:	ldr	x2, [x9]
  402e4c:	ldr	x3, [x9]
  402e50:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  402e54:	add	x1, x1, #0x129
  402e58:	adrp	x4, 411000 <tigetstr@plt+0xe940>
  402e5c:	add	x4, x4, #0x284
  402e60:	bl	402680 <fprintf@plt>
  402e64:	mov	w10, #0x1                   	// #1
  402e68:	mov	w0, w10
  402e6c:	bl	4021e0 <exit@plt>
  402e70:	b	402fa4 <tigetstr@plt+0x8e4>
  402e74:	ldr	x8, [sp, #224]
  402e78:	ldrb	w9, [x8]
  402e7c:	and	w9, w9, #0x1
  402e80:	cmp	w9, #0x1
  402e84:	b.ne	402f70 <tigetstr@plt+0x8b0>  // b.any
  402e88:	adrp	x8, 412000 <tigetstr@plt+0xf940>
  402e8c:	add	x8, x8, #0x151
  402e90:	str	x8, [sp, #336]
  402e94:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  402e98:	add	x0, x0, #0x15e
  402e9c:	bl	402650 <getenv@plt>
  402ea0:	str	x0, [sp, #400]
  402ea4:	cbz	x0, 402f6c <tigetstr@plt+0x8ac>
  402ea8:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  402eac:	add	x0, x0, #0x166
  402eb0:	bl	402650 <getenv@plt>
  402eb4:	bl	4039f8 <tigetstr@plt+0x1338>
  402eb8:	ldr	x8, [sp, #184]
  402ebc:	str	x0, [x8]
  402ec0:	cbz	x0, 402f6c <tigetstr@plt+0x8ac>
  402ec4:	ldr	x0, [sp, #400]
  402ec8:	mov	w8, wzr
  402ecc:	mov	w1, w8
  402ed0:	bl	402460 <access@plt>
  402ed4:	cbnz	w0, 402ee4 <tigetstr@plt+0x824>
  402ed8:	ldr	x8, [sp, #400]
  402edc:	str	x8, [sp, #336]
  402ee0:	b	402f6c <tigetstr@plt+0x8ac>
  402ee4:	add	x0, sp, #0x1, lsl #12
  402ee8:	add	x0, x0, #0x1a0
  402eec:	bl	404b1c <tigetstr@plt+0x245c>
  402ef0:	ldr	x8, [sp, #176]
  402ef4:	str	x0, [x8]
  402ef8:	cbz	x0, 402f60 <tigetstr@plt+0x8a0>
  402efc:	add	x8, sp, #0x1, lsl #12
  402f00:	add	x8, x8, #0x1a0
  402f04:	str	x8, [sp, #336]
  402f08:	ldr	x8, [sp, #176]
  402f0c:	ldr	x0, [x8]
  402f10:	ldr	x2, [sp, #400]
  402f14:	adrp	x1, 413000 <tigetstr@plt+0x10940>
  402f18:	add	x1, x1, #0x236
  402f1c:	bl	402680 <fprintf@plt>
  402f20:	ldr	x8, [sp, #176]
  402f24:	ldr	x9, [x8]
  402f28:	mov	x0, x9
  402f2c:	bl	4022a0 <fclose@plt>
  402f30:	ldr	x8, [sp, #336]
  402f34:	mov	x0, x8
  402f38:	mov	x8, xzr
  402f3c:	mov	x1, x8
  402f40:	bl	404ba8 <tigetstr@plt+0x24e8>
  402f44:	ldr	x8, [sp, #176]
  402f48:	str	x0, [x8]
  402f4c:	ldr	x9, [sp, #336]
  402f50:	adrp	x10, 427000 <tigetstr@plt+0x24940>
  402f54:	add	x10, x10, #0x490
  402f58:	str	x9, [x10]
  402f5c:	b	402f6c <tigetstr@plt+0x8ac>
  402f60:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  402f64:	add	x0, x0, #0x16b
  402f68:	bl	404da0 <tigetstr@plt+0x26e0>
  402f6c:	b	402fa4 <tigetstr@plt+0x8e4>
  402f70:	ldr	x8, [sp, #264]
  402f74:	ldr	x0, [x8]
  402f78:	ldr	x9, [sp, #248]
  402f7c:	ldr	x2, [x9]
  402f80:	ldr	x3, [x9]
  402f84:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  402f88:	add	x1, x1, #0x172
  402f8c:	adrp	x4, 411000 <tigetstr@plt+0xe940>
  402f90:	add	x4, x4, #0x284
  402f94:	bl	402680 <fprintf@plt>
  402f98:	mov	w10, #0x1                   	// #1
  402f9c:	mov	w0, w10
  402fa0:	bl	4021e0 <exit@plt>
  402fa4:	ldr	x8, [sp, #176]
  402fa8:	ldr	x9, [x8]
  402fac:	cbnz	x9, 402fe4 <tigetstr@plt+0x924>
  402fb0:	ldr	x0, [sp, #336]
  402fb4:	add	x1, sp, #0x1a0
  402fb8:	bl	404ba8 <tigetstr@plt+0x24e8>
  402fbc:	ldr	x8, [sp, #176]
  402fc0:	str	x0, [x8]
  402fc4:	ldr	x0, [sp, #336]
  402fc8:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  402fcc:	add	x1, x1, #0x197
  402fd0:	bl	4024b0 <strcmp@plt>
  402fd4:	cbnz	w0, 402fe4 <tigetstr@plt+0x924>
  402fd8:	adrp	x8, 412000 <tigetstr@plt+0xf940>
  402fdc:	add	x8, x8, #0x199
  402fe0:	str	x8, [sp, #336]
  402fe4:	ldr	x8, [sp, #224]
  402fe8:	ldrb	w9, [x8]
  402fec:	tbnz	w9, #0, 402ffc <tigetstr@plt+0x93c>
  402ff0:	ldrb	w8, [sp, #327]
  402ff4:	tbnz	w8, #0, 402ffc <tigetstr@plt+0x93c>
  402ff8:	b	4030bc <tigetstr@plt+0x9fc>
  402ffc:	ldr	x0, [sp, #344]
  403000:	ldr	w8, [sp, #408]
  403004:	str	x0, [sp, #120]
  403008:	cbz	w8, 403018 <tigetstr@plt+0x958>
  40300c:	ldr	w8, [sp, #380]
  403010:	str	w8, [sp, #116]
  403014:	b	403020 <tigetstr@plt+0x960>
  403018:	mov	w8, #0x4                   	// #4
  40301c:	str	w8, [sp, #116]
  403020:	ldr	w8, [sp, #116]
  403024:	ldr	w2, [sp, #376]
  403028:	ldrb	w9, [sp, #318]
  40302c:	ldr	w4, [sp, #372]
  403030:	ldr	w5, [sp, #368]
  403034:	ldr	x10, [sp, #208]
  403038:	ldr	w6, [x10]
  40303c:	ldrb	w11, [sp, #367]
  403040:	mov	w12, #0x1                   	// #1
  403044:	str	w8, [sp, #112]
  403048:	str	w2, [sp, #108]
  40304c:	str	w9, [sp, #104]
  403050:	str	w4, [sp, #100]
  403054:	str	w5, [sp, #96]
  403058:	str	w6, [sp, #92]
  40305c:	str	w12, [sp, #88]
  403060:	tbnz	w11, #0, 40306c <tigetstr@plt+0x9ac>
  403064:	ldrb	w8, [sp, #327]
  403068:	str	w8, [sp, #88]
  40306c:	ldr	w8, [sp, #88]
  403070:	ldrb	w9, [sp, #327]
  403074:	ldr	w10, [sp, #320]
  403078:	ldr	x0, [sp, #120]
  40307c:	ldr	w1, [sp, #112]
  403080:	ldr	w2, [sp, #108]
  403084:	mov	w11, #0x1                   	// #1
  403088:	ldr	w12, [sp, #104]
  40308c:	and	w3, w12, #0x1
  403090:	ldr	w4, [sp, #100]
  403094:	ldr	w5, [sp, #96]
  403098:	ldr	w6, [sp, #92]
  40309c:	and	w7, w8, #0x1
  4030a0:	mov	x13, sp
  4030a4:	and	w8, w9, w11
  4030a8:	strb	w8, [x13]
  4030ac:	mov	x13, sp
  4030b0:	str	w10, [x13, #8]
  4030b4:	bl	40b628 <tigetstr@plt+0x8f68>
  4030b8:	b	403114 <tigetstr@plt+0xa54>
  4030bc:	ldr	x8, [sp, #216]
  4030c0:	ldrb	w9, [x8]
  4030c4:	tbnz	w9, #0, 4030cc <tigetstr@plt+0xa0c>
  4030c8:	b	403114 <tigetstr@plt+0xa54>
  4030cc:	ldr	x0, [sp, #344]
  4030d0:	ldr	w1, [sp, #380]
  4030d4:	ldr	w2, [sp, #376]
  4030d8:	ldrb	w8, [sp, #318]
  4030dc:	ldr	w4, [sp, #372]
  4030e0:	ldr	w5, [sp, #368]
  4030e4:	ldr	x9, [sp, #208]
  4030e8:	ldr	w6, [x9]
  4030ec:	mov	w10, #0x1                   	// #1
  4030f0:	and	w3, w8, #0x1
  4030f4:	mov	w8, wzr
  4030f8:	and	w7, w8, #0x1
  4030fc:	mov	x11, sp
  403100:	and	w8, w8, w10
  403104:	strb	w8, [x11]
  403108:	mov	x11, sp
  40310c:	str	wzr, [x11, #8]
  403110:	bl	40b628 <tigetstr@plt+0x8f68>
  403114:	ldr	x0, [sp, #336]
  403118:	bl	402290 <_nc_set_source@plt>
  40311c:	ldr	x8, [sp, #176]
  403120:	ldr	x0, [x8]
  403124:	ldr	w9, [sp, #408]
  403128:	mov	w10, #0x1                   	// #1
  40312c:	str	x0, [sp, #80]
  403130:	str	w10, [sp, #76]
  403134:	cbz	w9, 403140 <tigetstr@plt+0xa80>
  403138:	ldrb	w8, [sp, #366]
  40313c:	str	w8, [sp, #76]
  403140:	ldr	w8, [sp, #76]
  403144:	and	w2, w8, #0x1
  403148:	ldrb	w8, [sp, #327]
  40314c:	mov	w9, #0x1                   	// #1
  403150:	str	w2, [sp, #72]
  403154:	str	w9, [sp, #68]
  403158:	tbnz	w8, #0, 40317c <tigetstr@plt+0xabc>
  40315c:	ldr	x8, [sp, #224]
  403160:	ldrb	w9, [x8]
  403164:	mov	w10, #0x1                   	// #1
  403168:	str	w10, [sp, #68]
  40316c:	tbnz	w9, #0, 40317c <tigetstr@plt+0xabc>
  403170:	ldr	x8, [sp, #216]
  403174:	ldrb	w9, [x8]
  403178:	str	w9, [sp, #68]
  40317c:	ldr	w8, [sp, #68]
  403180:	adrp	x9, 404000 <tigetstr@plt+0x1940>
  403184:	add	x9, x9, #0xdc8
  403188:	mov	x10, xzr
  40318c:	tst	w8, #0x1
  403190:	csel	x4, x10, x9, ne  // ne = any
  403194:	ldr	x0, [sp, #80]
  403198:	mov	x1, x10
  40319c:	ldr	w2, [sp, #72]
  4031a0:	mov	w8, wzr
  4031a4:	and	w3, w8, #0x1
  4031a8:	bl	402280 <_nc_read_entry_source@plt>
  4031ac:	ldrb	w8, [sp, #327]
  4031b0:	tbnz	w8, #0, 4031dc <tigetstr@plt+0xb1c>
  4031b4:	ldr	x8, [sp, #224]
  4031b8:	ldrb	w9, [x8]
  4031bc:	tbnz	w9, #0, 4031d0 <tigetstr@plt+0xb10>
  4031c0:	ldr	x8, [sp, #216]
  4031c4:	ldrb	w9, [x8]
  4031c8:	tbnz	w9, #0, 4031d0 <tigetstr@plt+0xb10>
  4031cc:	b	4031dc <tigetstr@plt+0xb1c>
  4031d0:	ldrb	w8, [sp, #359]
  4031d4:	tbnz	w8, #0, 4031dc <tigetstr@plt+0xb1c>
  4031d8:	b	403204 <tigetstr@plt+0xb44>
  4031dc:	ldrb	w8, [sp, #366]
  4031e0:	mov	w9, #0x1                   	// #1
  4031e4:	and	w0, w9, #0x1
  4031e8:	and	w1, w8, #0x1
  4031ec:	bl	402500 <_nc_resolve_uses2@plt>
  4031f0:	cbnz	w0, 403204 <tigetstr@plt+0xb44>
  4031f4:	ldrb	w8, [sp, #327]
  4031f8:	tbnz	w8, #0, 403204 <tigetstr@plt+0xb44>
  4031fc:	mov	w0, #0x1                   	// #1
  403200:	bl	4021e0 <exit@plt>
  403204:	ldrb	w8, [sp, #327]
  403208:	tbnz	w8, #0, 403210 <tigetstr@plt+0xb50>
  40320c:	b	403318 <tigetstr@plt+0xc58>
  403210:	ldrb	w8, [sp, #358]
  403214:	tbnz	w8, #0, 40321c <tigetstr@plt+0xb5c>
  403218:	b	403318 <tigetstr@plt+0xc58>
  40321c:	ldr	x8, [sp, #216]
  403220:	ldrb	w9, [x8]
  403224:	tbnz	w9, #0, 403238 <tigetstr@plt+0xb78>
  403228:	ldr	x8, [sp, #224]
  40322c:	ldrb	w9, [x8]
  403230:	tbnz	w9, #0, 403238 <tigetstr@plt+0xb78>
  403234:	b	403318 <tigetstr@plt+0xc58>
  403238:	ldr	x8, [sp, #168]
  40323c:	ldr	x9, [x8]
  403240:	str	x9, [sp, #392]
  403244:	ldr	x8, [sp, #392]
  403248:	cbz	x8, 403318 <tigetstr@plt+0xc58>
  40324c:	ldr	x8, [sp, #184]
  403250:	ldr	x0, [x8]
  403254:	ldr	x9, [sp, #392]
  403258:	ldr	x1, [x9]
  40325c:	bl	404de0 <tigetstr@plt+0x2720>
  403260:	tbnz	w0, #0, 403268 <tigetstr@plt+0xba8>
  403264:	b	403308 <tigetstr@plt+0xc48>
  403268:	ldr	x0, [sp, #392]
  40326c:	ldr	x8, [sp, #224]
  403270:	ldrb	w9, [x8]
  403274:	and	w4, w9, #0x1
  403278:	ldr	w5, [sp, #360]
  40327c:	mov	x10, xzr
  403280:	mov	x1, x10
  403284:	mov	w9, wzr
  403288:	mov	w2, w9
  40328c:	mov	w3, #0x1                   	// #1
  403290:	bl	40bd00 <tigetstr@plt+0x9640>
  403294:	str	w0, [sp, #312]
  403298:	ldr	w9, [sp, #312]
  40329c:	ldr	x8, [sp, #224]
  4032a0:	ldrb	w11, [x8]
  4032a4:	mov	w12, #0x3ff                 	// #1023
  4032a8:	mov	w13, #0x1000                	// #4096
  4032ac:	tst	w11, #0x1
  4032b0:	csel	w11, w13, w12, ne  // ne = any
  4032b4:	cmp	w9, w11
  4032b8:	b.le	403308 <tigetstr@plt+0xc48>
  4032bc:	ldr	x8, [sp, #264]
  4032c0:	ldr	x0, [x8]
  4032c4:	ldr	x9, [sp, #248]
  4032c8:	ldr	x2, [x9]
  4032cc:	ldr	x10, [sp, #392]
  4032d0:	ldr	x10, [x10]
  4032d4:	str	x0, [sp, #56]
  4032d8:	mov	x0, x10
  4032dc:	str	x2, [sp, #48]
  4032e0:	bl	4021a0 <_nc_first_name@plt>
  4032e4:	ldr	w4, [sp, #312]
  4032e8:	ldr	x8, [sp, #56]
  4032ec:	str	x0, [sp, #40]
  4032f0:	mov	x0, x8
  4032f4:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  4032f8:	add	x1, x1, #0x1a1
  4032fc:	ldr	x2, [sp, #48]
  403300:	ldr	x3, [sp, #40]
  403304:	bl	402680 <fprintf@plt>
  403308:	ldr	x8, [sp, #392]
  40330c:	ldr	x8, [x8, #1008]
  403310:	str	x8, [sp, #392]
  403314:	b	403244 <tigetstr@plt+0xb84>
  403318:	ldrb	w8, [sp, #327]
  40331c:	tbnz	w8, #0, 403324 <tigetstr@plt+0xc64>
  403320:	b	4033cc <tigetstr@plt+0xd0c>
  403324:	mov	w8, #0xffffffff            	// #-1
  403328:	ldr	x9, [sp, #160]
  40332c:	str	w8, [x9]
  403330:	adrp	x10, 426000 <tigetstr@plt+0x23940>
  403334:	ldr	x10, [x10, #4008]
  403338:	str	w8, [x10]
  40333c:	ldr	x10, [sp, #168]
  403340:	ldr	x11, [x10]
  403344:	str	x11, [sp, #392]
  403348:	ldr	x8, [sp, #392]
  40334c:	cbz	x8, 4033c8 <tigetstr@plt+0xd08>
  403350:	ldr	x8, [sp, #184]
  403354:	ldr	x0, [x8]
  403358:	ldr	x9, [sp, #392]
  40335c:	ldr	x1, [x9]
  403360:	bl	404de0 <tigetstr@plt+0x2720>
  403364:	tbnz	w0, #0, 40336c <tigetstr@plt+0xcac>
  403368:	b	4033b8 <tigetstr@plt+0xcf8>
  40336c:	ldr	x8, [sp, #392]
  403370:	ldr	x0, [x8]
  403374:	bl	4021a0 <_nc_first_name@plt>
  403378:	bl	402400 <_nc_set_type@plt>
  40337c:	ldr	x8, [sp, #392]
  403380:	ldr	x8, [x8, #1000]
  403384:	ldr	x9, [sp, #160]
  403388:	str	w8, [x9]
  40338c:	ldr	x0, [sp, #392]
  403390:	bl	410338 <tigetstr@plt+0xdc78>
  403394:	ldr	x0, [sp, #392]
  403398:	ldrb	w8, [sp, #326]
  40339c:	and	w1, w8, #0x1
  4033a0:	ldrb	w8, [sp, #358]
  4033a4:	and	w2, w8, #0x1
  4033a8:	ldr	w3, [sp, #360]
  4033ac:	mov	x9, xzr
  4033b0:	mov	x4, x9
  4033b4:	bl	40e96c <tigetstr@plt+0xc2ac>
  4033b8:	ldr	x8, [sp, #392]
  4033bc:	ldr	x8, [x8, #1008]
  4033c0:	str	x8, [sp, #392]
  4033c4:	b	403348 <tigetstr@plt+0xc88>
  4033c8:	b	4036ec <tigetstr@plt+0x102c>
  4033cc:	ldr	x8, [sp, #224]
  4033d0:	ldrb	w9, [x8]
  4033d4:	tbnz	w9, #0, 403438 <tigetstr@plt+0xd78>
  4033d8:	ldr	x8, [sp, #216]
  4033dc:	ldrb	w9, [x8]
  4033e0:	tbnz	w9, #0, 403438 <tigetstr@plt+0xd78>
  4033e4:	ldr	x0, [sp, #328]
  4033e8:	bl	402180 <_nc_set_writedir@plt>
  4033ec:	ldr	x8, [sp, #168]
  4033f0:	ldr	x9, [x8]
  4033f4:	str	x9, [sp, #392]
  4033f8:	ldr	x8, [sp, #392]
  4033fc:	cbz	x8, 403434 <tigetstr@plt+0xd74>
  403400:	ldr	x8, [sp, #184]
  403404:	ldr	x0, [x8]
  403408:	ldr	x9, [sp, #392]
  40340c:	ldr	x1, [x9]
  403410:	bl	404de0 <tigetstr@plt+0x2720>
  403414:	tbnz	w0, #0, 40341c <tigetstr@plt+0xd5c>
  403418:	b	403424 <tigetstr@plt+0xd64>
  40341c:	ldr	x0, [sp, #392]
  403420:	bl	404e8c <tigetstr@plt+0x27cc>
  403424:	ldr	x8, [sp, #392]
  403428:	ldr	x8, [x8, #1008]
  40342c:	str	x8, [sp, #392]
  403430:	b	4033f8 <tigetstr@plt+0xd38>
  403434:	b	4036ec <tigetstr@plt+0x102c>
  403438:	mov	w8, #0xffffffff            	// #-1
  40343c:	ldr	x9, [sp, #160]
  403440:	str	w8, [x9]
  403444:	adrp	x10, 426000 <tigetstr@plt+0x23940>
  403448:	ldr	x10, [x10, #4008]
  40344c:	str	w8, [x10]
  403450:	ldr	x10, [sp, #168]
  403454:	ldr	x11, [x10]
  403458:	str	x11, [sp, #392]
  40345c:	ldr	x8, [sp, #392]
  403460:	cbz	x8, 403608 <tigetstr@plt+0xf48>
  403464:	ldr	x8, [sp, #184]
  403468:	ldr	x0, [x8]
  40346c:	ldr	x9, [sp, #392]
  403470:	ldr	x1, [x9]
  403474:	bl	404de0 <tigetstr@plt+0x2720>
  403478:	tbnz	w0, #0, 403480 <tigetstr@plt+0xdc0>
  40347c:	b	4035f8 <tigetstr@plt+0xf38>
  403480:	ldr	x8, [sp, #392]
  403484:	ldr	x8, [x8, #992]
  403488:	ldr	x9, [sp, #392]
  40348c:	ldr	x9, [x9, #984]
  403490:	subs	x8, x8, x9
  403494:	str	x8, [sp, #304]
  403498:	str	wzr, [sp, #300]
  40349c:	ldr	x8, [sp, #392]
  4034a0:	ldr	x0, [x8]
  4034a4:	bl	4021a0 <_nc_first_name@plt>
  4034a8:	bl	402400 <_nc_set_type@plt>
  4034ac:	ldrb	w10, [sp, #319]
  4034b0:	tbnz	w10, #0, 403544 <tigetstr@plt+0xe84>
  4034b4:	ldr	x8, [sp, #176]
  4034b8:	ldr	x0, [x8]
  4034bc:	ldr	x9, [sp, #392]
  4034c0:	ldr	x1, [x9, #984]
  4034c4:	mov	w10, wzr
  4034c8:	mov	w2, w10
  4034cc:	bl	402420 <fseek@plt>
  4034d0:	ldr	x8, [sp, #304]
  4034d4:	subs	x9, x8, #0x1
  4034d8:	str	x9, [sp, #304]
  4034dc:	cmp	x8, #0x0
  4034e0:	cset	w10, le
  4034e4:	tbnz	w10, #0, 403544 <tigetstr@plt+0xe84>
  4034e8:	ldr	x8, [sp, #176]
  4034ec:	ldr	x0, [x8]
  4034f0:	bl	402320 <fgetc@plt>
  4034f4:	str	w0, [sp, #296]
  4034f8:	ldr	w9, [sp, #296]
  4034fc:	mov	w10, #0xffffffff            	// #-1
  403500:	cmp	w9, w10
  403504:	b.eq	403518 <tigetstr@plt+0xe58>  // b.none
  403508:	ldr	x8, [sp, #176]
  40350c:	ldr	x0, [x8]
  403510:	bl	4026b0 <ferror@plt>
  403514:	cbz	w0, 40351c <tigetstr@plt+0xe5c>
  403518:	b	403544 <tigetstr@plt+0xe84>
  40351c:	ldr	x8, [sp, #224]
  403520:	ldrb	w9, [x8]
  403524:	tbnz	w9, #0, 40352c <tigetstr@plt+0xe6c>
  403528:	b	403538 <tigetstr@plt+0xe78>
  40352c:	ldr	w0, [sp, #296]
  403530:	bl	402660 <putchar@plt>
  403534:	b	403540 <tigetstr@plt+0xe80>
  403538:	ldr	w0, [sp, #296]
  40353c:	bl	405138 <tigetstr@plt+0x2a78>
  403540:	b	4034d0 <tigetstr@plt+0xe10>
  403544:	ldr	x0, [sp, #392]
  403548:	bl	410338 <tigetstr@plt+0xdc78>
  40354c:	ldr	x0, [sp, #392]
  403550:	ldrb	w8, [sp, #326]
  403554:	and	w1, w8, #0x1
  403558:	ldrb	w8, [sp, #358]
  40355c:	and	w2, w8, #0x1
  403560:	ldr	w3, [sp, #360]
  403564:	mov	x9, xzr
  403568:	mov	x4, x9
  40356c:	bl	40e96c <tigetstr@plt+0xc2ac>
  403570:	str	xzr, [sp, #304]
  403574:	ldr	x8, [sp, #304]
  403578:	ldr	x9, [sp, #392]
  40357c:	ldr	w10, [x9, #72]
  403580:	mov	w9, w10
  403584:	cmp	x8, x9
  403588:	b.ge	4035cc <tigetstr@plt+0xf0c>  // b.tcont
  40358c:	ldr	x8, [sp, #392]
  403590:	add	x8, x8, #0x50
  403594:	ldr	x9, [sp, #304]
  403598:	mov	x10, #0x18                  	// #24
  40359c:	mul	x9, x10, x9
  4035a0:	add	x8, x8, x9
  4035a4:	ldr	x0, [x8]
  4035a8:	ldr	x8, [sp, #216]
  4035ac:	ldrb	w11, [x8]
  4035b0:	eor	w11, w11, #0x1
  4035b4:	and	w1, w11, #0x1
  4035b8:	bl	40fadc <tigetstr@plt+0xd41c>
  4035bc:	ldr	x8, [sp, #304]
  4035c0:	add	x8, x8, #0x1
  4035c4:	str	x8, [sp, #304]
  4035c8:	b	403574 <tigetstr@plt+0xeb4>
  4035cc:	bl	40fc10 <tigetstr@plt+0xd550>
  4035d0:	str	w0, [sp, #300]
  4035d4:	ldr	x8, [sp, #208]
  4035d8:	ldr	w9, [x8]
  4035dc:	cbz	w9, 4035f8 <tigetstr@plt+0xf38>
  4035e0:	ldrb	w8, [sp, #358]
  4035e4:	tbnz	w8, #0, 4035f8 <tigetstr@plt+0xf38>
  4035e8:	ldr	w1, [sp, #300]
  4035ec:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4035f0:	add	x0, x0, #0x1c9
  4035f4:	bl	402630 <printf@plt>
  4035f8:	ldr	x8, [sp, #392]
  4035fc:	ldr	x8, [x8, #1008]
  403600:	str	x8, [sp, #392]
  403604:	b	40345c <tigetstr@plt+0xd9c>
  403608:	ldr	x8, [sp, #184]
  40360c:	ldr	x9, [x8]
  403610:	cbnz	x9, 4036ec <tigetstr@plt+0x102c>
  403614:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  403618:	ldr	x8, [x8, #3840]
  40361c:	ldr	x8, [x8]
  403620:	cbz	x8, 4036ec <tigetstr@plt+0x102c>
  403624:	ldrb	w8, [sp, #319]
  403628:	tbnz	w8, #0, 4036ec <tigetstr@plt+0x102c>
  40362c:	mov	w8, wzr
  403630:	str	wzr, [sp, #288]
  403634:	mov	w9, #0x0                   	// #0
  403638:	strb	w9, [sp, #287]
  40363c:	strb	w9, [sp, #286]
  403640:	ldr	x10, [sp, #176]
  403644:	ldr	x0, [x10]
  403648:	adrp	x11, 426000 <tigetstr@plt+0x23940>
  40364c:	ldr	x11, [x11, #3840]
  403650:	ldr	x11, [x11]
  403654:	ldr	x1, [x11, #992]
  403658:	mov	w2, w8
  40365c:	bl	402420 <fseek@plt>
  403660:	ldr	x8, [sp, #176]
  403664:	ldr	x0, [x8]
  403668:	bl	402320 <fgetc@plt>
  40366c:	str	w0, [sp, #292]
  403670:	mov	w9, #0xffffffff            	// #-1
  403674:	cmp	w0, w9
  403678:	b.eq	4036ec <tigetstr@plt+0x102c>  // b.none
  40367c:	ldr	w8, [sp, #288]
  403680:	cmp	w8, #0xa
  403684:	b.ne	4036ac <tigetstr@plt+0xfec>  // b.any
  403688:	ldr	w8, [sp, #292]
  40368c:	cmp	w8, #0x23
  403690:	b.ne	4036a4 <tigetstr@plt+0xfe4>  // b.any
  403694:	mov	w8, #0x1                   	// #1
  403698:	strb	w8, [sp, #286]
  40369c:	strb	w8, [sp, #287]
  4036a0:	b	4036ac <tigetstr@plt+0xfec>
  4036a4:	mov	w8, #0x0                   	// #0
  4036a8:	strb	w8, [sp, #287]
  4036ac:	ldrb	w8, [sp, #286]
  4036b0:	tbnz	w8, #0, 4036b8 <tigetstr@plt+0xff8>
  4036b4:	b	4036e0 <tigetstr@plt+0x1020>
  4036b8:	ldrb	w8, [sp, #287]
  4036bc:	tbnz	w8, #0, 4036d8 <tigetstr@plt+0x1018>
  4036c0:	ldr	w8, [sp, #288]
  4036c4:	cmp	w8, #0xa
  4036c8:	b.ne	4036e0 <tigetstr@plt+0x1020>  // b.any
  4036cc:	ldr	w8, [sp, #292]
  4036d0:	cmp	w8, #0xa
  4036d4:	b.ne	4036e0 <tigetstr@plt+0x1020>  // b.any
  4036d8:	ldr	w0, [sp, #292]
  4036dc:	bl	402660 <putchar@plt>
  4036e0:	ldr	w8, [sp, #292]
  4036e4:	str	w8, [sp, #288]
  4036e8:	b	403660 <tigetstr@plt+0xfa0>
  4036ec:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  4036f0:	add	x8, x8, #0x478
  4036f4:	ldrb	w9, [x8]
  4036f8:	tbnz	w9, #0, 403700 <tigetstr@plt+0x1040>
  4036fc:	b	403788 <tigetstr@plt+0x10c8>
  403700:	ldrb	w8, [sp, #327]
  403704:	tbnz	w8, #0, 403788 <tigetstr@plt+0x10c8>
  403708:	ldr	x8, [sp, #224]
  40370c:	ldrb	w9, [x8]
  403710:	tbnz	w9, #0, 403788 <tigetstr@plt+0x10c8>
  403714:	ldr	x8, [sp, #216]
  403718:	ldrb	w9, [x8]
  40371c:	tbnz	w9, #0, 403788 <tigetstr@plt+0x10c8>
  403720:	bl	402570 <_nc_tic_written@plt>
  403724:	str	w0, [sp, #280]
  403728:	ldr	w8, [sp, #280]
  40372c:	cbz	w8, 403774 <tigetstr@plt+0x10b4>
  403730:	ldr	x8, [sp, #256]
  403734:	ldr	x0, [x8]
  403738:	ldr	w2, [sp, #280]
  40373c:	mov	x9, xzr
  403740:	str	x0, [sp, #32]
  403744:	mov	x0, x9
  403748:	str	w2, [sp, #28]
  40374c:	bl	4024a0 <_nc_tic_dir@plt>
  403750:	ldr	x8, [sp, #32]
  403754:	str	x0, [sp, #16]
  403758:	mov	x0, x8
  40375c:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  403760:	add	x1, x1, #0x1d6
  403764:	ldr	w2, [sp, #28]
  403768:	ldr	x3, [sp, #16]
  40376c:	bl	402680 <fprintf@plt>
  403770:	b	403788 <tigetstr@plt+0x10c8>
  403774:	ldr	x8, [sp, #256]
  403778:	ldr	x0, [x8]
  40377c:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  403780:	add	x1, x1, #0x1f0
  403784:	bl	402680 <fprintf@plt>
  403788:	mov	w8, wzr
  40378c:	mov	w0, w8
  403790:	bl	4021e0 <exit@plt>
  403794:	sub	sp, sp, #0x20
  403798:	stp	x29, x30, [sp, #16]
  40379c:	add	x29, sp, #0x10
  4037a0:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  4037a4:	add	x8, x8, #0x488
  4037a8:	adrp	x9, 427000 <tigetstr@plt+0x24940>
  4037ac:	add	x9, x9, #0x490
  4037b0:	ldr	x8, [x8]
  4037b4:	str	x9, [sp]
  4037b8:	cbz	x8, 4037cc <tigetstr@plt+0x110c>
  4037bc:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  4037c0:	add	x8, x8, #0x488
  4037c4:	ldr	x0, [x8]
  4037c8:	bl	4022a0 <fclose@plt>
  4037cc:	ldr	x8, [sp]
  4037d0:	ldr	x9, [x8]
  4037d4:	cbz	x9, 4037fc <tigetstr@plt+0x113c>
  4037d8:	ldr	x8, [sp]
  4037dc:	ldr	x0, [x8]
  4037e0:	bl	402210 <remove@plt>
  4037e4:	stur	w0, [x29, #-4]
  4037e8:	ldur	w9, [x29, #-4]
  4037ec:	cbz	w9, 4037fc <tigetstr@plt+0x113c>
  4037f0:	ldr	x8, [sp]
  4037f4:	ldr	x0, [x8]
  4037f8:	bl	402200 <perror@plt>
  4037fc:	ldp	x29, x30, [sp, #16]
  403800:	add	sp, sp, #0x20
  403804:	ret
  403808:	sub	sp, sp, #0x10
  40380c:	mov	w8, #0xa                   	// #10
  403810:	str	x0, [sp, #8]
  403814:	str	w1, [sp, #4]
  403818:	ldr	x9, [sp, #8]
  40381c:	ldr	w10, [x9]
  403820:	mul	w8, w10, w8
  403824:	ldr	w10, [sp, #4]
  403828:	subs	w10, w10, #0x30
  40382c:	add	w8, w8, w10
  403830:	ldr	x9, [sp, #8]
  403834:	str	w8, [x9]
  403838:	add	sp, sp, #0x10
  40383c:	ret
  403840:	sub	sp, sp, #0x30
  403844:	stp	x29, x30, [sp, #32]
  403848:	add	x29, sp, #0x20
  40384c:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  403850:	ldr	x8, [x8, #3848]
  403854:	adrp	x9, 426000 <tigetstr@plt+0x23940>
  403858:	ldr	x9, [x9, #3960]
  40385c:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  403860:	add	x1, x1, #0x204
  403864:	adrp	x3, 411000 <tigetstr@plt+0xe940>
  403868:	add	x3, x3, #0x284
  40386c:	adrp	x0, 411000 <tigetstr@plt+0xe940>
  403870:	add	x0, x0, #0x2da
  403874:	mov	w10, #0x1                   	// #1
  403878:	ldr	x11, [x8]
  40387c:	ldr	x2, [x9]
  403880:	stur	x0, [x29, #-8]
  403884:	mov	x0, x11
  403888:	str	x8, [sp, #16]
  40388c:	str	w10, [sp, #12]
  403890:	bl	402680 <fprintf@plt>
  403894:	ldr	x8, [sp, #16]
  403898:	ldr	x1, [x8]
  40389c:	ldur	x9, [x29, #-8]
  4038a0:	mov	x0, x9
  4038a4:	bl	4021d0 <fputs@plt>
  4038a8:	ldr	w10, [sp, #12]
  4038ac:	mov	w0, w10
  4038b0:	bl	4021e0 <exit@plt>
  4038b4:	sub	sp, sp, #0x40
  4038b8:	stp	x29, x30, [sp, #48]
  4038bc:	add	x29, sp, #0x30
  4038c0:	stur	x0, [x29, #-8]
  4038c4:	ldur	x8, [x29, #-8]
  4038c8:	mov	w9, #0x1                   	// #1
  4038cc:	str	w9, [sp, #12]
  4038d0:	cbnz	x8, 4038ec <tigetstr@plt+0x122c>
  4038d4:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4038d8:	add	x0, x0, #0x212
  4038dc:	bl	402650 <getenv@plt>
  4038e0:	cmp	x0, #0x0
  4038e4:	cset	w8, ne  // ne = any
  4038e8:	str	w8, [sp, #12]
  4038ec:	ldr	w8, [sp, #12]
  4038f0:	and	w8, w8, #0x1
  4038f4:	sturb	w8, [x29, #-9]
  4038f8:	mov	x9, xzr
  4038fc:	str	x9, [sp, #16]
  403900:	ldur	x9, [x29, #-8]
  403904:	cbnz	x9, 403918 <tigetstr@plt+0x1258>
  403908:	mov	x8, xzr
  40390c:	mov	x0, x8
  403910:	bl	4024a0 <_nc_tic_dir@plt>
  403914:	stur	x0, [x29, #-8]
  403918:	ldur	x0, [x29, #-8]
  40391c:	bl	405464 <tigetstr@plt+0x2da4>
  403920:	str	x0, [sp, #24]
  403924:	cbz	x0, 403948 <tigetstr@plt+0x1288>
  403928:	ldr	x1, [sp, #24]
  40392c:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  403930:	add	x0, x0, #0x236
  403934:	bl	402630 <printf@plt>
  403938:	ldr	x8, [sp, #24]
  40393c:	mov	x0, x8
  403940:	bl	4024f0 <free@plt>
  403944:	b	403950 <tigetstr@plt+0x1290>
  403948:	ldur	x8, [x29, #-8]
  40394c:	str	x8, [sp, #16]
  403950:	bl	4025e0 <_nc_home_terminfo@plt>
  403954:	stur	x0, [x29, #-8]
  403958:	cbz	x0, 40399c <tigetstr@plt+0x12dc>
  40395c:	ldur	x0, [x29, #-8]
  403960:	bl	405464 <tigetstr@plt+0x2da4>
  403964:	str	x0, [sp, #24]
  403968:	cbz	x0, 40398c <tigetstr@plt+0x12cc>
  40396c:	ldr	x1, [sp, #24]
  403970:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  403974:	add	x0, x0, #0x236
  403978:	bl	402630 <printf@plt>
  40397c:	ldr	x8, [sp, #24]
  403980:	mov	x0, x8
  403984:	bl	4024f0 <free@plt>
  403988:	b	40399c <tigetstr@plt+0x12dc>
  40398c:	ldurb	w8, [x29, #-9]
  403990:	tbnz	w8, #0, 40399c <tigetstr@plt+0x12dc>
  403994:	ldur	x8, [x29, #-8]
  403998:	str	x8, [sp, #16]
  40399c:	ldr	x8, [sp, #16]
  4039a0:	cbz	x8, 4039ec <tigetstr@plt+0x132c>
  4039a4:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  4039a8:	ldr	x8, [x8, #3888]
  4039ac:	ldr	x0, [x8]
  4039b0:	bl	402550 <fflush@plt>
  4039b4:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  4039b8:	ldr	x8, [x8, #3848]
  4039bc:	ldr	x8, [x8]
  4039c0:	adrp	x9, 426000 <tigetstr@plt+0x23940>
  4039c4:	ldr	x9, [x9, #3960]
  4039c8:	ldr	x2, [x9]
  4039cc:	ldr	x3, [sp, #16]
  4039d0:	mov	x0, x8
  4039d4:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  4039d8:	add	x1, x1, #0x21b
  4039dc:	bl	402680 <fprintf@plt>
  4039e0:	mov	w10, #0x1                   	// #1
  4039e4:	mov	w0, w10
  4039e8:	bl	4021e0 <exit@plt>
  4039ec:	ldp	x29, x30, [sp, #48]
  4039f0:	add	sp, sp, #0x40
  4039f4:	ret
  4039f8:	stp	x29, x30, [sp, #-32]!
  4039fc:	str	x28, [sp, #16]
  403a00:	mov	x29, sp
  403a04:	sub	sp, sp, #0x2, lsl #12
  403a08:	sub	sp, sp, #0x50
  403a0c:	sub	x8, x29, #0x20
  403a10:	mov	x9, xzr
  403a14:	str	x0, [x8, #24]
  403a18:	str	x9, [x8, #16]
  403a1c:	ldr	x9, [x8, #24]
  403a20:	str	x8, [sp, #8]
  403a24:	cbnz	x9, 403a2c <tigetstr@plt+0x136c>
  403a28:	b	403ca0 <tigetstr@plt+0x15e0>
  403a2c:	ldr	x8, [sp, #8]
  403a30:	ldr	x0, [x8, #24]
  403a34:	mov	w1, #0x2f                  	// #47
  403a38:	bl	402530 <strchr@plt>
  403a3c:	cbz	x0, 403b48 <tigetstr@plt+0x1488>
  403a40:	ldr	x8, [sp, #8]
  403a44:	ldr	x0, [x8, #24]
  403a48:	mov	x9, xzr
  403a4c:	mov	x1, x9
  403a50:	bl	404ba8 <tigetstr@plt+0x24e8>
  403a54:	str	x0, [sp, #24]
  403a58:	mov	w10, #0x1                   	// #1
  403a5c:	stur	w10, [x29, #-36]
  403a60:	ldur	w8, [x29, #-36]
  403a64:	cmp	w8, #0x2
  403a68:	b.hi	403b3c <tigetstr@plt+0x147c>  // b.pmore
  403a6c:	stur	wzr, [x29, #-44]
  403a70:	ldr	x2, [sp, #24]
  403a74:	add	x0, sp, #0x24
  403a78:	mov	w1, #0x2000                	// #8192
  403a7c:	bl	402690 <fgets@plt>
  403a80:	cbz	x0, 403ae8 <tigetstr@plt+0x1428>
  403a84:	add	x0, sp, #0x24
  403a88:	bl	4055a4 <tigetstr@plt+0x2ee4>
  403a8c:	ldr	x8, [sp, #8]
  403a90:	str	x0, [x8, #8]
  403a94:	cbz	x0, 403ae4 <tigetstr@plt+0x1424>
  403a98:	ldr	x8, [sp, #8]
  403a9c:	ldr	x9, [x8, #16]
  403aa0:	cbz	x9, 403acc <tigetstr@plt+0x140c>
  403aa4:	ldr	x8, [sp, #8]
  403aa8:	ldr	x9, [x8, #8]
  403aac:	ldr	x10, [x8, #16]
  403ab0:	ldur	w11, [x29, #-44]
  403ab4:	mov	w12, w11
  403ab8:	mov	x13, #0x8                   	// #8
  403abc:	mul	x12, x13, x12
  403ac0:	add	x10, x10, x12
  403ac4:	str	x9, [x10]
  403ac8:	b	403ad8 <tigetstr@plt+0x1418>
  403acc:	ldr	x8, [sp, #8]
  403ad0:	ldr	x0, [x8, #8]
  403ad4:	bl	4024f0 <free@plt>
  403ad8:	ldur	w8, [x29, #-44]
  403adc:	add	w8, w8, #0x1
  403ae0:	stur	w8, [x29, #-44]
  403ae4:	b	403a70 <tigetstr@plt+0x13b0>
  403ae8:	ldur	w8, [x29, #-36]
  403aec:	cmp	w8, #0x1
  403af0:	b.ne	403b2c <tigetstr@plt+0x146c>  // b.any
  403af4:	ldur	w8, [x29, #-44]
  403af8:	add	w8, w8, #0x1
  403afc:	mov	w9, w8
  403b00:	ubfx	x0, x9, #0, #32
  403b04:	mov	x1, #0x8                   	// #8
  403b08:	bl	402390 <calloc@plt>
  403b0c:	ldr	x9, [sp, #8]
  403b10:	str	x0, [x9, #16]
  403b14:	cbnz	x0, 403b24 <tigetstr@plt+0x1464>
  403b18:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  403b1c:	add	x0, x0, #0x233
  403b20:	bl	404da0 <tigetstr@plt+0x26e0>
  403b24:	ldr	x0, [sp, #24]
  403b28:	bl	4023a0 <rewind@plt>
  403b2c:	ldur	w8, [x29, #-36]
  403b30:	add	w8, w8, #0x1
  403b34:	stur	w8, [x29, #-36]
  403b38:	b	403a60 <tigetstr@plt+0x13a0>
  403b3c:	ldr	x0, [sp, #24]
  403b40:	bl	4022a0 <fclose@plt>
  403b44:	b	403ca0 <tigetstr@plt+0x15e0>
  403b48:	mov	w8, #0x1                   	// #1
  403b4c:	stur	w8, [x29, #-36]
  403b50:	ldur	w8, [x29, #-36]
  403b54:	cmp	w8, #0x2
  403b58:	b.hi	403ca0 <tigetstr@plt+0x15e0>  // b.pmore
  403b5c:	stur	wzr, [x29, #-44]
  403b60:	stur	wzr, [x29, #-40]
  403b64:	ldr	x8, [sp, #8]
  403b68:	ldr	x9, [x8, #24]
  403b6c:	str	x9, [x8]
  403b70:	ldr	x8, [sp, #8]
  403b74:	ldr	x9, [x8, #24]
  403b78:	ldur	w10, [x29, #-40]
  403b7c:	mov	w11, w10
  403b80:	ldrb	w10, [x9, x11]
  403b84:	str	w10, [sp, #20]
  403b88:	ldr	w10, [sp, #20]
  403b8c:	cmp	w10, #0x2c
  403b90:	b.eq	403b9c <tigetstr@plt+0x14dc>  // b.none
  403b94:	ldr	w8, [sp, #20]
  403b98:	cbnz	w8, 403c38 <tigetstr@plt+0x1578>
  403b9c:	ldur	w8, [x29, #-36]
  403ba0:	cmp	w8, #0x1
  403ba4:	b.ne	403bb8 <tigetstr@plt+0x14f8>  // b.any
  403ba8:	ldur	w8, [x29, #-44]
  403bac:	add	w8, w8, #0x1
  403bb0:	stur	w8, [x29, #-44]
  403bb4:	b	403c38 <tigetstr@plt+0x1578>
  403bb8:	ldr	x8, [sp, #8]
  403bbc:	ldr	x9, [x8, #24]
  403bc0:	ldur	w10, [x29, #-40]
  403bc4:	mov	w11, w10
  403bc8:	add	x9, x9, x11
  403bcc:	mov	w10, #0x0                   	// #0
  403bd0:	strb	w10, [x9]
  403bd4:	ldr	x0, [x8]
  403bd8:	bl	4055a4 <tigetstr@plt+0x2ee4>
  403bdc:	ldr	x8, [sp, #8]
  403be0:	str	x0, [x8, #8]
  403be4:	cbz	x0, 403c18 <tigetstr@plt+0x1558>
  403be8:	ldr	x8, [sp, #8]
  403bec:	ldr	x9, [x8, #8]
  403bf0:	ldr	x10, [x8, #16]
  403bf4:	ldur	w11, [x29, #-44]
  403bf8:	mov	w12, w11
  403bfc:	mov	w11, w12
  403c00:	add	w11, w11, #0x1
  403c04:	stur	w11, [x29, #-44]
  403c08:	mov	x13, #0x8                   	// #8
  403c0c:	mul	x12, x13, x12
  403c10:	add	x10, x10, x12
  403c14:	str	x9, [x10]
  403c18:	ldr	x8, [sp, #8]
  403c1c:	ldr	x9, [x8, #24]
  403c20:	ldur	w10, [x29, #-40]
  403c24:	add	w10, w10, #0x1
  403c28:	mov	w11, w10
  403c2c:	ubfx	x11, x11, #0, #32
  403c30:	add	x9, x9, x11
  403c34:	str	x9, [x8]
  403c38:	ldr	w8, [sp, #20]
  403c3c:	cbnz	w8, 403c44 <tigetstr@plt+0x1584>
  403c40:	b	403c54 <tigetstr@plt+0x1594>
  403c44:	ldur	w8, [x29, #-40]
  403c48:	add	w8, w8, #0x1
  403c4c:	stur	w8, [x29, #-40]
  403c50:	b	403b70 <tigetstr@plt+0x14b0>
  403c54:	ldur	w8, [x29, #-36]
  403c58:	cmp	w8, #0x1
  403c5c:	b.ne	403c90 <tigetstr@plt+0x15d0>  // b.any
  403c60:	ldur	w8, [x29, #-44]
  403c64:	add	w8, w8, #0x1
  403c68:	mov	w9, w8
  403c6c:	ubfx	x0, x9, #0, #32
  403c70:	mov	x1, #0x8                   	// #8
  403c74:	bl	402390 <calloc@plt>
  403c78:	ldr	x9, [sp, #8]
  403c7c:	str	x0, [x9, #16]
  403c80:	cbnz	x0, 403c90 <tigetstr@plt+0x15d0>
  403c84:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  403c88:	add	x0, x0, #0x233
  403c8c:	bl	404da0 <tigetstr@plt+0x26e0>
  403c90:	ldur	w8, [x29, #-36]
  403c94:	add	w8, w8, #0x1
  403c98:	stur	w8, [x29, #-36]
  403c9c:	b	403b50 <tigetstr@plt+0x1490>
  403ca0:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  403ca4:	add	x8, x8, #0x478
  403ca8:	ldrb	w9, [x8]
  403cac:	tbnz	w9, #0, 403cb4 <tigetstr@plt+0x15f4>
  403cb0:	b	403d50 <tigetstr@plt+0x1690>
  403cb4:	ldr	x8, [sp, #8]
  403cb8:	ldr	x9, [x8, #16]
  403cbc:	cbz	x9, 403d50 <tigetstr@plt+0x1690>
  403cc0:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  403cc4:	add	x8, x8, #0x460
  403cc8:	ldr	x0, [x8]
  403ccc:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  403cd0:	add	x1, x1, #0x241
  403cd4:	bl	402680 <fprintf@plt>
  403cd8:	stur	wzr, [x29, #-40]
  403cdc:	ldr	x8, [sp, #8]
  403ce0:	ldr	x9, [x8, #16]
  403ce4:	ldur	w10, [x29, #-40]
  403ce8:	mov	w11, w10
  403cec:	mov	x12, #0x8                   	// #8
  403cf0:	mul	x11, x12, x11
  403cf4:	add	x9, x9, x11
  403cf8:	ldr	x9, [x9]
  403cfc:	cbz	x9, 403d50 <tigetstr@plt+0x1690>
  403d00:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  403d04:	add	x8, x8, #0x460
  403d08:	ldr	x0, [x8]
  403d0c:	ldur	w9, [x29, #-40]
  403d10:	add	w2, w9, #0x1
  403d14:	ldr	x8, [sp, #8]
  403d18:	ldr	x10, [x8, #16]
  403d1c:	ldur	w9, [x29, #-40]
  403d20:	mov	w11, w9
  403d24:	mov	x12, #0x8                   	// #8
  403d28:	mul	x11, x12, x11
  403d2c:	add	x10, x10, x11
  403d30:	ldr	x3, [x10]
  403d34:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  403d38:	add	x1, x1, #0x261
  403d3c:	bl	402680 <fprintf@plt>
  403d40:	ldur	w8, [x29, #-40]
  403d44:	add	w8, w8, #0x1
  403d48:	stur	w8, [x29, #-40]
  403d4c:	b	403cdc <tigetstr@plt+0x161c>
  403d50:	ldr	x8, [sp, #8]
  403d54:	ldr	x0, [x8, #16]
  403d58:	add	sp, sp, #0x2, lsl #12
  403d5c:	add	sp, sp, #0x50
  403d60:	ldr	x28, [sp, #16]
  403d64:	ldp	x29, x30, [sp], #32
  403d68:	ret
  403d6c:	sub	sp, sp, #0x90
  403d70:	stp	x29, x30, [sp, #128]
  403d74:	add	x29, sp, #0x80
  403d78:	mov	w8, #0x1                   	// #1
  403d7c:	adrp	x9, 426000 <tigetstr@plt+0x23940>
  403d80:	ldr	x9, [x9, #3992]
  403d84:	stur	x0, [x29, #-8]
  403d88:	and	w8, w1, w8
  403d8c:	sturb	w8, [x29, #-9]
  403d90:	ldur	x0, [x29, #-8]
  403d94:	stur	x9, [x29, #-56]
  403d98:	bl	40581c <tigetstr@plt+0x315c>
  403d9c:	stur	wzr, [x29, #-16]
  403da0:	ldur	w8, [x29, #-16]
  403da4:	ldur	x9, [x29, #-8]
  403da8:	ldrh	w10, [x9, #60]
  403dac:	cmp	w8, w10
  403db0:	b.cs	403fb4 <tigetstr@plt+0x18f4>  // b.hs, b.nlast
  403db4:	ldur	x8, [x29, #-8]
  403db8:	ldr	x8, [x8, #32]
  403dbc:	ldur	w9, [x29, #-16]
  403dc0:	mov	w10, w9
  403dc4:	mov	x11, #0x8                   	// #8
  403dc8:	mul	x10, x11, x10
  403dcc:	add	x8, x8, x10
  403dd0:	ldr	x8, [x8]
  403dd4:	stur	x8, [x29, #-24]
  403dd8:	ldur	x8, [x29, #-24]
  403ddc:	mov	x10, #0xffffffffffffffff    	// #-1
  403de0:	cmp	x8, x10
  403de4:	b.eq	403fa4 <tigetstr@plt+0x18e4>  // b.none
  403de8:	ldur	x8, [x29, #-24]
  403dec:	cbz	x8, 403fa4 <tigetstr@plt+0x18e4>
  403df0:	ldur	w8, [x29, #-16]
  403df4:	cmp	w8, #0x19e
  403df8:	b.lt	403e58 <tigetstr@plt+0x1798>  // b.tstop
  403dfc:	ldur	x8, [x29, #-8]
  403e00:	ldr	x8, [x8, #48]
  403e04:	ldur	w9, [x29, #-16]
  403e08:	ldur	x10, [x29, #-8]
  403e0c:	ldrh	w11, [x10, #60]
  403e10:	ldur	x10, [x29, #-8]
  403e14:	ldrh	w12, [x10, #66]
  403e18:	subs	w11, w11, w12
  403e1c:	subs	w9, w9, w11
  403e20:	ldur	x10, [x29, #-8]
  403e24:	ldrh	w11, [x10, #64]
  403e28:	ldur	x10, [x29, #-8]
  403e2c:	ldrh	w12, [x10, #62]
  403e30:	add	w11, w11, w12
  403e34:	add	w9, w9, w11
  403e38:	mov	w0, w9
  403e3c:	sxtw	x10, w0
  403e40:	mov	x13, #0x8                   	// #8
  403e44:	mul	x10, x13, x10
  403e48:	add	x8, x8, x10
  403e4c:	ldr	x8, [x8]
  403e50:	str	x8, [sp, #64]
  403e54:	b	403e74 <tigetstr@plt+0x17b4>
  403e58:	ldursw	x8, [x29, #-16]
  403e5c:	mov	x9, #0x8                   	// #8
  403e60:	mul	x8, x9, x8
  403e64:	ldur	x9, [x29, #-56]
  403e68:	add	x8, x9, x8
  403e6c:	ldr	x8, [x8]
  403e70:	str	x8, [sp, #64]
  403e74:	ldr	x8, [sp, #64]
  403e78:	stur	x8, [x29, #-32]
  403e7c:	ldur	w9, [x29, #-16]
  403e80:	mov	w8, w9
  403e84:	cmp	x8, #0x19e
  403e88:	b.cs	403ec0 <tigetstr@plt+0x1800>  // b.hs, b.nlast
  403e8c:	ldur	x0, [x29, #-32]
  403e90:	bl	405d14 <tigetstr@plt+0x3654>
  403e94:	cmp	w0, #0x0
  403e98:	cset	w8, ge  // ge = tcont
  403e9c:	tbnz	w8, #0, 403ec0 <tigetstr@plt+0x1800>
  403ea0:	ldur	w8, [x29, #-16]
  403ea4:	mov	w9, w8
  403ea8:	adrp	x10, 411000 <tigetstr@plt+0xe940>
  403eac:	add	x10, x10, #0x92a
  403eb0:	ldrsh	w8, [x10, x9, lsl #1]
  403eb4:	cmp	w8, #0x0
  403eb8:	cset	w8, le
  403ebc:	tbnz	w8, #0, 403ee0 <tigetstr@plt+0x1820>
  403ec0:	ldur	x0, [x29, #-8]
  403ec4:	ldur	x1, [x29, #-32]
  403ec8:	ldur	x2, [x29, #-24]
  403ecc:	ldur	w8, [x29, #-16]
  403ed0:	cmp	w8, #0x19e
  403ed4:	cset	w8, cs  // cs = hs, nlast
  403ed8:	and	w3, w8, #0x1
  403edc:	bl	405dcc <tigetstr@plt+0x370c>
  403ee0:	ldur	x0, [x29, #-8]
  403ee4:	ldur	w8, [x29, #-16]
  403ee8:	cmp	w8, #0x19e
  403eec:	str	x0, [sp, #56]
  403ef0:	b.lt	403f50 <tigetstr@plt+0x1890>  // b.tstop
  403ef4:	ldur	x8, [x29, #-8]
  403ef8:	ldr	x8, [x8, #48]
  403efc:	ldur	w9, [x29, #-16]
  403f00:	ldur	x10, [x29, #-8]
  403f04:	ldrh	w11, [x10, #60]
  403f08:	ldur	x10, [x29, #-8]
  403f0c:	ldrh	w12, [x10, #66]
  403f10:	subs	w11, w11, w12
  403f14:	subs	w9, w9, w11
  403f18:	ldur	x10, [x29, #-8]
  403f1c:	ldrh	w11, [x10, #64]
  403f20:	ldur	x10, [x29, #-8]
  403f24:	ldrh	w12, [x10, #62]
  403f28:	add	w11, w11, w12
  403f2c:	add	w9, w9, w11
  403f30:	mov	w0, w9
  403f34:	sxtw	x10, w0
  403f38:	mov	x13, #0x8                   	// #8
  403f3c:	mul	x10, x13, x10
  403f40:	add	x8, x8, x10
  403f44:	ldr	x8, [x8]
  403f48:	str	x8, [sp, #48]
  403f4c:	b	403f6c <tigetstr@plt+0x18ac>
  403f50:	ldursw	x8, [x29, #-16]
  403f54:	mov	x9, #0x8                   	// #8
  403f58:	mul	x8, x9, x8
  403f5c:	ldur	x9, [x29, #-56]
  403f60:	add	x8, x9, x8
  403f64:	ldr	x8, [x8]
  403f68:	str	x8, [sp, #48]
  403f6c:	ldr	x8, [sp, #48]
  403f70:	ldur	x2, [x29, #-24]
  403f74:	ldr	x0, [sp, #56]
  403f78:	mov	x1, x8
  403f7c:	bl	4061c0 <tigetstr@plt+0x3b00>
  403f80:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  403f84:	add	x8, x8, #0x469
  403f88:	ldrb	w9, [x8]
  403f8c:	tbnz	w9, #0, 403f94 <tigetstr@plt+0x18d4>
  403f90:	b	403fa4 <tigetstr@plt+0x18e4>
  403f94:	ldur	x0, [x29, #-8]
  403f98:	ldur	w1, [x29, #-16]
  403f9c:	ldur	x2, [x29, #-24]
  403fa0:	bl	4065a0 <tigetstr@plt+0x3ee0>
  403fa4:	ldur	w8, [x29, #-16]
  403fa8:	add	w8, w8, #0x1
  403fac:	stur	w8, [x29, #-16]
  403fb0:	b	403da0 <tigetstr@plt+0x16e0>
  403fb4:	mov	w8, #0x2c                  	// #44
  403fb8:	stur	w8, [x29, #-16]
  403fbc:	ldur	w8, [x29, #-16]
  403fc0:	ldur	x9, [x29, #-8]
  403fc4:	ldrh	w10, [x9, #56]
  403fc8:	cmp	w8, w10
  403fcc:	b.ge	404060 <tigetstr@plt+0x19a0>  // b.tcont
  403fd0:	ldur	w8, [x29, #-16]
  403fd4:	cmp	w8, #0x2c
  403fd8:	b.lt	404020 <tigetstr@plt+0x1960>  // b.tstop
  403fdc:	ldur	x8, [x29, #-8]
  403fe0:	ldr	x8, [x8, #48]
  403fe4:	ldur	w9, [x29, #-16]
  403fe8:	ldur	x10, [x29, #-8]
  403fec:	ldrh	w11, [x10, #56]
  403ff0:	ldur	x10, [x29, #-8]
  403ff4:	ldrh	w12, [x10, #62]
  403ff8:	subs	w11, w11, w12
  403ffc:	subs	w9, w9, w11
  404000:	mov	w0, w9
  404004:	sxtw	x10, w0
  404008:	mov	x13, #0x8                   	// #8
  40400c:	mul	x10, x13, x10
  404010:	add	x8, x8, x10
  404014:	ldr	x8, [x8]
  404018:	str	x8, [sp, #40]
  40401c:	b	40403c <tigetstr@plt+0x197c>
  404020:	ldursw	x8, [x29, #-16]
  404024:	mov	x9, #0x8                   	// #8
  404028:	mul	x8, x9, x8
  40402c:	ldur	x9, [x29, #-56]
  404030:	add	x8, x9, x8
  404034:	ldr	x8, [x8]
  404038:	str	x8, [sp, #40]
  40403c:	ldr	x8, [sp, #40]
  404040:	mov	x0, x8
  404044:	mov	w9, wzr
  404048:	mov	w1, w9
  40404c:	bl	4068f4 <tigetstr@plt+0x4234>
  404050:	ldur	w8, [x29, #-16]
  404054:	add	w8, w8, #0x1
  404058:	stur	w8, [x29, #-16]
  40405c:	b	403fbc <tigetstr@plt+0x18fc>
  404060:	mov	w8, #0x27                  	// #39
  404064:	stur	w8, [x29, #-16]
  404068:	ldur	w8, [x29, #-16]
  40406c:	ldur	x9, [x29, #-8]
  404070:	ldrh	w10, [x9, #58]
  404074:	cmp	w8, w10
  404078:	b.ge	404114 <tigetstr@plt+0x1a54>  // b.tcont
  40407c:	ldur	w8, [x29, #-16]
  404080:	cmp	w8, #0x27
  404084:	b.lt	4040d8 <tigetstr@plt+0x1a18>  // b.tstop
  404088:	ldur	x8, [x29, #-8]
  40408c:	ldr	x8, [x8, #48]
  404090:	ldur	w9, [x29, #-16]
  404094:	ldur	x10, [x29, #-8]
  404098:	ldrh	w11, [x10, #58]
  40409c:	ldur	x10, [x29, #-8]
  4040a0:	ldrh	w12, [x10, #64]
  4040a4:	subs	w11, w11, w12
  4040a8:	subs	w9, w9, w11
  4040ac:	ldur	x10, [x29, #-8]
  4040b0:	ldrh	w11, [x10, #62]
  4040b4:	add	w9, w9, w11
  4040b8:	mov	w0, w9
  4040bc:	sxtw	x10, w0
  4040c0:	mov	x13, #0x8                   	// #8
  4040c4:	mul	x10, x13, x10
  4040c8:	add	x8, x8, x10
  4040cc:	ldr	x8, [x8]
  4040d0:	str	x8, [sp, #32]
  4040d4:	b	4040f4 <tigetstr@plt+0x1a34>
  4040d8:	ldursw	x8, [x29, #-16]
  4040dc:	mov	x9, #0x8                   	// #8
  4040e0:	mul	x8, x9, x8
  4040e4:	ldur	x9, [x29, #-56]
  4040e8:	add	x8, x9, x8
  4040ec:	ldr	x8, [x8]
  4040f0:	str	x8, [sp, #32]
  4040f4:	ldr	x8, [sp, #32]
  4040f8:	mov	x0, x8
  4040fc:	mov	w1, #0x1                   	// #1
  404100:	bl	4068f4 <tigetstr@plt+0x4234>
  404104:	ldur	w8, [x29, #-16]
  404108:	add	w8, w8, #0x1
  40410c:	stur	w8, [x29, #-16]
  404110:	b	404068 <tigetstr@plt+0x19a8>
  404114:	mov	w8, #0x19e                 	// #414
  404118:	stur	w8, [x29, #-16]
  40411c:	ldur	w8, [x29, #-16]
  404120:	ldur	x9, [x29, #-8]
  404124:	ldrh	w10, [x9, #60]
  404128:	cmp	w8, w10
  40412c:	b.ge	4041d4 <tigetstr@plt+0x1b14>  // b.tcont
  404130:	ldur	w8, [x29, #-16]
  404134:	cmp	w8, #0x19e
  404138:	b.lt	404198 <tigetstr@plt+0x1ad8>  // b.tstop
  40413c:	ldur	x8, [x29, #-8]
  404140:	ldr	x8, [x8, #48]
  404144:	ldur	w9, [x29, #-16]
  404148:	ldur	x10, [x29, #-8]
  40414c:	ldrh	w11, [x10, #60]
  404150:	ldur	x10, [x29, #-8]
  404154:	ldrh	w12, [x10, #66]
  404158:	subs	w11, w11, w12
  40415c:	subs	w9, w9, w11
  404160:	ldur	x10, [x29, #-8]
  404164:	ldrh	w11, [x10, #64]
  404168:	ldur	x10, [x29, #-8]
  40416c:	ldrh	w12, [x10, #62]
  404170:	add	w11, w11, w12
  404174:	add	w9, w9, w11
  404178:	mov	w0, w9
  40417c:	sxtw	x10, w0
  404180:	mov	x13, #0x8                   	// #8
  404184:	mul	x10, x13, x10
  404188:	add	x8, x8, x10
  40418c:	ldr	x8, [x8]
  404190:	str	x8, [sp, #24]
  404194:	b	4041b4 <tigetstr@plt+0x1af4>
  404198:	ldursw	x8, [x29, #-16]
  40419c:	mov	x9, #0x8                   	// #8
  4041a0:	mul	x8, x9, x8
  4041a4:	ldur	x9, [x29, #-56]
  4041a8:	add	x8, x9, x8
  4041ac:	ldr	x8, [x8]
  4041b0:	str	x8, [sp, #24]
  4041b4:	ldr	x8, [sp, #24]
  4041b8:	mov	x0, x8
  4041bc:	mov	w1, #0x2                   	// #2
  4041c0:	bl	4068f4 <tigetstr@plt+0x4234>
  4041c4:	ldur	w8, [x29, #-16]
  4041c8:	add	w8, w8, #0x1
  4041cc:	stur	w8, [x29, #-16]
  4041d0:	b	40411c <tigetstr@plt+0x1a5c>
  4041d4:	ldur	x0, [x29, #-8]
  4041d8:	bl	4069b4 <tigetstr@plt+0x42f4>
  4041dc:	ldur	x0, [x29, #-8]
  4041e0:	bl	406ebc <tigetstr@plt+0x47fc>
  4041e4:	ldur	x0, [x29, #-8]
  4041e8:	bl	4075a4 <tigetstr@plt+0x4ee4>
  4041ec:	ldur	x0, [x29, #-8]
  4041f0:	bl	40810c <tigetstr@plt+0x5a4c>
  4041f4:	ldur	x0, [x29, #-8]
  4041f8:	bl	408704 <tigetstr@plt+0x6044>
  4041fc:	ldur	x0, [x29, #-8]
  404200:	bl	40901c <tigetstr@plt+0x695c>
  404204:	ldur	x8, [x29, #-8]
  404208:	ldr	x8, [x8, #32]
  40420c:	ldr	x8, [x8, #904]
  404210:	cbz	x8, 404260 <tigetstr@plt+0x1ba0>
  404214:	ldur	x8, [x29, #-8]
  404218:	ldr	x8, [x8, #32]
  40421c:	ldr	x8, [x8, #904]
  404220:	mov	x9, #0xffffffffffffffff    	// #-1
  404224:	cmp	x8, x9
  404228:	b.eq	404260 <tigetstr@plt+0x1ba0>  // b.none
  40422c:	ldur	x8, [x29, #-8]
  404230:	ldr	x8, [x8, #32]
  404234:	ldr	x8, [x8, #872]
  404238:	cbz	x8, 404254 <tigetstr@plt+0x1b94>
  40423c:	ldur	x8, [x29, #-8]
  404240:	ldr	x8, [x8, #32]
  404244:	ldr	x8, [x8, #872]
  404248:	mov	x9, #0xffffffffffffffff    	// #-1
  40424c:	cmp	x8, x9
  404250:	b.ne	404260 <tigetstr@plt+0x1ba0>  // b.any
  404254:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  404258:	add	x0, x0, #0x324
  40425c:	bl	402520 <_nc_warning@plt>
  404260:	ldur	x8, [x29, #-8]
  404264:	ldr	x8, [x8, #32]
  404268:	ldr	x8, [x8, #872]
  40426c:	cbz	x8, 4042bc <tigetstr@plt+0x1bfc>
  404270:	ldur	x8, [x29, #-8]
  404274:	ldr	x8, [x8, #32]
  404278:	ldr	x8, [x8, #872]
  40427c:	mov	x9, #0xffffffffffffffff    	// #-1
  404280:	cmp	x8, x9
  404284:	b.eq	4042bc <tigetstr@plt+0x1bfc>  // b.none
  404288:	ldur	x8, [x29, #-8]
  40428c:	ldr	x8, [x8, #32]
  404290:	ldr	x8, [x8, #904]
  404294:	cbz	x8, 4042b0 <tigetstr@plt+0x1bf0>
  404298:	ldur	x8, [x29, #-8]
  40429c:	ldr	x8, [x8, #32]
  4042a0:	ldr	x8, [x8, #904]
  4042a4:	mov	x9, #0xffffffffffffffff    	// #-1
  4042a8:	cmp	x8, x9
  4042ac:	b.ne	4042bc <tigetstr@plt+0x1bfc>  // b.any
  4042b0:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4042b4:	add	x0, x0, #0x342
  4042b8:	bl	402520 <_nc_warning@plt>
  4042bc:	ldur	x8, [x29, #-8]
  4042c0:	ldr	x8, [x8, #32]
  4042c4:	ldr	x8, [x8, #840]
  4042c8:	cbz	x8, 404318 <tigetstr@plt+0x1c58>
  4042cc:	ldur	x8, [x29, #-8]
  4042d0:	ldr	x8, [x8, #32]
  4042d4:	ldr	x8, [x8, #840]
  4042d8:	mov	x9, #0xffffffffffffffff    	// #-1
  4042dc:	cmp	x8, x9
  4042e0:	b.eq	404318 <tigetstr@plt+0x1c58>  // b.none
  4042e4:	ldur	x8, [x29, #-8]
  4042e8:	ldr	x8, [x8, #32]
  4042ec:	ldr	x8, [x8, #864]
  4042f0:	cbz	x8, 40430c <tigetstr@plt+0x1c4c>
  4042f4:	ldur	x8, [x29, #-8]
  4042f8:	ldr	x8, [x8, #32]
  4042fc:	ldr	x8, [x8, #864]
  404300:	mov	x9, #0xffffffffffffffff    	// #-1
  404304:	cmp	x8, x9
  404308:	b.ne	404318 <tigetstr@plt+0x1c58>  // b.any
  40430c:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  404310:	add	x0, x0, #0x360
  404314:	bl	402520 <_nc_warning@plt>
  404318:	ldur	x8, [x29, #-8]
  40431c:	ldr	x8, [x8, #32]
  404320:	ldr	x8, [x8, #864]
  404324:	cbz	x8, 404374 <tigetstr@plt+0x1cb4>
  404328:	ldur	x8, [x29, #-8]
  40432c:	ldr	x8, [x8, #32]
  404330:	ldr	x8, [x8, #864]
  404334:	mov	x9, #0xffffffffffffffff    	// #-1
  404338:	cmp	x8, x9
  40433c:	b.eq	404374 <tigetstr@plt+0x1cb4>  // b.none
  404340:	ldur	x8, [x29, #-8]
  404344:	ldr	x8, [x8, #32]
  404348:	ldr	x8, [x8, #840]
  40434c:	cbz	x8, 404368 <tigetstr@plt+0x1ca8>
  404350:	ldur	x8, [x29, #-8]
  404354:	ldr	x8, [x8, #32]
  404358:	ldr	x8, [x8, #840]
  40435c:	mov	x9, #0xffffffffffffffff    	// #-1
  404360:	cmp	x8, x9
  404364:	b.ne	404374 <tigetstr@plt+0x1cb4>  // b.any
  404368:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  40436c:	add	x0, x0, #0x379
  404370:	bl	402520 <_nc_warning@plt>
  404374:	ldur	x8, [x29, #-8]
  404378:	ldr	x8, [x8, #32]
  40437c:	ldr	x8, [x8, #104]
  404380:	cbz	x8, 4043d0 <tigetstr@plt+0x1d10>
  404384:	ldur	x8, [x29, #-8]
  404388:	ldr	x8, [x8, #32]
  40438c:	ldr	x8, [x8, #104]
  404390:	mov	x9, #0xffffffffffffffff    	// #-1
  404394:	cmp	x8, x9
  404398:	b.eq	4043d0 <tigetstr@plt+0x1d10>  // b.none
  40439c:	ldur	x8, [x29, #-8]
  4043a0:	ldr	x8, [x8, #32]
  4043a4:	ldr	x8, [x8, #128]
  4043a8:	cbz	x8, 4043c4 <tigetstr@plt+0x1d04>
  4043ac:	ldur	x8, [x29, #-8]
  4043b0:	ldr	x8, [x8, #32]
  4043b4:	ldr	x8, [x8, #128]
  4043b8:	mov	x9, #0xffffffffffffffff    	// #-1
  4043bc:	cmp	x8, x9
  4043c0:	b.ne	4043d0 <tigetstr@plt+0x1d10>  // b.any
  4043c4:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4043c8:	add	x0, x0, #0x392
  4043cc:	bl	402520 <_nc_warning@plt>
  4043d0:	ldur	x8, [x29, #-8]
  4043d4:	ldr	x8, [x8, #32]
  4043d8:	ldr	x8, [x8, #160]
  4043dc:	cbz	x8, 40442c <tigetstr@plt+0x1d6c>
  4043e0:	ldur	x8, [x29, #-8]
  4043e4:	ldr	x8, [x8, #32]
  4043e8:	ldr	x8, [x8, #160]
  4043ec:	mov	x9, #0xffffffffffffffff    	// #-1
  4043f0:	cmp	x8, x9
  4043f4:	b.eq	40442c <tigetstr@plt+0x1d6c>  // b.none
  4043f8:	ldur	x8, [x29, #-8]
  4043fc:	ldr	x8, [x8, #32]
  404400:	ldr	x8, [x8, #128]
  404404:	cbz	x8, 404420 <tigetstr@plt+0x1d60>
  404408:	ldur	x8, [x29, #-8]
  40440c:	ldr	x8, [x8, #32]
  404410:	ldr	x8, [x8, #128]
  404414:	mov	x9, #0xffffffffffffffff    	// #-1
  404418:	cmp	x8, x9
  40441c:	b.ne	40442c <tigetstr@plt+0x1d6c>  // b.any
  404420:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  404424:	add	x0, x0, #0x3b8
  404428:	bl	402520 <_nc_warning@plt>
  40442c:	ldur	x8, [x29, #-8]
  404430:	ldr	x8, [x8, #32]
  404434:	ldr	x8, [x8, #160]
  404438:	cbz	x8, 4044a8 <tigetstr@plt+0x1de8>
  40443c:	ldur	x8, [x29, #-8]
  404440:	ldr	x8, [x8, #32]
  404444:	ldr	x8, [x8, #160]
  404448:	mov	x9, #0xffffffffffffffff    	// #-1
  40444c:	cmp	x8, x9
  404450:	b.eq	4044a8 <tigetstr@plt+0x1de8>  // b.none
  404454:	ldur	x8, [x29, #-8]
  404458:	ldr	x8, [x8, #32]
  40445c:	ldr	x8, [x8, #128]
  404460:	cbz	x8, 4044a8 <tigetstr@plt+0x1de8>
  404464:	ldur	x8, [x29, #-8]
  404468:	ldr	x8, [x8, #32]
  40446c:	ldr	x8, [x8, #128]
  404470:	mov	x9, #0xffffffffffffffff    	// #-1
  404474:	cmp	x8, x9
  404478:	b.eq	4044a8 <tigetstr@plt+0x1de8>  // b.none
  40447c:	ldur	x8, [x29, #-8]
  404480:	ldr	x8, [x8, #32]
  404484:	ldr	x0, [x8, #160]
  404488:	ldur	x8, [x29, #-8]
  40448c:	ldr	x8, [x8, #32]
  404490:	ldr	x1, [x8, #128]
  404494:	bl	402580 <_nc_capcmp@plt>
  404498:	cbnz	w0, 4044a8 <tigetstr@plt+0x1de8>
  40449c:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4044a0:	add	x0, x0, #0x3dc
  4044a4:	bl	402520 <_nc_warning@plt>
  4044a8:	ldur	x8, [x29, #-8]
  4044ac:	ldr	x8, [x8, #32]
  4044b0:	ldr	x8, [x8, #24]
  4044b4:	cbz	x8, 404504 <tigetstr@plt+0x1e44>
  4044b8:	ldur	x8, [x29, #-8]
  4044bc:	ldr	x8, [x8, #32]
  4044c0:	ldr	x8, [x8, #24]
  4044c4:	mov	x9, #0xffffffffffffffff    	// #-1
  4044c8:	cmp	x8, x9
  4044cc:	b.eq	404504 <tigetstr@plt+0x1e44>  // b.none
  4044d0:	ldur	x8, [x29, #-8]
  4044d4:	ldr	x8, [x8, #32]
  4044d8:	ldr	x8, [x8, #1024]
  4044dc:	cbz	x8, 4044f8 <tigetstr@plt+0x1e38>
  4044e0:	ldur	x8, [x29, #-8]
  4044e4:	ldr	x8, [x8, #32]
  4044e8:	ldr	x8, [x8, #1024]
  4044ec:	mov	x9, #0xffffffffffffffff    	// #-1
  4044f0:	cmp	x8, x9
  4044f4:	b.ne	404504 <tigetstr@plt+0x1e44>  // b.any
  4044f8:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4044fc:	add	x0, x0, #0x404
  404500:	bl	402520 <_nc_warning@plt>
  404504:	ldur	x8, [x29, #-8]
  404508:	ldr	x8, [x8, #32]
  40450c:	ldr	x8, [x8, #24]
  404510:	cbz	x8, 404560 <tigetstr@plt+0x1ea0>
  404514:	ldur	x8, [x29, #-8]
  404518:	ldr	x8, [x8, #32]
  40451c:	ldr	x8, [x8, #24]
  404520:	mov	x9, #0xffffffffffffffff    	// #-1
  404524:	cmp	x8, x9
  404528:	b.eq	404560 <tigetstr@plt+0x1ea0>  // b.none
  40452c:	ldur	x8, [x29, #-8]
  404530:	ldr	x8, [x8, #32]
  404534:	ldr	x8, [x8, #1008]
  404538:	cbz	x8, 404554 <tigetstr@plt+0x1e94>
  40453c:	ldur	x8, [x29, #-8]
  404540:	ldr	x8, [x8, #32]
  404544:	ldr	x8, [x8, #1008]
  404548:	mov	x9, #0xffffffffffffffff    	// #-1
  40454c:	cmp	x8, x9
  404550:	b.ne	404560 <tigetstr@plt+0x1ea0>  // b.any
  404554:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  404558:	add	x0, x0, #0x42c
  40455c:	bl	402520 <_nc_warning@plt>
  404560:	ldur	x8, [x29, #-8]
  404564:	ldr	x8, [x8, #32]
  404568:	ldr	x8, [x8, #32]
  40456c:	cbz	x8, 4045bc <tigetstr@plt+0x1efc>
  404570:	ldur	x8, [x29, #-8]
  404574:	ldr	x8, [x8, #32]
  404578:	ldr	x8, [x8, #32]
  40457c:	mov	x9, #0xffffffffffffffff    	// #-1
  404580:	cmp	x8, x9
  404584:	b.eq	4045bc <tigetstr@plt+0x1efc>  // b.none
  404588:	ldur	x8, [x29, #-8]
  40458c:	ldr	x8, [x8, #32]
  404590:	ldr	x8, [x8, #1056]
  404594:	cbz	x8, 4045b0 <tigetstr@plt+0x1ef0>
  404598:	ldur	x8, [x29, #-8]
  40459c:	ldr	x8, [x8, #32]
  4045a0:	ldr	x8, [x8, #1056]
  4045a4:	mov	x9, #0xffffffffffffffff    	// #-1
  4045a8:	cmp	x8, x9
  4045ac:	b.ne	4045bc <tigetstr@plt+0x1efc>  // b.any
  4045b0:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4045b4:	add	x0, x0, #0x457
  4045b8:	bl	402520 <_nc_warning@plt>
  4045bc:	ldur	x8, [x29, #-8]
  4045c0:	ldr	x8, [x8, #32]
  4045c4:	ldr	x8, [x8, #1048]
  4045c8:	cbz	x8, 404844 <tigetstr@plt+0x2184>
  4045cc:	ldur	x8, [x29, #-8]
  4045d0:	ldr	x8, [x8, #32]
  4045d4:	ldr	x8, [x8, #1048]
  4045d8:	mov	x9, #0xffffffffffffffff    	// #-1
  4045dc:	cmp	x8, x9
  4045e0:	b.eq	404844 <tigetstr@plt+0x2184>  // b.none
  4045e4:	mov	x8, xzr
  4045e8:	stur	x8, [x29, #-40]
  4045ec:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  4045f0:	ldr	x8, [x8, #3984]
  4045f4:	str	wzr, [x8]
  4045f8:	ldur	x8, [x29, #-8]
  4045fc:	ldr	x8, [x8, #32]
  404600:	ldr	x8, [x8, #312]
  404604:	cbz	x8, 404654 <tigetstr@plt+0x1f94>
  404608:	ldur	x8, [x29, #-8]
  40460c:	ldr	x8, [x8, #32]
  404610:	ldr	x8, [x8, #312]
  404614:	mov	x9, #0xffffffffffffffff    	// #-1
  404618:	cmp	x8, x9
  40461c:	b.eq	404654 <tigetstr@plt+0x1f94>  // b.none
  404620:	ldur	x0, [x29, #-8]
  404624:	ldur	x1, [x29, #-40]
  404628:	ldur	x8, [x29, #-8]
  40462c:	ldr	x8, [x8, #32]
  404630:	ldr	x3, [x8, #312]
  404634:	mov	w9, wzr
  404638:	mov	w2, w9
  40463c:	adrp	x4, 413000 <tigetstr@plt+0x10940>
  404640:	add	x4, x4, #0x9c4
  404644:	bl	409388 <tigetstr@plt+0x6cc8>
  404648:	bl	4023b0 <strdup@plt>
  40464c:	stur	x0, [x29, #-40]
  404650:	b	40469c <tigetstr@plt+0x1fdc>
  404654:	ldur	x8, [x29, #-8]
  404658:	ldr	x8, [x8, #32]
  40465c:	ldr	x0, [x8, #1048]
  404660:	mov	x8, xzr
  404664:	mov	x1, x8
  404668:	mov	x2, x8
  40466c:	mov	x3, x8
  404670:	mov	x4, x8
  404674:	mov	x5, x8
  404678:	mov	x6, x8
  40467c:	mov	x7, x8
  404680:	mov	x8, sp
  404684:	str	xzr, [x8]
  404688:	mov	x8, sp
  40468c:	str	xzr, [x8, #8]
  404690:	bl	4022e0 <tparm@plt>
  404694:	bl	4023b0 <strdup@plt>
  404698:	stur	x0, [x29, #-40]
  40469c:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  4046a0:	ldr	x8, [x8, #3984]
  4046a4:	ldr	w9, [x8]
  4046a8:	cbz	w9, 4046b8 <tigetstr@plt+0x1ff8>
  4046ac:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4046b0:	add	x0, x0, #0x475
  4046b4:	bl	402520 <_nc_warning@plt>
  4046b8:	ldur	x8, [x29, #-40]
  4046bc:	cbz	x8, 404834 <tigetstr@plt+0x2174>
  4046c0:	ldur	x0, [x29, #-8]
  4046c4:	ldur	x1, [x29, #-40]
  4046c8:	ldur	x8, [x29, #-8]
  4046cc:	ldr	x8, [x8, #32]
  4046d0:	ldr	x3, [x8, #280]
  4046d4:	mov	w2, #0x1                   	// #1
  4046d8:	adrp	x4, 412000 <tigetstr@plt+0xf940>
  4046dc:	add	x4, x4, #0x492
  4046e0:	bl	409388 <tigetstr@plt+0x6cc8>
  4046e4:	ldur	x8, [x29, #-8]
  4046e8:	ldur	x1, [x29, #-40]
  4046ec:	ldur	x9, [x29, #-8]
  4046f0:	ldr	x9, [x9, #32]
  4046f4:	ldr	x3, [x9, #288]
  4046f8:	mov	x0, x8
  4046fc:	mov	w2, #0x2                   	// #2
  404700:	adrp	x4, 412000 <tigetstr@plt+0xf940>
  404704:	add	x4, x4, #0x4a6
  404708:	bl	409388 <tigetstr@plt+0x6cc8>
  40470c:	ldur	x8, [x29, #-8]
  404710:	ldur	x1, [x29, #-40]
  404714:	ldur	x9, [x29, #-8]
  404718:	ldr	x9, [x9, #32]
  40471c:	ldr	x3, [x9, #272]
  404720:	mov	x0, x8
  404724:	mov	w2, #0x3                   	// #3
  404728:	adrp	x4, 412000 <tigetstr@plt+0xf940>
  40472c:	add	x4, x4, #0x4bb
  404730:	bl	409388 <tigetstr@plt+0x6cc8>
  404734:	ldur	x8, [x29, #-8]
  404738:	ldur	x1, [x29, #-40]
  40473c:	ldur	x9, [x29, #-8]
  404740:	ldr	x9, [x9, #32]
  404744:	ldr	x3, [x9, #208]
  404748:	mov	x0, x8
  40474c:	mov	w2, #0x4                   	// #4
  404750:	adrp	x4, 412000 <tigetstr@plt+0xf940>
  404754:	add	x4, x4, #0x4ce
  404758:	bl	409388 <tigetstr@plt+0x6cc8>
  40475c:	ldur	x8, [x29, #-8]
  404760:	ldur	x1, [x29, #-40]
  404764:	ldur	x9, [x29, #-8]
  404768:	ldr	x9, [x9, #32]
  40476c:	ldr	x3, [x9, #240]
  404770:	mov	x0, x8
  404774:	mov	w2, #0x5                   	// #5
  404778:	adrp	x4, 412000 <tigetstr@plt+0xf940>
  40477c:	add	x4, x4, #0x4df
  404780:	bl	409388 <tigetstr@plt+0x6cc8>
  404784:	ldur	x8, [x29, #-8]
  404788:	ldur	x1, [x29, #-40]
  40478c:	ldur	x9, [x29, #-8]
  404790:	ldr	x9, [x9, #32]
  404794:	ldr	x3, [x9, #216]
  404798:	mov	x0, x8
  40479c:	mov	w2, #0x6                   	// #6
  4047a0:	adrp	x4, 412000 <tigetstr@plt+0xf940>
  4047a4:	add	x4, x4, #0x4ee
  4047a8:	bl	409388 <tigetstr@plt+0x6cc8>
  4047ac:	ldur	x8, [x29, #-8]
  4047b0:	ldur	x1, [x29, #-40]
  4047b4:	ldur	x9, [x29, #-8]
  4047b8:	ldr	x9, [x9, #32]
  4047bc:	ldr	x3, [x9, #256]
  4047c0:	mov	x0, x8
  4047c4:	mov	w2, #0x7                   	// #7
  4047c8:	adrp	x4, 412000 <tigetstr@plt+0xf940>
  4047cc:	add	x4, x4, #0x4fe
  4047d0:	bl	409388 <tigetstr@plt+0x6cc8>
  4047d4:	ldur	x8, [x29, #-8]
  4047d8:	ldur	x1, [x29, #-40]
  4047dc:	ldur	x9, [x29, #-8]
  4047e0:	ldr	x9, [x9, #32]
  4047e4:	ldr	x3, [x9, #264]
  4047e8:	mov	x0, x8
  4047ec:	mov	w2, #0x8                   	// #8
  4047f0:	adrp	x4, 412000 <tigetstr@plt+0xf940>
  4047f4:	add	x4, x4, #0x510
  4047f8:	bl	409388 <tigetstr@plt+0x6cc8>
  4047fc:	ldur	x8, [x29, #-8]
  404800:	ldur	x1, [x29, #-40]
  404804:	ldur	x9, [x29, #-8]
  404808:	ldr	x9, [x9, #32]
  40480c:	ldr	x3, [x9, #200]
  404810:	mov	x0, x8
  404814:	mov	w2, #0x9                   	// #9
  404818:	adrp	x4, 412000 <tigetstr@plt+0xf940>
  40481c:	add	x4, x4, #0xb4c
  404820:	bl	409388 <tigetstr@plt+0x6cc8>
  404824:	ldur	x8, [x29, #-40]
  404828:	mov	x0, x8
  40482c:	bl	4024f0 <free@plt>
  404830:	b	404840 <tigetstr@plt+0x2180>
  404834:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  404838:	add	x0, x0, #0x525
  40483c:	bl	402520 <_nc_warning@plt>
  404840:	b	4048a0 <tigetstr@plt+0x21e0>
  404844:	ldur	x8, [x29, #-8]
  404848:	ldr	x8, [x8, #32]
  40484c:	ldr	x8, [x8, #312]
  404850:	cbz	x8, 4048a0 <tigetstr@plt+0x21e0>
  404854:	ldur	x8, [x29, #-8]
  404858:	ldr	x8, [x8, #32]
  40485c:	ldr	x8, [x8, #312]
  404860:	mov	x9, #0xffffffffffffffff    	// #-1
  404864:	cmp	x8, x9
  404868:	b.eq	4048a0 <tigetstr@plt+0x21e0>  // b.none
  40486c:	ldur	x8, [x29, #-8]
  404870:	ldr	x8, [x8, #32]
  404874:	ldr	x8, [x8, #1048]
  404878:	mov	x9, #0xffffffffffffffff    	// #-1
  40487c:	cmp	x8, x9
  404880:	b.eq	4048a0 <tigetstr@plt+0x21e0>  // b.none
  404884:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  404888:	ldr	x8, [x8, #3952]
  40488c:	ldr	w9, [x8]
  404890:	cbnz	w9, 4048a0 <tigetstr@plt+0x21e0>
  404894:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  404898:	add	x0, x0, #0x543
  40489c:	bl	402520 <_nc_warning@plt>
  4048a0:	ldur	x8, [x29, #-8]
  4048a4:	ldr	x8, [x8, #32]
  4048a8:	ldr	x8, [x8, #312]
  4048ac:	cbz	x8, 4049ac <tigetstr@plt+0x22ec>
  4048b0:	ldur	x8, [x29, #-8]
  4048b4:	ldr	x8, [x8, #32]
  4048b8:	ldr	x8, [x8, #312]
  4048bc:	mov	x9, #0xffffffffffffffff    	// #-1
  4048c0:	cmp	x8, x9
  4048c4:	b.eq	4049ac <tigetstr@plt+0x22ec>  // b.none
  4048c8:	ldur	x0, [x29, #-8]
  4048cc:	bl	402600 <_nc_trim_sgr0@plt>
  4048d0:	stur	x0, [x29, #-48]
  4048d4:	ldur	x8, [x29, #-48]
  4048d8:	cbz	x8, 4048e8 <tigetstr@plt+0x2228>
  4048dc:	ldur	x8, [x29, #-48]
  4048e0:	ldrb	w9, [x8]
  4048e4:	cbnz	w9, 4048f8 <tigetstr@plt+0x2238>
  4048e8:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4048ec:	add	x0, x0, #0x556
  4048f0:	bl	402520 <_nc_warning@plt>
  4048f4:	b	404914 <tigetstr@plt+0x2254>
  4048f8:	ldur	x8, [x29, #-48]
  4048fc:	ldur	x9, [x29, #-8]
  404900:	ldr	x9, [x9, #32]
  404904:	ldr	x9, [x9, #312]
  404908:	cmp	x8, x9
  40490c:	b.eq	404914 <tigetstr@plt+0x2254>  // b.none
  404910:	b	404914 <tigetstr@plt+0x2254>
  404914:	ldur	x8, [x29, #-8]
  404918:	ldr	x8, [x8, #32]
  40491c:	ldr	x1, [x8, #2568]
  404920:	ldur	x2, [x29, #-48]
  404924:	ldur	x8, [x29, #-8]
  404928:	ldr	x8, [x8, #32]
  40492c:	ldr	x3, [x8, #312]
  404930:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  404934:	add	x0, x0, #0x3ea
  404938:	bl	4095dc <tigetstr@plt+0x6f1c>
  40493c:	ldur	x8, [x29, #-8]
  404940:	ldr	x8, [x8, #32]
  404944:	ldr	x1, [x8, #344]
  404948:	ldur	x2, [x29, #-48]
  40494c:	ldur	x8, [x29, #-8]
  404950:	ldr	x8, [x8, #32]
  404954:	ldr	x3, [x8, #312]
  404958:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  40495c:	add	x0, x0, #0x56c
  404960:	bl	4095dc <tigetstr@plt+0x6f1c>
  404964:	ldur	x8, [x29, #-8]
  404968:	ldr	x8, [x8, #32]
  40496c:	ldr	x1, [x8, #352]
  404970:	ldur	x2, [x29, #-48]
  404974:	ldur	x8, [x29, #-8]
  404978:	ldr	x8, [x8, #32]
  40497c:	ldr	x3, [x8, #312]
  404980:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  404984:	add	x0, x0, #0x57f
  404988:	bl	4095dc <tigetstr@plt+0x6f1c>
  40498c:	ldur	x8, [x29, #-48]
  404990:	ldur	x9, [x29, #-8]
  404994:	ldr	x9, [x9, #32]
  404998:	ldr	x9, [x9, #312]
  40499c:	cmp	x8, x9
  4049a0:	b.eq	4049ac <tigetstr@plt+0x22ec>  // b.none
  4049a4:	ldur	x0, [x29, #-48]
  4049a8:	bl	4024f0 <free@plt>
  4049ac:	stur	wzr, [x29, #-16]
  4049b0:	ldur	w8, [x29, #-16]
  4049b4:	mov	w9, w8
  4049b8:	mov	x10, #0xb                   	// #11
  4049bc:	mul	x9, x10, x9
  4049c0:	adrp	x10, 411000 <tigetstr@plt+0xe940>
  4049c4:	add	x10, x10, #0xc66
  4049c8:	ldrb	w8, [x10, x9]
  4049cc:	cbz	w8, 404a60 <tigetstr@plt+0x23a0>
  4049d0:	ldur	x0, [x29, #-8]
  4049d4:	ldur	w1, [x29, #-16]
  4049d8:	ldur	x8, [x29, #-8]
  4049dc:	ldr	x8, [x8, #32]
  4049e0:	ldr	x3, [x8, #2872]
  4049e4:	adrp	x2, 412000 <tigetstr@plt+0xf940>
  4049e8:	add	x2, x2, #0xd5a
  4049ec:	bl	409660 <tigetstr@plt+0x6fa0>
  4049f0:	ldur	x0, [x29, #-8]
  4049f4:	ldur	w1, [x29, #-16]
  4049f8:	ldur	x8, [x29, #-8]
  4049fc:	ldr	x8, [x8, #32]
  404a00:	ldr	x3, [x8, #2880]
  404a04:	adrp	x2, 412000 <tigetstr@plt+0xf940>
  404a08:	add	x2, x2, #0xd83
  404a0c:	bl	409660 <tigetstr@plt+0x6fa0>
  404a10:	ldur	x0, [x29, #-8]
  404a14:	ldur	w1, [x29, #-16]
  404a18:	ldur	x8, [x29, #-8]
  404a1c:	ldr	x8, [x8, #32]
  404a20:	ldr	x3, [x8, #2416]
  404a24:	adrp	x2, 412000 <tigetstr@plt+0xf940>
  404a28:	add	x2, x2, #0xd0e
  404a2c:	bl	409660 <tigetstr@plt+0x6fa0>
  404a30:	ldur	x0, [x29, #-8]
  404a34:	ldur	w1, [x29, #-16]
  404a38:	ldur	x8, [x29, #-8]
  404a3c:	ldr	x8, [x8, #32]
  404a40:	ldr	x3, [x8, #2424]
  404a44:	adrp	x2, 412000 <tigetstr@plt+0xf940>
  404a48:	add	x2, x2, #0xd33
  404a4c:	bl	409660 <tigetstr@plt+0x6fa0>
  404a50:	ldur	w8, [x29, #-16]
  404a54:	add	w8, w8, #0x1
  404a58:	stur	w8, [x29, #-16]
  404a5c:	b	4049b0 <tigetstr@plt+0x22f0>
  404a60:	ldur	x8, [x29, #-8]
  404a64:	ldr	x8, [x8, #32]
  404a68:	ldr	x8, [x8, #248]
  404a6c:	cbz	x8, 404a88 <tigetstr@plt+0x23c8>
  404a70:	ldur	x8, [x29, #-8]
  404a74:	ldr	x8, [x8, #32]
  404a78:	ldr	x8, [x8, #248]
  404a7c:	mov	x9, #0xffffffffffffffff    	// #-1
  404a80:	cmp	x8, x9
  404a84:	b.ne	404ab0 <tigetstr@plt+0x23f0>  // b.any
  404a88:	ldur	x8, [x29, #-8]
  404a8c:	ldr	x8, [x8, #32]
  404a90:	ldr	x8, [x8, #336]
  404a94:	cbz	x8, 404ae4 <tigetstr@plt+0x2424>
  404a98:	ldur	x8, [x29, #-8]
  404a9c:	ldr	x8, [x8, #32]
  404aa0:	ldr	x8, [x8, #336]
  404aa4:	mov	x9, #0xffffffffffffffff    	// #-1
  404aa8:	cmp	x8, x9
  404aac:	b.eq	404ae4 <tigetstr@plt+0x2424>  // b.none
  404ab0:	ldur	x8, [x29, #-8]
  404ab4:	ldr	x8, [x8, #32]
  404ab8:	ldr	x8, [x8, #416]
  404abc:	cbz	x8, 404ae4 <tigetstr@plt+0x2424>
  404ac0:	ldur	x8, [x29, #-8]
  404ac4:	ldr	x8, [x8, #32]
  404ac8:	ldr	x8, [x8, #416]
  404acc:	mov	x9, #0xffffffffffffffff    	// #-1
  404ad0:	cmp	x8, x9
  404ad4:	b.eq	404ae4 <tigetstr@plt+0x2424>  // b.none
  404ad8:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  404adc:	add	x0, x0, #0x593
  404ae0:	bl	402520 <_nc_warning@plt>
  404ae4:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  404ae8:	add	x8, x8, #0x480
  404aec:	ldr	x8, [x8]
  404af0:	cbz	x8, 404b10 <tigetstr@plt+0x2450>
  404af4:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  404af8:	add	x8, x8, #0x480
  404afc:	ldr	x8, [x8]
  404b00:	ldur	x0, [x29, #-8]
  404b04:	ldurb	w9, [x29, #-9]
  404b08:	and	w1, w9, #0x1
  404b0c:	blr	x8
  404b10:	ldp	x29, x30, [sp, #128]
  404b14:	add	sp, sp, #0x90
  404b18:	ret
  404b1c:	sub	sp, sp, #0x30
  404b20:	stp	x29, x30, [sp, #32]
  404b24:	add	x29, sp, #0x20
  404b28:	mov	x8, xzr
  404b2c:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  404b30:	add	x1, x1, #0x26f
  404b34:	mov	w9, #0x3f                  	// #63
  404b38:	stur	x0, [x29, #-8]
  404b3c:	str	x8, [sp, #16]
  404b40:	ldur	x0, [x29, #-8]
  404b44:	str	w9, [sp, #4]
  404b48:	bl	402560 <strcpy@plt>
  404b4c:	ldr	w9, [sp, #4]
  404b50:	mov	w0, w9
  404b54:	bl	402620 <umask@plt>
  404b58:	str	w0, [sp, #12]
  404b5c:	ldur	x0, [x29, #-8]
  404b60:	bl	402590 <mkstemp@plt>
  404b64:	str	w0, [sp, #8]
  404b68:	ldr	w9, [sp, #8]
  404b6c:	cmp	w9, #0x0
  404b70:	cset	w9, lt  // lt = tstop
  404b74:	tbnz	w9, #0, 404b8c <tigetstr@plt+0x24cc>
  404b78:	ldr	w0, [sp, #8]
  404b7c:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  404b80:	add	x1, x1, #0x27b
  404b84:	bl	402350 <fdopen@plt>
  404b88:	str	x0, [sp, #16]
  404b8c:	ldr	w0, [sp, #12]
  404b90:	bl	402620 <umask@plt>
  404b94:	ldr	x8, [sp, #16]
  404b98:	mov	x0, x8
  404b9c:	ldp	x29, x30, [sp, #32]
  404ba0:	add	sp, sp, #0x30
  404ba4:	ret
  404ba8:	sub	sp, sp, #0xf0
  404bac:	stp	x29, x30, [sp, #224]
  404bb0:	add	x29, sp, #0xe0
  404bb4:	adrp	x8, 412000 <tigetstr@plt+0xf940>
  404bb8:	add	x8, x8, #0x197
  404bbc:	adrp	x9, 426000 <tigetstr@plt+0x23940>
  404bc0:	ldr	x9, [x9, #3848]
  404bc4:	adrp	x10, 426000 <tigetstr@plt+0x23940>
  404bc8:	ldr	x10, [x10, #3960]
  404bcc:	stur	x0, [x29, #-8]
  404bd0:	stur	x1, [x29, #-16]
  404bd4:	ldur	x0, [x29, #-8]
  404bd8:	mov	x1, x8
  404bdc:	str	x9, [sp, #48]
  404be0:	str	x10, [sp, #40]
  404be4:	bl	4024b0 <strcmp@plt>
  404be8:	cbnz	w0, 404c10 <tigetstr@plt+0x2550>
  404bec:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  404bf0:	ldr	x8, [x8, #3920]
  404bf4:	ldr	x0, [x8]
  404bf8:	ldur	x2, [x29, #-16]
  404bfc:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  404c00:	add	x1, x1, #0x199
  404c04:	bl	405690 <tigetstr@plt+0x2fd0>
  404c08:	stur	x0, [x29, #-24]
  404c0c:	b	404d90 <tigetstr@plt+0x26d0>
  404c10:	ldur	x0, [x29, #-8]
  404c14:	add	x1, sp, #0x48
  404c18:	bl	411160 <tigetstr@plt+0xeaa0>
  404c1c:	cmp	w0, #0x0
  404c20:	cset	w8, ge  // ge = tcont
  404c24:	tbnz	w8, #0, 404c84 <tigetstr@plt+0x25c4>
  404c28:	ldr	x8, [sp, #48]
  404c2c:	ldr	x0, [x8]
  404c30:	ldr	x9, [sp, #40]
  404c34:	ldr	x2, [x9]
  404c38:	ldur	x3, [x29, #-8]
  404c3c:	str	x0, [sp, #32]
  404c40:	str	x2, [sp, #24]
  404c44:	str	x3, [sp, #16]
  404c48:	bl	402640 <__errno_location@plt>
  404c4c:	ldr	w0, [x0]
  404c50:	bl	4023c0 <strerror@plt>
  404c54:	ldr	x8, [sp, #32]
  404c58:	str	x0, [sp, #8]
  404c5c:	mov	x0, x8
  404c60:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  404c64:	add	x1, x1, #0x27d
  404c68:	ldr	x2, [sp, #24]
  404c6c:	ldr	x3, [sp, #16]
  404c70:	ldr	x4, [sp, #8]
  404c74:	bl	402680 <fprintf@plt>
  404c78:	mov	w10, #0x1                   	// #1
  404c7c:	mov	w0, w10
  404c80:	bl	4021e0 <exit@plt>
  404c84:	ldr	w8, [sp, #88]
  404c88:	and	w8, w8, #0xf000
  404c8c:	str	w8, [sp, #68]
  404c90:	cmp	w8, #0x4, lsl #12
  404c94:	b.eq	404cbc <tigetstr@plt+0x25fc>  // b.none
  404c98:	ldr	w8, [sp, #68]
  404c9c:	cmp	w8, #0x8, lsl #12
  404ca0:	b.eq	404ce8 <tigetstr@plt+0x2628>  // b.none
  404ca4:	ldr	w8, [sp, #68]
  404ca8:	cmp	w8, #0x2, lsl #12
  404cac:	b.eq	404ce8 <tigetstr@plt+0x2628>  // b.none
  404cb0:	ldr	w8, [sp, #68]
  404cb4:	cmp	w8, #0x1, lsl #12
  404cb8:	b.eq	404ce8 <tigetstr@plt+0x2628>  // b.none
  404cbc:	ldr	x8, [sp, #48]
  404cc0:	ldr	x0, [x8]
  404cc4:	ldr	x9, [sp, #40]
  404cc8:	ldr	x2, [x9]
  404ccc:	ldur	x3, [x29, #-8]
  404cd0:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  404cd4:	add	x1, x1, #0x288
  404cd8:	bl	402680 <fprintf@plt>
  404cdc:	mov	w10, #0x1                   	// #1
  404ce0:	mov	w0, w10
  404ce4:	bl	4021e0 <exit@plt>
  404ce8:	ldur	x0, [x29, #-8]
  404cec:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  404cf0:	add	x1, x1, #0x960
  404cf4:	bl	4022c0 <fopen@plt>
  404cf8:	stur	x0, [x29, #-24]
  404cfc:	ldur	x8, [x29, #-24]
  404d00:	cbnz	x8, 404d30 <tigetstr@plt+0x2670>
  404d04:	ldr	x8, [sp, #48]
  404d08:	ldr	x0, [x8]
  404d0c:	ldr	x9, [sp, #40]
  404d10:	ldr	x2, [x9]
  404d14:	ldur	x3, [x29, #-8]
  404d18:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  404d1c:	add	x1, x1, #0x29e
  404d20:	bl	402680 <fprintf@plt>
  404d24:	mov	w10, #0x1                   	// #1
  404d28:	mov	w0, w10
  404d2c:	bl	4021e0 <exit@plt>
  404d30:	ldr	w8, [sp, #68]
  404d34:	cmp	w8, #0x8, lsl #12
  404d38:	b.eq	404d90 <tigetstr@plt+0x26d0>  // b.none
  404d3c:	ldur	x8, [x29, #-16]
  404d40:	cbz	x8, 404d64 <tigetstr@plt+0x26a4>
  404d44:	ldur	x0, [x29, #-24]
  404d48:	ldur	x1, [x29, #-8]
  404d4c:	ldur	x2, [x29, #-16]
  404d50:	bl	405690 <tigetstr@plt+0x2fd0>
  404d54:	str	x0, [sp, #56]
  404d58:	ldr	x8, [sp, #56]
  404d5c:	stur	x8, [x29, #-24]
  404d60:	b	404d90 <tigetstr@plt+0x26d0>
  404d64:	ldr	x8, [sp, #48]
  404d68:	ldr	x0, [x8]
  404d6c:	ldr	x9, [sp, #40]
  404d70:	ldr	x2, [x9]
  404d74:	ldur	x3, [x29, #-8]
  404d78:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  404d7c:	add	x1, x1, #0x288
  404d80:	bl	402680 <fprintf@plt>
  404d84:	mov	w10, #0x1                   	// #1
  404d88:	mov	w0, w10
  404d8c:	bl	4021e0 <exit@plt>
  404d90:	ldur	x0, [x29, #-24]
  404d94:	ldp	x29, x30, [sp, #224]
  404d98:	add	sp, sp, #0xf0
  404d9c:	ret
  404da0:	sub	sp, sp, #0x20
  404da4:	stp	x29, x30, [sp, #16]
  404da8:	add	x29, sp, #0x10
  404dac:	mov	w8, #0x1                   	// #1
  404db0:	str	x0, [sp, #8]
  404db4:	ldr	x0, [sp, #8]
  404db8:	str	w8, [sp, #4]
  404dbc:	bl	402200 <perror@plt>
  404dc0:	ldr	w0, [sp, #4]
  404dc4:	bl	4021e0 <exit@plt>
  404dc8:	sub	sp, sp, #0x10
  404dcc:	str	x0, [sp, #8]
  404dd0:	mov	w8, wzr
  404dd4:	and	w0, w8, #0x1
  404dd8:	add	sp, sp, #0x10
  404ddc:	ret
  404de0:	sub	sp, sp, #0x30
  404de4:	stp	x29, x30, [sp, #32]
  404de8:	add	x29, sp, #0x20
  404dec:	mov	w8, #0x0                   	// #0
  404df0:	stur	x0, [x29, #-8]
  404df4:	str	x1, [sp, #16]
  404df8:	strb	w8, [sp, #15]
  404dfc:	ldur	x9, [x29, #-8]
  404e00:	cbz	x9, 404e70 <tigetstr@plt+0x27b0>
  404e04:	str	xzr, [sp]
  404e08:	ldur	x8, [x29, #-8]
  404e0c:	ldr	x9, [sp]
  404e10:	mov	x10, #0x8                   	// #8
  404e14:	mul	x9, x10, x9
  404e18:	add	x8, x8, x9
  404e1c:	ldr	x8, [x8]
  404e20:	cbz	x8, 404e6c <tigetstr@plt+0x27ac>
  404e24:	ldr	x0, [sp, #16]
  404e28:	ldur	x8, [x29, #-8]
  404e2c:	ldr	x9, [sp]
  404e30:	mov	x10, #0x8                   	// #8
  404e34:	mul	x9, x10, x9
  404e38:	add	x8, x8, x9
  404e3c:	ldr	x1, [x8]
  404e40:	adrp	x2, 412000 <tigetstr@plt+0xf940>
  404e44:	add	x2, x2, #0x2f7
  404e48:	bl	4025a0 <_nc_name_match@plt>
  404e4c:	cbz	w0, 404e5c <tigetstr@plt+0x279c>
  404e50:	mov	w8, #0x1                   	// #1
  404e54:	strb	w8, [sp, #15]
  404e58:	b	404e6c <tigetstr@plt+0x27ac>
  404e5c:	ldr	x8, [sp]
  404e60:	add	x8, x8, #0x1
  404e64:	str	x8, [sp]
  404e68:	b	404e08 <tigetstr@plt+0x2748>
  404e6c:	b	404e78 <tigetstr@plt+0x27b8>
  404e70:	mov	w8, #0x1                   	// #1
  404e74:	strb	w8, [sp, #15]
  404e78:	ldrb	w8, [sp, #15]
  404e7c:	and	w0, w8, #0x1
  404e80:	ldp	x29, x30, [sp, #32]
  404e84:	add	sp, sp, #0x30
  404e88:	ret
  404e8c:	stp	x29, x30, [sp, #-32]!
  404e90:	str	x28, [sp, #16]
  404e94:	mov	x29, sp
  404e98:	sub	sp, sp, #0x8, lsl #12
  404e9c:	sub	sp, sp, #0x50
  404ea0:	sub	x8, x29, #0x28
  404ea4:	str	x0, [x8, #32]
  404ea8:	str	wzr, [x8, #28]
  404eac:	str	x8, [sp, #16]
  404eb0:	ldr	x8, [sp, #16]
  404eb4:	ldr	w9, [x8, #28]
  404eb8:	cmp	w9, #0x19e
  404ebc:	b.cs	4050f0 <tigetstr@plt+0x2a30>  // b.hs, b.nlast
  404ec0:	ldr	x8, [sp, #16]
  404ec4:	ldr	x9, [x8, #32]
  404ec8:	ldr	x9, [x9, #32]
  404ecc:	ldr	w10, [x8, #28]
  404ed0:	mov	w11, w10
  404ed4:	mov	x12, #0x8                   	// #8
  404ed8:	mul	x11, x12, x11
  404edc:	add	x9, x9, x11
  404ee0:	ldr	x9, [x9]
  404ee4:	str	x9, [x8, #16]
  404ee8:	ldr	x9, [x8, #16]
  404eec:	mov	x11, #0xffffffffffffffff    	// #-1
  404ef0:	cmp	x9, x11
  404ef4:	b.eq	4050dc <tigetstr@plt+0x2a1c>  // b.none
  404ef8:	ldr	x8, [sp, #16]
  404efc:	ldr	x9, [x8, #16]
  404f00:	cbz	x9, 4050dc <tigetstr@plt+0x2a1c>
  404f04:	ldr	x8, [sp, #16]
  404f08:	ldr	x0, [x8, #16]
  404f0c:	mov	w1, #0x7b                  	// #123
  404f10:	bl	402530 <strchr@plt>
  404f14:	cbz	x0, 4050dc <tigetstr@plt+0x2a1c>
  404f18:	add	x8, sp, #0x28
  404f1c:	ldr	x9, [sp, #16]
  404f20:	str	x8, [x9, #8]
  404f24:	ldr	x8, [x9, #16]
  404f28:	str	x8, [x9]
  404f2c:	ldr	x8, [sp, #16]
  404f30:	ldr	x9, [x8]
  404f34:	add	x10, x9, #0x1
  404f38:	str	x10, [x8]
  404f3c:	ldrb	w11, [x9]
  404f40:	str	w11, [x8, #24]
  404f44:	cbz	w11, 405094 <tigetstr@plt+0x29d4>
  404f48:	ldr	x8, [sp, #16]
  404f4c:	ldr	w9, [x8, #24]
  404f50:	ldr	x10, [x8, #8]
  404f54:	add	x11, x10, #0x1
  404f58:	str	x11, [x8, #8]
  404f5c:	strb	w9, [x10]
  404f60:	ldr	w9, [x8, #24]
  404f64:	cmp	w9, #0x5c
  404f68:	b.ne	404f9c <tigetstr@plt+0x28dc>  // b.any
  404f6c:	ldr	x8, [sp, #16]
  404f70:	ldr	x9, [x8]
  404f74:	add	x10, x9, #0x1
  404f78:	str	x10, [x8]
  404f7c:	ldrb	w11, [x9]
  404f80:	ldr	x9, [x8, #8]
  404f84:	add	x10, x9, #0x1
  404f88:	str	x10, [x8, #8]
  404f8c:	strb	w11, [x9]
  404f90:	cbnz	w11, 404f98 <tigetstr@plt+0x28d8>
  404f94:	b	405094 <tigetstr@plt+0x29d4>
  404f98:	b	405090 <tigetstr@plt+0x29d0>
  404f9c:	ldr	x8, [sp, #16]
  404fa0:	ldr	w9, [x8, #24]
  404fa4:	cmp	w9, #0x25
  404fa8:	b.ne	405090 <tigetstr@plt+0x29d0>  // b.any
  404fac:	ldr	x8, [sp, #16]
  404fb0:	ldr	x9, [x8]
  404fb4:	ldrb	w10, [x9]
  404fb8:	cmp	w10, #0x7b
  404fbc:	b.ne	405090 <tigetstr@plt+0x29d0>  // b.any
  404fc0:	add	x1, sp, #0x20
  404fc4:	mov	x8, xzr
  404fc8:	str	x8, [sp, #32]
  404fcc:	ldr	x8, [sp, #16]
  404fd0:	ldr	x9, [x8]
  404fd4:	add	x0, x9, #0x1
  404fd8:	mov	w10, wzr
  404fdc:	mov	w2, w10
  404fe0:	bl	4024e0 <strtol@plt>
  404fe4:	str	x0, [sp, #24]
  404fe8:	ldr	x8, [sp, #32]
  404fec:	cbz	x8, 405090 <tigetstr@plt+0x29d0>
  404ff0:	ldr	x8, [sp, #32]
  404ff4:	ldrb	w9, [x8]
  404ff8:	cmp	w9, #0x7d
  404ffc:	b.ne	405090 <tigetstr@plt+0x29d0>  // b.any
  405000:	ldr	x8, [sp, #24]
  405004:	cmp	x8, #0x0
  405008:	cset	w9, le
  40500c:	tbnz	w9, #0, 405090 <tigetstr@plt+0x29d0>
  405010:	ldr	x8, [sp, #24]
  405014:	cmp	x8, #0x5c
  405018:	b.eq	405090 <tigetstr@plt+0x29d0>  // b.none
  40501c:	ldr	x8, [sp, #24]
  405020:	cmp	x8, #0x7f
  405024:	b.ge	405090 <tigetstr@plt+0x29d0>  // b.tcont
  405028:	bl	4024c0 <__ctype_b_loc@plt>
  40502c:	ldr	x8, [x0]
  405030:	ldr	x9, [sp, #24]
  405034:	lsl	x9, x9, #32
  405038:	asr	x9, x9, #32
  40503c:	ldrh	w10, [x8, x9, lsl #1]
  405040:	and	w10, w10, #0x4000
  405044:	cbz	w10, 405090 <tigetstr@plt+0x29d0>
  405048:	ldr	x8, [sp, #16]
  40504c:	ldr	x9, [x8, #8]
  405050:	add	x10, x9, #0x1
  405054:	str	x10, [x8, #8]
  405058:	mov	w11, #0x27                  	// #39
  40505c:	strb	w11, [x9]
  405060:	ldr	x9, [sp, #24]
  405064:	ldr	x10, [x8, #8]
  405068:	add	x12, x10, #0x1
  40506c:	str	x12, [x8, #8]
  405070:	strb	w9, [x10]
  405074:	ldr	x10, [x8, #8]
  405078:	add	x12, x10, #0x1
  40507c:	str	x12, [x8, #8]
  405080:	strb	w11, [x10]
  405084:	ldr	x10, [sp, #32]
  405088:	add	x10, x10, #0x1
  40508c:	str	x10, [x8]
  405090:	b	404f2c <tigetstr@plt+0x286c>
  405094:	ldr	x8, [sp, #16]
  405098:	ldr	x9, [x8, #8]
  40509c:	mov	w10, #0x0                   	// #0
  4050a0:	strb	w10, [x9]
  4050a4:	add	x0, sp, #0x28
  4050a8:	bl	4021b0 <strlen@plt>
  4050ac:	ldr	x8, [sp, #16]
  4050b0:	ldr	x9, [x8, #16]
  4050b4:	str	x0, [sp, #8]
  4050b8:	mov	x0, x9
  4050bc:	bl	4021b0 <strlen@plt>
  4050c0:	ldr	x8, [sp, #8]
  4050c4:	cmp	x8, x0
  4050c8:	b.cs	4050dc <tigetstr@plt+0x2a1c>  // b.hs, b.nlast
  4050cc:	ldr	x8, [sp, #16]
  4050d0:	ldr	x0, [x8, #16]
  4050d4:	add	x1, sp, #0x28
  4050d8:	bl	402560 <strcpy@plt>
  4050dc:	ldr	x8, [sp, #16]
  4050e0:	ldr	w9, [x8, #28]
  4050e4:	add	w9, w9, #0x1
  4050e8:	str	w9, [x8, #28]
  4050ec:	b	404eb0 <tigetstr@plt+0x27f0>
  4050f0:	ldr	x8, [sp, #16]
  4050f4:	ldr	x9, [x8, #32]
  4050f8:	ldr	x0, [x9]
  4050fc:	bl	4021a0 <_nc_first_name@plt>
  405100:	bl	402400 <_nc_set_type@plt>
  405104:	ldr	x8, [sp, #16]
  405108:	ldr	x9, [x8, #32]
  40510c:	ldr	x9, [x9, #1000]
  405110:	adrp	x10, 426000 <tigetstr@plt+0x23940>
  405114:	ldr	x10, [x10, #3976]
  405118:	str	w9, [x10]
  40511c:	ldr	x0, [x8, #32]
  405120:	bl	4023e0 <_nc_write_entry@plt>
  405124:	add	sp, sp, #0x8, lsl #12
  405128:	add	sp, sp, #0x50
  40512c:	ldr	x28, [sp, #16]
  405130:	ldp	x29, x30, [sp], #32
  405134:	ret
  405138:	sub	sp, sp, #0x60
  40513c:	stp	x29, x30, [sp, #80]
  405140:	add	x29, sp, #0x50
  405144:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  405148:	add	x8, x8, #0x498
  40514c:	adrp	x9, 427000 <tigetstr@plt+0x24940>
  405150:	add	x9, x9, #0x4a8
  405154:	adrp	x10, 427000 <tigetstr@plt+0x24940>
  405158:	add	x10, x10, #0x4a0
  40515c:	adrp	x11, 427000 <tigetstr@plt+0x24940>
  405160:	add	x11, x11, #0x4b0
  405164:	adrp	x12, 427000 <tigetstr@plt+0x24940>
  405168:	add	x12, x12, #0x4b8
  40516c:	adrp	x13, 426000 <tigetstr@plt+0x23940>
  405170:	ldr	x13, [x13, #3888]
  405174:	stur	w0, [x29, #-4]
  405178:	ldrb	w14, [x8]
  40517c:	stur	x8, [x29, #-32]
  405180:	str	x9, [sp, #40]
  405184:	str	x10, [sp, #32]
  405188:	str	x11, [sp, #24]
  40518c:	str	x12, [sp, #16]
  405190:	str	x13, [sp, #8]
  405194:	tbnz	w14, #0, 40519c <tigetstr@plt+0x2adc>
  405198:	b	40542c <tigetstr@plt+0x2d6c>
  40519c:	ldr	x8, [sp, #40]
  4051a0:	ldr	x9, [x8]
  4051a4:	add	x9, x9, #0x1
  4051a8:	ldr	x10, [sp, #32]
  4051ac:	ldr	x11, [x10]
  4051b0:	cmp	x9, x11
  4051b4:	b.cc	40522c <tigetstr@plt+0x2b6c>  // b.lo, b.ul, b.last
  4051b8:	ldr	x8, [sp, #32]
  4051bc:	ldr	x9, [x8]
  4051c0:	add	x9, x9, #0x84
  4051c4:	str	x9, [x8]
  4051c8:	ldr	x9, [sp, #24]
  4051cc:	ldr	x0, [x9]
  4051d0:	ldr	x10, [x8]
  4051d4:	mov	x11, #0x1                   	// #1
  4051d8:	mul	x1, x10, x11
  4051dc:	bl	402270 <_nc_doalloc@plt>
  4051e0:	ldr	x8, [sp, #24]
  4051e4:	str	x0, [x8]
  4051e8:	cbnz	x0, 4051f8 <tigetstr@plt+0x2b38>
  4051ec:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4051f0:	add	x0, x0, #0x2f9
  4051f4:	bl	404da0 <tigetstr@plt+0x26e0>
  4051f8:	ldr	x8, [sp, #16]
  4051fc:	ldr	x0, [x8]
  405200:	ldr	x9, [sp, #32]
  405204:	ldr	x10, [x9]
  405208:	mov	x11, #0x1                   	// #1
  40520c:	mul	x1, x10, x11
  405210:	bl	402270 <_nc_doalloc@plt>
  405214:	ldr	x8, [sp, #16]
  405218:	str	x0, [x8]
  40521c:	cbnz	x0, 40522c <tigetstr@plt+0x2b6c>
  405220:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  405224:	add	x0, x0, #0x30f
  405228:	bl	404da0 <tigetstr@plt+0x26e0>
  40522c:	ldur	w8, [x29, #-4]
  405230:	cmp	w8, #0xa
  405234:	b.eq	405244 <tigetstr@plt+0x2b84>  // b.none
  405238:	ldur	w8, [x29, #-4]
  40523c:	cmp	w8, #0x40
  405240:	b.ne	4052a8 <tigetstr@plt+0x2be8>  // b.any
  405244:	ldr	x8, [sp, #24]
  405248:	ldr	x9, [x8]
  40524c:	ldr	x10, [sp, #40]
  405250:	ldr	x11, [x10]
  405254:	add	x12, x11, #0x1
  405258:	str	x12, [x10]
  40525c:	add	x9, x9, x11
  405260:	mov	w13, #0x0                   	// #0
  405264:	strb	w13, [x9]
  405268:	mov	w0, #0x3c                  	// #60
  40526c:	str	w13, [sp, #4]
  405270:	bl	402660 <putchar@plt>
  405274:	ldr	x8, [sp, #24]
  405278:	ldr	x9, [x8]
  40527c:	ldr	x10, [sp, #8]
  405280:	ldr	x1, [x10]
  405284:	mov	x0, x9
  405288:	bl	4021d0 <fputs@plt>
  40528c:	ldur	w13, [x29, #-4]
  405290:	mov	w0, w13
  405294:	bl	402660 <putchar@plt>
  405298:	ldr	w13, [sp, #4]
  40529c:	ldur	x8, [x29, #-32]
  4052a0:	strb	w13, [x8]
  4052a4:	b	405428 <tigetstr@plt+0x2d68>
  4052a8:	ldur	w8, [x29, #-4]
  4052ac:	cmp	w8, #0x3e
  4052b0:	b.eq	4052dc <tigetstr@plt+0x2c1c>  // b.none
  4052b4:	ldur	w8, [x29, #-4]
  4052b8:	ldr	x9, [sp, #24]
  4052bc:	ldr	x10, [x9]
  4052c0:	ldr	x11, [sp, #40]
  4052c4:	ldr	x12, [x11]
  4052c8:	add	x13, x12, #0x1
  4052cc:	str	x13, [x11]
  4052d0:	add	x10, x10, x12
  4052d4:	strb	w8, [x10]
  4052d8:	b	405428 <tigetstr@plt+0x2d68>
  4052dc:	ldr	x8, [sp, #24]
  4052e0:	ldr	x9, [x8]
  4052e4:	ldr	x10, [sp, #40]
  4052e8:	ldr	x11, [x10]
  4052ec:	add	x12, x11, #0x1
  4052f0:	str	x12, [x10]
  4052f4:	add	x9, x9, x11
  4052f8:	mov	w13, #0x0                   	// #0
  4052fc:	strb	w13, [x9]
  405300:	ldur	x9, [x29, #-32]
  405304:	strb	w13, [x9]
  405308:	ldr	x11, [sp, #16]
  40530c:	ldr	x12, [x11]
  405310:	strb	w13, [x12]
  405314:	ldr	x0, [x8]
  405318:	mov	w1, #0x23                  	// #35
  40531c:	bl	402530 <strchr@plt>
  405320:	stur	x0, [x29, #-16]
  405324:	cbnz	x0, 405368 <tigetstr@plt+0x2ca8>
  405328:	ldr	x8, [sp, #24]
  40532c:	ldr	x0, [x8]
  405330:	mov	w1, #0x3d                  	// #61
  405334:	bl	402530 <strchr@plt>
  405338:	stur	x0, [x29, #-16]
  40533c:	cbnz	x0, 405368 <tigetstr@plt+0x2ca8>
  405340:	ldr	x8, [sp, #24]
  405344:	ldr	x0, [x8]
  405348:	mov	w1, #0x40                  	// #64
  40534c:	bl	402530 <strchr@plt>
  405350:	stur	x0, [x29, #-16]
  405354:	cbz	x0, 405384 <tigetstr@plt+0x2cc4>
  405358:	ldur	x8, [x29, #-16]
  40535c:	ldrb	w9, [x8, #1]
  405360:	cmp	w9, #0x3e
  405364:	b.ne	405384 <tigetstr@plt+0x2cc4>  // b.any
  405368:	ldr	x8, [sp, #16]
  40536c:	ldr	x0, [x8]
  405370:	ldur	x1, [x29, #-16]
  405374:	bl	402560 <strcpy@plt>
  405378:	ldur	x8, [x29, #-16]
  40537c:	mov	w9, #0x0                   	// #0
  405380:	strb	w9, [x8]
  405384:	ldr	x8, [sp, #24]
  405388:	ldr	x0, [x8]
  40538c:	bl	40b488 <tigetstr@plt+0x8dc8>
  405390:	stur	x0, [x29, #-24]
  405394:	cbz	x0, 4053e4 <tigetstr@plt+0x2d24>
  405398:	mov	w8, #0x3a                  	// #58
  40539c:	mov	w0, w8
  4053a0:	str	w8, [sp]
  4053a4:	bl	402660 <putchar@plt>
  4053a8:	ldur	x9, [x29, #-24]
  4053ac:	ldr	x10, [sp, #8]
  4053b0:	ldr	x1, [x10]
  4053b4:	mov	x0, x9
  4053b8:	bl	4021d0 <fputs@plt>
  4053bc:	ldr	x9, [sp, #16]
  4053c0:	ldr	x10, [x9]
  4053c4:	ldr	x11, [sp, #8]
  4053c8:	ldr	x1, [x11]
  4053cc:	mov	x0, x10
  4053d0:	bl	4021d0 <fputs@plt>
  4053d4:	ldr	w8, [sp]
  4053d8:	mov	w0, w8
  4053dc:	bl	402660 <putchar@plt>
  4053e0:	b	405428 <tigetstr@plt+0x2d68>
  4053e4:	mov	w0, #0x3c                  	// #60
  4053e8:	bl	402660 <putchar@plt>
  4053ec:	ldr	x8, [sp, #24]
  4053f0:	ldr	x9, [x8]
  4053f4:	ldr	x10, [sp, #8]
  4053f8:	ldr	x1, [x10]
  4053fc:	mov	x0, x9
  405400:	bl	4021d0 <fputs@plt>
  405404:	ldr	x8, [sp, #16]
  405408:	ldr	x9, [x8]
  40540c:	ldr	x10, [sp, #8]
  405410:	ldr	x1, [x10]
  405414:	mov	x0, x9
  405418:	bl	4021d0 <fputs@plt>
  40541c:	mov	w11, #0x3e                  	// #62
  405420:	mov	w0, w11
  405424:	bl	402660 <putchar@plt>
  405428:	b	405458 <tigetstr@plt+0x2d98>
  40542c:	ldr	x8, [sp, #40]
  405430:	str	xzr, [x8]
  405434:	ldur	w9, [x29, #-4]
  405438:	cmp	w9, #0x3c
  40543c:	b.ne	405450 <tigetstr@plt+0x2d90>  // b.any
  405440:	mov	w8, #0x1                   	// #1
  405444:	ldur	x9, [x29, #-32]
  405448:	strb	w8, [x9]
  40544c:	b	405458 <tigetstr@plt+0x2d98>
  405450:	ldur	w0, [x29, #-4]
  405454:	bl	402660 <putchar@plt>
  405458:	ldp	x29, x30, [sp, #80]
  40545c:	add	sp, sp, #0x60
  405460:	ret
  405464:	sub	sp, sp, #0xb0
  405468:	stp	x29, x30, [sp, #160]
  40546c:	add	x29, sp, #0xa0
  405470:	sub	x8, x29, #0x8
  405474:	add	x1, sp, #0x18
  405478:	str	x0, [x8]
  40547c:	ldr	x0, [x8]
  405480:	str	x1, [sp]
  405484:	bl	4023b0 <strdup@plt>
  405488:	str	x0, [sp, #16]
  40548c:	ldr	x0, [sp, #16]
  405490:	ldr	x1, [sp]
  405494:	bl	411160 <tigetstr@plt+0xeaa0>
  405498:	cmp	w0, #0x0
  40549c:	cset	w9, lt  // lt = tstop
  4054a0:	tbnz	w9, #0, 4054d8 <tigetstr@plt+0x2e18>
  4054a4:	ldr	w8, [sp, #40]
  4054a8:	and	w8, w8, #0xf000
  4054ac:	cmp	w8, #0x4, lsl #12
  4054b0:	b.ne	4054c4 <tigetstr@plt+0x2e04>  // b.any
  4054b4:	ldr	x0, [sp, #16]
  4054b8:	mov	w1, #0x7                   	// #7
  4054bc:	bl	402460 <access@plt>
  4054c0:	cbz	w0, 4054d4 <tigetstr@plt+0x2e14>
  4054c4:	ldr	x0, [sp, #16]
  4054c8:	bl	4024f0 <free@plt>
  4054cc:	mov	x8, xzr
  4054d0:	str	x8, [sp, #16]
  4054d4:	b	405594 <tigetstr@plt+0x2ed4>
  4054d8:	ldr	x0, [sp, #16]
  4054dc:	bl	4021c0 <_nc_pathlast@plt>
  4054e0:	str	w0, [sp, #12]
  4054e4:	ldr	w8, [sp, #12]
  4054e8:	cbz	w8, 405584 <tigetstr@plt+0x2ec4>
  4054ec:	ldr	x8, [sp, #16]
  4054f0:	ldr	w9, [sp, #12]
  4054f4:	mov	w10, w9
  4054f8:	add	x8, x8, x10
  4054fc:	ldrb	w9, [x8]
  405500:	strb	w9, [sp, #11]
  405504:	ldr	x8, [sp, #16]
  405508:	ldr	w9, [sp, #12]
  40550c:	mov	w10, w9
  405510:	add	x8, x8, x10
  405514:	mov	w9, #0x0                   	// #0
  405518:	strb	w9, [x8]
  40551c:	ldr	x0, [sp, #16]
  405520:	add	x1, sp, #0x18
  405524:	bl	411160 <tigetstr@plt+0xeaa0>
  405528:	cmp	w0, #0x0
  40552c:	cset	w9, lt  // lt = tstop
  405530:	tbnz	w9, #0, 405570 <tigetstr@plt+0x2eb0>
  405534:	ldr	w8, [sp, #40]
  405538:	and	w8, w8, #0xf000
  40553c:	cmp	w8, #0x4, lsl #12
  405540:	b.ne	405570 <tigetstr@plt+0x2eb0>  // b.any
  405544:	ldr	x0, [sp, #16]
  405548:	mov	w1, #0x7                   	// #7
  40554c:	bl	402460 <access@plt>
  405550:	cbnz	w0, 405570 <tigetstr@plt+0x2eb0>
  405554:	ldrb	w8, [sp, #11]
  405558:	ldr	x9, [sp, #16]
  40555c:	ldr	w10, [sp, #12]
  405560:	mov	w11, w10
  405564:	add	x9, x9, x11
  405568:	strb	w8, [x9]
  40556c:	b	405580 <tigetstr@plt+0x2ec0>
  405570:	ldr	x0, [sp, #16]
  405574:	bl	4024f0 <free@plt>
  405578:	mov	x8, xzr
  40557c:	str	x8, [sp, #16]
  405580:	b	405594 <tigetstr@plt+0x2ed4>
  405584:	ldr	x0, [sp, #16]
  405588:	bl	4024f0 <free@plt>
  40558c:	mov	x8, xzr
  405590:	str	x8, [sp, #16]
  405594:	ldr	x0, [sp, #16]
  405598:	ldp	x29, x30, [sp, #160]
  40559c:	add	sp, sp, #0xb0
  4055a0:	ret
  4055a4:	sub	sp, sp, #0x30
  4055a8:	stp	x29, x30, [sp, #32]
  4055ac:	add	x29, sp, #0x20
  4055b0:	mov	x8, xzr
  4055b4:	stur	x0, [x29, #-8]
  4055b8:	str	x8, [sp, #16]
  4055bc:	bl	4024c0 <__ctype_b_loc@plt>
  4055c0:	ldr	x8, [x0]
  4055c4:	ldur	x9, [x29, #-8]
  4055c8:	ldrb	w10, [x9]
  4055cc:	ldrh	w10, [x8, w10, sxtw #1]
  4055d0:	and	w10, w10, #0x2000
  4055d4:	cbz	w10, 4055e8 <tigetstr@plt+0x2f28>
  4055d8:	ldur	x8, [x29, #-8]
  4055dc:	add	x8, x8, #0x1
  4055e0:	stur	x8, [x29, #-8]
  4055e4:	b	4055bc <tigetstr@plt+0x2efc>
  4055e8:	ldur	x8, [x29, #-8]
  4055ec:	ldrb	w9, [x8]
  4055f0:	cbz	w9, 405680 <tigetstr@plt+0x2fc0>
  4055f4:	ldur	x0, [x29, #-8]
  4055f8:	bl	4023b0 <strdup@plt>
  4055fc:	str	x0, [sp, #16]
  405600:	cbnz	x0, 405614 <tigetstr@plt+0x2f54>
  405604:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  405608:	add	x0, x0, #0x268
  40560c:	bl	404da0 <tigetstr@plt+0x26e0>
  405610:	b	405680 <tigetstr@plt+0x2fc0>
  405614:	ldr	x0, [sp, #16]
  405618:	bl	4021b0 <strlen@plt>
  40561c:	str	x0, [sp, #8]
  405620:	ldr	x8, [sp, #8]
  405624:	subs	x8, x8, #0x1
  405628:	str	x8, [sp, #8]
  40562c:	mov	w9, #0x0                   	// #0
  405630:	str	w9, [sp, #4]
  405634:	cbz	x8, 40565c <tigetstr@plt+0x2f9c>
  405638:	bl	4024c0 <__ctype_b_loc@plt>
  40563c:	ldr	x8, [x0]
  405640:	ldr	x9, [sp, #16]
  405644:	ldr	x10, [sp, #8]
  405648:	ldrb	w11, [x9, x10]
  40564c:	ldrh	w11, [x8, w11, sxtw #1]
  405650:	tst	w11, #0x2000
  405654:	cset	w11, ne  // ne = any
  405658:	str	w11, [sp, #4]
  40565c:	ldr	w8, [sp, #4]
  405660:	tbnz	w8, #0, 405668 <tigetstr@plt+0x2fa8>
  405664:	b	405680 <tigetstr@plt+0x2fc0>
  405668:	ldr	x8, [sp, #16]
  40566c:	ldr	x9, [sp, #8]
  405670:	add	x8, x8, x9
  405674:	mov	w10, #0x0                   	// #0
  405678:	strb	w10, [x8]
  40567c:	b	405620 <tigetstr@plt+0x2f60>
  405680:	ldr	x0, [sp, #16]
  405684:	ldp	x29, x30, [sp, #32]
  405688:	add	sp, sp, #0x30
  40568c:	ret
  405690:	stp	x29, x30, [sp, #-32]!
  405694:	str	x28, [sp, #16]
  405698:	mov	x29, sp
  40569c:	sub	sp, sp, #0x1, lsl #12
  4056a0:	sub	sp, sp, #0x40
  4056a4:	sub	x8, x29, #0x18
  4056a8:	mov	x9, xzr
  4056ac:	str	x0, [x8, #16]
  4056b0:	str	x1, [x8, #8]
  4056b4:	str	x2, [x8]
  4056b8:	str	x9, [sp, #32]
  4056bc:	str	x9, [sp, #24]
  4056c0:	ldr	x9, [x8]
  4056c4:	str	x8, [sp, #8]
  4056c8:	cbnz	x9, 4056d8 <tigetstr@plt+0x3018>
  4056cc:	add	x8, sp, #0x28
  4056d0:	ldr	x9, [sp, #8]
  4056d4:	str	x8, [x9]
  4056d8:	ldr	x8, [sp, #8]
  4056dc:	ldr	x9, [x8, #16]
  4056e0:	cbnz	x9, 4056f4 <tigetstr@plt+0x3034>
  4056e4:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4056e8:	add	x0, x0, #0x2b1
  4056ec:	bl	404da0 <tigetstr@plt+0x26e0>
  4056f0:	b	405804 <tigetstr@plt+0x3144>
  4056f4:	ldr	x8, [sp, #8]
  4056f8:	ldr	x0, [x8]
  4056fc:	bl	404b1c <tigetstr@plt+0x245c>
  405700:	str	x0, [sp, #24]
  405704:	cbnz	x0, 405718 <tigetstr@plt+0x3058>
  405708:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  40570c:	add	x0, x0, #0x2c5
  405710:	bl	404da0 <tigetstr@plt+0x26e0>
  405714:	b	405804 <tigetstr@plt+0x3144>
  405718:	ldr	x8, [sp, #8]
  40571c:	ldr	x0, [x8, #16]
  405720:	bl	402540 <clearerr@plt>
  405724:	ldr	x8, [sp, #8]
  405728:	ldr	x0, [x8, #16]
  40572c:	bl	402320 <fgetc@plt>
  405730:	str	w0, [sp, #20]
  405734:	ldr	x8, [sp, #8]
  405738:	ldr	x0, [x8, #16]
  40573c:	bl	402470 <feof@plt>
  405740:	cbz	w0, 405748 <tigetstr@plt+0x3088>
  405744:	b	4057b8 <tigetstr@plt+0x30f8>
  405748:	ldr	x8, [sp, #8]
  40574c:	ldr	x0, [x8, #16]
  405750:	bl	4026b0 <ferror@plt>
  405754:	cbz	w0, 405768 <tigetstr@plt+0x30a8>
  405758:	ldr	x8, [sp, #8]
  40575c:	ldr	x0, [x8, #8]
  405760:	bl	404da0 <tigetstr@plt+0x26e0>
  405764:	b	4057a8 <tigetstr@plt+0x30e8>
  405768:	ldr	w8, [sp, #20]
  40576c:	cbnz	w8, 4057a8 <tigetstr@plt+0x30e8>
  405770:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  405774:	ldr	x8, [x8, #3848]
  405778:	ldr	x0, [x8]
  40577c:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  405780:	ldr	x8, [x8, #3960]
  405784:	ldr	x2, [x8]
  405788:	ldr	x8, [sp, #8]
  40578c:	ldr	x3, [x8, #8]
  405790:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  405794:	add	x1, x1, #0x2d9
  405798:	bl	402680 <fprintf@plt>
  40579c:	mov	w9, #0x1                   	// #1
  4057a0:	mov	w0, w9
  4057a4:	bl	4021e0 <exit@plt>
  4057a8:	ldr	w0, [sp, #20]
  4057ac:	ldr	x1, [sp, #24]
  4057b0:	bl	402240 <fputc@plt>
  4057b4:	b	405724 <tigetstr@plt+0x3064>
  4057b8:	ldr	x8, [sp, #8]
  4057bc:	ldr	x0, [x8, #16]
  4057c0:	bl	4022a0 <fclose@plt>
  4057c4:	ldr	x8, [sp, #8]
  4057c8:	ldr	x9, [x8]
  4057cc:	mov	x0, x9
  4057d0:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  4057d4:	add	x1, x1, #0x2f4
  4057d8:	bl	4022c0 <fopen@plt>
  4057dc:	str	x0, [sp, #32]
  4057e0:	ldr	x0, [sp, #24]
  4057e4:	bl	4022a0 <fclose@plt>
  4057e8:	ldr	x8, [sp, #8]
  4057ec:	ldr	x9, [x8]
  4057f0:	mov	x0, x9
  4057f4:	bl	4023b0 <strdup@plt>
  4057f8:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  4057fc:	add	x8, x8, #0x490
  405800:	str	x0, [x8]
  405804:	ldr	x0, [sp, #32]
  405808:	add	sp, sp, #0x1, lsl #12
  40580c:	add	sp, sp, #0x40
  405810:	ldr	x28, [sp, #16]
  405814:	ldp	x29, x30, [sp], #32
  405818:	ret
  40581c:	sub	sp, sp, #0x90
  405820:	stp	x29, x30, [sp, #128]
  405824:	add	x29, sp, #0x80
  405828:	mov	w8, #0x0                   	// #0
  40582c:	adrp	x9, 426000 <tigetstr@plt+0x23940>
  405830:	ldr	x9, [x9, #3952]
  405834:	adrp	x10, 427000 <tigetstr@plt+0x24940>
  405838:	add	x10, x10, #0x2c0
  40583c:	adrp	x11, 426000 <tigetstr@plt+0x23940>
  405840:	ldr	x11, [x11, #3848]
  405844:	stur	x0, [x29, #-8]
  405848:	sturb	w8, [x29, #-9]
  40584c:	ldr	w8, [x9]
  405850:	cmp	w8, #0x1
  405854:	str	x10, [sp, #24]
  405858:	str	x11, [sp, #16]
  40585c:	b.ne	405870 <tigetstr@plt+0x31b0>  // b.any
  405860:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  405864:	add	x8, x8, #0x469
  405868:	ldrb	w9, [x8]
  40586c:	tbnz	w9, #0, 405d08 <tigetstr@plt+0x3648>
  405870:	ldur	x8, [x29, #-8]
  405874:	ldrh	w9, [x8, #60]
  405878:	add	w9, w9, #0x1
  40587c:	mov	w0, w9
  405880:	sxtw	x0, w0
  405884:	mov	x1, #0x1                   	// #1
  405888:	bl	402390 <calloc@plt>
  40588c:	stur	x0, [x29, #-32]
  405890:	ldur	x0, [x29, #-8]
  405894:	bl	4098d0 <tigetstr@plt+0x7210>
  405898:	stur	x0, [x29, #-40]
  40589c:	ldur	x8, [x29, #-32]
  4058a0:	cbnz	x8, 4058b0 <tigetstr@plt+0x31f0>
  4058a4:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4058a8:	add	x0, x0, #0x5d2
  4058ac:	bl	404da0 <tigetstr@plt+0x26e0>
  4058b0:	stur	wzr, [x29, #-16]
  4058b4:	ldur	x8, [x29, #-40]
  4058b8:	ldur	w9, [x29, #-16]
  4058bc:	mov	w10, w9
  4058c0:	mov	x11, #0x18                  	// #24
  4058c4:	mul	x10, x11, x10
  4058c8:	ldr	w9, [x8, x10]
  4058cc:	cbz	w9, 405ae0 <tigetstr@plt+0x3420>
  4058d0:	ldur	x8, [x29, #-40]
  4058d4:	ldur	w9, [x29, #-16]
  4058d8:	mov	w10, w9
  4058dc:	mov	x11, #0x18                  	// #24
  4058e0:	mul	x10, x11, x10
  4058e4:	add	x8, x8, x10
  4058e8:	ldr	x8, [x8, #16]
  4058ec:	stur	x8, [x29, #-48]
  4058f0:	mov	w9, #0x1                   	// #1
  4058f4:	sturb	w9, [x29, #-49]
  4058f8:	ldur	x8, [x29, #-48]
  4058fc:	mov	x10, #0xffffffffffffffff    	// #-1
  405900:	cmp	x8, x10
  405904:	b.eq	405910 <tigetstr@plt+0x3250>  // b.none
  405908:	ldur	x8, [x29, #-48]
  40590c:	cbnz	x8, 405914 <tigetstr@plt+0x3254>
  405910:	b	405ad0 <tigetstr@plt+0x3410>
  405914:	ldur	w8, [x29, #-16]
  405918:	add	w8, w8, #0x1
  40591c:	stur	w8, [x29, #-20]
  405920:	ldur	x8, [x29, #-40]
  405924:	ldur	w9, [x29, #-20]
  405928:	mov	w10, w9
  40592c:	mov	x11, #0x18                  	// #24
  405930:	mul	x10, x11, x10
  405934:	ldr	w9, [x8, x10]
  405938:	cbz	w9, 405ab4 <tigetstr@plt+0x33f4>
  40593c:	ldur	x8, [x29, #-40]
  405940:	ldur	w9, [x29, #-20]
  405944:	mov	w10, w9
  405948:	mov	x11, #0x18                  	// #24
  40594c:	mul	x10, x11, x10
  405950:	add	x8, x8, x10
  405954:	ldr	x8, [x8, #16]
  405958:	str	x8, [sp, #64]
  40595c:	ldr	x8, [sp, #64]
  405960:	mov	x10, #0xffffffffffffffff    	// #-1
  405964:	cmp	x8, x10
  405968:	b.eq	405974 <tigetstr@plt+0x32b4>  // b.none
  40596c:	ldr	x8, [sp, #64]
  405970:	cbnz	x8, 405978 <tigetstr@plt+0x32b8>
  405974:	b	405aa4 <tigetstr@plt+0x33e4>
  405978:	ldur	x8, [x29, #-32]
  40597c:	ldur	w9, [x29, #-20]
  405980:	mov	w10, w9
  405984:	add	x8, x8, x10
  405988:	ldrb	w9, [x8]
  40598c:	cbz	w9, 405994 <tigetstr@plt+0x32d4>
  405990:	b	405aa4 <tigetstr@plt+0x33e4>
  405994:	ldur	x0, [x29, #-48]
  405998:	ldr	x1, [sp, #64]
  40599c:	bl	402580 <_nc_capcmp@plt>
  4059a0:	cbnz	w0, 405aa4 <tigetstr@plt+0x33e4>
  4059a4:	ldur	x8, [x29, #-32]
  4059a8:	ldur	w9, [x29, #-16]
  4059ac:	mov	w10, w9
  4059b0:	add	x8, x8, x10
  4059b4:	mov	w9, #0x1                   	// #1
  4059b8:	strb	w9, [x8]
  4059bc:	ldur	x8, [x29, #-32]
  4059c0:	ldur	w11, [x29, #-20]
  4059c4:	mov	w10, w11
  4059c8:	add	x8, x8, x10
  4059cc:	strb	w9, [x8]
  4059d0:	ldurb	w9, [x29, #-49]
  4059d4:	tbnz	w9, #0, 4059dc <tigetstr@plt+0x331c>
  4059d8:	b	405a70 <tigetstr@plt+0x33b0>
  4059dc:	ldurb	w8, [x29, #-9]
  4059e0:	tbnz	w8, #0, 4059f8 <tigetstr@plt+0x3338>
  4059e4:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4059e8:	add	x0, x0, #0x5e1
  4059ec:	bl	402520 <_nc_warning@plt>
  4059f0:	mov	w8, #0x1                   	// #1
  4059f4:	sturb	w8, [x29, #-9]
  4059f8:	ldr	x8, [sp, #16]
  4059fc:	ldr	x0, [x8]
  405a00:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  405a04:	add	x1, x1, #0x60e
  405a08:	bl	402680 <fprintf@plt>
  405a0c:	ldur	x8, [x29, #-40]
  405a10:	ldur	w9, [x29, #-16]
  405a14:	mov	w10, w9
  405a18:	mov	x11, #0x18                  	// #24
  405a1c:	mul	x10, x11, x10
  405a20:	add	x8, x8, x10
  405a24:	mov	x0, x8
  405a28:	str	x11, [sp, #8]
  405a2c:	bl	409ba0 <tigetstr@plt+0x74e0>
  405a30:	ldr	x8, [sp, #16]
  405a34:	ldr	x0, [x8]
  405a38:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  405a3c:	add	x1, x1, #0x612
  405a40:	bl	402680 <fprintf@plt>
  405a44:	ldur	x8, [x29, #-40]
  405a48:	ldur	w9, [x29, #-20]
  405a4c:	mov	w10, w9
  405a50:	ldr	x11, [sp, #8]
  405a54:	mul	x10, x11, x10
  405a58:	add	x8, x8, x10
  405a5c:	mov	x0, x8
  405a60:	bl	409ba0 <tigetstr@plt+0x74e0>
  405a64:	mov	w9, #0x0                   	// #0
  405a68:	sturb	w9, [x29, #-49]
  405a6c:	b	405aa4 <tigetstr@plt+0x33e4>
  405a70:	ldr	x8, [sp, #16]
  405a74:	ldr	x0, [x8]
  405a78:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  405a7c:	add	x1, x1, #0x622
  405a80:	bl	402680 <fprintf@plt>
  405a84:	ldur	x8, [x29, #-40]
  405a88:	ldur	w9, [x29, #-20]
  405a8c:	mov	w10, w9
  405a90:	mov	x11, #0x18                  	// #24
  405a94:	mul	x10, x11, x10
  405a98:	add	x8, x8, x10
  405a9c:	mov	x0, x8
  405aa0:	bl	409ba0 <tigetstr@plt+0x74e0>
  405aa4:	ldur	w8, [x29, #-20]
  405aa8:	add	w8, w8, #0x1
  405aac:	stur	w8, [x29, #-20]
  405ab0:	b	405920 <tigetstr@plt+0x3260>
  405ab4:	ldurb	w8, [x29, #-49]
  405ab8:	tbnz	w8, #0, 405ad0 <tigetstr@plt+0x3410>
  405abc:	ldr	x8, [sp, #16]
  405ac0:	ldr	x0, [x8]
  405ac4:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  405ac8:	add	x1, x1, #0xbbe
  405acc:	bl	402680 <fprintf@plt>
  405ad0:	ldur	w8, [x29, #-16]
  405ad4:	add	w8, w8, #0x1
  405ad8:	stur	w8, [x29, #-16]
  405adc:	b	4058b4 <tigetstr@plt+0x31f4>
  405ae0:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  405ae4:	add	x8, x8, #0x479
  405ae8:	ldrb	w9, [x8]
  405aec:	tbnz	w9, #0, 405af4 <tigetstr@plt+0x3434>
  405af0:	b	405cf8 <tigetstr@plt+0x3638>
  405af4:	stur	wzr, [x29, #-16]
  405af8:	ldur	x8, [x29, #-40]
  405afc:	ldur	w9, [x29, #-16]
  405b00:	mov	w10, w9
  405b04:	mov	x11, #0x18                  	// #24
  405b08:	mul	x10, x11, x10
  405b0c:	ldr	w9, [x8, x10]
  405b10:	cbz	w9, 405cf8 <tigetstr@plt+0x3638>
  405b14:	ldur	x8, [x29, #-40]
  405b18:	ldur	w9, [x29, #-16]
  405b1c:	mov	w10, w9
  405b20:	mov	x11, #0x18                  	// #24
  405b24:	mul	x10, x11, x10
  405b28:	add	x8, x8, x10
  405b2c:	ldr	x8, [x8, #8]
  405b30:	str	x8, [sp, #56]
  405b34:	ldur	x8, [x29, #-40]
  405b38:	ldur	w9, [x29, #-16]
  405b3c:	mov	w10, w9
  405b40:	mul	x10, x11, x10
  405b44:	add	x8, x8, x10
  405b48:	ldr	x8, [x8, #16]
  405b4c:	mov	x10, #0xffffffffffffffff    	// #-1
  405b50:	cmp	x8, x10
  405b54:	b.eq	405b78 <tigetstr@plt+0x34b8>  // b.none
  405b58:	ldur	x8, [x29, #-40]
  405b5c:	ldur	w9, [x29, #-16]
  405b60:	mov	w10, w9
  405b64:	mov	x11, #0x18                  	// #24
  405b68:	mul	x10, x11, x10
  405b6c:	add	x8, x8, x10
  405b70:	ldr	x8, [x8, #16]
  405b74:	cbnz	x8, 405b7c <tigetstr@plt+0x34bc>
  405b78:	b	405ce8 <tigetstr@plt+0x3628>
  405b7c:	stur	wzr, [x29, #-20]
  405b80:	ldur	w8, [x29, #-20]
  405b84:	mov	w9, w8
  405b88:	mov	x10, #0x10                  	// #16
  405b8c:	mul	x9, x10, x9
  405b90:	ldr	x10, [sp, #24]
  405b94:	add	x9, x10, x9
  405b98:	ldr	x9, [x9]
  405b9c:	cbz	x9, 405ce8 <tigetstr@plt+0x3628>
  405ba0:	ldur	w8, [x29, #-20]
  405ba4:	mov	w9, w8
  405ba8:	mov	x10, #0x10                  	// #16
  405bac:	mul	x9, x10, x9
  405bb0:	ldr	x10, [sp, #24]
  405bb4:	add	x9, x10, x9
  405bb8:	ldr	x9, [x9]
  405bbc:	str	x9, [sp, #40]
  405bc0:	ldr	x0, [sp, #40]
  405bc4:	bl	4021b0 <strlen@plt>
  405bc8:	str	x0, [sp, #32]
  405bcc:	ldr	x0, [sp, #56]
  405bd0:	ldr	x1, [sp, #40]
  405bd4:	ldr	x2, [sp, #32]
  405bd8:	bl	4022f0 <strncmp@plt>
  405bdc:	cbnz	w0, 405cd8 <tigetstr@plt+0x3618>
  405be0:	ldr	x0, [sp, #56]
  405be4:	ldr	x1, [sp, #40]
  405be8:	bl	4024b0 <strcmp@plt>
  405bec:	cbz	w0, 405cd8 <tigetstr@plt+0x3618>
  405bf0:	ldr	x8, [sp, #56]
  405bf4:	ldr	x9, [sp, #32]
  405bf8:	add	x0, x8, x9
  405bfc:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  405c00:	add	x1, x1, #0xee9
  405c04:	add	x2, sp, #0x34
  405c08:	add	x3, sp, #0x33
  405c0c:	bl	4025d0 <__isoc99_sscanf@plt>
  405c10:	cmp	w0, #0x1
  405c14:	cset	w10, eq  // eq = none
  405c18:	eor	w10, w10, #0x1
  405c1c:	tbnz	w10, #0, 405cc4 <tigetstr@plt+0x3604>
  405c20:	b	405c24 <tigetstr@plt+0x3564>
  405c24:	ldr	w8, [sp, #52]
  405c28:	cmp	w8, #0x2
  405c2c:	b.ne	405c98 <tigetstr@plt+0x35d8>  // b.any
  405c30:	ldur	w8, [x29, #-20]
  405c34:	mov	w9, w8
  405c38:	mov	x10, #0x10                  	// #16
  405c3c:	mul	x9, x10, x9
  405c40:	ldr	x10, [sp, #24]
  405c44:	add	x9, x10, x9
  405c48:	ldr	x9, [x9, #8]
  405c4c:	cbz	x9, 405c74 <tigetstr@plt+0x35b4>
  405c50:	ldur	w8, [x29, #-20]
  405c54:	mov	w9, w8
  405c58:	mov	x10, #0x10                  	// #16
  405c5c:	mul	x9, x10, x9
  405c60:	ldr	x10, [sp, #24]
  405c64:	add	x9, x10, x9
  405c68:	ldr	x9, [x9, #8]
  405c6c:	str	x9, [sp]
  405c70:	b	405c7c <tigetstr@plt+0x35bc>
  405c74:	ldr	x8, [sp, #40]
  405c78:	str	x8, [sp]
  405c7c:	ldr	x8, [sp]
  405c80:	ldr	x2, [sp, #56]
  405c84:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  405c88:	add	x0, x0, #0x658
  405c8c:	mov	x1, x8
  405c90:	bl	402520 <_nc_warning@plt>
  405c94:	b	405cc0 <tigetstr@plt+0x3600>
  405c98:	ldr	w8, [sp, #52]
  405c9c:	cmp	w8, #0x2
  405ca0:	b.lt	405cb0 <tigetstr@plt+0x35f0>  // b.tstop
  405ca4:	ldr	w8, [sp, #52]
  405ca8:	cmp	w8, #0xf
  405cac:	b.le	405cc0 <tigetstr@plt+0x3600>
  405cb0:	ldr	x1, [sp, #56]
  405cb4:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  405cb8:	add	x0, x0, #0x677
  405cbc:	bl	402520 <_nc_warning@plt>
  405cc0:	b	405cd4 <tigetstr@plt+0x3614>
  405cc4:	ldr	x1, [sp, #56]
  405cc8:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  405ccc:	add	x0, x0, #0x693
  405cd0:	bl	402520 <_nc_warning@plt>
  405cd4:	b	405ce8 <tigetstr@plt+0x3628>
  405cd8:	ldur	w8, [x29, #-20]
  405cdc:	add	w8, w8, #0x1
  405ce0:	stur	w8, [x29, #-20]
  405ce4:	b	405b80 <tigetstr@plt+0x34c0>
  405ce8:	ldur	w8, [x29, #-16]
  405cec:	add	w8, w8, #0x1
  405cf0:	stur	w8, [x29, #-16]
  405cf4:	b	405af8 <tigetstr@plt+0x3438>
  405cf8:	ldur	x0, [x29, #-40]
  405cfc:	bl	4024f0 <free@plt>
  405d00:	ldur	x0, [x29, #-32]
  405d04:	bl	4024f0 <free@plt>
  405d08:	ldp	x29, x30, [sp, #128]
  405d0c:	add	sp, sp, #0x90
  405d10:	ret
  405d14:	sub	sp, sp, #0x30
  405d18:	stp	x29, x30, [sp, #32]
  405d1c:	add	x29, sp, #0x20
  405d20:	mov	w8, #0xffffffff            	// #-1
  405d24:	stur	x0, [x29, #-8]
  405d28:	stur	w8, [x29, #-12]
  405d2c:	ldur	x9, [x29, #-8]
  405d30:	ldrb	w8, [x9]
  405d34:	cmp	w8, #0x75
  405d38:	b.ne	405d88 <tigetstr@plt+0x36c8>  // b.any
  405d3c:	ldur	x8, [x29, #-8]
  405d40:	ldrb	w9, [x8, #1]
  405d44:	cmp	w9, #0x30
  405d48:	b.lt	405d88 <tigetstr@plt+0x36c8>  // b.tstop
  405d4c:	ldur	x8, [x29, #-8]
  405d50:	ldrb	w9, [x8, #1]
  405d54:	cmp	w9, #0x39
  405d58:	b.gt	405d88 <tigetstr@plt+0x36c8>
  405d5c:	ldur	x8, [x29, #-8]
  405d60:	ldrb	w9, [x8, #2]
  405d64:	cbnz	w9, 405d88 <tigetstr@plt+0x36c8>
  405d68:	ldur	x8, [x29, #-8]
  405d6c:	ldrb	w9, [x8, #1]
  405d70:	mov	w10, #0x2                   	// #2
  405d74:	mov	w11, wzr
  405d78:	cmp	w9, #0x36
  405d7c:	csel	w9, w10, w11, eq  // eq = none
  405d80:	stur	w9, [x29, #-12]
  405d84:	b	405dbc <tigetstr@plt+0x36fc>
  405d88:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  405d8c:	add	x8, x8, #0x479
  405d90:	ldrb	w9, [x8]
  405d94:	tbnz	w9, #0, 405d9c <tigetstr@plt+0x36dc>
  405d98:	b	405dbc <tigetstr@plt+0x36fc>
  405d9c:	ldur	x0, [x29, #-8]
  405da0:	bl	409c54 <tigetstr@plt+0x7594>
  405da4:	str	x0, [sp, #8]
  405da8:	ldr	x8, [sp, #8]
  405dac:	cbz	x8, 405dbc <tigetstr@plt+0x36fc>
  405db0:	ldr	x8, [sp, #8]
  405db4:	ldr	w9, [x8, #12]
  405db8:	stur	w9, [x29, #-12]
  405dbc:	ldur	w0, [x29, #-12]
  405dc0:	ldp	x29, x30, [sp, #32]
  405dc4:	add	sp, sp, #0x30
  405dc8:	ret
  405dcc:	sub	sp, sp, #0xc0
  405dd0:	stp	x29, x30, [sp, #176]
  405dd4:	add	x29, sp, #0xb0
  405dd8:	sub	x8, x29, #0x18
  405ddc:	adrp	x9, 412000 <tigetstr@plt+0xf940>
  405de0:	add	x9, x9, #0x6e6
  405de4:	str	x0, [x8, #16]
  405de8:	str	x1, [x8, #8]
  405dec:	str	x2, [x8]
  405df0:	stur	w3, [x29, #-28]
  405df4:	ldr	x0, [x8, #8]
  405df8:	str	x8, [sp, #8]
  405dfc:	str	x9, [sp]
  405e00:	bl	409c98 <tigetstr@plt+0x75d8>
  405e04:	stur	w0, [x29, #-32]
  405e08:	stur	wzr, [x29, #-36]
  405e0c:	ldr	x8, [sp, #8]
  405e10:	ldr	x9, [x8]
  405e14:	stur	x9, [x29, #-64]
  405e18:	ldr	x0, [x8, #8]
  405e1c:	ldr	x1, [sp]
  405e20:	bl	4024b0 <strcmp@plt>
  405e24:	cbnz	w0, 405e44 <tigetstr@plt+0x3784>
  405e28:	ldr	x8, [sp, #8]
  405e2c:	ldr	x9, [x8, #16]
  405e30:	ldr	x9, [x9, #32]
  405e34:	ldr	x9, [x9, #2760]
  405e38:	cbnz	x9, 405e44 <tigetstr@plt+0x3784>
  405e3c:	mov	w8, #0x2                   	// #2
  405e40:	stur	w8, [x29, #-32]
  405e44:	stur	wzr, [x29, #-40]
  405e48:	ldur	w8, [x29, #-40]
  405e4c:	cmp	w8, #0x9
  405e50:	b.ge	405e78 <tigetstr@plt+0x37b8>  // b.tcont
  405e54:	ldursw	x8, [x29, #-40]
  405e58:	sub	x9, x29, #0x31
  405e5c:	add	x8, x9, x8
  405e60:	mov	w10, #0x0                   	// #0
  405e64:	strb	w10, [x8]
  405e68:	ldur	w8, [x29, #-40]
  405e6c:	add	w8, w8, #0x1
  405e70:	stur	w8, [x29, #-40]
  405e74:	b	405e48 <tigetstr@plt+0x3788>
  405e78:	ldur	x8, [x29, #-64]
  405e7c:	ldrb	w9, [x8]
  405e80:	cbz	w9, 405f64 <tigetstr@plt+0x38a4>
  405e84:	ldur	x8, [x29, #-64]
  405e88:	ldrb	w9, [x8]
  405e8c:	cmp	w9, #0x25
  405e90:	b.ne	405f54 <tigetstr@plt+0x3894>  // b.any
  405e94:	ldur	x8, [x29, #-64]
  405e98:	add	x9, x8, #0x1
  405e9c:	stur	x9, [x29, #-64]
  405ea0:	ldrb	w10, [x8, #1]
  405ea4:	cbnz	w10, 405ec0 <tigetstr@plt+0x3800>
  405ea8:	ldr	x8, [sp, #8]
  405eac:	ldr	x1, [x8, #8]
  405eb0:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  405eb4:	add	x0, x0, #0x6ec
  405eb8:	bl	402520 <_nc_warning@plt>
  405ebc:	b	405f64 <tigetstr@plt+0x38a4>
  405ec0:	ldur	x8, [x29, #-64]
  405ec4:	ldrb	w9, [x8]
  405ec8:	cmp	w9, #0x70
  405ecc:	b.ne	405f54 <tigetstr@plt+0x3894>  // b.any
  405ed0:	ldur	x8, [x29, #-64]
  405ed4:	add	x9, x8, #0x1
  405ed8:	stur	x9, [x29, #-64]
  405edc:	ldrb	w10, [x8, #1]
  405ee0:	cbz	w10, 405f00 <tigetstr@plt+0x3840>
  405ee4:	bl	4024c0 <__ctype_b_loc@plt>
  405ee8:	ldr	x8, [x0]
  405eec:	ldur	x9, [x29, #-64]
  405ef0:	ldrb	w10, [x9]
  405ef4:	ldrh	w10, [x8, w10, sxtw #1]
  405ef8:	and	w10, w10, #0x800
  405efc:	cbnz	w10, 405f18 <tigetstr@plt+0x3858>
  405f00:	ldr	x8, [sp, #8]
  405f04:	ldr	x1, [x8, #8]
  405f08:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  405f0c:	add	x0, x0, #0x70e
  405f10:	bl	402520 <_nc_warning@plt>
  405f14:	b	4061b4 <tigetstr@plt+0x3af4>
  405f18:	ldur	x8, [x29, #-64]
  405f1c:	ldrb	w9, [x8]
  405f20:	subs	w9, w9, #0x30
  405f24:	stur	w9, [x29, #-40]
  405f28:	ldur	w9, [x29, #-40]
  405f2c:	ldur	w10, [x29, #-36]
  405f30:	cmp	w9, w10
  405f34:	b.le	405f40 <tigetstr@plt+0x3880>
  405f38:	ldur	w8, [x29, #-40]
  405f3c:	stur	w8, [x29, #-36]
  405f40:	ldursw	x8, [x29, #-40]
  405f44:	sub	x9, x29, #0x31
  405f48:	add	x8, x9, x8
  405f4c:	mov	w10, #0x1                   	// #1
  405f50:	strb	w10, [x8]
  405f54:	ldur	x8, [x29, #-64]
  405f58:	add	x8, x8, #0x1
  405f5c:	stur	x8, [x29, #-64]
  405f60:	b	405e78 <tigetstr@plt+0x37b8>
  405f64:	ldur	w8, [x29, #-28]
  405f68:	cbz	w8, 406000 <tigetstr@plt+0x3940>
  405f6c:	ldr	x8, [sp, #8]
  405f70:	ldr	x0, [x8, #8]
  405f74:	bl	405d14 <tigetstr@plt+0x3654>
  405f78:	stur	w0, [x29, #-68]
  405f7c:	ldur	w9, [x29, #-68]
  405f80:	ldur	w10, [x29, #-36]
  405f84:	cmp	w9, w10
  405f88:	b.eq	405fcc <tigetstr@plt+0x390c>  // b.none
  405f8c:	ldur	w8, [x29, #-68]
  405f90:	cmp	w8, #0x0
  405f94:	cset	w8, lt  // lt = tstop
  405f98:	tbnz	w8, #0, 405fcc <tigetstr@plt+0x390c>
  405f9c:	ldur	w8, [x29, #-36]
  405fa0:	cmp	w8, #0x0
  405fa4:	cset	w8, lt  // lt = tstop
  405fa8:	tbnz	w8, #0, 405fcc <tigetstr@plt+0x390c>
  405fac:	ldr	x8, [sp, #8]
  405fb0:	ldr	x1, [x8, #8]
  405fb4:	ldur	w2, [x29, #-36]
  405fb8:	ldur	w3, [x29, #-68]
  405fbc:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  405fc0:	add	x0, x0, #0x72d
  405fc4:	bl	402520 <_nc_warning@plt>
  405fc8:	b	405ff8 <tigetstr@plt+0x3938>
  405fcc:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  405fd0:	add	x8, x8, #0x46c
  405fd4:	ldr	w9, [x8]
  405fd8:	cmp	w9, #0x1
  405fdc:	b.ls	405ff8 <tigetstr@plt+0x3938>  // b.plast
  405fe0:	ldr	x8, [sp, #8]
  405fe4:	ldr	x1, [x8, #8]
  405fe8:	ldur	w2, [x29, #-36]
  405fec:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  405ff0:	add	x0, x0, #0x763
  405ff4:	bl	402520 <_nc_warning@plt>
  405ff8:	ldur	w8, [x29, #-36]
  405ffc:	stur	w8, [x29, #-32]
  406000:	ldurb	w8, [x29, #-49]
  406004:	tbnz	w8, #0, 40600c <tigetstr@plt+0x394c>
  406008:	b	406020 <tigetstr@plt+0x3960>
  40600c:	ldr	x8, [sp, #8]
  406010:	ldr	x1, [x8, #8]
  406014:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406018:	add	x0, x0, #0x799
  40601c:	bl	402520 <_nc_warning@plt>
  406020:	ldr	x8, [sp, #8]
  406024:	ldr	x9, [x8]
  406028:	ldr	x10, [x8, #16]
  40602c:	ldr	x10, [x10, #32]
  406030:	ldr	x10, [x10, #1048]
  406034:	cmp	x9, x10
  406038:	b.eq	40604c <tigetstr@plt+0x398c>  // b.none
  40603c:	ldur	w8, [x29, #-32]
  406040:	cmp	w8, #0x0
  406044:	cset	w8, ge  // ge = tcont
  406048:	tbnz	w8, #0, 406050 <tigetstr@plt+0x3990>
  40604c:	b	4060d0 <tigetstr@plt+0x3a10>
  406050:	ldur	w8, [x29, #-32]
  406054:	ldur	w9, [x29, #-36]
  406058:	cmp	w8, w9
  40605c:	b.eq	4060d0 <tigetstr@plt+0x3a10>  // b.none
  406060:	ldr	x8, [sp, #8]
  406064:	ldr	x1, [x8, #8]
  406068:	ldur	w2, [x29, #-36]
  40606c:	ldur	w3, [x29, #-32]
  406070:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406074:	add	x0, x0, #0x7cf
  406078:	bl	402520 <_nc_warning@plt>
  40607c:	mov	w9, #0x1                   	// #1
  406080:	stur	w9, [x29, #-40]
  406084:	ldur	w8, [x29, #-40]
  406088:	ldur	w9, [x29, #-36]
  40608c:	cmp	w8, w9
  406090:	b.ge	4060d0 <tigetstr@plt+0x3a10>  // b.tcont
  406094:	ldursw	x8, [x29, #-40]
  406098:	sub	x9, x29, #0x31
  40609c:	add	x8, x9, x8
  4060a0:	ldrb	w10, [x8]
  4060a4:	tbnz	w10, #0, 4060c0 <tigetstr@plt+0x3a00>
  4060a8:	ldr	x8, [sp, #8]
  4060ac:	ldr	x1, [x8, #8]
  4060b0:	ldur	w2, [x29, #-40]
  4060b4:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4060b8:	add	x0, x0, #0x7f2
  4060bc:	bl	402520 <_nc_warning@plt>
  4060c0:	ldur	w8, [x29, #-40]
  4060c4:	add	w8, w8, #0x1
  4060c8:	stur	w8, [x29, #-40]
  4060cc:	b	406084 <tigetstr@plt+0x39c4>
  4060d0:	ldur	w8, [x29, #-36]
  4060d4:	cmp	w8, #0x0
  4060d8:	cset	w8, lt  // lt = tstop
  4060dc:	tbnz	w8, #0, 4061b4 <tigetstr@plt+0x3af4>
  4060e0:	ldr	x8, [sp, #8]
  4060e4:	ldr	x0, [x8]
  4060e8:	add	x1, sp, #0x20
  4060ec:	add	x2, sp, #0x1c
  4060f0:	bl	402360 <_nc_tparm_analyze@plt>
  4060f4:	str	w0, [sp, #24]
  4060f8:	ldr	w9, [sp, #24]
  4060fc:	ldr	w10, [sp, #28]
  406100:	cmp	w9, w10
  406104:	b.ge	406110 <tigetstr@plt+0x3a50>  // b.tcont
  406108:	ldr	w8, [sp, #28]
  40610c:	str	w8, [sp, #24]
  406110:	ldur	w8, [x29, #-36]
  406114:	ldr	w9, [sp, #24]
  406118:	cmp	w8, w9
  40611c:	b.eq	4061b4 <tigetstr@plt+0x3af4>  // b.none
  406120:	ldur	w8, [x29, #-32]
  406124:	ldr	w9, [sp, #24]
  406128:	cmp	w8, w9
  40612c:	b.eq	4061b4 <tigetstr@plt+0x3af4>  // b.none
  406130:	ldr	x8, [sp, #8]
  406134:	ldr	x0, [x8, #8]
  406138:	bl	405d14 <tigetstr@plt+0x3654>
  40613c:	str	w0, [sp, #20]
  406140:	ldr	w9, [sp, #20]
  406144:	ldr	w10, [sp, #24]
  406148:	cmp	w9, w10
  40614c:	b.ne	406168 <tigetstr@plt+0x3aa8>  // b.any
  406150:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  406154:	add	x8, x8, #0x479
  406158:	ldrb	w9, [x8]
  40615c:	tbnz	w9, #0, 406164 <tigetstr@plt+0x3aa4>
  406160:	b	406168 <tigetstr@plt+0x3aa8>
  406164:	b	4061b4 <tigetstr@plt+0x3af4>
  406168:	ldr	w8, [sp, #20]
  40616c:	cmp	w8, #0x0
  406170:	cset	w8, lt  // lt = tstop
  406174:	tbnz	w8, #0, 406198 <tigetstr@plt+0x3ad8>
  406178:	ldr	w1, [sp, #24]
  40617c:	ldr	x8, [sp, #8]
  406180:	ldr	x2, [x8, #8]
  406184:	ldr	w3, [sp, #20]
  406188:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  40618c:	add	x0, x0, #0x808
  406190:	bl	402520 <_nc_warning@plt>
  406194:	b	4061b4 <tigetstr@plt+0x3af4>
  406198:	ldr	w1, [sp, #24]
  40619c:	ldr	x8, [sp, #8]
  4061a0:	ldr	x2, [x8, #8]
  4061a4:	ldur	w3, [x29, #-36]
  4061a8:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4061ac:	add	x0, x0, #0x839
  4061b0:	bl	402520 <_nc_warning@plt>
  4061b4:	ldp	x29, x30, [sp, #176]
  4061b8:	add	sp, sp, #0xc0
  4061bc:	ret
  4061c0:	sub	sp, sp, #0x80
  4061c4:	stp	x29, x30, [sp, #112]
  4061c8:	add	x29, sp, #0x70
  4061cc:	mov	x8, xzr
  4061d0:	stur	x0, [x29, #-8]
  4061d4:	stur	x1, [x29, #-16]
  4061d8:	stur	x2, [x29, #-24]
  4061dc:	stur	x8, [x29, #-48]
  4061e0:	str	x8, [sp, #56]
  4061e4:	ldur	x8, [x29, #-24]
  4061e8:	stur	x8, [x29, #-32]
  4061ec:	ldur	x8, [x29, #-32]
  4061f0:	ldrb	w9, [x8]
  4061f4:	cbz	w9, 4064e4 <tigetstr@plt+0x3e24>
  4061f8:	ldur	x8, [x29, #-32]
  4061fc:	ldrb	w9, [x8]
  406200:	cmp	w9, #0x24
  406204:	b.ne	4064d4 <tigetstr@plt+0x3e14>  // b.any
  406208:	ldur	x8, [x29, #-32]
  40620c:	ldrb	w9, [x8, #1]
  406210:	cmp	w9, #0x3c
  406214:	b.ne	4064d4 <tigetstr@plt+0x3e14>  // b.any
  406218:	ldur	x8, [x29, #-32]
  40621c:	add	x8, x8, #0x2
  406220:	str	x8, [sp, #48]
  406224:	mov	x8, xzr
  406228:	str	x8, [sp, #40]
  40622c:	mov	w9, #0x1                   	// #1
  406230:	strb	w9, [sp, #39]
  406234:	mov	w9, #0x0                   	// #0
  406238:	strb	w9, [sp, #38]
  40623c:	str	wzr, [sp, #32]
  406240:	str	wzr, [sp, #28]
  406244:	ldur	x8, [x29, #-32]
  406248:	stur	x8, [x29, #-48]
  40624c:	ldr	x8, [sp, #48]
  406250:	stur	x8, [x29, #-40]
  406254:	ldur	x8, [x29, #-40]
  406258:	ldrb	w9, [x8]
  40625c:	cbz	w9, 406358 <tigetstr@plt+0x3c98>
  406260:	ldur	x8, [x29, #-40]
  406264:	ldrb	w9, [x8]
  406268:	cmp	w9, #0x3e
  40626c:	b.ne	406284 <tigetstr@plt+0x3bc4>  // b.any
  406270:	ldr	x8, [sp, #40]
  406274:	cbnz	x8, 406280 <tigetstr@plt+0x3bc0>
  406278:	ldur	x8, [x29, #-40]
  40627c:	str	x8, [sp, #40]
  406280:	b	406358 <tigetstr@plt+0x3c98>
  406284:	ldur	x8, [x29, #-40]
  406288:	ldrb	w9, [x8]
  40628c:	cmp	w9, #0x2a
  406290:	b.eq	4062a4 <tigetstr@plt+0x3be4>  // b.none
  406294:	ldur	x8, [x29, #-40]
  406298:	ldrb	w9, [x8]
  40629c:	cmp	w9, #0x2f
  4062a0:	b.ne	4062f0 <tigetstr@plt+0x3c30>  // b.any
  4062a4:	ldur	x8, [x29, #-40]
  4062a8:	ldrb	w9, [x8]
  4062ac:	cmp	w9, #0x2a
  4062b0:	b.ne	4062c0 <tigetstr@plt+0x3c00>  // b.any
  4062b4:	ldr	w8, [sp, #32]
  4062b8:	add	w8, w8, #0x1
  4062bc:	str	w8, [sp, #32]
  4062c0:	ldur	x8, [x29, #-40]
  4062c4:	ldrb	w9, [x8]
  4062c8:	cmp	w9, #0x2f
  4062cc:	b.ne	4062dc <tigetstr@plt+0x3c1c>  // b.any
  4062d0:	ldr	w8, [sp, #28]
  4062d4:	add	w8, w8, #0x1
  4062d8:	str	w8, [sp, #28]
  4062dc:	ldr	x8, [sp, #40]
  4062e0:	cbnz	x8, 4062ec <tigetstr@plt+0x3c2c>
  4062e4:	ldur	x8, [x29, #-40]
  4062e8:	str	x8, [sp, #40]
  4062ec:	b	406348 <tigetstr@plt+0x3c88>
  4062f0:	bl	4024c0 <__ctype_b_loc@plt>
  4062f4:	ldr	x8, [x0]
  4062f8:	ldur	x9, [x29, #-40]
  4062fc:	ldrb	w10, [x9]
  406300:	ldrh	w10, [x8, w10, sxtw #1]
  406304:	and	w10, w10, #0x8
  406308:	cbnz	w10, 406330 <tigetstr@plt+0x3c70>
  40630c:	ldur	x8, [x29, #-40]
  406310:	ldrb	w1, [x8]
  406314:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406318:	add	x0, x0, #0x86a
  40631c:	bl	402530 <strchr@plt>
  406320:	cbnz	x0, 406330 <tigetstr@plt+0x3c70>
  406324:	mov	w8, #0x0                   	// #0
  406328:	strb	w8, [sp, #39]
  40632c:	b	406358 <tigetstr@plt+0x3c98>
  406330:	ldr	w8, [sp, #32]
  406334:	cbnz	w8, 406340 <tigetstr@plt+0x3c80>
  406338:	ldr	w8, [sp, #28]
  40633c:	cbz	w8, 406348 <tigetstr@plt+0x3c88>
  406340:	mov	w8, #0x1                   	// #1
  406344:	strb	w8, [sp, #38]
  406348:	ldur	x8, [x29, #-40]
  40634c:	add	x8, x8, #0x1
  406350:	stur	x8, [x29, #-40]
  406354:	b	406254 <tigetstr@plt+0x3b94>
  406358:	ldur	x8, [x29, #-40]
  40635c:	ldrb	w9, [x8]
  406360:	cbz	w9, 406374 <tigetstr@plt+0x3cb4>
  406364:	ldur	x8, [x29, #-40]
  406368:	add	x8, x8, #0x1
  40636c:	str	x8, [sp]
  406370:	b	40637c <tigetstr@plt+0x3cbc>
  406374:	ldur	x8, [x29, #-40]
  406378:	str	x8, [sp]
  40637c:	ldr	x8, [sp]
  406380:	str	x8, [sp, #56]
  406384:	ldur	x8, [x29, #-40]
  406388:	ldrb	w9, [x8]
  40638c:	cbnz	w9, 40639c <tigetstr@plt+0x3cdc>
  406390:	mov	w8, #0x0                   	// #0
  406394:	strb	w8, [sp, #39]
  406398:	b	4064d4 <tigetstr@plt+0x3e14>
  40639c:	ldrb	w8, [sp, #39]
  4063a0:	tbnz	w8, #0, 4063a8 <tigetstr@plt+0x3ce8>
  4063a4:	b	4064c4 <tigetstr@plt+0x3e04>
  4063a8:	ldr	x0, [sp, #48]
  4063ac:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  4063b0:	add	x1, x1, #0x86e
  4063b4:	add	x2, sp, #0x18
  4063b8:	add	x3, sp, #0x17
  4063bc:	bl	4025d0 <__isoc99_sscanf@plt>
  4063c0:	str	w0, [sp, #16]
  4063c4:	ldr	w8, [sp, #16]
  4063c8:	cmp	w8, #0x2
  4063cc:	b.ne	4063f0 <tigetstr@plt+0x3d30>  // b.any
  4063d0:	ldrb	w8, [sp, #23]
  4063d4:	ldr	x9, [sp, #40]
  4063d8:	ldrb	w10, [x9]
  4063dc:	cmp	w8, w10
  4063e0:	b.ne	4063f0 <tigetstr@plt+0x3d30>  // b.any
  4063e4:	ldrb	w8, [sp, #38]
  4063e8:	tbnz	w8, #0, 4063f0 <tigetstr@plt+0x3d30>
  4063ec:	b	406418 <tigetstr@plt+0x3d58>
  4063f0:	ldur	x1, [x29, #-16]
  4063f4:	ldur	x8, [x29, #-40]
  4063f8:	ldr	x9, [sp, #48]
  4063fc:	subs	x8, x8, x9
  406400:	ldr	x3, [sp, #48]
  406404:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406408:	add	x0, x0, #0x873
  40640c:	mov	w2, w8
  406410:	bl	402520 <_nc_warning@plt>
  406414:	b	4064c0 <tigetstr@plt+0x3e00>
  406418:	ldur	x8, [x29, #-16]
  40641c:	ldrb	w9, [x8]
  406420:	cmp	w9, #0x6b
  406424:	b.ne	40643c <tigetstr@plt+0x3d7c>  // b.any
  406428:	ldur	x1, [x29, #-16]
  40642c:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406430:	add	x0, x0, #0x893
  406434:	bl	402520 <_nc_warning@plt>
  406438:	b	4064c0 <tigetstr@plt+0x3e00>
  40643c:	ldr	w8, [sp, #32]
  406440:	cbz	w8, 406464 <tigetstr@plt+0x3da4>
  406444:	ldur	x0, [x29, #-16]
  406448:	bl	409d30 <tigetstr@plt+0x7670>
  40644c:	tbnz	w0, #0, 406464 <tigetstr@plt+0x3da4>
  406450:	ldur	x1, [x29, #-16]
  406454:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406458:	add	x0, x0, #0x8ad
  40645c:	bl	402520 <_nc_warning@plt>
  406460:	b	4064c0 <tigetstr@plt+0x3e00>
  406464:	ldur	x8, [x29, #-8]
  406468:	ldr	x8, [x8, #16]
  40646c:	ldrb	w9, [x8, #20]
  406470:	cbnz	w9, 4064c0 <tigetstr@plt+0x3e00>
  406474:	ldr	w8, [sp, #28]
  406478:	cbnz	w8, 4064c0 <tigetstr@plt+0x3e00>
  40647c:	ldur	x8, [x29, #-8]
  406480:	ldr	x0, [x8]
  406484:	bl	4021a0 <_nc_first_name@plt>
  406488:	mov	w1, #0x2b                  	// #43
  40648c:	bl	402530 <strchr@plt>
  406490:	cbnz	x0, 4064c0 <tigetstr@plt+0x3e00>
  406494:	ldr	w8, [sp, #32]
  406498:	adrp	x9, 412000 <tigetstr@plt+0xf940>
  40649c:	add	x9, x9, #0xa9c
  4064a0:	adrp	x10, 412000 <tigetstr@plt+0xf940>
  4064a4:	add	x10, x10, #0x901
  4064a8:	cmp	w8, #0x0
  4064ac:	csel	x1, x10, x9, ne  // ne = any
  4064b0:	ldur	x2, [x29, #-16]
  4064b4:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4064b8:	add	x0, x0, #0x8de
  4064bc:	bl	402520 <_nc_warning@plt>
  4064c0:	b	4064d4 <tigetstr@plt+0x3e14>
  4064c4:	ldur	x8, [x29, #-40]
  4064c8:	mov	x9, #0xffffffffffffffff    	// #-1
  4064cc:	add	x8, x8, x9
  4064d0:	stur	x8, [x29, #-32]
  4064d4:	ldur	x8, [x29, #-32]
  4064d8:	add	x8, x8, #0x1
  4064dc:	stur	x8, [x29, #-32]
  4064e0:	b	4061ec <tigetstr@plt+0x3b2c>
  4064e4:	ldur	x0, [x29, #-16]
  4064e8:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  4064ec:	add	x1, x1, #0x914
  4064f0:	bl	4024b0 <strcmp@plt>
  4064f4:	cbz	w0, 40650c <tigetstr@plt+0x3e4c>
  4064f8:	ldur	x0, [x29, #-16]
  4064fc:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  406500:	add	x1, x1, #0x91a
  406504:	bl	4024b0 <strcmp@plt>
  406508:	cbnz	w0, 406594 <tigetstr@plt+0x3ed4>
  40650c:	ldur	x8, [x29, #-48]
  406510:	cbz	x8, 406544 <tigetstr@plt+0x3e84>
  406514:	ldur	x8, [x29, #-48]
  406518:	ldur	x9, [x29, #-24]
  40651c:	cmp	x8, x9
  406520:	b.eq	406530 <tigetstr@plt+0x3e70>  // b.none
  406524:	ldr	x8, [sp, #56]
  406528:	ldrb	w9, [x8]
  40652c:	cbnz	w9, 406540 <tigetstr@plt+0x3e80>
  406530:	ldur	x1, [x29, #-16]
  406534:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406538:	add	x0, x0, #0x91f
  40653c:	bl	402520 <_nc_warning@plt>
  406540:	b	406594 <tigetstr@plt+0x3ed4>
  406544:	ldur	x0, [x29, #-24]
  406548:	add	x1, sp, #0xc
  40654c:	bl	409db0 <tigetstr@plt+0x76f0>
  406550:	stur	x0, [x29, #-32]
  406554:	cbz	x0, 406594 <tigetstr@plt+0x3ed4>
  406558:	ldr	w8, [sp, #12]
  40655c:	cmp	w8, #0x0
  406560:	cset	w8, le
  406564:	tbnz	w8, #0, 406594 <tigetstr@plt+0x3ed4>
  406568:	ldur	x0, [x29, #-32]
  40656c:	add	x1, sp, #0xc
  406570:	bl	409db0 <tigetstr@plt+0x76f0>
  406574:	stur	x0, [x29, #-40]
  406578:	cbz	x0, 406594 <tigetstr@plt+0x3ed4>
  40657c:	ldr	w8, [sp, #12]
  406580:	cbnz	w8, 406594 <tigetstr@plt+0x3ed4>
  406584:	ldur	x1, [x29, #-16]
  406588:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  40658c:	add	x0, x0, #0x941
  406590:	bl	402520 <_nc_warning@plt>
  406594:	ldp	x29, x30, [sp, #112]
  406598:	add	sp, sp, #0x80
  40659c:	ret
  4065a0:	sub	sp, sp, #0x80
  4065a4:	stp	x29, x30, [sp, #112]
  4065a8:	add	x29, sp, #0x70
  4065ac:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  4065b0:	ldr	x8, [x8, #3848]
  4065b4:	stur	x0, [x29, #-8]
  4065b8:	stur	w1, [x29, #-12]
  4065bc:	stur	x2, [x29, #-24]
  4065c0:	ldur	w9, [x29, #-12]
  4065c4:	cmp	w9, #0x19e
  4065c8:	str	x8, [sp, #16]
  4065cc:	b.lt	40662c <tigetstr@plt+0x3f6c>  // b.tstop
  4065d0:	ldur	x8, [x29, #-8]
  4065d4:	ldr	x8, [x8, #48]
  4065d8:	ldur	w9, [x29, #-12]
  4065dc:	ldur	x10, [x29, #-8]
  4065e0:	ldrh	w11, [x10, #60]
  4065e4:	ldur	x10, [x29, #-8]
  4065e8:	ldrh	w12, [x10, #66]
  4065ec:	subs	w11, w11, w12
  4065f0:	subs	w9, w9, w11
  4065f4:	ldur	x10, [x29, #-8]
  4065f8:	ldrh	w11, [x10, #64]
  4065fc:	ldur	x10, [x29, #-8]
  406600:	ldrh	w12, [x10, #62]
  406604:	add	w11, w11, w12
  406608:	add	w9, w9, w11
  40660c:	mov	w0, w9
  406610:	sxtw	x10, w0
  406614:	mov	x13, #0x8                   	// #8
  406618:	mul	x10, x13, x10
  40661c:	add	x8, x8, x10
  406620:	ldr	x8, [x8]
  406624:	str	x8, [sp, #8]
  406628:	b	40664c <tigetstr@plt+0x3f8c>
  40662c:	ldursw	x8, [x29, #-12]
  406630:	mov	x9, #0x8                   	// #8
  406634:	mul	x8, x9, x8
  406638:	adrp	x9, 426000 <tigetstr@plt+0x23940>
  40663c:	ldr	x9, [x9, #3992]
  406640:	add	x8, x9, x8
  406644:	ldr	x8, [x8]
  406648:	str	x8, [sp, #8]
  40664c:	ldr	x8, [sp, #8]
  406650:	stur	x8, [x29, #-32]
  406654:	ldur	w9, [x29, #-12]
  406658:	cmp	w9, #0x19e
  40665c:	b.ge	406678 <tigetstr@plt+0x3fb8>  // b.tcont
  406660:	ldursw	x8, [x29, #-12]
  406664:	adrp	x9, 411000 <tigetstr@plt+0xe940>
  406668:	add	x9, x9, #0x92a
  40666c:	ldrsh	w10, [x9, x8, lsl #1]
  406670:	str	w10, [sp, #4]
  406674:	b	4066ac <tigetstr@plt+0x3fec>
  406678:	ldur	x8, [x29, #-24]
  40667c:	ldrb	w9, [x8]
  406680:	cmp	w9, #0x6b
  406684:	b.ne	406694 <tigetstr@plt+0x3fd4>  // b.any
  406688:	mov	w8, wzr
  40668c:	str	w8, [sp]
  406690:	b	4066a4 <tigetstr@plt+0x3fe4>
  406694:	ldur	x0, [x29, #-24]
  406698:	bl	40bbfc <tigetstr@plt+0x953c>
  40669c:	and	w8, w0, #0x1
  4066a0:	str	w8, [sp]
  4066a4:	ldr	w8, [sp]
  4066a8:	str	w8, [sp, #4]
  4066ac:	ldr	w8, [sp, #4]
  4066b0:	stur	w8, [x29, #-36]
  4066b4:	stur	wzr, [x29, #-40]
  4066b8:	ldur	x0, [x29, #-24]
  4066bc:	ldur	w2, [x29, #-40]
  4066c0:	mov	w8, #0x1                   	// #1
  4066c4:	and	w1, w8, #0x1
  4066c8:	bl	402450 <_nc_tic_expand@plt>
  4066cc:	stur	x0, [x29, #-48]
  4066d0:	cbnz	x0, 4066e8 <tigetstr@plt+0x4028>
  4066d4:	ldur	x1, [x29, #-32]
  4066d8:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4066dc:	add	x0, x0, #0x9b0
  4066e0:	bl	402520 <_nc_warning@plt>
  4066e4:	b	4068e8 <tigetstr@plt+0x4228>
  4066e8:	ldur	x0, [x29, #-32]
  4066ec:	ldur	x1, [x29, #-48]
  4066f0:	ldur	w2, [x29, #-36]
  4066f4:	bl	4021f0 <_nc_infotocap@plt>
  4066f8:	str	x0, [sp, #56]
  4066fc:	cbnz	x0, 406714 <tigetstr@plt+0x4054>
  406700:	ldur	x1, [x29, #-32]
  406704:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406708:	add	x0, x0, #0x9cb
  40670c:	bl	402520 <_nc_warning@plt>
  406710:	b	4068e8 <tigetstr@plt+0x4228>
  406714:	ldur	w8, [x29, #-36]
  406718:	cmp	w8, #0x0
  40671c:	cset	w8, le
  406720:	tbnz	w8, #0, 406894 <tigetstr@plt+0x41d4>
  406724:	mov	w8, #0x5                   	// #5
  406728:	str	w8, [sp, #48]
  40672c:	mov	w8, #0x1                   	// #1
  406730:	strb	w8, [sp, #43]
  406734:	ldur	x0, [x29, #-32]
  406738:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  40673c:	add	x1, x1, #0x9e7
  406740:	bl	4024b0 <strcmp@plt>
  406744:	cbz	w0, 406784 <tigetstr@plt+0x40c4>
  406748:	ldur	x0, [x29, #-32]
  40674c:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  406750:	add	x1, x1, #0x9ec
  406754:	bl	4024b0 <strcmp@plt>
  406758:	cbz	w0, 406784 <tigetstr@plt+0x40c4>
  40675c:	ldur	x0, [x29, #-32]
  406760:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  406764:	add	x1, x1, #0x9f1
  406768:	bl	4024b0 <strcmp@plt>
  40676c:	cbz	w0, 406784 <tigetstr@plt+0x40c4>
  406770:	ldur	x0, [x29, #-32]
  406774:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  406778:	add	x1, x1, #0x9f7
  40677c:	bl	4024b0 <strcmp@plt>
  406780:	cbnz	w0, 4067a4 <tigetstr@plt+0x40e4>
  406784:	ldur	x8, [x29, #-8]
  406788:	ldr	x8, [x8, #24]
  40678c:	ldr	w9, [x8, #52]
  406790:	str	w9, [sp, #48]
  406794:	cmp	w9, #0x10
  406798:	b.le	4067a4 <tigetstr@plt+0x40e4>
  40679c:	mov	w8, #0x10                  	// #16
  4067a0:	str	w8, [sp, #48]
  4067a4:	str	wzr, [sp, #44]
  4067a8:	ldr	w8, [sp, #44]
  4067ac:	ldr	w9, [sp, #48]
  4067b0:	cmp	w8, w9
  4067b4:	b.ge	406890 <tigetstr@plt+0x41d0>  // b.tcont
  4067b8:	ldur	x0, [x29, #-32]
  4067bc:	ldur	x1, [x29, #-48]
  4067c0:	ldr	w2, [sp, #44]
  4067c4:	bl	409efc <tigetstr@plt+0x783c>
  4067c8:	str	x0, [sp, #32]
  4067cc:	ldur	x0, [x29, #-32]
  4067d0:	ldr	x1, [sp, #56]
  4067d4:	ldr	w2, [sp, #44]
  4067d8:	bl	409efc <tigetstr@plt+0x783c>
  4067dc:	str	x0, [sp, #24]
  4067e0:	ldr	x0, [sp, #32]
  4067e4:	ldr	x1, [sp, #24]
  4067e8:	bl	4024b0 <strcmp@plt>
  4067ec:	cbz	w0, 406870 <tigetstr@plt+0x41b0>
  4067f0:	ldrb	w8, [sp, #43]
  4067f4:	tbnz	w8, #0, 4067fc <tigetstr@plt+0x413c>
  4067f8:	b	406854 <tigetstr@plt+0x4194>
  4067fc:	ldr	x8, [sp, #16]
  406800:	ldr	x0, [x8]
  406804:	ldur	x2, [x29, #-32]
  406808:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  40680c:	add	x1, x1, #0x9fd
  406810:	bl	402680 <fprintf@plt>
  406814:	ldr	x8, [sp, #16]
  406818:	ldr	x9, [x8]
  40681c:	ldur	x2, [x29, #-48]
  406820:	mov	x0, x9
  406824:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  406828:	add	x1, x1, #0xa12
  40682c:	bl	402680 <fprintf@plt>
  406830:	ldr	x8, [sp, #16]
  406834:	ldr	x9, [x8]
  406838:	ldr	x2, [sp, #56]
  40683c:	mov	x0, x9
  406840:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  406844:	add	x1, x1, #0xa1e
  406848:	bl	402680 <fprintf@plt>
  40684c:	mov	w10, #0x0                   	// #0
  406850:	strb	w10, [sp, #43]
  406854:	ldur	x1, [x29, #-32]
  406858:	ldr	w2, [sp, #44]
  40685c:	ldr	x3, [sp, #32]
  406860:	ldr	x4, [sp, #24]
  406864:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406868:	add	x0, x0, #0xa2a
  40686c:	bl	402520 <_nc_warning@plt>
  406870:	ldr	x0, [sp, #32]
  406874:	bl	4024f0 <free@plt>
  406878:	ldr	x0, [sp, #24]
  40687c:	bl	4024f0 <free@plt>
  406880:	ldr	w8, [sp, #44]
  406884:	add	w8, w8, #0x1
  406888:	str	w8, [sp, #44]
  40688c:	b	4067a8 <tigetstr@plt+0x40e8>
  406890:	b	4068e8 <tigetstr@plt+0x4228>
  406894:	ldur	w8, [x29, #-36]
  406898:	cbnz	w8, 4068e8 <tigetstr@plt+0x4228>
  40689c:	ldur	x0, [x29, #-48]
  4068a0:	ldr	x1, [sp, #56]
  4068a4:	add	x2, sp, #0x37
  4068a8:	bl	40a21c <tigetstr@plt+0x7b5c>
  4068ac:	tbnz	w0, #0, 4068e8 <tigetstr@plt+0x4228>
  4068b0:	ldrb	w8, [sp, #55]
  4068b4:	tbnz	w8, #0, 4068bc <tigetstr@plt+0x41fc>
  4068b8:	b	4068d0 <tigetstr@plt+0x4210>
  4068bc:	ldur	x1, [x29, #-32]
  4068c0:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4068c4:	add	x0, x0, #0xa6f
  4068c8:	bl	402520 <_nc_warning@plt>
  4068cc:	b	4068e8 <tigetstr@plt+0x4228>
  4068d0:	ldur	x1, [x29, #-32]
  4068d4:	ldur	x2, [x29, #-48]
  4068d8:	ldr	x3, [sp, #56]
  4068dc:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4068e0:	add	x0, x0, #0xaa2
  4068e4:	bl	402520 <_nc_warning@plt>
  4068e8:	ldp	x29, x30, [sp, #112]
  4068ec:	add	sp, sp, #0x80
  4068f0:	ret
  4068f4:	sub	sp, sp, #0x40
  4068f8:	stp	x29, x30, [sp, #48]
  4068fc:	add	x29, sp, #0x30
  406900:	stur	x0, [x29, #-8]
  406904:	stur	w1, [x29, #-12]
  406908:	ldur	x0, [x29, #-8]
  40690c:	bl	409c54 <tigetstr@plt+0x7594>
  406910:	cbnz	x0, 4069a8 <tigetstr@plt+0x42e8>
  406914:	ldur	x0, [x29, #-8]
  406918:	bl	40a728 <tigetstr@plt+0x8068>
  40691c:	stur	w0, [x29, #-16]
  406920:	ldur	w8, [x29, #-16]
  406924:	cmp	w8, #0x0
  406928:	cset	w8, lt  // lt = tstop
  40692c:	tbnz	w8, #0, 406974 <tigetstr@plt+0x42b4>
  406930:	ldur	x1, [x29, #-8]
  406934:	ldur	w0, [x29, #-12]
  406938:	str	x1, [sp, #24]
  40693c:	bl	40a790 <tigetstr@plt+0x80d0>
  406940:	ldur	w8, [x29, #-16]
  406944:	str	x0, [sp, #16]
  406948:	mov	w0, w8
  40694c:	bl	40a790 <tigetstr@plt+0x80d0>
  406950:	adrp	x9, 412000 <tigetstr@plt+0xf940>
  406954:	add	x9, x9, #0xae2
  406958:	str	x0, [sp, #8]
  40695c:	mov	x0, x9
  406960:	ldr	x1, [sp, #24]
  406964:	ldr	x2, [sp, #16]
  406968:	ldr	x3, [sp, #8]
  40696c:	bl	402520 <_nc_warning@plt>
  406970:	b	4069a8 <tigetstr@plt+0x42e8>
  406974:	ldur	x8, [x29, #-8]
  406978:	ldrb	w9, [x8]
  40697c:	cmp	w9, #0x6b
  406980:	b.eq	4069a8 <tigetstr@plt+0x42e8>  // b.none
  406984:	ldur	w0, [x29, #-12]
  406988:	bl	40a790 <tigetstr@plt+0x80d0>
  40698c:	ldur	x2, [x29, #-8]
  406990:	adrp	x8, 412000 <tigetstr@plt+0xf940>
  406994:	add	x8, x8, #0xb08
  406998:	str	x0, [sp]
  40699c:	mov	x0, x8
  4069a0:	ldr	x1, [sp]
  4069a4:	bl	402520 <_nc_warning@plt>
  4069a8:	ldp	x29, x30, [sp, #48]
  4069ac:	add	sp, sp, #0x40
  4069b0:	ret
  4069b4:	stp	x29, x30, [sp, #-32]!
  4069b8:	str	x28, [sp, #16]
  4069bc:	mov	x29, sp
  4069c0:	sub	sp, sp, #0x240
  4069c4:	stur	x0, [x29, #-8]
  4069c8:	stur	wzr, [x29, #-12]
  4069cc:	stur	wzr, [x29, #-16]
  4069d0:	stur	wzr, [x29, #-20]
  4069d4:	ldur	x8, [x29, #-8]
  4069d8:	ldr	x8, [x8, #32]
  4069dc:	ldr	x8, [x8, #1240]
  4069e0:	cbz	x8, 406a30 <tigetstr@plt+0x4370>
  4069e4:	ldur	x8, [x29, #-8]
  4069e8:	ldr	x8, [x8, #32]
  4069ec:	ldr	x8, [x8, #1240]
  4069f0:	mov	x9, #0xffffffffffffffff    	// #-1
  4069f4:	cmp	x8, x9
  4069f8:	b.eq	406a30 <tigetstr@plt+0x4370>  // b.none
  4069fc:	ldur	x8, [x29, #-8]
  406a00:	ldr	x8, [x8, #32]
  406a04:	ldr	x8, [x8, #200]
  406a08:	cbz	x8, 406a24 <tigetstr@plt+0x4364>
  406a0c:	ldur	x8, [x29, #-8]
  406a10:	ldr	x8, [x8, #32]
  406a14:	ldr	x8, [x8, #200]
  406a18:	mov	x9, #0xffffffffffffffff    	// #-1
  406a1c:	cmp	x8, x9
  406a20:	b.ne	406a30 <tigetstr@plt+0x4370>  // b.any
  406a24:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406a28:	add	x0, x0, #0xb3d
  406a2c:	bl	402520 <_nc_warning@plt>
  406a30:	ldur	x8, [x29, #-8]
  406a34:	ldr	x8, [x8, #32]
  406a38:	ldr	x8, [x8, #1240]
  406a3c:	cbz	x8, 406a8c <tigetstr@plt+0x43cc>
  406a40:	ldur	x8, [x29, #-8]
  406a44:	ldr	x8, [x8, #32]
  406a48:	ldr	x8, [x8, #1240]
  406a4c:	mov	x9, #0xffffffffffffffff    	// #-1
  406a50:	cmp	x8, x9
  406a54:	b.eq	406a8c <tigetstr@plt+0x43cc>  // b.none
  406a58:	ldur	x8, [x29, #-8]
  406a5c:	ldr	x8, [x8, #32]
  406a60:	ldr	x8, [x8, #304]
  406a64:	cbz	x8, 406a80 <tigetstr@plt+0x43c0>
  406a68:	ldur	x8, [x29, #-8]
  406a6c:	ldr	x8, [x8, #32]
  406a70:	ldr	x8, [x8, #304]
  406a74:	mov	x9, #0xffffffffffffffff    	// #-1
  406a78:	cmp	x8, x9
  406a7c:	b.ne	406a8c <tigetstr@plt+0x43cc>  // b.any
  406a80:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406a84:	add	x0, x0, #0xb63
  406a88:	bl	402520 <_nc_warning@plt>
  406a8c:	ldur	x8, [x29, #-8]
  406a90:	ldr	x8, [x8, #32]
  406a94:	ldr	x8, [x8, #304]
  406a98:	cbz	x8, 406ae8 <tigetstr@plt+0x4428>
  406a9c:	ldur	x8, [x29, #-8]
  406aa0:	ldr	x8, [x8, #32]
  406aa4:	ldr	x8, [x8, #304]
  406aa8:	mov	x9, #0xffffffffffffffff    	// #-1
  406aac:	cmp	x8, x9
  406ab0:	b.eq	406ae8 <tigetstr@plt+0x4428>  // b.none
  406ab4:	ldur	x8, [x29, #-8]
  406ab8:	ldr	x8, [x8, #32]
  406abc:	ldr	x8, [x8, #304]
  406ac0:	cbz	x8, 406adc <tigetstr@plt+0x441c>
  406ac4:	ldur	x8, [x29, #-8]
  406ac8:	ldr	x8, [x8, #32]
  406acc:	ldr	x8, [x8, #304]
  406ad0:	mov	x9, #0xffffffffffffffff    	// #-1
  406ad4:	cmp	x8, x9
  406ad8:	b.ne	406ae8 <tigetstr@plt+0x4428>  // b.any
  406adc:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406ae0:	add	x0, x0, #0xb88
  406ae4:	bl	402520 <_nc_warning@plt>
  406ae8:	ldur	x8, [x29, #-8]
  406aec:	ldr	x8, [x8, #32]
  406af0:	ldr	x8, [x8, #304]
  406af4:	cbz	x8, 406b44 <tigetstr@plt+0x4484>
  406af8:	ldur	x8, [x29, #-8]
  406afc:	ldr	x8, [x8, #32]
  406b00:	ldr	x8, [x8, #304]
  406b04:	mov	x9, #0xffffffffffffffff    	// #-1
  406b08:	cmp	x8, x9
  406b0c:	b.eq	406b44 <tigetstr@plt+0x4484>  // b.none
  406b10:	ldur	x8, [x29, #-8]
  406b14:	ldr	x8, [x8, #32]
  406b18:	ldr	x8, [x8, #304]
  406b1c:	cbz	x8, 406b38 <tigetstr@plt+0x4478>
  406b20:	ldur	x8, [x29, #-8]
  406b24:	ldr	x8, [x8, #32]
  406b28:	ldr	x8, [x8, #304]
  406b2c:	mov	x9, #0xffffffffffffffff    	// #-1
  406b30:	cmp	x8, x9
  406b34:	b.ne	406b44 <tigetstr@plt+0x4484>  // b.any
  406b38:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406b3c:	add	x0, x0, #0xb88
  406b40:	bl	402520 <_nc_warning@plt>
  406b44:	ldur	x8, [x29, #-8]
  406b48:	ldr	x8, [x8, #32]
  406b4c:	ldr	x8, [x8, #200]
  406b50:	mov	x9, #0xffffffffffffffff    	// #-1
  406b54:	cmp	x8, x9
  406b58:	b.eq	406bd4 <tigetstr@plt+0x4514>  // b.none
  406b5c:	ldur	x8, [x29, #-8]
  406b60:	ldr	x8, [x8, #32]
  406b64:	ldr	x8, [x8, #200]
  406b68:	cbz	x8, 406bd4 <tigetstr@plt+0x4514>
  406b6c:	ldur	x8, [x29, #-8]
  406b70:	ldr	x8, [x8, #32]
  406b74:	ldr	x1, [x8, #200]
  406b78:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406b7c:	add	x0, x0, #0xbbb
  406b80:	bl	4024b0 <strcmp@plt>
  406b84:	cbnz	w0, 406b94 <tigetstr@plt+0x44d4>
  406b88:	mov	w8, #0x2                   	// #2
  406b8c:	str	w8, [sp, #12]
  406b90:	b	406bcc <tigetstr@plt+0x450c>
  406b94:	ldur	x8, [x29, #-8]
  406b98:	ldr	x8, [x8, #32]
  406b9c:	ldr	x1, [x8, #200]
  406ba0:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406ba4:	add	x0, x0, #0xbbf
  406ba8:	bl	4024b0 <strcmp@plt>
  406bac:	mov	w9, wzr
  406bb0:	cmp	w0, #0x0
  406bb4:	cset	w10, ne  // ne = any
  406bb8:	eor	w10, w10, #0x1
  406bbc:	mov	w11, #0x1                   	// #1
  406bc0:	tst	w10, #0x1
  406bc4:	csel	w9, w11, w9, ne  // ne = any
  406bc8:	str	w9, [sp, #12]
  406bcc:	ldr	w8, [sp, #12]
  406bd0:	stur	w8, [x29, #-12]
  406bd4:	ldur	x8, [x29, #-8]
  406bd8:	ldr	x8, [x8, #32]
  406bdc:	ldr	x8, [x8, #304]
  406be0:	mov	x9, #0xffffffffffffffff    	// #-1
  406be4:	cmp	x8, x9
  406be8:	b.eq	406c64 <tigetstr@plt+0x45a4>  // b.none
  406bec:	ldur	x8, [x29, #-8]
  406bf0:	ldr	x8, [x8, #32]
  406bf4:	ldr	x8, [x8, #304]
  406bf8:	cbz	x8, 406c64 <tigetstr@plt+0x45a4>
  406bfc:	ldur	x8, [x29, #-8]
  406c00:	ldr	x8, [x8, #32]
  406c04:	ldr	x1, [x8, #304]
  406c08:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406c0c:	add	x0, x0, #0xbc1
  406c10:	bl	4024b0 <strcmp@plt>
  406c14:	cbnz	w0, 406c24 <tigetstr@plt+0x4564>
  406c18:	mov	w8, #0x2                   	// #2
  406c1c:	str	w8, [sp, #8]
  406c20:	b	406c5c <tigetstr@plt+0x459c>
  406c24:	ldur	x8, [x29, #-8]
  406c28:	ldr	x8, [x8, #32]
  406c2c:	ldr	x1, [x8, #304]
  406c30:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406c34:	add	x0, x0, #0xbc5
  406c38:	bl	4024b0 <strcmp@plt>
  406c3c:	mov	w9, wzr
  406c40:	cmp	w0, #0x0
  406c44:	cset	w10, ne  // ne = any
  406c48:	eor	w10, w10, #0x1
  406c4c:	mov	w11, #0x1                   	// #1
  406c50:	tst	w10, #0x1
  406c54:	csel	w9, w11, w9, ne  // ne = any
  406c58:	str	w9, [sp, #8]
  406c5c:	ldr	w8, [sp, #8]
  406c60:	stur	w8, [x29, #-16]
  406c64:	ldur	x8, [x29, #-8]
  406c68:	ldr	x8, [x8, #32]
  406c6c:	ldr	x8, [x8, #1240]
  406c70:	mov	x9, #0xffffffffffffffff    	// #-1
  406c74:	cmp	x8, x9
  406c78:	b.eq	406cc4 <tigetstr@plt+0x4604>  // b.none
  406c7c:	ldur	x8, [x29, #-8]
  406c80:	ldr	x8, [x8, #32]
  406c84:	ldr	x8, [x8, #1240]
  406c88:	cbz	x8, 406cc4 <tigetstr@plt+0x4604>
  406c8c:	ldur	x8, [x29, #-8]
  406c90:	ldr	x8, [x8, #32]
  406c94:	ldr	x1, [x8, #1240]
  406c98:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406c9c:	add	x0, x0, #0xbc7
  406ca0:	bl	4024b0 <strcmp@plt>
  406ca4:	mov	w9, wzr
  406ca8:	cmp	w0, #0x0
  406cac:	cset	w10, ne  // ne = any
  406cb0:	eor	w10, w10, #0x1
  406cb4:	mov	w11, #0x2                   	// #2
  406cb8:	tst	w10, #0x1
  406cbc:	csel	w9, w11, w9, ne  // ne = any
  406cc0:	stur	w9, [x29, #-20]
  406cc4:	ldur	w8, [x29, #-16]
  406cc8:	cbz	w8, 406cf0 <tigetstr@plt+0x4630>
  406ccc:	ldur	w8, [x29, #-12]
  406cd0:	cbz	w8, 406cf0 <tigetstr@plt+0x4630>
  406cd4:	ldur	w8, [x29, #-16]
  406cd8:	ldur	w9, [x29, #-12]
  406cdc:	cmp	w8, w9
  406ce0:	b.eq	406cf0 <tigetstr@plt+0x4630>  // b.none
  406ce4:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406ce8:	add	x0, x0, #0xbce
  406cec:	bl	402520 <_nc_warning@plt>
  406cf0:	ldur	w8, [x29, #-16]
  406cf4:	cmp	w8, #0x2
  406cf8:	b.ne	406d1c <tigetstr@plt+0x465c>  // b.any
  406cfc:	ldur	w8, [x29, #-12]
  406d00:	cmp	w8, #0x2
  406d04:	b.ne	406d1c <tigetstr@plt+0x465c>  // b.any
  406d08:	ldur	w8, [x29, #-20]
  406d0c:	cbz	w8, 406d1c <tigetstr@plt+0x465c>
  406d10:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406d14:	add	x0, x0, #0xbeb
  406d18:	bl	402520 <_nc_warning@plt>
  406d1c:	ldur	w8, [x29, #-16]
  406d20:	cmp	w8, #0x1
  406d24:	b.ne	406d48 <tigetstr@plt+0x4688>  // b.any
  406d28:	ldur	w8, [x29, #-12]
  406d2c:	cmp	w8, #0x1
  406d30:	b.ne	406d48 <tigetstr@plt+0x4688>  // b.any
  406d34:	ldur	w8, [x29, #-20]
  406d38:	cbnz	w8, 406d48 <tigetstr@plt+0x4688>
  406d3c:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406d40:	add	x0, x0, #0xc0c
  406d44:	bl	402520 <_nc_warning@plt>
  406d48:	ldur	x8, [x29, #-8]
  406d4c:	ldr	x8, [x8, #32]
  406d50:	ldr	x8, [x8, #1168]
  406d54:	mov	x9, #0xffffffffffffffff    	// #-1
  406d58:	cmp	x8, x9
  406d5c:	b.eq	406eac <tigetstr@plt+0x47ec>  // b.none
  406d60:	ldur	x8, [x29, #-8]
  406d64:	ldr	x8, [x8, #32]
  406d68:	ldr	x8, [x8, #1168]
  406d6c:	cbz	x8, 406eac <tigetstr@plt+0x47ec>
  406d70:	adrp	x8, 412000 <tigetstr@plt+0xf940>
  406d74:	add	x8, x8, #0xc32
  406d78:	stur	x8, [x29, #-32]
  406d7c:	add	x0, sp, #0x120
  406d80:	mov	w9, wzr
  406d84:	mov	w1, w9
  406d88:	mov	x2, #0x100                 	// #256
  406d8c:	bl	402340 <memset@plt>
  406d90:	ldur	x8, [x29, #-8]
  406d94:	ldr	x8, [x8, #32]
  406d98:	ldr	x8, [x8, #1168]
  406d9c:	str	x8, [sp, #24]
  406da0:	ldr	x8, [sp, #24]
  406da4:	ldrb	w9, [x8]
  406da8:	cbz	w9, 406df8 <tigetstr@plt+0x4738>
  406dac:	ldr	x8, [sp, #24]
  406db0:	ldrb	w9, [x8, #1]
  406db4:	cbnz	w9, 406dc8 <tigetstr@plt+0x4708>
  406db8:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406dbc:	add	x0, x0, #0xc3e
  406dc0:	bl	402520 <_nc_warning@plt>
  406dc4:	b	406df8 <tigetstr@plt+0x4738>
  406dc8:	ldr	x8, [sp, #24]
  406dcc:	ldrb	w9, [x8, #1]
  406dd0:	ldr	x8, [sp, #24]
  406dd4:	ldrb	w10, [x8]
  406dd8:	mov	w8, w10
  406ddc:	add	x11, sp, #0x120
  406de0:	add	x8, x11, x8
  406de4:	strb	w9, [x8]
  406de8:	ldr	x8, [sp, #24]
  406dec:	add	x8, x8, #0x2
  406df0:	str	x8, [sp, #24]
  406df4:	b	406da0 <tigetstr@plt+0x46e0>
  406df8:	ldrb	w8, [sp, #361]
  406dfc:	cbz	w8, 406e18 <tigetstr@plt+0x4758>
  406e00:	add	x8, sp, #0x120
  406e04:	ldrb	w9, [x8, #105]
  406e08:	cbnz	w9, 406e18 <tigetstr@plt+0x4758>
  406e0c:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406e10:	add	x0, x0, #0xc60
  406e14:	bl	402520 <_nc_warning@plt>
  406e18:	ldur	x8, [x29, #-32]
  406e1c:	str	x8, [sp, #24]
  406e20:	add	x8, sp, #0x20
  406e24:	str	x8, [sp, #16]
  406e28:	ldr	x8, [sp, #24]
  406e2c:	ldrb	w9, [x8]
  406e30:	cbz	w9, 406e78 <tigetstr@plt+0x47b8>
  406e34:	ldr	x8, [sp, #24]
  406e38:	ldrb	w9, [x8]
  406e3c:	mov	w8, w9
  406e40:	add	x10, sp, #0x120
  406e44:	add	x8, x10, x8
  406e48:	ldrb	w9, [x8]
  406e4c:	cbnz	w9, 406e68 <tigetstr@plt+0x47a8>
  406e50:	ldr	x8, [sp, #24]
  406e54:	ldrb	w9, [x8]
  406e58:	ldr	x8, [sp, #16]
  406e5c:	add	x10, x8, #0x1
  406e60:	str	x10, [sp, #16]
  406e64:	strb	w9, [x8]
  406e68:	ldr	x8, [sp, #24]
  406e6c:	add	x8, x8, #0x1
  406e70:	str	x8, [sp, #24]
  406e74:	b	406e28 <tigetstr@plt+0x4768>
  406e78:	ldr	x8, [sp, #16]
  406e7c:	mov	w9, #0x0                   	// #0
  406e80:	strb	w9, [x8]
  406e84:	ldrb	w9, [sp, #32]
  406e88:	cbz	w9, 406eac <tigetstr@plt+0x47ec>
  406e8c:	ldur	x1, [x29, #-32]
  406e90:	add	x0, sp, #0x20
  406e94:	bl	4024b0 <strcmp@plt>
  406e98:	cbz	w0, 406eac <tigetstr@plt+0x47ec>
  406e9c:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406ea0:	add	x0, x0, #0xc8f
  406ea4:	add	x1, sp, #0x20
  406ea8:	bl	402520 <_nc_warning@plt>
  406eac:	add	sp, sp, #0x240
  406eb0:	ldr	x28, [sp, #16]
  406eb4:	ldp	x29, x30, [sp], #32
  406eb8:	ret
  406ebc:	sub	sp, sp, #0x40
  406ec0:	stp	x29, x30, [sp, #48]
  406ec4:	add	x29, sp, #0x30
  406ec8:	stur	x0, [x29, #-8]
  406ecc:	ldur	x8, [x29, #-8]
  406ed0:	ldr	x8, [x8, #24]
  406ed4:	ldr	w9, [x8, #52]
  406ed8:	cmp	w9, #0x0
  406edc:	cset	w9, gt
  406ee0:	and	w9, w9, #0x1
  406ee4:	ldur	x8, [x29, #-8]
  406ee8:	ldr	x8, [x8, #24]
  406eec:	ldr	w10, [x8, #56]
  406ef0:	cmp	w10, #0x0
  406ef4:	cset	w10, gt
  406ef8:	and	w10, w10, #0x1
  406efc:	cmp	w9, w10
  406f00:	b.ne	406f34 <tigetstr@plt+0x4874>  // b.any
  406f04:	ldur	x8, [x29, #-8]
  406f08:	ldr	x8, [x8, #24]
  406f0c:	ldr	w9, [x8, #52]
  406f10:	ldur	x8, [x29, #-8]
  406f14:	ldr	x8, [x8, #24]
  406f18:	ldr	w10, [x8, #56]
  406f1c:	cmp	w9, w10
  406f20:	b.le	406f58 <tigetstr@plt+0x4898>
  406f24:	ldur	x8, [x29, #-8]
  406f28:	ldr	x8, [x8, #32]
  406f2c:	ldr	x8, [x8, #2400]
  406f30:	cbnz	x8, 406f58 <tigetstr@plt+0x4898>
  406f34:	ldur	x8, [x29, #-8]
  406f38:	ldr	x8, [x8, #24]
  406f3c:	ldr	w1, [x8, #52]
  406f40:	ldur	x8, [x29, #-8]
  406f44:	ldr	x8, [x8, #24]
  406f48:	ldr	w2, [x8, #56]
  406f4c:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406f50:	add	x0, x0, #0xcbd
  406f54:	bl	402520 <_nc_warning@plt>
  406f58:	ldur	x8, [x29, #-8]
  406f5c:	ldr	x8, [x8, #32]
  406f60:	ldr	x8, [x8, #2424]
  406f64:	cbz	x8, 406fb4 <tigetstr@plt+0x48f4>
  406f68:	ldur	x8, [x29, #-8]
  406f6c:	ldr	x8, [x8, #32]
  406f70:	ldr	x8, [x8, #2424]
  406f74:	mov	x9, #0xffffffffffffffff    	// #-1
  406f78:	cmp	x8, x9
  406f7c:	b.eq	406fb4 <tigetstr@plt+0x48f4>  // b.none
  406f80:	ldur	x8, [x29, #-8]
  406f84:	ldr	x8, [x8, #32]
  406f88:	ldr	x8, [x8, #2416]
  406f8c:	cbz	x8, 406fa8 <tigetstr@plt+0x48e8>
  406f90:	ldur	x8, [x29, #-8]
  406f94:	ldr	x8, [x8, #32]
  406f98:	ldr	x8, [x8, #2416]
  406f9c:	mov	x9, #0xffffffffffffffff    	// #-1
  406fa0:	cmp	x8, x9
  406fa4:	b.ne	406fb4 <tigetstr@plt+0x48f4>  // b.any
  406fa8:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  406fac:	add	x0, x0, #0xcf8
  406fb0:	bl	402520 <_nc_warning@plt>
  406fb4:	ldur	x8, [x29, #-8]
  406fb8:	ldr	x8, [x8, #32]
  406fbc:	ldr	x8, [x8, #2416]
  406fc0:	cbz	x8, 407010 <tigetstr@plt+0x4950>
  406fc4:	ldur	x8, [x29, #-8]
  406fc8:	ldr	x8, [x8, #32]
  406fcc:	ldr	x8, [x8, #2416]
  406fd0:	mov	x9, #0xffffffffffffffff    	// #-1
  406fd4:	cmp	x8, x9
  406fd8:	b.eq	407010 <tigetstr@plt+0x4950>  // b.none
  406fdc:	ldur	x8, [x29, #-8]
  406fe0:	ldr	x8, [x8, #32]
  406fe4:	ldr	x8, [x8, #2424]
  406fe8:	cbz	x8, 407004 <tigetstr@plt+0x4944>
  406fec:	ldur	x8, [x29, #-8]
  406ff0:	ldr	x8, [x8, #32]
  406ff4:	ldr	x8, [x8, #2424]
  406ff8:	mov	x9, #0xffffffffffffffff    	// #-1
  406ffc:	cmp	x8, x9
  407000:	b.ne	407010 <tigetstr@plt+0x4950>  // b.any
  407004:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  407008:	add	x0, x0, #0xd1d
  40700c:	bl	402520 <_nc_warning@plt>
  407010:	ldur	x8, [x29, #-8]
  407014:	ldr	x8, [x8, #32]
  407018:	ldr	x8, [x8, #2880]
  40701c:	cbz	x8, 40706c <tigetstr@plt+0x49ac>
  407020:	ldur	x8, [x29, #-8]
  407024:	ldr	x8, [x8, #32]
  407028:	ldr	x8, [x8, #2880]
  40702c:	mov	x9, #0xffffffffffffffff    	// #-1
  407030:	cmp	x8, x9
  407034:	b.eq	40706c <tigetstr@plt+0x49ac>  // b.none
  407038:	ldur	x8, [x29, #-8]
  40703c:	ldr	x8, [x8, #32]
  407040:	ldr	x8, [x8, #2872]
  407044:	cbz	x8, 407060 <tigetstr@plt+0x49a0>
  407048:	ldur	x8, [x29, #-8]
  40704c:	ldr	x8, [x8, #32]
  407050:	ldr	x8, [x8, #2872]
  407054:	mov	x9, #0xffffffffffffffff    	// #-1
  407058:	cmp	x8, x9
  40705c:	b.ne	40706c <tigetstr@plt+0x49ac>  // b.any
  407060:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  407064:	add	x0, x0, #0xd42
  407068:	bl	402520 <_nc_warning@plt>
  40706c:	ldur	x8, [x29, #-8]
  407070:	ldr	x8, [x8, #32]
  407074:	ldr	x8, [x8, #2872]
  407078:	cbz	x8, 4070c8 <tigetstr@plt+0x4a08>
  40707c:	ldur	x8, [x29, #-8]
  407080:	ldr	x8, [x8, #32]
  407084:	ldr	x8, [x8, #2872]
  407088:	mov	x9, #0xffffffffffffffff    	// #-1
  40708c:	cmp	x8, x9
  407090:	b.eq	4070c8 <tigetstr@plt+0x4a08>  // b.none
  407094:	ldur	x8, [x29, #-8]
  407098:	ldr	x8, [x8, #32]
  40709c:	ldr	x8, [x8, #2880]
  4070a0:	cbz	x8, 4070bc <tigetstr@plt+0x49fc>
  4070a4:	ldur	x8, [x29, #-8]
  4070a8:	ldr	x8, [x8, #32]
  4070ac:	ldr	x8, [x8, #2880]
  4070b0:	mov	x9, #0xffffffffffffffff    	// #-1
  4070b4:	cmp	x8, x9
  4070b8:	b.ne	4070c8 <tigetstr@plt+0x4a08>  // b.any
  4070bc:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4070c0:	add	x0, x0, #0xd6b
  4070c4:	bl	402520 <_nc_warning@plt>
  4070c8:	ldur	x8, [x29, #-8]
  4070cc:	ldr	x8, [x8, #32]
  4070d0:	ldr	x8, [x8, #2400]
  4070d4:	cbz	x8, 407124 <tigetstr@plt+0x4a64>
  4070d8:	ldur	x8, [x29, #-8]
  4070dc:	ldr	x8, [x8, #32]
  4070e0:	ldr	x8, [x8, #2400]
  4070e4:	mov	x9, #0xffffffffffffffff    	// #-1
  4070e8:	cmp	x8, x9
  4070ec:	b.eq	407124 <tigetstr@plt+0x4a64>  // b.none
  4070f0:	ldur	x8, [x29, #-8]
  4070f4:	ldr	x8, [x8, #32]
  4070f8:	ldr	x8, [x8, #2408]
  4070fc:	cbz	x8, 407118 <tigetstr@plt+0x4a58>
  407100:	ldur	x8, [x29, #-8]
  407104:	ldr	x8, [x8, #32]
  407108:	ldr	x8, [x8, #2408]
  40710c:	mov	x9, #0xffffffffffffffff    	// #-1
  407110:	cmp	x8, x9
  407114:	b.ne	407124 <tigetstr@plt+0x4a64>  // b.any
  407118:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  40711c:	add	x0, x0, #0xd94
  407120:	bl	402520 <_nc_warning@plt>
  407124:	ldur	x8, [x29, #-8]
  407128:	ldr	x8, [x8, #32]
  40712c:	ldr	x8, [x8, #2408]
  407130:	cbz	x8, 407180 <tigetstr@plt+0x4ac0>
  407134:	ldur	x8, [x29, #-8]
  407138:	ldr	x8, [x8, #32]
  40713c:	ldr	x8, [x8, #2408]
  407140:	mov	x9, #0xffffffffffffffff    	// #-1
  407144:	cmp	x8, x9
  407148:	b.eq	407180 <tigetstr@plt+0x4ac0>  // b.none
  40714c:	ldur	x8, [x29, #-8]
  407150:	ldr	x8, [x8, #32]
  407154:	ldr	x8, [x8, #2400]
  407158:	cbz	x8, 407174 <tigetstr@plt+0x4ab4>
  40715c:	ldur	x8, [x29, #-8]
  407160:	ldr	x8, [x8, #32]
  407164:	ldr	x8, [x8, #2400]
  407168:	mov	x9, #0xffffffffffffffff    	// #-1
  40716c:	cmp	x8, x9
  407170:	b.ne	407180 <tigetstr@plt+0x4ac0>  // b.any
  407174:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  407178:	add	x0, x0, #0xdba
  40717c:	bl	402520 <_nc_warning@plt>
  407180:	ldur	x8, [x29, #-8]
  407184:	ldr	x8, [x8, #32]
  407188:	ldr	x8, [x8, #2416]
  40718c:	mov	x9, #0xffffffffffffffff    	// #-1
  407190:	cmp	x8, x9
  407194:	b.eq	40723c <tigetstr@plt+0x4b7c>  // b.none
  407198:	ldur	x8, [x29, #-8]
  40719c:	ldr	x8, [x8, #32]
  4071a0:	ldr	x8, [x8, #2416]
  4071a4:	cbz	x8, 40723c <tigetstr@plt+0x4b7c>
  4071a8:	ldur	x8, [x29, #-8]
  4071ac:	ldr	x8, [x8, #32]
  4071b0:	ldr	x8, [x8, #2872]
  4071b4:	mov	x9, #0xffffffffffffffff    	// #-1
  4071b8:	cmp	x8, x9
  4071bc:	b.eq	40723c <tigetstr@plt+0x4b7c>  // b.none
  4071c0:	ldur	x8, [x29, #-8]
  4071c4:	ldr	x8, [x8, #32]
  4071c8:	ldr	x8, [x8, #2872]
  4071cc:	cbz	x8, 40723c <tigetstr@plt+0x4b7c>
  4071d0:	ldur	x8, [x29, #-8]
  4071d4:	ldr	x8, [x8, #32]
  4071d8:	ldr	x0, [x8, #2416]
  4071dc:	ldur	x8, [x29, #-8]
  4071e0:	ldr	x8, [x8, #32]
  4071e4:	ldr	x1, [x8, #2872]
  4071e8:	bl	402580 <_nc_capcmp@plt>
  4071ec:	cbnz	w0, 407200 <tigetstr@plt+0x4b40>
  4071f0:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4071f4:	add	x0, x0, #0xde0
  4071f8:	bl	402520 <_nc_warning@plt>
  4071fc:	b	40723c <tigetstr@plt+0x4b7c>
  407200:	ldur	x8, [x29, #-8]
  407204:	ldr	x8, [x8, #32]
  407208:	ldr	x0, [x8, #2416]
  40720c:	ldur	x8, [x29, #-8]
  407210:	ldr	x8, [x8, #32]
  407214:	ldr	x1, [x8, #2872]
  407218:	ldur	x8, [x29, #-8]
  40721c:	ldr	x8, [x8, #24]
  407220:	ldr	w2, [x8, #52]
  407224:	bl	40a80c <tigetstr@plt+0x814c>
  407228:	tbnz	w0, #0, 407230 <tigetstr@plt+0x4b70>
  40722c:	b	40723c <tigetstr@plt+0x4b7c>
  407230:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  407234:	add	x0, x0, #0xe04
  407238:	bl	402520 <_nc_warning@plt>
  40723c:	ldur	x8, [x29, #-8]
  407240:	ldr	x8, [x8, #32]
  407244:	ldr	x8, [x8, #2424]
  407248:	mov	x9, #0xffffffffffffffff    	// #-1
  40724c:	cmp	x8, x9
  407250:	b.eq	4072f8 <tigetstr@plt+0x4c38>  // b.none
  407254:	ldur	x8, [x29, #-8]
  407258:	ldr	x8, [x8, #32]
  40725c:	ldr	x8, [x8, #2424]
  407260:	cbz	x8, 4072f8 <tigetstr@plt+0x4c38>
  407264:	ldur	x8, [x29, #-8]
  407268:	ldr	x8, [x8, #32]
  40726c:	ldr	x8, [x8, #2880]
  407270:	mov	x9, #0xffffffffffffffff    	// #-1
  407274:	cmp	x8, x9
  407278:	b.eq	4072f8 <tigetstr@plt+0x4c38>  // b.none
  40727c:	ldur	x8, [x29, #-8]
  407280:	ldr	x8, [x8, #32]
  407284:	ldr	x8, [x8, #2880]
  407288:	cbz	x8, 4072f8 <tigetstr@plt+0x4c38>
  40728c:	ldur	x8, [x29, #-8]
  407290:	ldr	x8, [x8, #32]
  407294:	ldr	x0, [x8, #2424]
  407298:	ldur	x8, [x29, #-8]
  40729c:	ldr	x8, [x8, #32]
  4072a0:	ldr	x1, [x8, #2880]
  4072a4:	bl	402580 <_nc_capcmp@plt>
  4072a8:	cbnz	w0, 4072bc <tigetstr@plt+0x4bfc>
  4072ac:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4072b0:	add	x0, x0, #0xe1e
  4072b4:	bl	402520 <_nc_warning@plt>
  4072b8:	b	4072f8 <tigetstr@plt+0x4c38>
  4072bc:	ldur	x8, [x29, #-8]
  4072c0:	ldr	x8, [x8, #32]
  4072c4:	ldr	x0, [x8, #2424]
  4072c8:	ldur	x8, [x29, #-8]
  4072cc:	ldr	x8, [x8, #32]
  4072d0:	ldr	x1, [x8, #2880]
  4072d4:	ldur	x8, [x29, #-8]
  4072d8:	ldr	x8, [x8, #24]
  4072dc:	ldr	w2, [x8, #52]
  4072e0:	bl	40a80c <tigetstr@plt+0x814c>
  4072e4:	tbnz	w0, #0, 4072ec <tigetstr@plt+0x4c2c>
  4072e8:	b	4072f8 <tigetstr@plt+0x4c38>
  4072ec:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4072f0:	add	x0, x0, #0xe42
  4072f4:	bl	402520 <_nc_warning@plt>
  4072f8:	ldur	x8, [x29, #-8]
  4072fc:	ldr	x8, [x8, #24]
  407300:	ldr	w9, [x8, #52]
  407304:	cmp	w9, #0x0
  407308:	cset	w9, lt  // lt = tstop
  40730c:	tbnz	w9, #0, 407434 <tigetstr@plt+0x4d74>
  407310:	ldur	x8, [x29, #-8]
  407314:	ldr	x8, [x8, #24]
  407318:	ldr	w9, [x8, #56]
  40731c:	cmp	w9, #0x0
  407320:	cset	w9, lt  // lt = tstop
  407324:	tbnz	w9, #0, 407434 <tigetstr@plt+0x4d74>
  407328:	ldur	x8, [x29, #-8]
  40732c:	ldr	x8, [x8, #32]
  407330:	ldr	x8, [x8, #2416]
  407334:	mov	x9, #0xffffffffffffffff    	// #-1
  407338:	cmp	x8, x9
  40733c:	b.eq	407378 <tigetstr@plt+0x4cb8>  // b.none
  407340:	ldur	x8, [x29, #-8]
  407344:	ldr	x8, [x8, #32]
  407348:	ldr	x8, [x8, #2416]
  40734c:	cbz	x8, 407378 <tigetstr@plt+0x4cb8>
  407350:	ldur	x8, [x29, #-8]
  407354:	ldr	x8, [x8, #32]
  407358:	ldr	x8, [x8, #2424]
  40735c:	mov	x9, #0xffffffffffffffff    	// #-1
  407360:	cmp	x8, x9
  407364:	b.eq	407378 <tigetstr@plt+0x4cb8>  // b.none
  407368:	ldur	x8, [x29, #-8]
  40736c:	ldr	x8, [x8, #32]
  407370:	ldr	x8, [x8, #2424]
  407374:	cbnz	x8, 4073d8 <tigetstr@plt+0x4d18>
  407378:	ldur	x8, [x29, #-8]
  40737c:	ldr	x8, [x8, #32]
  407380:	ldr	x8, [x8, #2872]
  407384:	mov	x9, #0xffffffffffffffff    	// #-1
  407388:	cmp	x8, x9
  40738c:	b.eq	4073c8 <tigetstr@plt+0x4d08>  // b.none
  407390:	ldur	x8, [x29, #-8]
  407394:	ldr	x8, [x8, #32]
  407398:	ldr	x8, [x8, #2872]
  40739c:	cbz	x8, 4073c8 <tigetstr@plt+0x4d08>
  4073a0:	ldur	x8, [x29, #-8]
  4073a4:	ldr	x8, [x8, #32]
  4073a8:	ldr	x8, [x8, #2880]
  4073ac:	mov	x9, #0xffffffffffffffff    	// #-1
  4073b0:	cmp	x8, x9
  4073b4:	b.eq	4073c8 <tigetstr@plt+0x4d08>  // b.none
  4073b8:	ldur	x8, [x29, #-8]
  4073bc:	ldr	x8, [x8, #32]
  4073c0:	ldr	x8, [x8, #2880]
  4073c4:	cbnz	x8, 4073d8 <tigetstr@plt+0x4d18>
  4073c8:	ldur	x8, [x29, #-8]
  4073cc:	ldr	x8, [x8, #32]
  4073d0:	ldr	x8, [x8, #2408]
  4073d4:	cbz	x8, 407434 <tigetstr@plt+0x4d74>
  4073d8:	ldur	x8, [x29, #-8]
  4073dc:	ldr	x8, [x8, #32]
  4073e0:	ldr	x8, [x8, #2376]
  4073e4:	mov	x9, #0xffffffffffffffff    	// #-1
  4073e8:	cmp	x8, x9
  4073ec:	b.eq	407400 <tigetstr@plt+0x4d40>  // b.none
  4073f0:	ldur	x8, [x29, #-8]
  4073f4:	ldr	x8, [x8, #32]
  4073f8:	ldr	x8, [x8, #2376]
  4073fc:	cbnz	x8, 407434 <tigetstr@plt+0x4d74>
  407400:	ldur	x8, [x29, #-8]
  407404:	ldr	x8, [x8, #32]
  407408:	ldr	x8, [x8, #2384]
  40740c:	mov	x9, #0xffffffffffffffff    	// #-1
  407410:	cmp	x8, x9
  407414:	b.eq	407428 <tigetstr@plt+0x4d68>  // b.none
  407418:	ldur	x8, [x29, #-8]
  40741c:	ldr	x8, [x8, #32]
  407420:	ldr	x8, [x8, #2384]
  407424:	cbnz	x8, 407434 <tigetstr@plt+0x4d74>
  407428:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  40742c:	add	x0, x0, #0xe5c
  407430:	bl	402520 <_nc_warning@plt>
  407434:	ldur	x8, [x29, #-8]
  407438:	ldr	x8, [x8, #16]
  40743c:	ldrb	w9, [x8, #27]
  407440:	cbz	w9, 4074a4 <tigetstr@plt+0x4de4>
  407444:	ldur	x8, [x29, #-8]
  407448:	ldr	x8, [x8, #32]
  40744c:	ldr	x8, [x8, #2400]
  407450:	mov	x9, #0xffffffffffffffff    	// #-1
  407454:	cmp	x8, x9
  407458:	b.eq	40746c <tigetstr@plt+0x4dac>  // b.none
  40745c:	ldur	x8, [x29, #-8]
  407460:	ldr	x8, [x8, #32]
  407464:	ldr	x8, [x8, #2400]
  407468:	cbnz	x8, 4074a0 <tigetstr@plt+0x4de0>
  40746c:	ldur	x8, [x29, #-8]
  407470:	ldr	x8, [x8, #32]
  407474:	ldr	x8, [x8, #2392]
  407478:	mov	x9, #0xffffffffffffffff    	// #-1
  40747c:	cmp	x8, x9
  407480:	b.eq	407494 <tigetstr@plt+0x4dd4>  // b.none
  407484:	ldur	x8, [x29, #-8]
  407488:	ldr	x8, [x8, #32]
  40748c:	ldr	x8, [x8, #2392]
  407490:	cbnz	x8, 4074a0 <tigetstr@plt+0x4de0>
  407494:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  407498:	add	x0, x0, #0xe8e
  40749c:	bl	402520 <_nc_warning@plt>
  4074a0:	b	407500 <tigetstr@plt+0x4e40>
  4074a4:	ldur	x8, [x29, #-8]
  4074a8:	ldr	x8, [x8, #32]
  4074ac:	ldr	x8, [x8, #2400]
  4074b0:	mov	x9, #0xffffffffffffffff    	// #-1
  4074b4:	cmp	x8, x9
  4074b8:	b.eq	4074cc <tigetstr@plt+0x4e0c>  // b.none
  4074bc:	ldur	x8, [x29, #-8]
  4074c0:	ldr	x8, [x8, #32]
  4074c4:	ldr	x8, [x8, #2400]
  4074c8:	cbnz	x8, 4074f4 <tigetstr@plt+0x4e34>
  4074cc:	ldur	x8, [x29, #-8]
  4074d0:	ldr	x8, [x8, #32]
  4074d4:	ldr	x8, [x8, #2392]
  4074d8:	mov	x9, #0xffffffffffffffff    	// #-1
  4074dc:	cmp	x8, x9
  4074e0:	b.eq	407500 <tigetstr@plt+0x4e40>  // b.none
  4074e4:	ldur	x8, [x29, #-8]
  4074e8:	ldr	x8, [x8, #32]
  4074ec:	ldr	x8, [x8, #2392]
  4074f0:	cbz	x8, 407500 <tigetstr@plt+0x4e40>
  4074f4:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4074f8:	add	x0, x0, #0xebb
  4074fc:	bl	402520 <_nc_warning@plt>
  407500:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  407504:	add	x0, x0, #0xedf
  407508:	bl	4026c0 <tigetstr@plt>
  40750c:	stur	x0, [x29, #-16]
  407510:	ldur	x8, [x29, #-16]
  407514:	mov	x9, #0xffffffffffffffff    	// #-1
  407518:	cmp	x8, x9
  40751c:	b.eq	407598 <tigetstr@plt+0x4ed8>  // b.none
  407520:	ldur	x8, [x29, #-16]
  407524:	cbz	x8, 407598 <tigetstr@plt+0x4ed8>
  407528:	ldur	x0, [x29, #-16]
  40752c:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  407530:	add	x1, x1, #0xee3
  407534:	sub	x2, x29, #0x14
  407538:	add	x3, sp, #0x18
  40753c:	add	x4, sp, #0x14
  407540:	add	x5, sp, #0x13
  407544:	bl	4025d0 <__isoc99_sscanf@plt>
  407548:	str	w0, [sp, #12]
  40754c:	ldr	w8, [sp, #12]
  407550:	cmp	w8, #0x3
  407554:	b.ne	407588 <tigetstr@plt+0x4ec8>  // b.any
  407558:	ldur	w8, [x29, #-20]
  40755c:	cmp	w8, #0x0
  407560:	cset	w8, le
  407564:	tbnz	w8, #0, 407588 <tigetstr@plt+0x4ec8>
  407568:	ldr	w8, [sp, #24]
  40756c:	cmp	w8, #0x0
  407570:	cset	w8, le
  407574:	tbnz	w8, #0, 407588 <tigetstr@plt+0x4ec8>
  407578:	ldr	w8, [sp, #20]
  40757c:	cmp	w8, #0x0
  407580:	cset	w8, gt
  407584:	tbnz	w8, #0, 407598 <tigetstr@plt+0x4ed8>
  407588:	ldur	x1, [x29, #-16]
  40758c:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  407590:	add	x0, x0, #0xeee
  407594:	bl	402520 <_nc_warning@plt>
  407598:	ldp	x29, x30, [sp, #48]
  40759c:	add	sp, sp, #0x40
  4075a0:	ret
  4075a4:	sub	sp, sp, #0x50
  4075a8:	stp	x29, x30, [sp, #64]
  4075ac:	add	x29, sp, #0x40
  4075b0:	stur	x0, [x29, #-8]
  4075b4:	ldur	x8, [x29, #-8]
  4075b8:	ldr	x8, [x8, #16]
  4075bc:	ldrb	w9, [x8, #7]
  4075c0:	cbz	w9, 4075d8 <tigetstr@plt+0x4f18>
  4075c4:	ldur	x0, [x29, #-8]
  4075c8:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  4075cc:	add	x1, x1, #0xf16
  4075d0:	bl	40a900 <tigetstr@plt+0x8240>
  4075d4:	b	407890 <tigetstr@plt+0x51d0>
  4075d8:	ldur	x8, [x29, #-8]
  4075dc:	ldr	x8, [x8, #16]
  4075e0:	ldrb	w9, [x8, #6]
  4075e4:	cbz	w9, 4075fc <tigetstr@plt+0x4f3c>
  4075e8:	ldur	x0, [x29, #-8]
  4075ec:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  4075f0:	add	x1, x1, #0xf20
  4075f4:	bl	40a900 <tigetstr@plt+0x8240>
  4075f8:	b	407890 <tigetstr@plt+0x51d0>
  4075fc:	ldur	x8, [x29, #-8]
  407600:	ldr	x0, [x8]
  407604:	mov	w1, #0x2b                  	// #43
  407608:	bl	402530 <strchr@plt>
  40760c:	cbnz	x0, 407890 <tigetstr@plt+0x51d0>
  407610:	str	wzr, [sp, #12]
  407614:	str	wzr, [sp, #8]
  407618:	ldur	x8, [x29, #-8]
  40761c:	ldr	x8, [x8, #32]
  407620:	ldr	x8, [x8, #64]
  407624:	cbz	x8, 40764c <tigetstr@plt+0x4f8c>
  407628:	ldur	x8, [x29, #-8]
  40762c:	ldr	x8, [x8, #32]
  407630:	ldr	x8, [x8, #64]
  407634:	mov	x9, #0xffffffffffffffff    	// #-1
  407638:	cmp	x8, x9
  40763c:	b.eq	40764c <tigetstr@plt+0x4f8c>  // b.none
  407640:	ldr	w8, [sp, #12]
  407644:	add	w8, w8, #0x1
  407648:	str	w8, [sp, #12]
  40764c:	ldur	x8, [x29, #-8]
  407650:	ldr	x8, [x8, #32]
  407654:	ldr	x8, [x8, #80]
  407658:	cbz	x8, 407680 <tigetstr@plt+0x4fc0>
  40765c:	ldur	x8, [x29, #-8]
  407660:	ldr	x8, [x8, #32]
  407664:	ldr	x8, [x8, #80]
  407668:	mov	x9, #0xffffffffffffffff    	// #-1
  40766c:	cmp	x8, x9
  407670:	b.eq	407680 <tigetstr@plt+0x4fc0>  // b.none
  407674:	mov	w8, #0xa                   	// #10
  407678:	str	w8, [sp, #8]
  40767c:	str	w8, [sp, #12]
  407680:	ldur	x8, [x29, #-8]
  407684:	ldr	x8, [x8, #32]
  407688:	ldr	x8, [x8, #96]
  40768c:	cbz	x8, 4076c0 <tigetstr@plt+0x5000>
  407690:	ldur	x8, [x29, #-8]
  407694:	ldr	x8, [x8, #32]
  407698:	ldr	x8, [x8, #96]
  40769c:	mov	x9, #0xffffffffffffffff    	// #-1
  4076a0:	cmp	x8, x9
  4076a4:	b.eq	4076c0 <tigetstr@plt+0x5000>  // b.none
  4076a8:	ldr	w8, [sp, #12]
  4076ac:	add	w8, w8, #0x1
  4076b0:	str	w8, [sp, #12]
  4076b4:	ldr	w8, [sp, #8]
  4076b8:	add	w8, w8, #0x1
  4076bc:	str	w8, [sp, #8]
  4076c0:	ldur	x8, [x29, #-8]
  4076c4:	ldr	x8, [x8, #32]
  4076c8:	ldr	x8, [x8, #120]
  4076cc:	cbz	x8, 4076f4 <tigetstr@plt+0x5034>
  4076d0:	ldur	x8, [x29, #-8]
  4076d4:	ldr	x8, [x8, #32]
  4076d8:	ldr	x8, [x8, #120]
  4076dc:	mov	x9, #0xffffffffffffffff    	// #-1
  4076e0:	cmp	x8, x9
  4076e4:	b.eq	4076f4 <tigetstr@plt+0x5034>  // b.none
  4076e8:	mov	w8, #0xa                   	// #10
  4076ec:	str	w8, [sp, #8]
  4076f0:	str	w8, [sp, #12]
  4076f4:	ldur	x8, [x29, #-8]
  4076f8:	ldr	x8, [x8, #32]
  4076fc:	ldr	x8, [x8, #144]
  407700:	cbz	x8, 407734 <tigetstr@plt+0x5074>
  407704:	ldur	x8, [x29, #-8]
  407708:	ldr	x8, [x8, #32]
  40770c:	ldr	x8, [x8, #144]
  407710:	mov	x9, #0xffffffffffffffff    	// #-1
  407714:	cmp	x8, x9
  407718:	b.eq	407734 <tigetstr@plt+0x5074>  // b.none
  40771c:	ldr	w8, [sp, #12]
  407720:	add	w8, w8, #0x1
  407724:	str	w8, [sp, #12]
  407728:	ldr	w8, [sp, #8]
  40772c:	add	w8, w8, #0x1
  407730:	str	w8, [sp, #8]
  407734:	ldur	x8, [x29, #-8]
  407738:	ldr	x8, [x8, #32]
  40773c:	ldr	x8, [x8, #1016]
  407740:	cbz	x8, 407768 <tigetstr@plt+0x50a8>
  407744:	ldur	x8, [x29, #-8]
  407748:	ldr	x8, [x8, #32]
  40774c:	ldr	x8, [x8, #1016]
  407750:	mov	x9, #0xffffffffffffffff    	// #-1
  407754:	cmp	x8, x9
  407758:	b.eq	407768 <tigetstr@plt+0x50a8>  // b.none
  40775c:	ldr	w8, [sp, #8]
  407760:	add	w8, w8, #0x1
  407764:	str	w8, [sp, #8]
  407768:	ldur	x8, [x29, #-8]
  40776c:	ldr	x8, [x8, #32]
  407770:	ldr	x8, [x8, #88]
  407774:	cbz	x8, 40779c <tigetstr@plt+0x50dc>
  407778:	ldur	x8, [x29, #-8]
  40777c:	ldr	x8, [x8, #32]
  407780:	ldr	x8, [x8, #88]
  407784:	mov	x9, #0xffffffffffffffff    	// #-1
  407788:	cmp	x8, x9
  40778c:	b.eq	40779c <tigetstr@plt+0x50dc>  // b.none
  407790:	ldr	w8, [sp, #12]
  407794:	add	w8, w8, #0x1
  407798:	str	w8, [sp, #12]
  40779c:	ldur	x8, [x29, #-8]
  4077a0:	ldr	x8, [x8, #32]
  4077a4:	ldr	x8, [x8, #152]
  4077a8:	cbz	x8, 4077d0 <tigetstr@plt+0x5110>
  4077ac:	ldur	x8, [x29, #-8]
  4077b0:	ldr	x8, [x8, #32]
  4077b4:	ldr	x8, [x8, #152]
  4077b8:	mov	x9, #0xffffffffffffffff    	// #-1
  4077bc:	cmp	x8, x9
  4077c0:	b.eq	4077d0 <tigetstr@plt+0x5110>  // b.none
  4077c4:	ldr	w8, [sp, #12]
  4077c8:	add	w8, w8, #0x1
  4077cc:	str	w8, [sp, #12]
  4077d0:	ldur	x8, [x29, #-8]
  4077d4:	ldr	x8, [x8, #32]
  4077d8:	ldr	x8, [x8, #112]
  4077dc:	cbz	x8, 407804 <tigetstr@plt+0x5144>
  4077e0:	ldur	x8, [x29, #-8]
  4077e4:	ldr	x8, [x8, #32]
  4077e8:	ldr	x8, [x8, #112]
  4077ec:	mov	x9, #0xffffffffffffffff    	// #-1
  4077f0:	cmp	x8, x9
  4077f4:	b.eq	407804 <tigetstr@plt+0x5144>  // b.none
  4077f8:	ldr	w8, [sp, #8]
  4077fc:	add	w8, w8, #0x1
  407800:	str	w8, [sp, #8]
  407804:	ldur	x8, [x29, #-8]
  407808:	ldr	x8, [x8, #32]
  40780c:	ldr	x8, [x8, #136]
  407810:	cbz	x8, 407838 <tigetstr@plt+0x5178>
  407814:	ldur	x8, [x29, #-8]
  407818:	ldr	x8, [x8, #32]
  40781c:	ldr	x8, [x8, #136]
  407820:	mov	x9, #0xffffffffffffffff    	// #-1
  407824:	cmp	x8, x9
  407828:	b.eq	407838 <tigetstr@plt+0x5178>  // b.none
  40782c:	ldr	w8, [sp, #8]
  407830:	add	w8, w8, #0x1
  407834:	str	w8, [sp, #8]
  407838:	ldr	w8, [sp, #8]
  40783c:	cmp	w8, #0x2
  407840:	b.ge	407860 <tigetstr@plt+0x51a0>  // b.tcont
  407844:	ldr	w8, [sp, #12]
  407848:	cmp	w8, #0x2
  40784c:	b.ge	407860 <tigetstr@plt+0x51a0>  // b.tcont
  407850:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  407854:	add	x0, x0, #0xf2d
  407858:	bl	402520 <_nc_warning@plt>
  40785c:	b	407890 <tigetstr@plt+0x51d0>
  407860:	ldr	w8, [sp, #8]
  407864:	cmp	w8, #0x2
  407868:	b.ge	407878 <tigetstr@plt+0x51b8>  // b.tcont
  40786c:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  407870:	add	x0, x0, #0xf4e
  407874:	bl	402520 <_nc_warning@plt>
  407878:	ldr	w8, [sp, #12]
  40787c:	cmp	w8, #0x2
  407880:	b.ge	407890 <tigetstr@plt+0x51d0>  // b.tcont
  407884:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  407888:	add	x0, x0, #0xf76
  40788c:	bl	402520 <_nc_warning@plt>
  407890:	ldur	x8, [x29, #-8]
  407894:	ldr	x8, [x8, #32]
  407898:	ldr	x8, [x8, #880]
  40789c:	cbz	x8, 4078ec <tigetstr@plt+0x522c>
  4078a0:	ldur	x8, [x29, #-8]
  4078a4:	ldr	x8, [x8, #32]
  4078a8:	ldr	x8, [x8, #880]
  4078ac:	mov	x9, #0xffffffffffffffff    	// #-1
  4078b0:	cmp	x8, x9
  4078b4:	b.eq	4078ec <tigetstr@plt+0x522c>  // b.none
  4078b8:	ldur	x8, [x29, #-8]
  4078bc:	ldr	x8, [x8, #32]
  4078c0:	ldr	x8, [x8, #424]
  4078c4:	cbz	x8, 4078e0 <tigetstr@plt+0x5220>
  4078c8:	ldur	x8, [x29, #-8]
  4078cc:	ldr	x8, [x8, #32]
  4078d0:	ldr	x8, [x8, #424]
  4078d4:	mov	x9, #0xffffffffffffffff    	// #-1
  4078d8:	cmp	x8, x9
  4078dc:	b.ne	4078ec <tigetstr@plt+0x522c>  // b.any
  4078e0:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  4078e4:	add	x0, x0, #0xf9b
  4078e8:	bl	402520 <_nc_warning@plt>
  4078ec:	ldur	x8, [x29, #-8]
  4078f0:	ldr	x8, [x8, #32]
  4078f4:	ldr	x8, [x8, #848]
  4078f8:	cbz	x8, 407948 <tigetstr@plt+0x5288>
  4078fc:	ldur	x8, [x29, #-8]
  407900:	ldr	x8, [x8, #32]
  407904:	ldr	x8, [x8, #848]
  407908:	mov	x9, #0xffffffffffffffff    	// #-1
  40790c:	cmp	x8, x9
  407910:	b.eq	407948 <tigetstr@plt+0x5288>  // b.none
  407914:	ldur	x8, [x29, #-8]
  407918:	ldr	x8, [x8, #32]
  40791c:	ldr	x8, [x8, #176]
  407920:	cbz	x8, 40793c <tigetstr@plt+0x527c>
  407924:	ldur	x8, [x29, #-8]
  407928:	ldr	x8, [x8, #32]
  40792c:	ldr	x8, [x8, #176]
  407930:	mov	x9, #0xffffffffffffffff    	// #-1
  407934:	cmp	x8, x9
  407938:	b.ne	407948 <tigetstr@plt+0x5288>  // b.any
  40793c:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  407940:	add	x0, x0, #0xfbf
  407944:	bl	402520 <_nc_warning@plt>
  407948:	ldur	x8, [x29, #-8]
  40794c:	ldr	x8, [x8, #32]
  407950:	ldr	x8, [x8, #880]
  407954:	cbz	x8, 4079a4 <tigetstr@plt+0x52e4>
  407958:	ldur	x8, [x29, #-8]
  40795c:	ldr	x8, [x8, #32]
  407960:	ldr	x8, [x8, #880]
  407964:	mov	x9, #0xffffffffffffffff    	// #-1
  407968:	cmp	x8, x9
  40796c:	b.eq	4079a4 <tigetstr@plt+0x52e4>  // b.none
  407970:	ldur	x8, [x29, #-8]
  407974:	ldr	x8, [x8, #32]
  407978:	ldr	x8, [x8, #848]
  40797c:	cbz	x8, 407998 <tigetstr@plt+0x52d8>
  407980:	ldur	x8, [x29, #-8]
  407984:	ldr	x8, [x8, #32]
  407988:	ldr	x8, [x8, #848]
  40798c:	mov	x9, #0xffffffffffffffff    	// #-1
  407990:	cmp	x8, x9
  407994:	b.ne	4079a4 <tigetstr@plt+0x52e4>  // b.any
  407998:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  40799c:	add	x0, x0, #0xfe3
  4079a0:	bl	402520 <_nc_warning@plt>
  4079a4:	ldur	x8, [x29, #-8]
  4079a8:	ldr	x8, [x8, #32]
  4079ac:	ldr	x8, [x8, #856]
  4079b0:	cbz	x8, 407a00 <tigetstr@plt+0x5340>
  4079b4:	ldur	x8, [x29, #-8]
  4079b8:	ldr	x8, [x8, #32]
  4079bc:	ldr	x8, [x8, #856]
  4079c0:	mov	x9, #0xffffffffffffffff    	// #-1
  4079c4:	cmp	x8, x9
  4079c8:	b.eq	407a00 <tigetstr@plt+0x5340>  // b.none
  4079cc:	ldur	x8, [x29, #-8]
  4079d0:	ldr	x8, [x8, #32]
  4079d4:	ldr	x8, [x8, #88]
  4079d8:	cbz	x8, 4079f4 <tigetstr@plt+0x5334>
  4079dc:	ldur	x8, [x29, #-8]
  4079e0:	ldr	x8, [x8, #32]
  4079e4:	ldr	x8, [x8, #88]
  4079e8:	mov	x9, #0xffffffffffffffff    	// #-1
  4079ec:	cmp	x8, x9
  4079f0:	b.ne	407a00 <tigetstr@plt+0x5340>  // b.any
  4079f4:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  4079f8:	add	x0, x0, #0xc
  4079fc:	bl	402520 <_nc_warning@plt>
  407a00:	ldur	x8, [x29, #-8]
  407a04:	ldr	x8, [x8, #32]
  407a08:	ldr	x8, [x8, #912]
  407a0c:	cbz	x8, 407a5c <tigetstr@plt+0x539c>
  407a10:	ldur	x8, [x29, #-8]
  407a14:	ldr	x8, [x8, #32]
  407a18:	ldr	x8, [x8, #912]
  407a1c:	mov	x9, #0xffffffffffffffff    	// #-1
  407a20:	cmp	x8, x9
  407a24:	b.eq	407a5c <tigetstr@plt+0x539c>  // b.none
  407a28:	ldur	x8, [x29, #-8]
  407a2c:	ldr	x8, [x8, #32]
  407a30:	ldr	x8, [x8, #152]
  407a34:	cbz	x8, 407a50 <tigetstr@plt+0x5390>
  407a38:	ldur	x8, [x29, #-8]
  407a3c:	ldr	x8, [x8, #32]
  407a40:	ldr	x8, [x8, #152]
  407a44:	mov	x9, #0xffffffffffffffff    	// #-1
  407a48:	cmp	x8, x9
  407a4c:	b.ne	407a5c <tigetstr@plt+0x539c>  // b.any
  407a50:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  407a54:	add	x0, x0, #0x30
  407a58:	bl	402520 <_nc_warning@plt>
  407a5c:	ldur	x8, [x29, #-8]
  407a60:	ldr	x8, [x8, #32]
  407a64:	ldr	x8, [x8, #888]
  407a68:	cbz	x8, 407ab8 <tigetstr@plt+0x53f8>
  407a6c:	ldur	x8, [x29, #-8]
  407a70:	ldr	x8, [x8, #32]
  407a74:	ldr	x8, [x8, #888]
  407a78:	mov	x9, #0xffffffffffffffff    	// #-1
  407a7c:	cmp	x8, x9
  407a80:	b.eq	407ab8 <tigetstr@plt+0x53f8>  // b.none
  407a84:	ldur	x8, [x29, #-8]
  407a88:	ldr	x8, [x8, #32]
  407a8c:	ldr	x8, [x8, #112]
  407a90:	cbz	x8, 407aac <tigetstr@plt+0x53ec>
  407a94:	ldur	x8, [x29, #-8]
  407a98:	ldr	x8, [x8, #32]
  407a9c:	ldr	x8, [x8, #112]
  407aa0:	mov	x9, #0xffffffffffffffff    	// #-1
  407aa4:	cmp	x8, x9
  407aa8:	b.ne	407ab8 <tigetstr@plt+0x53f8>  // b.any
  407aac:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  407ab0:	add	x0, x0, #0x50
  407ab4:	bl	402520 <_nc_warning@plt>
  407ab8:	ldur	x8, [x29, #-8]
  407abc:	ldr	x8, [x8, #32]
  407ac0:	ldr	x8, [x8, #896]
  407ac4:	cbz	x8, 407b14 <tigetstr@plt+0x5454>
  407ac8:	ldur	x8, [x29, #-8]
  407acc:	ldr	x8, [x8, #32]
  407ad0:	ldr	x8, [x8, #896]
  407ad4:	mov	x9, #0xffffffffffffffff    	// #-1
  407ad8:	cmp	x8, x9
  407adc:	b.eq	407b14 <tigetstr@plt+0x5454>  // b.none
  407ae0:	ldur	x8, [x29, #-8]
  407ae4:	ldr	x8, [x8, #32]
  407ae8:	ldr	x8, [x8, #136]
  407aec:	cbz	x8, 407b08 <tigetstr@plt+0x5448>
  407af0:	ldur	x8, [x29, #-8]
  407af4:	ldr	x8, [x8, #32]
  407af8:	ldr	x8, [x8, #136]
  407afc:	mov	x9, #0xffffffffffffffff    	// #-1
  407b00:	cmp	x8, x9
  407b04:	b.ne	407b14 <tigetstr@plt+0x5454>  // b.any
  407b08:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  407b0c:	add	x0, x0, #0x74
  407b10:	bl	402520 <_nc_warning@plt>
  407b14:	stur	wzr, [x29, #-12]
  407b18:	ldur	x8, [x29, #-8]
  407b1c:	ldr	x8, [x8, #32]
  407b20:	ldr	x8, [x8, #856]
  407b24:	cbz	x8, 407b70 <tigetstr@plt+0x54b0>
  407b28:	ldur	x8, [x29, #-8]
  407b2c:	ldr	x8, [x8, #32]
  407b30:	ldr	x8, [x8, #856]
  407b34:	mov	x9, #0xffffffffffffffff    	// #-1
  407b38:	cmp	x8, x9
  407b3c:	b.eq	407b70 <tigetstr@plt+0x54b0>  // b.none
  407b40:	ldur	x8, [x29, #-8]
  407b44:	ldr	x8, [x8, #32]
  407b48:	ldr	x8, [x8, #856]
  407b4c:	ldursw	x9, [x29, #-12]
  407b50:	mov	w10, w9
  407b54:	add	w10, w10, #0x1
  407b58:	stur	w10, [x29, #-12]
  407b5c:	mov	x11, #0x8                   	// #8
  407b60:	mul	x9, x11, x9
  407b64:	add	x11, sp, #0x10
  407b68:	add	x9, x11, x9
  407b6c:	str	x8, [x9]
  407b70:	ldur	x8, [x29, #-8]
  407b74:	ldr	x8, [x8, #32]
  407b78:	ldr	x8, [x8, #912]
  407b7c:	cbz	x8, 407bc8 <tigetstr@plt+0x5508>
  407b80:	ldur	x8, [x29, #-8]
  407b84:	ldr	x8, [x8, #32]
  407b88:	ldr	x8, [x8, #912]
  407b8c:	mov	x9, #0xffffffffffffffff    	// #-1
  407b90:	cmp	x8, x9
  407b94:	b.eq	407bc8 <tigetstr@plt+0x5508>  // b.none
  407b98:	ldur	x8, [x29, #-8]
  407b9c:	ldr	x8, [x8, #32]
  407ba0:	ldr	x8, [x8, #912]
  407ba4:	ldursw	x9, [x29, #-12]
  407ba8:	mov	w10, w9
  407bac:	add	w10, w10, #0x1
  407bb0:	stur	w10, [x29, #-12]
  407bb4:	mov	x11, #0x8                   	// #8
  407bb8:	mul	x9, x11, x9
  407bbc:	add	x11, sp, #0x10
  407bc0:	add	x9, x11, x9
  407bc4:	str	x8, [x9]
  407bc8:	ldur	x8, [x29, #-8]
  407bcc:	ldr	x8, [x8, #32]
  407bd0:	ldr	x8, [x8, #888]
  407bd4:	cbz	x8, 407c20 <tigetstr@plt+0x5560>
  407bd8:	ldur	x8, [x29, #-8]
  407bdc:	ldr	x8, [x8, #32]
  407be0:	ldr	x8, [x8, #888]
  407be4:	mov	x9, #0xffffffffffffffff    	// #-1
  407be8:	cmp	x8, x9
  407bec:	b.eq	407c20 <tigetstr@plt+0x5560>  // b.none
  407bf0:	ldur	x8, [x29, #-8]
  407bf4:	ldr	x8, [x8, #32]
  407bf8:	ldr	x8, [x8, #888]
  407bfc:	ldursw	x9, [x29, #-12]
  407c00:	mov	w10, w9
  407c04:	add	w10, w10, #0x1
  407c08:	stur	w10, [x29, #-12]
  407c0c:	mov	x11, #0x8                   	// #8
  407c10:	mul	x9, x11, x9
  407c14:	add	x11, sp, #0x10
  407c18:	add	x9, x11, x9
  407c1c:	str	x8, [x9]
  407c20:	ldur	x8, [x29, #-8]
  407c24:	ldr	x8, [x8, #32]
  407c28:	ldr	x8, [x8, #896]
  407c2c:	cbz	x8, 407c78 <tigetstr@plt+0x55b8>
  407c30:	ldur	x8, [x29, #-8]
  407c34:	ldr	x8, [x8, #32]
  407c38:	ldr	x8, [x8, #896]
  407c3c:	mov	x9, #0xffffffffffffffff    	// #-1
  407c40:	cmp	x8, x9
  407c44:	b.eq	407c78 <tigetstr@plt+0x55b8>  // b.none
  407c48:	ldur	x8, [x29, #-8]
  407c4c:	ldr	x8, [x8, #32]
  407c50:	ldr	x8, [x8, #896]
  407c54:	ldursw	x9, [x29, #-12]
  407c58:	mov	w10, w9
  407c5c:	add	w10, w10, #0x1
  407c60:	stur	w10, [x29, #-12]
  407c64:	mov	x11, #0x8                   	// #8
  407c68:	mul	x9, x11, x9
  407c6c:	add	x11, sp, #0x10
  407c70:	add	x9, x11, x9
  407c74:	str	x8, [x9]
  407c78:	ldur	w8, [x29, #-12]
  407c7c:	cmp	w8, #0x4
  407c80:	b.ne	407c90 <tigetstr@plt+0x55d0>  // b.any
  407c84:	add	x0, sp, #0x10
  407c88:	bl	40aaa8 <tigetstr@plt+0x83e8>
  407c8c:	b	407d68 <tigetstr@plt+0x56a8>
  407c90:	ldur	w8, [x29, #-12]
  407c94:	cbz	w8, 407d68 <tigetstr@plt+0x56a8>
  407c98:	ldur	x8, [x29, #-8]
  407c9c:	ldr	x8, [x8, #32]
  407ca0:	ldr	x8, [x8, #856]
  407ca4:	cbz	x8, 407cc0 <tigetstr@plt+0x5600>
  407ca8:	ldur	x8, [x29, #-8]
  407cac:	ldr	x8, [x8, #32]
  407cb0:	ldr	x8, [x8, #856]
  407cb4:	mov	x9, #0xffffffffffffffff    	// #-1
  407cb8:	cmp	x8, x9
  407cbc:	b.ne	407ccc <tigetstr@plt+0x560c>  // b.any
  407cc0:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  407cc4:	add	x0, x0, #0x9a
  407cc8:	bl	402520 <_nc_warning@plt>
  407ccc:	ldur	x8, [x29, #-8]
  407cd0:	ldr	x8, [x8, #32]
  407cd4:	ldr	x8, [x8, #912]
  407cd8:	cbz	x8, 407cf4 <tigetstr@plt+0x5634>
  407cdc:	ldur	x8, [x29, #-8]
  407ce0:	ldr	x8, [x8, #32]
  407ce4:	ldr	x8, [x8, #912]
  407ce8:	mov	x9, #0xffffffffffffffff    	// #-1
  407cec:	cmp	x8, x9
  407cf0:	b.ne	407d00 <tigetstr@plt+0x5640>  // b.any
  407cf4:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  407cf8:	add	x0, x0, #0xb4
  407cfc:	bl	402520 <_nc_warning@plt>
  407d00:	ldur	x8, [x29, #-8]
  407d04:	ldr	x8, [x8, #32]
  407d08:	ldr	x8, [x8, #888]
  407d0c:	cbz	x8, 407d28 <tigetstr@plt+0x5668>
  407d10:	ldur	x8, [x29, #-8]
  407d14:	ldr	x8, [x8, #32]
  407d18:	ldr	x8, [x8, #888]
  407d1c:	mov	x9, #0xffffffffffffffff    	// #-1
  407d20:	cmp	x8, x9
  407d24:	b.ne	407d34 <tigetstr@plt+0x5674>  // b.any
  407d28:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  407d2c:	add	x0, x0, #0xcc
  407d30:	bl	402520 <_nc_warning@plt>
  407d34:	ldur	x8, [x29, #-8]
  407d38:	ldr	x8, [x8, #32]
  407d3c:	ldr	x8, [x8, #896]
  407d40:	cbz	x8, 407d5c <tigetstr@plt+0x569c>
  407d44:	ldur	x8, [x29, #-8]
  407d48:	ldr	x8, [x8, #32]
  407d4c:	ldr	x8, [x8, #896]
  407d50:	mov	x9, #0xffffffffffffffff    	// #-1
  407d54:	cmp	x8, x9
  407d58:	b.ne	407d68 <tigetstr@plt+0x56a8>  // b.any
  407d5c:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  407d60:	add	x0, x0, #0xe6
  407d64:	bl	402520 <_nc_warning@plt>
  407d68:	stur	wzr, [x29, #-12]
  407d6c:	ldur	x8, [x29, #-8]
  407d70:	ldr	x8, [x8, #32]
  407d74:	ldr	x8, [x8, #88]
  407d78:	cbz	x8, 407dc4 <tigetstr@plt+0x5704>
  407d7c:	ldur	x8, [x29, #-8]
  407d80:	ldr	x8, [x8, #32]
  407d84:	ldr	x8, [x8, #88]
  407d88:	mov	x9, #0xffffffffffffffff    	// #-1
  407d8c:	cmp	x8, x9
  407d90:	b.eq	407dc4 <tigetstr@plt+0x5704>  // b.none
  407d94:	ldur	x8, [x29, #-8]
  407d98:	ldr	x8, [x8, #32]
  407d9c:	ldr	x8, [x8, #88]
  407da0:	ldursw	x9, [x29, #-12]
  407da4:	mov	w10, w9
  407da8:	add	w10, w10, #0x1
  407dac:	stur	w10, [x29, #-12]
  407db0:	mov	x11, #0x8                   	// #8
  407db4:	mul	x9, x11, x9
  407db8:	add	x11, sp, #0x10
  407dbc:	add	x9, x11, x9
  407dc0:	str	x8, [x9]
  407dc4:	ldur	x8, [x29, #-8]
  407dc8:	ldr	x8, [x8, #32]
  407dcc:	ldr	x8, [x8, #152]
  407dd0:	cbz	x8, 407e1c <tigetstr@plt+0x575c>
  407dd4:	ldur	x8, [x29, #-8]
  407dd8:	ldr	x8, [x8, #32]
  407ddc:	ldr	x8, [x8, #152]
  407de0:	mov	x9, #0xffffffffffffffff    	// #-1
  407de4:	cmp	x8, x9
  407de8:	b.eq	407e1c <tigetstr@plt+0x575c>  // b.none
  407dec:	ldur	x8, [x29, #-8]
  407df0:	ldr	x8, [x8, #32]
  407df4:	ldr	x8, [x8, #152]
  407df8:	ldursw	x9, [x29, #-12]
  407dfc:	mov	w10, w9
  407e00:	add	w10, w10, #0x1
  407e04:	stur	w10, [x29, #-12]
  407e08:	mov	x11, #0x8                   	// #8
  407e0c:	mul	x9, x11, x9
  407e10:	add	x11, sp, #0x10
  407e14:	add	x9, x11, x9
  407e18:	str	x8, [x9]
  407e1c:	ldur	x8, [x29, #-8]
  407e20:	ldr	x8, [x8, #32]
  407e24:	ldr	x8, [x8, #112]
  407e28:	cbz	x8, 407e74 <tigetstr@plt+0x57b4>
  407e2c:	ldur	x8, [x29, #-8]
  407e30:	ldr	x8, [x8, #32]
  407e34:	ldr	x8, [x8, #112]
  407e38:	mov	x9, #0xffffffffffffffff    	// #-1
  407e3c:	cmp	x8, x9
  407e40:	b.eq	407e74 <tigetstr@plt+0x57b4>  // b.none
  407e44:	ldur	x8, [x29, #-8]
  407e48:	ldr	x8, [x8, #32]
  407e4c:	ldr	x8, [x8, #112]
  407e50:	ldursw	x9, [x29, #-12]
  407e54:	mov	w10, w9
  407e58:	add	w10, w10, #0x1
  407e5c:	stur	w10, [x29, #-12]
  407e60:	mov	x11, #0x8                   	// #8
  407e64:	mul	x9, x11, x9
  407e68:	add	x11, sp, #0x10
  407e6c:	add	x9, x11, x9
  407e70:	str	x8, [x9]
  407e74:	ldur	x8, [x29, #-8]
  407e78:	ldr	x8, [x8, #32]
  407e7c:	ldr	x8, [x8, #136]
  407e80:	cbz	x8, 407ecc <tigetstr@plt+0x580c>
  407e84:	ldur	x8, [x29, #-8]
  407e88:	ldr	x8, [x8, #32]
  407e8c:	ldr	x8, [x8, #136]
  407e90:	mov	x9, #0xffffffffffffffff    	// #-1
  407e94:	cmp	x8, x9
  407e98:	b.eq	407ecc <tigetstr@plt+0x580c>  // b.none
  407e9c:	ldur	x8, [x29, #-8]
  407ea0:	ldr	x8, [x8, #32]
  407ea4:	ldr	x8, [x8, #136]
  407ea8:	ldursw	x9, [x29, #-12]
  407eac:	mov	w10, w9
  407eb0:	add	w10, w10, #0x1
  407eb4:	stur	w10, [x29, #-12]
  407eb8:	mov	x11, #0x8                   	// #8
  407ebc:	mul	x9, x11, x9
  407ec0:	add	x11, sp, #0x10
  407ec4:	add	x9, x11, x9
  407ec8:	str	x8, [x9]
  407ecc:	ldur	w8, [x29, #-12]
  407ed0:	cmp	w8, #0x4
  407ed4:	b.ne	407ee4 <tigetstr@plt+0x5824>  // b.any
  407ed8:	add	x0, sp, #0x10
  407edc:	bl	40aaa8 <tigetstr@plt+0x83e8>
  407ee0:	b	408100 <tigetstr@plt+0x5a40>
  407ee4:	ldur	w8, [x29, #-12]
  407ee8:	cbz	w8, 408100 <tigetstr@plt+0x5a40>
  407eec:	stur	wzr, [x29, #-12]
  407ef0:	ldur	x8, [x29, #-8]
  407ef4:	ldr	x8, [x8, #32]
  407ef8:	ldr	x8, [x8, #88]
  407efc:	cbz	x8, 407f40 <tigetstr@plt+0x5880>
  407f00:	ldur	x8, [x29, #-8]
  407f04:	ldr	x8, [x8, #32]
  407f08:	ldr	x8, [x8, #88]
  407f0c:	mov	x9, #0xffffffffffffffff    	// #-1
  407f10:	cmp	x8, x9
  407f14:	b.eq	407f40 <tigetstr@plt+0x5880>  // b.none
  407f18:	ldur	x8, [x29, #-8]
  407f1c:	ldr	x8, [x8, #32]
  407f20:	ldr	x0, [x8, #88]
  407f24:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  407f28:	add	x1, x1, #0xbbe
  407f2c:	bl	4024b0 <strcmp@plt>
  407f30:	cbz	w0, 407f40 <tigetstr@plt+0x5880>
  407f34:	ldur	w8, [x29, #-12]
  407f38:	add	w8, w8, #0x1
  407f3c:	stur	w8, [x29, #-12]
  407f40:	ldur	x8, [x29, #-8]
  407f44:	ldr	x8, [x8, #32]
  407f48:	ldr	x8, [x8, #112]
  407f4c:	cbz	x8, 407f90 <tigetstr@plt+0x58d0>
  407f50:	ldur	x8, [x29, #-8]
  407f54:	ldr	x8, [x8, #32]
  407f58:	ldr	x8, [x8, #112]
  407f5c:	mov	x9, #0xffffffffffffffff    	// #-1
  407f60:	cmp	x8, x9
  407f64:	b.eq	407f90 <tigetstr@plt+0x58d0>  // b.none
  407f68:	ldur	x8, [x29, #-8]
  407f6c:	ldr	x8, [x8, #32]
  407f70:	ldr	x0, [x8, #112]
  407f74:	adrp	x1, 413000 <tigetstr@plt+0x10940>
  407f78:	add	x1, x1, #0x101
  407f7c:	bl	4024b0 <strcmp@plt>
  407f80:	cbz	w0, 407f90 <tigetstr@plt+0x58d0>
  407f84:	ldur	w8, [x29, #-12]
  407f88:	add	w8, w8, #0x1
  407f8c:	stur	w8, [x29, #-12]
  407f90:	ldur	x8, [x29, #-8]
  407f94:	ldr	x8, [x8, #32]
  407f98:	ldr	x8, [x8, #152]
  407f9c:	cbz	x8, 407fdc <tigetstr@plt+0x591c>
  407fa0:	ldur	x8, [x29, #-8]
  407fa4:	ldr	x8, [x8, #32]
  407fa8:	ldr	x8, [x8, #152]
  407fac:	mov	x9, #0xffffffffffffffff    	// #-1
  407fb0:	cmp	x8, x9
  407fb4:	b.eq	407fdc <tigetstr@plt+0x591c>  // b.none
  407fb8:	ldur	x8, [x29, #-8]
  407fbc:	ldr	x8, [x8, #32]
  407fc0:	ldr	x0, [x8, #152]
  407fc4:	bl	4021b0 <strlen@plt>
  407fc8:	cmp	x0, #0x1
  407fcc:	b.ls	407fdc <tigetstr@plt+0x591c>  // b.plast
  407fd0:	ldur	w8, [x29, #-12]
  407fd4:	add	w8, w8, #0x1
  407fd8:	stur	w8, [x29, #-12]
  407fdc:	ldur	x8, [x29, #-8]
  407fe0:	ldr	x8, [x8, #32]
  407fe4:	ldr	x8, [x8, #136]
  407fe8:	cbz	x8, 408028 <tigetstr@plt+0x5968>
  407fec:	ldur	x8, [x29, #-8]
  407ff0:	ldr	x8, [x8, #32]
  407ff4:	ldr	x8, [x8, #136]
  407ff8:	mov	x9, #0xffffffffffffffff    	// #-1
  407ffc:	cmp	x8, x9
  408000:	b.eq	408028 <tigetstr@plt+0x5968>  // b.none
  408004:	ldur	x8, [x29, #-8]
  408008:	ldr	x8, [x8, #32]
  40800c:	ldr	x0, [x8, #136]
  408010:	bl	4021b0 <strlen@plt>
  408014:	cmp	x0, #0x1
  408018:	b.ls	408028 <tigetstr@plt+0x5968>  // b.plast
  40801c:	ldur	w8, [x29, #-12]
  408020:	add	w8, w8, #0x1
  408024:	stur	w8, [x29, #-12]
  408028:	ldur	w8, [x29, #-12]
  40802c:	cbz	w8, 408100 <tigetstr@plt+0x5a40>
  408030:	ldur	x8, [x29, #-8]
  408034:	ldr	x8, [x8, #32]
  408038:	ldr	x8, [x8, #88]
  40803c:	cbz	x8, 408058 <tigetstr@plt+0x5998>
  408040:	ldur	x8, [x29, #-8]
  408044:	ldr	x8, [x8, #32]
  408048:	ldr	x8, [x8, #88]
  40804c:	mov	x9, #0xffffffffffffffff    	// #-1
  408050:	cmp	x8, x9
  408054:	b.ne	408064 <tigetstr@plt+0x59a4>  // b.any
  408058:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  40805c:	add	x0, x0, #0x103
  408060:	bl	402520 <_nc_warning@plt>
  408064:	ldur	x8, [x29, #-8]
  408068:	ldr	x8, [x8, #32]
  40806c:	ldr	x8, [x8, #152]
  408070:	cbz	x8, 40808c <tigetstr@plt+0x59cc>
  408074:	ldur	x8, [x29, #-8]
  408078:	ldr	x8, [x8, #32]
  40807c:	ldr	x8, [x8, #152]
  408080:	mov	x9, #0xffffffffffffffff    	// #-1
  408084:	cmp	x8, x9
  408088:	b.ne	408098 <tigetstr@plt+0x59d8>  // b.any
  40808c:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  408090:	add	x0, x0, #0x118
  408094:	bl	402520 <_nc_warning@plt>
  408098:	ldur	x8, [x29, #-8]
  40809c:	ldr	x8, [x8, #32]
  4080a0:	ldr	x8, [x8, #112]
  4080a4:	cbz	x8, 4080c0 <tigetstr@plt+0x5a00>
  4080a8:	ldur	x8, [x29, #-8]
  4080ac:	ldr	x8, [x8, #32]
  4080b0:	ldr	x8, [x8, #112]
  4080b4:	mov	x9, #0xffffffffffffffff    	// #-1
  4080b8:	cmp	x8, x9
  4080bc:	b.ne	4080cc <tigetstr@plt+0x5a0c>  // b.any
  4080c0:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  4080c4:	add	x0, x0, #0x12b
  4080c8:	bl	402520 <_nc_warning@plt>
  4080cc:	ldur	x8, [x29, #-8]
  4080d0:	ldr	x8, [x8, #32]
  4080d4:	ldr	x8, [x8, #136]
  4080d8:	cbz	x8, 4080f4 <tigetstr@plt+0x5a34>
  4080dc:	ldur	x8, [x29, #-8]
  4080e0:	ldr	x8, [x8, #32]
  4080e4:	ldr	x8, [x8, #136]
  4080e8:	mov	x9, #0xffffffffffffffff    	// #-1
  4080ec:	cmp	x8, x9
  4080f0:	b.ne	408100 <tigetstr@plt+0x5a40>  // b.any
  4080f4:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  4080f8:	add	x0, x0, #0x140
  4080fc:	bl	402520 <_nc_warning@plt>
  408100:	ldp	x29, x30, [sp, #64]
  408104:	add	sp, sp, #0x50
  408108:	ret
  40810c:	sub	sp, sp, #0xd0
  408110:	stp	x29, x30, [sp, #192]
  408114:	add	x29, sp, #0xc0
  408118:	mov	x8, #0xffffffffffffffff    	// #-1
  40811c:	stur	x0, [x29, #-8]
  408120:	ldur	x9, [x29, #-8]
  408124:	ldr	x9, [x9, #32]
  408128:	ldr	x9, [x9, #1112]
  40812c:	cmp	x9, x8
  408130:	b.eq	4084d8 <tigetstr@plt+0x5e18>  // b.none
  408134:	ldur	x8, [x29, #-8]
  408138:	ldr	x8, [x8, #32]
  40813c:	ldr	x8, [x8, #1112]
  408140:	cbz	x8, 4084d8 <tigetstr@plt+0x5e18>
  408144:	ldur	x8, [x29, #-8]
  408148:	ldr	x8, [x8, #32]
  40814c:	ldr	x8, [x8, #1120]
  408150:	mov	x9, #0xffffffffffffffff    	// #-1
  408154:	cmp	x8, x9
  408158:	b.eq	4084d8 <tigetstr@plt+0x5e18>  // b.none
  40815c:	ldur	x8, [x29, #-8]
  408160:	ldr	x8, [x8, #32]
  408164:	ldr	x8, [x8, #1120]
  408168:	cbz	x8, 4084d8 <tigetstr@plt+0x5e18>
  40816c:	ldur	x8, [x29, #-8]
  408170:	ldr	x8, [x8, #32]
  408174:	ldr	x8, [x8, #1128]
  408178:	mov	x9, #0xffffffffffffffff    	// #-1
  40817c:	cmp	x8, x9
  408180:	b.eq	4084d8 <tigetstr@plt+0x5e18>  // b.none
  408184:	ldur	x8, [x29, #-8]
  408188:	ldr	x8, [x8, #32]
  40818c:	ldr	x8, [x8, #1128]
  408190:	cbz	x8, 4084d8 <tigetstr@plt+0x5e18>
  408194:	ldur	x8, [x29, #-8]
  408198:	ldr	x8, [x8, #32]
  40819c:	ldr	x8, [x8, #1136]
  4081a0:	mov	x9, #0xffffffffffffffff    	// #-1
  4081a4:	cmp	x8, x9
  4081a8:	b.eq	4084d8 <tigetstr@plt+0x5e18>  // b.none
  4081ac:	ldur	x8, [x29, #-8]
  4081b0:	ldr	x8, [x8, #32]
  4081b4:	ldr	x8, [x8, #1136]
  4081b8:	cbz	x8, 4084d8 <tigetstr@plt+0x5e18>
  4081bc:	ldur	x8, [x29, #-8]
  4081c0:	ldr	x8, [x8, #32]
  4081c4:	ldr	x8, [x8, #1144]
  4081c8:	mov	x9, #0xffffffffffffffff    	// #-1
  4081cc:	cmp	x8, x9
  4081d0:	b.eq	4084d8 <tigetstr@plt+0x5e18>  // b.none
  4081d4:	ldur	x8, [x29, #-8]
  4081d8:	ldr	x8, [x8, #32]
  4081dc:	ldr	x8, [x8, #1144]
  4081e0:	cbz	x8, 4084d8 <tigetstr@plt+0x5e18>
  4081e4:	str	wzr, [sp, #52]
  4081e8:	ldur	x8, [x29, #-8]
  4081ec:	ldr	x8, [x8, #32]
  4081f0:	ldr	x0, [x8, #1112]
  4081f4:	bl	40ae90 <tigetstr@plt+0x87d0>
  4081f8:	sub	x8, x29, #0x5e
  4081fc:	sturb	w0, [x29, #-94]
  408200:	ldur	x9, [x29, #-8]
  408204:	ldr	x9, [x9, #32]
  408208:	ldr	x0, [x9, #1120]
  40820c:	str	x8, [sp, #16]
  408210:	bl	40ae90 <tigetstr@plt+0x87d0>
  408214:	ldr	x8, [sp, #16]
  408218:	strb	w0, [x8, #1]
  40821c:	ldur	x9, [x29, #-8]
  408220:	ldr	x9, [x9, #32]
  408224:	ldr	x0, [x9, #1128]
  408228:	bl	40ae90 <tigetstr@plt+0x87d0>
  40822c:	ldr	x8, [sp, #16]
  408230:	strb	w0, [x8, #2]
  408234:	ldur	x9, [x29, #-8]
  408238:	ldr	x9, [x9, #32]
  40823c:	ldr	x0, [x9, #1136]
  408240:	bl	40ae90 <tigetstr@plt+0x87d0>
  408244:	ldr	x8, [sp, #16]
  408248:	strb	w0, [x8, #3]
  40824c:	ldur	x9, [x29, #-8]
  408250:	ldr	x9, [x9, #32]
  408254:	ldr	x0, [x9, #1144]
  408258:	bl	40ae90 <tigetstr@plt+0x87d0>
  40825c:	ldr	x8, [sp, #16]
  408260:	strb	w0, [x8, #4]
  408264:	mov	w10, #0x0                   	// #0
  408268:	strb	w10, [x8, #5]
  40826c:	mov	x0, x8
  408270:	adrp	x1, 413000 <tigetstr@plt+0x10940>
  408274:	add	x1, x1, #0x2b6
  408278:	bl	4024b0 <strcmp@plt>
  40827c:	cbnz	w0, 408284 <tigetstr@plt+0x5bc4>
  408280:	b	4086f8 <tigetstr@plt+0x6038>
  408284:	ldur	x8, [x29, #-8]
  408288:	ldr	x8, [x8, #32]
  40828c:	ldr	x0, [x8, #1112]
  408290:	bl	40af1c <tigetstr@plt+0x885c>
  408294:	str	x0, [sp, #56]
  408298:	ldur	x8, [x29, #-8]
  40829c:	ldr	x8, [x8, #32]
  4082a0:	ldr	x0, [x8, #1120]
  4082a4:	bl	40af1c <tigetstr@plt+0x885c>
  4082a8:	str	x0, [sp, #64]
  4082ac:	ldur	x8, [x29, #-8]
  4082b0:	ldr	x8, [x8, #32]
  4082b4:	ldr	x0, [x8, #1128]
  4082b8:	bl	40af1c <tigetstr@plt+0x885c>
  4082bc:	str	x0, [sp, #72]
  4082c0:	ldur	x8, [x29, #-8]
  4082c4:	ldr	x8, [x8, #32]
  4082c8:	ldr	x0, [x8, #1136]
  4082cc:	bl	40af1c <tigetstr@plt+0x885c>
  4082d0:	str	x0, [sp, #80]
  4082d4:	ldur	x8, [x29, #-8]
  4082d8:	ldr	x8, [x8, #32]
  4082dc:	ldr	x0, [x8, #1144]
  4082e0:	bl	40af1c <tigetstr@plt+0x885c>
  4082e4:	str	x0, [sp, #88]
  4082e8:	str	wzr, [sp, #48]
  4082ec:	ldr	w8, [sp, #48]
  4082f0:	cmp	w8, #0x5
  4082f4:	b.ge	408324 <tigetstr@plt+0x5c64>  // b.tcont
  4082f8:	ldrsw	x8, [sp, #48]
  4082fc:	add	x9, sp, #0x38
  408300:	ldr	x8, [x9, x8, lsl #3]
  408304:	cmp	x8, #0x0
  408308:	cset	w10, ge  // ge = tcont
  40830c:	tbnz	w10, #0, 408314 <tigetstr@plt+0x5c54>
  408310:	b	4086f8 <tigetstr@plt+0x6038>
  408314:	ldr	w8, [sp, #48]
  408318:	add	w8, w8, #0x1
  40831c:	str	w8, [sp, #48]
  408320:	b	4082ec <tigetstr@plt+0x5c2c>
  408324:	mov	w8, #0x1                   	// #1
  408328:	str	w8, [sp, #48]
  40832c:	ldr	w8, [sp, #48]
  408330:	cmp	w8, #0x5
  408334:	b.ge	408374 <tigetstr@plt+0x5cb4>  // b.tcont
  408338:	ldrsw	x8, [sp, #48]
  40833c:	add	x9, sp, #0x38
  408340:	ldr	x8, [x9, x8, lsl #3]
  408344:	ldr	w10, [sp, #48]
  408348:	subs	w10, w10, #0x1
  40834c:	ldr	x9, [x9, w10, sxtw #3]
  408350:	cmp	x8, x9
  408354:	b.le	408364 <tigetstr@plt+0x5ca4>
  408358:	ldr	w8, [sp, #52]
  40835c:	add	w8, w8, #0x1
  408360:	str	w8, [sp, #52]
  408364:	ldr	w8, [sp, #48]
  408368:	add	w8, w8, #0x1
  40836c:	str	w8, [sp, #48]
  408370:	b	40832c <tigetstr@plt+0x5c6c>
  408374:	ldr	w8, [sp, #52]
  408378:	cmp	w8, #0x4
  40837c:	b.eq	4084d4 <tigetstr@plt+0x5e14>  // b.none
  408380:	mov	w8, #0x0                   	// #0
  408384:	sturb	w8, [x29, #-88]
  408388:	str	wzr, [sp, #48]
  40838c:	mov	x9, #0xffffffffffffffff    	// #-1
  408390:	str	x9, [sp, #32]
  408394:	ldr	w8, [sp, #48]
  408398:	cmp	w8, #0x5
  40839c:	b.ge	4084c4 <tigetstr@plt+0x5e04>  // b.tcont
  4083a0:	str	wzr, [sp, #44]
  4083a4:	mov	w8, #0xffffffff            	// #-1
  4083a8:	str	w8, [sp, #40]
  4083ac:	mov	x9, #0x64                  	// #100
  4083b0:	str	x9, [sp, #24]
  4083b4:	ldr	w8, [sp, #44]
  4083b8:	cmp	w8, #0x5
  4083bc:	b.ge	408418 <tigetstr@plt+0x5d58>  // b.tcont
  4083c0:	ldrsw	x8, [sp, #44]
  4083c4:	add	x9, sp, #0x38
  4083c8:	ldr	x8, [x9, x8, lsl #3]
  4083cc:	ldr	x9, [sp, #32]
  4083d0:	cmp	x8, x9
  4083d4:	b.le	408408 <tigetstr@plt+0x5d48>
  4083d8:	ldrsw	x8, [sp, #44]
  4083dc:	add	x9, sp, #0x38
  4083e0:	ldr	x8, [x9, x8, lsl #3]
  4083e4:	ldr	x9, [sp, #24]
  4083e8:	cmp	x8, x9
  4083ec:	b.ge	408408 <tigetstr@plt+0x5d48>  // b.tcont
  4083f0:	ldrsw	x8, [sp, #44]
  4083f4:	add	x9, sp, #0x38
  4083f8:	ldr	x8, [x9, x8, lsl #3]
  4083fc:	str	x8, [sp, #24]
  408400:	ldr	w10, [sp, #44]
  408404:	str	w10, [sp, #40]
  408408:	ldr	w8, [sp, #44]
  40840c:	add	w8, w8, #0x1
  408410:	str	w8, [sp, #44]
  408414:	b	4083b4 <tigetstr@plt+0x5cf4>
  408418:	ldr	x8, [sp, #24]
  40841c:	str	x8, [sp, #32]
  408420:	ldr	w9, [sp, #40]
  408424:	subs	w9, w9, #0x0
  408428:	mov	w8, w9
  40842c:	ubfx	x8, x8, #0, #32
  408430:	cmp	x8, #0x4
  408434:	str	x8, [sp, #8]
  408438:	b.hi	4084b4 <tigetstr@plt+0x5df4>  // b.pmore
  40843c:	adrp	x8, 411000 <tigetstr@plt+0xe940>
  408440:	add	x8, x8, #0x270
  408444:	ldr	x11, [sp, #8]
  408448:	ldrsw	x10, [x8, x11, lsl #2]
  40844c:	add	x9, x8, x10
  408450:	br	x9
  408454:	sub	x0, x29, #0x58
  408458:	adrp	x1, 413000 <tigetstr@plt+0x10940>
  40845c:	add	x1, x1, #0x2bc
  408460:	bl	402310 <strcat@plt>
  408464:	b	4084b4 <tigetstr@plt+0x5df4>
  408468:	sub	x0, x29, #0x58
  40846c:	adrp	x1, 413000 <tigetstr@plt+0x10940>
  408470:	add	x1, x1, #0x2c1
  408474:	bl	402310 <strcat@plt>
  408478:	b	4084b4 <tigetstr@plt+0x5df4>
  40847c:	sub	x0, x29, #0x58
  408480:	adrp	x1, 413000 <tigetstr@plt+0x10940>
  408484:	add	x1, x1, #0x2c6
  408488:	bl	402310 <strcat@plt>
  40848c:	b	4084b4 <tigetstr@plt+0x5df4>
  408490:	sub	x0, x29, #0x58
  408494:	adrp	x1, 413000 <tigetstr@plt+0x10940>
  408498:	add	x1, x1, #0x2cb
  40849c:	bl	402310 <strcat@plt>
  4084a0:	b	4084b4 <tigetstr@plt+0x5df4>
  4084a4:	sub	x0, x29, #0x58
  4084a8:	adrp	x1, 413000 <tigetstr@plt+0x10940>
  4084ac:	add	x1, x1, #0x2d0
  4084b0:	bl	402310 <strcat@plt>
  4084b4:	ldr	w8, [sp, #48]
  4084b8:	add	w8, w8, #0x1
  4084bc:	str	w8, [sp, #48]
  4084c0:	b	408394 <tigetstr@plt+0x5cd4>
  4084c4:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  4084c8:	add	x0, x0, #0x2d5
  4084cc:	sub	x1, x29, #0x58
  4084d0:	bl	402520 <_nc_warning@plt>
  4084d4:	b	40869c <tigetstr@plt+0x5fdc>
  4084d8:	ldur	x8, [x29, #-8]
  4084dc:	ldr	x8, [x8, #32]
  4084e0:	ldr	x8, [x8, #1112]
  4084e4:	mov	x9, #0xffffffffffffffff    	// #-1
  4084e8:	cmp	x8, x9
  4084ec:	b.eq	408500 <tigetstr@plt+0x5e40>  // b.none
  4084f0:	ldur	x8, [x29, #-8]
  4084f4:	ldr	x8, [x8, #32]
  4084f8:	ldr	x8, [x8, #1112]
  4084fc:	cbnz	x8, 4085a0 <tigetstr@plt+0x5ee0>
  408500:	ldur	x8, [x29, #-8]
  408504:	ldr	x8, [x8, #32]
  408508:	ldr	x8, [x8, #1120]
  40850c:	mov	x9, #0xffffffffffffffff    	// #-1
  408510:	cmp	x8, x9
  408514:	b.eq	408528 <tigetstr@plt+0x5e68>  // b.none
  408518:	ldur	x8, [x29, #-8]
  40851c:	ldr	x8, [x8, #32]
  408520:	ldr	x8, [x8, #1120]
  408524:	cbnz	x8, 4085a0 <tigetstr@plt+0x5ee0>
  408528:	ldur	x8, [x29, #-8]
  40852c:	ldr	x8, [x8, #32]
  408530:	ldr	x8, [x8, #1128]
  408534:	mov	x9, #0xffffffffffffffff    	// #-1
  408538:	cmp	x8, x9
  40853c:	b.eq	408550 <tigetstr@plt+0x5e90>  // b.none
  408540:	ldur	x8, [x29, #-8]
  408544:	ldr	x8, [x8, #32]
  408548:	ldr	x8, [x8, #1128]
  40854c:	cbnz	x8, 4085a0 <tigetstr@plt+0x5ee0>
  408550:	ldur	x8, [x29, #-8]
  408554:	ldr	x8, [x8, #32]
  408558:	ldr	x8, [x8, #1136]
  40855c:	mov	x9, #0xffffffffffffffff    	// #-1
  408560:	cmp	x8, x9
  408564:	b.eq	408578 <tigetstr@plt+0x5eb8>  // b.none
  408568:	ldur	x8, [x29, #-8]
  40856c:	ldr	x8, [x8, #32]
  408570:	ldr	x8, [x8, #1136]
  408574:	cbnz	x8, 4085a0 <tigetstr@plt+0x5ee0>
  408578:	ldur	x8, [x29, #-8]
  40857c:	ldr	x8, [x8, #32]
  408580:	ldr	x8, [x8, #1144]
  408584:	mov	x9, #0xffffffffffffffff    	// #-1
  408588:	cmp	x8, x9
  40858c:	b.eq	40869c <tigetstr@plt+0x5fdc>  // b.none
  408590:	ldur	x8, [x29, #-8]
  408594:	ldr	x8, [x8, #32]
  408598:	ldr	x8, [x8, #1144]
  40859c:	cbz	x8, 40869c <tigetstr@plt+0x5fdc>
  4085a0:	mov	w8, #0x0                   	// #0
  4085a4:	sturb	w8, [x29, #-88]
  4085a8:	ldur	x9, [x29, #-8]
  4085ac:	ldr	x9, [x9, #32]
  4085b0:	ldr	x0, [x9, #1112]
  4085b4:	bl	40af1c <tigetstr@plt+0x885c>
  4085b8:	cmp	x0, #0x0
  4085bc:	cset	w8, lt  // lt = tstop
  4085c0:	tbnz	w8, #0, 4085d4 <tigetstr@plt+0x5f14>
  4085c4:	sub	x0, x29, #0x58
  4085c8:	adrp	x1, 413000 <tigetstr@plt+0x10940>
  4085cc:	add	x1, x1, #0x2bc
  4085d0:	bl	402310 <strcat@plt>
  4085d4:	ldur	x8, [x29, #-8]
  4085d8:	ldr	x8, [x8, #32]
  4085dc:	ldr	x0, [x8, #1120]
  4085e0:	bl	40af1c <tigetstr@plt+0x885c>
  4085e4:	cmp	x0, #0x0
  4085e8:	cset	w9, lt  // lt = tstop
  4085ec:	tbnz	w9, #0, 408600 <tigetstr@plt+0x5f40>
  4085f0:	sub	x0, x29, #0x58
  4085f4:	adrp	x1, 413000 <tigetstr@plt+0x10940>
  4085f8:	add	x1, x1, #0x2c1
  4085fc:	bl	402310 <strcat@plt>
  408600:	ldur	x8, [x29, #-8]
  408604:	ldr	x8, [x8, #32]
  408608:	ldr	x0, [x8, #1128]
  40860c:	bl	40af1c <tigetstr@plt+0x885c>
  408610:	cmp	x0, #0x0
  408614:	cset	w9, lt  // lt = tstop
  408618:	tbnz	w9, #0, 40862c <tigetstr@plt+0x5f6c>
  40861c:	sub	x0, x29, #0x58
  408620:	adrp	x1, 413000 <tigetstr@plt+0x10940>
  408624:	add	x1, x1, #0x2c6
  408628:	bl	402310 <strcat@plt>
  40862c:	ldur	x8, [x29, #-8]
  408630:	ldr	x8, [x8, #32]
  408634:	ldr	x0, [x8, #1136]
  408638:	bl	40af1c <tigetstr@plt+0x885c>
  40863c:	cmp	x0, #0x0
  408640:	cset	w9, lt  // lt = tstop
  408644:	tbnz	w9, #0, 408658 <tigetstr@plt+0x5f98>
  408648:	sub	x0, x29, #0x58
  40864c:	adrp	x1, 413000 <tigetstr@plt+0x10940>
  408650:	add	x1, x1, #0x2cb
  408654:	bl	402310 <strcat@plt>
  408658:	ldur	x8, [x29, #-8]
  40865c:	ldr	x8, [x8, #32]
  408660:	ldr	x0, [x8, #1144]
  408664:	bl	40af1c <tigetstr@plt+0x885c>
  408668:	cmp	x0, #0x0
  40866c:	cset	w9, lt  // lt = tstop
  408670:	tbnz	w9, #0, 408684 <tigetstr@plt+0x5fc4>
  408674:	sub	x0, x29, #0x58
  408678:	adrp	x1, 413000 <tigetstr@plt+0x10940>
  40867c:	add	x1, x1, #0x2d0
  408680:	bl	402310 <strcat@plt>
  408684:	ldurb	w8, [x29, #-88]
  408688:	cbz	w8, 40869c <tigetstr@plt+0x5fdc>
  40868c:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  408690:	add	x0, x0, #0x2f9
  408694:	sub	x1, x29, #0x58
  408698:	bl	402520 <_nc_warning@plt>
  40869c:	ldur	x8, [x29, #-8]
  4086a0:	ldr	x8, [x8, #32]
  4086a4:	ldr	x8, [x8, #616]
  4086a8:	cbz	x8, 4086f8 <tigetstr@plt+0x6038>
  4086ac:	ldur	x8, [x29, #-8]
  4086b0:	ldr	x8, [x8, #32]
  4086b4:	ldr	x8, [x8, #616]
  4086b8:	mov	x9, #0xffffffffffffffff    	// #-1
  4086bc:	cmp	x8, x9
  4086c0:	b.eq	4086f8 <tigetstr@plt+0x6038>  // b.none
  4086c4:	ldur	x8, [x29, #-8]
  4086c8:	ldr	x8, [x8, #32]
  4086cc:	ldr	x8, [x8, #472]
  4086d0:	cbz	x8, 4086ec <tigetstr@plt+0x602c>
  4086d4:	ldur	x8, [x29, #-8]
  4086d8:	ldr	x8, [x8, #32]
  4086dc:	ldr	x8, [x8, #472]
  4086e0:	mov	x9, #0xffffffffffffffff    	// #-1
  4086e4:	cmp	x8, x9
  4086e8:	b.ne	4086f8 <tigetstr@plt+0x6038>  // b.any
  4086ec:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  4086f0:	add	x0, x0, #0x318
  4086f4:	bl	402520 <_nc_warning@plt>
  4086f8:	ldp	x29, x30, [sp, #192]
  4086fc:	add	sp, sp, #0xd0
  408700:	ret
  408704:	sub	sp, sp, #0x20
  408708:	stp	x29, x30, [sp, #16]
  40870c:	add	x29, sp, #0x10
  408710:	str	x0, [sp, #8]
  408714:	ldr	x8, [sp, #8]
  408718:	ldr	x8, [x8, #32]
  40871c:	ldr	x8, [x8, #2560]
  408720:	cbz	x8, 408770 <tigetstr@plt+0x60b0>
  408724:	ldr	x8, [sp, #8]
  408728:	ldr	x8, [x8, #32]
  40872c:	ldr	x8, [x8, #2560]
  408730:	mov	x9, #0xffffffffffffffff    	// #-1
  408734:	cmp	x8, x9
  408738:	b.eq	408770 <tigetstr@plt+0x60b0>  // b.none
  40873c:	ldr	x8, [sp, #8]
  408740:	ldr	x8, [x8, #32]
  408744:	ldr	x8, [x8, #2472]
  408748:	cbz	x8, 408764 <tigetstr@plt+0x60a4>
  40874c:	ldr	x8, [sp, #8]
  408750:	ldr	x8, [x8, #32]
  408754:	ldr	x8, [x8, #2472]
  408758:	mov	x9, #0xffffffffffffffff    	// #-1
  40875c:	cmp	x8, x9
  408760:	b.ne	408770 <tigetstr@plt+0x60b0>  // b.any
  408764:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  408768:	add	x0, x0, #0x340
  40876c:	bl	402520 <_nc_warning@plt>
  408770:	ldr	x8, [sp, #8]
  408774:	ldr	x8, [x8, #32]
  408778:	ldr	x8, [x8, #2472]
  40877c:	cbz	x8, 4087cc <tigetstr@plt+0x610c>
  408780:	ldr	x8, [sp, #8]
  408784:	ldr	x8, [x8, #32]
  408788:	ldr	x8, [x8, #2472]
  40878c:	mov	x9, #0xffffffffffffffff    	// #-1
  408790:	cmp	x8, x9
  408794:	b.eq	4087cc <tigetstr@plt+0x610c>  // b.none
  408798:	ldr	x8, [sp, #8]
  40879c:	ldr	x8, [x8, #32]
  4087a0:	ldr	x8, [x8, #2560]
  4087a4:	cbz	x8, 4087c0 <tigetstr@plt+0x6100>
  4087a8:	ldr	x8, [sp, #8]
  4087ac:	ldr	x8, [x8, #32]
  4087b0:	ldr	x8, [x8, #2560]
  4087b4:	mov	x9, #0xffffffffffffffff    	// #-1
  4087b8:	cmp	x8, x9
  4087bc:	b.ne	4087cc <tigetstr@plt+0x610c>  // b.any
  4087c0:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  4087c4:	add	x0, x0, #0x372
  4087c8:	bl	402520 <_nc_warning@plt>
  4087cc:	ldr	x8, [sp, #8]
  4087d0:	ldr	x8, [x8, #32]
  4087d4:	ldr	x8, [x8, #2568]
  4087d8:	cbz	x8, 408828 <tigetstr@plt+0x6168>
  4087dc:	ldr	x8, [sp, #8]
  4087e0:	ldr	x8, [x8, #32]
  4087e4:	ldr	x8, [x8, #2568]
  4087e8:	mov	x9, #0xffffffffffffffff    	// #-1
  4087ec:	cmp	x8, x9
  4087f0:	b.eq	408828 <tigetstr@plt+0x6168>  // b.none
  4087f4:	ldr	x8, [sp, #8]
  4087f8:	ldr	x8, [x8, #32]
  4087fc:	ldr	x8, [x8, #2488]
  408800:	cbz	x8, 40881c <tigetstr@plt+0x615c>
  408804:	ldr	x8, [sp, #8]
  408808:	ldr	x8, [x8, #32]
  40880c:	ldr	x8, [x8, #2488]
  408810:	mov	x9, #0xffffffffffffffff    	// #-1
  408814:	cmp	x8, x9
  408818:	b.ne	408828 <tigetstr@plt+0x6168>  // b.any
  40881c:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  408820:	add	x0, x0, #0x3a4
  408824:	bl	402520 <_nc_warning@plt>
  408828:	ldr	x8, [sp, #8]
  40882c:	ldr	x8, [x8, #32]
  408830:	ldr	x8, [x8, #2488]
  408834:	cbz	x8, 408884 <tigetstr@plt+0x61c4>
  408838:	ldr	x8, [sp, #8]
  40883c:	ldr	x8, [x8, #32]
  408840:	ldr	x8, [x8, #2488]
  408844:	mov	x9, #0xffffffffffffffff    	// #-1
  408848:	cmp	x8, x9
  40884c:	b.eq	408884 <tigetstr@plt+0x61c4>  // b.none
  408850:	ldr	x8, [sp, #8]
  408854:	ldr	x8, [x8, #32]
  408858:	ldr	x8, [x8, #2568]
  40885c:	cbz	x8, 408878 <tigetstr@plt+0x61b8>
  408860:	ldr	x8, [sp, #8]
  408864:	ldr	x8, [x8, #32]
  408868:	ldr	x8, [x8, #2568]
  40886c:	mov	x9, #0xffffffffffffffff    	// #-1
  408870:	cmp	x8, x9
  408874:	b.ne	408884 <tigetstr@plt+0x61c4>  // b.any
  408878:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  40887c:	add	x0, x0, #0x3d0
  408880:	bl	402520 <_nc_warning@plt>
  408884:	ldr	x8, [sp, #8]
  408888:	ldr	x8, [x8, #32]
  40888c:	ldr	x8, [x8, #2576]
  408890:	cbz	x8, 4088e0 <tigetstr@plt+0x6220>
  408894:	ldr	x8, [sp, #8]
  408898:	ldr	x8, [x8, #32]
  40889c:	ldr	x8, [x8, #2576]
  4088a0:	mov	x9, #0xffffffffffffffff    	// #-1
  4088a4:	cmp	x8, x9
  4088a8:	b.eq	4088e0 <tigetstr@plt+0x6220>  // b.none
  4088ac:	ldr	x8, [sp, #8]
  4088b0:	ldr	x8, [x8, #32]
  4088b4:	ldr	x8, [x8, #2496]
  4088b8:	cbz	x8, 4088d4 <tigetstr@plt+0x6214>
  4088bc:	ldr	x8, [sp, #8]
  4088c0:	ldr	x8, [x8, #32]
  4088c4:	ldr	x8, [x8, #2496]
  4088c8:	mov	x9, #0xffffffffffffffff    	// #-1
  4088cc:	cmp	x8, x9
  4088d0:	b.ne	4088e0 <tigetstr@plt+0x6220>  // b.any
  4088d4:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  4088d8:	add	x0, x0, #0x3fc
  4088dc:	bl	402520 <_nc_warning@plt>
  4088e0:	ldr	x8, [sp, #8]
  4088e4:	ldr	x8, [x8, #32]
  4088e8:	ldr	x8, [x8, #2496]
  4088ec:	cbz	x8, 40893c <tigetstr@plt+0x627c>
  4088f0:	ldr	x8, [sp, #8]
  4088f4:	ldr	x8, [x8, #32]
  4088f8:	ldr	x8, [x8, #2496]
  4088fc:	mov	x9, #0xffffffffffffffff    	// #-1
  408900:	cmp	x8, x9
  408904:	b.eq	40893c <tigetstr@plt+0x627c>  // b.none
  408908:	ldr	x8, [sp, #8]
  40890c:	ldr	x8, [x8, #32]
  408910:	ldr	x8, [x8, #2576]
  408914:	cbz	x8, 408930 <tigetstr@plt+0x6270>
  408918:	ldr	x8, [sp, #8]
  40891c:	ldr	x8, [x8, #32]
  408920:	ldr	x8, [x8, #2576]
  408924:	mov	x9, #0xffffffffffffffff    	// #-1
  408928:	cmp	x8, x9
  40892c:	b.ne	40893c <tigetstr@plt+0x627c>  // b.any
  408930:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  408934:	add	x0, x0, #0x42a
  408938:	bl	402520 <_nc_warning@plt>
  40893c:	ldr	x8, [sp, #8]
  408940:	ldr	x8, [x8, #32]
  408944:	ldr	x8, [x8, #2584]
  408948:	cbz	x8, 408998 <tigetstr@plt+0x62d8>
  40894c:	ldr	x8, [sp, #8]
  408950:	ldr	x8, [x8, #32]
  408954:	ldr	x8, [x8, #2584]
  408958:	mov	x9, #0xffffffffffffffff    	// #-1
  40895c:	cmp	x8, x9
  408960:	b.eq	408998 <tigetstr@plt+0x62d8>  // b.none
  408964:	ldr	x8, [sp, #8]
  408968:	ldr	x8, [x8, #32]
  40896c:	ldr	x8, [x8, #2504]
  408970:	cbz	x8, 40898c <tigetstr@plt+0x62cc>
  408974:	ldr	x8, [sp, #8]
  408978:	ldr	x8, [x8, #32]
  40897c:	ldr	x8, [x8, #2504]
  408980:	mov	x9, #0xffffffffffffffff    	// #-1
  408984:	cmp	x8, x9
  408988:	b.ne	408998 <tigetstr@plt+0x62d8>  // b.any
  40898c:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  408990:	add	x0, x0, #0x458
  408994:	bl	402520 <_nc_warning@plt>
  408998:	ldr	x8, [sp, #8]
  40899c:	ldr	x8, [x8, #32]
  4089a0:	ldr	x8, [x8, #2504]
  4089a4:	cbz	x8, 4089f4 <tigetstr@plt+0x6334>
  4089a8:	ldr	x8, [sp, #8]
  4089ac:	ldr	x8, [x8, #32]
  4089b0:	ldr	x8, [x8, #2504]
  4089b4:	mov	x9, #0xffffffffffffffff    	// #-1
  4089b8:	cmp	x8, x9
  4089bc:	b.eq	4089f4 <tigetstr@plt+0x6334>  // b.none
  4089c0:	ldr	x8, [sp, #8]
  4089c4:	ldr	x8, [x8, #32]
  4089c8:	ldr	x8, [x8, #2584]
  4089cc:	cbz	x8, 4089e8 <tigetstr@plt+0x6328>
  4089d0:	ldr	x8, [sp, #8]
  4089d4:	ldr	x8, [x8, #32]
  4089d8:	ldr	x8, [x8, #2584]
  4089dc:	mov	x9, #0xffffffffffffffff    	// #-1
  4089e0:	cmp	x8, x9
  4089e4:	b.ne	4089f4 <tigetstr@plt+0x6334>  // b.any
  4089e8:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  4089ec:	add	x0, x0, #0x480
  4089f0:	bl	402520 <_nc_warning@plt>
  4089f4:	ldr	x8, [sp, #8]
  4089f8:	ldr	x8, [x8, #32]
  4089fc:	ldr	x8, [x8, #2592]
  408a00:	cbz	x8, 408a50 <tigetstr@plt+0x6390>
  408a04:	ldr	x8, [sp, #8]
  408a08:	ldr	x8, [x8, #32]
  408a0c:	ldr	x8, [x8, #2592]
  408a10:	mov	x9, #0xffffffffffffffff    	// #-1
  408a14:	cmp	x8, x9
  408a18:	b.eq	408a50 <tigetstr@plt+0x6390>  // b.none
  408a1c:	ldr	x8, [sp, #8]
  408a20:	ldr	x8, [x8, #32]
  408a24:	ldr	x8, [x8, #2528]
  408a28:	cbz	x8, 408a44 <tigetstr@plt+0x6384>
  408a2c:	ldr	x8, [sp, #8]
  408a30:	ldr	x8, [x8, #32]
  408a34:	ldr	x8, [x8, #2528]
  408a38:	mov	x9, #0xffffffffffffffff    	// #-1
  408a3c:	cmp	x8, x9
  408a40:	b.ne	408a50 <tigetstr@plt+0x6390>  // b.any
  408a44:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  408a48:	add	x0, x0, #0x4a8
  408a4c:	bl	402520 <_nc_warning@plt>
  408a50:	ldr	x8, [sp, #8]
  408a54:	ldr	x8, [x8, #32]
  408a58:	ldr	x8, [x8, #2528]
  408a5c:	cbz	x8, 408aac <tigetstr@plt+0x63ec>
  408a60:	ldr	x8, [sp, #8]
  408a64:	ldr	x8, [x8, #32]
  408a68:	ldr	x8, [x8, #2528]
  408a6c:	mov	x9, #0xffffffffffffffff    	// #-1
  408a70:	cmp	x8, x9
  408a74:	b.eq	408aac <tigetstr@plt+0x63ec>  // b.none
  408a78:	ldr	x8, [sp, #8]
  408a7c:	ldr	x8, [x8, #32]
  408a80:	ldr	x8, [x8, #2592]
  408a84:	cbz	x8, 408aa0 <tigetstr@plt+0x63e0>
  408a88:	ldr	x8, [sp, #8]
  408a8c:	ldr	x8, [x8, #32]
  408a90:	ldr	x8, [x8, #2592]
  408a94:	mov	x9, #0xffffffffffffffff    	// #-1
  408a98:	cmp	x8, x9
  408a9c:	b.ne	408aac <tigetstr@plt+0x63ec>  // b.any
  408aa0:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  408aa4:	add	x0, x0, #0x4d2
  408aa8:	bl	402520 <_nc_warning@plt>
  408aac:	ldr	x8, [sp, #8]
  408ab0:	ldr	x8, [x8, #32]
  408ab4:	ldr	x8, [x8, #2600]
  408ab8:	cbz	x8, 408b08 <tigetstr@plt+0x6448>
  408abc:	ldr	x8, [sp, #8]
  408ac0:	ldr	x8, [x8, #32]
  408ac4:	ldr	x8, [x8, #2600]
  408ac8:	mov	x9, #0xffffffffffffffff    	// #-1
  408acc:	cmp	x8, x9
  408ad0:	b.eq	408b08 <tigetstr@plt+0x6448>  // b.none
  408ad4:	ldr	x8, [sp, #8]
  408ad8:	ldr	x8, [x8, #32]
  408adc:	ldr	x8, [x8, #2536]
  408ae0:	cbz	x8, 408afc <tigetstr@plt+0x643c>
  408ae4:	ldr	x8, [sp, #8]
  408ae8:	ldr	x8, [x8, #32]
  408aec:	ldr	x8, [x8, #2536]
  408af0:	mov	x9, #0xffffffffffffffff    	// #-1
  408af4:	cmp	x8, x9
  408af8:	b.ne	408b08 <tigetstr@plt+0x6448>  // b.any
  408afc:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  408b00:	add	x0, x0, #0x4fc
  408b04:	bl	402520 <_nc_warning@plt>
  408b08:	ldr	x8, [sp, #8]
  408b0c:	ldr	x8, [x8, #32]
  408b10:	ldr	x8, [x8, #2536]
  408b14:	cbz	x8, 408b64 <tigetstr@plt+0x64a4>
  408b18:	ldr	x8, [sp, #8]
  408b1c:	ldr	x8, [x8, #32]
  408b20:	ldr	x8, [x8, #2536]
  408b24:	mov	x9, #0xffffffffffffffff    	// #-1
  408b28:	cmp	x8, x9
  408b2c:	b.eq	408b64 <tigetstr@plt+0x64a4>  // b.none
  408b30:	ldr	x8, [sp, #8]
  408b34:	ldr	x8, [x8, #32]
  408b38:	ldr	x8, [x8, #2600]
  408b3c:	cbz	x8, 408b58 <tigetstr@plt+0x6498>
  408b40:	ldr	x8, [sp, #8]
  408b44:	ldr	x8, [x8, #32]
  408b48:	ldr	x8, [x8, #2600]
  408b4c:	mov	x9, #0xffffffffffffffff    	// #-1
  408b50:	cmp	x8, x9
  408b54:	b.ne	408b64 <tigetstr@plt+0x64a4>  // b.any
  408b58:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  408b5c:	add	x0, x0, #0x52c
  408b60:	bl	402520 <_nc_warning@plt>
  408b64:	ldr	x8, [sp, #8]
  408b68:	ldr	x8, [x8, #32]
  408b6c:	ldr	x8, [x8, #2608]
  408b70:	cbz	x8, 408bc0 <tigetstr@plt+0x6500>
  408b74:	ldr	x8, [sp, #8]
  408b78:	ldr	x8, [x8, #32]
  408b7c:	ldr	x8, [x8, #2608]
  408b80:	mov	x9, #0xffffffffffffffff    	// #-1
  408b84:	cmp	x8, x9
  408b88:	b.eq	408bc0 <tigetstr@plt+0x6500>  // b.none
  408b8c:	ldr	x8, [sp, #8]
  408b90:	ldr	x8, [x8, #32]
  408b94:	ldr	x8, [x8, #2544]
  408b98:	cbz	x8, 408bb4 <tigetstr@plt+0x64f4>
  408b9c:	ldr	x8, [sp, #8]
  408ba0:	ldr	x8, [x8, #32]
  408ba4:	ldr	x8, [x8, #2544]
  408ba8:	mov	x9, #0xffffffffffffffff    	// #-1
  408bac:	cmp	x8, x9
  408bb0:	b.ne	408bc0 <tigetstr@plt+0x6500>  // b.any
  408bb4:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  408bb8:	add	x0, x0, #0x55c
  408bbc:	bl	402520 <_nc_warning@plt>
  408bc0:	ldr	x8, [sp, #8]
  408bc4:	ldr	x8, [x8, #32]
  408bc8:	ldr	x8, [x8, #2544]
  408bcc:	cbz	x8, 408c1c <tigetstr@plt+0x655c>
  408bd0:	ldr	x8, [sp, #8]
  408bd4:	ldr	x8, [x8, #32]
  408bd8:	ldr	x8, [x8, #2544]
  408bdc:	mov	x9, #0xffffffffffffffff    	// #-1
  408be0:	cmp	x8, x9
  408be4:	b.eq	408c1c <tigetstr@plt+0x655c>  // b.none
  408be8:	ldr	x8, [sp, #8]
  408bec:	ldr	x8, [x8, #32]
  408bf0:	ldr	x8, [x8, #2608]
  408bf4:	cbz	x8, 408c10 <tigetstr@plt+0x6550>
  408bf8:	ldr	x8, [sp, #8]
  408bfc:	ldr	x8, [x8, #32]
  408c00:	ldr	x8, [x8, #2608]
  408c04:	mov	x9, #0xffffffffffffffff    	// #-1
  408c08:	cmp	x8, x9
  408c0c:	b.ne	408c1c <tigetstr@plt+0x655c>  // b.any
  408c10:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  408c14:	add	x0, x0, #0x590
  408c18:	bl	402520 <_nc_warning@plt>
  408c1c:	ldr	x8, [sp, #8]
  408c20:	ldr	x8, [x8, #32]
  408c24:	ldr	x8, [x8, #2616]
  408c28:	cbz	x8, 408c78 <tigetstr@plt+0x65b8>
  408c2c:	ldr	x8, [sp, #8]
  408c30:	ldr	x8, [x8, #32]
  408c34:	ldr	x8, [x8, #2616]
  408c38:	mov	x9, #0xffffffffffffffff    	// #-1
  408c3c:	cmp	x8, x9
  408c40:	b.eq	408c78 <tigetstr@plt+0x65b8>  // b.none
  408c44:	ldr	x8, [sp, #8]
  408c48:	ldr	x8, [x8, #32]
  408c4c:	ldr	x8, [x8, #2552]
  408c50:	cbz	x8, 408c6c <tigetstr@plt+0x65ac>
  408c54:	ldr	x8, [sp, #8]
  408c58:	ldr	x8, [x8, #32]
  408c5c:	ldr	x8, [x8, #2552]
  408c60:	mov	x9, #0xffffffffffffffff    	// #-1
  408c64:	cmp	x8, x9
  408c68:	b.ne	408c78 <tigetstr@plt+0x65b8>  // b.any
  408c6c:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  408c70:	add	x0, x0, #0x5c4
  408c74:	bl	402520 <_nc_warning@plt>
  408c78:	ldr	x8, [sp, #8]
  408c7c:	ldr	x8, [x8, #32]
  408c80:	ldr	x8, [x8, #2552]
  408c84:	cbz	x8, 408cd4 <tigetstr@plt+0x6614>
  408c88:	ldr	x8, [sp, #8]
  408c8c:	ldr	x8, [x8, #32]
  408c90:	ldr	x8, [x8, #2552]
  408c94:	mov	x9, #0xffffffffffffffff    	// #-1
  408c98:	cmp	x8, x9
  408c9c:	b.eq	408cd4 <tigetstr@plt+0x6614>  // b.none
  408ca0:	ldr	x8, [sp, #8]
  408ca4:	ldr	x8, [x8, #32]
  408ca8:	ldr	x8, [x8, #2616]
  408cac:	cbz	x8, 408cc8 <tigetstr@plt+0x6608>
  408cb0:	ldr	x8, [sp, #8]
  408cb4:	ldr	x8, [x8, #32]
  408cb8:	ldr	x8, [x8, #2616]
  408cbc:	mov	x9, #0xffffffffffffffff    	// #-1
  408cc0:	cmp	x8, x9
  408cc4:	b.ne	408cd4 <tigetstr@plt+0x6614>  // b.any
  408cc8:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  408ccc:	add	x0, x0, #0x5ee
  408cd0:	bl	402520 <_nc_warning@plt>
  408cd4:	ldr	x8, [sp, #8]
  408cd8:	ldr	x8, [x8, #32]
  408cdc:	ldr	x8, [x8, #2776]
  408ce0:	cbz	x8, 408d30 <tigetstr@plt+0x6670>
  408ce4:	ldr	x8, [sp, #8]
  408ce8:	ldr	x8, [x8, #32]
  408cec:	ldr	x8, [x8, #2776]
  408cf0:	mov	x9, #0xffffffffffffffff    	// #-1
  408cf4:	cmp	x8, x9
  408cf8:	b.eq	408d30 <tigetstr@plt+0x6670>  // b.none
  408cfc:	ldr	x8, [sp, #8]
  408d00:	ldr	x8, [x8, #32]
  408d04:	ldr	x8, [x8, #2792]
  408d08:	cbz	x8, 408d24 <tigetstr@plt+0x6664>
  408d0c:	ldr	x8, [sp, #8]
  408d10:	ldr	x8, [x8, #32]
  408d14:	ldr	x8, [x8, #2792]
  408d18:	mov	x9, #0xffffffffffffffff    	// #-1
  408d1c:	cmp	x8, x9
  408d20:	b.ne	408d30 <tigetstr@plt+0x6670>  // b.any
  408d24:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  408d28:	add	x0, x0, #0x618
  408d2c:	bl	402520 <_nc_warning@plt>
  408d30:	ldr	x8, [sp, #8]
  408d34:	ldr	x8, [x8, #32]
  408d38:	ldr	x8, [x8, #2728]
  408d3c:	cbz	x8, 408d8c <tigetstr@plt+0x66cc>
  408d40:	ldr	x8, [sp, #8]
  408d44:	ldr	x8, [x8, #32]
  408d48:	ldr	x8, [x8, #2728]
  408d4c:	mov	x9, #0xffffffffffffffff    	// #-1
  408d50:	cmp	x8, x9
  408d54:	b.eq	408d8c <tigetstr@plt+0x66cc>  // b.none
  408d58:	ldr	x8, [sp, #8]
  408d5c:	ldr	x8, [x8, #32]
  408d60:	ldr	x8, [x8, #2720]
  408d64:	cbz	x8, 408d80 <tigetstr@plt+0x66c0>
  408d68:	ldr	x8, [sp, #8]
  408d6c:	ldr	x8, [x8, #32]
  408d70:	ldr	x8, [x8, #2720]
  408d74:	mov	x9, #0xffffffffffffffff    	// #-1
  408d78:	cmp	x8, x9
  408d7c:	b.ne	408d8c <tigetstr@plt+0x66cc>  // b.any
  408d80:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  408d84:	add	x0, x0, #0x644
  408d88:	bl	402520 <_nc_warning@plt>
  408d8c:	ldr	x8, [sp, #8]
  408d90:	ldr	x8, [x8, #32]
  408d94:	ldr	x8, [x8, #2736]
  408d98:	cbz	x8, 408de8 <tigetstr@plt+0x6728>
  408d9c:	ldr	x8, [sp, #8]
  408da0:	ldr	x8, [x8, #32]
  408da4:	ldr	x8, [x8, #2736]
  408da8:	mov	x9, #0xffffffffffffffff    	// #-1
  408dac:	cmp	x8, x9
  408db0:	b.eq	408de8 <tigetstr@plt+0x6728>  // b.none
  408db4:	ldr	x8, [sp, #8]
  408db8:	ldr	x8, [x8, #32]
  408dbc:	ldr	x8, [x8, #2168]
  408dc0:	cbz	x8, 408ddc <tigetstr@plt+0x671c>
  408dc4:	ldr	x8, [sp, #8]
  408dc8:	ldr	x8, [x8, #32]
  408dcc:	ldr	x8, [x8, #2168]
  408dd0:	mov	x9, #0xffffffffffffffff    	// #-1
  408dd4:	cmp	x8, x9
  408dd8:	b.ne	408de8 <tigetstr@plt+0x6728>  // b.any
  408ddc:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  408de0:	add	x0, x0, #0x674
  408de4:	bl	402520 <_nc_warning@plt>
  408de8:	ldr	x8, [sp, #8]
  408dec:	ldr	x8, [x8, #32]
  408df0:	ldr	x8, [x8, #2744]
  408df4:	cbz	x8, 408e44 <tigetstr@plt+0x6784>
  408df8:	ldr	x8, [sp, #8]
  408dfc:	ldr	x8, [x8, #32]
  408e00:	ldr	x8, [x8, #2744]
  408e04:	mov	x9, #0xffffffffffffffff    	// #-1
  408e08:	cmp	x8, x9
  408e0c:	b.eq	408e44 <tigetstr@plt+0x6784>  // b.none
  408e10:	ldr	x8, [sp, #8]
  408e14:	ldr	x8, [x8, #32]
  408e18:	ldr	x8, [x8, #2176]
  408e1c:	cbz	x8, 408e38 <tigetstr@plt+0x6778>
  408e20:	ldr	x8, [sp, #8]
  408e24:	ldr	x8, [x8, #32]
  408e28:	ldr	x8, [x8, #2176]
  408e2c:	mov	x9, #0xffffffffffffffff    	// #-1
  408e30:	cmp	x8, x9
  408e34:	b.ne	408e44 <tigetstr@plt+0x6784>  // b.any
  408e38:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  408e3c:	add	x0, x0, #0x6a0
  408e40:	bl	402520 <_nc_warning@plt>
  408e44:	ldr	x8, [sp, #8]
  408e48:	ldr	x8, [x8, #32]
  408e4c:	ldr	x8, [x8, #2760]
  408e50:	cbz	x8, 408ea0 <tigetstr@plt+0x67e0>
  408e54:	ldr	x8, [sp, #8]
  408e58:	ldr	x8, [x8, #32]
  408e5c:	ldr	x8, [x8, #2760]
  408e60:	mov	x9, #0xffffffffffffffff    	// #-1
  408e64:	cmp	x8, x9
  408e68:	b.eq	408ea0 <tigetstr@plt+0x67e0>  // b.none
  408e6c:	ldr	x8, [sp, #8]
  408e70:	ldr	x8, [x8, #32]
  408e74:	ldr	x8, [x8, #2752]
  408e78:	cbz	x8, 408e94 <tigetstr@plt+0x67d4>
  408e7c:	ldr	x8, [sp, #8]
  408e80:	ldr	x8, [x8, #32]
  408e84:	ldr	x8, [x8, #2752]
  408e88:	mov	x9, #0xffffffffffffffff    	// #-1
  408e8c:	cmp	x8, x9
  408e90:	b.ne	408ea0 <tigetstr@plt+0x67e0>  // b.any
  408e94:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  408e98:	add	x0, x0, #0x6ce
  408e9c:	bl	402520 <_nc_warning@plt>
  408ea0:	ldr	x8, [sp, #8]
  408ea4:	ldr	x8, [x8, #32]
  408ea8:	ldr	x8, [x8, #2680]
  408eac:	cbz	x8, 408efc <tigetstr@plt+0x683c>
  408eb0:	ldr	x8, [sp, #8]
  408eb4:	ldr	x8, [x8, #32]
  408eb8:	ldr	x8, [x8, #2680]
  408ebc:	mov	x9, #0xffffffffffffffff    	// #-1
  408ec0:	cmp	x8, x9
  408ec4:	b.eq	408efc <tigetstr@plt+0x683c>  // b.none
  408ec8:	ldr	x8, [sp, #8]
  408ecc:	ldr	x8, [x8, #32]
  408ed0:	ldr	x8, [x8, #2632]
  408ed4:	cbz	x8, 408ef0 <tigetstr@plt+0x6830>
  408ed8:	ldr	x8, [sp, #8]
  408edc:	ldr	x8, [x8, #32]
  408ee0:	ldr	x8, [x8, #2632]
  408ee4:	mov	x9, #0xffffffffffffffff    	// #-1
  408ee8:	cmp	x8, x9
  408eec:	b.ne	408efc <tigetstr@plt+0x683c>  // b.any
  408ef0:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  408ef4:	add	x0, x0, #0x6f8
  408ef8:	bl	402520 <_nc_warning@plt>
  408efc:	ldr	x8, [sp, #8]
  408f00:	ldr	x8, [x8, #32]
  408f04:	ldr	x8, [x8, #2688]
  408f08:	cbz	x8, 408f58 <tigetstr@plt+0x6898>
  408f0c:	ldr	x8, [sp, #8]
  408f10:	ldr	x8, [x8, #32]
  408f14:	ldr	x8, [x8, #2688]
  408f18:	mov	x9, #0xffffffffffffffff    	// #-1
  408f1c:	cmp	x8, x9
  408f20:	b.eq	408f58 <tigetstr@plt+0x6898>  // b.none
  408f24:	ldr	x8, [sp, #8]
  408f28:	ldr	x8, [x8, #32]
  408f2c:	ldr	x8, [x8, #2640]
  408f30:	cbz	x8, 408f4c <tigetstr@plt+0x688c>
  408f34:	ldr	x8, [sp, #8]
  408f38:	ldr	x8, [x8, #32]
  408f3c:	ldr	x8, [x8, #2640]
  408f40:	mov	x9, #0xffffffffffffffff    	// #-1
  408f44:	cmp	x8, x9
  408f48:	b.ne	408f58 <tigetstr@plt+0x6898>  // b.any
  408f4c:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  408f50:	add	x0, x0, #0x71a
  408f54:	bl	402520 <_nc_warning@plt>
  408f58:	ldr	x8, [sp, #8]
  408f5c:	ldr	x8, [x8, #32]
  408f60:	ldr	x8, [x8, #2696]
  408f64:	cbz	x8, 408fb4 <tigetstr@plt+0x68f4>
  408f68:	ldr	x8, [sp, #8]
  408f6c:	ldr	x8, [x8, #32]
  408f70:	ldr	x8, [x8, #2696]
  408f74:	mov	x9, #0xffffffffffffffff    	// #-1
  408f78:	cmp	x8, x9
  408f7c:	b.eq	408fb4 <tigetstr@plt+0x68f4>  // b.none
  408f80:	ldr	x8, [sp, #8]
  408f84:	ldr	x8, [x8, #32]
  408f88:	ldr	x8, [x8, #2648]
  408f8c:	cbz	x8, 408fa8 <tigetstr@plt+0x68e8>
  408f90:	ldr	x8, [sp, #8]
  408f94:	ldr	x8, [x8, #32]
  408f98:	ldr	x8, [x8, #2648]
  408f9c:	mov	x9, #0xffffffffffffffff    	// #-1
  408fa0:	cmp	x8, x9
  408fa4:	b.ne	408fb4 <tigetstr@plt+0x68f4>  // b.any
  408fa8:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  408fac:	add	x0, x0, #0x73c
  408fb0:	bl	402520 <_nc_warning@plt>
  408fb4:	ldr	x8, [sp, #8]
  408fb8:	ldr	x8, [x8, #32]
  408fbc:	ldr	x8, [x8, #2704]
  408fc0:	cbz	x8, 409010 <tigetstr@plt+0x6950>
  408fc4:	ldr	x8, [sp, #8]
  408fc8:	ldr	x8, [x8, #32]
  408fcc:	ldr	x8, [x8, #2704]
  408fd0:	mov	x9, #0xffffffffffffffff    	// #-1
  408fd4:	cmp	x8, x9
  408fd8:	b.eq	409010 <tigetstr@plt+0x6950>  // b.none
  408fdc:	ldr	x8, [sp, #8]
  408fe0:	ldr	x8, [x8, #32]
  408fe4:	ldr	x8, [x8, #2664]
  408fe8:	cbz	x8, 409004 <tigetstr@plt+0x6944>
  408fec:	ldr	x8, [sp, #8]
  408ff0:	ldr	x8, [x8, #32]
  408ff4:	ldr	x8, [x8, #2664]
  408ff8:	mov	x9, #0xffffffffffffffff    	// #-1
  408ffc:	cmp	x8, x9
  409000:	b.ne	409010 <tigetstr@plt+0x6950>  // b.any
  409004:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  409008:	add	x0, x0, #0x760
  40900c:	bl	402520 <_nc_warning@plt>
  409010:	ldp	x29, x30, [sp, #16]
  409014:	add	sp, sp, #0x20
  409018:	ret
  40901c:	sub	sp, sp, #0x40
  409020:	stp	x29, x30, [sp, #48]
  409024:	add	x29, sp, #0x30
  409028:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  40902c:	ldr	x8, [x8, #3904]
  409030:	stur	x0, [x29, #-8]
  409034:	ldrb	w9, [x8]
  409038:	tbnz	w9, #0, 409040 <tigetstr@plt+0x6980>
  40903c:	b	40937c <tigetstr@plt+0x6cbc>
  409040:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  409044:	add	x0, x0, #0x852
  409048:	bl	402330 <tigetflag@plt>
  40904c:	stur	w0, [x29, #-12]
  409050:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  409054:	add	x0, x0, #0x7af
  409058:	bl	402330 <tigetflag@plt>
  40905c:	stur	w0, [x29, #-16]
  409060:	ldur	x8, [x29, #-8]
  409064:	ldr	x8, [x8, #16]
  409068:	ldrb	w9, [x8, #28]
  40906c:	stur	w9, [x29, #-20]
  409070:	mov	w9, #0x0                   	// #0
  409074:	sturb	w9, [x29, #-21]
  409078:	sturb	w9, [x29, #-22]
  40907c:	ldur	x8, [x29, #-8]
  409080:	ldr	x0, [x8]
  409084:	bl	4021a0 <_nc_first_name@plt>
  409088:	str	x0, [sp, #16]
  40908c:	ldr	x0, [sp, #16]
  409090:	adrp	x1, 413000 <tigetstr@plt+0x10940>
  409094:	add	x1, x1, #0x77e
  409098:	mov	x2, #0x6                   	// #6
  40909c:	bl	4022f0 <strncmp@plt>
  4090a0:	cmp	w0, #0x0
  4090a4:	cset	w9, ne  // ne = any
  4090a8:	mov	w10, #0x1                   	// #1
  4090ac:	eor	w9, w9, #0x1
  4090b0:	and	w9, w9, w10
  4090b4:	strb	w9, [sp, #15]
  4090b8:	ldrb	w9, [sp, #15]
  4090bc:	mov	w10, #0x0                   	// #0
  4090c0:	str	w10, [sp, #8]
  4090c4:	tbnz	w9, #0, 4090cc <tigetstr@plt+0x6a0c>
  4090c8:	b	4090e4 <tigetstr@plt+0x6a24>
  4090cc:	ldr	x0, [sp, #16]
  4090d0:	mov	w1, #0x2e                  	// #46
  4090d4:	bl	402530 <strchr@plt>
  4090d8:	cmp	x0, #0x0
  4090dc:	cset	w8, eq  // eq = none
  4090e0:	str	w8, [sp, #8]
  4090e4:	ldr	w8, [sp, #8]
  4090e8:	and	w8, w8, #0x1
  4090ec:	strb	w8, [sp, #14]
  4090f0:	ldur	w8, [x29, #-20]
  4090f4:	and	w8, w8, #0xff
  4090f8:	cmp	w8, #0x1
  4090fc:	b.le	409104 <tigetstr@plt+0x6a44>
  409100:	stur	wzr, [x29, #-20]
  409104:	ldur	w8, [x29, #-16]
  409108:	and	w8, w8, #0xff
  40910c:	cmp	w8, #0x1
  409110:	b.le	409118 <tigetstr@plt+0x6a58>
  409114:	stur	wzr, [x29, #-16]
  409118:	ldur	w8, [x29, #-12]
  40911c:	and	w8, w8, #0xff
  409120:	cmp	w8, #0x1
  409124:	b.le	40912c <tigetstr@plt+0x6a6c>
  409128:	stur	wzr, [x29, #-12]
  40912c:	ldur	x8, [x29, #-8]
  409130:	ldr	x8, [x8, #32]
  409134:	ldr	x8, [x8, #2840]
  409138:	mov	x9, #0xffffffffffffffff    	// #-1
  40913c:	cmp	x8, x9
  409140:	b.eq	409184 <tigetstr@plt+0x6ac4>  // b.none
  409144:	ldur	x8, [x29, #-8]
  409148:	ldr	x8, [x8, #32]
  40914c:	ldr	x8, [x8, #2840]
  409150:	cbz	x8, 409184 <tigetstr@plt+0x6ac4>
  409154:	ldur	x8, [x29, #-8]
  409158:	ldr	x8, [x8, #32]
  40915c:	ldr	x1, [x8, #2840]
  409160:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  409164:	add	x0, x0, #0x785
  409168:	bl	4024b0 <strcmp@plt>
  40916c:	cmp	w0, #0x0
  409170:	cset	w9, ne  // ne = any
  409174:	mov	w10, #0x1                   	// #1
  409178:	eor	w9, w9, #0x1
  40917c:	and	w9, w9, w10
  409180:	sturb	w9, [x29, #-21]
  409184:	ldur	x8, [x29, #-8]
  409188:	ldr	x8, [x8, #32]
  40918c:	ldr	x8, [x8, #2384]
  409190:	mov	x9, #0xffffffffffffffff    	// #-1
  409194:	cmp	x8, x9
  409198:	b.eq	4091c8 <tigetstr@plt+0x6b08>  // b.none
  40919c:	ldur	x8, [x29, #-8]
  4091a0:	ldr	x8, [x8, #32]
  4091a4:	ldr	x8, [x8, #2384]
  4091a8:	cbz	x8, 4091c8 <tigetstr@plt+0x6b08>
  4091ac:	ldur	x8, [x29, #-8]
  4091b0:	ldr	x8, [x8, #32]
  4091b4:	ldr	x0, [x8, #2384]
  4091b8:	bl	40af8c <tigetstr@plt+0x88cc>
  4091bc:	and	w9, w0, #0x1
  4091c0:	sturb	w9, [x29, #-22]
  4091c4:	b	409208 <tigetstr@plt+0x6b48>
  4091c8:	ldur	x8, [x29, #-8]
  4091cc:	ldr	x8, [x8, #32]
  4091d0:	ldr	x8, [x8, #2376]
  4091d4:	mov	x9, #0xffffffffffffffff    	// #-1
  4091d8:	cmp	x8, x9
  4091dc:	b.eq	409208 <tigetstr@plt+0x6b48>  // b.none
  4091e0:	ldur	x8, [x29, #-8]
  4091e4:	ldr	x8, [x8, #32]
  4091e8:	ldr	x8, [x8, #2376]
  4091ec:	cbz	x8, 409208 <tigetstr@plt+0x6b48>
  4091f0:	ldur	x8, [x29, #-8]
  4091f4:	ldr	x8, [x8, #32]
  4091f8:	ldr	x0, [x8, #2376]
  4091fc:	bl	40af8c <tigetstr@plt+0x88cc>
  409200:	and	w9, w0, #0x1
  409204:	sturb	w9, [x29, #-22]
  409208:	ldur	w8, [x29, #-16]
  40920c:	cbz	w8, 409228 <tigetstr@plt+0x6b68>
  409210:	ldur	w8, [x29, #-12]
  409214:	cbz	w8, 409228 <tigetstr@plt+0x6b68>
  409218:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  40921c:	add	x0, x0, #0x789
  409220:	bl	402520 <_nc_warning@plt>
  409224:	b	40937c <tigetstr@plt+0x6cbc>
  409228:	ldur	w8, [x29, #-12]
  40922c:	cbz	w8, 40924c <tigetstr@plt+0x6b8c>
  409230:	ldrb	w8, [sp, #14]
  409234:	tbnz	w8, #0, 40923c <tigetstr@plt+0x6b7c>
  409238:	b	40924c <tigetstr@plt+0x6b8c>
  40923c:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  409240:	add	x0, x0, #0x7b2
  409244:	bl	402520 <_nc_warning@plt>
  409248:	b	40937c <tigetstr@plt+0x6cbc>
  40924c:	ldur	w8, [x29, #-12]
  409250:	cbz	w8, 409344 <tigetstr@plt+0x6c84>
  409254:	ldurb	w8, [x29, #-21]
  409258:	tbnz	w8, #0, 4092ac <tigetstr@plt+0x6bec>
  40925c:	ldrb	w8, [sp, #15]
  409260:	tbnz	w8, #0, 409268 <tigetstr@plt+0x6ba8>
  409264:	b	4092ac <tigetstr@plt+0x6bec>
  409268:	ldur	x8, [x29, #-8]
  40926c:	ldr	x8, [x8, #32]
  409270:	ldr	x8, [x8, #2840]
  409274:	mov	x9, #0xffffffffffffffff    	// #-1
  409278:	cmp	x8, x9
  40927c:	b.eq	4092a0 <tigetstr@plt+0x6be0>  // b.none
  409280:	ldur	x8, [x29, #-8]
  409284:	ldr	x8, [x8, #32]
  409288:	ldr	x8, [x8, #2840]
  40928c:	cbz	x8, 4092a0 <tigetstr@plt+0x6be0>
  409290:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  409294:	add	x0, x0, #0x7e3
  409298:	bl	402520 <_nc_warning@plt>
  40929c:	b	4092ac <tigetstr@plt+0x6bec>
  4092a0:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  4092a4:	add	x0, x0, #0x813
  4092a8:	bl	402520 <_nc_warning@plt>
  4092ac:	ldur	w8, [x29, #-20]
  4092b0:	cbnz	w8, 4092d8 <tigetstr@plt+0x6c18>
  4092b4:	ldur	x8, [x29, #-8]
  4092b8:	ldr	x8, [x8, #24]
  4092bc:	ldr	w9, [x8, #52]
  4092c0:	cmp	w9, #0x0
  4092c4:	cset	w9, le
  4092c8:	tbnz	w9, #0, 4092d8 <tigetstr@plt+0x6c18>
  4092cc:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  4092d0:	add	x0, x0, #0x835
  4092d4:	bl	402520 <_nc_warning@plt>
  4092d8:	ldurb	w8, [x29, #-22]
  4092dc:	tbnz	w8, #0, 40930c <tigetstr@plt+0x6c4c>
  4092e0:	ldur	w8, [x29, #-20]
  4092e4:	cbz	w8, 40930c <tigetstr@plt+0x6c4c>
  4092e8:	ldur	x8, [x29, #-8]
  4092ec:	ldr	x8, [x8, #24]
  4092f0:	ldr	w9, [x8, #52]
  4092f4:	cmp	w9, #0x0
  4092f8:	cset	w9, le
  4092fc:	tbnz	w9, #0, 40930c <tigetstr@plt+0x6c4c>
  409300:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  409304:	add	x0, x0, #0x855
  409308:	bl	402520 <_nc_warning@plt>
  40930c:	ldur	x8, [x29, #-8]
  409310:	ldr	x8, [x8, #32]
  409314:	ldr	x8, [x8, #1080]
  409318:	mov	x9, #0xffffffffffffffff    	// #-1
  40931c:	cmp	x8, x9
  409320:	b.eq	409340 <tigetstr@plt+0x6c80>  // b.none
  409324:	ldur	x8, [x29, #-8]
  409328:	ldr	x8, [x8, #32]
  40932c:	ldr	x8, [x8, #1080]
  409330:	cbz	x8, 409340 <tigetstr@plt+0x6c80>
  409334:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  409338:	add	x0, x0, #0x896
  40933c:	bl	402520 <_nc_warning@plt>
  409340:	b	40937c <tigetstr@plt+0x6cbc>
  409344:	ldurb	w8, [x29, #-21]
  409348:	tbnz	w8, #0, 409350 <tigetstr@plt+0x6c90>
  40934c:	b	40937c <tigetstr@plt+0x6cbc>
  409350:	ldur	w8, [x29, #-16]
  409354:	cbnz	w8, 40937c <tigetstr@plt+0x6cbc>
  409358:	ldrb	w8, [sp, #14]
  40935c:	tbnz	w8, #0, 40937c <tigetstr@plt+0x6cbc>
  409360:	ldr	x0, [sp, #16]
  409364:	mov	w1, #0x2b                  	// #43
  409368:	bl	402530 <strchr@plt>
  40936c:	cbnz	x0, 40937c <tigetstr@plt+0x6cbc>
  409370:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  409374:	add	x0, x0, #0x8be
  409378:	bl	402520 <_nc_warning@plt>
  40937c:	ldp	x29, x30, [sp, #48]
  409380:	add	sp, sp, #0x40
  409384:	ret
  409388:	sub	sp, sp, #0x80
  40938c:	stp	x29, x30, [sp, #112]
  409390:	add	x29, sp, #0x70
  409394:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  409398:	ldr	x8, [x8, #3984]
  40939c:	stur	x0, [x29, #-8]
  4093a0:	stur	x1, [x29, #-16]
  4093a4:	stur	w2, [x29, #-20]
  4093a8:	stur	x3, [x29, #-32]
  4093ac:	stur	x4, [x29, #-40]
  4093b0:	str	wzr, [x8]
  4093b4:	ldur	x8, [x29, #-8]
  4093b8:	ldr	x8, [x8, #32]
  4093bc:	ldr	x0, [x8, #1048]
  4093c0:	ldur	w9, [x29, #-20]
  4093c4:	cmp	w9, #0x1
  4093c8:	cset	w9, eq  // eq = none
  4093cc:	and	w9, w9, #0x1
  4093d0:	mov	w1, w9
  4093d4:	sxtw	x1, w1
  4093d8:	ldur	w9, [x29, #-20]
  4093dc:	cmp	w9, #0x2
  4093e0:	cset	w9, eq  // eq = none
  4093e4:	and	w9, w9, #0x1
  4093e8:	mov	w3, w9
  4093ec:	sxtw	x2, w3
  4093f0:	ldur	w9, [x29, #-20]
  4093f4:	cmp	w9, #0x3
  4093f8:	cset	w9, eq  // eq = none
  4093fc:	and	w9, w9, #0x1
  409400:	mov	w3, w9
  409404:	sxtw	x3, w3
  409408:	ldur	w9, [x29, #-20]
  40940c:	cmp	w9, #0x4
  409410:	cset	w9, eq  // eq = none
  409414:	and	w9, w9, #0x1
  409418:	mov	w4, w9
  40941c:	sxtw	x4, w4
  409420:	ldur	w9, [x29, #-20]
  409424:	cmp	w9, #0x5
  409428:	cset	w9, eq  // eq = none
  40942c:	and	w9, w9, #0x1
  409430:	mov	w5, w9
  409434:	sxtw	x5, w5
  409438:	ldur	w9, [x29, #-20]
  40943c:	cmp	w9, #0x6
  409440:	cset	w9, eq  // eq = none
  409444:	and	w9, w9, #0x1
  409448:	mov	w6, w9
  40944c:	sxtw	x6, w6
  409450:	ldur	w9, [x29, #-20]
  409454:	cmp	w9, #0x7
  409458:	cset	w9, eq  // eq = none
  40945c:	and	w9, w9, #0x1
  409460:	mov	w7, w9
  409464:	sxtw	x7, w7
  409468:	ldur	w9, [x29, #-20]
  40946c:	cmp	w9, #0x8
  409470:	cset	w9, eq  // eq = none
  409474:	and	w9, w9, #0x1
  409478:	mov	w8, w9
  40947c:	sxtw	x8, w8
  409480:	ldur	w9, [x29, #-20]
  409484:	cmp	w9, #0x9
  409488:	cset	w9, eq  // eq = none
  40948c:	and	w9, w9, #0x1
  409490:	mov	w10, w9
  409494:	sxtw	x10, w10
  409498:	mov	x11, sp
  40949c:	str	x8, [x11]
  4094a0:	mov	x8, sp
  4094a4:	str	x10, [x8, #8]
  4094a8:	bl	4022e0 <tparm@plt>
  4094ac:	stur	x0, [x29, #-48]
  4094b0:	ldur	x8, [x29, #-48]
  4094b4:	cbz	x8, 409580 <tigetstr@plt+0x6ec0>
  4094b8:	ldur	x8, [x29, #-32]
  4094bc:	cbz	x8, 409558 <tigetstr@plt+0x6e98>
  4094c0:	ldur	x8, [x29, #-32]
  4094c4:	mov	x9, #0xffffffffffffffff    	// #-1
  4094c8:	cmp	x8, x9
  4094cc:	b.eq	409558 <tigetstr@plt+0x6e98>  // b.none
  4094d0:	ldur	w0, [x29, #-20]
  4094d4:	ldur	x1, [x29, #-48]
  4094d8:	ldur	x2, [x29, #-32]
  4094dc:	bl	40afe8 <tigetstr@plt+0x8928>
  4094e0:	tbnz	w0, #0, 409554 <tigetstr@plt+0x6e94>
  4094e4:	ldur	x1, [x29, #-40]
  4094e8:	ldur	w2, [x29, #-20]
  4094ec:	ldur	x3, [x29, #-40]
  4094f0:	ldur	x8, [x29, #-32]
  4094f4:	mov	w0, #0x1                   	// #1
  4094f8:	str	x1, [sp, #56]
  4094fc:	mov	x1, x8
  409500:	str	w2, [sp, #52]
  409504:	str	x3, [sp, #40]
  409508:	bl	4026a0 <_nc_visbuf2@plt>
  40950c:	ldur	w5, [x29, #-20]
  409510:	ldur	x1, [x29, #-48]
  409514:	mov	w9, #0x2                   	// #2
  409518:	str	x0, [sp, #32]
  40951c:	mov	w0, w9
  409520:	str	w5, [sp, #28]
  409524:	bl	4026a0 <_nc_visbuf2@plt>
  409528:	adrp	x8, 413000 <tigetstr@plt+0x10940>
  40952c:	add	x8, x8, #0x8ed
  409530:	str	x0, [sp, #16]
  409534:	mov	x0, x8
  409538:	ldr	x1, [sp, #56]
  40953c:	ldr	w2, [sp, #52]
  409540:	ldr	x3, [sp, #40]
  409544:	ldr	x4, [sp, #32]
  409548:	ldr	w5, [sp, #28]
  40954c:	ldr	x6, [sp, #16]
  409550:	bl	402520 <_nc_warning@plt>
  409554:	b	40957c <tigetstr@plt+0x6ebc>
  409558:	ldur	x0, [x29, #-48]
  40955c:	ldur	x1, [x29, #-16]
  409560:	bl	402580 <_nc_capcmp@plt>
  409564:	cbz	w0, 40957c <tigetstr@plt+0x6ebc>
  409568:	ldur	w1, [x29, #-20]
  40956c:	ldur	x2, [x29, #-40]
  409570:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  409574:	add	x0, x0, #0x918
  409578:	bl	402520 <_nc_warning@plt>
  40957c:	b	4095ac <tigetstr@plt+0x6eec>
  409580:	ldur	x8, [x29, #-32]
  409584:	cbz	x8, 4095ac <tigetstr@plt+0x6eec>
  409588:	ldur	x8, [x29, #-32]
  40958c:	mov	x9, #0xffffffffffffffff    	// #-1
  409590:	cmp	x8, x9
  409594:	b.eq	4095ac <tigetstr@plt+0x6eec>  // b.none
  409598:	ldur	w1, [x29, #-20]
  40959c:	ldur	x2, [x29, #-40]
  4095a0:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  4095a4:	add	x0, x0, #0x934
  4095a8:	bl	402520 <_nc_warning@plt>
  4095ac:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  4095b0:	ldr	x8, [x8, #3984]
  4095b4:	ldr	w9, [x8]
  4095b8:	cbz	w9, 4095cc <tigetstr@plt+0x6f0c>
  4095bc:	ldur	w1, [x29, #-20]
  4095c0:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  4095c4:	add	x0, x0, #0x954
  4095c8:	bl	402520 <_nc_warning@plt>
  4095cc:	ldur	x0, [x29, #-48]
  4095d0:	ldp	x29, x30, [sp, #112]
  4095d4:	add	sp, sp, #0x80
  4095d8:	ret
  4095dc:	sub	sp, sp, #0x30
  4095e0:	stp	x29, x30, [sp, #32]
  4095e4:	add	x29, sp, #0x20
  4095e8:	mov	x8, #0xffffffffffffffff    	// #-1
  4095ec:	stur	x0, [x29, #-8]
  4095f0:	str	x1, [sp, #16]
  4095f4:	str	x2, [sp, #8]
  4095f8:	str	x3, [sp]
  4095fc:	ldr	x9, [sp, #16]
  409600:	cmp	x9, x8
  409604:	b.eq	409654 <tigetstr@plt+0x6f94>  // b.none
  409608:	ldr	x8, [sp, #16]
  40960c:	cbz	x8, 409654 <tigetstr@plt+0x6f94>
  409610:	ldr	x8, [sp, #8]
  409614:	cbz	x8, 409654 <tigetstr@plt+0x6f94>
  409618:	ldr	x1, [sp, #8]
  40961c:	ldr	x2, [sp, #16]
  409620:	mov	w0, #0xffffffff            	// #-1
  409624:	bl	40afe8 <tigetstr@plt+0x8928>
  409628:	tbnz	w0, #0, 409644 <tigetstr@plt+0x6f84>
  40962c:	ldr	x1, [sp]
  409630:	ldr	x2, [sp, #16]
  409634:	mov	w0, #0xffffffff            	// #-1
  409638:	bl	40afe8 <tigetstr@plt+0x8928>
  40963c:	tbnz	w0, #0, 409644 <tigetstr@plt+0x6f84>
  409640:	b	409654 <tigetstr@plt+0x6f94>
  409644:	ldur	x1, [x29, #-8]
  409648:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  40964c:	add	x0, x0, #0x9b9
  409650:	bl	402520 <_nc_warning@plt>
  409654:	ldp	x29, x30, [sp, #32]
  409658:	add	sp, sp, #0x30
  40965c:	ret
  409660:	sub	sp, sp, #0x60
  409664:	stp	x29, x30, [sp, #80]
  409668:	add	x29, sp, #0x50
  40966c:	mov	x8, #0xffffffffffffffff    	// #-1
  409670:	stur	x0, [x29, #-8]
  409674:	stur	w1, [x29, #-12]
  409678:	stur	x2, [x29, #-24]
  40967c:	stur	x3, [x29, #-32]
  409680:	ldur	x9, [x29, #-32]
  409684:	cmp	x9, x8
  409688:	b.eq	4098c4 <tigetstr@plt+0x7204>  // b.none
  40968c:	ldur	x8, [x29, #-32]
  409690:	cbz	x8, 4098c4 <tigetstr@plt+0x7204>
  409694:	ldur	w8, [x29, #-12]
  409698:	cbz	w8, 4096b4 <tigetstr@plt+0x6ff4>
  40969c:	ldur	w8, [x29, #-12]
  4096a0:	mov	w9, #0x1                   	// #1
  4096a4:	subs	w8, w8, #0x1
  4096a8:	lsl	w8, w9, w8
  4096ac:	str	w8, [sp, #12]
  4096b0:	b	4096bc <tigetstr@plt+0x6ffc>
  4096b4:	mov	w8, wzr
  4096b8:	str	w8, [sp, #12]
  4096bc:	ldr	w8, [sp, #12]
  4096c0:	stur	w8, [x29, #-36]
  4096c4:	ldur	x0, [x29, #-32]
  4096c8:	mov	w8, wzr
  4096cc:	mov	w1, w8
  4096d0:	mov	w2, w8
  4096d4:	bl	402260 <tgoto@plt>
  4096d8:	str	x0, [sp, #32]
  4096dc:	ldr	x0, [sp, #32]
  4096e0:	bl	40b3ac <tigetstr@plt+0x8cec>
  4096e4:	tbnz	w0, #0, 4096ec <tigetstr@plt+0x702c>
  4096e8:	b	4098c4 <tigetstr@plt+0x7204>
  4096ec:	str	wzr, [sp, #28]
  4096f0:	str	wzr, [sp, #24]
  4096f4:	str	wzr, [sp, #20]
  4096f8:	ldur	x8, [x29, #-32]
  4096fc:	ldur	x9, [x29, #-8]
  409700:	ldr	x9, [x9, #32]
  409704:	ldr	x9, [x9, #2872]
  409708:	mov	w10, #0x1                   	// #1
  40970c:	cmp	x8, x9
  409710:	str	w10, [sp, #8]
  409714:	b.eq	409774 <tigetstr@plt+0x70b4>  // b.none
  409718:	ldur	x8, [x29, #-32]
  40971c:	ldur	x9, [x29, #-8]
  409720:	ldr	x9, [x9, #32]
  409724:	ldr	x9, [x9, #2880]
  409728:	mov	w10, #0x1                   	// #1
  40972c:	cmp	x8, x9
  409730:	str	w10, [sp, #8]
  409734:	b.eq	409774 <tigetstr@plt+0x70b4>  // b.none
  409738:	ldur	x8, [x29, #-32]
  40973c:	ldur	x9, [x29, #-8]
  409740:	ldr	x9, [x9, #32]
  409744:	ldr	x9, [x9, #2416]
  409748:	mov	w10, #0x1                   	// #1
  40974c:	cmp	x8, x9
  409750:	str	w10, [sp, #8]
  409754:	b.eq	409774 <tigetstr@plt+0x70b4>  // b.none
  409758:	ldur	x8, [x29, #-32]
  40975c:	ldur	x9, [x29, #-8]
  409760:	ldr	x9, [x9, #32]
  409764:	ldr	x9, [x9, #2424]
  409768:	cmp	x8, x9
  40976c:	cset	w10, eq  // eq = none
  409770:	str	w10, [sp, #8]
  409774:	ldr	w8, [sp, #8]
  409778:	and	w8, w8, #0x1
  40977c:	str	w8, [sp, #16]
  409780:	ldr	x8, [sp, #32]
  409784:	ldrb	w9, [x8]
  409788:	cbz	w9, 40984c <tigetstr@plt+0x718c>
  40978c:	bl	4024c0 <__ctype_b_loc@plt>
  409790:	ldr	x8, [x0]
  409794:	ldr	x9, [sp, #32]
  409798:	ldrb	w10, [x9]
  40979c:	ldrh	w10, [x8, w10, sxtw #1]
  4097a0:	and	w10, w10, #0x800
  4097a4:	cbz	w10, 4097d8 <tigetstr@plt+0x7118>
  4097a8:	ldr	w8, [sp, #28]
  4097ac:	mov	w9, #0xa                   	// #10
  4097b0:	mul	w8, w9, w8
  4097b4:	ldr	x10, [sp, #32]
  4097b8:	ldrb	w9, [x10]
  4097bc:	subs	w9, w9, #0x30
  4097c0:	add	w8, w8, w9
  4097c4:	str	w8, [sp, #28]
  4097c8:	ldr	w8, [sp, #24]
  4097cc:	add	w8, w8, #0x1
  4097d0:	str	w8, [sp, #24]
  4097d4:	b	40983c <tigetstr@plt+0x717c>
  4097d8:	ldr	w8, [sp, #24]
  4097dc:	cbz	w8, 409834 <tigetstr@plt+0x7174>
  4097e0:	ldr	w8, [sp, #16]
  4097e4:	cbz	w8, 409808 <tigetstr@plt+0x7148>
  4097e8:	ldr	w8, [sp, #28]
  4097ec:	cmp	w8, #0x26
  4097f0:	b.eq	409800 <tigetstr@plt+0x7140>  // b.none
  4097f4:	ldr	w8, [sp, #28]
  4097f8:	cmp	w8, #0x30
  4097fc:	b.ne	409808 <tigetstr@plt+0x7148>  // b.any
  409800:	mov	w8, #0x3                   	// #3
  409804:	str	w8, [sp, #20]
  409808:	ldr	w8, [sp, #20]
  40980c:	subs	w9, w8, #0x1
  409810:	str	w9, [sp, #20]
  409814:	cmp	w8, #0x0
  409818:	cset	w8, gt
  40981c:	tbnz	w8, #0, 409834 <tigetstr@plt+0x7174>
  409820:	ldr	w8, [sp, #28]
  409824:	ldur	w9, [x29, #-12]
  409828:	cmp	w8, w9
  40982c:	b.ne	409834 <tigetstr@plt+0x7174>  // b.any
  409830:	b	40984c <tigetstr@plt+0x718c>
  409834:	str	wzr, [sp, #24]
  409838:	str	wzr, [sp, #28]
  40983c:	ldr	x8, [sp, #32]
  409840:	add	x8, x8, #0x1
  409844:	str	x8, [sp, #32]
  409848:	b	409780 <tigetstr@plt+0x70c0>
  40984c:	ldr	w8, [sp, #24]
  409850:	cbz	w8, 4098c4 <tigetstr@plt+0x7204>
  409854:	ldr	w8, [sp, #28]
  409858:	ldur	w9, [x29, #-12]
  40985c:	cmp	w8, w9
  409860:	b.ne	4098c4 <tigetstr@plt+0x7204>  // b.any
  409864:	ldur	w8, [x29, #-12]
  409868:	cbz	w8, 40989c <tigetstr@plt+0x71dc>
  40986c:	ldur	x8, [x29, #-8]
  409870:	ldr	x8, [x8, #24]
  409874:	ldr	w9, [x8, #60]
  409878:	cmp	w9, #0x0
  40987c:	cset	w9, lt  // lt = tstop
  409880:	tbnz	w9, #0, 40989c <tigetstr@plt+0x71dc>
  409884:	ldur	x8, [x29, #-8]
  409888:	ldr	x8, [x8, #24]
  40988c:	ldr	w9, [x8, #60]
  409890:	ldur	w10, [x29, #-36]
  409894:	and	w9, w9, w10
  409898:	cbnz	w9, 4098c4 <tigetstr@plt+0x7204>
  40989c:	ldursw	x8, [x29, #-12]
  4098a0:	mov	x9, #0xb                   	// #11
  4098a4:	mul	x8, x9, x8
  4098a8:	adrp	x9, 411000 <tigetstr@plt+0xe940>
  4098ac:	add	x9, x9, #0xc66
  4098b0:	add	x1, x9, x8
  4098b4:	ldur	x2, [x29, #-24]
  4098b8:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  4098bc:	add	x0, x0, #0x9d8
  4098c0:	bl	402520 <_nc_warning@plt>
  4098c4:	ldp	x29, x30, [sp, #80]
  4098c8:	add	sp, sp, #0x60
  4098cc:	ret
  4098d0:	sub	sp, sp, #0x50
  4098d4:	stp	x29, x30, [sp, #64]
  4098d8:	add	x29, sp, #0x40
  4098dc:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  4098e0:	ldr	x8, [x8, #3944]
  4098e4:	stur	x0, [x29, #-8]
  4098e8:	ldur	x9, [x29, #-8]
  4098ec:	ldrh	w10, [x9, #60]
  4098f0:	add	w10, w10, #0x1
  4098f4:	mov	w11, #0x18                  	// #24
  4098f8:	smull	x0, w10, w11
  4098fc:	str	x8, [sp, #8]
  409900:	bl	4022d0 <malloc@plt>
  409904:	stur	x0, [x29, #-16]
  409908:	ldr	x8, [sp, #8]
  40990c:	stur	x8, [x29, #-24]
  409910:	stur	wzr, [x29, #-28]
  409914:	ldur	x9, [x29, #-16]
  409918:	cbnz	x9, 409928 <tigetstr@plt+0x7268>
  40991c:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  409920:	add	x0, x0, #0x6b4
  409924:	bl	404da0 <tigetstr@plt+0x26e0>
  409928:	str	wzr, [sp, #32]
  40992c:	ldur	x8, [x29, #-24]
  409930:	ldr	w9, [sp, #32]
  409934:	mov	w10, w9
  409938:	mov	x11, #0x8                   	// #8
  40993c:	mul	x10, x11, x10
  409940:	add	x8, x8, x10
  409944:	ldr	w9, [x8, #4]
  409948:	cbz	w9, 409a3c <tigetstr@plt+0x737c>
  40994c:	ldur	x8, [x29, #-8]
  409950:	ldr	x8, [x8, #32]
  409954:	ldur	x9, [x29, #-24]
  409958:	ldr	w10, [sp, #32]
  40995c:	mov	w11, w10
  409960:	mov	x12, #0x8                   	// #8
  409964:	mul	x11, x12, x11
  409968:	ldr	w10, [x9, x11]
  40996c:	mov	w9, w10
  409970:	mul	x9, x12, x9
  409974:	add	x8, x8, x9
  409978:	ldr	x8, [x8]
  40997c:	str	x8, [sp, #24]
  409980:	ldr	x8, [sp, #24]
  409984:	mov	x9, #0xffffffffffffffff    	// #-1
  409988:	cmp	x8, x9
  40998c:	b.eq	409a2c <tigetstr@plt+0x736c>  // b.none
  409990:	ldr	x8, [sp, #24]
  409994:	cbz	x8, 409a2c <tigetstr@plt+0x736c>
  409998:	ldur	x8, [x29, #-24]
  40999c:	ldr	w9, [sp, #32]
  4099a0:	mov	w10, w9
  4099a4:	mov	x11, #0x8                   	// #8
  4099a8:	mul	x10, x11, x10
  4099ac:	add	x8, x8, x10
  4099b0:	ldr	w9, [x8, #4]
  4099b4:	ldur	x8, [x29, #-16]
  4099b8:	ldursw	x10, [x29, #-28]
  4099bc:	mov	x12, #0x18                  	// #24
  4099c0:	mul	x10, x12, x10
  4099c4:	str	w9, [x8, x10]
  4099c8:	ldur	x8, [x29, #-24]
  4099cc:	ldr	w9, [sp, #32]
  4099d0:	mov	w10, w9
  4099d4:	mul	x10, x11, x10
  4099d8:	ldr	w9, [x8, x10]
  4099dc:	mov	w8, w9
  4099e0:	mul	x8, x11, x8
  4099e4:	adrp	x10, 426000 <tigetstr@plt+0x23940>
  4099e8:	ldr	x10, [x10, #3992]
  4099ec:	add	x8, x10, x8
  4099f0:	ldr	x8, [x8]
  4099f4:	ldur	x10, [x29, #-16]
  4099f8:	ldursw	x11, [x29, #-28]
  4099fc:	mul	x11, x12, x11
  409a00:	add	x10, x10, x11
  409a04:	str	x8, [x10, #8]
  409a08:	ldr	x8, [sp, #24]
  409a0c:	ldur	x10, [x29, #-16]
  409a10:	ldursw	x11, [x29, #-28]
  409a14:	mul	x11, x12, x11
  409a18:	add	x10, x10, x11
  409a1c:	str	x8, [x10, #16]
  409a20:	ldur	w9, [x29, #-28]
  409a24:	add	w9, w9, #0x1
  409a28:	stur	w9, [x29, #-28]
  409a2c:	ldr	w8, [sp, #32]
  409a30:	add	w8, w8, #0x1
  409a34:	str	w8, [sp, #32]
  409a38:	b	40992c <tigetstr@plt+0x726c>
  409a3c:	mov	w8, #0x19e                 	// #414
  409a40:	str	w8, [sp, #32]
  409a44:	ldr	w8, [sp, #32]
  409a48:	ldur	x9, [x29, #-8]
  409a4c:	ldrh	w10, [x9, #60]
  409a50:	cmp	w8, w10
  409a54:	b.cs	409b78 <tigetstr@plt+0x74b8>  // b.hs, b.nlast
  409a58:	ldr	w8, [sp, #32]
  409a5c:	cmp	w8, #0x19e
  409a60:	b.lt	409ac0 <tigetstr@plt+0x7400>  // b.tstop
  409a64:	ldur	x8, [x29, #-8]
  409a68:	ldr	x8, [x8, #48]
  409a6c:	ldr	w9, [sp, #32]
  409a70:	ldur	x10, [x29, #-8]
  409a74:	ldrh	w11, [x10, #60]
  409a78:	ldur	x10, [x29, #-8]
  409a7c:	ldrh	w12, [x10, #66]
  409a80:	subs	w11, w11, w12
  409a84:	subs	w9, w9, w11
  409a88:	ldur	x10, [x29, #-8]
  409a8c:	ldrh	w11, [x10, #64]
  409a90:	ldur	x10, [x29, #-8]
  409a94:	ldrh	w12, [x10, #62]
  409a98:	add	w11, w11, w12
  409a9c:	add	w9, w9, w11
  409aa0:	mov	w0, w9
  409aa4:	sxtw	x10, w0
  409aa8:	mov	x13, #0x8                   	// #8
  409aac:	mul	x10, x13, x10
  409ab0:	add	x8, x8, x10
  409ab4:	ldr	x8, [x8]
  409ab8:	str	x8, [sp]
  409abc:	b	409ae0 <tigetstr@plt+0x7420>
  409ac0:	ldrsw	x8, [sp, #32]
  409ac4:	mov	x9, #0x8                   	// #8
  409ac8:	mul	x8, x9, x8
  409acc:	adrp	x9, 426000 <tigetstr@plt+0x23940>
  409ad0:	ldr	x9, [x9, #3992]
  409ad4:	add	x8, x9, x8
  409ad8:	ldr	x8, [x8]
  409adc:	str	x8, [sp]
  409ae0:	ldr	x8, [sp]
  409ae4:	str	x8, [sp, #16]
  409ae8:	ldr	x8, [sp, #16]
  409aec:	ldrb	w9, [x8]
  409af0:	cmp	w9, #0x6b
  409af4:	b.ne	409b68 <tigetstr@plt+0x74a8>  // b.any
  409af8:	ldur	x8, [x29, #-16]
  409afc:	ldursw	x9, [x29, #-28]
  409b00:	mov	x10, #0x18                  	// #24
  409b04:	mul	x9, x10, x9
  409b08:	mov	w11, #0xffffffff            	// #-1
  409b0c:	str	w11, [x8, x9]
  409b10:	ldr	x8, [sp, #16]
  409b14:	ldur	x9, [x29, #-16]
  409b18:	ldursw	x12, [x29, #-28]
  409b1c:	mul	x12, x10, x12
  409b20:	add	x9, x9, x12
  409b24:	mov	x12, #0x8                   	// #8
  409b28:	str	x8, [x9, #8]
  409b2c:	ldur	x8, [x29, #-8]
  409b30:	ldr	x8, [x8, #32]
  409b34:	ldr	w11, [sp, #32]
  409b38:	mov	w9, w11
  409b3c:	mul	x9, x12, x9
  409b40:	add	x8, x8, x9
  409b44:	ldr	x8, [x8]
  409b48:	ldur	x9, [x29, #-16]
  409b4c:	ldursw	x12, [x29, #-28]
  409b50:	mul	x10, x10, x12
  409b54:	add	x9, x9, x10
  409b58:	str	x8, [x9, #16]
  409b5c:	ldur	w11, [x29, #-28]
  409b60:	add	w11, w11, #0x1
  409b64:	stur	w11, [x29, #-28]
  409b68:	ldr	w8, [sp, #32]
  409b6c:	add	w8, w8, #0x1
  409b70:	str	w8, [sp, #32]
  409b74:	b	409a44 <tigetstr@plt+0x7384>
  409b78:	ldur	x8, [x29, #-16]
  409b7c:	ldursw	x9, [x29, #-28]
  409b80:	mov	x10, #0x18                  	// #24
  409b84:	mul	x9, x10, x9
  409b88:	mov	w11, wzr
  409b8c:	str	w11, [x8, x9]
  409b90:	ldur	x0, [x29, #-16]
  409b94:	ldp	x29, x30, [sp, #64]
  409b98:	add	sp, sp, #0x50
  409b9c:	ret
  409ba0:	sub	sp, sp, #0x30
  409ba4:	stp	x29, x30, [sp, #32]
  409ba8:	add	x29, sp, #0x20
  409bac:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  409bb0:	ldr	x8, [x8, #3848]
  409bb4:	stur	x0, [x29, #-8]
  409bb8:	ldur	x9, [x29, #-8]
  409bbc:	ldr	w10, [x9]
  409bc0:	cmp	w10, #0x0
  409bc4:	cset	w10, le
  409bc8:	str	x8, [sp, #16]
  409bcc:	tbnz	w10, #0, 409c2c <tigetstr@plt+0x756c>
  409bd0:	ldr	x8, [sp, #16]
  409bd4:	ldr	x0, [x8]
  409bd8:	ldur	x9, [x29, #-8]
  409bdc:	ldr	w10, [x9]
  409be0:	str	x0, [sp, #8]
  409be4:	mov	w0, w10
  409be8:	bl	4023d0 <keyname@plt>
  409bec:	ldr	x8, [sp, #8]
  409bf0:	str	x0, [sp]
  409bf4:	mov	x0, x8
  409bf8:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  409bfc:	add	x1, x1, #0xad3
  409c00:	ldr	x2, [sp]
  409c04:	bl	402680 <fprintf@plt>
  409c08:	ldr	x8, [sp, #16]
  409c0c:	ldr	x9, [x8]
  409c10:	ldur	x11, [x29, #-8]
  409c14:	ldr	x2, [x11, #8]
  409c18:	mov	x0, x9
  409c1c:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  409c20:	add	x1, x1, #0x6c2
  409c24:	bl	402680 <fprintf@plt>
  409c28:	b	409c48 <tigetstr@plt+0x7588>
  409c2c:	ldr	x8, [sp, #16]
  409c30:	ldr	x0, [x8]
  409c34:	ldur	x9, [x29, #-8]
  409c38:	ldr	x2, [x9, #8]
  409c3c:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  409c40:	add	x1, x1, #0x6d5
  409c44:	bl	402680 <fprintf@plt>
  409c48:	ldp	x29, x30, [sp, #32]
  409c4c:	add	sp, sp, #0x30
  409c50:	ret
  409c54:	sub	sp, sp, #0x20
  409c58:	stp	x29, x30, [sp, #16]
  409c5c:	add	x29, sp, #0x10
  409c60:	mov	x8, xzr
  409c64:	str	x0, [sp, #8]
  409c68:	str	x8, [sp]
  409c6c:	ldr	x8, [sp, #8]
  409c70:	ldrb	w9, [x8]
  409c74:	cmp	w9, #0x6b
  409c78:	b.eq	409c88 <tigetstr@plt+0x75c8>  // b.none
  409c7c:	ldr	x0, [sp, #8]
  409c80:	bl	4024d0 <_nc_find_user_entry@plt>
  409c84:	str	x0, [sp]
  409c88:	ldr	x0, [sp]
  409c8c:	ldp	x29, x30, [sp, #16]
  409c90:	add	sp, sp, #0x20
  409c94:	ret
  409c98:	sub	sp, sp, #0x20
  409c9c:	stp	x29, x30, [sp, #16]
  409ca0:	add	x29, sp, #0x10
  409ca4:	str	x0, [sp, #8]
  409ca8:	str	wzr, [sp]
  409cac:	str	wzr, [sp, #4]
  409cb0:	ldr	w8, [sp, #4]
  409cb4:	mov	w9, w8
  409cb8:	cmp	x9, #0x40
  409cbc:	b.cs	409d20 <tigetstr@plt+0x7660>  // b.hs, b.nlast
  409cc0:	ldr	x0, [sp, #8]
  409cc4:	ldr	w8, [sp, #4]
  409cc8:	mov	w9, w8
  409ccc:	mov	x10, #0x10                  	// #16
  409cd0:	mul	x9, x10, x9
  409cd4:	adrp	x10, 411000 <tigetstr@plt+0xe940>
  409cd8:	add	x10, x10, #0xce0
  409cdc:	add	x1, x10, x9
  409ce0:	bl	4024b0 <strcmp@plt>
  409ce4:	cbnz	w0, 409d10 <tigetstr@plt+0x7650>
  409ce8:	ldr	w8, [sp, #4]
  409cec:	mov	w9, w8
  409cf0:	mov	x10, #0x10                  	// #16
  409cf4:	mul	x9, x10, x9
  409cf8:	adrp	x10, 411000 <tigetstr@plt+0xe940>
  409cfc:	add	x10, x10, #0xce0
  409d00:	add	x9, x10, x9
  409d04:	ldr	w8, [x9, #12]
  409d08:	str	w8, [sp]
  409d0c:	b	409d20 <tigetstr@plt+0x7660>
  409d10:	ldr	w8, [sp, #4]
  409d14:	add	w8, w8, #0x1
  409d18:	str	w8, [sp, #4]
  409d1c:	b	409cb0 <tigetstr@plt+0x75f0>
  409d20:	ldr	w0, [sp]
  409d24:	ldp	x29, x30, [sp, #16]
  409d28:	add	sp, sp, #0x20
  409d2c:	ret
  409d30:	sub	sp, sp, #0x30
  409d34:	stp	x29, x30, [sp, #32]
  409d38:	add	x29, sp, #0x20
  409d3c:	mov	w8, #0x0                   	// #0
  409d40:	stur	x0, [x29, #-8]
  409d44:	sturb	w8, [x29, #-9]
  409d48:	str	xzr, [sp, #8]
  409d4c:	ldr	x8, [sp, #8]
  409d50:	cmp	x8, #0x1b
  409d54:	b.cs	409d9c <tigetstr@plt+0x76dc>  // b.hs, b.nlast
  409d58:	ldur	x0, [x29, #-8]
  409d5c:	ldr	x8, [sp, #8]
  409d60:	mov	x9, #0x8                   	// #8
  409d64:	mul	x8, x9, x8
  409d68:	adrp	x9, 427000 <tigetstr@plt+0x24940>
  409d6c:	add	x9, x9, #0x360
  409d70:	add	x8, x9, x8
  409d74:	ldr	x1, [x8]
  409d78:	bl	4024b0 <strcmp@plt>
  409d7c:	cbnz	w0, 409d8c <tigetstr@plt+0x76cc>
  409d80:	mov	w8, #0x1                   	// #1
  409d84:	sturb	w8, [x29, #-9]
  409d88:	b	409d9c <tigetstr@plt+0x76dc>
  409d8c:	ldr	x8, [sp, #8]
  409d90:	add	x8, x8, #0x1
  409d94:	str	x8, [sp, #8]
  409d98:	b	409d4c <tigetstr@plt+0x768c>
  409d9c:	ldurb	w8, [x29, #-9]
  409da0:	and	w0, w8, #0x1
  409da4:	ldp	x29, x30, [sp, #32]
  409da8:	add	sp, sp, #0x30
  409dac:	ret
  409db0:	sub	sp, sp, #0x30
  409db4:	stp	x29, x30, [sp, #32]
  409db8:	add	x29, sp, #0x20
  409dbc:	mov	w8, #0xffffffff            	// #-1
  409dc0:	stur	x0, [x29, #-8]
  409dc4:	str	x1, [sp, #16]
  409dc8:	ldr	x9, [sp, #16]
  409dcc:	str	w8, [x9]
  409dd0:	ldur	x9, [x29, #-8]
  409dd4:	cbz	x9, 409e90 <tigetstr@plt+0x77d0>
  409dd8:	ldur	x0, [x29, #-8]
  409ddc:	bl	409ea0 <tigetstr@plt+0x77e0>
  409de0:	str	w0, [sp, #12]
  409de4:	ldr	w8, [sp, #12]
  409de8:	cmp	w8, #0x0
  409dec:	cset	w8, le
  409df0:	tbnz	w8, #0, 409e90 <tigetstr@plt+0x77d0>
  409df4:	ldur	x8, [x29, #-8]
  409df8:	ldrsw	x9, [sp, #12]
  409dfc:	mov	w10, w9
  409e00:	add	w10, w10, #0x1
  409e04:	str	w10, [sp, #12]
  409e08:	ldrb	w10, [x8, x9]
  409e0c:	cmp	w10, #0x3f
  409e10:	b.ne	409e90 <tigetstr@plt+0x77d0>  // b.any
  409e14:	ldur	x8, [x29, #-8]
  409e18:	ldrsw	x9, [sp, #12]
  409e1c:	mov	w10, w9
  409e20:	add	w10, w10, #0x1
  409e24:	str	w10, [sp, #12]
  409e28:	ldrb	w10, [x8, x9]
  409e2c:	cmp	w10, #0x35
  409e30:	b.ne	409e90 <tigetstr@plt+0x77d0>  // b.any
  409e34:	ldur	x8, [x29, #-8]
  409e38:	ldrsw	x9, [sp, #12]
  409e3c:	ldrb	w10, [x8, x9]
  409e40:	cmp	w10, #0x68
  409e44:	b.ne	409e58 <tigetstr@plt+0x7798>  // b.any
  409e48:	ldr	x8, [sp, #16]
  409e4c:	mov	w9, #0x1                   	// #1
  409e50:	str	w9, [x8]
  409e54:	b	409e74 <tigetstr@plt+0x77b4>
  409e58:	ldur	x8, [x29, #-8]
  409e5c:	ldrsw	x9, [sp, #12]
  409e60:	ldrb	w10, [x8, x9]
  409e64:	cmp	w10, #0x6c
  409e68:	b.ne	409e74 <tigetstr@plt+0x77b4>  // b.any
  409e6c:	ldr	x8, [sp, #16]
  409e70:	str	wzr, [x8]
  409e74:	ldr	w8, [sp, #12]
  409e78:	add	w8, w8, #0x1
  409e7c:	ldur	x9, [x29, #-8]
  409e80:	mov	w0, w8
  409e84:	sxtw	x10, w0
  409e88:	add	x9, x9, x10
  409e8c:	stur	x9, [x29, #-8]
  409e90:	ldur	x0, [x29, #-8]
  409e94:	ldp	x29, x30, [sp, #32]
  409e98:	add	sp, sp, #0x30
  409e9c:	ret
  409ea0:	sub	sp, sp, #0x10
  409ea4:	str	x0, [sp, #8]
  409ea8:	str	wzr, [sp, #4]
  409eac:	ldr	x8, [sp, #8]
  409eb0:	ldrb	w9, [x8]
  409eb4:	cmp	w9, #0x1b
  409eb8:	b.ne	409ed8 <tigetstr@plt+0x7818>  // b.any
  409ebc:	ldr	x8, [sp, #8]
  409ec0:	ldrb	w9, [x8, #1]
  409ec4:	cmp	w9, #0x5b
  409ec8:	b.ne	409ed8 <tigetstr@plt+0x7818>  // b.any
  409ecc:	mov	w8, #0x2                   	// #2
  409ed0:	str	w8, [sp, #4]
  409ed4:	b	409ef0 <tigetstr@plt+0x7830>
  409ed8:	ldr	x8, [sp, #8]
  409edc:	ldrb	w9, [x8]
  409ee0:	cmp	w9, #0x9a
  409ee4:	b.ne	409ef0 <tigetstr@plt+0x7830>  // b.any
  409ee8:	mov	w8, #0x1                   	// #1
  409eec:	str	w8, [sp, #4]
  409ef0:	ldr	w0, [sp, #4]
  409ef4:	add	sp, sp, #0x10
  409ef8:	ret
  409efc:	stp	x29, x30, [sp, #-32]!
  409f00:	str	x28, [sp, #16]
  409f04:	mov	x29, sp
  409f08:	sub	sp, sp, #0x230
  409f0c:	mov	w8, #0x0                   	// #0
  409f10:	mov	w9, #0x1                   	// #1
  409f14:	add	x10, sp, #0xc6
  409f18:	stur	x0, [x29, #-8]
  409f1c:	stur	x1, [x29, #-16]
  409f20:	stur	w2, [x29, #-20]
  409f24:	str	x10, [sp, #184]
  409f28:	ldr	x10, [sp, #184]
  409f2c:	add	x11, x10, #0x1
  409f30:	str	x11, [sp, #184]
  409f34:	strb	w8, [x10]
  409f38:	stur	w9, [x29, #-24]
  409f3c:	ldur	w8, [x29, #-24]
  409f40:	cmp	w8, #0x9
  409f44:	b.gt	409fbc <tigetstr@plt+0x78fc>
  409f48:	ldursw	x8, [x29, #-20]
  409f4c:	ldursw	x9, [x29, #-24]
  409f50:	mov	x10, #0x8                   	// #8
  409f54:	sub	x11, x29, #0x70
  409f58:	str	x8, [x11, x9, lsl #3]
  409f5c:	ldr	x0, [sp, #184]
  409f60:	ldur	w2, [x29, #-20]
  409f64:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  409f68:	add	x1, x1, #0xad7
  409f6c:	str	x10, [sp, #176]
  409f70:	bl	402220 <sprintf@plt>
  409f74:	ldr	x8, [sp, #184]
  409f78:	ldursw	x9, [x29, #-24]
  409f7c:	ldr	x10, [sp, #176]
  409f80:	mul	x9, x10, x9
  409f84:	sub	x11, x29, #0xc0
  409f88:	add	x9, x11, x9
  409f8c:	str	x8, [x9]
  409f90:	ldr	x8, [sp, #184]
  409f94:	mov	x0, x8
  409f98:	bl	4021b0 <strlen@plt>
  409f9c:	add	x8, x0, #0x1
  409fa0:	ldr	x9, [sp, #184]
  409fa4:	add	x8, x9, x8
  409fa8:	str	x8, [sp, #184]
  409fac:	ldur	w8, [x29, #-24]
  409fb0:	add	w8, w8, #0x1
  409fb4:	stur	w8, [x29, #-24]
  409fb8:	b	409f3c <tigetstr@plt+0x787c>
  409fbc:	ldur	x0, [x29, #-8]
  409fc0:	bl	410fbc <tigetstr@plt+0xe8fc>
  409fc4:	str	w0, [sp, #172]
  409fc8:	cbz	w0, 40a02c <tigetstr@plt+0x796c>
  409fcc:	b	409fd0 <tigetstr@plt+0x7910>
  409fd0:	ldr	w8, [sp, #172]
  409fd4:	cmp	w8, #0x1
  409fd8:	b.eq	409ff0 <tigetstr@plt+0x7930>  // b.none
  409fdc:	b	409fe0 <tigetstr@plt+0x7920>
  409fe0:	ldr	w8, [sp, #172]
  409fe4:	cmp	w8, #0x2
  409fe8:	b.eq	40a00c <tigetstr@plt+0x794c>  // b.none
  409fec:	b	40a02c <tigetstr@plt+0x796c>
  409ff0:	ldur	x0, [x29, #-16]
  409ff4:	ldur	x1, [x29, #-104]
  409ff8:	sub	x8, x29, #0xc0
  409ffc:	ldr	x2, [x8, #16]
  40a000:	bl	4022e0 <tparm@plt>
  40a004:	str	x0, [sp, #288]
  40a008:	b	40a204 <tigetstr@plt+0x7b44>
  40a00c:	ldur	x0, [x29, #-16]
  40a010:	ldur	x1, [x29, #-104]
  40a014:	sub	x8, x29, #0xc0
  40a018:	ldr	x2, [x8, #16]
  40a01c:	ldr	x3, [x8, #24]
  40a020:	bl	4022e0 <tparm@plt>
  40a024:	str	x0, [sp, #288]
  40a028:	b	40a204 <tigetstr@plt+0x7b44>
  40a02c:	ldur	x0, [x29, #-16]
  40a030:	add	x1, sp, #0x128
  40a034:	sub	x2, x29, #0x1c
  40a038:	bl	402360 <_nc_tparm_analyze@plt>
  40a03c:	ldur	x8, [x29, #-16]
  40a040:	ldr	x9, [sp, #296]
  40a044:	str	x8, [sp, #160]
  40a048:	cbz	x9, 40a05c <tigetstr@plt+0x799c>
  40a04c:	sub	x8, x29, #0xc0
  40a050:	ldr	x8, [x8, #8]
  40a054:	str	x8, [sp, #152]
  40a058:	b	40a064 <tigetstr@plt+0x79a4>
  40a05c:	ldur	x8, [x29, #-104]
  40a060:	str	x8, [sp, #152]
  40a064:	ldr	x8, [sp, #152]
  40a068:	add	x9, sp, #0x128
  40a06c:	ldr	x9, [x9, #8]
  40a070:	str	x8, [sp, #144]
  40a074:	cbz	x9, 40a088 <tigetstr@plt+0x79c8>
  40a078:	sub	x8, x29, #0xc0
  40a07c:	ldr	x8, [x8, #16]
  40a080:	str	x8, [sp, #136]
  40a084:	b	40a090 <tigetstr@plt+0x79d0>
  40a088:	ldur	x8, [x29, #-96]
  40a08c:	str	x8, [sp, #136]
  40a090:	ldr	x8, [sp, #136]
  40a094:	add	x9, sp, #0x128
  40a098:	ldr	x9, [x9, #16]
  40a09c:	str	x8, [sp, #128]
  40a0a0:	cbz	x9, 40a0b4 <tigetstr@plt+0x79f4>
  40a0a4:	sub	x8, x29, #0xc0
  40a0a8:	ldr	x8, [x8, #24]
  40a0ac:	str	x8, [sp, #120]
  40a0b0:	b	40a0bc <tigetstr@plt+0x79fc>
  40a0b4:	ldur	x8, [x29, #-88]
  40a0b8:	str	x8, [sp, #120]
  40a0bc:	ldr	x8, [sp, #120]
  40a0c0:	add	x9, sp, #0x128
  40a0c4:	ldr	x9, [x9, #24]
  40a0c8:	str	x8, [sp, #112]
  40a0cc:	cbz	x9, 40a0e0 <tigetstr@plt+0x7a20>
  40a0d0:	sub	x8, x29, #0xc0
  40a0d4:	ldr	x8, [x8, #32]
  40a0d8:	str	x8, [sp, #104]
  40a0dc:	b	40a0e8 <tigetstr@plt+0x7a28>
  40a0e0:	ldur	x8, [x29, #-80]
  40a0e4:	str	x8, [sp, #104]
  40a0e8:	ldr	x8, [sp, #104]
  40a0ec:	add	x9, sp, #0x128
  40a0f0:	ldr	x9, [x9, #32]
  40a0f4:	str	x8, [sp, #96]
  40a0f8:	cbz	x9, 40a10c <tigetstr@plt+0x7a4c>
  40a0fc:	sub	x8, x29, #0xc0
  40a100:	ldr	x8, [x8, #40]
  40a104:	str	x8, [sp, #88]
  40a108:	b	40a114 <tigetstr@plt+0x7a54>
  40a10c:	ldur	x8, [x29, #-72]
  40a110:	str	x8, [sp, #88]
  40a114:	ldr	x8, [sp, #88]
  40a118:	add	x9, sp, #0x128
  40a11c:	ldr	x9, [x9, #40]
  40a120:	str	x8, [sp, #80]
  40a124:	cbz	x9, 40a138 <tigetstr@plt+0x7a78>
  40a128:	sub	x8, x29, #0xc0
  40a12c:	ldr	x8, [x8, #48]
  40a130:	str	x8, [sp, #72]
  40a134:	b	40a140 <tigetstr@plt+0x7a80>
  40a138:	ldur	x8, [x29, #-64]
  40a13c:	str	x8, [sp, #72]
  40a140:	ldr	x8, [sp, #72]
  40a144:	add	x9, sp, #0x128
  40a148:	ldr	x9, [x9, #48]
  40a14c:	str	x8, [sp, #64]
  40a150:	cbz	x9, 40a164 <tigetstr@plt+0x7aa4>
  40a154:	sub	x8, x29, #0xc0
  40a158:	ldr	x8, [x8, #56]
  40a15c:	str	x8, [sp, #56]
  40a160:	b	40a16c <tigetstr@plt+0x7aac>
  40a164:	ldur	x8, [x29, #-56]
  40a168:	str	x8, [sp, #56]
  40a16c:	ldr	x8, [sp, #56]
  40a170:	add	x9, sp, #0x128
  40a174:	ldr	x9, [x9, #56]
  40a178:	str	x8, [sp, #48]
  40a17c:	cbz	x9, 40a190 <tigetstr@plt+0x7ad0>
  40a180:	sub	x8, x29, #0xc0
  40a184:	ldr	x8, [x8, #64]
  40a188:	str	x8, [sp, #40]
  40a18c:	b	40a198 <tigetstr@plt+0x7ad8>
  40a190:	ldur	x8, [x29, #-48]
  40a194:	str	x8, [sp, #40]
  40a198:	ldr	x8, [sp, #40]
  40a19c:	add	x9, sp, #0x128
  40a1a0:	ldr	x9, [x9, #64]
  40a1a4:	str	x8, [sp, #32]
  40a1a8:	cbz	x9, 40a1bc <tigetstr@plt+0x7afc>
  40a1ac:	sub	x8, x29, #0xc0
  40a1b0:	ldr	x8, [x8, #72]
  40a1b4:	str	x8, [sp, #24]
  40a1b8:	b	40a1c4 <tigetstr@plt+0x7b04>
  40a1bc:	ldur	x8, [x29, #-40]
  40a1c0:	str	x8, [sp, #24]
  40a1c4:	ldr	x8, [sp, #24]
  40a1c8:	ldr	x0, [sp, #160]
  40a1cc:	ldr	x1, [sp, #144]
  40a1d0:	ldr	x2, [sp, #128]
  40a1d4:	ldr	x3, [sp, #112]
  40a1d8:	ldr	x4, [sp, #96]
  40a1dc:	ldr	x5, [sp, #80]
  40a1e0:	ldr	x6, [sp, #64]
  40a1e4:	ldr	x7, [sp, #48]
  40a1e8:	mov	x9, sp
  40a1ec:	ldr	x10, [sp, #32]
  40a1f0:	str	x10, [x9]
  40a1f4:	mov	x9, sp
  40a1f8:	str	x8, [x9, #8]
  40a1fc:	bl	4022e0 <tparm@plt>
  40a200:	str	x0, [sp, #288]
  40a204:	ldr	x0, [sp, #288]
  40a208:	bl	4023b0 <strdup@plt>
  40a20c:	add	sp, sp, #0x230
  40a210:	ldr	x28, [sp, #16]
  40a214:	ldp	x29, x30, [sp], #32
  40a218:	ret
  40a21c:	sub	sp, sp, #0x70
  40a220:	stp	x29, x30, [sp, #96]
  40a224:	add	x29, sp, #0x60
  40a228:	mov	w8, #0x1                   	// #1
  40a22c:	fmov	d0, xzr
  40a230:	mov	w9, #0x0                   	// #0
  40a234:	sub	x10, x29, #0x28
  40a238:	add	x11, sp, #0x30
  40a23c:	stur	x0, [x29, #-8]
  40a240:	stur	x1, [x29, #-16]
  40a244:	stur	x2, [x29, #-24]
  40a248:	sturb	w8, [x29, #-25]
  40a24c:	stur	d0, [x29, #-40]
  40a250:	str	d0, [sp, #48]
  40a254:	ldur	x12, [x29, #-24]
  40a258:	strb	w9, [x12]
  40a25c:	ldur	x0, [x29, #-8]
  40a260:	mov	x1, x10
  40a264:	str	x11, [sp, #16]
  40a268:	bl	40a448 <tigetstr@plt+0x7d88>
  40a26c:	str	x0, [sp, #40]
  40a270:	ldur	x0, [x29, #-16]
  40a274:	ldr	x1, [sp, #16]
  40a278:	bl	40a530 <tigetstr@plt+0x7e70>
  40a27c:	stur	x0, [x29, #-16]
  40a280:	ldur	x8, [x29, #-8]
  40a284:	ldr	x9, [sp, #40]
  40a288:	mov	w10, #0x0                   	// #0
  40a28c:	cmp	x8, x9
  40a290:	str	w10, [sp, #12]
  40a294:	b.cs	40a2ac <tigetstr@plt+0x7bec>  // b.hs, b.nlast
  40a298:	ldur	x8, [x29, #-16]
  40a29c:	ldrb	w9, [x8]
  40a2a0:	cmp	w9, #0x0
  40a2a4:	cset	w9, ne  // ne = any
  40a2a8:	str	w9, [sp, #12]
  40a2ac:	ldr	w8, [sp, #12]
  40a2b0:	tbnz	w8, #0, 40a2b8 <tigetstr@plt+0x7bf8>
  40a2b4:	b	40a400 <tigetstr@plt+0x7d40>
  40a2b8:	ldur	x8, [x29, #-8]
  40a2bc:	ldrb	w9, [x8]
  40a2c0:	cmp	w9, #0x5c
  40a2c4:	b.ne	40a338 <tigetstr@plt+0x7c78>  // b.any
  40a2c8:	bl	4024c0 <__ctype_b_loc@plt>
  40a2cc:	ldr	x8, [x0]
  40a2d0:	ldur	x9, [x29, #-8]
  40a2d4:	ldrb	w10, [x9, #1]
  40a2d8:	ldrh	w10, [x8, w10, sxtw #1]
  40a2dc:	and	w10, w10, #0x4
  40a2e0:	cbz	w10, 40a338 <tigetstr@plt+0x7c78>
  40a2e4:	ldur	x8, [x29, #-8]
  40a2e8:	add	x8, x8, #0x1
  40a2ec:	stur	x8, [x29, #-8]
  40a2f0:	ldur	x8, [x29, #-8]
  40a2f4:	ldrb	w9, [x8]
  40a2f8:	cmp	w9, #0x5e
  40a2fc:	b.ne	40a334 <tigetstr@plt+0x7c74>  // b.any
  40a300:	ldur	x0, [x29, #-16]
  40a304:	adrp	x1, 412000 <tigetstr@plt+0xf940>
  40a308:	add	x1, x1, #0xadd
  40a30c:	mov	x2, #0x4                   	// #4
  40a310:	bl	4022f0 <strncmp@plt>
  40a314:	cbnz	w0, 40a334 <tigetstr@plt+0x7c74>
  40a318:	ldur	x8, [x29, #-8]
  40a31c:	add	x8, x8, #0x1
  40a320:	stur	x8, [x29, #-8]
  40a324:	ldur	x8, [x29, #-16]
  40a328:	add	x8, x8, #0x4
  40a32c:	stur	x8, [x29, #-16]
  40a330:	b	40a280 <tigetstr@plt+0x7bc0>
  40a334:	b	40a390 <tigetstr@plt+0x7cd0>
  40a338:	ldur	x8, [x29, #-8]
  40a33c:	ldrb	w9, [x8]
  40a340:	cmp	w9, #0x24
  40a344:	b.ne	40a390 <tigetstr@plt+0x7cd0>  // b.any
  40a348:	ldur	x8, [x29, #-8]
  40a34c:	ldrb	w9, [x8, #1]
  40a350:	cmp	w9, #0x3c
  40a354:	b.ne	40a390 <tigetstr@plt+0x7cd0>  // b.any
  40a358:	ldur	x0, [x29, #-8]
  40a35c:	add	x1, sp, #0x20
  40a360:	bl	40a448 <tigetstr@plt+0x7d88>
  40a364:	str	x0, [sp, #24]
  40a368:	ldr	x8, [sp, #24]
  40a36c:	ldur	x9, [x29, #-8]
  40a370:	cmp	x8, x9
  40a374:	b.eq	40a390 <tigetstr@plt+0x7cd0>  // b.none
  40a378:	ldur	x8, [x29, #-24]
  40a37c:	mov	w9, #0x1                   	// #1
  40a380:	strb	w9, [x8]
  40a384:	ldr	x8, [sp, #24]
  40a388:	stur	x8, [x29, #-8]
  40a38c:	b	40a280 <tigetstr@plt+0x7bc0>
  40a390:	ldur	x8, [x29, #-16]
  40a394:	ldrb	w9, [x8]
  40a398:	cmp	w9, #0x5c
  40a39c:	b.ne	40a3c8 <tigetstr@plt+0x7d08>  // b.any
  40a3a0:	bl	4024c0 <__ctype_b_loc@plt>
  40a3a4:	ldr	x8, [x0]
  40a3a8:	ldur	x9, [x29, #-16]
  40a3ac:	ldrb	w10, [x9, #1]
  40a3b0:	ldrh	w10, [x8, w10, sxtw #1]
  40a3b4:	and	w10, w10, #0x4
  40a3b8:	cbz	w10, 40a3c8 <tigetstr@plt+0x7d08>
  40a3bc:	ldur	x8, [x29, #-16]
  40a3c0:	add	x8, x8, #0x1
  40a3c4:	stur	x8, [x29, #-16]
  40a3c8:	ldur	x8, [x29, #-8]
  40a3cc:	add	x9, x8, #0x1
  40a3d0:	stur	x9, [x29, #-8]
  40a3d4:	ldrb	w10, [x8]
  40a3d8:	ldur	x8, [x29, #-16]
  40a3dc:	add	x9, x8, #0x1
  40a3e0:	stur	x9, [x29, #-16]
  40a3e4:	ldrb	w11, [x8]
  40a3e8:	cmp	w10, w11
  40a3ec:	b.eq	40a3fc <tigetstr@plt+0x7d3c>  // b.none
  40a3f0:	mov	w8, #0x0                   	// #0
  40a3f4:	sturb	w8, [x29, #-25]
  40a3f8:	b	40a400 <tigetstr@plt+0x7d40>
  40a3fc:	b	40a280 <tigetstr@plt+0x7bc0>
  40a400:	ldur	x8, [x29, #-24]
  40a404:	ldrb	w9, [x8]
  40a408:	tbnz	w9, #0, 40a410 <tigetstr@plt+0x7d50>
  40a40c:	b	40a434 <tigetstr@plt+0x7d74>
  40a410:	ldurb	w8, [x29, #-25]
  40a414:	tbnz	w8, #0, 40a41c <tigetstr@plt+0x7d5c>
  40a418:	b	40a428 <tigetstr@plt+0x7d68>
  40a41c:	mov	w8, #0x0                   	// #0
  40a420:	sturb	w8, [x29, #-25]
  40a424:	b	40a434 <tigetstr@plt+0x7d74>
  40a428:	ldur	x8, [x29, #-24]
  40a42c:	mov	w9, #0x0                   	// #0
  40a430:	strb	w9, [x8]
  40a434:	ldurb	w8, [x29, #-25]
  40a438:	and	w0, w8, #0x1
  40a43c:	ldp	x29, x30, [sp, #96]
  40a440:	add	sp, sp, #0x70
  40a444:	ret
  40a448:	sub	sp, sp, #0x30
  40a44c:	stp	x29, x30, [sp, #32]
  40a450:	add	x29, sp, #0x20
  40a454:	fmov	d0, xzr
  40a458:	stur	x0, [x29, #-8]
  40a45c:	str	x1, [sp, #16]
  40a460:	ldr	x8, [sp, #16]
  40a464:	str	d0, [x8]
  40a468:	ldur	x8, [x29, #-8]
  40a46c:	ldrb	w9, [x8]
  40a470:	cbz	w9, 40a520 <tigetstr@plt+0x7e60>
  40a474:	ldur	x8, [x29, #-8]
  40a478:	ldrb	w9, [x8]
  40a47c:	cmp	w9, #0x5c
  40a480:	b.ne	40a490 <tigetstr@plt+0x7dd0>  // b.any
  40a484:	ldur	x8, [x29, #-8]
  40a488:	add	x8, x8, #0x1
  40a48c:	stur	x8, [x29, #-8]
  40a490:	ldur	x8, [x29, #-8]
  40a494:	ldrb	w9, [x8]
  40a498:	cmp	w9, #0x24
  40a49c:	b.ne	40a510 <tigetstr@plt+0x7e50>  // b.any
  40a4a0:	ldur	x8, [x29, #-8]
  40a4a4:	ldrb	w9, [x8, #1]
  40a4a8:	cmp	w9, #0x3c
  40a4ac:	b.ne	40a510 <tigetstr@plt+0x7e50>  // b.any
  40a4b0:	ldur	x8, [x29, #-8]
  40a4b4:	ldrb	w9, [x8, #2]
  40a4b8:	cmp	w9, #0x2e
  40a4bc:	b.eq	40a4dc <tigetstr@plt+0x7e1c>  // b.none
  40a4c0:	bl	4024c0 <__ctype_b_loc@plt>
  40a4c4:	ldr	x8, [x0]
  40a4c8:	ldur	x9, [x29, #-8]
  40a4cc:	ldrb	w10, [x9, #2]
  40a4d0:	ldrh	w10, [x8, w10, sxtw #1]
  40a4d4:	and	w10, w10, #0x800
  40a4d8:	cbz	w10, 40a510 <tigetstr@plt+0x7e50>
  40a4dc:	ldur	x8, [x29, #-8]
  40a4e0:	add	x0, x8, #0x2
  40a4e4:	ldr	x1, [sp, #16]
  40a4e8:	add	x2, sp, #0xc
  40a4ec:	bl	40a564 <tigetstr@plt+0x7ea4>
  40a4f0:	str	x0, [sp]
  40a4f4:	ldr	x8, [sp]
  40a4f8:	ldrb	w9, [x8]
  40a4fc:	cmp	w9, #0x3e
  40a500:	b.ne	40a50c <tigetstr@plt+0x7e4c>  // b.any
  40a504:	ldr	x8, [sp]
  40a508:	stur	x8, [x29, #-8]
  40a50c:	b	40a51c <tigetstr@plt+0x7e5c>
  40a510:	ldur	x8, [x29, #-8]
  40a514:	add	x8, x8, #0x1
  40a518:	stur	x8, [x29, #-8]
  40a51c:	b	40a468 <tigetstr@plt+0x7da8>
  40a520:	ldur	x0, [x29, #-8]
  40a524:	ldp	x29, x30, [sp, #32]
  40a528:	add	sp, sp, #0x30
  40a52c:	ret
  40a530:	sub	sp, sp, #0x20
  40a534:	stp	x29, x30, [sp, #16]
  40a538:	add	x29, sp, #0x10
  40a53c:	mov	x8, xzr
  40a540:	str	x0, [sp, #8]
  40a544:	str	x1, [sp]
  40a548:	ldr	x0, [sp, #8]
  40a54c:	ldr	x1, [sp]
  40a550:	mov	x2, x8
  40a554:	bl	40a564 <tigetstr@plt+0x7ea4>
  40a558:	ldp	x29, x30, [sp, #16]
  40a55c:	add	sp, sp, #0x20
  40a560:	ret
  40a564:	sub	sp, sp, #0x40
  40a568:	stp	x29, x30, [sp, #48]
  40a56c:	add	x29, sp, #0x30
  40a570:	fmov	d0, xzr
  40a574:	stur	x0, [x29, #-8]
  40a578:	stur	x1, [x29, #-16]
  40a57c:	str	x2, [sp, #24]
  40a580:	str	wzr, [sp, #20]
  40a584:	ldur	x8, [x29, #-16]
  40a588:	str	d0, [x8]
  40a58c:	ldr	x8, [sp, #24]
  40a590:	cbz	x8, 40a59c <tigetstr@plt+0x7edc>
  40a594:	ldr	x8, [sp, #24]
  40a598:	str	wzr, [x8]
  40a59c:	bl	4024c0 <__ctype_b_loc@plt>
  40a5a0:	ldr	x8, [x0]
  40a5a4:	ldur	x9, [x29, #-8]
  40a5a8:	ldrb	w10, [x9]
  40a5ac:	ldrh	w10, [x8, w10, sxtw #1]
  40a5b0:	and	w10, w10, #0x800
  40a5b4:	cbz	w10, 40a5f0 <tigetstr@plt+0x7f30>
  40a5b8:	ldur	x8, [x29, #-16]
  40a5bc:	ldr	d0, [x8]
  40a5c0:	fmov	d1, #1.000000000000000000e+01
  40a5c4:	fmul	d0, d0, d1
  40a5c8:	ldur	x8, [x29, #-8]
  40a5cc:	add	x9, x8, #0x1
  40a5d0:	stur	x9, [x29, #-8]
  40a5d4:	ldrb	w10, [x8]
  40a5d8:	subs	w10, w10, #0x30
  40a5dc:	scvtf	d1, w10
  40a5e0:	fadd	d0, d0, d1
  40a5e4:	ldur	x8, [x29, #-16]
  40a5e8:	str	d0, [x8]
  40a5ec:	b	40a59c <tigetstr@plt+0x7edc>
  40a5f0:	ldur	x8, [x29, #-8]
  40a5f4:	ldrb	w9, [x8]
  40a5f8:	cmp	w9, #0x2e
  40a5fc:	b.ne	40a674 <tigetstr@plt+0x7fb4>  // b.any
  40a600:	mov	w8, #0x1                   	// #1
  40a604:	str	w8, [sp, #16]
  40a608:	ldur	x9, [x29, #-8]
  40a60c:	add	x9, x9, #0x1
  40a610:	stur	x9, [x29, #-8]
  40a614:	bl	4024c0 <__ctype_b_loc@plt>
  40a618:	ldr	x8, [x0]
  40a61c:	ldur	x9, [x29, #-8]
  40a620:	ldrb	w10, [x9]
  40a624:	ldrh	w10, [x8, w10, sxtw #1]
  40a628:	and	w10, w10, #0x800
  40a62c:	cbz	w10, 40a674 <tigetstr@plt+0x7fb4>
  40a630:	ldr	w8, [sp, #16]
  40a634:	mov	w9, #0xa                   	// #10
  40a638:	mul	w8, w8, w9
  40a63c:	str	w8, [sp, #16]
  40a640:	ldur	x10, [x29, #-8]
  40a644:	add	x11, x10, #0x1
  40a648:	stur	x11, [x29, #-8]
  40a64c:	ldrb	w8, [x10]
  40a650:	subs	w8, w8, #0x30
  40a654:	ldr	w9, [sp, #16]
  40a658:	sdiv	w8, w8, w9
  40a65c:	scvtf	d0, w8
  40a660:	ldur	x10, [x29, #-16]
  40a664:	ldr	d1, [x10]
  40a668:	fadd	d0, d1, d0
  40a66c:	str	d0, [x10]
  40a670:	b	40a614 <tigetstr@plt+0x7f54>
  40a674:	ldur	x8, [x29, #-8]
  40a678:	ldrb	w9, [x8]
  40a67c:	mov	w10, #0x1                   	// #1
  40a680:	cmp	w9, #0x2a
  40a684:	str	w10, [sp, #12]
  40a688:	b.eq	40a6a0 <tigetstr@plt+0x7fe0>  // b.none
  40a68c:	ldur	x8, [x29, #-8]
  40a690:	ldrb	w9, [x8]
  40a694:	cmp	w9, #0x2f
  40a698:	cset	w9, eq  // eq = none
  40a69c:	str	w9, [sp, #12]
  40a6a0:	ldr	w8, [sp, #12]
  40a6a4:	tbnz	w8, #0, 40a6ac <tigetstr@plt+0x7fec>
  40a6a8:	b	40a6fc <tigetstr@plt+0x803c>
  40a6ac:	ldr	x8, [sp, #24]
  40a6b0:	cbnz	x8, 40a6c8 <tigetstr@plt+0x8008>
  40a6b4:	ldur	x8, [x29, #-8]
  40a6b8:	ldrb	w9, [x8]
  40a6bc:	cmp	w9, #0x2f
  40a6c0:	b.ne	40a6c8 <tigetstr@plt+0x8008>  // b.any
  40a6c4:	b	40a6fc <tigetstr@plt+0x803c>
  40a6c8:	ldur	x8, [x29, #-8]
  40a6cc:	add	x9, x8, #0x1
  40a6d0:	stur	x9, [x29, #-8]
  40a6d4:	ldrb	w10, [x8]
  40a6d8:	cmp	w10, #0x2a
  40a6dc:	b.ne	40a6ec <tigetstr@plt+0x802c>  // b.any
  40a6e0:	mov	w8, #0x1                   	// #1
  40a6e4:	str	w8, [sp, #20]
  40a6e8:	b	40a6f8 <tigetstr@plt+0x8038>
  40a6ec:	ldr	x8, [sp, #24]
  40a6f0:	mov	w9, #0x1                   	// #1
  40a6f4:	str	w9, [x8]
  40a6f8:	b	40a674 <tigetstr@plt+0x7fb4>
  40a6fc:	ldr	w8, [sp, #20]
  40a700:	cbz	w8, 40a718 <tigetstr@plt+0x8058>
  40a704:	ldur	x8, [x29, #-16]
  40a708:	ldr	d0, [x8]
  40a70c:	fneg	d0, d0
  40a710:	ldur	x8, [x29, #-16]
  40a714:	str	d0, [x8]
  40a718:	ldur	x0, [x29, #-8]
  40a71c:	ldp	x29, x30, [sp, #48]
  40a720:	add	sp, sp, #0x40
  40a724:	ret
  40a728:	sub	sp, sp, #0x40
  40a72c:	stp	x29, x30, [sp, #48]
  40a730:	add	x29, sp, #0x30
  40a734:	mov	w8, #0xffffffff            	// #-1
  40a738:	stur	x0, [x29, #-8]
  40a73c:	stur	w8, [x29, #-12]
  40a740:	ldur	x0, [x29, #-8]
  40a744:	mov	w8, wzr
  40a748:	and	w8, w8, #0x1
  40a74c:	str	x0, [sp, #16]
  40a750:	mov	w0, w8
  40a754:	bl	4025c0 <_nc_get_hash_table@plt>
  40a758:	ldr	x9, [sp, #16]
  40a75c:	str	x0, [sp, #8]
  40a760:	mov	x0, x9
  40a764:	ldr	x1, [sp, #8]
  40a768:	bl	4025f0 <_nc_find_entry@plt>
  40a76c:	str	x0, [sp, #24]
  40a770:	cbz	x0, 40a780 <tigetstr@plt+0x80c0>
  40a774:	ldr	x8, [sp, #24]
  40a778:	ldr	w9, [x8, #8]
  40a77c:	stur	w9, [x29, #-12]
  40a780:	ldur	w0, [x29, #-12]
  40a784:	ldp	x29, x30, [sp, #48]
  40a788:	add	sp, sp, #0x40
  40a78c:	ret
  40a790:	sub	sp, sp, #0x20
  40a794:	adrp	x8, 412000 <tigetstr@plt+0xf940>
  40a798:	add	x8, x8, #0xb26
  40a79c:	str	w0, [sp, #28]
  40a7a0:	str	x8, [sp, #16]
  40a7a4:	ldr	w9, [sp, #28]
  40a7a8:	str	w9, [sp, #12]
  40a7ac:	cbz	w9, 40a7d4 <tigetstr@plt+0x8114>
  40a7b0:	b	40a7b4 <tigetstr@plt+0x80f4>
  40a7b4:	ldr	w8, [sp, #12]
  40a7b8:	cmp	w8, #0x1
  40a7bc:	b.eq	40a7e4 <tigetstr@plt+0x8124>  // b.none
  40a7c0:	b	40a7c4 <tigetstr@plt+0x8104>
  40a7c4:	ldr	w8, [sp, #12]
  40a7c8:	cmp	w8, #0x2
  40a7cc:	b.eq	40a7f4 <tigetstr@plt+0x8134>  // b.none
  40a7d0:	b	40a800 <tigetstr@plt+0x8140>
  40a7d4:	adrp	x8, 412000 <tigetstr@plt+0xf940>
  40a7d8:	add	x8, x8, #0xb2e
  40a7dc:	str	x8, [sp, #16]
  40a7e0:	b	40a800 <tigetstr@plt+0x8140>
  40a7e4:	adrp	x8, 412000 <tigetstr@plt+0xf940>
  40a7e8:	add	x8, x8, #0xb36
  40a7ec:	str	x8, [sp, #16]
  40a7f0:	b	40a800 <tigetstr@plt+0x8140>
  40a7f4:	adrp	x8, 412000 <tigetstr@plt+0xf940>
  40a7f8:	add	x8, x8, #0x48b
  40a7fc:	str	x8, [sp, #16]
  40a800:	ldr	x0, [sp, #16]
  40a804:	add	sp, sp, #0x20
  40a808:	ret
  40a80c:	sub	sp, sp, #0x40
  40a810:	stp	x29, x30, [sp, #48]
  40a814:	add	x29, sp, #0x30
  40a818:	mov	w8, #0x0                   	// #0
  40a81c:	stur	x0, [x29, #-8]
  40a820:	stur	x1, [x29, #-16]
  40a824:	stur	w2, [x29, #-20]
  40a828:	sturb	w8, [x29, #-21]
  40a82c:	ldur	w8, [x29, #-20]
  40a830:	cmp	w8, #0x10
  40a834:	b.le	40a840 <tigetstr@plt+0x8180>
  40a838:	mov	w8, #0x10                  	// #16
  40a83c:	stur	w8, [x29, #-20]
  40a840:	ldur	w8, [x29, #-20]
  40a844:	cmp	w8, #0x8
  40a848:	b.lt	40a8ec <tigetstr@plt+0x822c>  // b.tstop
  40a84c:	str	wzr, [sp, #16]
  40a850:	str	wzr, [sp, #20]
  40a854:	ldr	w8, [sp, #20]
  40a858:	ldur	w9, [x29, #-20]
  40a85c:	cmp	w8, w9
  40a860:	b.ge	40a8d4 <tigetstr@plt+0x8214>  // b.tcont
  40a864:	ldur	x0, [x29, #-8]
  40a868:	ldrsw	x1, [sp, #20]
  40a86c:	bl	4022e0 <tparm@plt>
  40a870:	bl	4023b0 <strdup@plt>
  40a874:	str	x0, [sp, #8]
  40a878:	ldur	x0, [x29, #-16]
  40a87c:	ldrsw	x1, [sp, #20]
  40a880:	bl	4022e0 <tparm@plt>
  40a884:	bl	4023b0 <strdup@plt>
  40a888:	str	x0, [sp]
  40a88c:	ldr	x0, [sp, #8]
  40a890:	ldr	x1, [sp]
  40a894:	bl	4024b0 <strcmp@plt>
  40a898:	cmp	w0, #0x0
  40a89c:	cset	w8, ne  // ne = any
  40a8a0:	eor	w8, w8, #0x1
  40a8a4:	and	w8, w8, #0x1
  40a8a8:	ldr	w9, [sp, #16]
  40a8ac:	add	w8, w9, w8
  40a8b0:	str	w8, [sp, #16]
  40a8b4:	ldr	x0, [sp, #8]
  40a8b8:	bl	4024f0 <free@plt>
  40a8bc:	ldr	x0, [sp]
  40a8c0:	bl	4024f0 <free@plt>
  40a8c4:	ldr	w8, [sp, #20]
  40a8c8:	add	w8, w8, #0x1
  40a8cc:	str	w8, [sp, #20]
  40a8d0:	b	40a854 <tigetstr@plt+0x8194>
  40a8d4:	ldr	w8, [sp, #16]
  40a8d8:	ldur	w9, [x29, #-20]
  40a8dc:	cmp	w8, w9
  40a8e0:	cset	w8, eq  // eq = none
  40a8e4:	and	w8, w8, #0x1
  40a8e8:	sturb	w8, [x29, #-21]
  40a8ec:	ldurb	w8, [x29, #-21]
  40a8f0:	and	w0, w8, #0x1
  40a8f4:	ldp	x29, x30, [sp, #48]
  40a8f8:	add	sp, sp, #0x40
  40a8fc:	ret
  40a900:	sub	sp, sp, #0x20
  40a904:	stp	x29, x30, [sp, #16]
  40a908:	add	x29, sp, #0x10
  40a90c:	str	x0, [sp, #8]
  40a910:	str	x1, [sp]
  40a914:	ldr	x8, [sp, #8]
  40a918:	ldr	x8, [x8, #32]
  40a91c:	ldr	x8, [x8, #64]
  40a920:	cbz	x8, 40a94c <tigetstr@plt+0x828c>
  40a924:	ldr	x8, [sp, #8]
  40a928:	ldr	x8, [x8, #32]
  40a92c:	ldr	x8, [x8, #64]
  40a930:	mov	x9, #0xffffffffffffffff    	// #-1
  40a934:	cmp	x8, x9
  40a938:	b.eq	40a94c <tigetstr@plt+0x828c>  // b.none
  40a93c:	ldr	x1, [sp]
  40a940:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  40a944:	add	x0, x0, #0x156
  40a948:	bl	402520 <_nc_warning@plt>
  40a94c:	ldr	x8, [sp, #8]
  40a950:	ldr	x8, [x8, #32]
  40a954:	ldr	x8, [x8, #80]
  40a958:	cbz	x8, 40a984 <tigetstr@plt+0x82c4>
  40a95c:	ldr	x8, [sp, #8]
  40a960:	ldr	x8, [x8, #32]
  40a964:	ldr	x8, [x8, #80]
  40a968:	mov	x9, #0xffffffffffffffff    	// #-1
  40a96c:	cmp	x8, x9
  40a970:	b.eq	40a984 <tigetstr@plt+0x82c4>  // b.none
  40a974:	ldr	x1, [sp]
  40a978:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  40a97c:	add	x0, x0, #0x178
  40a980:	bl	402520 <_nc_warning@plt>
  40a984:	ldr	x8, [sp, #8]
  40a988:	ldr	x8, [x8, #32]
  40a98c:	ldr	x8, [x8, #96]
  40a990:	cbz	x8, 40a9bc <tigetstr@plt+0x82fc>
  40a994:	ldr	x8, [sp, #8]
  40a998:	ldr	x8, [x8, #32]
  40a99c:	ldr	x8, [x8, #96]
  40a9a0:	mov	x9, #0xffffffffffffffff    	// #-1
  40a9a4:	cmp	x8, x9
  40a9a8:	b.eq	40a9bc <tigetstr@plt+0x82fc>  // b.none
  40a9ac:	ldr	x1, [sp]
  40a9b0:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  40a9b4:	add	x0, x0, #0x19a
  40a9b8:	bl	402520 <_nc_warning@plt>
  40a9bc:	ldr	x8, [sp, #8]
  40a9c0:	ldr	x8, [x8, #32]
  40a9c4:	ldr	x8, [x8, #120]
  40a9c8:	cbz	x8, 40a9f4 <tigetstr@plt+0x8334>
  40a9cc:	ldr	x8, [sp, #8]
  40a9d0:	ldr	x8, [x8, #32]
  40a9d4:	ldr	x8, [x8, #120]
  40a9d8:	mov	x9, #0xffffffffffffffff    	// #-1
  40a9dc:	cmp	x8, x9
  40a9e0:	b.eq	40a9f4 <tigetstr@plt+0x8334>  // b.none
  40a9e4:	ldr	x1, [sp]
  40a9e8:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  40a9ec:	add	x0, x0, #0x1b9
  40a9f0:	bl	402520 <_nc_warning@plt>
  40a9f4:	ldr	x8, [sp, #8]
  40a9f8:	ldr	x8, [x8, #32]
  40a9fc:	ldr	x8, [x8, #144]
  40aa00:	cbz	x8, 40aa2c <tigetstr@plt+0x836c>
  40aa04:	ldr	x8, [sp, #8]
  40aa08:	ldr	x8, [x8, #32]
  40aa0c:	ldr	x8, [x8, #144]
  40aa10:	mov	x9, #0xffffffffffffffff    	// #-1
  40aa14:	cmp	x8, x9
  40aa18:	b.eq	40aa2c <tigetstr@plt+0x836c>  // b.none
  40aa1c:	ldr	x1, [sp]
  40aa20:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  40aa24:	add	x0, x0, #0x1df
  40aa28:	bl	402520 <_nc_warning@plt>
  40aa2c:	ldr	x8, [sp, #8]
  40aa30:	ldr	x8, [x8, #32]
  40aa34:	ldr	x8, [x8, #1016]
  40aa38:	cbz	x8, 40aa64 <tigetstr@plt+0x83a4>
  40aa3c:	ldr	x8, [sp, #8]
  40aa40:	ldr	x8, [x8, #32]
  40aa44:	ldr	x8, [x8, #1016]
  40aa48:	mov	x9, #0xffffffffffffffff    	// #-1
  40aa4c:	cmp	x8, x9
  40aa50:	b.eq	40aa64 <tigetstr@plt+0x83a4>  // b.none
  40aa54:	ldr	x1, [sp]
  40aa58:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  40aa5c:	add	x0, x0, #0x1ff
  40aa60:	bl	402520 <_nc_warning@plt>
  40aa64:	ldr	x8, [sp, #8]
  40aa68:	ldr	x8, [x8, #32]
  40aa6c:	ldr	x8, [x8, #1016]
  40aa70:	cbz	x8, 40aa9c <tigetstr@plt+0x83dc>
  40aa74:	ldr	x8, [sp, #8]
  40aa78:	ldr	x8, [x8, #32]
  40aa7c:	ldr	x8, [x8, #1016]
  40aa80:	mov	x9, #0xffffffffffffffff    	// #-1
  40aa84:	cmp	x8, x9
  40aa88:	b.eq	40aa9c <tigetstr@plt+0x83dc>  // b.none
  40aa8c:	ldr	x1, [sp]
  40aa90:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  40aa94:	add	x0, x0, #0x1ff
  40aa98:	bl	402520 <_nc_warning@plt>
  40aa9c:	ldp	x29, x30, [sp, #16]
  40aaa0:	add	sp, sp, #0x20
  40aaa4:	ret
  40aaa8:	sub	sp, sp, #0x80
  40aaac:	stp	x29, x30, [sp, #112]
  40aab0:	add	x29, sp, #0x70
  40aab4:	mov	w8, #0x0                   	// #0
  40aab8:	stur	x0, [x29, #-8]
  40aabc:	sturb	w8, [x29, #-37]
  40aac0:	stur	wzr, [x29, #-12]
  40aac4:	ldur	w8, [x29, #-12]
  40aac8:	cmp	w8, #0x4
  40aacc:	b.ge	40aba4 <tigetstr@plt+0x84e4>  // b.tcont
  40aad0:	ldursw	x8, [x29, #-12]
  40aad4:	sub	x9, x29, #0x24
  40aad8:	add	x8, x9, x8
  40aadc:	mov	w10, #0x0                   	// #0
  40aae0:	strb	w10, [x8]
  40aae4:	stur	wzr, [x29, #-16]
  40aae8:	ldur	w8, [x29, #-16]
  40aaec:	ldur	w9, [x29, #-12]
  40aaf0:	cmp	w8, w9
  40aaf4:	b.ge	40ab94 <tigetstr@plt+0x84d4>  // b.tcont
  40aaf8:	ldur	w8, [x29, #-12]
  40aafc:	ldur	w9, [x29, #-16]
  40ab00:	cmp	w8, w9
  40ab04:	b.eq	40ab84 <tigetstr@plt+0x84c4>  // b.none
  40ab08:	ldur	x8, [x29, #-8]
  40ab0c:	ldursw	x9, [x29, #-12]
  40ab10:	mov	x10, #0x8                   	// #8
  40ab14:	mul	x9, x10, x9
  40ab18:	add	x8, x8, x9
  40ab1c:	ldr	x0, [x8]
  40ab20:	ldur	x8, [x29, #-8]
  40ab24:	ldursw	x9, [x29, #-16]
  40ab28:	mul	x9, x10, x9
  40ab2c:	add	x8, x8, x9
  40ab30:	ldr	x1, [x8]
  40ab34:	bl	4024b0 <strcmp@plt>
  40ab38:	cbnz	w0, 40ab84 <tigetstr@plt+0x84c4>
  40ab3c:	ldur	x8, [x29, #-8]
  40ab40:	ldursw	x9, [x29, #-16]
  40ab44:	mov	x10, #0x8                   	// #8
  40ab48:	mul	x9, x10, x9
  40ab4c:	add	x8, x8, x9
  40ab50:	ldr	x0, [x8]
  40ab54:	mov	w11, #0x1                   	// #1
  40ab58:	and	w1, w11, #0x1
  40ab5c:	mov	w11, wzr
  40ab60:	mov	w2, w11
  40ab64:	bl	402450 <_nc_tic_expand@plt>
  40ab68:	stur	x0, [x29, #-48]
  40ab6c:	ldur	x1, [x29, #-48]
  40ab70:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  40ab74:	add	x0, x0, #0x21e
  40ab78:	bl	402520 <_nc_warning@plt>
  40ab7c:	mov	w11, #0x1                   	// #1
  40ab80:	sturb	w11, [x29, #-37]
  40ab84:	ldur	w8, [x29, #-16]
  40ab88:	add	w8, w8, #0x1
  40ab8c:	stur	w8, [x29, #-16]
  40ab90:	b	40aae8 <tigetstr@plt+0x8428>
  40ab94:	ldur	w8, [x29, #-12]
  40ab98:	add	w8, w8, #0x1
  40ab9c:	stur	w8, [x29, #-12]
  40aba0:	b	40aac4 <tigetstr@plt+0x8404>
  40aba4:	ldurb	w8, [x29, #-37]
  40aba8:	tbnz	w8, #0, 40ae84 <tigetstr@plt+0x87c4>
  40abac:	ldur	x8, [x29, #-8]
  40abb0:	ldr	x8, [x8, #8]
  40abb4:	str	x8, [sp, #56]
  40abb8:	ldr	x0, [sp, #56]
  40abbc:	bl	409ea0 <tigetstr@plt+0x77e0>
  40abc0:	mov	w1, w0
  40abc4:	sxtw	x8, w1
  40abc8:	str	x8, [sp, #48]
  40abcc:	ldr	x8, [sp, #48]
  40abd0:	cbz	x8, 40ac34 <tigetstr@plt+0x8574>
  40abd4:	ldr	x8, [sp, #48]
  40abd8:	stur	x8, [x29, #-32]
  40abdc:	ldr	x8, [sp, #56]
  40abe0:	ldur	x9, [x29, #-32]
  40abe4:	ldrb	w10, [x8, x9]
  40abe8:	mov	w11, #0x0                   	// #0
  40abec:	str	w11, [sp, #20]
  40abf0:	cbz	w10, 40ac18 <tigetstr@plt+0x8558>
  40abf4:	bl	4024c0 <__ctype_b_loc@plt>
  40abf8:	ldr	x8, [x0]
  40abfc:	ldr	x9, [sp, #56]
  40ac00:	ldur	x10, [x29, #-32]
  40ac04:	ldrb	w11, [x9, x10]
  40ac08:	ldrh	w11, [x8, w11, sxtw #1]
  40ac0c:	tst	w11, #0x800
  40ac10:	cset	w11, ne  // ne = any
  40ac14:	str	w11, [sp, #20]
  40ac18:	ldr	w8, [sp, #20]
  40ac1c:	tbnz	w8, #0, 40ac24 <tigetstr@plt+0x8564>
  40ac20:	b	40ac34 <tigetstr@plt+0x8574>
  40ac24:	ldur	x8, [x29, #-32]
  40ac28:	add	x8, x8, #0x1
  40ac2c:	stur	x8, [x29, #-32]
  40ac30:	b	40abdc <tigetstr@plt+0x851c>
  40ac34:	ldr	x8, [sp, #48]
  40ac38:	cbz	x8, 40ae84 <tigetstr@plt+0x87c4>
  40ac3c:	ldr	x8, [sp, #56]
  40ac40:	ldur	x9, [x29, #-32]
  40ac44:	ldrb	w10, [x8, x9]
  40ac48:	cmp	w10, #0x41
  40ac4c:	b.ne	40ae84 <tigetstr@plt+0x87c4>  // b.any
  40ac50:	sub	x8, x29, #0x24
  40ac54:	mov	w9, #0x1                   	// #1
  40ac58:	strb	w9, [x8, #1]
  40ac5c:	ldur	x8, [x29, #-8]
  40ac60:	ldr	x0, [x8]
  40ac64:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40ac68:	add	x1, x1, #0xbbe
  40ac6c:	bl	4024b0 <strcmp@plt>
  40ac70:	cbnz	w0, 40ac7c <tigetstr@plt+0x85bc>
  40ac74:	mov	w8, #0x1                   	// #1
  40ac78:	sturb	w8, [x29, #-36]
  40ac7c:	ldur	x8, [x29, #-8]
  40ac80:	ldr	x0, [x8, #16]
  40ac84:	adrp	x1, 413000 <tigetstr@plt+0x10940>
  40ac88:	add	x1, x1, #0x101
  40ac8c:	bl	4024b0 <strcmp@plt>
  40ac90:	cbnz	w0, 40aca0 <tigetstr@plt+0x85e0>
  40ac94:	sub	x8, x29, #0x24
  40ac98:	mov	w9, #0x1                   	// #1
  40ac9c:	strb	w9, [x8, #2]
  40aca0:	stur	wzr, [x29, #-12]
  40aca4:	ldur	w8, [x29, #-12]
  40aca8:	cmp	w8, #0x4
  40acac:	b.ge	40ae84 <tigetstr@plt+0x87c4>  // b.tcont
  40acb0:	ldursw	x8, [x29, #-12]
  40acb4:	sub	x9, x29, #0x24
  40acb8:	add	x8, x9, x8
  40acbc:	ldrb	w10, [x8]
  40acc0:	tbnz	w10, #0, 40ace8 <tigetstr@plt+0x8628>
  40acc4:	ldur	x8, [x29, #-8]
  40acc8:	ldursw	x9, [x29, #-12]
  40accc:	mov	x10, #0x8                   	// #8
  40acd0:	mul	x9, x10, x9
  40acd4:	add	x8, x8, x9
  40acd8:	ldr	x0, [x8]
  40acdc:	bl	4021b0 <strlen@plt>
  40ace0:	cmp	x0, #0x1
  40ace4:	b.ne	40acec <tigetstr@plt+0x862c>  // b.any
  40ace8:	b	40ae74 <tigetstr@plt+0x87b4>
  40acec:	ldur	x8, [x29, #-8]
  40acf0:	ldursw	x9, [x29, #-12]
  40acf4:	mov	x10, #0x8                   	// #8
  40acf8:	mul	x9, x10, x9
  40acfc:	add	x8, x8, x9
  40ad00:	ldr	x0, [x8]
  40ad04:	ldr	x1, [sp, #56]
  40ad08:	ldr	x2, [sp, #48]
  40ad0c:	bl	402490 <memcmp@plt>
  40ad10:	cbz	w0, 40ad58 <tigetstr@plt+0x8698>
  40ad14:	ldur	x8, [x29, #-8]
  40ad18:	ldursw	x9, [x29, #-12]
  40ad1c:	mov	x10, #0x8                   	// #8
  40ad20:	mul	x9, x10, x9
  40ad24:	add	x8, x8, x9
  40ad28:	ldr	x0, [x8]
  40ad2c:	mov	w11, #0x1                   	// #1
  40ad30:	and	w1, w11, #0x1
  40ad34:	mov	w11, wzr
  40ad38:	mov	w2, w11
  40ad3c:	bl	402450 <_nc_tic_expand@plt>
  40ad40:	str	x0, [sp, #40]
  40ad44:	ldr	x1, [sp, #40]
  40ad48:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  40ad4c:	add	x0, x0, #0x23a
  40ad50:	bl	402520 <_nc_warning@plt>
  40ad54:	b	40ae74 <tigetstr@plt+0x87b4>
  40ad58:	ldur	x8, [x29, #-8]
  40ad5c:	ldursw	x9, [x29, #-12]
  40ad60:	mov	x10, #0x8                   	// #8
  40ad64:	mul	x9, x10, x9
  40ad68:	add	x8, x8, x9
  40ad6c:	ldr	x0, [x8]
  40ad70:	bl	4021b0 <strlen@plt>
  40ad74:	ldur	x8, [x29, #-32]
  40ad78:	cmp	x0, x8
  40ad7c:	b.cs	40adcc <tigetstr@plt+0x870c>  // b.hs, b.nlast
  40ad80:	ldur	x8, [x29, #-8]
  40ad84:	ldursw	x9, [x29, #-12]
  40ad88:	mov	x10, #0x8                   	// #8
  40ad8c:	mul	x9, x10, x9
  40ad90:	add	x8, x8, x9
  40ad94:	ldr	x0, [x8]
  40ad98:	mov	w11, #0x1                   	// #1
  40ad9c:	and	w1, w11, #0x1
  40ada0:	mov	w11, wzr
  40ada4:	mov	w2, w11
  40ada8:	bl	402450 <_nc_tic_expand@plt>
  40adac:	str	x0, [sp, #32]
  40adb0:	ldr	x1, [sp, #32]
  40adb4:	ldur	x8, [x29, #-32]
  40adb8:	add	w2, w8, #0x1
  40adbc:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  40adc0:	add	x0, x0, #0x256
  40adc4:	bl	402520 <_nc_warning@plt>
  40adc8:	b	40ae74 <tigetstr@plt+0x87b4>
  40adcc:	ldursw	x8, [x29, #-12]
  40add0:	adrp	x9, 413000 <tigetstr@plt+0x10940>
  40add4:	add	x9, x9, #0x27f
  40add8:	ldrb	w10, [x9, x8]
  40addc:	stur	w10, [x29, #-20]
  40ade0:	ldur	x8, [x29, #-8]
  40ade4:	ldursw	x9, [x29, #-12]
  40ade8:	mov	x11, #0x8                   	// #8
  40adec:	mul	x9, x11, x9
  40adf0:	add	x8, x8, x9
  40adf4:	ldr	x8, [x8]
  40adf8:	ldur	x9, [x29, #-32]
  40adfc:	ldrb	w10, [x8, x9]
  40ae00:	ldur	w12, [x29, #-20]
  40ae04:	cmp	w10, w12
  40ae08:	b.eq	40ae74 <tigetstr@plt+0x87b4>  // b.none
  40ae0c:	ldur	x8, [x29, #-8]
  40ae10:	ldursw	x9, [x29, #-12]
  40ae14:	mov	x10, #0x8                   	// #8
  40ae18:	mul	x9, x10, x9
  40ae1c:	add	x8, x8, x9
  40ae20:	ldr	x0, [x8]
  40ae24:	mov	w11, #0x1                   	// #1
  40ae28:	and	w1, w11, #0x1
  40ae2c:	mov	w11, wzr
  40ae30:	mov	w2, w11
  40ae34:	str	x10, [sp, #8]
  40ae38:	bl	402450 <_nc_tic_expand@plt>
  40ae3c:	str	x0, [sp, #24]
  40ae40:	ldr	x1, [sp, #24]
  40ae44:	ldur	w2, [x29, #-20]
  40ae48:	ldur	x8, [x29, #-8]
  40ae4c:	ldursw	x9, [x29, #-12]
  40ae50:	ldr	x10, [sp, #8]
  40ae54:	mul	x9, x10, x9
  40ae58:	add	x8, x8, x9
  40ae5c:	ldr	x8, [x8]
  40ae60:	ldur	x9, [x29, #-32]
  40ae64:	ldrb	w3, [x8, x9]
  40ae68:	adrp	x0, 413000 <tigetstr@plt+0x10940>
  40ae6c:	add	x0, x0, #0x284
  40ae70:	bl	402520 <_nc_warning@plt>
  40ae74:	ldur	w8, [x29, #-12]
  40ae78:	add	w8, w8, #0x1
  40ae7c:	stur	w8, [x29, #-12]
  40ae80:	b	40aca4 <tigetstr@plt+0x85e4>
  40ae84:	ldp	x29, x30, [sp, #112]
  40ae88:	add	sp, sp, #0x80
  40ae8c:	ret
  40ae90:	sub	sp, sp, #0x20
  40ae94:	stp	x29, x30, [sp, #16]
  40ae98:	add	x29, sp, #0x10
  40ae9c:	mov	w8, #0x0                   	// #0
  40aea0:	mov	x9, #0xffffffffffffffff    	// #-1
  40aea4:	str	x0, [sp, #8]
  40aea8:	strb	w8, [sp, #7]
  40aeac:	ldr	x10, [sp, #8]
  40aeb0:	cmp	x10, x9
  40aeb4:	b.eq	40af0c <tigetstr@plt+0x884c>  // b.none
  40aeb8:	ldr	x8, [sp, #8]
  40aebc:	cbz	x8, 40af0c <tigetstr@plt+0x884c>
  40aec0:	ldr	x8, [sp, #8]
  40aec4:	add	x9, x8, #0x1
  40aec8:	str	x9, [sp, #8]
  40aecc:	ldrb	w10, [x8]
  40aed0:	cmp	w10, #0x1b
  40aed4:	b.ne	40af0c <tigetstr@plt+0x884c>  // b.any
  40aed8:	ldr	x8, [sp, #8]
  40aedc:	add	x9, x8, #0x1
  40aee0:	str	x9, [sp, #8]
  40aee4:	ldrb	w10, [x8]
  40aee8:	cmp	w10, #0x4f
  40aeec:	b.ne	40af0c <tigetstr@plt+0x884c>  // b.any
  40aef0:	ldr	x0, [sp, #8]
  40aef4:	bl	4021b0 <strlen@plt>
  40aef8:	cmp	x0, #0x1
  40aefc:	b.ne	40af0c <tigetstr@plt+0x884c>  // b.any
  40af00:	ldr	x8, [sp, #8]
  40af04:	ldrb	w9, [x8]
  40af08:	strb	w9, [sp, #7]
  40af0c:	ldrb	w0, [sp, #7]
  40af10:	ldp	x29, x30, [sp, #16]
  40af14:	add	sp, sp, #0x20
  40af18:	ret
  40af1c:	sub	sp, sp, #0x40
  40af20:	stp	x29, x30, [sp, #48]
  40af24:	add	x29, sp, #0x30
  40af28:	adrp	x8, 413000 <tigetstr@plt+0x10940>
  40af2c:	add	x8, x8, #0x32d
  40af30:	mov	x9, #0xffffffffffffffff    	// #-1
  40af34:	stur	x0, [x29, #-8]
  40af38:	str	x8, [sp, #24]
  40af3c:	str	x9, [sp, #8]
  40af40:	ldur	x0, [x29, #-8]
  40af44:	bl	40ae90 <tigetstr@plt+0x87d0>
  40af48:	and	w10, w0, #0xff
  40af4c:	str	w10, [sp, #20]
  40af50:	cbz	w10, 40af7c <tigetstr@plt+0x88bc>
  40af54:	ldr	x0, [sp, #24]
  40af58:	ldr	w1, [sp, #20]
  40af5c:	bl	402530 <strchr@plt>
  40af60:	stur	x0, [x29, #-16]
  40af64:	ldur	x8, [x29, #-16]
  40af68:	cbz	x8, 40af7c <tigetstr@plt+0x88bc>
  40af6c:	ldur	x8, [x29, #-16]
  40af70:	ldr	x9, [sp, #24]
  40af74:	subs	x8, x8, x9
  40af78:	str	x8, [sp, #8]
  40af7c:	ldr	x0, [sp, #8]
  40af80:	ldp	x29, x30, [sp, #48]
  40af84:	add	sp, sp, #0x40
  40af88:	ret
  40af8c:	sub	sp, sp, #0x20
  40af90:	stp	x29, x30, [sp, #16]
  40af94:	add	x29, sp, #0x10
  40af98:	adrp	x1, 413000 <tigetstr@plt+0x10940>
  40af9c:	add	x1, x1, #0x8e1
  40afa0:	str	x0, [sp, #8]
  40afa4:	ldr	x0, [sp, #8]
  40afa8:	bl	4025b0 <strstr@plt>
  40afac:	mov	w8, #0x1                   	// #1
  40afb0:	str	w8, [sp, #4]
  40afb4:	cbnz	x0, 40afd4 <tigetstr@plt+0x8914>
  40afb8:	ldr	x0, [sp, #8]
  40afbc:	adrp	x1, 413000 <tigetstr@plt+0x10940>
  40afc0:	add	x1, x1, #0x8e7
  40afc4:	bl	4025b0 <strstr@plt>
  40afc8:	cmp	x0, #0x0
  40afcc:	cset	w8, ne  // ne = any
  40afd0:	str	w8, [sp, #4]
  40afd4:	ldr	w8, [sp, #4]
  40afd8:	and	w0, w8, #0x1
  40afdc:	ldp	x29, x30, [sp, #16]
  40afe0:	add	sp, sp, #0x20
  40afe4:	ret
  40afe8:	sub	sp, sp, #0x70
  40afec:	stp	x29, x30, [sp, #96]
  40aff0:	add	x29, sp, #0x60
  40aff4:	stur	w0, [x29, #-8]
  40aff8:	stur	x1, [x29, #-16]
  40affc:	stur	x2, [x29, #-24]
  40b000:	ldur	x8, [x29, #-16]
  40b004:	stur	x8, [x29, #-32]
  40b008:	ldur	x8, [x29, #-24]
  40b00c:	stur	x8, [x29, #-40]
  40b010:	stur	wzr, [x29, #-44]
  40b014:	ldur	x8, [x29, #-24]
  40b018:	ldrb	w9, [x8]
  40b01c:	cbz	w9, 40b20c <tigetstr@plt+0x8b4c>
  40b020:	ldur	x8, [x29, #-16]
  40b024:	ldrb	w9, [x8]
  40b028:	ldur	x8, [x29, #-24]
  40b02c:	ldrb	w10, [x8]
  40b030:	cmp	w9, w10
  40b034:	b.eq	40b198 <tigetstr@plt+0x8ad8>  // b.none
  40b038:	ldur	x8, [x29, #-16]
  40b03c:	ldrb	w9, [x8]
  40b040:	cbnz	w9, 40b124 <tigetstr@plt+0x8a64>
  40b044:	ldur	w8, [x29, #-8]
  40b048:	cmp	w8, #0x0
  40b04c:	cset	w8, ge  // ge = tcont
  40b050:	tbnz	w8, #0, 40b058 <tigetstr@plt+0x8998>
  40b054:	b	40b114 <tigetstr@plt+0x8a54>
  40b058:	ldur	x8, [x29, #-24]
  40b05c:	ldrb	w9, [x8]
  40b060:	cmp	w9, #0x24
  40b064:	b.ne	40b09c <tigetstr@plt+0x89dc>  // b.any
  40b068:	ldur	x8, [x29, #-24]
  40b06c:	ldrb	w9, [x8, #1]
  40b070:	cmp	w9, #0x3c
  40b074:	b.ne	40b09c <tigetstr@plt+0x89dc>  // b.any
  40b078:	ldur	x0, [x29, #-24]
  40b07c:	bl	402410 <_nc_visbuf@plt>
  40b080:	adrp	x8, 413000 <tigetstr@plt+0x10940>
  40b084:	add	x8, x8, #0x972
  40b088:	str	x0, [sp, #40]
  40b08c:	mov	x0, x8
  40b090:	ldr	x1, [sp, #40]
  40b094:	bl	402520 <_nc_warning@plt>
  40b098:	b	40b114 <tigetstr@plt+0x8a54>
  40b09c:	ldursw	x8, [x29, #-8]
  40b0a0:	mov	x9, #0xb                   	// #11
  40b0a4:	mul	x8, x9, x8
  40b0a8:	adrp	x9, 411000 <tigetstr@plt+0xe940>
  40b0ac:	add	x9, x9, #0xc66
  40b0b0:	add	x1, x9, x8
  40b0b4:	ldur	x8, [x29, #-32]
  40b0b8:	mov	w0, #0x1                   	// #1
  40b0bc:	str	x1, [sp, #32]
  40b0c0:	mov	x1, x8
  40b0c4:	bl	4026a0 <_nc_visbuf2@plt>
  40b0c8:	ldur	x1, [x29, #-40]
  40b0cc:	mov	w10, #0x2                   	// #2
  40b0d0:	str	x0, [sp, #24]
  40b0d4:	mov	w0, w10
  40b0d8:	bl	4026a0 <_nc_visbuf2@plt>
  40b0dc:	ldur	x1, [x29, #-24]
  40b0e0:	mov	w10, #0x3                   	// #3
  40b0e4:	str	x0, [sp, #16]
  40b0e8:	mov	w0, w10
  40b0ec:	bl	4026a0 <_nc_visbuf2@plt>
  40b0f0:	adrp	x8, 413000 <tigetstr@plt+0x10940>
  40b0f4:	add	x8, x8, #0x988
  40b0f8:	str	x0, [sp, #8]
  40b0fc:	mov	x0, x8
  40b100:	ldr	x1, [sp, #32]
  40b104:	ldr	x2, [sp, #24]
  40b108:	ldr	x3, [sp, #16]
  40b10c:	ldr	x4, [sp, #8]
  40b110:	bl	402520 <_nc_warning@plt>
  40b114:	mov	w8, wzr
  40b118:	and	w8, w8, #0x1
  40b11c:	sturb	w8, [x29, #-1]
  40b120:	b	40b248 <tigetstr@plt+0x8b88>
  40b124:	ldur	w8, [x29, #-44]
  40b128:	cbz	w8, 40b148 <tigetstr@plt+0x8a88>
  40b12c:	ldur	x0, [x29, #-16]
  40b130:	bl	40b25c <tigetstr@plt+0x8b9c>
  40b134:	stur	x0, [x29, #-16]
  40b138:	ldur	x0, [x29, #-24]
  40b13c:	bl	40b25c <tigetstr@plt+0x8b9c>
  40b140:	stur	x0, [x29, #-24]
  40b144:	b	40b194 <tigetstr@plt+0x8ad4>
  40b148:	ldur	x8, [x29, #-24]
  40b14c:	ldrb	w9, [x8]
  40b150:	cmp	w9, #0x30
  40b154:	b.eq	40b168 <tigetstr@plt+0x8aa8>  // b.none
  40b158:	ldur	x8, [x29, #-24]
  40b15c:	ldrb	w9, [x8]
  40b160:	cmp	w9, #0x3b
  40b164:	b.ne	40b188 <tigetstr@plt+0x8ac8>  // b.any
  40b168:	ldur	x8, [x29, #-16]
  40b16c:	ldrb	w9, [x8]
  40b170:	cmp	w9, #0x6d
  40b174:	b.ne	40b188 <tigetstr@plt+0x8ac8>  // b.any
  40b178:	ldur	x8, [x29, #-24]
  40b17c:	add	x8, x8, #0x1
  40b180:	stur	x8, [x29, #-24]
  40b184:	b	40b194 <tigetstr@plt+0x8ad4>
  40b188:	ldur	x8, [x29, #-16]
  40b18c:	add	x8, x8, #0x1
  40b190:	stur	x8, [x29, #-16]
  40b194:	b	40b020 <tigetstr@plt+0x8960>
  40b198:	ldur	x8, [x29, #-16]
  40b19c:	ldrb	w9, [x8]
  40b1a0:	cmp	w9, #0x24
  40b1a4:	str	w9, [sp, #4]
  40b1a8:	b.eq	40b1c0 <tigetstr@plt+0x8b00>  // b.none
  40b1ac:	b	40b1b0 <tigetstr@plt+0x8af0>
  40b1b0:	ldr	w8, [sp, #4]
  40b1b4:	cmp	w8, #0x3c
  40b1b8:	b.eq	40b1d4 <tigetstr@plt+0x8b14>  // b.none
  40b1bc:	b	40b1ec <tigetstr@plt+0x8b2c>
  40b1c0:	ldur	w8, [x29, #-44]
  40b1c4:	cbnz	w8, 40b1d0 <tigetstr@plt+0x8b10>
  40b1c8:	mov	w8, #0x1                   	// #1
  40b1cc:	stur	w8, [x29, #-44]
  40b1d0:	b	40b1f0 <tigetstr@plt+0x8b30>
  40b1d4:	ldur	w8, [x29, #-44]
  40b1d8:	cmp	w8, #0x1
  40b1dc:	b.ne	40b1e8 <tigetstr@plt+0x8b28>  // b.any
  40b1e0:	mov	w8, #0x2                   	// #2
  40b1e4:	stur	w8, [x29, #-44]
  40b1e8:	b	40b1f0 <tigetstr@plt+0x8b30>
  40b1ec:	stur	wzr, [x29, #-44]
  40b1f0:	ldur	x8, [x29, #-16]
  40b1f4:	add	x8, x8, #0x1
  40b1f8:	stur	x8, [x29, #-16]
  40b1fc:	ldur	x8, [x29, #-24]
  40b200:	add	x8, x8, #0x1
  40b204:	stur	x8, [x29, #-24]
  40b208:	b	40b014 <tigetstr@plt+0x8954>
  40b20c:	ldur	x0, [x29, #-16]
  40b210:	bl	40b2d0 <tigetstr@plt+0x8c10>
  40b214:	stur	x0, [x29, #-16]
  40b218:	ldur	w8, [x29, #-8]
  40b21c:	mov	w9, #0x1                   	// #1
  40b220:	str	w9, [sp]
  40b224:	cbnz	w8, 40b23c <tigetstr@plt+0x8b7c>
  40b228:	ldur	x8, [x29, #-16]
  40b22c:	ldrb	w9, [x8]
  40b230:	cmp	w9, #0x0
  40b234:	cset	w9, eq  // eq = none
  40b238:	str	w9, [sp]
  40b23c:	ldr	w8, [sp]
  40b240:	and	w8, w8, #0x1
  40b244:	sturb	w8, [x29, #-1]
  40b248:	ldurb	w8, [x29, #-1]
  40b24c:	and	w0, w8, #0x1
  40b250:	ldp	x29, x30, [sp, #96]
  40b254:	add	sp, sp, #0x70
  40b258:	ret
  40b25c:	sub	sp, sp, #0x20
  40b260:	stp	x29, x30, [sp, #16]
  40b264:	add	x29, sp, #0x10
  40b268:	str	x0, [sp, #8]
  40b26c:	ldr	x8, [sp, #8]
  40b270:	ldrb	w9, [x8]
  40b274:	mov	w10, #0x1                   	// #1
  40b278:	cmp	w9, #0x2f
  40b27c:	str	w10, [sp, #4]
  40b280:	b.eq	40b2a4 <tigetstr@plt+0x8be4>  // b.none
  40b284:	bl	4024c0 <__ctype_b_loc@plt>
  40b288:	ldr	x8, [x0]
  40b28c:	ldr	x9, [sp, #8]
  40b290:	ldrb	w10, [x9]
  40b294:	ldrh	w10, [x8, w10, sxtw #1]
  40b298:	tst	w10, #0x800
  40b29c:	cset	w10, ne  // ne = any
  40b2a0:	str	w10, [sp, #4]
  40b2a4:	ldr	w8, [sp, #4]
  40b2a8:	tbnz	w8, #0, 40b2b0 <tigetstr@plt+0x8bf0>
  40b2ac:	b	40b2c0 <tigetstr@plt+0x8c00>
  40b2b0:	ldr	x8, [sp, #8]
  40b2b4:	add	x8, x8, #0x1
  40b2b8:	str	x8, [sp, #8]
  40b2bc:	b	40b26c <tigetstr@plt+0x8bac>
  40b2c0:	ldr	x0, [sp, #8]
  40b2c4:	ldp	x29, x30, [sp, #16]
  40b2c8:	add	sp, sp, #0x20
  40b2cc:	ret
  40b2d0:	sub	sp, sp, #0x20
  40b2d4:	stp	x29, x30, [sp, #16]
  40b2d8:	add	x29, sp, #0x10
  40b2dc:	str	x0, [sp, #8]
  40b2e0:	str	wzr, [sp, #4]
  40b2e4:	ldr	x8, [sp, #8]
  40b2e8:	ldrb	w9, [x8]
  40b2ec:	str	w9, [sp]
  40b2f0:	cbz	w9, 40b344 <tigetstr@plt+0x8c84>
  40b2f4:	b	40b2f8 <tigetstr@plt+0x8c38>
  40b2f8:	ldr	w8, [sp]
  40b2fc:	cmp	w8, #0x24
  40b300:	b.eq	40b318 <tigetstr@plt+0x8c58>  // b.none
  40b304:	b	40b308 <tigetstr@plt+0x8c48>
  40b308:	ldr	w8, [sp]
  40b30c:	cmp	w8, #0x3c
  40b310:	b.eq	40b32c <tigetstr@plt+0x8c6c>  // b.none
  40b314:	b	40b34c <tigetstr@plt+0x8c8c>
  40b318:	ldr	w8, [sp, #4]
  40b31c:	cbnz	w8, 40b328 <tigetstr@plt+0x8c68>
  40b320:	mov	w8, #0x1                   	// #1
  40b324:	str	w8, [sp, #4]
  40b328:	b	40b380 <tigetstr@plt+0x8cc0>
  40b32c:	ldr	w8, [sp, #4]
  40b330:	cmp	w8, #0x1
  40b334:	b.ne	40b340 <tigetstr@plt+0x8c80>  // b.any
  40b338:	mov	w8, #0x2                   	// #2
  40b33c:	str	w8, [sp, #4]
  40b340:	b	40b380 <tigetstr@plt+0x8cc0>
  40b344:	str	wzr, [sp, #4]
  40b348:	b	40b380 <tigetstr@plt+0x8cc0>
  40b34c:	ldr	w8, [sp, #4]
  40b350:	cbz	w8, 40b380 <tigetstr@plt+0x8cc0>
  40b354:	ldr	x0, [sp, #8]
  40b358:	bl	40b25c <tigetstr@plt+0x8b9c>
  40b35c:	str	x0, [sp, #8]
  40b360:	ldr	x8, [sp, #8]
  40b364:	ldrb	w9, [x8]
  40b368:	cmp	w9, #0x3e
  40b36c:	b.ne	40b37c <tigetstr@plt+0x8cbc>  // b.any
  40b370:	ldr	x8, [sp, #8]
  40b374:	add	x8, x8, #0x1
  40b378:	str	x8, [sp, #8]
  40b37c:	str	wzr, [sp, #4]
  40b380:	ldr	w8, [sp, #4]
  40b384:	cbz	w8, 40b394 <tigetstr@plt+0x8cd4>
  40b388:	ldr	x8, [sp, #8]
  40b38c:	add	x8, x8, #0x1
  40b390:	str	x8, [sp, #8]
  40b394:	ldr	w8, [sp, #4]
  40b398:	cbnz	w8, 40b2e4 <tigetstr@plt+0x8c24>
  40b39c:	ldr	x0, [sp, #8]
  40b3a0:	ldp	x29, x30, [sp, #16]
  40b3a4:	add	sp, sp, #0x20
  40b3a8:	ret
  40b3ac:	sub	sp, sp, #0x30
  40b3b0:	stp	x29, x30, [sp, #32]
  40b3b4:	add	x29, sp, #0x20
  40b3b8:	mov	w8, #0x0                   	// #0
  40b3bc:	mov	x9, #0xffffffffffffffff    	// #-1
  40b3c0:	stur	x0, [x29, #-8]
  40b3c4:	sturb	w8, [x29, #-9]
  40b3c8:	ldur	x10, [x29, #-8]
  40b3cc:	cmp	x10, x9
  40b3d0:	b.eq	40b474 <tigetstr@plt+0x8db4>  // b.none
  40b3d4:	ldur	x8, [x29, #-8]
  40b3d8:	cbz	x8, 40b474 <tigetstr@plt+0x8db4>
  40b3dc:	ldur	x0, [x29, #-8]
  40b3e0:	bl	409ea0 <tigetstr@plt+0x77e0>
  40b3e4:	str	w0, [sp, #16]
  40b3e8:	ldr	w8, [sp, #16]
  40b3ec:	cbz	w8, 40b474 <tigetstr@plt+0x8db4>
  40b3f0:	mov	w8, #0x1                   	// #1
  40b3f4:	sturb	w8, [x29, #-9]
  40b3f8:	ldrsw	x9, [sp, #16]
  40b3fc:	ldur	x10, [x29, #-8]
  40b400:	add	x9, x10, x9
  40b404:	stur	x9, [x29, #-8]
  40b408:	ldur	x8, [x29, #-8]
  40b40c:	add	x9, x8, #0x1
  40b410:	stur	x9, [x29, #-8]
  40b414:	ldrb	w10, [x8]
  40b418:	str	w10, [sp, #12]
  40b41c:	cbz	w10, 40b474 <tigetstr@plt+0x8db4>
  40b420:	bl	4024c0 <__ctype_b_loc@plt>
  40b424:	ldr	x8, [x0]
  40b428:	ldrsw	x9, [sp, #12]
  40b42c:	ldrh	w10, [x8, x9, lsl #1]
  40b430:	and	w10, w10, #0x800
  40b434:	cbnz	w10, 40b444 <tigetstr@plt+0x8d84>
  40b438:	ldr	w8, [sp, #12]
  40b43c:	cmp	w8, #0x3b
  40b440:	b.ne	40b448 <tigetstr@plt+0x8d88>  // b.any
  40b444:	b	40b470 <tigetstr@plt+0x8db0>
  40b448:	ldr	w8, [sp, #12]
  40b44c:	cmp	w8, #0x6d
  40b450:	b.ne	40b464 <tigetstr@plt+0x8da4>  // b.any
  40b454:	ldur	x8, [x29, #-8]
  40b458:	ldrb	w9, [x8]
  40b45c:	cbnz	w9, 40b464 <tigetstr@plt+0x8da4>
  40b460:	b	40b470 <tigetstr@plt+0x8db0>
  40b464:	mov	w8, #0x0                   	// #0
  40b468:	sturb	w8, [x29, #-9]
  40b46c:	b	40b474 <tigetstr@plt+0x8db4>
  40b470:	b	40b408 <tigetstr@plt+0x8d48>
  40b474:	ldurb	w8, [x29, #-9]
  40b478:	and	w0, w8, #0x1
  40b47c:	ldp	x29, x30, [sp, #32]
  40b480:	add	sp, sp, #0x30
  40b484:	ret
  40b488:	sub	sp, sp, #0x40
  40b48c:	stp	x29, x30, [sp, #48]
  40b490:	add	x29, sp, #0x30
  40b494:	mov	w8, wzr
  40b498:	stur	x0, [x29, #-16]
  40b49c:	ldur	x0, [x29, #-16]
  40b4a0:	and	w8, w8, #0x1
  40b4a4:	str	x0, [sp, #16]
  40b4a8:	mov	w0, w8
  40b4ac:	bl	4025c0 <_nc_get_hash_table@plt>
  40b4b0:	ldr	x9, [sp, #16]
  40b4b4:	str	x0, [sp, #8]
  40b4b8:	mov	x0, x9
  40b4bc:	ldr	x1, [sp, #8]
  40b4c0:	bl	4025f0 <_nc_find_entry@plt>
  40b4c4:	str	x0, [sp, #24]
  40b4c8:	cbz	x0, 40b610 <tigetstr@plt+0x8f50>
  40b4cc:	ldr	x8, [sp, #24]
  40b4d0:	ldr	w9, [x8, #8]
  40b4d4:	str	w9, [sp, #4]
  40b4d8:	cbz	w9, 40b500 <tigetstr@plt+0x8e40>
  40b4dc:	b	40b4e0 <tigetstr@plt+0x8e20>
  40b4e0:	ldr	w8, [sp, #4]
  40b4e4:	cmp	w8, #0x1
  40b4e8:	b.eq	40b55c <tigetstr@plt+0x8e9c>  // b.none
  40b4ec:	b	40b4f0 <tigetstr@plt+0x8e30>
  40b4f0:	ldr	w8, [sp, #4]
  40b4f4:	cmp	w8, #0x2
  40b4f8:	b.eq	40b5b8 <tigetstr@plt+0x8ef8>  // b.none
  40b4fc:	b	40b610 <tigetstr@plt+0x8f50>
  40b500:	ldr	x8, [sp, #24]
  40b504:	ldrsh	w9, [x8, #12]
  40b508:	cmp	w9, #0x2b
  40b50c:	b.gt	40b558 <tigetstr@plt+0x8e98>
  40b510:	ldr	x8, [sp, #24]
  40b514:	ldrsh	x8, [x8, #12]
  40b518:	adrp	x9, 413000 <tigetstr@plt+0x10940>
  40b51c:	add	x9, x9, #0xb84
  40b520:	add	x8, x9, x8
  40b524:	ldrb	w10, [x8]
  40b528:	tbnz	w10, #0, 40b530 <tigetstr@plt+0x8e70>
  40b52c:	b	40b558 <tigetstr@plt+0x8e98>
  40b530:	ldr	x8, [sp, #24]
  40b534:	ldrsh	x8, [x8, #12]
  40b538:	mov	x9, #0x8                   	// #8
  40b53c:	mul	x8, x9, x8
  40b540:	adrp	x9, 426000 <tigetstr@plt+0x23940>
  40b544:	ldr	x9, [x9, #4032]
  40b548:	add	x8, x9, x8
  40b54c:	ldr	x8, [x8]
  40b550:	stur	x8, [x29, #-8]
  40b554:	b	40b618 <tigetstr@plt+0x8f58>
  40b558:	b	40b610 <tigetstr@plt+0x8f50>
  40b55c:	ldr	x8, [sp, #24]
  40b560:	ldrsh	w9, [x8, #12]
  40b564:	cmp	w9, #0x25
  40b568:	b.gt	40b5b4 <tigetstr@plt+0x8ef4>
  40b56c:	ldr	x8, [sp, #24]
  40b570:	ldrsh	x8, [x8, #12]
  40b574:	adrp	x9, 413000 <tigetstr@plt+0x10940>
  40b578:	add	x9, x9, #0xbb0
  40b57c:	add	x8, x9, x8
  40b580:	ldrb	w10, [x8]
  40b584:	tbnz	w10, #0, 40b58c <tigetstr@plt+0x8ecc>
  40b588:	b	40b5b4 <tigetstr@plt+0x8ef4>
  40b58c:	ldr	x8, [sp, #24]
  40b590:	ldrsh	x8, [x8, #12]
  40b594:	mov	x9, #0x8                   	// #8
  40b598:	mul	x8, x9, x8
  40b59c:	adrp	x9, 426000 <tigetstr@plt+0x23940>
  40b5a0:	ldr	x9, [x9, #4056]
  40b5a4:	add	x8, x9, x8
  40b5a8:	ldr	x8, [x8]
  40b5ac:	stur	x8, [x29, #-8]
  40b5b0:	b	40b618 <tigetstr@plt+0x8f58>
  40b5b4:	b	40b610 <tigetstr@plt+0x8f50>
  40b5b8:	ldr	x8, [sp, #24]
  40b5bc:	ldrsh	w9, [x8, #12]
  40b5c0:	cmp	w9, #0x18f
  40b5c4:	b.gt	40b610 <tigetstr@plt+0x8f50>
  40b5c8:	ldr	x8, [sp, #24]
  40b5cc:	ldrsh	x8, [x8, #12]
  40b5d0:	adrp	x9, 415000 <tigetstr@plt+0x12940>
  40b5d4:	add	x9, x9, #0x660
  40b5d8:	add	x8, x9, x8
  40b5dc:	ldrb	w10, [x8]
  40b5e0:	tbnz	w10, #0, 40b5e8 <tigetstr@plt+0x8f28>
  40b5e4:	b	40b610 <tigetstr@plt+0x8f50>
  40b5e8:	ldr	x8, [sp, #24]
  40b5ec:	ldrsh	x8, [x8, #12]
  40b5f0:	mov	x9, #0x8                   	// #8
  40b5f4:	mul	x8, x9, x8
  40b5f8:	adrp	x9, 426000 <tigetstr@plt+0x23940>
  40b5fc:	ldr	x9, [x9, #4000]
  40b600:	add	x8, x9, x8
  40b604:	ldr	x8, [x8]
  40b608:	stur	x8, [x29, #-8]
  40b60c:	b	40b618 <tigetstr@plt+0x8f58>
  40b610:	mov	x8, xzr
  40b614:	stur	x8, [x29, #-8]
  40b618:	ldur	x0, [x29, #-8]
  40b61c:	ldp	x29, x30, [sp, #48]
  40b620:	add	sp, sp, #0x40
  40b624:	ret
  40b628:	sub	sp, sp, #0x100
  40b62c:	stp	x29, x30, [sp, #160]
  40b630:	stp	x28, x27, [sp, #176]
  40b634:	stp	x26, x25, [sp, #192]
  40b638:	stp	x24, x23, [sp, #208]
  40b63c:	stp	x22, x21, [sp, #224]
  40b640:	stp	x20, x19, [sp, #240]
  40b644:	add	x29, sp, #0xa0
  40b648:	ldrb	w8, [x29, #96]
  40b64c:	ldr	w9, [x29, #104]
  40b650:	adrp	x10, 427000 <tigetstr@plt+0x24940>
  40b654:	add	x10, x10, #0x438
  40b658:	adrp	x11, 427000 <tigetstr@plt+0x24940>
  40b65c:	add	x11, x11, #0x43c
  40b660:	adrp	x12, 427000 <tigetstr@plt+0x24940>
  40b664:	add	x12, x12, #0x4c0
  40b668:	adrp	x13, 427000 <tigetstr@plt+0x24940>
  40b66c:	add	x13, x13, #0x4c1
  40b670:	adrp	x14, 427000 <tigetstr@plt+0x24940>
  40b674:	add	x14, x14, #0x4c2
  40b678:	adrp	x15, 427000 <tigetstr@plt+0x24940>
  40b67c:	add	x15, x15, #0x4c4
  40b680:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  40b684:	add	x16, x16, #0x4c8
  40b688:	mov	w17, #0x1                   	// #1
  40b68c:	adrp	x18, 427000 <tigetstr@plt+0x24940>
  40b690:	add	x18, x18, #0x4cc
  40b694:	adrp	x19, 427000 <tigetstr@plt+0x24940>
  40b698:	add	x19, x19, #0x4d8
  40b69c:	adrp	x20, 427000 <tigetstr@plt+0x24940>
  40b6a0:	add	x20, x20, #0x4e0
  40b6a4:	adrp	x21, 427000 <tigetstr@plt+0x24940>
  40b6a8:	add	x21, x21, #0x4e8
  40b6ac:	adrp	x22, 427000 <tigetstr@plt+0x24940>
  40b6b0:	add	x22, x22, #0x440
  40b6b4:	adrp	x23, 427000 <tigetstr@plt+0x24940>
  40b6b8:	add	x23, x23, #0x448
  40b6bc:	adrp	x24, 426000 <tigetstr@plt+0x23940>
  40b6c0:	ldr	x24, [x24, #3848]
  40b6c4:	adrp	x25, 426000 <tigetstr@plt+0x23940>
  40b6c8:	ldr	x25, [x25, #3960]
  40b6cc:	adrp	x26, 427000 <tigetstr@plt+0x24940>
  40b6d0:	add	x26, x26, #0x4f8
  40b6d4:	adrp	x27, 427000 <tigetstr@plt+0x24940>
  40b6d8:	add	x27, x27, #0x500
  40b6dc:	adrp	x28, 427000 <tigetstr@plt+0x24940>
  40b6e0:	add	x28, x28, #0x508
  40b6e4:	stur	x0, [x29, #-8]
  40b6e8:	stur	w1, [x29, #-12]
  40b6ec:	stur	w2, [x29, #-16]
  40b6f0:	and	w1, w3, w17
  40b6f4:	sturb	w1, [x29, #-17]
  40b6f8:	stur	w4, [x29, #-24]
  40b6fc:	stur	w5, [x29, #-28]
  40b700:	stur	w6, [x29, #-32]
  40b704:	and	w1, w7, w17
  40b708:	sturb	w1, [x29, #-33]
  40b70c:	and	w8, w8, w17
  40b710:	sturb	w8, [x29, #-34]
  40b714:	stur	w9, [x29, #-40]
  40b718:	ldur	w8, [x29, #-24]
  40b71c:	str	w8, [x10]
  40b720:	ldur	w8, [x29, #-28]
  40b724:	str	w8, [x11]
  40b728:	ldurb	w8, [x29, #-33]
  40b72c:	and	w8, w8, w17
  40b730:	strb	w8, [x12]
  40b734:	ldurb	w8, [x29, #-17]
  40b738:	and	w8, w8, w17
  40b73c:	strb	w8, [x13]
  40b740:	ldurb	w8, [x29, #-34]
  40b744:	and	w8, w8, w17
  40b748:	strb	w8, [x14]
  40b74c:	ldur	w8, [x29, #-40]
  40b750:	and	w8, w8, #0x3
  40b754:	str	w8, [x15]
  40b758:	ldr	w8, [x10]
  40b75c:	cmp	w8, #0x0
  40b760:	cset	w8, le
  40b764:	and	w8, w8, w17
  40b768:	strb	w8, [x16]
  40b76c:	ldur	x11, [x29, #-8]
  40b770:	stur	x10, [x29, #-48]
  40b774:	stur	x18, [x29, #-56]
  40b778:	stur	x19, [x29, #-64]
  40b77c:	stur	x20, [x29, #-72]
  40b780:	str	x21, [sp, #80]
  40b784:	str	x22, [sp, #72]
  40b788:	str	x23, [sp, #64]
  40b78c:	str	x24, [sp, #56]
  40b790:	str	x25, [sp, #48]
  40b794:	str	x26, [sp, #40]
  40b798:	str	x27, [sp, #32]
  40b79c:	str	x28, [sp, #24]
  40b7a0:	cbnz	x11, 40b7b0 <tigetstr@plt+0x90f0>
  40b7a4:	ldur	x8, [x29, #-56]
  40b7a8:	str	wzr, [x8]
  40b7ac:	b	40b870 <tigetstr@plt+0x91b0>
  40b7b0:	ldur	x0, [x29, #-8]
  40b7b4:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40b7b8:	add	x1, x1, #0x83f
  40b7bc:	bl	4024b0 <strcmp@plt>
  40b7c0:	cbz	w0, 40b7ec <tigetstr@plt+0x912c>
  40b7c4:	ldur	x0, [x29, #-8]
  40b7c8:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40b7cc:	add	x1, x1, #0x844
  40b7d0:	bl	4024b0 <strcmp@plt>
  40b7d4:	cbz	w0, 40b7ec <tigetstr@plt+0x912c>
  40b7d8:	ldur	x0, [x29, #-8]
  40b7dc:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40b7e0:	add	x1, x1, #0x849
  40b7e4:	bl	4024b0 <strcmp@plt>
  40b7e8:	cbnz	w0, 40b7fc <tigetstr@plt+0x913c>
  40b7ec:	mov	w8, #0x1                   	// #1
  40b7f0:	ldur	x9, [x29, #-56]
  40b7f4:	str	w8, [x9]
  40b7f8:	b	40b870 <tigetstr@plt+0x91b0>
  40b7fc:	ldur	x0, [x29, #-8]
  40b800:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40b804:	add	x1, x1, #0x850
  40b808:	bl	4024b0 <strcmp@plt>
  40b80c:	cbnz	w0, 40b820 <tigetstr@plt+0x9160>
  40b810:	mov	w8, #0x2                   	// #2
  40b814:	ldur	x9, [x29, #-56]
  40b818:	str	w8, [x9]
  40b81c:	b	40b870 <tigetstr@plt+0x91b0>
  40b820:	ldur	x0, [x29, #-8]
  40b824:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40b828:	add	x1, x1, #0x853
  40b82c:	bl	4024b0 <strcmp@plt>
  40b830:	cbnz	w0, 40b844 <tigetstr@plt+0x9184>
  40b834:	mov	w8, #0x3                   	// #3
  40b838:	ldur	x9, [x29, #-56]
  40b83c:	str	w8, [x9]
  40b840:	b	40b870 <tigetstr@plt+0x91b0>
  40b844:	ldur	x0, [x29, #-8]
  40b848:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40b84c:	add	x1, x1, #0x857
  40b850:	bl	4024b0 <strcmp@plt>
  40b854:	cbnz	w0, 40b868 <tigetstr@plt+0x91a8>
  40b858:	mov	w8, #0x4                   	// #4
  40b85c:	ldur	x9, [x29, #-56]
  40b860:	str	w8, [x9]
  40b864:	b	40b870 <tigetstr@plt+0x91b0>
  40b868:	ldur	x8, [x29, #-56]
  40b86c:	str	wzr, [x8]
  40b870:	ldur	w8, [x29, #-12]
  40b874:	adrp	x9, 427000 <tigetstr@plt+0x24940>
  40b878:	add	x9, x9, #0x4d0
  40b87c:	str	w8, [x9]
  40b880:	subs	w8, w8, #0x0
  40b884:	mov	w9, w8
  40b888:	ubfx	x9, x9, #0, #32
  40b88c:	cmp	x9, #0x4
  40b890:	str	x9, [sp, #16]
  40b894:	b.hi	40ba20 <tigetstr@plt+0x9360>  // b.pmore
  40b898:	adrp	x8, 413000 <tigetstr@plt+0x10940>
  40b89c:	add	x8, x8, #0x9f8
  40b8a0:	ldr	x11, [sp, #16]
  40b8a4:	ldrsw	x10, [x8, x11, lsl #2]
  40b8a8:	add	x9, x8, x10
  40b8ac:	br	x9
  40b8b0:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  40b8b4:	ldr	x8, [x8, #3912]
  40b8b8:	ldur	x9, [x29, #-64]
  40b8bc:	str	x8, [x9]
  40b8c0:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  40b8c4:	ldr	x8, [x8, #4064]
  40b8c8:	ldur	x10, [x29, #-72]
  40b8cc:	str	x8, [x10]
  40b8d0:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  40b8d4:	ldr	x8, [x8, #3992]
  40b8d8:	ldr	x11, [sp, #80]
  40b8dc:	str	x8, [x11]
  40b8e0:	ldur	w12, [x29, #-24]
  40b8e4:	cmp	w12, #0x0
  40b8e8:	cset	w12, le
  40b8ec:	mov	w13, #0x0                   	// #0
  40b8f0:	str	w13, [sp, #12]
  40b8f4:	tbnz	w12, #0, 40b908 <tigetstr@plt+0x9248>
  40b8f8:	ldur	w8, [x29, #-28]
  40b8fc:	cmp	w8, #0x1
  40b900:	cset	w8, gt
  40b904:	str	w8, [sp, #12]
  40b908:	ldr	w8, [sp, #12]
  40b90c:	adrp	x9, 415000 <tigetstr@plt+0x12940>
  40b910:	add	x9, x9, #0x85b
  40b914:	adrp	x10, 412000 <tigetstr@plt+0xf940>
  40b918:	add	x10, x10, #0x622
  40b91c:	tst	w8, #0x1
  40b920:	csel	x9, x10, x9, ne  // ne = any
  40b924:	ldr	x10, [sp, #72]
  40b928:	str	x9, [x10]
  40b92c:	adrp	x9, 415000 <tigetstr@plt+0x12940>
  40b930:	add	x9, x9, #0x85d
  40b934:	ldr	x11, [sp, #64]
  40b938:	str	x9, [x11]
  40b93c:	b	40ba20 <tigetstr@plt+0x9360>
  40b940:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  40b944:	ldr	x8, [x8, #4040]
  40b948:	ldur	x9, [x29, #-64]
  40b94c:	str	x8, [x9]
  40b950:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  40b954:	ldr	x8, [x8, #3968]
  40b958:	ldur	x10, [x29, #-72]
  40b95c:	str	x8, [x10]
  40b960:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  40b964:	ldr	x8, [x8, #3880]
  40b968:	ldr	x11, [sp, #80]
  40b96c:	str	x8, [x11]
  40b970:	ldur	w12, [x29, #-24]
  40b974:	cmp	w12, #0x0
  40b978:	cset	w12, le
  40b97c:	mov	w13, #0x0                   	// #0
  40b980:	str	w13, [sp, #8]
  40b984:	tbnz	w12, #0, 40b998 <tigetstr@plt+0x92d8>
  40b988:	ldur	w8, [x29, #-28]
  40b98c:	cmp	w8, #0x1
  40b990:	cset	w8, gt
  40b994:	str	w8, [sp, #8]
  40b998:	ldr	w8, [sp, #8]
  40b99c:	adrp	x9, 415000 <tigetstr@plt+0x12940>
  40b9a0:	add	x9, x9, #0x85b
  40b9a4:	adrp	x10, 412000 <tigetstr@plt+0xf940>
  40b9a8:	add	x10, x10, #0x622
  40b9ac:	tst	w8, #0x1
  40b9b0:	csel	x9, x10, x9, ne  // ne = any
  40b9b4:	ldr	x10, [sp, #72]
  40b9b8:	str	x9, [x10]
  40b9bc:	adrp	x9, 415000 <tigetstr@plt+0x12940>
  40b9c0:	add	x9, x9, #0x85d
  40b9c4:	ldr	x11, [sp, #64]
  40b9c8:	str	x9, [x11]
  40b9cc:	b	40ba20 <tigetstr@plt+0x9360>
  40b9d0:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  40b9d4:	ldr	x8, [x8, #4032]
  40b9d8:	ldur	x9, [x29, #-64]
  40b9dc:	str	x8, [x9]
  40b9e0:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  40b9e4:	ldr	x8, [x8, #4056]
  40b9e8:	ldur	x10, [x29, #-72]
  40b9ec:	str	x8, [x10]
  40b9f0:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  40b9f4:	ldr	x8, [x8, #4000]
  40b9f8:	ldr	x11, [sp, #80]
  40b9fc:	str	x8, [x11]
  40ba00:	adrp	x8, 415000 <tigetstr@plt+0x12940>
  40ba04:	add	x8, x8, #0x863
  40ba08:	ldr	x12, [sp, #72]
  40ba0c:	str	x8, [x12]
  40ba10:	adrp	x8, 415000 <tigetstr@plt+0x12940>
  40ba14:	add	x8, x8, #0x860
  40ba18:	ldr	x13, [sp, #64]
  40ba1c:	str	x8, [x13]
  40ba20:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40ba24:	add	x8, x8, #0x450
  40ba28:	mov	w9, #0x8                   	// #8
  40ba2c:	str	w9, [x8]
  40ba30:	ldur	w9, [x29, #-16]
  40ba34:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40ba38:	add	x8, x8, #0x4f0
  40ba3c:	str	w9, [x8]
  40ba40:	subs	w9, w9, #0x1
  40ba44:	mov	w8, w9
  40ba48:	ubfx	x8, x8, #0, #32
  40ba4c:	cmp	x8, #0x3
  40ba50:	str	x8, [sp]
  40ba54:	b.hi	40bb9c <tigetstr@plt+0x94dc>  // b.pmore
  40ba58:	adrp	x8, 413000 <tigetstr@plt+0x10940>
  40ba5c:	add	x8, x8, #0xa0c
  40ba60:	ldr	x11, [sp]
  40ba64:	ldrsw	x10, [x8, x11, lsl #2]
  40ba68:	add	x9, x8, x10
  40ba6c:	br	x9
  40ba70:	ldur	w8, [x29, #-32]
  40ba74:	cbz	w8, 40ba94 <tigetstr@plt+0x93d4>
  40ba78:	ldr	x8, [sp, #56]
  40ba7c:	ldr	x0, [x8]
  40ba80:	ldr	x9, [sp, #48]
  40ba84:	ldr	x2, [x9]
  40ba88:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40ba8c:	add	x1, x1, #0x865
  40ba90:	bl	402680 <fprintf@plt>
  40ba94:	b	40bb9c <tigetstr@plt+0x94dc>
  40ba98:	ldur	w8, [x29, #-32]
  40ba9c:	cbz	w8, 40babc <tigetstr@plt+0x93fc>
  40baa0:	ldr	x8, [sp, #56]
  40baa4:	ldr	x0, [x8]
  40baa8:	ldr	x9, [sp, #48]
  40baac:	ldr	x2, [x9]
  40bab0:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40bab4:	add	x1, x1, #0x88a
  40bab8:	bl	402680 <fprintf@plt>
  40babc:	adrp	x8, 413000 <tigetstr@plt+0x10940>
  40bac0:	add	x8, x8, #0xbd8
  40bac4:	ldr	x9, [sp, #40]
  40bac8:	str	x8, [x9]
  40bacc:	adrp	x8, 413000 <tigetstr@plt+0x10940>
  40bad0:	add	x8, x8, #0xc88
  40bad4:	ldr	x10, [sp, #32]
  40bad8:	str	x8, [x10]
  40badc:	adrp	x8, 413000 <tigetstr@plt+0x10940>
  40bae0:	add	x8, x8, #0xd24
  40bae4:	ldr	x11, [sp, #24]
  40bae8:	str	x8, [x11]
  40baec:	b	40bb9c <tigetstr@plt+0x94dc>
  40baf0:	ldur	w8, [x29, #-32]
  40baf4:	cbz	w8, 40bb14 <tigetstr@plt+0x9454>
  40baf8:	ldr	x8, [sp, #56]
  40bafc:	ldr	x0, [x8]
  40bb00:	ldr	x9, [sp, #48]
  40bb04:	ldr	x2, [x9]
  40bb08:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40bb0c:	add	x1, x1, #0x8ae
  40bb10:	bl	402680 <fprintf@plt>
  40bb14:	adrp	x8, 414000 <tigetstr@plt+0x11940>
  40bb18:	add	x8, x8, #0x39c
  40bb1c:	ldr	x9, [sp, #40]
  40bb20:	str	x8, [x9]
  40bb24:	adrp	x8, 414000 <tigetstr@plt+0x11940>
  40bb28:	add	x8, x8, #0x44c
  40bb2c:	ldr	x10, [sp, #32]
  40bb30:	str	x8, [x10]
  40bb34:	adrp	x8, 414000 <tigetstr@plt+0x11940>
  40bb38:	add	x8, x8, #0x4e8
  40bb3c:	ldr	x11, [sp, #24]
  40bb40:	str	x8, [x11]
  40bb44:	b	40bb9c <tigetstr@plt+0x94dc>
  40bb48:	ldur	w8, [x29, #-32]
  40bb4c:	cbz	w8, 40bb6c <tigetstr@plt+0x94ac>
  40bb50:	ldr	x8, [sp, #56]
  40bb54:	ldr	x0, [x8]
  40bb58:	ldr	x9, [sp, #48]
  40bb5c:	ldr	x2, [x9]
  40bb60:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40bb64:	add	x1, x1, #0x8cf
  40bb68:	bl	402680 <fprintf@plt>
  40bb6c:	adrp	x8, 414000 <tigetstr@plt+0x11940>
  40bb70:	add	x8, x8, #0xb60
  40bb74:	ldr	x9, [sp, #40]
  40bb78:	str	x8, [x9]
  40bb7c:	adrp	x8, 414000 <tigetstr@plt+0x11940>
  40bb80:	add	x8, x8, #0xc10
  40bb84:	ldr	x10, [sp, #32]
  40bb88:	str	x8, [x10]
  40bb8c:	adrp	x8, 414000 <tigetstr@plt+0x11940>
  40bb90:	add	x8, x8, #0xcac
  40bb94:	ldr	x11, [sp, #24]
  40bb98:	str	x8, [x11]
  40bb9c:	ldur	w8, [x29, #-32]
  40bba0:	cbz	w8, 40bbdc <tigetstr@plt+0x951c>
  40bba4:	ldr	x8, [sp, #56]
  40bba8:	ldr	x0, [x8]
  40bbac:	ldr	x9, [sp, #48]
  40bbb0:	ldr	x2, [x9]
  40bbb4:	ldur	x10, [x29, #-48]
  40bbb8:	ldr	w3, [x10]
  40bbbc:	ldur	x11, [x29, #-56]
  40bbc0:	ldr	w4, [x11]
  40bbc4:	adrp	x12, 427000 <tigetstr@plt+0x24940>
  40bbc8:	add	x12, x12, #0x4d0
  40bbcc:	ldr	w5, [x12]
  40bbd0:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40bbd4:	add	x1, x1, #0x8f2
  40bbd8:	bl	402680 <fprintf@plt>
  40bbdc:	ldp	x20, x19, [sp, #240]
  40bbe0:	ldp	x22, x21, [sp, #224]
  40bbe4:	ldp	x24, x23, [sp, #208]
  40bbe8:	ldp	x26, x25, [sp, #192]
  40bbec:	ldp	x28, x27, [sp, #176]
  40bbf0:	ldp	x29, x30, [sp, #160]
  40bbf4:	add	sp, sp, #0x100
  40bbf8:	ret
  40bbfc:	sub	sp, sp, #0x30
  40bc00:	stp	x29, x30, [sp, #32]
  40bc04:	add	x29, sp, #0x20
  40bc08:	mov	w8, #0x0                   	// #0
  40bc0c:	stur	x0, [x29, #-8]
  40bc10:	sturb	w8, [x29, #-9]
  40bc14:	ldur	x0, [x29, #-8]
  40bc18:	str	w8, [sp, #4]
  40bc1c:	bl	4021b0 <strlen@plt>
  40bc20:	str	w0, [sp, #16]
  40bc24:	ldr	w8, [sp, #4]
  40bc28:	strb	w8, [sp, #11]
  40bc2c:	strb	w8, [sp, #10]
  40bc30:	str	wzr, [sp, #12]
  40bc34:	ldr	w8, [sp, #12]
  40bc38:	ldr	w9, [sp, #16]
  40bc3c:	subs	w9, w9, #0x1
  40bc40:	cmp	w8, w9
  40bc44:	b.ge	40bcbc <tigetstr@plt+0x95fc>  // b.tcont
  40bc48:	ldur	x8, [x29, #-8]
  40bc4c:	ldrsw	x9, [sp, #12]
  40bc50:	add	x0, x8, x9
  40bc54:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40bc58:	add	x1, x1, #0x91f
  40bc5c:	mov	x2, #0x2                   	// #2
  40bc60:	bl	4022f0 <strncmp@plt>
  40bc64:	cbnz	w0, 40bc74 <tigetstr@plt+0x95b4>
  40bc68:	mov	w8, #0x1                   	// #1
  40bc6c:	strb	w8, [sp, #10]
  40bc70:	b	40bcac <tigetstr@plt+0x95ec>
  40bc74:	ldur	x8, [x29, #-8]
  40bc78:	ldrsw	x9, [sp, #12]
  40bc7c:	add	x0, x8, x9
  40bc80:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40bc84:	add	x1, x1, #0x922
  40bc88:	mov	x2, #0x2                   	// #2
  40bc8c:	bl	4022f0 <strncmp@plt>
  40bc90:	cbnz	w0, 40bcac <tigetstr@plt+0x95ec>
  40bc94:	mov	w8, #0x1                   	// #1
  40bc98:	strb	w8, [sp, #11]
  40bc9c:	ldrb	w8, [sp, #10]
  40bca0:	and	w8, w8, #0x1
  40bca4:	sturb	w8, [x29, #-9]
  40bca8:	b	40bcbc <tigetstr@plt+0x95fc>
  40bcac:	ldr	w8, [sp, #12]
  40bcb0:	add	w8, w8, #0x1
  40bcb4:	str	w8, [sp, #12]
  40bcb8:	b	40bc34 <tigetstr@plt+0x9574>
  40bcbc:	ldrb	w8, [sp, #11]
  40bcc0:	tbnz	w8, #0, 40bcec <tigetstr@plt+0x962c>
  40bcc4:	ldr	w8, [sp, #16]
  40bcc8:	mov	w9, #0x0                   	// #0
  40bccc:	cmp	w8, #0x32
  40bcd0:	str	w9, [sp]
  40bcd4:	b.le	40bce0 <tigetstr@plt+0x9620>
  40bcd8:	ldrb	w8, [sp, #10]
  40bcdc:	str	w8, [sp]
  40bce0:	ldr	w8, [sp]
  40bce4:	and	w8, w8, #0x1
  40bce8:	sturb	w8, [x29, #-9]
  40bcec:	ldurb	w8, [x29, #-9]
  40bcf0:	and	w0, w8, #0x1
  40bcf4:	ldp	x29, x30, [sp, #32]
  40bcf8:	add	sp, sp, #0x30
  40bcfc:	ret
  40bd00:	stp	x29, x30, [sp, #-32]!
  40bd04:	str	x28, [sp, #16]
  40bd08:	mov	x29, sp
  40bd0c:	sub	sp, sp, #0x1, lsl #12
  40bd10:	sub	sp, sp, #0x210
  40bd14:	add	x8, sp, #0x170
  40bd18:	mov	w9, #0x0                   	// #0
  40bd1c:	mov	w10, #0xc                   	// #12
  40bd20:	adrp	x11, 427000 <tigetstr@plt+0x24940>
  40bd24:	add	x11, x11, #0x518
  40bd28:	adrp	x12, 427000 <tigetstr@plt+0x24940>
  40bd2c:	add	x12, x12, #0x530
  40bd30:	adrp	x13, 427000 <tigetstr@plt+0x24940>
  40bd34:	add	x13, x13, #0x43c
  40bd38:	adrp	x14, 427000 <tigetstr@plt+0x24940>
  40bd3c:	add	x14, x14, #0x450
  40bd40:	adrp	x15, 427000 <tigetstr@plt+0x24940>
  40bd44:	add	x15, x15, #0x4d0
  40bd48:	adrp	x16, 427000 <tigetstr@plt+0x24940>
  40bd4c:	add	x16, x16, #0x4f0
  40bd50:	adrp	x17, 426000 <tigetstr@plt+0x23940>
  40bd54:	ldr	x17, [x17, #3904]
  40bd58:	adrp	x18, 427000 <tigetstr@plt+0x24940>
  40bd5c:	add	x18, x18, #0x540
  40bd60:	adrp	x6, 415000 <tigetstr@plt+0x12940>
  40bd64:	add	x6, x6, #0x992
  40bd68:	str	x0, [x8, #4248]
  40bd6c:	str	x1, [x8, #4240]
  40bd70:	str	w2, [x8, #4236]
  40bd74:	str	w3, [x8, #4232]
  40bd78:	str	w4, [x8, #4228]
  40bd7c:	str	w5, [x8, #4224]
  40bd80:	str	wzr, [x8, #68]
  40bd84:	str	wzr, [x8, #64]
  40bd88:	str	wzr, [x8, #60]
  40bd8c:	strb	w9, [sp, #427]
  40bd90:	str	w10, [x8, #72]
  40bd94:	ldr	x0, [x8, #4240]
  40bd98:	str	x8, [sp, #224]
  40bd9c:	str	x11, [sp, #216]
  40bda0:	str	x12, [sp, #208]
  40bda4:	str	x13, [sp, #200]
  40bda8:	str	x14, [sp, #192]
  40bdac:	str	x15, [sp, #184]
  40bdb0:	str	x16, [sp, #176]
  40bdb4:	str	x17, [sp, #168]
  40bdb8:	str	x18, [sp, #160]
  40bdbc:	str	x6, [sp, #152]
  40bdc0:	cbnz	x0, 40bde4 <tigetstr@plt+0x9724>
  40bdc4:	ldr	x8, [sp, #224]
  40bdc8:	ldr	x9, [x8, #4248]
  40bdcc:	adrp	x10, 427000 <tigetstr@plt+0x24940>
  40bdd0:	add	x10, x10, #0x510
  40bdd4:	str	x9, [x10]
  40bdd8:	adrp	x9, 40d000 <tigetstr@plt+0xa940>
  40bddc:	add	x9, x9, #0x48c
  40bde0:	str	x9, [x8, #4240]
  40bde4:	ldr	x0, [sp, #216]
  40bde8:	mov	x8, xzr
  40bdec:	mov	x1, x8
  40bdf0:	bl	40d5c8 <tigetstr@plt+0xaf08>
  40bdf4:	ldr	x8, [sp, #224]
  40bdf8:	ldr	w9, [x8, #4236]
  40bdfc:	cbz	w9, 40be14 <tigetstr@plt+0x9754>
  40be00:	ldr	x8, [sp, #192]
  40be04:	ldr	w9, [x8]
  40be08:	ldr	x10, [sp, #208]
  40be0c:	str	w9, [x10]
  40be10:	b	40bec4 <tigetstr@plt+0x9804>
  40be14:	ldr	x8, [sp, #224]
  40be18:	ldr	x9, [x8, #4248]
  40be1c:	ldr	x1, [x9]
  40be20:	ldr	x0, [sp, #216]
  40be24:	bl	40d5c8 <tigetstr@plt+0xaf08>
  40be28:	ldr	x8, [sp, #224]
  40be2c:	ldr	w10, [x8, #4228]
  40be30:	cbnz	w10, 40be8c <tigetstr@plt+0x97cc>
  40be34:	ldr	x8, [sp, #216]
  40be38:	ldr	x9, [x8]
  40be3c:	ldr	x10, [sp, #224]
  40be40:	str	x9, [x10, #48]
  40be44:	ldr	x8, [sp, #224]
  40be48:	ldr	x9, [x8, #48]
  40be4c:	ldrb	w10, [x9]
  40be50:	cbz	w10, 40be8c <tigetstr@plt+0x97cc>
  40be54:	ldr	x8, [sp, #224]
  40be58:	ldr	x9, [x8, #48]
  40be5c:	ldrb	w10, [x9]
  40be60:	cmp	w10, #0x3a
  40be64:	b.ne	40be78 <tigetstr@plt+0x97b8>  // b.any
  40be68:	ldr	x8, [sp, #224]
  40be6c:	ldr	x9, [x8, #48]
  40be70:	mov	w10, #0x3d                  	// #61
  40be74:	strb	w10, [x9]
  40be78:	ldr	x8, [sp, #224]
  40be7c:	ldr	x9, [x8, #48]
  40be80:	add	x9, x9, #0x1
  40be84:	str	x9, [x8, #48]
  40be88:	b	40be44 <tigetstr@plt+0x9784>
  40be8c:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40be90:	add	x8, x8, #0x440
  40be94:	ldr	x1, [x8]
  40be98:	ldr	x0, [sp, #216]
  40be9c:	bl	40d5c8 <tigetstr@plt+0xaf08>
  40bea0:	ldr	x8, [sp, #216]
  40bea4:	ldr	x9, [x8, #8]
  40bea8:	ldr	x10, [sp, #208]
  40beac:	str	w9, [x10]
  40beb0:	ldr	x11, [sp, #200]
  40beb4:	ldr	w9, [x11]
  40beb8:	cmp	w9, #0x1
  40bebc:	b.le	40bec4 <tigetstr@plt+0x9804>
  40bec0:	bl	40d640 <tigetstr@plt+0xaf80>
  40bec4:	ldr	x8, [sp, #224]
  40bec8:	str	wzr, [x8, #4216]
  40becc:	ldr	x8, [sp, #224]
  40bed0:	ldr	w9, [x8, #4216]
  40bed4:	ldr	x10, [x8, #4248]
  40bed8:	ldrh	w11, [x10, #56]
  40bedc:	cmp	w9, w11
  40bee0:	b.cs	40c110 <tigetstr@plt+0x9a50>  // b.hs, b.nlast
  40bee4:	ldr	x8, [sp, #224]
  40bee8:	ldr	w9, [x8, #4216]
  40beec:	cmp	w9, #0x2c
  40bef0:	b.cc	40bf04 <tigetstr@plt+0x9844>  // b.lo, b.ul, b.last
  40bef4:	ldr	x8, [sp, #224]
  40bef8:	ldr	w9, [x8, #4216]
  40befc:	str	w9, [sp, #148]
  40bf00:	b	40bf4c <tigetstr@plt+0x988c>
  40bf04:	ldr	x8, [sp, #176]
  40bf08:	ldr	w9, [x8]
  40bf0c:	cmp	w9, #0x1
  40bf10:	b.ne	40bf24 <tigetstr@plt+0x9864>  // b.any
  40bf14:	ldr	x8, [sp, #224]
  40bf18:	ldr	w9, [x8, #4216]
  40bf1c:	str	w9, [sp, #144]
  40bf20:	b	40bf44 <tigetstr@plt+0x9884>
  40bf24:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40bf28:	add	x8, x8, #0x4f8
  40bf2c:	ldr	x8, [x8]
  40bf30:	ldr	x9, [sp, #224]
  40bf34:	ldr	w10, [x9, #4216]
  40bf38:	mov	w11, w10
  40bf3c:	ldr	w10, [x8, x11, lsl #2]
  40bf40:	str	w10, [sp, #144]
  40bf44:	ldr	w8, [sp, #144]
  40bf48:	str	w8, [sp, #148]
  40bf4c:	ldr	w8, [sp, #148]
  40bf50:	ldr	x9, [sp, #224]
  40bf54:	str	w8, [x9, #4220]
  40bf58:	ldr	w8, [x9, #4220]
  40bf5c:	cmp	w8, #0x2c
  40bf60:	b.lt	40bfac <tigetstr@plt+0x98ec>  // b.tstop
  40bf64:	ldr	x8, [sp, #224]
  40bf68:	ldr	x9, [x8, #4248]
  40bf6c:	ldr	x9, [x9, #48]
  40bf70:	ldr	w10, [x8, #4220]
  40bf74:	ldr	x11, [x8, #4248]
  40bf78:	ldrh	w12, [x11, #56]
  40bf7c:	ldr	x11, [x8, #4248]
  40bf80:	ldrh	w13, [x11, #62]
  40bf84:	subs	w12, w12, w13
  40bf88:	subs	w10, w10, w12
  40bf8c:	mov	w0, w10
  40bf90:	sxtw	x11, w0
  40bf94:	mov	x14, #0x8                   	// #8
  40bf98:	mul	x11, x14, x11
  40bf9c:	add	x9, x9, x11
  40bfa0:	ldr	x9, [x9]
  40bfa4:	str	x9, [sp, #136]
  40bfa8:	b	40bfd4 <tigetstr@plt+0x9914>
  40bfac:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40bfb0:	add	x8, x8, #0x4d8
  40bfb4:	ldr	x8, [x8]
  40bfb8:	ldr	x9, [sp, #224]
  40bfbc:	ldrsw	x10, [x9, #4220]
  40bfc0:	mov	x11, #0x8                   	// #8
  40bfc4:	mul	x10, x11, x10
  40bfc8:	add	x8, x8, x10
  40bfcc:	ldr	x8, [x8]
  40bfd0:	str	x8, [sp, #136]
  40bfd4:	ldr	x8, [sp, #136]
  40bfd8:	ldr	x9, [sp, #224]
  40bfdc:	str	x8, [x9, #80]
  40bfe0:	ldr	w1, [x9, #4220]
  40bfe4:	mov	w10, wzr
  40bfe8:	mov	w0, w10
  40bfec:	bl	40d6bc <tigetstr@plt+0xaffc>
  40bff0:	tbnz	w0, #0, 40bff8 <tigetstr@plt+0x9938>
  40bff4:	b	40c0fc <tigetstr@plt+0x9a3c>
  40bff8:	ldr	x8, [sp, #184]
  40bffc:	ldr	w9, [x8]
  40c000:	cbz	w9, 40c014 <tigetstr@plt+0x9954>
  40c004:	ldr	x8, [sp, #184]
  40c008:	ldr	w9, [x8]
  40c00c:	cmp	w9, #0x1
  40c010:	b.ne	40c05c <tigetstr@plt+0x999c>  // b.any
  40c014:	ldr	x8, [sp, #176]
  40c018:	ldr	w9, [x8]
  40c01c:	cmp	w9, #0x3
  40c020:	b.eq	40c05c <tigetstr@plt+0x999c>  // b.none
  40c024:	ldr	x8, [sp, #168]
  40c028:	ldrb	w9, [x8]
  40c02c:	tbnz	w9, #0, 40c05c <tigetstr@plt+0x999c>
  40c030:	ldr	x8, [sp, #224]
  40c034:	ldr	x9, [x8, #80]
  40c038:	ldrb	w10, [x9]
  40c03c:	cmp	w10, #0x4f
  40c040:	b.ne	40c05c <tigetstr@plt+0x999c>  // b.any
  40c044:	ldr	x8, [sp, #224]
  40c048:	ldr	x9, [x8, #80]
  40c04c:	ldrb	w10, [x9, #1]
  40c050:	cmp	w10, #0x54
  40c054:	b.ne	40c05c <tigetstr@plt+0x999c>  // b.any
  40c058:	b	40c0fc <tigetstr@plt+0x9a3c>
  40c05c:	ldr	x8, [sp, #224]
  40c060:	ldr	x9, [x8, #4240]
  40c064:	ldr	w1, [x8, #4220]
  40c068:	mov	w10, wzr
  40c06c:	mov	w0, w10
  40c070:	blr	x9
  40c074:	ldr	x8, [sp, #224]
  40c078:	str	w0, [x8, #76]
  40c07c:	ldr	w10, [x8, #76]
  40c080:	mov	w11, #0xffffffff            	// #-1
  40c084:	cmp	w10, w11
  40c088:	b.eq	40c0fc <tigetstr@plt+0x9a3c>  // b.none
  40c08c:	ldr	x8, [sp, #224]
  40c090:	ldr	x1, [x8, #80]
  40c094:	add	x0, sp, #0x1d4
  40c098:	bl	402560 <strcpy@plt>
  40c09c:	ldr	x8, [sp, #224]
  40c0a0:	ldr	w9, [x8, #76]
  40c0a4:	cmp	w9, #0x0
  40c0a8:	cset	w9, gt
  40c0ac:	tbnz	w9, #0, 40c0c4 <tigetstr@plt+0x9a04>
  40c0b0:	add	x0, sp, #0x1d4
  40c0b4:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40c0b8:	add	x1, x1, #0x927
  40c0bc:	bl	402310 <strcat@plt>
  40c0c0:	b	40c0ec <tigetstr@plt+0x9a2c>
  40c0c4:	ldr	x8, [sp, #224]
  40c0c8:	ldr	w9, [x8, #4220]
  40c0cc:	add	w9, w9, #0x1
  40c0d0:	ldr	w10, [x8, #68]
  40c0d4:	cmp	w9, w10
  40c0d8:	b.ls	40c0ec <tigetstr@plt+0x9a2c>  // b.plast
  40c0dc:	ldr	x8, [sp, #224]
  40c0e0:	ldr	w9, [x8, #4220]
  40c0e4:	add	w9, w9, #0x1
  40c0e8:	str	w9, [x8, #68]
  40c0ec:	add	x0, sp, #0x1d4
  40c0f0:	bl	40ddec <tigetstr@plt+0xb72c>
  40c0f4:	mov	w8, #0x1                   	// #1
  40c0f8:	strb	w8, [sp, #427]
  40c0fc:	ldr	x8, [sp, #224]
  40c100:	ldr	w9, [x8, #4216]
  40c104:	add	w9, w9, #0x1
  40c108:	str	w9, [x8, #4216]
  40c10c:	b	40becc <tigetstr@plt+0x980c>
  40c110:	ldr	x8, [sp, #208]
  40c114:	ldr	w9, [x8]
  40c118:	ldr	x10, [sp, #192]
  40c11c:	ldr	w11, [x10]
  40c120:	cmp	w9, w11
  40c124:	b.eq	40c13c <tigetstr@plt+0x9a7c>  // b.none
  40c128:	ldr	x8, [sp, #200]
  40c12c:	ldr	w9, [x8]
  40c130:	cmp	w9, #0x1
  40c134:	b.le	40c13c <tigetstr@plt+0x9a7c>
  40c138:	bl	40d640 <tigetstr@plt+0xaf80>
  40c13c:	ldr	x8, [sp, #224]
  40c140:	str	wzr, [x8, #4216]
  40c144:	ldr	x8, [sp, #224]
  40c148:	ldr	w9, [x8, #4216]
  40c14c:	ldr	x10, [x8, #4248]
  40c150:	ldrh	w11, [x10, #58]
  40c154:	cmp	w9, w11
  40c158:	b.cs	40c420 <tigetstr@plt+0x9d60>  // b.hs, b.nlast
  40c15c:	ldr	x8, [sp, #224]
  40c160:	ldr	w9, [x8, #4216]
  40c164:	cmp	w9, #0x27
  40c168:	b.cc	40c17c <tigetstr@plt+0x9abc>  // b.lo, b.ul, b.last
  40c16c:	ldr	x8, [sp, #224]
  40c170:	ldr	w9, [x8, #4216]
  40c174:	str	w9, [sp, #132]
  40c178:	b	40c1c4 <tigetstr@plt+0x9b04>
  40c17c:	ldr	x8, [sp, #176]
  40c180:	ldr	w9, [x8]
  40c184:	cmp	w9, #0x1
  40c188:	b.ne	40c19c <tigetstr@plt+0x9adc>  // b.any
  40c18c:	ldr	x8, [sp, #224]
  40c190:	ldr	w9, [x8, #4216]
  40c194:	str	w9, [sp, #128]
  40c198:	b	40c1bc <tigetstr@plt+0x9afc>
  40c19c:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40c1a0:	add	x8, x8, #0x500
  40c1a4:	ldr	x8, [x8]
  40c1a8:	ldr	x9, [sp, #224]
  40c1ac:	ldr	w10, [x9, #4216]
  40c1b0:	mov	w11, w10
  40c1b4:	ldr	w10, [x8, x11, lsl #2]
  40c1b8:	str	w10, [sp, #128]
  40c1bc:	ldr	w8, [sp, #128]
  40c1c0:	str	w8, [sp, #132]
  40c1c4:	ldr	w8, [sp, #132]
  40c1c8:	ldr	x9, [sp, #224]
  40c1cc:	str	w8, [x9, #4220]
  40c1d0:	ldr	w8, [x9, #4220]
  40c1d4:	cmp	w8, #0x27
  40c1d8:	b.lt	40c230 <tigetstr@plt+0x9b70>  // b.tstop
  40c1dc:	ldr	x8, [sp, #224]
  40c1e0:	ldr	x9, [x8, #4248]
  40c1e4:	ldr	x9, [x9, #48]
  40c1e8:	ldr	w10, [x8, #4220]
  40c1ec:	ldr	x11, [x8, #4248]
  40c1f0:	ldrh	w12, [x11, #58]
  40c1f4:	ldr	x11, [x8, #4248]
  40c1f8:	ldrh	w13, [x11, #64]
  40c1fc:	subs	w12, w12, w13
  40c200:	subs	w10, w10, w12
  40c204:	ldr	x11, [x8, #4248]
  40c208:	ldrh	w12, [x11, #62]
  40c20c:	add	w10, w10, w12
  40c210:	mov	w0, w10
  40c214:	sxtw	x11, w0
  40c218:	mov	x14, #0x8                   	// #8
  40c21c:	mul	x11, x14, x11
  40c220:	add	x9, x9, x11
  40c224:	ldr	x9, [x9]
  40c228:	str	x9, [sp, #120]
  40c22c:	b	40c258 <tigetstr@plt+0x9b98>
  40c230:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40c234:	add	x8, x8, #0x4e0
  40c238:	ldr	x8, [x8]
  40c23c:	ldr	x9, [sp, #224]
  40c240:	ldrsw	x10, [x9, #4220]
  40c244:	mov	x11, #0x8                   	// #8
  40c248:	mul	x10, x11, x10
  40c24c:	add	x8, x8, x10
  40c250:	ldr	x8, [x8]
  40c254:	str	x8, [sp, #120]
  40c258:	ldr	x8, [sp, #120]
  40c25c:	ldr	x9, [sp, #224]
  40c260:	str	x8, [x9, #80]
  40c264:	ldr	w1, [x9, #4220]
  40c268:	mov	w0, #0x1                   	// #1
  40c26c:	bl	40d6bc <tigetstr@plt+0xaffc>
  40c270:	tbnz	w0, #0, 40c278 <tigetstr@plt+0x9bb8>
  40c274:	b	40c40c <tigetstr@plt+0x9d4c>
  40c278:	ldr	x8, [sp, #184]
  40c27c:	ldr	w9, [x8]
  40c280:	cbz	w9, 40c294 <tigetstr@plt+0x9bd4>
  40c284:	ldr	x8, [sp, #184]
  40c288:	ldr	w9, [x8]
  40c28c:	cmp	w9, #0x1
  40c290:	b.ne	40c2dc <tigetstr@plt+0x9c1c>  // b.any
  40c294:	ldr	x8, [sp, #176]
  40c298:	ldr	w9, [x8]
  40c29c:	cmp	w9, #0x3
  40c2a0:	b.eq	40c2dc <tigetstr@plt+0x9c1c>  // b.none
  40c2a4:	ldr	x8, [sp, #168]
  40c2a8:	ldrb	w9, [x8]
  40c2ac:	tbnz	w9, #0, 40c2dc <tigetstr@plt+0x9c1c>
  40c2b0:	ldr	x8, [sp, #224]
  40c2b4:	ldr	x9, [x8, #80]
  40c2b8:	ldrb	w10, [x9]
  40c2bc:	cmp	w10, #0x4f
  40c2c0:	b.ne	40c2dc <tigetstr@plt+0x9c1c>  // b.any
  40c2c4:	ldr	x8, [sp, #224]
  40c2c8:	ldr	x9, [x8, #80]
  40c2cc:	ldrb	w10, [x9, #1]
  40c2d0:	cmp	w10, #0x54
  40c2d4:	b.ne	40c2dc <tigetstr@plt+0x9c1c>  // b.any
  40c2d8:	b	40c40c <tigetstr@plt+0x9d4c>
  40c2dc:	ldr	x8, [sp, #224]
  40c2e0:	ldr	x9, [x8, #4240]
  40c2e4:	ldr	w1, [x8, #4220]
  40c2e8:	mov	w0, #0x1                   	// #1
  40c2ec:	blr	x9
  40c2f0:	ldr	x8, [sp, #224]
  40c2f4:	str	w0, [x8, #76]
  40c2f8:	ldr	w10, [x8, #76]
  40c2fc:	mov	w11, #0xffffffff            	// #-1
  40c300:	cmp	w10, w11
  40c304:	b.eq	40c40c <tigetstr@plt+0x9d4c>  // b.none
  40c308:	ldr	x8, [sp, #224]
  40c30c:	ldr	x9, [x8, #4248]
  40c310:	ldr	x9, [x9, #24]
  40c314:	ldr	w10, [x8, #4220]
  40c318:	mov	w11, w10
  40c31c:	ldr	w10, [x9, x11, lsl #2]
  40c320:	cmp	w10, #0x0
  40c324:	cset	w10, ge  // ge = tcont
  40c328:	tbnz	w10, #0, 40c348 <tigetstr@plt+0x9c88>
  40c32c:	ldr	x8, [sp, #224]
  40c330:	ldr	x2, [x8, #80]
  40c334:	add	x0, sp, #0x1d4
  40c338:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40c33c:	add	x1, x1, #0x925
  40c340:	bl	402220 <sprintf@plt>
  40c344:	b	40c3fc <tigetstr@plt+0x9d3c>
  40c348:	ldr	x8, [sp, #224]
  40c34c:	ldr	x2, [x8, #80]
  40c350:	add	x9, sp, #0x1d4
  40c354:	mov	x0, x9
  40c358:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40c35c:	add	x1, x1, #0x929
  40c360:	str	x9, [sp, #112]
  40c364:	bl	402220 <sprintf@plt>
  40c368:	ldr	x8, [sp, #112]
  40c36c:	mov	x0, x8
  40c370:	bl	4021b0 <strlen@plt>
  40c374:	ldr	x8, [sp, #224]
  40c378:	str	x0, [x8, #40]
  40c37c:	ldr	x9, [x8, #40]
  40c380:	ldr	x10, [sp, #112]
  40c384:	add	x0, x10, x9
  40c388:	ldr	x9, [x8, #4248]
  40c38c:	ldr	x9, [x9, #24]
  40c390:	ldr	w11, [x8, #4220]
  40c394:	mov	w12, w11
  40c398:	ldr	w11, [x9, x12, lsl #2]
  40c39c:	str	x0, [sp, #104]
  40c3a0:	mov	w0, w11
  40c3a4:	bl	40de2c <tigetstr@plt+0xb76c>
  40c3a8:	ldr	x8, [sp, #224]
  40c3ac:	ldr	x9, [x8, #4248]
  40c3b0:	ldr	x9, [x9, #24]
  40c3b4:	ldr	w11, [x8, #4220]
  40c3b8:	mov	w10, w11
  40c3bc:	ldr	w2, [x9, x10, lsl #2]
  40c3c0:	ldr	x9, [sp, #104]
  40c3c4:	str	x0, [sp, #96]
  40c3c8:	mov	x0, x9
  40c3cc:	ldr	x1, [sp, #96]
  40c3d0:	bl	402220 <sprintf@plt>
  40c3d4:	ldr	x8, [sp, #224]
  40c3d8:	ldr	w11, [x8, #4220]
  40c3dc:	add	w11, w11, #0x1
  40c3e0:	ldr	w13, [x8, #64]
  40c3e4:	cmp	w11, w13
  40c3e8:	b.ls	40c3fc <tigetstr@plt+0x9d3c>  // b.plast
  40c3ec:	ldr	x8, [sp, #224]
  40c3f0:	ldr	w9, [x8, #4220]
  40c3f4:	add	w9, w9, #0x1
  40c3f8:	str	w9, [x8, #64]
  40c3fc:	add	x0, sp, #0x1d4
  40c400:	bl	40ddec <tigetstr@plt+0xb72c>
  40c404:	mov	w8, #0x1                   	// #1
  40c408:	strb	w8, [sp, #427]
  40c40c:	ldr	x8, [sp, #224]
  40c410:	ldr	w9, [x8, #4216]
  40c414:	add	w9, w9, #0x1
  40c418:	str	w9, [x8, #4216]
  40c41c:	b	40c144 <tigetstr@plt+0x9a84>
  40c420:	ldr	x8, [sp, #208]
  40c424:	ldr	w9, [x8]
  40c428:	ldr	x10, [sp, #192]
  40c42c:	ldr	w11, [x10]
  40c430:	cmp	w9, w11
  40c434:	b.eq	40c44c <tigetstr@plt+0x9d8c>  // b.none
  40c438:	ldr	x8, [sp, #200]
  40c43c:	ldr	w9, [x8]
  40c440:	cmp	w9, #0x1
  40c444:	b.le	40c44c <tigetstr@plt+0x9d8c>
  40c448:	bl	40d640 <tigetstr@plt+0xaf80>
  40c44c:	ldr	x8, [sp, #224]
  40c450:	ldr	w9, [x8, #68]
  40c454:	ldr	w10, [x8, #64]
  40c458:	mov	w11, #0x2                   	// #2
  40c45c:	mul	w10, w10, w11
  40c460:	add	w9, w9, w10
  40c464:	mov	w12, w9
  40c468:	ubfx	x12, x12, #0, #32
  40c46c:	ldr	x13, [x8, #4248]
  40c470:	ldr	x0, [x13]
  40c474:	str	x12, [sp, #88]
  40c478:	bl	4021b0 <strlen@plt>
  40c47c:	ldr	x8, [sp, #88]
  40c480:	add	x12, x8, x0
  40c484:	add	x12, x12, #0x1
  40c488:	ldr	x13, [sp, #224]
  40c48c:	ldr	w9, [x13, #72]
  40c490:	add	w9, w9, w12
  40c494:	str	w9, [x13, #72]
  40c498:	ldr	w9, [x13, #72]
  40c49c:	and	w9, w9, #0x1
  40c4a0:	cbz	w9, 40c4b4 <tigetstr@plt+0x9df4>
  40c4a4:	ldr	x8, [sp, #224]
  40c4a8:	ldr	w9, [x8, #72]
  40c4ac:	add	w9, w9, #0x1
  40c4b0:	str	w9, [x8, #72]
  40c4b4:	ldr	x8, [sp, #184]
  40c4b8:	ldr	w9, [x8]
  40c4bc:	cmp	w9, #0x2
  40c4c0:	b.ne	40c5c4 <tigetstr@plt+0x9f04>  // b.any
  40c4c4:	ldr	x8, [sp, #224]
  40c4c8:	ldr	x9, [x8, #4248]
  40c4cc:	ldr	x9, [x9, #32]
  40c4d0:	ldr	x9, [x9, #3160]
  40c4d4:	mov	x10, #0xffffffffffffffff    	// #-1
  40c4d8:	cmp	x9, x10
  40c4dc:	b.eq	40c5c4 <tigetstr@plt+0x9f04>  // b.none
  40c4e0:	ldr	x8, [sp, #224]
  40c4e4:	ldr	x9, [x8, #4248]
  40c4e8:	ldr	x9, [x9, #32]
  40c4ec:	ldr	x9, [x9, #3160]
  40c4f0:	cbz	x9, 40c5c4 <tigetstr@plt+0x9f04>
  40c4f4:	ldr	x8, [sp, #224]
  40c4f8:	ldr	x9, [x8, #4248]
  40c4fc:	ldr	x9, [x9, #32]
  40c500:	ldr	x9, [x9, #400]
  40c504:	mov	x10, #0xffffffffffffffff    	// #-1
  40c508:	cmp	x9, x10
  40c50c:	b.eq	40c55c <tigetstr@plt+0x9e9c>  // b.none
  40c510:	ldr	x8, [sp, #224]
  40c514:	ldr	x9, [x8, #4248]
  40c518:	ldr	x9, [x9, #32]
  40c51c:	ldr	x9, [x9, #400]
  40c520:	cbz	x9, 40c55c <tigetstr@plt+0x9e9c>
  40c524:	ldr	x8, [sp, #224]
  40c528:	ldr	x9, [x8, #4248]
  40c52c:	ldr	x9, [x9, #32]
  40c530:	ldr	x0, [x9, #400]
  40c534:	ldr	x9, [x8, #4248]
  40c538:	ldr	x9, [x9, #32]
  40c53c:	ldr	x1, [x9, #3160]
  40c540:	bl	4024b0 <strcmp@plt>
  40c544:	cbnz	w0, 40c55c <tigetstr@plt+0x9e9c>
  40c548:	ldr	x8, [sp, #224]
  40c54c:	ldr	x9, [x8, #4248]
  40c550:	ldr	x9, [x9, #32]
  40c554:	mov	x10, xzr
  40c558:	str	x10, [x9, #400]
  40c55c:	ldr	x8, [sp, #224]
  40c560:	ldr	x9, [x8, #4248]
  40c564:	ldr	x9, [x9, #32]
  40c568:	ldr	x9, [x9, #984]
  40c56c:	mov	x10, #0xffffffffffffffff    	// #-1
  40c570:	cmp	x9, x10
  40c574:	b.eq	40c5c4 <tigetstr@plt+0x9f04>  // b.none
  40c578:	ldr	x8, [sp, #224]
  40c57c:	ldr	x9, [x8, #4248]
  40c580:	ldr	x9, [x9, #32]
  40c584:	ldr	x9, [x9, #984]
  40c588:	cbz	x9, 40c5c4 <tigetstr@plt+0x9f04>
  40c58c:	ldr	x8, [sp, #224]
  40c590:	ldr	x9, [x8, #4248]
  40c594:	ldr	x9, [x9, #32]
  40c598:	ldr	x0, [x9, #984]
  40c59c:	ldr	x9, [x8, #4248]
  40c5a0:	ldr	x9, [x9, #32]
  40c5a4:	ldr	x1, [x9, #3160]
  40c5a8:	bl	4024b0 <strcmp@plt>
  40c5ac:	cbnz	w0, 40c5c4 <tigetstr@plt+0x9f04>
  40c5b0:	ldr	x8, [sp, #224]
  40c5b4:	ldr	x9, [x8, #4248]
  40c5b8:	ldr	x9, [x9, #32]
  40c5bc:	mov	x10, xzr
  40c5c0:	str	x10, [x9, #984]
  40c5c4:	ldr	x8, [sp, #224]
  40c5c8:	str	wzr, [x8, #4216]
  40c5cc:	ldr	x8, [sp, #224]
  40c5d0:	ldr	w9, [x8, #4216]
  40c5d4:	ldr	x10, [x8, #4248]
  40c5d8:	ldrh	w11, [x10, #60]
  40c5dc:	cmp	w9, w11
  40c5e0:	b.cs	40cf68 <tigetstr@plt+0xa8a8>  // b.hs, b.nlast
  40c5e4:	ldr	x8, [sp, #224]
  40c5e8:	ldr	w9, [x8, #4216]
  40c5ec:	cmp	w9, #0x19e
  40c5f0:	b.cc	40c604 <tigetstr@plt+0x9f44>  // b.lo, b.ul, b.last
  40c5f4:	ldr	x8, [sp, #224]
  40c5f8:	ldr	w9, [x8, #4216]
  40c5fc:	str	w9, [sp, #84]
  40c600:	b	40c64c <tigetstr@plt+0x9f8c>
  40c604:	ldr	x8, [sp, #176]
  40c608:	ldr	w9, [x8]
  40c60c:	cmp	w9, #0x1
  40c610:	b.ne	40c624 <tigetstr@plt+0x9f64>  // b.any
  40c614:	ldr	x8, [sp, #224]
  40c618:	ldr	w9, [x8, #4216]
  40c61c:	str	w9, [sp, #80]
  40c620:	b	40c644 <tigetstr@plt+0x9f84>
  40c624:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40c628:	add	x8, x8, #0x508
  40c62c:	ldr	x8, [x8]
  40c630:	ldr	x9, [sp, #224]
  40c634:	ldr	w10, [x9, #4216]
  40c638:	mov	w11, w10
  40c63c:	ldr	w10, [x8, x11, lsl #2]
  40c640:	str	w10, [sp, #80]
  40c644:	ldr	w8, [sp, #80]
  40c648:	str	w8, [sp, #84]
  40c64c:	ldr	w8, [sp, #84]
  40c650:	ldr	x9, [sp, #224]
  40c654:	str	w8, [x9, #4220]
  40c658:	ldr	w8, [x9, #4220]
  40c65c:	cmp	w8, #0x19e
  40c660:	b.lt	40c6c4 <tigetstr@plt+0xa004>  // b.tstop
  40c664:	ldr	x8, [sp, #224]
  40c668:	ldr	x9, [x8, #4248]
  40c66c:	ldr	x9, [x9, #48]
  40c670:	ldr	w10, [x8, #4220]
  40c674:	ldr	x11, [x8, #4248]
  40c678:	ldrh	w12, [x11, #60]
  40c67c:	ldr	x11, [x8, #4248]
  40c680:	ldrh	w13, [x11, #66]
  40c684:	subs	w12, w12, w13
  40c688:	subs	w10, w10, w12
  40c68c:	ldr	x11, [x8, #4248]
  40c690:	ldrh	w12, [x11, #64]
  40c694:	ldr	x11, [x8, #4248]
  40c698:	ldrh	w13, [x11, #62]
  40c69c:	add	w12, w12, w13
  40c6a0:	add	w10, w10, w12
  40c6a4:	mov	w0, w10
  40c6a8:	sxtw	x11, w0
  40c6ac:	mov	x14, #0x8                   	// #8
  40c6b0:	mul	x11, x14, x11
  40c6b4:	add	x9, x9, x11
  40c6b8:	ldr	x9, [x9]
  40c6bc:	str	x9, [sp, #72]
  40c6c0:	b	40c6ec <tigetstr@plt+0xa02c>
  40c6c4:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40c6c8:	add	x8, x8, #0x4e8
  40c6cc:	ldr	x8, [x8]
  40c6d0:	ldr	x9, [sp, #224]
  40c6d4:	ldrsw	x10, [x9, #4220]
  40c6d8:	mov	x11, #0x8                   	// #8
  40c6dc:	mul	x10, x11, x10
  40c6e0:	add	x8, x8, x10
  40c6e4:	ldr	x8, [x8]
  40c6e8:	str	x8, [sp, #72]
  40c6ec:	ldr	x8, [sp, #72]
  40c6f0:	ldr	x9, [sp, #224]
  40c6f4:	str	x8, [x9, #80]
  40c6f8:	ldr	x8, [x9, #4248]
  40c6fc:	ldr	x8, [x8, #32]
  40c700:	ldr	w10, [x9, #4220]
  40c704:	mov	w11, w10
  40c708:	mov	x12, #0x8                   	// #8
  40c70c:	mul	x11, x12, x11
  40c710:	add	x8, x8, x11
  40c714:	ldr	x8, [x8]
  40c718:	str	x8, [x9, #88]
  40c71c:	ldr	w1, [x9, #4220]
  40c720:	mov	w0, #0x2                   	// #2
  40c724:	bl	40d6bc <tigetstr@plt+0xaffc>
  40c728:	tbnz	w0, #0, 40c730 <tigetstr@plt+0xa070>
  40c72c:	b	40cf54 <tigetstr@plt+0xa894>
  40c730:	ldr	x8, [sp, #184]
  40c734:	ldr	w9, [x8]
  40c738:	cbz	w9, 40c74c <tigetstr@plt+0xa08c>
  40c73c:	ldr	x8, [sp, #184]
  40c740:	ldr	w9, [x8]
  40c744:	cmp	w9, #0x1
  40c748:	b.ne	40c794 <tigetstr@plt+0xa0d4>  // b.any
  40c74c:	ldr	x8, [sp, #176]
  40c750:	ldr	w9, [x8]
  40c754:	cmp	w9, #0x3
  40c758:	b.eq	40c794 <tigetstr@plt+0xa0d4>  // b.none
  40c75c:	ldr	x8, [sp, #168]
  40c760:	ldrb	w9, [x8]
  40c764:	tbnz	w9, #0, 40c794 <tigetstr@plt+0xa0d4>
  40c768:	ldr	x8, [sp, #224]
  40c76c:	ldr	x9, [x8, #80]
  40c770:	ldrb	w10, [x9]
  40c774:	cmp	w10, #0x4f
  40c778:	b.ne	40c794 <tigetstr@plt+0xa0d4>  // b.any
  40c77c:	ldr	x8, [sp, #224]
  40c780:	ldr	x9, [x8, #80]
  40c784:	ldrb	w10, [x9, #1]
  40c788:	cmp	w10, #0x54
  40c78c:	b.ne	40c794 <tigetstr@plt+0xa0d4>  // b.any
  40c790:	b	40cf54 <tigetstr@plt+0xa894>
  40c794:	ldr	x8, [sp, #184]
  40c798:	ldr	w9, [x8]
  40c79c:	cmp	w9, #0x2
  40c7a0:	b.ne	40c7bc <tigetstr@plt+0xa0fc>  // b.any
  40c7a4:	ldr	x8, [sp, #224]
  40c7a8:	ldr	x0, [x8, #80]
  40c7ac:	bl	4021b0 <strlen@plt>
  40c7b0:	cmp	x0, #0x2
  40c7b4:	b.ls	40c7bc <tigetstr@plt+0xa0fc>  // b.plast
  40c7b8:	b	40cf54 <tigetstr@plt+0xa894>
  40c7bc:	ldr	x8, [sp, #184]
  40c7c0:	ldr	w9, [x8]
  40c7c4:	cmp	w9, #0x2
  40c7c8:	b.ne	40ca18 <tigetstr@plt+0xa358>  // b.any
  40c7cc:	ldr	x8, [sp, #224]
  40c7d0:	ldr	x9, [x8, #4248]
  40c7d4:	ldr	x9, [x9, #32]
  40c7d8:	ldr	x9, [x9, #416]
  40c7dc:	cbz	x9, 40c7fc <tigetstr@plt+0xa13c>
  40c7e0:	ldr	x8, [sp, #224]
  40c7e4:	ldr	x9, [x8, #4248]
  40c7e8:	ldr	x9, [x9, #32]
  40c7ec:	ldr	x9, [x9, #416]
  40c7f0:	mov	x10, #0xffffffffffffffff    	// #-1
  40c7f4:	cmp	x9, x10
  40c7f8:	b.ne	40c82c <tigetstr@plt+0xa16c>  // b.any
  40c7fc:	ldr	x8, [sp, #224]
  40c800:	ldr	x9, [x8, #4248]
  40c804:	ldr	x9, [x9, #32]
  40c808:	ldr	x9, [x9, #864]
  40c80c:	cbz	x9, 40c91c <tigetstr@plt+0xa25c>
  40c810:	ldr	x8, [sp, #224]
  40c814:	ldr	x9, [x8, #4248]
  40c818:	ldr	x9, [x9, #32]
  40c81c:	ldr	x9, [x9, #864]
  40c820:	mov	x10, #0xffffffffffffffff    	// #-1
  40c824:	cmp	x9, x10
  40c828:	b.eq	40c91c <tigetstr@plt+0xa25c>  // b.none
  40c82c:	ldr	x8, [sp, #224]
  40c830:	ldr	x9, [x8, #4248]
  40c834:	ldr	x9, [x9, #32]
  40c838:	ldr	w10, [x8, #4220]
  40c83c:	mov	w11, w10
  40c840:	mov	x12, #0x8                   	// #8
  40c844:	mul	x11, x12, x11
  40c848:	add	x9, x9, x11
  40c84c:	ldr	x11, [x8, #4248]
  40c850:	ldr	x11, [x11, #32]
  40c854:	add	x11, x11, #0xf8
  40c858:	cmp	x9, x11
  40c85c:	b.ne	40c8a4 <tigetstr@plt+0xa1e4>  // b.any
  40c860:	ldr	x8, [sp, #224]
  40c864:	ldr	x9, [x8, #4248]
  40c868:	ldr	x9, [x9, #32]
  40c86c:	ldr	x9, [x9, #248]
  40c870:	cbnz	x9, 40c8a4 <tigetstr@plt+0xa1e4>
  40c874:	add	x8, sp, #0x1d4
  40c878:	mov	x0, x8
  40c87c:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40c880:	add	x1, x1, #0x92d
  40c884:	str	x8, [sp, #64]
  40c888:	bl	402560 <strcpy@plt>
  40c88c:	ldr	x8, [sp, #64]
  40c890:	mov	x0, x8
  40c894:	bl	40ddec <tigetstr@plt+0xb72c>
  40c898:	mov	w9, #0x1                   	// #1
  40c89c:	strb	w9, [sp, #427]
  40c8a0:	b	40cf54 <tigetstr@plt+0xa894>
  40c8a4:	ldr	x8, [sp, #224]
  40c8a8:	ldr	x9, [x8, #4248]
  40c8ac:	ldr	x9, [x9, #32]
  40c8b0:	ldr	w10, [x8, #4220]
  40c8b4:	mov	w11, w10
  40c8b8:	mov	x12, #0x8                   	// #8
  40c8bc:	mul	x11, x12, x11
  40c8c0:	add	x9, x9, x11
  40c8c4:	ldr	x11, [x8, #4248]
  40c8c8:	ldr	x11, [x11, #32]
  40c8cc:	add	x11, x11, #0x150
  40c8d0:	cmp	x9, x11
  40c8d4:	b.ne	40c91c <tigetstr@plt+0xa25c>  // b.any
  40c8d8:	ldr	x8, [sp, #224]
  40c8dc:	ldr	x9, [x8, #4248]
  40c8e0:	ldr	x9, [x9, #32]
  40c8e4:	ldr	x9, [x9, #336]
  40c8e8:	cbnz	x9, 40c91c <tigetstr@plt+0xa25c>
  40c8ec:	add	x8, sp, #0x1d4
  40c8f0:	mov	x0, x8
  40c8f4:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40c8f8:	add	x1, x1, #0x931
  40c8fc:	str	x8, [sp, #56]
  40c900:	bl	402560 <strcpy@plt>
  40c904:	ldr	x8, [sp, #56]
  40c908:	mov	x0, x8
  40c90c:	bl	40ddec <tigetstr@plt+0xb72c>
  40c910:	mov	w9, #0x1                   	// #1
  40c914:	strb	w9, [sp, #427]
  40c918:	b	40cf54 <tigetstr@plt+0xa894>
  40c91c:	ldr	x8, [sp, #224]
  40c920:	ldr	x9, [x8, #4248]
  40c924:	ldr	x9, [x9, #32]
  40c928:	ldr	x9, [x9, #312]
  40c92c:	cbz	x9, 40ca18 <tigetstr@plt+0xa358>
  40c930:	ldr	x8, [sp, #224]
  40c934:	ldr	x9, [x8, #4248]
  40c938:	ldr	x9, [x9, #32]
  40c93c:	ldr	x9, [x9, #312]
  40c940:	mov	x10, #0xffffffffffffffff    	// #-1
  40c944:	cmp	x9, x10
  40c948:	b.eq	40ca18 <tigetstr@plt+0xa358>  // b.none
  40c94c:	ldr	x8, [sp, #224]
  40c950:	ldr	x9, [x8, #4248]
  40c954:	ldr	x9, [x9, #32]
  40c958:	ldr	w10, [x8, #4220]
  40c95c:	mov	w11, w10
  40c960:	mov	x12, #0x8                   	// #8
  40c964:	mul	x11, x12, x11
  40c968:	add	x9, x9, x11
  40c96c:	ldr	x11, [x8, #4248]
  40c970:	ldr	x11, [x11, #32]
  40c974:	add	x11, x11, #0x138
  40c978:	cmp	x9, x11
  40c97c:	b.ne	40ca18 <tigetstr@plt+0xa358>  // b.any
  40c980:	ldr	x8, [sp, #224]
  40c984:	ldr	x9, [x8, #4248]
  40c988:	ldr	x9, [x9, #32]
  40c98c:	ldr	x9, [x9, #1048]
  40c990:	str	x9, [x8, #24]
  40c994:	adrp	x9, 427000 <tigetstr@plt+0x24940>
  40c998:	add	x9, x9, #0x538
  40c99c:	ldr	x9, [x9]
  40c9a0:	ldr	x10, [x8, #4248]
  40c9a4:	ldr	x10, [x10, #32]
  40c9a8:	str	x9, [x10, #1048]
  40c9ac:	ldr	x0, [x8, #4248]
  40c9b0:	bl	402600 <_nc_trim_sgr0@plt>
  40c9b4:	ldr	x8, [sp, #224]
  40c9b8:	str	x0, [x8, #32]
  40c9bc:	ldr	x0, [x8, #88]
  40c9c0:	ldr	x1, [x8, #32]
  40c9c4:	bl	4024b0 <strcmp@plt>
  40c9c8:	cbz	w0, 40c9dc <tigetstr@plt+0xa31c>
  40c9cc:	ldr	x8, [sp, #224]
  40c9d0:	ldr	x9, [x8, #32]
  40c9d4:	str	x9, [x8, #88]
  40c9d8:	b	40ca04 <tigetstr@plt+0xa344>
  40c9dc:	ldr	x8, [sp, #224]
  40c9e0:	ldr	x9, [x8, #32]
  40c9e4:	ldr	x10, [x8, #4248]
  40c9e8:	ldr	x10, [x10, #32]
  40c9ec:	ldr	x10, [x10, #312]
  40c9f0:	cmp	x9, x10
  40c9f4:	b.eq	40ca04 <tigetstr@plt+0xa344>  // b.none
  40c9f8:	ldr	x8, [sp, #224]
  40c9fc:	ldr	x0, [x8, #32]
  40ca00:	bl	4024f0 <free@plt>
  40ca04:	ldr	x8, [sp, #224]
  40ca08:	ldr	x9, [x8, #24]
  40ca0c:	ldr	x10, [x8, #4248]
  40ca10:	ldr	x10, [x10, #32]
  40ca14:	str	x9, [x10, #1048]
  40ca18:	ldr	x8, [sp, #224]
  40ca1c:	ldr	x9, [x8, #4240]
  40ca20:	ldr	w1, [x8, #4220]
  40ca24:	mov	w0, #0x2                   	// #2
  40ca28:	blr	x9
  40ca2c:	ldr	x8, [sp, #224]
  40ca30:	str	w0, [x8, #76]
  40ca34:	mov	w10, #0x0                   	// #0
  40ca38:	strb	w10, [sp, #468]
  40ca3c:	ldr	w10, [x8, #76]
  40ca40:	mov	w11, #0xffffffff            	// #-1
  40ca44:	cmp	w10, w11
  40ca48:	b.eq	40cef8 <tigetstr@plt+0xa838>  // b.none
  40ca4c:	ldr	x8, [sp, #224]
  40ca50:	ldr	x9, [x8, #88]
  40ca54:	mov	x10, #0xffffffffffffffff    	// #-1
  40ca58:	cmp	x9, x10
  40ca5c:	b.eq	40ca94 <tigetstr@plt+0xa3d4>  // b.none
  40ca60:	ldr	x8, [sp, #224]
  40ca64:	ldr	x9, [x8, #88]
  40ca68:	cbz	x9, 40ca94 <tigetstr@plt+0xa3d4>
  40ca6c:	ldr	x8, [sp, #224]
  40ca70:	ldr	w9, [x8, #4220]
  40ca74:	add	w9, w9, #0x1
  40ca78:	ldr	w10, [x8, #60]
  40ca7c:	cmp	w9, w10
  40ca80:	b.ls	40ca94 <tigetstr@plt+0xa3d4>  // b.plast
  40ca84:	ldr	x8, [sp, #224]
  40ca88:	ldr	w9, [x8, #4220]
  40ca8c:	add	w9, w9, #0x1
  40ca90:	str	w9, [x8, #60]
  40ca94:	ldr	x8, [sp, #224]
  40ca98:	ldr	x9, [x8, #88]
  40ca9c:	mov	x10, #0xffffffffffffffff    	// #-1
  40caa0:	cmp	x9, x10
  40caa4:	b.eq	40cab4 <tigetstr@plt+0xa3f4>  // b.none
  40caa8:	ldr	x8, [sp, #224]
  40caac:	ldr	x9, [x8, #88]
  40cab0:	cbnz	x9, 40caec <tigetstr@plt+0xa42c>
  40cab4:	ldr	x8, [sp, #224]
  40cab8:	ldr	x2, [x8, #80]
  40cabc:	add	x9, sp, #0x1d4
  40cac0:	mov	x0, x9
  40cac4:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40cac8:	add	x1, x1, #0x925
  40cacc:	str	x9, [sp, #48]
  40cad0:	bl	402220 <sprintf@plt>
  40cad4:	ldr	x8, [sp, #48]
  40cad8:	mov	x0, x8
  40cadc:	bl	40ddec <tigetstr@plt+0xb72c>
  40cae0:	mov	w10, #0x1                   	// #1
  40cae4:	strb	w10, [sp, #427]
  40cae8:	b	40cef8 <tigetstr@plt+0xa838>
  40caec:	ldr	x8, [sp, #184]
  40caf0:	ldr	w9, [x8]
  40caf4:	cmp	w9, #0x2
  40caf8:	b.eq	40cb0c <tigetstr@plt+0xa44c>  // b.none
  40cafc:	ldr	x8, [sp, #184]
  40cb00:	ldr	w9, [x8]
  40cb04:	cmp	w9, #0x3
  40cb08:	b.ne	40ce18 <tigetstr@plt+0xa758>  // b.any
  40cb0c:	ldr	x8, [sp, #224]
  40cb10:	ldr	x0, [x8, #88]
  40cb14:	ldr	w2, [x8, #4224]
  40cb18:	mov	w9, #0x1                   	// #1
  40cb1c:	and	w1, w9, #0x1
  40cb20:	bl	402450 <_nc_tic_expand@plt>
  40cb24:	ldr	x8, [sp, #224]
  40cb28:	str	x0, [x8, #16]
  40cb2c:	ldr	w9, [x8, #4220]
  40cb30:	cmp	w9, #0x19e
  40cb34:	b.cs	40cb58 <tigetstr@plt+0xa498>  // b.hs, b.nlast
  40cb38:	ldr	x8, [sp, #224]
  40cb3c:	ldr	w9, [x8, #4220]
  40cb40:	mov	w10, w9
  40cb44:	adrp	x11, 415000 <tigetstr@plt+0x12940>
  40cb48:	add	x11, x11, #0x324
  40cb4c:	ldrsh	w9, [x11, x10, lsl #1]
  40cb50:	str	w9, [sp, #44]
  40cb54:	b	40cb94 <tigetstr@plt+0xa4d4>
  40cb58:	ldr	x8, [sp, #224]
  40cb5c:	ldr	x9, [x8, #16]
  40cb60:	ldrb	w10, [x9]
  40cb64:	cmp	w10, #0x6b
  40cb68:	b.ne	40cb78 <tigetstr@plt+0xa4b8>  // b.any
  40cb6c:	mov	w8, wzr
  40cb70:	str	w8, [sp, #40]
  40cb74:	b	40cb8c <tigetstr@plt+0xa4cc>
  40cb78:	ldr	x8, [sp, #224]
  40cb7c:	ldr	x0, [x8, #16]
  40cb80:	bl	40bbfc <tigetstr@plt+0x953c>
  40cb84:	and	w9, w0, #0x1
  40cb88:	str	w9, [sp, #40]
  40cb8c:	ldr	w8, [sp, #40]
  40cb90:	str	w8, [sp, #44]
  40cb94:	ldr	w8, [sp, #44]
  40cb98:	ldr	x9, [sp, #224]
  40cb9c:	str	w8, [x9, #12]
  40cba0:	ldr	x0, [x9, #80]
  40cba4:	ldr	x1, [x9, #16]
  40cba8:	ldr	w2, [x9, #12]
  40cbac:	bl	4021f0 <_nc_infotocap@plt>
  40cbb0:	ldr	x9, [sp, #224]
  40cbb4:	str	x0, [x9]
  40cbb8:	ldr	x10, [x9]
  40cbbc:	cbnz	x10, 40cde0 <tigetstr@plt+0xa720>
  40cbc0:	ldr	x8, [sp, #184]
  40cbc4:	ldr	w9, [x8]
  40cbc8:	cmp	w9, #0x3
  40cbcc:	b.ne	40cc0c <tigetstr@plt+0xa54c>  // b.any
  40cbd0:	ldr	x8, [sp, #224]
  40cbd4:	ldr	x2, [x8, #80]
  40cbd8:	ldr	x3, [x8, #16]
  40cbdc:	add	x9, sp, #0x1d4
  40cbe0:	mov	x0, x9
  40cbe4:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40cbe8:	add	x1, x1, #0x935
  40cbec:	str	x9, [sp, #32]
  40cbf0:	bl	402220 <sprintf@plt>
  40cbf4:	ldr	x8, [sp, #32]
  40cbf8:	mov	x0, x8
  40cbfc:	bl	40ddec <tigetstr@plt+0xb72c>
  40cc00:	mov	w10, #0x1                   	// #1
  40cc04:	strb	w10, [sp, #427]
  40cc08:	b	40cddc <tigetstr@plt+0xa71c>
  40cc0c:	ldr	x8, [sp, #224]
  40cc10:	ldr	w9, [x8, #4232]
  40cc14:	cbz	w9, 40cc1c <tigetstr@plt+0xa55c>
  40cc18:	b	40cf54 <tigetstr@plt+0xa894>
  40cc1c:	ldr	x8, [sp, #224]
  40cc20:	ldr	x9, [x8, #16]
  40cc24:	str	x9, [sp, #360]
  40cc28:	add	x9, sp, #0x1d4
  40cc2c:	str	x9, [sp, #352]
  40cc30:	ldr	x0, [x8, #80]
  40cc34:	bl	4021b0 <strlen@plt>
  40cc38:	add	w10, w0, #0x3
  40cc3c:	str	w10, [sp, #348]
  40cc40:	ldr	x8, [sp, #360]
  40cc44:	add	x9, x8, #0x1
  40cc48:	str	x9, [sp, #360]
  40cc4c:	ldrb	w10, [x8]
  40cc50:	ldr	x8, [sp, #352]
  40cc54:	strb	w10, [x8]
  40cc58:	cbz	w10, 40cd3c <tigetstr@plt+0xa67c>
  40cc5c:	ldr	x8, [sp, #352]
  40cc60:	add	x9, sp, #0x1d4
  40cc64:	subs	x8, x8, x9
  40cc68:	add	x8, x8, #0x1
  40cc6c:	mov	x9, #0x1014                	// #4116
  40cc70:	cmp	x8, x9
  40cc74:	b.lt	40ccb4 <tigetstr@plt+0xa5f4>  // b.tstop
  40cc78:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  40cc7c:	ldr	x8, [x8, #3848]
  40cc80:	ldr	x0, [x8]
  40cc84:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  40cc88:	ldr	x8, [x8, #3960]
  40cc8c:	ldr	x2, [x8]
  40cc90:	ldr	x8, [sp, #224]
  40cc94:	ldr	x3, [x8, #80]
  40cc98:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40cc9c:	add	x1, x1, #0x954
  40cca0:	bl	402680 <fprintf@plt>
  40cca4:	ldr	x8, [sp, #352]
  40cca8:	mov	w9, #0x0                   	// #0
  40ccac:	strb	w9, [x8]
  40ccb0:	b	40cd3c <tigetstr@plt+0xa67c>
  40ccb4:	ldr	x8, [sp, #352]
  40ccb8:	ldrb	w9, [x8]
  40ccbc:	cmp	w9, #0x3a
  40ccc0:	b.ne	40cce8 <tigetstr@plt+0xa628>  // b.any
  40ccc4:	ldr	x8, [sp, #352]
  40ccc8:	add	x9, x8, #0x1
  40cccc:	str	x9, [sp, #352]
  40ccd0:	mov	w10, #0x5c                  	// #92
  40ccd4:	strb	w10, [x8]
  40ccd8:	ldr	x8, [sp, #352]
  40ccdc:	mov	w10, #0x3a                  	// #58
  40cce0:	strb	w10, [x8]
  40cce4:	b	40cd20 <tigetstr@plt+0xa660>
  40cce8:	ldr	x8, [sp, #352]
  40ccec:	ldrb	w9, [x8]
  40ccf0:	cmp	w9, #0x5c
  40ccf4:	b.ne	40cd20 <tigetstr@plt+0xa660>  // b.any
  40ccf8:	ldr	x8, [sp, #360]
  40ccfc:	add	x9, x8, #0x1
  40cd00:	str	x9, [sp, #360]
  40cd04:	ldrb	w10, [x8]
  40cd08:	ldr	x8, [sp, #352]
  40cd0c:	add	x9, x8, #0x1
  40cd10:	str	x9, [sp, #352]
  40cd14:	strb	w10, [x8, #1]
  40cd18:	cbnz	w10, 40cd20 <tigetstr@plt+0xa660>
  40cd1c:	b	40cd3c <tigetstr@plt+0xa67c>
  40cd20:	ldr	x8, [sp, #352]
  40cd24:	add	x8, x8, #0x1
  40cd28:	str	x8, [sp, #352]
  40cd2c:	ldr	x8, [sp, #352]
  40cd30:	mov	w9, #0x0                   	// #0
  40cd34:	strb	w9, [x8]
  40cd38:	b	40cc40 <tigetstr@plt+0xa580>
  40cd3c:	ldr	x8, [sp, #352]
  40cd40:	add	x9, sp, #0x1d4
  40cd44:	mov	x10, x9
  40cd48:	subs	x8, x8, x10
  40cd4c:	ldr	w11, [sp, #348]
  40cd50:	add	w8, w11, w8
  40cd54:	str	w8, [sp, #348]
  40cd58:	ldr	w1, [sp, #348]
  40cd5c:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  40cd60:	add	x0, x0, #0x60f
  40cd64:	mov	w2, #0x9                   	// #9
  40cd68:	str	x9, [sp, #24]
  40cd6c:	bl	40def0 <tigetstr@plt+0xb830>
  40cd70:	ldr	w8, [sp, #348]
  40cd74:	subs	w8, w8, #0x2
  40cd78:	str	w8, [sp, #348]
  40cd7c:	ldr	x9, [sp, #224]
  40cd80:	ldr	x0, [x9, #80]
  40cd84:	ldr	w1, [sp, #348]
  40cd88:	mov	w2, #0x8                   	// #8
  40cd8c:	bl	40def0 <tigetstr@plt+0xb830>
  40cd90:	ldr	x9, [sp, #224]
  40cd94:	ldr	x0, [x9, #80]
  40cd98:	bl	4021b0 <strlen@plt>
  40cd9c:	ldr	w8, [sp, #348]
  40cda0:	subs	w8, w8, w0
  40cda4:	str	w8, [sp, #348]
  40cda8:	ldr	w1, [sp, #348]
  40cdac:	ldr	x0, [sp, #152]
  40cdb0:	mov	w2, #0xa                   	// #10
  40cdb4:	bl	40def0 <tigetstr@plt+0xb830>
  40cdb8:	ldr	w8, [sp, #348]
  40cdbc:	subs	w8, w8, #0x1
  40cdc0:	str	w8, [sp, #348]
  40cdc4:	ldr	w1, [sp, #348]
  40cdc8:	ldr	x0, [sp, #24]
  40cdcc:	mov	w2, #0xc                   	// #12
  40cdd0:	bl	40def0 <tigetstr@plt+0xb830>
  40cdd4:	mov	w8, #0x1                   	// #1
  40cdd8:	strb	w8, [sp, #427]
  40cddc:	b	40cdf4 <tigetstr@plt+0xa734>
  40cde0:	ldr	x8, [sp, #224]
  40cde4:	ldr	x0, [x8, #80]
  40cde8:	ldr	x2, [x8]
  40cdec:	ldr	x1, [sp, #152]
  40cdf0:	bl	40e3e0 <tigetstr@plt+0xbd20>
  40cdf4:	ldr	x8, [sp, #224]
  40cdf8:	ldr	x0, [x8, #88]
  40cdfc:	bl	4021b0 <strlen@plt>
  40ce00:	add	w9, w0, #0x1
  40ce04:	ldr	x8, [sp, #224]
  40ce08:	ldr	w10, [x8, #72]
  40ce0c:	add	w9, w10, w9
  40ce10:	str	w9, [x8, #72]
  40ce14:	b	40cef8 <tigetstr@plt+0xa838>
  40ce18:	ldr	x8, [sp, #224]
  40ce1c:	ldr	x0, [x8, #88]
  40ce20:	ldr	x9, [sp, #184]
  40ce24:	ldr	w10, [x9]
  40ce28:	cmp	w10, #0x0
  40ce2c:	cset	w10, eq  // eq = none
  40ce30:	ldr	w2, [x8, #4224]
  40ce34:	and	w1, w10, #0x1
  40ce38:	bl	402450 <_nc_tic_expand@plt>
  40ce3c:	str	x0, [sp, #336]
  40ce40:	ldr	x0, [sp, #160]
  40ce44:	mov	x8, xzr
  40ce48:	mov	x1, x8
  40ce4c:	bl	40d5c8 <tigetstr@plt+0xaf08>
  40ce50:	ldr	x8, [sp, #224]
  40ce54:	ldr	x1, [x8, #80]
  40ce58:	ldr	x0, [sp, #160]
  40ce5c:	bl	40d5c8 <tigetstr@plt+0xaf08>
  40ce60:	ldr	x0, [sp, #160]
  40ce64:	ldr	x1, [sp, #152]
  40ce68:	bl	40d5c8 <tigetstr@plt+0xaf08>
  40ce6c:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40ce70:	add	x8, x8, #0x4c0
  40ce74:	ldrb	w10, [x8]
  40ce78:	tbnz	w10, #0, 40ce80 <tigetstr@plt+0xa7c0>
  40ce7c:	b	40ceb8 <tigetstr@plt+0xa7f8>
  40ce80:	ldr	x8, [sp, #184]
  40ce84:	ldr	w9, [x8]
  40ce88:	cbz	w9, 40ce9c <tigetstr@plt+0xa7dc>
  40ce8c:	ldr	x8, [sp, #184]
  40ce90:	ldr	w9, [x8]
  40ce94:	cmp	w9, #0x1
  40ce98:	b.ne	40ceb8 <tigetstr@plt+0xa7f8>  // b.any
  40ce9c:	ldr	x8, [sp, #224]
  40cea0:	ldr	x0, [x8, #4248]
  40cea4:	ldr	x1, [x8, #80]
  40cea8:	ldr	x2, [sp, #336]
  40ceac:	mov	w3, #0x1                   	// #1
  40ceb0:	bl	40e488 <tigetstr@plt+0xbdc8>
  40ceb4:	b	40cec4 <tigetstr@plt+0xa804>
  40ceb8:	ldr	x1, [sp, #336]
  40cebc:	ldr	x0, [sp, #160]
  40cec0:	bl	40d5c8 <tigetstr@plt+0xaf08>
  40cec4:	ldr	x8, [sp, #224]
  40cec8:	ldr	x0, [x8, #88]
  40cecc:	bl	4021b0 <strlen@plt>
  40ced0:	add	w9, w0, #0x1
  40ced4:	ldr	x8, [sp, #224]
  40ced8:	ldr	w10, [x8, #72]
  40cedc:	add	w9, w10, w9
  40cee0:	str	w9, [x8, #72]
  40cee4:	ldr	x11, [sp, #160]
  40cee8:	ldr	x0, [x11]
  40ceec:	bl	40ddec <tigetstr@plt+0xb72c>
  40cef0:	mov	w9, #0x1                   	// #1
  40cef4:	strb	w9, [sp, #427]
  40cef8:	ldr	x8, [sp, #224]
  40cefc:	ldr	x9, [x8, #88]
  40cf00:	mov	x10, #0xffffffffffffffff    	// #-1
  40cf04:	cmp	x9, x10
  40cf08:	b.eq	40cf54 <tigetstr@plt+0xa894>  // b.none
  40cf0c:	ldr	x8, [sp, #224]
  40cf10:	ldr	x9, [x8, #88]
  40cf14:	cbz	x9, 40cf54 <tigetstr@plt+0xa894>
  40cf18:	ldr	x8, [sp, #224]
  40cf1c:	ldr	x9, [x8, #88]
  40cf20:	ldr	x10, [x8, #4248]
  40cf24:	ldr	x10, [x10, #32]
  40cf28:	ldr	w11, [x8, #4220]
  40cf2c:	mov	w12, w11
  40cf30:	mov	x13, #0x8                   	// #8
  40cf34:	mul	x12, x13, x12
  40cf38:	add	x10, x10, x12
  40cf3c:	ldr	x10, [x10]
  40cf40:	cmp	x9, x10
  40cf44:	b.eq	40cf54 <tigetstr@plt+0xa894>  // b.none
  40cf48:	ldr	x8, [sp, #224]
  40cf4c:	ldr	x0, [x8, #88]
  40cf50:	bl	4024f0 <free@plt>
  40cf54:	ldr	x8, [sp, #224]
  40cf58:	ldr	w9, [x8, #4216]
  40cf5c:	add	w9, w9, #0x1
  40cf60:	str	w9, [x8, #4216]
  40cf64:	b	40c5cc <tigetstr@plt+0x9f0c>
  40cf68:	ldr	x8, [sp, #224]
  40cf6c:	ldr	w9, [x8, #60]
  40cf70:	mov	w10, #0x2                   	// #2
  40cf74:	mul	w9, w9, w10
  40cf78:	ldr	w10, [x8, #72]
  40cf7c:	add	w9, w10, w9
  40cf80:	str	w9, [x8, #72]
  40cf84:	adrp	x11, 427000 <tigetstr@plt+0x24940>
  40cf88:	add	x11, x11, #0x4cc
  40cf8c:	ldr	w9, [x11]
  40cf90:	cmp	w9, #0x2
  40cf94:	b.ne	40d074 <tigetstr@plt+0xa9b4>  // b.any
  40cf98:	ldr	x8, [sp, #224]
  40cf9c:	ldr	x9, [x8, #4248]
  40cfa0:	ldr	x9, [x9, #32]
  40cfa4:	ldr	x9, [x9, #3288]
  40cfa8:	mov	x10, #0xffffffffffffffff    	// #-1
  40cfac:	cmp	x9, x10
  40cfb0:	b.eq	40d004 <tigetstr@plt+0xa944>  // b.none
  40cfb4:	ldr	x8, [sp, #224]
  40cfb8:	ldr	x9, [x8, #4248]
  40cfbc:	ldr	x9, [x9, #32]
  40cfc0:	ldr	x9, [x9, #3288]
  40cfc4:	cbz	x9, 40d004 <tigetstr@plt+0xa944>
  40cfc8:	ldr	x8, [sp, #224]
  40cfcc:	ldr	x9, [x8, #4248]
  40cfd0:	ldr	x9, [x9, #32]
  40cfd4:	ldr	x2, [x9, #3288]
  40cfd8:	add	x9, sp, #0x1d4
  40cfdc:	mov	x0, x9
  40cfe0:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40cfe4:	add	x1, x1, #0x972
  40cfe8:	str	x9, [sp, #16]
  40cfec:	bl	402220 <sprintf@plt>
  40cff0:	ldr	x8, [sp, #16]
  40cff4:	mov	x0, x8
  40cff8:	bl	40ddec <tigetstr@plt+0xb72c>
  40cffc:	mov	w10, #0x1                   	// #1
  40d000:	strb	w10, [sp, #427]
  40d004:	ldr	x8, [sp, #224]
  40d008:	ldr	x9, [x8, #4248]
  40d00c:	ldr	x9, [x9, #32]
  40d010:	ldr	x9, [x9, #3296]
  40d014:	mov	x10, #0xffffffffffffffff    	// #-1
  40d018:	cmp	x9, x10
  40d01c:	b.eq	40d070 <tigetstr@plt+0xa9b0>  // b.none
  40d020:	ldr	x8, [sp, #224]
  40d024:	ldr	x9, [x8, #4248]
  40d028:	ldr	x9, [x9, #32]
  40d02c:	ldr	x9, [x9, #3296]
  40d030:	cbz	x9, 40d070 <tigetstr@plt+0xa9b0>
  40d034:	ldr	x8, [sp, #224]
  40d038:	ldr	x9, [x8, #4248]
  40d03c:	ldr	x9, [x9, #32]
  40d040:	ldr	x2, [x9, #3296]
  40d044:	add	x9, sp, #0x1d4
  40d048:	mov	x0, x9
  40d04c:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40d050:	add	x1, x1, #0x97a
  40d054:	str	x9, [sp, #8]
  40d058:	bl	402220 <sprintf@plt>
  40d05c:	ldr	x8, [sp, #8]
  40d060:	mov	x0, x8
  40d064:	bl	40ddec <tigetstr@plt+0xb72c>
  40d068:	mov	w10, #0x1                   	// #1
  40d06c:	strb	w10, [sp, #427]
  40d070:	b	40d298 <tigetstr@plt+0xabd8>
  40d074:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40d078:	add	x8, x8, #0x4cc
  40d07c:	ldr	w9, [x8]
  40d080:	cmp	w9, #0x3
  40d084:	b.ne	40d298 <tigetstr@plt+0xabd8>  // b.any
  40d088:	ldr	x8, [sp, #224]
  40d08c:	ldr	x9, [x8, #4248]
  40d090:	ldr	x9, [x9, #32]
  40d094:	ldr	x9, [x9, #1168]
  40d098:	mov	x10, #0xffffffffffffffff    	// #-1
  40d09c:	cmp	x9, x10
  40d0a0:	b.eq	40d298 <tigetstr@plt+0xabd8>  // b.none
  40d0a4:	ldr	x8, [sp, #224]
  40d0a8:	ldr	x9, [x8, #4248]
  40d0ac:	ldr	x9, [x9, #32]
  40d0b0:	ldr	x9, [x9, #1168]
  40d0b4:	cbz	x9, 40d298 <tigetstr@plt+0xabd8>
  40d0b8:	mov	w8, #0x1                   	// #1
  40d0bc:	strb	w8, [sp, #335]
  40d0c0:	adrp	x9, 415000 <tigetstr@plt+0x12940>
  40d0c4:	add	x9, x9, #0x982
  40d0c8:	str	x9, [sp, #320]
  40d0cc:	add	x9, sp, #0x11d
  40d0d0:	str	x9, [sp, #304]
  40d0d4:	ldr	x9, [sp, #320]
  40d0d8:	str	x9, [sp, #312]
  40d0dc:	ldr	x8, [sp, #312]
  40d0e0:	ldrb	w9, [x8]
  40d0e4:	cbz	w9, 40d148 <tigetstr@plt+0xaa88>
  40d0e8:	ldr	x8, [sp, #224]
  40d0ec:	ldr	x9, [x8, #4248]
  40d0f0:	ldr	x9, [x9, #32]
  40d0f4:	ldr	x0, [x9, #1168]
  40d0f8:	ldr	x9, [sp, #312]
  40d0fc:	ldrb	w1, [x9]
  40d100:	bl	402530 <strchr@plt>
  40d104:	str	x0, [sp, #296]
  40d108:	ldr	x8, [sp, #296]
  40d10c:	cbz	x8, 40d12c <tigetstr@plt+0xaa6c>
  40d110:	ldr	x8, [sp, #296]
  40d114:	ldrb	w9, [x8, #1]
  40d118:	ldr	x8, [sp, #304]
  40d11c:	add	x10, x8, #0x1
  40d120:	str	x10, [sp, #304]
  40d124:	strb	w9, [x8]
  40d128:	b	40d138 <tigetstr@plt+0xaa78>
  40d12c:	mov	w8, #0x0                   	// #0
  40d130:	strb	w8, [sp, #335]
  40d134:	b	40d148 <tigetstr@plt+0xaa88>
  40d138:	ldr	x8, [sp, #312]
  40d13c:	add	x8, x8, #0x1
  40d140:	str	x8, [sp, #312]
  40d144:	b	40d0dc <tigetstr@plt+0xaa1c>
  40d148:	ldr	x8, [sp, #304]
  40d14c:	mov	w9, #0x0                   	// #0
  40d150:	strb	w9, [x8]
  40d154:	ldrb	w9, [sp, #335]
  40d158:	tbnz	w9, #0, 40d160 <tigetstr@plt+0xaaa0>
  40d15c:	b	40d298 <tigetstr@plt+0xabd8>
  40d160:	ldr	x8, [sp, #184]
  40d164:	ldr	w9, [x8]
  40d168:	cmp	w9, #0x0
  40d16c:	cset	w9, eq  // eq = none
  40d170:	ldr	x10, [sp, #224]
  40d174:	ldr	w2, [x10, #4224]
  40d178:	add	x0, sp, #0x11d
  40d17c:	and	w1, w9, #0x1
  40d180:	bl	402450 <_nc_tic_expand@plt>
  40d184:	str	x0, [sp, #272]
  40d188:	add	x0, sp, #0x1d4
  40d18c:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40d190:	add	x1, x1, #0x98e
  40d194:	bl	402560 <strcpy@plt>
  40d198:	ldr	x8, [sp, #272]
  40d19c:	ldrb	w9, [x8]
  40d1a0:	cbz	w9, 40d288 <tigetstr@plt+0xabc8>
  40d1a4:	add	x0, sp, #0x1d4
  40d1a8:	bl	4021b0 <strlen@plt>
  40d1ac:	str	x0, [sp, #264]
  40d1b0:	ldr	x0, [sp, #272]
  40d1b4:	bl	4021b0 <strlen@plt>
  40d1b8:	str	x0, [sp, #256]
  40d1bc:	ldr	x8, [sp, #264]
  40d1c0:	ldr	x9, [sp, #256]
  40d1c4:	add	x8, x8, x9
  40d1c8:	add	x8, x8, #0x1
  40d1cc:	str	x8, [sp, #248]
  40d1d0:	ldr	x8, [sp, #256]
  40d1d4:	str	x8, [sp, #240]
  40d1d8:	mov	w10, #0x0                   	// #0
  40d1dc:	strb	w10, [sp, #239]
  40d1e0:	ldr	x8, [sp, #248]
  40d1e4:	mov	x9, #0x1014                	// #4116
  40d1e8:	cmp	x8, x9
  40d1ec:	b.cc	40d218 <tigetstr@plt+0xab58>  // b.lo, b.ul, b.last
  40d1f0:	ldr	x8, [sp, #272]
  40d1f4:	ldr	x9, [sp, #240]
  40d1f8:	add	x8, x8, x9
  40d1fc:	ldrb	w10, [x8]
  40d200:	strb	w10, [sp, #239]
  40d204:	ldr	x8, [sp, #272]
  40d208:	ldr	x9, [sp, #240]
  40d20c:	add	x8, x8, x9
  40d210:	mov	w10, #0x0                   	// #0
  40d214:	strb	w10, [x8]
  40d218:	ldr	x1, [sp, #272]
  40d21c:	add	x0, sp, #0x1d4
  40d220:	bl	402310 <strcat@plt>
  40d224:	ldrb	w8, [sp, #239]
  40d228:	cbz	w8, 40d280 <tigetstr@plt+0xabc0>
  40d22c:	str	xzr, [sp, #256]
  40d230:	ldrb	w8, [sp, #239]
  40d234:	ldr	x9, [sp, #272]
  40d238:	ldr	x10, [sp, #240]
  40d23c:	add	x9, x9, x10
  40d240:	strb	w8, [x9]
  40d244:	ldr	x8, [sp, #272]
  40d248:	ldr	x9, [sp, #240]
  40d24c:	ldr	x10, [sp, #256]
  40d250:	add	x9, x9, x10
  40d254:	ldrb	w11, [x8, x9]
  40d258:	ldr	x8, [sp, #272]
  40d25c:	ldr	x9, [sp, #256]
  40d260:	add	x8, x8, x9
  40d264:	strb	w11, [x8]
  40d268:	cbz	w11, 40d27c <tigetstr@plt+0xabbc>
  40d26c:	ldr	x8, [sp, #256]
  40d270:	add	x8, x8, #0x1
  40d274:	str	x8, [sp, #256]
  40d278:	b	40d244 <tigetstr@plt+0xab84>
  40d27c:	b	40d284 <tigetstr@plt+0xabc4>
  40d280:	b	40d288 <tigetstr@plt+0xabc8>
  40d284:	b	40d198 <tigetstr@plt+0xaad8>
  40d288:	add	x0, sp, #0x1d4
  40d28c:	bl	40ddec <tigetstr@plt+0xb72c>
  40d290:	mov	w8, #0x1                   	// #1
  40d294:	strb	w8, [sp, #427]
  40d298:	ldrb	w8, [sp, #427]
  40d29c:	tbnz	w8, #0, 40d2a4 <tigetstr@plt+0xabe4>
  40d2a0:	b	40d444 <tigetstr@plt+0xad84>
  40d2a4:	mov	w8, #0x0                   	// #0
  40d2a8:	strb	w8, [sp, #238]
  40d2ac:	ldr	x9, [sp, #216]
  40d2b0:	ldr	x10, [x9, #8]
  40d2b4:	ldr	x11, [sp, #224]
  40d2b8:	str	w10, [x11, #4216]
  40d2bc:	adrp	x12, 427000 <tigetstr@plt+0x24940>
  40d2c0:	add	x12, x12, #0x4c1
  40d2c4:	ldrb	w8, [x12]
  40d2c8:	tbnz	w8, #0, 40d2d0 <tigetstr@plt+0xac10>
  40d2cc:	b	40d2e8 <tigetstr@plt+0xac28>
  40d2d0:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40d2d4:	add	x8, x8, #0x4c8
  40d2d8:	ldrb	w9, [x8]
  40d2dc:	tbnz	w9, #0, 40d2e4 <tigetstr@plt+0xac24>
  40d2e0:	b	40d2e8 <tigetstr@plt+0xac28>
  40d2e4:	b	40d3fc <tigetstr@plt+0xad3c>
  40d2e8:	ldr	x8, [sp, #224]
  40d2ec:	ldr	w9, [x8, #4216]
  40d2f0:	cmp	w9, #0x2
  40d2f4:	b.cc	40d354 <tigetstr@plt+0xac94>  // b.lo, b.ul, b.last
  40d2f8:	ldr	x8, [sp, #216]
  40d2fc:	ldr	x9, [x8]
  40d300:	ldr	x10, [sp, #224]
  40d304:	ldr	w11, [x10, #4216]
  40d308:	subs	w11, w11, #0x1
  40d30c:	ldrb	w11, [x9, w11, uxtw]
  40d310:	cmp	w11, #0x9
  40d314:	b.ne	40d354 <tigetstr@plt+0xac94>  // b.any
  40d318:	ldr	x8, [sp, #216]
  40d31c:	ldr	x9, [x8]
  40d320:	ldr	x10, [sp, #224]
  40d324:	ldr	w11, [x10, #4216]
  40d328:	subs	w11, w11, #0x2
  40d32c:	ldrb	w11, [x9, w11, uxtw]
  40d330:	cmp	w11, #0xa
  40d334:	b.ne	40d354 <tigetstr@plt+0xac94>  // b.any
  40d338:	ldr	x8, [sp, #216]
  40d33c:	ldr	x9, [x8, #8]
  40d340:	subs	x9, x9, #0x2
  40d344:	str	x9, [x8, #8]
  40d348:	mov	w10, #0x1                   	// #1
  40d34c:	strb	w10, [sp, #238]
  40d350:	b	40d3fc <tigetstr@plt+0xad3c>
  40d354:	ldr	x8, [sp, #224]
  40d358:	ldr	w9, [x8, #4216]
  40d35c:	cmp	w9, #0x4
  40d360:	b.cc	40d3fc <tigetstr@plt+0xad3c>  // b.lo, b.ul, b.last
  40d364:	ldr	x8, [sp, #216]
  40d368:	ldr	x9, [x8]
  40d36c:	ldr	x10, [sp, #224]
  40d370:	ldr	w11, [x10, #4216]
  40d374:	subs	w11, w11, #0x1
  40d378:	ldrb	w11, [x9, w11, uxtw]
  40d37c:	cmp	w11, #0x3a
  40d380:	b.ne	40d3fc <tigetstr@plt+0xad3c>  // b.any
  40d384:	ldr	x8, [sp, #216]
  40d388:	ldr	x9, [x8]
  40d38c:	ldr	x10, [sp, #224]
  40d390:	ldr	w11, [x10, #4216]
  40d394:	subs	w11, w11, #0x2
  40d398:	ldrb	w11, [x9, w11, uxtw]
  40d39c:	cmp	w11, #0x9
  40d3a0:	b.ne	40d3fc <tigetstr@plt+0xad3c>  // b.any
  40d3a4:	ldr	x8, [sp, #216]
  40d3a8:	ldr	x9, [x8]
  40d3ac:	ldr	x10, [sp, #224]
  40d3b0:	ldr	w11, [x10, #4216]
  40d3b4:	subs	w11, w11, #0x3
  40d3b8:	ldrb	w11, [x9, w11, uxtw]
  40d3bc:	cmp	w11, #0xa
  40d3c0:	b.ne	40d3fc <tigetstr@plt+0xad3c>  // b.any
  40d3c4:	ldr	x8, [sp, #216]
  40d3c8:	ldr	x9, [x8]
  40d3cc:	ldr	x10, [sp, #224]
  40d3d0:	ldr	w11, [x10, #4216]
  40d3d4:	subs	w11, w11, #0x4
  40d3d8:	ldrb	w11, [x9, w11, uxtw]
  40d3dc:	cmp	w11, #0x5c
  40d3e0:	b.ne	40d3fc <tigetstr@plt+0xad3c>  // b.any
  40d3e4:	ldr	x8, [sp, #216]
  40d3e8:	ldr	x9, [x8, #8]
  40d3ec:	subs	x9, x9, #0x4
  40d3f0:	str	x9, [x8, #8]
  40d3f4:	mov	w10, #0x1                   	// #1
  40d3f8:	strb	w10, [sp, #238]
  40d3fc:	ldrb	w8, [sp, #238]
  40d400:	tbnz	w8, #0, 40d408 <tigetstr@plt+0xad48>
  40d404:	b	40d444 <tigetstr@plt+0xad84>
  40d408:	ldr	x8, [sp, #216]
  40d40c:	ldr	x9, [x8]
  40d410:	ldr	x10, [x8, #8]
  40d414:	add	x9, x9, x10
  40d418:	mov	w11, #0x0                   	// #0
  40d41c:	strb	w11, [x9]
  40d420:	adrp	x9, 427000 <tigetstr@plt+0x24940>
  40d424:	add	x9, x9, #0x558
  40d428:	ldr	w11, [x9]
  40d42c:	ldr	x9, [sp, #208]
  40d430:	str	w11, [x9]
  40d434:	mov	x0, x8
  40d438:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40d43c:	add	x1, x1, #0xc2e
  40d440:	bl	40d5c8 <tigetstr@plt+0xaf08>
  40d444:	ldr	x8, [sp, #224]
  40d448:	ldr	w9, [x8, #4228]
  40d44c:	cbz	w9, 40d460 <tigetstr@plt+0xada0>
  40d450:	ldr	x8, [sp, #224]
  40d454:	ldr	w9, [x8, #72]
  40d458:	str	w9, [sp, #4]
  40d45c:	b	40d470 <tigetstr@plt+0xadb0>
  40d460:	ldr	x8, [sp, #216]
  40d464:	ldr	x0, [x8]
  40d468:	bl	4021b0 <strlen@plt>
  40d46c:	str	w0, [sp, #4]
  40d470:	ldr	w8, [sp, #4]
  40d474:	mov	w0, w8
  40d478:	add	sp, sp, #0x1, lsl #12
  40d47c:	add	sp, sp, #0x210
  40d480:	ldr	x28, [sp, #16]
  40d484:	ldp	x29, x30, [sp], #32
  40d488:	ret
  40d48c:	sub	sp, sp, #0x30
  40d490:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40d494:	add	x8, x8, #0x510
  40d498:	str	w0, [sp, #40]
  40d49c:	str	w1, [sp, #36]
  40d4a0:	ldr	w9, [sp, #40]
  40d4a4:	str	x8, [sp, #24]
  40d4a8:	str	w9, [sp, #20]
  40d4ac:	cbz	w9, 40d4d4 <tigetstr@plt+0xae14>
  40d4b0:	b	40d4b4 <tigetstr@plt+0xadf4>
  40d4b4:	ldr	w8, [sp, #20]
  40d4b8:	cmp	w8, #0x1
  40d4bc:	b.eq	40d524 <tigetstr@plt+0xae64>  // b.none
  40d4c0:	b	40d4c4 <tigetstr@plt+0xae04>
  40d4c4:	ldr	w8, [sp, #20]
  40d4c8:	cmp	w8, #0x2
  40d4cc:	b.eq	40d57c <tigetstr@plt+0xaebc>  // b.none
  40d4d0:	b	40d5b8 <tigetstr@plt+0xaef8>
  40d4d4:	ldr	x8, [sp, #24]
  40d4d8:	ldr	x9, [x8]
  40d4dc:	ldr	x9, [x9, #16]
  40d4e0:	ldr	w10, [sp, #36]
  40d4e4:	mov	w11, w10
  40d4e8:	ldrb	w10, [x9, x11]
  40d4ec:	cbnz	w10, 40d4fc <tigetstr@plt+0xae3c>
  40d4f0:	mov	w8, #0xffffffff            	// #-1
  40d4f4:	str	w8, [sp, #16]
  40d4f8:	b	40d518 <tigetstr@plt+0xae58>
  40d4fc:	ldr	x8, [sp, #24]
  40d500:	ldr	x9, [x8]
  40d504:	ldr	x9, [x9, #16]
  40d508:	ldr	w10, [sp, #36]
  40d50c:	mov	w11, w10
  40d510:	ldrb	w10, [x9, x11]
  40d514:	str	w10, [sp, #16]
  40d518:	ldr	w8, [sp, #16]
  40d51c:	str	w8, [sp, #44]
  40d520:	b	40d5bc <tigetstr@plt+0xaefc>
  40d524:	ldr	x8, [sp, #24]
  40d528:	ldr	x9, [x8]
  40d52c:	ldr	x9, [x9, #24]
  40d530:	ldr	w10, [sp, #36]
  40d534:	mov	w11, w10
  40d538:	ldr	w10, [x9, x11, lsl #2]
  40d53c:	mov	w12, #0xffffffff            	// #-1
  40d540:	cmp	w10, w12
  40d544:	b.ne	40d554 <tigetstr@plt+0xae94>  // b.any
  40d548:	mov	w8, #0xffffffff            	// #-1
  40d54c:	str	w8, [sp, #12]
  40d550:	b	40d570 <tigetstr@plt+0xaeb0>
  40d554:	ldr	x8, [sp, #24]
  40d558:	ldr	x9, [x8]
  40d55c:	ldr	x9, [x9, #24]
  40d560:	ldr	w10, [sp, #36]
  40d564:	mov	w11, w10
  40d568:	ldr	w10, [x9, x11, lsl #2]
  40d56c:	str	w10, [sp, #12]
  40d570:	ldr	w8, [sp, #12]
  40d574:	str	w8, [sp, #44]
  40d578:	b	40d5bc <tigetstr@plt+0xaefc>
  40d57c:	ldr	x8, [sp, #24]
  40d580:	ldr	x9, [x8]
  40d584:	ldr	x9, [x9, #32]
  40d588:	ldr	w10, [sp, #36]
  40d58c:	mov	w11, w10
  40d590:	mov	x12, #0x8                   	// #8
  40d594:	mul	x11, x12, x11
  40d598:	add	x9, x9, x11
  40d59c:	ldr	x9, [x9]
  40d5a0:	mov	w10, #0xffffffff            	// #-1
  40d5a4:	mov	w13, #0x1                   	// #1
  40d5a8:	cmp	x9, #0x0
  40d5ac:	csel	w10, w13, w10, ne  // ne = any
  40d5b0:	str	w10, [sp, #44]
  40d5b4:	b	40d5bc <tigetstr@plt+0xaefc>
  40d5b8:	str	wzr, [sp, #44]
  40d5bc:	ldr	w0, [sp, #44]
  40d5c0:	add	sp, sp, #0x30
  40d5c4:	ret
  40d5c8:	sub	sp, sp, #0x40
  40d5cc:	stp	x29, x30, [sp, #48]
  40d5d0:	add	x29, sp, #0x30
  40d5d4:	stur	x0, [x29, #-8]
  40d5d8:	stur	x1, [x29, #-16]
  40d5dc:	ldur	x8, [x29, #-16]
  40d5e0:	cbnz	x8, 40d600 <tigetstr@plt+0xaf40>
  40d5e4:	ldur	x8, [x29, #-8]
  40d5e8:	str	xzr, [x8, #8]
  40d5ec:	ldur	x0, [x29, #-8]
  40d5f0:	adrp	x1, 413000 <tigetstr@plt+0x10940>
  40d5f4:	add	x1, x1, #0x102
  40d5f8:	bl	40d5c8 <tigetstr@plt+0xaf08>
  40d5fc:	b	40d634 <tigetstr@plt+0xaf74>
  40d600:	ldur	x0, [x29, #-8]
  40d604:	ldur	x1, [x29, #-16]
  40d608:	ldur	x8, [x29, #-16]
  40d60c:	str	x0, [sp, #24]
  40d610:	mov	x0, x8
  40d614:	str	x1, [sp, #16]
  40d618:	bl	4021b0 <strlen@plt>
  40d61c:	ldr	x8, [sp, #24]
  40d620:	str	x0, [sp, #8]
  40d624:	mov	x0, x8
  40d628:	ldr	x1, [sp, #16]
  40d62c:	ldr	x2, [sp, #8]
  40d630:	bl	410604 <tigetstr@plt+0xdf44>
  40d634:	ldp	x29, x30, [sp, #48]
  40d638:	add	sp, sp, #0x40
  40d63c:	ret
  40d640:	sub	sp, sp, #0x30
  40d644:	stp	x29, x30, [sp, #32]
  40d648:	add	x29, sp, #0x20
  40d64c:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40d650:	add	x8, x8, #0x530
  40d654:	adrp	x9, 427000 <tigetstr@plt+0x24940>
  40d658:	add	x9, x9, #0x558
  40d65c:	adrp	x10, 427000 <tigetstr@plt+0x24940>
  40d660:	add	x10, x10, #0x448
  40d664:	adrp	x0, 427000 <tigetstr@plt+0x24940>
  40d668:	add	x0, x0, #0x518
  40d66c:	adrp	x11, 427000 <tigetstr@plt+0x24940>
  40d670:	add	x11, x11, #0x450
  40d674:	ldr	w12, [x8]
  40d678:	str	w12, [x9]
  40d67c:	stur	x8, [x29, #-8]
  40d680:	str	x10, [sp, #16]
  40d684:	str	x0, [sp, #8]
  40d688:	str	x11, [sp]
  40d68c:	bl	40fb8c <tigetstr@plt+0xd4cc>
  40d690:	ldr	x8, [sp, #16]
  40d694:	ldr	x1, [x8]
  40d698:	ldr	x0, [sp, #8]
  40d69c:	bl	40d5c8 <tigetstr@plt+0xaf08>
  40d6a0:	ldr	x8, [sp]
  40d6a4:	ldr	w12, [x8]
  40d6a8:	ldur	x9, [x29, #-8]
  40d6ac:	str	w12, [x9]
  40d6b0:	ldp	x29, x30, [sp, #32]
  40d6b4:	add	sp, sp, #0x30
  40d6b8:	ret
  40d6bc:	sub	sp, sp, #0x40
  40d6c0:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40d6c4:	add	x8, x8, #0x4cc
  40d6c8:	adrp	x9, 426000 <tigetstr@plt+0x23940>
  40d6cc:	ldr	x9, [x9, #4024]
  40d6d0:	str	w0, [sp, #56]
  40d6d4:	str	w1, [sp, #52]
  40d6d8:	ldr	w10, [x8]
  40d6dc:	subs	w10, w10, #0x0
  40d6e0:	mov	w8, w10
  40d6e4:	ubfx	x8, x8, #0, #32
  40d6e8:	cmp	x8, #0x4
  40d6ec:	str	x9, [sp, #40]
  40d6f0:	str	x8, [sp, #32]
  40d6f4:	b.hi	40ddd0 <tigetstr@plt+0xb710>  // b.pmore
  40d6f8:	adrp	x8, 413000 <tigetstr@plt+0x10940>
  40d6fc:	add	x8, x8, #0xa1c
  40d700:	ldr	x11, [sp, #32]
  40d704:	ldrsw	x10, [x8, x11, lsl #2]
  40d708:	add	x9, x8, x10
  40d70c:	br	x9
  40d710:	mov	w8, #0x1                   	// #1
  40d714:	and	w8, w8, #0x1
  40d718:	strb	w8, [sp, #63]
  40d71c:	b	40dddc <tigetstr@plt+0xb71c>
  40d720:	ldr	w8, [sp, #56]
  40d724:	str	w8, [sp, #28]
  40d728:	cbz	w8, 40d750 <tigetstr@plt+0xb090>
  40d72c:	b	40d730 <tigetstr@plt+0xb070>
  40d730:	ldr	w8, [sp, #28]
  40d734:	cmp	w8, #0x1
  40d738:	b.eq	40d794 <tigetstr@plt+0xb0d4>  // b.none
  40d73c:	b	40d740 <tigetstr@plt+0xb080>
  40d740:	ldr	w8, [sp, #28]
  40d744:	cmp	w8, #0x2
  40d748:	b.eq	40d7e0 <tigetstr@plt+0xb120>  // b.none
  40d74c:	b	40d82c <tigetstr@plt+0xb16c>
  40d750:	ldr	w8, [sp, #52]
  40d754:	ldr	x9, [sp, #40]
  40d758:	ldr	x10, [x9]
  40d75c:	ldr	x10, [x10, #16]
  40d760:	add	x10, x10, #0x14
  40d764:	ldr	x11, [x9]
  40d768:	ldr	x11, [x11, #16]
  40d76c:	subs	x10, x10, x11
  40d770:	mov	w12, #0x1                   	// #1
  40d774:	mov	w13, wzr
  40d778:	cmp	w8, w10
  40d77c:	csel	w8, w12, w13, ls  // ls = plast
  40d780:	cmp	w8, #0x0
  40d784:	cset	w8, ne  // ne = any
  40d788:	and	w8, w8, #0x1
  40d78c:	strb	w8, [sp, #63]
  40d790:	b	40dddc <tigetstr@plt+0xb71c>
  40d794:	ldr	w8, [sp, #52]
  40d798:	ldr	x9, [sp, #40]
  40d79c:	ldr	x10, [x9]
  40d7a0:	ldr	x10, [x10, #24]
  40d7a4:	add	x10, x10, #0xe
  40d7a8:	ldr	x11, [x9]
  40d7ac:	ldr	x11, [x11, #24]
  40d7b0:	subs	x10, x10, x11
  40d7b4:	mov	x11, #0x2                   	// #2
  40d7b8:	sdiv	x10, x10, x11
  40d7bc:	mov	w12, #0x1                   	// #1
  40d7c0:	mov	w13, wzr
  40d7c4:	cmp	w8, w10
  40d7c8:	csel	w8, w12, w13, ls  // ls = plast
  40d7cc:	cmp	w8, #0x0
  40d7d0:	cset	w8, ne  // ne = any
  40d7d4:	and	w8, w8, #0x1
  40d7d8:	strb	w8, [sp, #63]
  40d7dc:	b	40dddc <tigetstr@plt+0xb71c>
  40d7e0:	ldr	w8, [sp, #52]
  40d7e4:	ldr	x9, [sp, #40]
  40d7e8:	ldr	x10, [x9]
  40d7ec:	ldr	x10, [x10, #32]
  40d7f0:	add	x10, x10, #0x480
  40d7f4:	ldr	x11, [x9]
  40d7f8:	ldr	x11, [x11, #32]
  40d7fc:	subs	x10, x10, x11
  40d800:	mov	x11, #0x8                   	// #8
  40d804:	sdiv	x10, x10, x11
  40d808:	mov	w12, #0x1                   	// #1
  40d80c:	mov	w13, wzr
  40d810:	cmp	w8, w10
  40d814:	csel	w8, w12, w13, ls  // ls = plast
  40d818:	cmp	w8, #0x0
  40d81c:	cset	w8, ne  // ne = any
  40d820:	and	w8, w8, #0x1
  40d824:	strb	w8, [sp, #63]
  40d828:	b	40dddc <tigetstr@plt+0xb71c>
  40d82c:	b	40ddd0 <tigetstr@plt+0xb710>
  40d830:	ldr	w8, [sp, #56]
  40d834:	str	w8, [sp, #24]
  40d838:	cbz	w8, 40d860 <tigetstr@plt+0xb1a0>
  40d83c:	b	40d840 <tigetstr@plt+0xb180>
  40d840:	ldr	w8, [sp, #24]
  40d844:	cmp	w8, #0x1
  40d848:	b.eq	40d8a4 <tigetstr@plt+0xb1e4>  // b.none
  40d84c:	b	40d850 <tigetstr@plt+0xb190>
  40d850:	ldr	w8, [sp, #24]
  40d854:	cmp	w8, #0x2
  40d858:	b.eq	40d8f0 <tigetstr@plt+0xb230>  // b.none
  40d85c:	b	40dab0 <tigetstr@plt+0xb3f0>
  40d860:	ldr	w8, [sp, #52]
  40d864:	ldr	x9, [sp, #40]
  40d868:	ldr	x10, [x9]
  40d86c:	ldr	x10, [x10, #16]
  40d870:	add	x10, x10, #0x14
  40d874:	ldr	x11, [x9]
  40d878:	ldr	x11, [x11, #16]
  40d87c:	subs	x10, x10, x11
  40d880:	mov	w12, #0x1                   	// #1
  40d884:	mov	w13, wzr
  40d888:	cmp	w8, w10
  40d88c:	csel	w8, w12, w13, ls  // ls = plast
  40d890:	cmp	w8, #0x0
  40d894:	cset	w8, ne  // ne = any
  40d898:	and	w8, w8, #0x1
  40d89c:	strb	w8, [sp, #63]
  40d8a0:	b	40dddc <tigetstr@plt+0xb71c>
  40d8a4:	ldr	w8, [sp, #52]
  40d8a8:	ldr	x9, [sp, #40]
  40d8ac:	ldr	x10, [x9]
  40d8b0:	ldr	x10, [x10, #24]
  40d8b4:	add	x10, x10, #0x14
  40d8b8:	ldr	x11, [x9]
  40d8bc:	ldr	x11, [x11, #24]
  40d8c0:	subs	x10, x10, x11
  40d8c4:	mov	x11, #0x2                   	// #2
  40d8c8:	sdiv	x10, x10, x11
  40d8cc:	mov	w12, #0x1                   	// #1
  40d8d0:	mov	w13, wzr
  40d8d4:	cmp	w8, w10
  40d8d8:	csel	w8, w12, w13, ls  // ls = plast
  40d8dc:	cmp	w8, #0x0
  40d8e0:	cset	w8, ne  // ne = any
  40d8e4:	and	w8, w8, #0x1
  40d8e8:	strb	w8, [sp, #63]
  40d8ec:	b	40dddc <tigetstr@plt+0xb71c>
  40d8f0:	ldr	w8, [sp, #52]
  40d8f4:	ldr	x9, [sp, #40]
  40d8f8:	ldr	x10, [x9]
  40d8fc:	ldr	x10, [x10, #32]
  40d900:	add	x10, x10, #0x480
  40d904:	ldr	x11, [x9]
  40d908:	ldr	x11, [x11, #32]
  40d90c:	subs	x10, x10, x11
  40d910:	mov	x11, #0x8                   	// #8
  40d914:	sdiv	x10, x10, x11
  40d918:	cmp	w8, w10
  40d91c:	b.hi	40d930 <tigetstr@plt+0xb270>  // b.pmore
  40d920:	mov	w8, #0x1                   	// #1
  40d924:	and	w8, w8, #0x1
  40d928:	strb	w8, [sp, #63]
  40d92c:	b	40dddc <tigetstr@plt+0xb71c>
  40d930:	ldr	w8, [sp, #52]
  40d934:	ldr	x9, [sp, #40]
  40d938:	ldr	x10, [x9]
  40d93c:	ldr	x10, [x10, #32]
  40d940:	add	x10, x10, #0x208
  40d944:	ldr	x11, [x9]
  40d948:	ldr	x11, [x11, #32]
  40d94c:	subs	x10, x10, x11
  40d950:	mov	x11, #0x8                   	// #8
  40d954:	sdiv	x10, x10, x11
  40d958:	cmp	w8, w10
  40d95c:	b.cc	40d990 <tigetstr@plt+0xb2d0>  // b.lo, b.ul, b.last
  40d960:	ldr	w8, [sp, #52]
  40d964:	ldr	x9, [sp, #40]
  40d968:	ldr	x10, [x9]
  40d96c:	ldr	x10, [x10, #32]
  40d970:	add	x10, x10, #0x258
  40d974:	ldr	x11, [x9]
  40d978:	ldr	x11, [x11, #32]
  40d97c:	subs	x10, x10, x11
  40d980:	mov	x11, #0x8                   	// #8
  40d984:	sdiv	x10, x10, x11
  40d988:	cmp	w8, w10
  40d98c:	b.ls	40d9f0 <tigetstr@plt+0xb330>  // b.plast
  40d990:	ldr	w8, [sp, #52]
  40d994:	ldr	x9, [sp, #40]
  40d998:	ldr	x10, [x9]
  40d99c:	ldr	x10, [x10, #32]
  40d9a0:	add	x10, x10, #0x6c0
  40d9a4:	ldr	x11, [x9]
  40d9a8:	ldr	x11, [x11, #32]
  40d9ac:	subs	x10, x10, x11
  40d9b0:	mov	x11, #0x8                   	// #8
  40d9b4:	sdiv	x10, x10, x11
  40d9b8:	cmp	w8, w10
  40d9bc:	b.cc	40da00 <tigetstr@plt+0xb340>  // b.lo, b.ul, b.last
  40d9c0:	ldr	w8, [sp, #52]
  40d9c4:	ldr	x9, [sp, #40]
  40d9c8:	ldr	x10, [x9]
  40d9cc:	ldr	x10, [x10, #32]
  40d9d0:	add	x10, x10, #0x860
  40d9d4:	ldr	x11, [x9]
  40d9d8:	ldr	x11, [x11, #32]
  40d9dc:	subs	x10, x10, x11
  40d9e0:	mov	x11, #0x8                   	// #8
  40d9e4:	sdiv	x10, x10, x11
  40d9e8:	cmp	w8, w10
  40d9ec:	b.hi	40da00 <tigetstr@plt+0xb340>  // b.pmore
  40d9f0:	mov	w8, #0x1                   	// #1
  40d9f4:	and	w8, w8, #0x1
  40d9f8:	strb	w8, [sp, #63]
  40d9fc:	b	40dddc <tigetstr@plt+0xb71c>
  40da00:	ldr	w8, [sp, #52]
  40da04:	ldr	x9, [sp, #40]
  40da08:	ldr	x10, [x9]
  40da0c:	ldr	x10, [x10, #32]
  40da10:	add	x10, x10, #0x498
  40da14:	ldr	x11, [x9]
  40da18:	ldr	x11, [x11, #32]
  40da1c:	subs	x10, x10, x11
  40da20:	mov	x11, #0x8                   	// #8
  40da24:	sdiv	x10, x10, x11
  40da28:	cmp	w8, w10
  40da2c:	b.eq	40da90 <tigetstr@plt+0xb3d0>  // b.none
  40da30:	ldr	w8, [sp, #52]
  40da34:	ldr	x9, [sp, #40]
  40da38:	ldr	x10, [x9]
  40da3c:	ldr	x10, [x10, #32]
  40da40:	add	x10, x10, #0x4e0
  40da44:	ldr	x11, [x9]
  40da48:	ldr	x11, [x11, #32]
  40da4c:	subs	x10, x10, x11
  40da50:	mov	x11, #0x8                   	// #8
  40da54:	sdiv	x10, x10, x11
  40da58:	cmp	w8, w10
  40da5c:	b.eq	40da90 <tigetstr@plt+0xb3d0>  // b.none
  40da60:	ldr	w8, [sp, #52]
  40da64:	ldr	x9, [sp, #40]
  40da68:	ldr	x10, [x9]
  40da6c:	ldr	x10, [x10, #32]
  40da70:	add	x10, x10, #0x4e8
  40da74:	ldr	x11, [x9]
  40da78:	ldr	x11, [x11, #32]
  40da7c:	subs	x10, x10, x11
  40da80:	mov	x11, #0x8                   	// #8
  40da84:	sdiv	x10, x10, x11
  40da88:	cmp	w8, w10
  40da8c:	b.ne	40daa0 <tigetstr@plt+0xb3e0>  // b.any
  40da90:	mov	w8, #0x1                   	// #1
  40da94:	and	w8, w8, #0x1
  40da98:	strb	w8, [sp, #63]
  40da9c:	b	40dddc <tigetstr@plt+0xb71c>
  40daa0:	mov	w8, wzr
  40daa4:	and	w8, w8, #0x1
  40daa8:	strb	w8, [sp, #63]
  40daac:	b	40dddc <tigetstr@plt+0xb71c>
  40dab0:	b	40ddd0 <tigetstr@plt+0xb710>
  40dab4:	ldr	w8, [sp, #56]
  40dab8:	str	w8, [sp, #20]
  40dabc:	cbz	w8, 40dae4 <tigetstr@plt+0xb424>
  40dac0:	b	40dac4 <tigetstr@plt+0xb404>
  40dac4:	ldr	w8, [sp, #20]
  40dac8:	cmp	w8, #0x1
  40dacc:	b.eq	40db28 <tigetstr@plt+0xb468>  // b.none
  40dad0:	b	40dad4 <tigetstr@plt+0xb414>
  40dad4:	ldr	w8, [sp, #20]
  40dad8:	cmp	w8, #0x2
  40dadc:	b.eq	40db74 <tigetstr@plt+0xb4b4>  // b.none
  40dae0:	b	40dc94 <tigetstr@plt+0xb5d4>
  40dae4:	ldr	w8, [sp, #52]
  40dae8:	ldr	x9, [sp, #40]
  40daec:	ldr	x10, [x9]
  40daf0:	ldr	x10, [x10, #16]
  40daf4:	add	x10, x10, #0x14
  40daf8:	ldr	x11, [x9]
  40dafc:	ldr	x11, [x11, #16]
  40db00:	subs	x10, x10, x11
  40db04:	mov	w12, #0x1                   	// #1
  40db08:	mov	w13, wzr
  40db0c:	cmp	w8, w10
  40db10:	csel	w8, w12, w13, ls  // ls = plast
  40db14:	cmp	w8, #0x0
  40db18:	cset	w8, ne  // ne = any
  40db1c:	and	w8, w8, #0x1
  40db20:	strb	w8, [sp, #63]
  40db24:	b	40dddc <tigetstr@plt+0xb71c>
  40db28:	ldr	w8, [sp, #52]
  40db2c:	ldr	x9, [sp, #40]
  40db30:	ldr	x10, [x9]
  40db34:	ldr	x10, [x10, #24]
  40db38:	add	x10, x10, #0xe
  40db3c:	ldr	x11, [x9]
  40db40:	ldr	x11, [x11, #24]
  40db44:	subs	x10, x10, x11
  40db48:	mov	x11, #0x2                   	// #2
  40db4c:	sdiv	x10, x10, x11
  40db50:	mov	w12, #0x1                   	// #1
  40db54:	mov	w13, wzr
  40db58:	cmp	w8, w10
  40db5c:	csel	w8, w12, w13, ls  // ls = plast
  40db60:	cmp	w8, #0x0
  40db64:	cset	w8, ne  // ne = any
  40db68:	and	w8, w8, #0x1
  40db6c:	strb	w8, [sp, #63]
  40db70:	b	40dddc <tigetstr@plt+0xb71c>
  40db74:	ldr	w8, [sp, #52]
  40db78:	ldr	x9, [sp, #40]
  40db7c:	ldr	x10, [x9]
  40db80:	ldr	x10, [x10, #32]
  40db84:	add	x10, x10, #0x480
  40db88:	ldr	x11, [x9]
  40db8c:	ldr	x11, [x11, #32]
  40db90:	subs	x10, x10, x11
  40db94:	mov	x11, #0x8                   	// #8
  40db98:	sdiv	x10, x10, x11
  40db9c:	cmp	w8, w10
  40dba0:	b.hi	40dbb4 <tigetstr@plt+0xb4f4>  // b.pmore
  40dba4:	mov	w8, #0x1                   	// #1
  40dba8:	and	w8, w8, #0x1
  40dbac:	strb	w8, [sp, #63]
  40dbb0:	b	40dddc <tigetstr@plt+0xb71c>
  40dbb4:	ldr	w8, [sp, #52]
  40dbb8:	ldr	x9, [sp, #40]
  40dbbc:	ldr	x10, [x9]
  40dbc0:	ldr	x10, [x10, #32]
  40dbc4:	add	x10, x10, #0x208
  40dbc8:	ldr	x11, [x9]
  40dbcc:	ldr	x11, [x11, #32]
  40dbd0:	subs	x10, x10, x11
  40dbd4:	mov	x11, #0x8                   	// #8
  40dbd8:	sdiv	x10, x10, x11
  40dbdc:	cmp	w8, w10
  40dbe0:	b.cc	40dc14 <tigetstr@plt+0xb554>  // b.lo, b.ul, b.last
  40dbe4:	ldr	w8, [sp, #52]
  40dbe8:	ldr	x9, [sp, #40]
  40dbec:	ldr	x10, [x9]
  40dbf0:	ldr	x10, [x10, #32]
  40dbf4:	add	x10, x10, #0x258
  40dbf8:	ldr	x11, [x9]
  40dbfc:	ldr	x11, [x11, #32]
  40dc00:	subs	x10, x10, x11
  40dc04:	mov	x11, #0x8                   	// #8
  40dc08:	sdiv	x10, x10, x11
  40dc0c:	cmp	w8, w10
  40dc10:	b.ls	40dc74 <tigetstr@plt+0xb5b4>  // b.plast
  40dc14:	ldr	w8, [sp, #52]
  40dc18:	ldr	x9, [sp, #40]
  40dc1c:	ldr	x10, [x9]
  40dc20:	ldr	x10, [x10, #32]
  40dc24:	add	x10, x10, #0x6c0
  40dc28:	ldr	x11, [x9]
  40dc2c:	ldr	x11, [x11, #32]
  40dc30:	subs	x10, x10, x11
  40dc34:	mov	x11, #0x8                   	// #8
  40dc38:	sdiv	x10, x10, x11
  40dc3c:	cmp	w8, w10
  40dc40:	b.cc	40dc84 <tigetstr@plt+0xb5c4>  // b.lo, b.ul, b.last
  40dc44:	ldr	w8, [sp, #52]
  40dc48:	ldr	x9, [sp, #40]
  40dc4c:	ldr	x10, [x9]
  40dc50:	ldr	x10, [x10, #32]
  40dc54:	add	x10, x10, #0x860
  40dc58:	ldr	x11, [x9]
  40dc5c:	ldr	x11, [x11, #32]
  40dc60:	subs	x10, x10, x11
  40dc64:	mov	x11, #0x8                   	// #8
  40dc68:	sdiv	x10, x10, x11
  40dc6c:	cmp	w8, w10
  40dc70:	b.hi	40dc84 <tigetstr@plt+0xb5c4>  // b.pmore
  40dc74:	mov	w8, #0x1                   	// #1
  40dc78:	and	w8, w8, #0x1
  40dc7c:	strb	w8, [sp, #63]
  40dc80:	b	40dddc <tigetstr@plt+0xb71c>
  40dc84:	mov	w8, wzr
  40dc88:	and	w8, w8, #0x1
  40dc8c:	strb	w8, [sp, #63]
  40dc90:	b	40dddc <tigetstr@plt+0xb71c>
  40dc94:	b	40ddd0 <tigetstr@plt+0xb710>
  40dc98:	ldr	w8, [sp, #56]
  40dc9c:	str	w8, [sp, #16]
  40dca0:	cbz	w8, 40dcc8 <tigetstr@plt+0xb608>
  40dca4:	b	40dca8 <tigetstr@plt+0xb5e8>
  40dca8:	ldr	w8, [sp, #16]
  40dcac:	cmp	w8, #0x1
  40dcb0:	b.eq	40dd20 <tigetstr@plt+0xb660>  // b.none
  40dcb4:	b	40dcb8 <tigetstr@plt+0xb5f8>
  40dcb8:	ldr	w8, [sp, #16]
  40dcbc:	cmp	w8, #0x2
  40dcc0:	b.eq	40dd78 <tigetstr@plt+0xb6b8>  // b.none
  40dcc4:	b	40ddd0 <tigetstr@plt+0xb710>
  40dcc8:	ldr	w8, [sp, #52]
  40dccc:	cmp	w8, #0x0
  40dcd0:	cset	w8, lt  // lt = tstop
  40dcd4:	mov	w9, #0x0                   	// #0
  40dcd8:	str	w9, [sp, #12]
  40dcdc:	tbnz	w8, #0, 40dd10 <tigetstr@plt+0xb650>
  40dce0:	ldr	w8, [sp, #52]
  40dce4:	mov	w9, #0x0                   	// #0
  40dce8:	cmp	w8, #0x2c
  40dcec:	str	w9, [sp, #12]
  40dcf0:	b.ge	40dd10 <tigetstr@plt+0xb650>  // b.tcont
  40dcf4:	ldr	w8, [sp, #52]
  40dcf8:	mov	w9, w8
  40dcfc:	adrp	x10, 413000 <tigetstr@plt+0x10940>
  40dd00:	add	x10, x10, #0xb84
  40dd04:	add	x9, x10, x9
  40dd08:	ldrb	w8, [x9]
  40dd0c:	str	w8, [sp, #12]
  40dd10:	ldr	w8, [sp, #12]
  40dd14:	and	w8, w8, #0x1
  40dd18:	strb	w8, [sp, #63]
  40dd1c:	b	40dddc <tigetstr@plt+0xb71c>
  40dd20:	ldr	w8, [sp, #52]
  40dd24:	cmp	w8, #0x0
  40dd28:	cset	w8, lt  // lt = tstop
  40dd2c:	mov	w9, #0x0                   	// #0
  40dd30:	str	w9, [sp, #8]
  40dd34:	tbnz	w8, #0, 40dd68 <tigetstr@plt+0xb6a8>
  40dd38:	ldr	w8, [sp, #52]
  40dd3c:	mov	w9, #0x0                   	// #0
  40dd40:	cmp	w8, #0x27
  40dd44:	str	w9, [sp, #8]
  40dd48:	b.ge	40dd68 <tigetstr@plt+0xb6a8>  // b.tcont
  40dd4c:	ldr	w8, [sp, #52]
  40dd50:	mov	w9, w8
  40dd54:	adrp	x10, 413000 <tigetstr@plt+0x10940>
  40dd58:	add	x10, x10, #0xbb0
  40dd5c:	add	x9, x10, x9
  40dd60:	ldrb	w8, [x9]
  40dd64:	str	w8, [sp, #8]
  40dd68:	ldr	w8, [sp, #8]
  40dd6c:	and	w8, w8, #0x1
  40dd70:	strb	w8, [sp, #63]
  40dd74:	b	40dddc <tigetstr@plt+0xb71c>
  40dd78:	ldr	w8, [sp, #52]
  40dd7c:	cmp	w8, #0x0
  40dd80:	cset	w8, lt  // lt = tstop
  40dd84:	mov	w9, #0x0                   	// #0
  40dd88:	str	w9, [sp, #4]
  40dd8c:	tbnz	w8, #0, 40ddc0 <tigetstr@plt+0xb700>
  40dd90:	ldr	w8, [sp, #52]
  40dd94:	mov	w9, #0x0                   	// #0
  40dd98:	cmp	w8, #0x19e
  40dd9c:	str	w9, [sp, #4]
  40dda0:	b.ge	40ddc0 <tigetstr@plt+0xb700>  // b.tcont
  40dda4:	ldr	w8, [sp, #52]
  40dda8:	mov	w9, w8
  40ddac:	adrp	x10, 415000 <tigetstr@plt+0x12940>
  40ddb0:	add	x10, x10, #0x660
  40ddb4:	add	x9, x10, x9
  40ddb8:	ldrb	w8, [x9]
  40ddbc:	str	w8, [sp, #4]
  40ddc0:	ldr	w8, [sp, #4]
  40ddc4:	and	w8, w8, #0x1
  40ddc8:	strb	w8, [sp, #63]
  40ddcc:	b	40dddc <tigetstr@plt+0xb71c>
  40ddd0:	mov	w8, wzr
  40ddd4:	and	w8, w8, #0x1
  40ddd8:	strb	w8, [sp, #63]
  40dddc:	ldrb	w8, [sp, #63]
  40dde0:	and	w0, w8, #0x1
  40dde4:	add	sp, sp, #0x40
  40dde8:	ret
  40ddec:	sub	sp, sp, #0x20
  40ddf0:	stp	x29, x30, [sp, #16]
  40ddf4:	add	x29, sp, #0x10
  40ddf8:	mov	w2, #0x5                   	// #5
  40ddfc:	str	x0, [sp, #8]
  40de00:	ldr	x0, [sp, #8]
  40de04:	str	w2, [sp]
  40de08:	bl	4021b0 <strlen@plt>
  40de0c:	str	w0, [sp, #4]
  40de10:	ldr	x0, [sp, #8]
  40de14:	ldr	w1, [sp, #4]
  40de18:	ldr	w2, [sp]
  40de1c:	bl	40def0 <tigetstr@plt+0xb830>
  40de20:	ldp	x29, x30, [sp, #16]
  40de24:	add	sp, sp, #0x20
  40de28:	ret
  40de2c:	sub	sp, sp, #0x30
  40de30:	adrp	x8, 412000 <tigetstr@plt+0xf940>
  40de34:	add	x8, x8, #0x867
  40de38:	adrp	x9, 427000 <tigetstr@plt+0x24940>
  40de3c:	add	x9, x9, #0x4d0
  40de40:	str	w0, [sp, #44]
  40de44:	str	x8, [sp, #32]
  40de48:	ldr	w10, [x9]
  40de4c:	cmp	w10, #0x2
  40de50:	b.eq	40dee4 <tigetstr@plt+0xb824>  // b.none
  40de54:	ldr	w8, [sp, #44]
  40de58:	cmp	w8, #0xff
  40de5c:	b.le	40dee4 <tigetstr@plt+0xb824>
  40de60:	ldrsw	x8, [sp, #44]
  40de64:	str	x8, [sp, #24]
  40de68:	mov	w9, #0x40                  	// #64
  40de6c:	str	w9, [sp, #12]
  40de70:	mov	w9, #0x8                   	// #8
  40de74:	str	w9, [sp, #8]
  40de78:	ldr	w8, [sp, #8]
  40de7c:	ldr	w9, [sp, #12]
  40de80:	cmp	w8, w9
  40de84:	b.ge	40dee4 <tigetstr@plt+0xb824>  // b.tcont
  40de88:	ldr	w8, [sp, #8]
  40de8c:	mov	w9, w8
  40de90:	mov	x10, #0x1                   	// #1
  40de94:	lsl	x9, x10, x9
  40de98:	str	x9, [sp, #16]
  40de9c:	ldr	x9, [sp, #16]
  40dea0:	subs	x9, x9, #0x10
  40dea4:	ldr	x10, [sp, #24]
  40dea8:	cmp	x9, x10
  40deac:	b.hi	40ded4 <tigetstr@plt+0xb814>  // b.pmore
  40deb0:	ldr	x8, [sp, #16]
  40deb4:	add	x8, x8, #0x10
  40deb8:	ldr	x9, [sp, #24]
  40debc:	cmp	x8, x9
  40dec0:	b.ls	40ded4 <tigetstr@plt+0xb814>  // b.plast
  40dec4:	adrp	x8, 415000 <tigetstr@plt+0x12940>
  40dec8:	add	x8, x8, #0xc27
  40decc:	str	x8, [sp, #32]
  40ded0:	b	40dee4 <tigetstr@plt+0xb824>
  40ded4:	ldr	w8, [sp, #8]
  40ded8:	add	w8, w8, #0x1
  40dedc:	str	w8, [sp, #8]
  40dee0:	b	40de78 <tigetstr@plt+0xb7b8>
  40dee4:	ldr	x0, [sp, #32]
  40dee8:	add	sp, sp, #0x30
  40deec:	ret
  40def0:	sub	sp, sp, #0xb0
  40def4:	stp	x29, x30, [sp, #160]
  40def8:	add	x29, sp, #0xa0
  40defc:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40df00:	add	x8, x8, #0x440
  40df04:	adrp	x9, 427000 <tigetstr@plt+0x24940>
  40df08:	add	x9, x9, #0x438
  40df0c:	adrp	x10, 427000 <tigetstr@plt+0x24940>
  40df10:	add	x10, x10, #0x4c8
  40df14:	mov	w11, #0x1                   	// #1
  40df18:	adrp	x12, 427000 <tigetstr@plt+0x24940>
  40df1c:	add	x12, x12, #0x530
  40df20:	adrp	x13, 427000 <tigetstr@plt+0x24940>
  40df24:	add	x13, x13, #0x448
  40df28:	adrp	x14, 427000 <tigetstr@plt+0x24940>
  40df2c:	add	x14, x14, #0x4d0
  40df30:	adrp	x15, 427000 <tigetstr@plt+0x24940>
  40df34:	add	x15, x15, #0x518
  40df38:	stur	x0, [x29, #-8]
  40df3c:	stur	w1, [x29, #-12]
  40df40:	stur	w2, [x29, #-16]
  40df44:	ldr	x0, [x8]
  40df48:	str	x8, [sp, #64]
  40df4c:	str	x9, [sp, #56]
  40df50:	str	x10, [sp, #48]
  40df54:	str	w11, [sp, #44]
  40df58:	str	x12, [sp, #32]
  40df5c:	str	x13, [sp, #24]
  40df60:	str	x14, [sp, #16]
  40df64:	str	x15, [sp, #8]
  40df68:	bl	4021b0 <strlen@plt>
  40df6c:	stur	w0, [x29, #-20]
  40df70:	ldur	w11, [x29, #-20]
  40df74:	ldur	w16, [x29, #-12]
  40df78:	add	w11, w11, w16
  40df7c:	stur	w11, [x29, #-24]
  40df80:	ldr	x8, [sp, #56]
  40df84:	ldr	w11, [x8]
  40df88:	cmp	w11, #0x0
  40df8c:	cset	w11, le
  40df90:	ldr	w16, [sp, #44]
  40df94:	and	w11, w11, w16
  40df98:	ldr	x9, [sp, #48]
  40df9c:	strb	w11, [x9]
  40dfa0:	ldur	w11, [x29, #-16]
  40dfa4:	and	w11, w11, #0x1
  40dfa8:	cbz	w11, 40dfec <tigetstr@plt+0xb92c>
  40dfac:	ldr	x8, [sp, #32]
  40dfb0:	ldr	w9, [x8]
  40dfb4:	adrp	x10, 427000 <tigetstr@plt+0x24940>
  40dfb8:	add	x10, x10, #0x450
  40dfbc:	ldr	w11, [x10]
  40dfc0:	cmp	w9, w11
  40dfc4:	b.le	40dfec <tigetstr@plt+0xb92c>
  40dfc8:	ldr	x8, [sp, #32]
  40dfcc:	ldr	w9, [x8]
  40dfd0:	ldur	w10, [x29, #-24]
  40dfd4:	add	w9, w9, w10
  40dfd8:	ldr	x11, [sp, #56]
  40dfdc:	ldr	w10, [x11]
  40dfe0:	cmp	w9, w10
  40dfe4:	b.le	40dfec <tigetstr@plt+0xb92c>
  40dfe8:	bl	40d640 <tigetstr@plt+0xaf80>
  40dfec:	ldur	w8, [x29, #-16]
  40dff0:	and	w8, w8, #0x4
  40dff4:	cbz	w8, 40e394 <tigetstr@plt+0xbcd4>
  40dff8:	ldur	w8, [x29, #-16]
  40dffc:	and	w8, w8, #0x8
  40e000:	cbnz	w8, 40e394 <tigetstr@plt+0xbcd4>
  40e004:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40e008:	add	x8, x8, #0x4c1
  40e00c:	ldrb	w9, [x8]
  40e010:	tbnz	w9, #0, 40e018 <tigetstr@plt+0xb958>
  40e014:	b	40e394 <tigetstr@plt+0xbcd4>
  40e018:	ldr	x8, [sp, #56]
  40e01c:	ldr	w9, [x8]
  40e020:	cmp	w9, #0x0
  40e024:	cset	w9, lt  // lt = tstop
  40e028:	tbnz	w9, #0, 40e394 <tigetstr@plt+0xbcd4>
  40e02c:	ldr	x8, [sp, #32]
  40e030:	ldr	w9, [x8]
  40e034:	ldur	w10, [x29, #-24]
  40e038:	add	w9, w9, w10
  40e03c:	ldr	x11, [sp, #56]
  40e040:	ldr	w10, [x11]
  40e044:	cmp	w9, w10
  40e048:	b.le	40e394 <tigetstr@plt+0xbcd4>
  40e04c:	stur	wzr, [x29, #-28]
  40e050:	ldr	x8, [sp, #56]
  40e054:	ldr	w9, [x8]
  40e058:	cmp	w9, #0x20
  40e05c:	b.le	40e070 <tigetstr@plt+0xb9b0>
  40e060:	ldr	x8, [sp, #56]
  40e064:	ldr	w9, [x8]
  40e068:	str	w9, [sp, #4]
  40e06c:	b	40e078 <tigetstr@plt+0xb9b8>
  40e070:	mov	w8, #0x20                  	// #32
  40e074:	str	w8, [sp, #4]
  40e078:	ldr	w8, [sp, #4]
  40e07c:	stur	w8, [x29, #-32]
  40e080:	stur	wzr, [x29, #-40]
  40e084:	ldr	x9, [sp, #24]
  40e088:	ldr	x10, [x9]
  40e08c:	stur	x10, [x29, #-72]
  40e090:	ldur	x0, [x29, #-8]
  40e094:	bl	410724 <tigetstr@plt+0xe064>
  40e098:	str	x0, [sp, #80]
  40e09c:	ldr	x0, [sp, #80]
  40e0a0:	bl	4021b0 <strlen@plt>
  40e0a4:	str	w0, [sp, #76]
  40e0a8:	ldr	w8, [sp, #76]
  40e0ac:	stur	w8, [x29, #-12]
  40e0b0:	ldr	x9, [sp, #16]
  40e0b4:	ldr	w8, [x9]
  40e0b8:	cmp	w8, #0x2
  40e0bc:	b.eq	40e0d0 <tigetstr@plt+0xba10>  // b.none
  40e0c0:	ldr	x8, [sp, #16]
  40e0c4:	ldr	w9, [x8]
  40e0c8:	cmp	w9, #0x3
  40e0cc:	b.ne	40e0e0 <tigetstr@plt+0xba20>  // b.any
  40e0d0:	adrp	x8, 415000 <tigetstr@plt+0x12940>
  40e0d4:	add	x8, x8, #0xc2b
  40e0d8:	ldr	x9, [sp, #24]
  40e0dc:	str	x8, [x9]
  40e0e0:	ldr	x8, [sp, #16]
  40e0e4:	ldr	w9, [x8]
  40e0e8:	cmp	w9, #0x2
  40e0ec:	b.eq	40e15c <tigetstr@plt+0xba9c>  // b.none
  40e0f0:	ldr	x8, [sp, #16]
  40e0f4:	ldr	w9, [x8]
  40e0f8:	cmp	w9, #0x3
  40e0fc:	b.eq	40e15c <tigetstr@plt+0xba9c>  // b.none
  40e100:	ldr	x0, [sp, #80]
  40e104:	mov	w1, #0x3d                  	// #61
  40e108:	bl	402530 <strchr@plt>
  40e10c:	stur	x0, [x29, #-48]
  40e110:	cbz	x0, 40e15c <tigetstr@plt+0xba9c>
  40e114:	ldur	x8, [x29, #-48]
  40e118:	add	x8, x8, #0x1
  40e11c:	ldr	x9, [sp, #80]
  40e120:	subs	x8, x8, x9
  40e124:	stur	w8, [x29, #-40]
  40e128:	ldur	w8, [x29, #-40]
  40e12c:	cmp	w8, #0x8
  40e130:	b.le	40e13c <tigetstr@plt+0xba7c>
  40e134:	mov	w8, #0x8                   	// #8
  40e138:	stur	w8, [x29, #-40]
  40e13c:	ldur	w2, [x29, #-40]
  40e140:	sub	x0, x29, #0x39
  40e144:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40e148:	add	x1, x1, #0xc30
  40e14c:	adrp	x3, 415000 <tigetstr@plt+0x12940>
  40e150:	add	x3, x3, #0xc2e
  40e154:	bl	402220 <sprintf@plt>
  40e158:	b	40e1c4 <tigetstr@plt+0xbb04>
  40e15c:	ldr	x8, [sp, #32]
  40e160:	ldr	w9, [x8]
  40e164:	cmp	w9, #0x8
  40e168:	b.le	40e1b0 <tigetstr@plt+0xbaf0>
  40e16c:	ldr	x8, [sp, #32]
  40e170:	ldr	w9, [x8]
  40e174:	subs	w9, w9, #0x8
  40e178:	stur	w9, [x29, #-40]
  40e17c:	ldur	w9, [x29, #-40]
  40e180:	cmp	w9, #0x8
  40e184:	b.le	40e190 <tigetstr@plt+0xbad0>
  40e188:	mov	w8, #0x8                   	// #8
  40e18c:	stur	w8, [x29, #-40]
  40e190:	ldur	w2, [x29, #-40]
  40e194:	sub	x0, x29, #0x39
  40e198:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40e19c:	add	x1, x1, #0xc30
  40e1a0:	adrp	x3, 415000 <tigetstr@plt+0x12940>
  40e1a4:	add	x3, x3, #0xc2e
  40e1a8:	bl	402220 <sprintf@plt>
  40e1ac:	b	40e1c4 <tigetstr@plt+0xbb04>
  40e1b0:	ldursw	x8, [x29, #-40]
  40e1b4:	sub	x9, x29, #0x39
  40e1b8:	add	x8, x9, x8
  40e1bc:	mov	w10, #0x0                   	// #0
  40e1c0:	strb	w10, [x8]
  40e1c4:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40e1c8:	add	x8, x8, #0x4c0
  40e1cc:	ldrb	w9, [x8]
  40e1d0:	tbnz	w9, #0, 40e1d8 <tigetstr@plt+0xbb18>
  40e1d4:	b	40e1e8 <tigetstr@plt+0xbb28>
  40e1d8:	ldr	x0, [sp, #80]
  40e1dc:	mov	w1, #0xa                   	// #10
  40e1e0:	bl	402530 <strchr@plt>
  40e1e4:	cbnz	x0, 40e324 <tigetstr@plt+0xbc64>
  40e1e8:	str	wzr, [sp, #72]
  40e1ec:	ldr	x8, [sp, #16]
  40e1f0:	ldr	w9, [x8]
  40e1f4:	cmp	w9, #0x2
  40e1f8:	b.eq	40e20c <tigetstr@plt+0xbb4c>  // b.none
  40e1fc:	ldr	x8, [sp, #16]
  40e200:	ldr	w9, [x8]
  40e204:	cmp	w9, #0x3
  40e208:	b.ne	40e22c <tigetstr@plt+0xbb6c>  // b.any
  40e20c:	ldr	x8, [sp, #8]
  40e210:	ldr	x9, [x8, #8]
  40e214:	cbz	x9, 40e22c <tigetstr@plt+0xbb6c>
  40e218:	ldur	w8, [x29, #-16]
  40e21c:	and	w8, w8, #0x1
  40e220:	cbnz	w8, 40e22c <tigetstr@plt+0xbb6c>
  40e224:	mov	w8, #0x3                   	// #3
  40e228:	str	w8, [sp, #72]
  40e22c:	ldr	x8, [sp, #32]
  40e230:	ldr	w9, [x8]
  40e234:	ldur	w10, [x29, #-12]
  40e238:	ldur	w11, [x29, #-20]
  40e23c:	add	w10, w10, w11
  40e240:	add	w9, w9, w10
  40e244:	ldur	w10, [x29, #-32]
  40e248:	cmp	w9, w10
  40e24c:	b.le	40e324 <tigetstr@plt+0xbc64>
  40e250:	ldur	w8, [x29, #-32]
  40e254:	ldr	w9, [sp, #72]
  40e258:	subs	w8, w8, w9
  40e25c:	stur	w8, [x29, #-36]
  40e260:	ldur	w8, [x29, #-28]
  40e264:	cbz	w8, 40e284 <tigetstr@plt+0xbbc4>
  40e268:	ldr	x0, [sp, #8]
  40e26c:	sub	x1, x29, #0x39
  40e270:	bl	40d5c8 <tigetstr@plt+0xaf08>
  40e274:	ldur	w8, [x29, #-40]
  40e278:	ldur	w9, [x29, #-36]
  40e27c:	subs	w8, w9, w8
  40e280:	stur	w8, [x29, #-36]
  40e284:	ldur	w8, [x29, #-36]
  40e288:	ldr	w9, [sp, #76]
  40e28c:	ldur	w10, [x29, #-28]
  40e290:	subs	w9, w9, w10
  40e294:	cmp	w8, w9
  40e298:	b.le	40e2ac <tigetstr@plt+0xbbec>
  40e29c:	ldr	w8, [sp, #76]
  40e2a0:	ldur	w9, [x29, #-28]
  40e2a4:	subs	w8, w8, w9
  40e2a8:	stur	w8, [x29, #-36]
  40e2ac:	ldr	x0, [sp, #80]
  40e2b0:	ldur	w1, [x29, #-28]
  40e2b4:	ldur	w2, [x29, #-36]
  40e2b8:	bl	4108a0 <tigetstr@plt+0xe1e0>
  40e2bc:	stur	w0, [x29, #-36]
  40e2c0:	ldr	x8, [sp, #80]
  40e2c4:	ldursw	x9, [x29, #-28]
  40e2c8:	add	x1, x8, x9
  40e2cc:	ldursw	x2, [x29, #-36]
  40e2d0:	ldr	x0, [sp, #8]
  40e2d4:	bl	410604 <tigetstr@plt+0xdf44>
  40e2d8:	ldur	w10, [x29, #-36]
  40e2dc:	ldur	w11, [x29, #-28]
  40e2e0:	add	w10, w11, w10
  40e2e4:	stur	w10, [x29, #-28]
  40e2e8:	ldur	w10, [x29, #-36]
  40e2ec:	ldur	w11, [x29, #-12]
  40e2f0:	subs	w10, w11, w10
  40e2f4:	stur	w10, [x29, #-12]
  40e2f8:	ldur	w10, [x29, #-12]
  40e2fc:	cmp	w10, #0x0
  40e300:	cset	w10, le
  40e304:	tbnz	w10, #0, 40e320 <tigetstr@plt+0xbc60>
  40e308:	bl	40d640 <tigetstr@plt+0xaf80>
  40e30c:	mov	w8, #0x1                   	// #1
  40e310:	adrp	x9, 427000 <tigetstr@plt+0x24940>
  40e314:	add	x9, x9, #0x4c8
  40e318:	strb	w8, [x9]
  40e31c:	str	wzr, [sp, #72]
  40e320:	b	40e22c <tigetstr@plt+0xbb6c>
  40e324:	ldur	w8, [x29, #-12]
  40e328:	cmp	w8, #0x0
  40e32c:	cset	w8, le
  40e330:	tbnz	w8, #0, 40e35c <tigetstr@plt+0xbc9c>
  40e334:	ldur	w8, [x29, #-28]
  40e338:	cbz	w8, 40e348 <tigetstr@plt+0xbc88>
  40e33c:	ldr	x0, [sp, #8]
  40e340:	sub	x1, x29, #0x39
  40e344:	bl	40d5c8 <tigetstr@plt+0xaf08>
  40e348:	ldr	x8, [sp, #80]
  40e34c:	ldursw	x9, [x29, #-28]
  40e350:	add	x1, x8, x9
  40e354:	ldr	x0, [sp, #8]
  40e358:	bl	40d5c8 <tigetstr@plt+0xaf08>
  40e35c:	ldur	w8, [x29, #-16]
  40e360:	and	w8, w8, #0x4
  40e364:	cbz	w8, 40e378 <tigetstr@plt+0xbcb8>
  40e368:	ldr	x8, [sp, #64]
  40e36c:	ldr	x1, [x8]
  40e370:	ldr	x0, [sp, #8]
  40e374:	bl	40d5c8 <tigetstr@plt+0xaf08>
  40e378:	ldur	x8, [x29, #-72]
  40e37c:	ldr	x9, [sp, #24]
  40e380:	str	x8, [x9]
  40e384:	bl	40d640 <tigetstr@plt+0xaf80>
  40e388:	ldr	x0, [sp, #80]
  40e38c:	bl	4024f0 <free@plt>
  40e390:	b	40e3d4 <tigetstr@plt+0xbd14>
  40e394:	ldur	x1, [x29, #-8]
  40e398:	ldr	x0, [sp, #8]
  40e39c:	bl	40d5c8 <tigetstr@plt+0xaf08>
  40e3a0:	ldur	w8, [x29, #-16]
  40e3a4:	and	w8, w8, #0x4
  40e3a8:	cbz	w8, 40e3bc <tigetstr@plt+0xbcfc>
  40e3ac:	ldr	x8, [sp, #64]
  40e3b0:	ldr	x1, [x8]
  40e3b4:	ldr	x0, [sp, #8]
  40e3b8:	bl	40d5c8 <tigetstr@plt+0xaf08>
  40e3bc:	ldur	x0, [x29, #-8]
  40e3c0:	bl	4021b0 <strlen@plt>
  40e3c4:	ldr	x8, [sp, #32]
  40e3c8:	ldr	w9, [x8]
  40e3cc:	add	w9, w9, w0
  40e3d0:	str	w9, [x8]
  40e3d4:	ldp	x29, x30, [sp, #160]
  40e3d8:	add	sp, sp, #0xb0
  40e3dc:	ret
  40e3e0:	sub	sp, sp, #0x40
  40e3e4:	stp	x29, x30, [sp, #48]
  40e3e8:	add	x29, sp, #0x30
  40e3ec:	mov	w8, #0x1                   	// #1
  40e3f0:	mov	w9, #0x2                   	// #2
  40e3f4:	mov	w10, #0x4                   	// #4
  40e3f8:	stur	x0, [x29, #-8]
  40e3fc:	stur	x1, [x29, #-16]
  40e400:	str	x2, [sp, #24]
  40e404:	ldur	x0, [x29, #-8]
  40e408:	str	w8, [sp, #8]
  40e40c:	str	w9, [sp, #4]
  40e410:	str	w10, [sp]
  40e414:	bl	4021b0 <strlen@plt>
  40e418:	str	w0, [sp, #20]
  40e41c:	ldur	x0, [x29, #-16]
  40e420:	bl	4021b0 <strlen@plt>
  40e424:	str	w0, [sp, #16]
  40e428:	ldr	x0, [sp, #24]
  40e42c:	bl	4021b0 <strlen@plt>
  40e430:	str	w0, [sp, #12]
  40e434:	ldur	x0, [x29, #-8]
  40e438:	ldr	w8, [sp, #20]
  40e43c:	ldr	w9, [sp, #16]
  40e440:	add	w8, w8, w9
  40e444:	ldr	w9, [sp, #12]
  40e448:	add	w1, w8, w9
  40e44c:	ldr	w2, [sp, #8]
  40e450:	bl	40def0 <tigetstr@plt+0xb830>
  40e454:	ldur	x0, [x29, #-16]
  40e458:	ldr	w8, [sp, #16]
  40e45c:	ldr	w9, [sp, #12]
  40e460:	add	w1, w8, w9
  40e464:	ldr	w2, [sp, #4]
  40e468:	bl	40def0 <tigetstr@plt+0xb830>
  40e46c:	ldr	x0, [sp, #24]
  40e470:	ldr	w1, [sp, #12]
  40e474:	ldr	w2, [sp]
  40e478:	bl	40def0 <tigetstr@plt+0xb830>
  40e47c:	ldp	x29, x30, [sp, #48]
  40e480:	add	sp, sp, #0x40
  40e484:	ret
  40e488:	sub	sp, sp, #0x90
  40e48c:	stp	x29, x30, [sp, #128]
  40e490:	add	x29, sp, #0x80
  40e494:	mov	w8, #0x0                   	// #0
  40e498:	adrp	x9, 427000 <tigetstr@plt+0x24940>
  40e49c:	add	x9, x9, #0x540
  40e4a0:	adrp	x10, 415000 <tigetstr@plt+0x12940>
  40e4a4:	add	x10, x10, #0xc4b
  40e4a8:	mov	w11, #0x1                   	// #1
  40e4ac:	stur	x0, [x29, #-16]
  40e4b0:	stur	x1, [x29, #-24]
  40e4b4:	stur	x2, [x29, #-32]
  40e4b8:	stur	w3, [x29, #-36]
  40e4bc:	sturb	w8, [x29, #-37]
  40e4c0:	ldur	x0, [x29, #-32]
  40e4c4:	stur	x9, [x29, #-48]
  40e4c8:	stur	x10, [x29, #-56]
  40e4cc:	stur	w11, [x29, #-60]
  40e4d0:	bl	40bbfc <tigetstr@plt+0x953c>
  40e4d4:	ldur	w8, [x29, #-60]
  40e4d8:	and	w11, w0, w8
  40e4dc:	sturb	w11, [x29, #-38]
  40e4e0:	ldur	x8, [x29, #-32]
  40e4e4:	ldrb	w9, [x8]
  40e4e8:	cbz	w9, 40e954 <tigetstr@plt+0xc294>
  40e4ec:	ldur	x8, [x29, #-32]
  40e4f0:	ldrb	w9, [x8]
  40e4f4:	subs	w9, w9, #0x20
  40e4f8:	mov	w8, w9
  40e4fc:	ubfx	x8, x8, #0, #32
  40e500:	cmp	x8, #0x54
  40e504:	str	x8, [sp, #56]
  40e508:	b.hi	40e92c <tigetstr@plt+0xc26c>  // b.pmore
  40e50c:	adrp	x8, 413000 <tigetstr@plt+0x10940>
  40e510:	add	x8, x8, #0xa30
  40e514:	ldr	x11, [sp, #56]
  40e518:	ldrsw	x10, [x8, x11, lsl #2]
  40e51c:	add	x9, x8, x10
  40e520:	br	x9
  40e524:	mov	w8, #0x0                   	// #0
  40e528:	sturb	w8, [x29, #-37]
  40e52c:	ldur	x9, [x29, #-32]
  40e530:	add	x10, x9, #0x1
  40e534:	stur	x10, [x29, #-32]
  40e538:	ldur	x0, [x29, #-48]
  40e53c:	mov	x1, x9
  40e540:	mov	x2, #0x1                   	// #1
  40e544:	bl	410604 <tigetstr@plt+0xdf44>
  40e548:	b	40e934 <tigetstr@plt+0xc274>
  40e54c:	mov	w8, #0x0                   	// #0
  40e550:	sturb	w8, [x29, #-37]
  40e554:	ldur	x9, [x29, #-32]
  40e558:	add	x10, x9, #0x1
  40e55c:	stur	x10, [x29, #-32]
  40e560:	ldur	x0, [x29, #-48]
  40e564:	mov	x1, x9
  40e568:	mov	x2, #0x1                   	// #1
  40e56c:	bl	410604 <tigetstr@plt+0xdf44>
  40e570:	b	40e934 <tigetstr@plt+0xc274>
  40e574:	mov	w8, #0x1                   	// #1
  40e578:	sturb	w8, [x29, #-37]
  40e57c:	b	40e934 <tigetstr@plt+0xc274>
  40e580:	ldurb	w8, [x29, #-37]
  40e584:	tbnz	w8, #0, 40e58c <tigetstr@plt+0xbecc>
  40e588:	b	40e760 <tigetstr@plt+0xc0a0>
  40e58c:	mov	w8, #0x0                   	// #0
  40e590:	sturb	w8, [x29, #-37]
  40e594:	ldur	x9, [x29, #-48]
  40e598:	ldr	x10, [x9]
  40e59c:	ldr	x11, [x9, #8]
  40e5a0:	subs	x11, x11, #0x1
  40e5a4:	add	x10, x10, x11
  40e5a8:	mov	w8, #0xa                   	// #10
  40e5ac:	strb	w8, [x10]
  40e5b0:	ldur	x10, [x29, #-32]
  40e5b4:	ldrb	w8, [x10]
  40e5b8:	cmp	w8, #0x65
  40e5bc:	b.ne	40e65c <tigetstr@plt+0xbf9c>  // b.any
  40e5c0:	ldur	w1, [x29, #-36]
  40e5c4:	ldur	x0, [x29, #-48]
  40e5c8:	bl	410c14 <tigetstr@plt+0xe554>
  40e5cc:	ldur	x0, [x29, #-48]
  40e5d0:	ldur	x1, [x29, #-56]
  40e5d4:	mov	x8, #0x1                   	// #1
  40e5d8:	mov	x2, x8
  40e5dc:	str	x8, [sp, #48]
  40e5e0:	bl	410604 <tigetstr@plt+0xdf44>
  40e5e4:	ldur	x1, [x29, #-32]
  40e5e8:	ldur	x0, [x29, #-48]
  40e5ec:	ldr	x2, [sp, #48]
  40e5f0:	bl	410604 <tigetstr@plt+0xdf44>
  40e5f4:	ldur	x8, [x29, #-32]
  40e5f8:	add	x8, x8, #0x1
  40e5fc:	stur	x8, [x29, #-32]
  40e600:	ldur	x0, [x29, #-32]
  40e604:	bl	40bbfc <tigetstr@plt+0x953c>
  40e608:	and	w9, w0, #0x1
  40e60c:	sturb	w9, [x29, #-38]
  40e610:	ldurb	w9, [x29, #-38]
  40e614:	tbnz	w9, #0, 40e658 <tigetstr@plt+0xbf98>
  40e618:	ldur	x8, [x29, #-32]
  40e61c:	ldrb	w9, [x8]
  40e620:	cbz	w9, 40e658 <tigetstr@plt+0xbf98>
  40e624:	ldur	x8, [x29, #-32]
  40e628:	ldrb	w9, [x8]
  40e62c:	cmp	w9, #0x25
  40e630:	b.eq	40e658 <tigetstr@plt+0xbf98>  // b.none
  40e634:	ldur	x0, [x29, #-48]
  40e638:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40e63c:	add	x1, x1, #0xbbe
  40e640:	mov	x2, #0x1                   	// #1
  40e644:	bl	410604 <tigetstr@plt+0xdf44>
  40e648:	ldur	w8, [x29, #-36]
  40e64c:	add	w1, w8, #0x1
  40e650:	ldur	x0, [x29, #-48]
  40e654:	bl	410c14 <tigetstr@plt+0xe554>
  40e658:	b	40e75c <tigetstr@plt+0xc09c>
  40e65c:	ldur	w8, [x29, #-36]
  40e660:	add	w1, w8, #0x1
  40e664:	ldur	x0, [x29, #-48]
  40e668:	bl	410c14 <tigetstr@plt+0xe554>
  40e66c:	ldur	x0, [x29, #-48]
  40e670:	ldur	x1, [x29, #-56]
  40e674:	mov	x9, #0x1                   	// #1
  40e678:	mov	x2, x9
  40e67c:	str	x9, [sp, #40]
  40e680:	bl	410604 <tigetstr@plt+0xdf44>
  40e684:	ldur	x1, [x29, #-32]
  40e688:	ldur	x0, [x29, #-48]
  40e68c:	ldr	x2, [sp, #40]
  40e690:	bl	410604 <tigetstr@plt+0xdf44>
  40e694:	ldur	x9, [x29, #-32]
  40e698:	add	x10, x9, #0x1
  40e69c:	stur	x10, [x29, #-32]
  40e6a0:	ldrb	w8, [x9]
  40e6a4:	cmp	w8, #0x3f
  40e6a8:	b.ne	40e70c <tigetstr@plt+0xc04c>  // b.any
  40e6ac:	ldur	x0, [x29, #-16]
  40e6b0:	ldur	x1, [x29, #-24]
  40e6b4:	ldur	x2, [x29, #-32]
  40e6b8:	ldur	w8, [x29, #-36]
  40e6bc:	add	w3, w8, #0x1
  40e6c0:	bl	40e488 <tigetstr@plt+0xbdc8>
  40e6c4:	stur	x0, [x29, #-32]
  40e6c8:	ldur	x9, [x29, #-32]
  40e6cc:	ldrb	w8, [x9]
  40e6d0:	cbz	w8, 40e708 <tigetstr@plt+0xc048>
  40e6d4:	ldur	x8, [x29, #-32]
  40e6d8:	ldrb	w9, [x8]
  40e6dc:	cmp	w9, #0x25
  40e6e0:	b.eq	40e708 <tigetstr@plt+0xc048>  // b.none
  40e6e4:	ldur	x0, [x29, #-48]
  40e6e8:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40e6ec:	add	x1, x1, #0xbbe
  40e6f0:	mov	x2, #0x1                   	// #1
  40e6f4:	bl	410604 <tigetstr@plt+0xdf44>
  40e6f8:	ldur	w8, [x29, #-36]
  40e6fc:	add	w1, w8, #0x1
  40e700:	ldur	x0, [x29, #-48]
  40e704:	bl	410c14 <tigetstr@plt+0xe554>
  40e708:	b	40e75c <tigetstr@plt+0xc09c>
  40e70c:	ldur	w8, [x29, #-36]
  40e710:	cmp	w8, #0x1
  40e714:	b.ne	40e75c <tigetstr@plt+0xc09c>  // b.any
  40e718:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40e71c:	add	x8, x8, #0x4c2
  40e720:	ldrb	w9, [x8]
  40e724:	tbnz	w9, #0, 40e72c <tigetstr@plt+0xc06c>
  40e728:	b	40e75c <tigetstr@plt+0xc09c>
  40e72c:	ldur	x8, [x29, #-16]
  40e730:	ldr	x0, [x8]
  40e734:	bl	4021a0 <_nc_first_name@plt>
  40e738:	ldur	x8, [x29, #-32]
  40e73c:	ldrb	w2, [x8]
  40e740:	ldur	x3, [x29, #-24]
  40e744:	adrp	x8, 415000 <tigetstr@plt+0x12940>
  40e748:	add	x8, x8, #0xc4d
  40e74c:	str	x0, [sp, #32]
  40e750:	mov	x0, x8
  40e754:	ldr	x1, [sp, #32]
  40e758:	bl	402520 <_nc_warning@plt>
  40e75c:	b	40e4e0 <tigetstr@plt+0xbe20>
  40e760:	b	40e934 <tigetstr@plt+0xc274>
  40e764:	ldurb	w8, [x29, #-37]
  40e768:	tbnz	w8, #0, 40e770 <tigetstr@plt+0xc0b0>
  40e76c:	b	40e888 <tigetstr@plt+0xc1c8>
  40e770:	mov	w8, #0x0                   	// #0
  40e774:	sturb	w8, [x29, #-37]
  40e778:	ldur	w8, [x29, #-36]
  40e77c:	cmp	w8, #0x1
  40e780:	b.le	40e84c <tigetstr@plt+0xc18c>
  40e784:	ldur	x8, [x29, #-48]
  40e788:	ldr	x9, [x8]
  40e78c:	ldr	x10, [x8, #8]
  40e790:	mov	x11, #0x1                   	// #1
  40e794:	subs	x10, x10, #0x1
  40e798:	add	x9, x9, x10
  40e79c:	mov	w12, #0xa                   	// #10
  40e7a0:	strb	w12, [x9]
  40e7a4:	ldur	w1, [x29, #-36]
  40e7a8:	mov	x0, x8
  40e7ac:	str	x11, [sp, #24]
  40e7b0:	bl	410c14 <tigetstr@plt+0xe554>
  40e7b4:	ldur	x0, [x29, #-48]
  40e7b8:	ldur	x1, [x29, #-56]
  40e7bc:	ldr	x2, [sp, #24]
  40e7c0:	bl	410604 <tigetstr@plt+0xdf44>
  40e7c4:	ldur	x8, [x29, #-32]
  40e7c8:	add	x9, x8, #0x1
  40e7cc:	stur	x9, [x29, #-32]
  40e7d0:	ldur	x0, [x29, #-48]
  40e7d4:	mov	x1, x8
  40e7d8:	ldr	x2, [sp, #24]
  40e7dc:	bl	410604 <tigetstr@plt+0xdf44>
  40e7e0:	ldur	x8, [x29, #-32]
  40e7e4:	ldrb	w12, [x8]
  40e7e8:	cmp	w12, #0x25
  40e7ec:	b.ne	40e840 <tigetstr@plt+0xc180>  // b.any
  40e7f0:	ldur	x8, [x29, #-32]
  40e7f4:	ldrb	w9, [x8, #1]
  40e7f8:	cbz	w9, 40e840 <tigetstr@plt+0xc180>
  40e7fc:	ldur	x8, [x29, #-32]
  40e800:	ldrb	w1, [x8, #1]
  40e804:	adrp	x0, 415000 <tigetstr@plt+0x12940>
  40e808:	add	x0, x0, #0xc68
  40e80c:	bl	402530 <strchr@plt>
  40e810:	cbnz	x0, 40e840 <tigetstr@plt+0xc180>
  40e814:	ldur	x8, [x29, #-48]
  40e818:	ldr	x9, [x8]
  40e81c:	ldr	x10, [x8, #8]
  40e820:	add	x11, x10, #0x1
  40e824:	str	x11, [x8, #8]
  40e828:	add	x9, x9, x10
  40e82c:	mov	w12, #0xa                   	// #10
  40e830:	strb	w12, [x9]
  40e834:	ldur	w1, [x29, #-36]
  40e838:	mov	x0, x8
  40e83c:	bl	410c14 <tigetstr@plt+0xe554>
  40e840:	ldur	x8, [x29, #-32]
  40e844:	stur	x8, [x29, #-8]
  40e848:	b	40e95c <tigetstr@plt+0xc29c>
  40e84c:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40e850:	add	x8, x8, #0x4c2
  40e854:	ldrb	w9, [x8]
  40e858:	tbnz	w9, #0, 40e860 <tigetstr@plt+0xc1a0>
  40e85c:	b	40e888 <tigetstr@plt+0xc1c8>
  40e860:	ldur	x8, [x29, #-16]
  40e864:	ldr	x0, [x8]
  40e868:	bl	4021a0 <_nc_first_name@plt>
  40e86c:	ldur	x2, [x29, #-24]
  40e870:	adrp	x8, 415000 <tigetstr@plt+0x12940>
  40e874:	add	x8, x8, #0xc6c
  40e878:	str	x0, [sp, #16]
  40e87c:	mov	x0, x8
  40e880:	ldr	x1, [sp, #16]
  40e884:	bl	402520 <_nc_warning@plt>
  40e888:	b	40e934 <tigetstr@plt+0xc274>
  40e88c:	ldurb	w8, [x29, #-37]
  40e890:	tbnz	w8, #0, 40e898 <tigetstr@plt+0xc1d8>
  40e894:	b	40e8f8 <tigetstr@plt+0xc238>
  40e898:	ldurb	w8, [x29, #-38]
  40e89c:	tbnz	w8, #0, 40e8a4 <tigetstr@plt+0xc1e4>
  40e8a0:	b	40e8f8 <tigetstr@plt+0xc238>
  40e8a4:	ldur	x0, [x29, #-48]
  40e8a8:	ldur	x1, [x29, #-56]
  40e8ac:	bl	410c6c <tigetstr@plt+0xe5ac>
  40e8b0:	tbnz	w0, #0, 40e8f8 <tigetstr@plt+0xc238>
  40e8b4:	ldur	x8, [x29, #-48]
  40e8b8:	ldr	x9, [x8]
  40e8bc:	ldr	x10, [x8, #8]
  40e8c0:	mov	x2, #0x1                   	// #1
  40e8c4:	subs	x10, x10, #0x1
  40e8c8:	add	x9, x9, x10
  40e8cc:	mov	w11, #0xa                   	// #10
  40e8d0:	strb	w11, [x9]
  40e8d4:	ldur	w11, [x29, #-36]
  40e8d8:	add	w1, w11, #0x1
  40e8dc:	mov	x0, x8
  40e8e0:	str	x2, [sp, #8]
  40e8e4:	bl	410c14 <tigetstr@plt+0xe554>
  40e8e8:	ldur	x0, [x29, #-48]
  40e8ec:	ldur	x1, [x29, #-56]
  40e8f0:	ldr	x2, [sp, #8]
  40e8f4:	bl	410604 <tigetstr@plt+0xdf44>
  40e8f8:	mov	w8, #0x0                   	// #0
  40e8fc:	sturb	w8, [x29, #-38]
  40e900:	sturb	w8, [x29, #-37]
  40e904:	b	40e934 <tigetstr@plt+0xc274>
  40e908:	ldur	x0, [x29, #-48]
  40e90c:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40e910:	add	x1, x1, #0xc34
  40e914:	mov	x2, #0x2                   	// #2
  40e918:	bl	410604 <tigetstr@plt+0xdf44>
  40e91c:	ldur	x8, [x29, #-32]
  40e920:	add	x8, x8, #0x1
  40e924:	stur	x8, [x29, #-32]
  40e928:	b	40e4e0 <tigetstr@plt+0xbe20>
  40e92c:	mov	w8, #0x0                   	// #0
  40e930:	sturb	w8, [x29, #-37]
  40e934:	ldur	x8, [x29, #-32]
  40e938:	add	x9, x8, #0x1
  40e93c:	stur	x9, [x29, #-32]
  40e940:	ldur	x0, [x29, #-48]
  40e944:	mov	x1, x8
  40e948:	mov	x2, #0x1                   	// #1
  40e94c:	bl	410604 <tigetstr@plt+0xdf44>
  40e950:	b	40e4e0 <tigetstr@plt+0xbe20>
  40e954:	ldur	x8, [x29, #-32]
  40e958:	stur	x8, [x29, #-8]
  40e95c:	ldur	x0, [x29, #-8]
  40e960:	ldp	x29, x30, [sp, #128]
  40e964:	add	sp, sp, #0x90
  40e968:	ret
  40e96c:	stp	x29, x30, [sp, #-32]!
  40e970:	str	x28, [sp, #16]
  40e974:	mov	x29, sp
  40e978:	sub	sp, sp, #0x10, lsl #12
  40e97c:	sub	sp, sp, #0x160
  40e980:	sub	x8, x29, #0x79
  40e984:	adrp	x9, 427000 <tigetstr@plt+0x24940>
  40e988:	add	x9, x9, #0x4c4
  40e98c:	adrp	x10, 427000 <tigetstr@plt+0x24940>
  40e990:	add	x10, x10, #0x4cc
  40e994:	adrp	x11, 415000 <tigetstr@plt+0x12940>
  40e998:	add	x11, x11, #0xbbe
  40e99c:	adrp	x12, 427000 <tigetstr@plt+0x24940>
  40e9a0:	add	x12, x12, #0x518
  40e9a4:	stur	x0, [x8, #113]
  40e9a8:	stur	w1, [x8, #109]
  40e9ac:	stur	w2, [x8, #105]
  40e9b0:	stur	w3, [x8, #101]
  40e9b4:	stur	x4, [x8, #89]
  40e9b8:	ldr	w13, [x9]
  40e9bc:	str	x8, [sp, #104]
  40e9c0:	str	x9, [sp, #96]
  40e9c4:	str	x10, [sp, #88]
  40e9c8:	str	x11, [sp, #80]
  40e9cc:	str	x12, [sp, #72]
  40e9d0:	cbz	w13, 40ebdc <tigetstr@plt+0xc51c>
  40e9d4:	add	x2, sp, #0xdc
  40e9d8:	str	wzr, [sp, #220]
  40e9dc:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40e9e0:	add	x8, x8, #0x440
  40e9e4:	adrp	x9, 413000 <tigetstr@plt+0x10940>
  40e9e8:	add	x9, x9, #0x102
  40e9ec:	str	x9, [x8]
  40e9f0:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40e9f4:	add	x8, x8, #0x448
  40e9f8:	ldr	x9, [sp, #80]
  40e9fc:	str	x9, [x8]
  40ea00:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40ea04:	add	x8, x8, #0x450
  40ea08:	str	wzr, [x8]
  40ea0c:	ldr	x8, [sp, #104]
  40ea10:	ldur	x0, [x8, #113]
  40ea14:	add	x1, sp, #0xe7
  40ea18:	mov	w3, #0x10000               	// #65536
  40ea1c:	bl	402440 <_nc_write_object@plt>
  40ea20:	cbnz	w0, 40ebd8 <tigetstr@plt+0xc518>
  40ea24:	ldr	x8, [sp, #96]
  40ea28:	ldr	w9, [x8]
  40ea2c:	and	w9, w9, #0x1
  40ea30:	cbz	w9, 40eaac <tigetstr@plt+0xc3ec>
  40ea34:	ldr	x8, [sp, #72]
  40ea38:	ldr	x9, [x8, #8]
  40ea3c:	cbz	x9, 40ea48 <tigetstr@plt+0xc388>
  40ea40:	ldr	x0, [sp, #80]
  40ea44:	bl	40ddec <tigetstr@plt+0xb72c>
  40ea48:	adrp	x0, 415000 <tigetstr@plt+0x12940>
  40ea4c:	add	x0, x0, #0x994
  40ea50:	bl	40ddec <tigetstr@plt+0xb72c>
  40ea54:	str	wzr, [sp, #224]
  40ea58:	ldr	w8, [sp, #224]
  40ea5c:	ldr	w9, [sp, #220]
  40ea60:	cmp	w8, w9
  40ea64:	b.cs	40eaac <tigetstr@plt+0xc3ec>  // b.hs, b.nlast
  40ea68:	ldr	w8, [sp, #224]
  40ea6c:	mov	w9, w8
  40ea70:	add	x10, sp, #0xe7
  40ea74:	ldrb	w2, [x10, x9]
  40ea78:	add	x9, sp, #0x8c
  40ea7c:	mov	x0, x9
  40ea80:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40ea84:	add	x1, x1, #0x999
  40ea88:	str	x9, [sp, #64]
  40ea8c:	bl	402220 <sprintf@plt>
  40ea90:	ldr	x9, [sp, #64]
  40ea94:	mov	x0, x9
  40ea98:	bl	40ddec <tigetstr@plt+0xb72c>
  40ea9c:	ldr	w8, [sp, #224]
  40eaa0:	add	w8, w8, #0x1
  40eaa4:	str	w8, [sp, #224]
  40eaa8:	b	40ea58 <tigetstr@plt+0xc398>
  40eaac:	ldr	x8, [sp, #96]
  40eab0:	ldr	w9, [x8]
  40eab4:	and	w9, w9, #0x2
  40eab8:	cbz	w9, 40ebd8 <tigetstr@plt+0xc518>
  40eabc:	str	wzr, [sp, #136]
  40eac0:	ldr	x8, [sp, #72]
  40eac4:	ldr	x9, [x8, #8]
  40eac8:	cbz	x9, 40ead4 <tigetstr@plt+0xc414>
  40eacc:	ldr	x0, [sp, #80]
  40ead0:	bl	40ddec <tigetstr@plt+0xb72c>
  40ead4:	adrp	x0, 415000 <tigetstr@plt+0x12940>
  40ead8:	add	x0, x0, #0x99e
  40eadc:	bl	40ddec <tigetstr@plt+0xb72c>
  40eae0:	str	wzr, [sp, #224]
  40eae4:	ldr	w8, [sp, #224]
  40eae8:	ldr	w9, [sp, #220]
  40eaec:	cmp	w8, w9
  40eaf0:	b.cs	40eb28 <tigetstr@plt+0xc468>  // b.hs, b.nlast
  40eaf4:	ldr	w2, [sp, #224]
  40eaf8:	add	x8, sp, #0x8c
  40eafc:	mov	x0, x8
  40eb00:	add	x1, sp, #0xe7
  40eb04:	add	x3, sp, #0x88
  40eb08:	str	x8, [sp, #56]
  40eb0c:	bl	40f2a8 <tigetstr@plt+0xcbe8>
  40eb10:	ldr	x0, [sp, #56]
  40eb14:	bl	40ddec <tigetstr@plt+0xb72c>
  40eb18:	ldr	w8, [sp, #224]
  40eb1c:	add	w8, w8, #0x1
  40eb20:	str	w8, [sp, #224]
  40eb24:	b	40eae4 <tigetstr@plt+0xc424>
  40eb28:	ldr	w8, [sp, #224]
  40eb2c:	mov	w9, #0x3                   	// #3
  40eb30:	udiv	w10, w8, w9
  40eb34:	mul	w9, w10, w9
  40eb38:	subs	w8, w8, w9
  40eb3c:	str	w8, [sp, #52]
  40eb40:	cbz	w8, 40eb68 <tigetstr@plt+0xc4a8>
  40eb44:	b	40eb48 <tigetstr@plt+0xc488>
  40eb48:	ldr	w8, [sp, #52]
  40eb4c:	cmp	w8, #0x1
  40eb50:	b.eq	40eb6c <tigetstr@plt+0xc4ac>  // b.none
  40eb54:	b	40eb58 <tigetstr@plt+0xc498>
  40eb58:	ldr	w8, [sp, #52]
  40eb5c:	cmp	w8, #0x2
  40eb60:	b.eq	40eba4 <tigetstr@plt+0xc4e4>  // b.none
  40eb64:	b	40ebd8 <tigetstr@plt+0xc518>
  40eb68:	b	40ebd8 <tigetstr@plt+0xc518>
  40eb6c:	add	x8, sp, #0x8c
  40eb70:	mov	x0, x8
  40eb74:	adrp	x1, 427000 <tigetstr@plt+0x24940>
  40eb78:	add	x1, x1, #0x55c
  40eb7c:	mov	w2, #0x1                   	// #1
  40eb80:	add	x3, sp, #0x88
  40eb84:	str	x8, [sp, #40]
  40eb88:	bl	40f2a8 <tigetstr@plt+0xcbe8>
  40eb8c:	ldr	x0, [sp, #40]
  40eb90:	bl	40ddec <tigetstr@plt+0xb72c>
  40eb94:	adrp	x0, 415000 <tigetstr@plt+0x12940>
  40eb98:	add	x0, x0, #0x9a3
  40eb9c:	bl	40ddec <tigetstr@plt+0xb72c>
  40eba0:	b	40ebd8 <tigetstr@plt+0xc518>
  40eba4:	add	x8, sp, #0x8c
  40eba8:	mov	x0, x8
  40ebac:	adrp	x1, 427000 <tigetstr@plt+0x24940>
  40ebb0:	add	x1, x1, #0x55c
  40ebb4:	mov	w2, #0x1                   	// #1
  40ebb8:	add	x3, sp, #0x88
  40ebbc:	str	x8, [sp, #32]
  40ebc0:	bl	40f2a8 <tigetstr@plt+0xcbe8>
  40ebc4:	ldr	x0, [sp, #32]
  40ebc8:	bl	40ddec <tigetstr@plt+0xb72c>
  40ebcc:	adrp	x0, 415000 <tigetstr@plt+0x12940>
  40ebd0:	add	x0, x0, #0x992
  40ebd4:	bl	40ddec <tigetstr@plt+0xb72c>
  40ebd8:	b	40f294 <tigetstr@plt+0xcbd4>
  40ebdc:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40ebe0:	add	x8, x8, #0x4d0
  40ebe4:	ldr	w9, [x8]
  40ebe8:	cmp	w9, #0x2
  40ebec:	b.eq	40ec04 <tigetstr@plt+0xc544>  // b.none
  40ebf0:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40ebf4:	add	x8, x8, #0x4d0
  40ebf8:	ldr	w9, [x8]
  40ebfc:	cmp	w9, #0x3
  40ec00:	b.ne	40ec30 <tigetstr@plt+0xc570>  // b.any
  40ec04:	mov	w8, #0x3ff                 	// #1023
  40ec08:	ldr	x9, [sp, #104]
  40ec0c:	stur	w8, [x9, #9]
  40ec10:	adrp	x10, 415000 <tigetstr@plt+0x12940>
  40ec14:	add	x10, x10, #0x9a6
  40ec18:	stur	x10, [x9, #1]
  40ec1c:	mov	w8, #0x0                   	// #0
  40ec20:	strb	w8, [x9]
  40ec24:	ldur	x0, [x9, #113]
  40ec28:	bl	40f428 <tigetstr@plt+0xcd68>
  40ec2c:	b	40ec50 <tigetstr@plt+0xc590>
  40ec30:	mov	w8, #0x1000                	// #4096
  40ec34:	ldr	x9, [sp, #104]
  40ec38:	stur	w8, [x9, #9]
  40ec3c:	adrp	x10, 412000 <tigetstr@plt+0xf940>
  40ec40:	add	x10, x10, #0xe4
  40ec44:	stur	x10, [x9, #1]
  40ec48:	mov	w8, #0x1                   	// #1
  40ec4c:	strb	w8, [x9]
  40ec50:	ldr	x8, [sp, #104]
  40ec54:	ldur	x9, [x8, #113]
  40ec58:	ldr	x9, [x9, #32]
  40ec5c:	ldr	x9, [x9, #1048]
  40ec60:	adrp	x10, 427000 <tigetstr@plt+0x24940>
  40ec64:	add	x10, x10, #0x538
  40ec68:	str	x9, [x10]
  40ec6c:	ldur	x0, [x8, #113]
  40ec70:	ldur	x1, [x8, #89]
  40ec74:	ldur	w3, [x8, #109]
  40ec78:	ldrb	w11, [x8]
  40ec7c:	and	w4, w11, #0x1
  40ec80:	ldur	w5, [x8, #101]
  40ec84:	mov	w11, wzr
  40ec88:	mov	w2, w11
  40ec8c:	bl	40bd00 <tigetstr@plt+0x9640>
  40ec90:	ldr	x8, [sp, #104]
  40ec94:	ldur	w11, [x8, #9]
  40ec98:	cmp	w0, w11
  40ec9c:	b.le	40f1fc <tigetstr@plt+0xcb3c>
  40eca0:	ldr	x8, [sp, #104]
  40eca4:	ldur	w9, [x8, #105]
  40eca8:	cbz	w9, 40f1fc <tigetstr@plt+0xcb3c>
  40ecac:	ldr	x8, [sp, #104]
  40ecb0:	ldur	x1, [x8, #113]
  40ecb4:	sub	x0, x29, #0x68
  40ecb8:	mov	x2, #0x48                  	// #72
  40ecbc:	bl	402190 <memcpy@plt>
  40ecc0:	ldr	x8, [sp, #104]
  40ecc4:	ldur	w9, [x8, #109]
  40ecc8:	cbnz	w9, 40ecec <tigetstr@plt+0xc62c>
  40eccc:	ldr	x8, [sp, #104]
  40ecd0:	ldur	w1, [x8, #9]
  40ecd4:	adrp	x0, 415000 <tigetstr@plt+0x12940>
  40ecd8:	add	x0, x0, #0x9b4
  40ecdc:	bl	402630 <printf@plt>
  40ece0:	mov	w9, #0x1                   	// #1
  40ece4:	ldr	x8, [sp, #104]
  40ece8:	stur	w9, [x8, #109]
  40ecec:	ldr	x8, [sp, #104]
  40ecf0:	ldur	x0, [x8, #113]
  40ecf4:	ldur	x1, [x8, #89]
  40ecf8:	ldur	w3, [x8, #109]
  40ecfc:	ldrb	w9, [x8]
  40ed00:	and	w4, w9, #0x1
  40ed04:	ldur	w5, [x8, #101]
  40ed08:	mov	w9, wzr
  40ed0c:	mov	w2, w9
  40ed10:	bl	40bd00 <tigetstr@plt+0x9640>
  40ed14:	ldr	x8, [sp, #104]
  40ed18:	ldur	w9, [x8, #9]
  40ed1c:	cmp	w0, w9
  40ed20:	b.le	40f1f8 <tigetstr@plt+0xcb38>
  40ed24:	mov	w8, #0x0                   	// #0
  40ed28:	strb	w8, [sp, #135]
  40ed2c:	mov	w8, #0x19e                 	// #414
  40ed30:	str	w8, [sp, #128]
  40ed34:	ldr	w8, [sp, #128]
  40ed38:	ldr	x9, [sp, #104]
  40ed3c:	ldur	x10, [x9, #113]
  40ed40:	ldrh	w11, [x10, #60]
  40ed44:	cmp	w8, w11
  40ed48:	b.cs	40eec8 <tigetstr@plt+0xc808>  // b.hs, b.nlast
  40ed4c:	ldr	w8, [sp, #128]
  40ed50:	cmp	w8, #0x19e
  40ed54:	b.lt	40edb8 <tigetstr@plt+0xc6f8>  // b.tstop
  40ed58:	ldr	x8, [sp, #104]
  40ed5c:	ldur	x9, [x8, #113]
  40ed60:	ldr	x9, [x9, #48]
  40ed64:	ldr	w10, [sp, #128]
  40ed68:	ldur	x11, [x8, #113]
  40ed6c:	ldrh	w12, [x11, #60]
  40ed70:	ldur	x11, [x8, #113]
  40ed74:	ldrh	w13, [x11, #66]
  40ed78:	subs	w12, w12, w13
  40ed7c:	subs	w10, w10, w12
  40ed80:	ldur	x11, [x8, #113]
  40ed84:	ldrh	w12, [x11, #64]
  40ed88:	ldur	x11, [x8, #113]
  40ed8c:	ldrh	w13, [x11, #62]
  40ed90:	add	w12, w12, w13
  40ed94:	add	w10, w10, w12
  40ed98:	mov	w0, w10
  40ed9c:	sxtw	x11, w0
  40eda0:	mov	x14, #0x8                   	// #8
  40eda4:	mul	x11, x14, x11
  40eda8:	add	x9, x9, x11
  40edac:	ldr	x9, [x9]
  40edb0:	str	x9, [sp, #24]
  40edb4:	b	40edd8 <tigetstr@plt+0xc718>
  40edb8:	ldrsw	x8, [sp, #128]
  40edbc:	mov	x9, #0x8                   	// #8
  40edc0:	mul	x8, x9, x8
  40edc4:	adrp	x9, 426000 <tigetstr@plt+0x23940>
  40edc8:	ldr	x9, [x9, #3992]
  40edcc:	add	x8, x9, x8
  40edd0:	ldr	x8, [x8]
  40edd4:	str	x8, [sp, #24]
  40edd8:	ldr	x8, [sp, #24]
  40eddc:	str	x8, [sp, #120]
  40ede0:	ldr	x8, [sp, #104]
  40ede4:	ldur	x9, [x8, #113]
  40ede8:	ldr	x9, [x9, #32]
  40edec:	ldr	w10, [sp, #128]
  40edf0:	mov	w11, w10
  40edf4:	mov	x12, #0x8                   	// #8
  40edf8:	mul	x11, x12, x11
  40edfc:	add	x9, x9, x11
  40ee00:	ldr	x9, [x9]
  40ee04:	mov	x11, #0xffffffffffffffff    	// #-1
  40ee08:	cmp	x9, x11
  40ee0c:	b.eq	40eeb8 <tigetstr@plt+0xc7f8>  // b.none
  40ee10:	ldr	x8, [sp, #104]
  40ee14:	ldur	x9, [x8, #113]
  40ee18:	ldr	x9, [x9, #32]
  40ee1c:	ldr	w10, [sp, #128]
  40ee20:	mov	w11, w10
  40ee24:	mov	x12, #0x8                   	// #8
  40ee28:	mul	x11, x12, x11
  40ee2c:	add	x9, x9, x11
  40ee30:	ldr	x9, [x9]
  40ee34:	cbz	x9, 40eeb8 <tigetstr@plt+0xc7f8>
  40ee38:	ldr	x8, [sp, #104]
  40ee3c:	ldur	x9, [x8, #113]
  40ee40:	ldr	x9, [x9, #32]
  40ee44:	mov	x10, xzr
  40ee48:	str	x10, [x9, #1048]
  40ee4c:	ldr	x0, [sp, #120]
  40ee50:	bl	4021b0 <strlen@plt>
  40ee54:	cmp	x0, #0x2
  40ee58:	b.hi	40ee74 <tigetstr@plt+0xc7b4>  // b.pmore
  40ee5c:	ldr	x1, [sp, #120]
  40ee60:	ldr	x8, [sp, #104]
  40ee64:	ldur	w2, [x8, #9]
  40ee68:	adrp	x0, 415000 <tigetstr@plt+0x12940>
  40ee6c:	add	x0, x0, #0x9fa
  40ee70:	bl	402630 <printf@plt>
  40ee74:	mov	w8, #0x1                   	// #1
  40ee78:	strb	w8, [sp, #135]
  40ee7c:	ldr	x9, [sp, #104]
  40ee80:	ldur	x0, [x9, #113]
  40ee84:	ldur	x1, [x9, #89]
  40ee88:	ldur	w3, [x9, #109]
  40ee8c:	ldrb	w8, [x9]
  40ee90:	and	w4, w8, #0x1
  40ee94:	ldur	w5, [x9, #101]
  40ee98:	mov	w8, wzr
  40ee9c:	mov	w2, w8
  40eea0:	bl	40bd00 <tigetstr@plt+0x9640>
  40eea4:	ldr	x9, [sp, #104]
  40eea8:	ldur	w8, [x9, #9]
  40eeac:	cmp	w0, w8
  40eeb0:	b.gt	40eeb8 <tigetstr@plt+0xc7f8>
  40eeb4:	b	40eec8 <tigetstr@plt+0xc808>
  40eeb8:	ldr	w8, [sp, #128]
  40eebc:	add	w8, w8, #0x1
  40eec0:	str	w8, [sp, #128]
  40eec4:	b	40ed34 <tigetstr@plt+0xc674>
  40eec8:	ldr	x8, [sp, #104]
  40eecc:	ldur	x9, [x8, #113]
  40eed0:	ldr	x9, [x9, #32]
  40eed4:	ldr	x9, [x9, #1048]
  40eed8:	mov	x10, #0xffffffffffffffff    	// #-1
  40eedc:	cmp	x9, x10
  40eee0:	b.eq	40ef24 <tigetstr@plt+0xc864>  // b.none
  40eee4:	ldr	x8, [sp, #104]
  40eee8:	ldur	x9, [x8, #113]
  40eeec:	ldr	x9, [x9, #32]
  40eef0:	ldr	x9, [x9, #1048]
  40eef4:	cbz	x9, 40ef24 <tigetstr@plt+0xc864>
  40eef8:	ldr	x8, [sp, #104]
  40eefc:	ldur	x9, [x8, #113]
  40ef00:	ldr	x9, [x9, #32]
  40ef04:	mov	x10, xzr
  40ef08:	str	x10, [x9, #1048]
  40ef0c:	ldur	w1, [x8, #9]
  40ef10:	adrp	x0, 415000 <tigetstr@plt+0x12940>
  40ef14:	add	x0, x0, #0xa27
  40ef18:	bl	402630 <printf@plt>
  40ef1c:	mov	w11, #0x1                   	// #1
  40ef20:	strb	w11, [sp, #135]
  40ef24:	ldrb	w8, [sp, #135]
  40ef28:	tbnz	w8, #0, 40ef30 <tigetstr@plt+0xc870>
  40ef2c:	b	40ef68 <tigetstr@plt+0xc8a8>
  40ef30:	ldr	x8, [sp, #104]
  40ef34:	ldur	x0, [x8, #113]
  40ef38:	ldur	x1, [x8, #89]
  40ef3c:	ldur	w3, [x8, #109]
  40ef40:	ldrb	w9, [x8]
  40ef44:	and	w4, w9, #0x1
  40ef48:	ldur	w5, [x8, #101]
  40ef4c:	mov	w9, wzr
  40ef50:	mov	w2, w9
  40ef54:	bl	40bd00 <tigetstr@plt+0x9640>
  40ef58:	ldr	x8, [sp, #104]
  40ef5c:	ldur	w9, [x8, #9]
  40ef60:	cmp	w0, w9
  40ef64:	b.le	40efa8 <tigetstr@plt+0xc8e8>
  40ef68:	ldr	x8, [sp, #104]
  40ef6c:	ldur	x0, [x8, #113]
  40ef70:	bl	40f884 <tigetstr@plt+0xd1c4>
  40ef74:	tbnz	w0, #0, 40ef7c <tigetstr@plt+0xc8bc>
  40ef78:	b	40efa8 <tigetstr@plt+0xc8e8>
  40ef7c:	ldr	x8, [sp, #104]
  40ef80:	ldur	x9, [x8, #113]
  40ef84:	ldr	x9, [x9, #32]
  40ef88:	mov	x10, xzr
  40ef8c:	str	x10, [x9, #1168]
  40ef90:	ldur	w1, [x8, #9]
  40ef94:	adrp	x0, 415000 <tigetstr@plt+0x12940>
  40ef98:	add	x0, x0, #0xa55
  40ef9c:	bl	402630 <printf@plt>
  40efa0:	mov	w11, #0x1                   	// #1
  40efa4:	strb	w11, [sp, #135]
  40efa8:	ldrb	w8, [sp, #135]
  40efac:	tbnz	w8, #0, 40efb4 <tigetstr@plt+0xc8f4>
  40efb0:	b	40efec <tigetstr@plt+0xc92c>
  40efb4:	ldr	x8, [sp, #104]
  40efb8:	ldur	x0, [x8, #113]
  40efbc:	ldur	x1, [x8, #89]
  40efc0:	ldur	w3, [x8, #109]
  40efc4:	ldrb	w9, [x8]
  40efc8:	and	w4, w9, #0x1
  40efcc:	ldur	w5, [x8, #101]
  40efd0:	mov	w9, wzr
  40efd4:	mov	w2, w9
  40efd8:	bl	40bd00 <tigetstr@plt+0x9640>
  40efdc:	ldr	x8, [sp, #104]
  40efe0:	ldur	w9, [x8, #9]
  40efe4:	cmp	w0, w9
  40efe8:	b.le	40f1cc <tigetstr@plt+0xcb0c>
  40efec:	ldr	x8, [sp, #88]
  40eff0:	ldr	w9, [x8]
  40eff4:	str	w9, [sp, #116]
  40eff8:	mov	w9, #0x4                   	// #4
  40effc:	str	w9, [x8]
  40f000:	ldr	x10, [sp, #104]
  40f004:	ldur	w1, [x10, #9]
  40f008:	adrp	x0, 415000 <tigetstr@plt+0x12940>
  40f00c:	add	x0, x0, #0xa84
  40f010:	bl	402630 <printf@plt>
  40f014:	ldr	x8, [sp, #104]
  40f018:	ldur	x10, [x8, #113]
  40f01c:	ldur	x1, [x8, #89]
  40f020:	ldur	w3, [x8, #109]
  40f024:	ldrb	w9, [x8]
  40f028:	and	w4, w9, #0x1
  40f02c:	ldur	w5, [x8, #101]
  40f030:	mov	x0, x10
  40f034:	mov	w9, wzr
  40f038:	mov	w2, w9
  40f03c:	bl	40bd00 <tigetstr@plt+0x9640>
  40f040:	ldr	x8, [sp, #104]
  40f044:	stur	w0, [x8, #13]
  40f048:	ldur	w9, [x8, #13]
  40f04c:	ldur	w11, [x8, #9]
  40f050:	cmp	w9, w11
  40f054:	b.le	40f0bc <tigetstr@plt+0xc9fc>
  40f058:	ldr	x8, [sp, #104]
  40f05c:	ldur	x0, [x8, #113]
  40f060:	ldur	w9, [x8, #13]
  40f064:	ldur	w10, [x8, #9]
  40f068:	subs	w1, w9, w10
  40f06c:	bl	40f91c <tigetstr@plt+0xd25c>
  40f070:	cbz	w0, 40f0bc <tigetstr@plt+0xc9fc>
  40f074:	ldr	x8, [sp, #104]
  40f078:	ldur	w1, [x8, #9]
  40f07c:	adrp	x0, 415000 <tigetstr@plt+0x12940>
  40f080:	add	x0, x0, #0xacc
  40f084:	bl	402630 <printf@plt>
  40f088:	ldr	x8, [sp, #104]
  40f08c:	ldur	x9, [x8, #113]
  40f090:	ldur	x1, [x8, #89]
  40f094:	ldur	w3, [x8, #109]
  40f098:	ldrb	w10, [x8]
  40f09c:	and	w4, w10, #0x1
  40f0a0:	ldur	w5, [x8, #101]
  40f0a4:	mov	x0, x9
  40f0a8:	mov	w10, wzr
  40f0ac:	mov	w2, w10
  40f0b0:	bl	40bd00 <tigetstr@plt+0x9640>
  40f0b4:	ldr	x8, [sp, #104]
  40f0b8:	stur	w0, [x8, #13]
  40f0bc:	ldr	x8, [sp, #104]
  40f0c0:	ldur	w9, [x8, #13]
  40f0c4:	ldur	w10, [x8, #9]
  40f0c8:	cmp	w9, w10
  40f0cc:	b.le	40f134 <tigetstr@plt+0xca74>
  40f0d0:	ldr	x8, [sp, #104]
  40f0d4:	ldur	x0, [x8, #113]
  40f0d8:	ldur	w9, [x8, #13]
  40f0dc:	ldur	w10, [x8, #9]
  40f0e0:	subs	w1, w9, w10
  40f0e4:	bl	40f9f8 <tigetstr@plt+0xd338>
  40f0e8:	cbz	w0, 40f134 <tigetstr@plt+0xca74>
  40f0ec:	ldr	x8, [sp, #104]
  40f0f0:	ldur	w1, [x8, #9]
  40f0f4:	adrp	x0, 415000 <tigetstr@plt+0x12940>
  40f0f8:	add	x0, x0, #0xb12
  40f0fc:	bl	402630 <printf@plt>
  40f100:	ldr	x8, [sp, #104]
  40f104:	ldur	x9, [x8, #113]
  40f108:	ldur	x1, [x8, #89]
  40f10c:	ldur	w3, [x8, #109]
  40f110:	ldrb	w10, [x8]
  40f114:	and	w4, w10, #0x1
  40f118:	ldur	w5, [x8, #101]
  40f11c:	mov	x0, x9
  40f120:	mov	w10, wzr
  40f124:	mov	w2, w10
  40f128:	bl	40bd00 <tigetstr@plt+0x9640>
  40f12c:	ldr	x8, [sp, #104]
  40f130:	stur	w0, [x8, #13]
  40f134:	ldr	x8, [sp, #104]
  40f138:	ldur	w9, [x8, #13]
  40f13c:	ldur	w10, [x8, #9]
  40f140:	cmp	w9, w10
  40f144:	b.le	40f1c0 <tigetstr@plt+0xcb00>
  40f148:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  40f14c:	ldr	x8, [x8, #3848]
  40f150:	ldr	x0, [x8]
  40f154:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  40f158:	ldr	x8, [x8, #3960]
  40f15c:	ldr	x2, [x8]
  40f160:	ldr	x8, [sp, #104]
  40f164:	ldur	x9, [x8, #113]
  40f168:	ldr	x9, [x9]
  40f16c:	str	x0, [sp, #16]
  40f170:	mov	x0, x9
  40f174:	str	x2, [sp, #8]
  40f178:	bl	4021a0 <_nc_first_name@plt>
  40f17c:	ldr	x8, [sp, #104]
  40f180:	ldur	w4, [x8, #13]
  40f184:	ldr	x9, [sp, #16]
  40f188:	str	x0, [sp]
  40f18c:	mov	x0, x9
  40f190:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40f194:	add	x1, x1, #0xb5e
  40f198:	ldr	x2, [sp, #8]
  40f19c:	ldr	x3, [sp]
  40f1a0:	bl	402680 <fprintf@plt>
  40f1a4:	ldr	x8, [sp, #104]
  40f1a8:	ldur	w1, [x8, #13]
  40f1ac:	ldur	x2, [x8, #1]
  40f1b0:	adrp	x9, 415000 <tigetstr@plt+0x12940>
  40f1b4:	add	x9, x9, #0xb7d
  40f1b8:	mov	x0, x9
  40f1bc:	bl	402630 <printf@plt>
  40f1c0:	ldr	w8, [sp, #116]
  40f1c4:	ldr	x9, [sp, #88]
  40f1c8:	str	w8, [x9]
  40f1cc:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40f1d0:	add	x8, x8, #0x538
  40f1d4:	ldr	x8, [x8]
  40f1d8:	ldr	x9, [sp, #104]
  40f1dc:	ldur	x10, [x9, #113]
  40f1e0:	ldr	x10, [x10, #32]
  40f1e4:	str	x8, [x10, #1048]
  40f1e8:	ldur	x0, [x9, #113]
  40f1ec:	sub	x1, x29, #0x68
  40f1f0:	mov	x2, #0x48                  	// #72
  40f1f4:	bl	402190 <memcpy@plt>
  40f1f8:	b	40f294 <tigetstr@plt+0xcbd4>
  40f1fc:	ldr	x8, [sp, #104]
  40f200:	ldur	x9, [x8, #113]
  40f204:	ldr	x9, [x9, #32]
  40f208:	add	x9, x9, #0x490
  40f20c:	ldur	x10, [x8, #113]
  40f210:	ldr	x10, [x10, #32]
  40f214:	subs	x9, x9, x10
  40f218:	mov	x10, #0x8                   	// #8
  40f21c:	sdiv	x9, x9, x10
  40f220:	mov	w0, #0x2                   	// #2
  40f224:	mov	w1, w9
  40f228:	bl	40d6bc <tigetstr@plt+0xaffc>
  40f22c:	tbnz	w0, #0, 40f294 <tigetstr@plt+0xcbd4>
  40f230:	ldr	x8, [sp, #104]
  40f234:	ldur	x1, [x8, #113]
  40f238:	sub	x0, x29, #0x68
  40f23c:	mov	x2, #0x48                  	// #72
  40f240:	bl	402190 <memcpy@plt>
  40f244:	ldr	x8, [sp, #104]
  40f248:	ldur	x0, [x8, #113]
  40f24c:	bl	40f884 <tigetstr@plt+0xd1c4>
  40f250:	tbnz	w0, #0, 40f258 <tigetstr@plt+0xcb98>
  40f254:	b	40f280 <tigetstr@plt+0xcbc0>
  40f258:	ldr	x8, [sp, #104]
  40f25c:	ldur	x0, [x8, #113]
  40f260:	ldur	x1, [x8, #89]
  40f264:	ldur	w3, [x8, #109]
  40f268:	ldrb	w9, [x8]
  40f26c:	and	w4, w9, #0x1
  40f270:	ldur	w5, [x8, #101]
  40f274:	mov	w9, wzr
  40f278:	mov	w2, w9
  40f27c:	bl	40bd00 <tigetstr@plt+0x9640>
  40f280:	ldr	x8, [sp, #104]
  40f284:	ldur	x0, [x8, #113]
  40f288:	sub	x1, x29, #0x68
  40f28c:	mov	x2, #0x48                  	// #72
  40f290:	bl	402190 <memcpy@plt>
  40f294:	add	sp, sp, #0x10, lsl #12
  40f298:	add	sp, sp, #0x160
  40f29c:	ldr	x28, [sp, #16]
  40f2a0:	ldp	x29, x30, [sp], #32
  40f2a4:	ret
  40f2a8:	sub	sp, sp, #0x40
  40f2ac:	mov	w8, #0x3                   	// #3
  40f2b0:	adrp	x9, 415000 <tigetstr@plt+0x12940>
  40f2b4:	add	x9, x9, #0x7fe
  40f2b8:	str	x0, [sp, #56]
  40f2bc:	str	x1, [sp, #48]
  40f2c0:	str	w2, [sp, #44]
  40f2c4:	str	x3, [sp, #32]
  40f2c8:	ldr	x10, [sp, #48]
  40f2cc:	ldr	w11, [sp, #44]
  40f2d0:	mov	w12, w11
  40f2d4:	ldrb	w11, [x10, x12]
  40f2d8:	str	w11, [sp, #28]
  40f2dc:	ldr	w11, [sp, #44]
  40f2e0:	udiv	w13, w11, w8
  40f2e4:	mul	w8, w13, w8
  40f2e8:	subs	w8, w11, w8
  40f2ec:	str	x9, [sp, #16]
  40f2f0:	str	w8, [sp, #12]
  40f2f4:	cbz	w8, 40f31c <tigetstr@plt+0xcc5c>
  40f2f8:	b	40f2fc <tigetstr@plt+0xcc3c>
  40f2fc:	ldr	w8, [sp, #12]
  40f300:	cmp	w8, #0x1
  40f304:	b.eq	40f360 <tigetstr@plt+0xcca0>  // b.none
  40f308:	b	40f30c <tigetstr@plt+0xcc4c>
  40f30c:	ldr	w8, [sp, #12]
  40f310:	cmp	w8, #0x2
  40f314:	b.eq	40f3ac <tigetstr@plt+0xccec>  // b.none
  40f318:	b	40f414 <tigetstr@plt+0xcd54>
  40f31c:	ldr	w8, [sp, #28]
  40f320:	asr	w8, w8, #2
  40f324:	and	w8, w8, #0x3f
  40f328:	mov	w0, w8
  40f32c:	sxtw	x9, w0
  40f330:	ldr	x10, [sp, #16]
  40f334:	add	x9, x10, x9
  40f338:	ldrb	w8, [x9]
  40f33c:	ldr	x9, [sp, #56]
  40f340:	add	x11, x9, #0x1
  40f344:	str	x11, [sp, #56]
  40f348:	strb	w8, [x9]
  40f34c:	ldr	w8, [sp, #28]
  40f350:	lsl	w8, w8, #4
  40f354:	ldr	x9, [sp, #32]
  40f358:	str	w8, [x9]
  40f35c:	b	40f414 <tigetstr@plt+0xcd54>
  40f360:	ldr	w8, [sp, #28]
  40f364:	ldr	x9, [sp, #32]
  40f368:	ldr	w10, [x9]
  40f36c:	orr	w8, w10, w8, asr #4
  40f370:	and	w8, w8, #0x3f
  40f374:	mov	w0, w8
  40f378:	sxtw	x9, w0
  40f37c:	ldr	x11, [sp, #16]
  40f380:	add	x9, x11, x9
  40f384:	ldrb	w8, [x9]
  40f388:	ldr	x9, [sp, #56]
  40f38c:	add	x12, x9, #0x1
  40f390:	str	x12, [sp, #56]
  40f394:	strb	w8, [x9]
  40f398:	ldr	w8, [sp, #28]
  40f39c:	lsl	w8, w8, #2
  40f3a0:	ldr	x9, [sp, #32]
  40f3a4:	str	w8, [x9]
  40f3a8:	b	40f414 <tigetstr@plt+0xcd54>
  40f3ac:	ldr	w8, [sp, #28]
  40f3b0:	ldr	x9, [sp, #32]
  40f3b4:	ldr	w10, [x9]
  40f3b8:	orr	w8, w10, w8, asr #6
  40f3bc:	and	w8, w8, #0x3f
  40f3c0:	mov	w0, w8
  40f3c4:	sxtw	x9, w0
  40f3c8:	ldr	x11, [sp, #16]
  40f3cc:	add	x9, x11, x9
  40f3d0:	ldrb	w8, [x9]
  40f3d4:	ldr	x9, [sp, #56]
  40f3d8:	add	x12, x9, #0x1
  40f3dc:	str	x12, [sp, #56]
  40f3e0:	strb	w8, [x9]
  40f3e4:	ldr	w8, [sp, #28]
  40f3e8:	and	w8, w8, #0x3f
  40f3ec:	mov	w0, w8
  40f3f0:	sxtw	x9, w0
  40f3f4:	add	x9, x11, x9
  40f3f8:	ldrb	w8, [x9]
  40f3fc:	ldr	x9, [sp, #56]
  40f400:	add	x12, x9, #0x1
  40f404:	str	x12, [sp, #56]
  40f408:	strb	w8, [x9]
  40f40c:	ldr	x9, [sp, #32]
  40f410:	str	wzr, [x9]
  40f414:	ldr	x8, [sp, #56]
  40f418:	mov	w9, #0x0                   	// #0
  40f41c:	strb	w9, [x8]
  40f420:	add	sp, sp, #0x40
  40f424:	ret
  40f428:	sub	sp, sp, #0x40
  40f42c:	stp	x29, x30, [sp, #48]
  40f430:	add	x29, sp, #0x30
  40f434:	mov	x8, #0xffffffffffffffff    	// #-1
  40f438:	stur	x0, [x29, #-8]
  40f43c:	ldur	x9, [x29, #-8]
  40f440:	ldr	x9, [x9, #32]
  40f444:	ldr	x9, [x9, #16]
  40f448:	cmp	x9, x8
  40f44c:	b.eq	40f4c0 <tigetstr@plt+0xce00>  // b.none
  40f450:	ldur	x8, [x29, #-8]
  40f454:	ldr	x8, [x8, #32]
  40f458:	ldr	x8, [x8, #16]
  40f45c:	cbz	x8, 40f4c0 <tigetstr@plt+0xce00>
  40f460:	ldur	x8, [x29, #-8]
  40f464:	ldr	x8, [x8, #32]
  40f468:	ldr	x0, [x8, #16]
  40f46c:	mov	w1, #0x2a                  	// #42
  40f470:	bl	402530 <strchr@plt>
  40f474:	stur	x0, [x29, #-16]
  40f478:	ldur	x8, [x29, #-16]
  40f47c:	cbz	x8, 40f494 <tigetstr@plt+0xcdd4>
  40f480:	ldur	x8, [x29, #-16]
  40f484:	add	x0, x8, #0x1
  40f488:	bl	4022b0 <atoi@plt>
  40f48c:	str	w0, [sp, #24]
  40f490:	b	40f49c <tigetstr@plt+0xcddc>
  40f494:	mov	w8, wzr
  40f498:	str	w8, [sp, #24]
  40f49c:	ldr	w8, [sp, #24]
  40f4a0:	sturh	w8, [x29, #-18]
  40f4a4:	lsl	w8, w8, #16
  40f4a8:	asr	w8, w8, #16
  40f4ac:	cbz	w8, 40f4c0 <tigetstr@plt+0xce00>
  40f4b0:	ldursh	w8, [x29, #-18]
  40f4b4:	ldur	x9, [x29, #-8]
  40f4b8:	ldr	x9, [x9, #24]
  40f4bc:	str	w8, [x9, #136]
  40f4c0:	ldur	x8, [x29, #-8]
  40f4c4:	ldr	x8, [x8, #32]
  40f4c8:	ldr	x8, [x8, #824]
  40f4cc:	mov	x9, #0xffffffffffffffff    	// #-1
  40f4d0:	cmp	x8, x9
  40f4d4:	b.eq	40f548 <tigetstr@plt+0xce88>  // b.none
  40f4d8:	ldur	x8, [x29, #-8]
  40f4dc:	ldr	x8, [x8, #32]
  40f4e0:	ldr	x8, [x8, #824]
  40f4e4:	cbz	x8, 40f548 <tigetstr@plt+0xce88>
  40f4e8:	ldur	x8, [x29, #-8]
  40f4ec:	ldr	x8, [x8, #32]
  40f4f0:	ldr	x0, [x8, #824]
  40f4f4:	mov	w1, #0x2a                  	// #42
  40f4f8:	bl	402530 <strchr@plt>
  40f4fc:	stur	x0, [x29, #-16]
  40f500:	ldur	x8, [x29, #-16]
  40f504:	cbz	x8, 40f51c <tigetstr@plt+0xce5c>
  40f508:	ldur	x8, [x29, #-16]
  40f50c:	add	x0, x8, #0x1
  40f510:	bl	4022b0 <atoi@plt>
  40f514:	str	w0, [sp, #20]
  40f518:	b	40f524 <tigetstr@plt+0xce64>
  40f51c:	mov	w8, wzr
  40f520:	str	w8, [sp, #20]
  40f524:	ldr	w8, [sp, #20]
  40f528:	sturh	w8, [x29, #-18]
  40f52c:	lsl	w8, w8, #16
  40f530:	asr	w8, w8, #16
  40f534:	cbz	w8, 40f548 <tigetstr@plt+0xce88>
  40f538:	ldursh	w8, [x29, #-18]
  40f53c:	ldur	x9, [x29, #-8]
  40f540:	ldr	x9, [x9, #24]
  40f544:	str	w8, [x9, #140]
  40f548:	ldur	x8, [x29, #-8]
  40f54c:	ldr	x8, [x8, #32]
  40f550:	ldr	x8, [x8, #3152]
  40f554:	mov	x9, #0xffffffffffffffff    	// #-1
  40f558:	cmp	x8, x9
  40f55c:	b.eq	40f570 <tigetstr@plt+0xceb0>  // b.none
  40f560:	ldur	x8, [x29, #-8]
  40f564:	ldr	x8, [x8, #32]
  40f568:	ldr	x8, [x8, #3152]
  40f56c:	cbnz	x8, 40f5c0 <tigetstr@plt+0xcf00>
  40f570:	ldur	x8, [x29, #-8]
  40f574:	ldr	x8, [x8, #32]
  40f578:	ldr	x8, [x8, #400]
  40f57c:	mov	x9, #0xffffffffffffffff    	// #-1
  40f580:	cmp	x8, x9
  40f584:	b.eq	40f5c0 <tigetstr@plt+0xcf00>  // b.none
  40f588:	ldur	x8, [x29, #-8]
  40f58c:	ldr	x8, [x8, #32]
  40f590:	ldr	x8, [x8, #400]
  40f594:	cbz	x8, 40f5c0 <tigetstr@plt+0xcf00>
  40f598:	ldur	x8, [x29, #-8]
  40f59c:	ldr	x8, [x8, #32]
  40f5a0:	ldr	x8, [x8, #400]
  40f5a4:	ldur	x9, [x29, #-8]
  40f5a8:	ldr	x9, [x9, #32]
  40f5ac:	str	x8, [x9, #3152]
  40f5b0:	ldur	x8, [x29, #-8]
  40f5b4:	ldr	x8, [x8, #32]
  40f5b8:	mov	x9, xzr
  40f5bc:	str	x9, [x8, #400]
  40f5c0:	ldur	x8, [x29, #-8]
  40f5c4:	ldr	x8, [x8, #32]
  40f5c8:	ldr	x8, [x8, #3160]
  40f5cc:	mov	x9, #0xffffffffffffffff    	// #-1
  40f5d0:	cmp	x8, x9
  40f5d4:	b.eq	40f5e8 <tigetstr@plt+0xcf28>  // b.none
  40f5d8:	ldur	x8, [x29, #-8]
  40f5dc:	ldr	x8, [x8, #32]
  40f5e0:	ldr	x8, [x8, #3160]
  40f5e4:	cbnz	x8, 40f688 <tigetstr@plt+0xcfc8>
  40f5e8:	ldur	x8, [x29, #-8]
  40f5ec:	ldr	x8, [x8, #32]
  40f5f0:	ldr	x8, [x8, #984]
  40f5f4:	mov	x9, #0xffffffffffffffff    	// #-1
  40f5f8:	cmp	x8, x9
  40f5fc:	b.eq	40f688 <tigetstr@plt+0xcfc8>  // b.none
  40f600:	ldur	x8, [x29, #-8]
  40f604:	ldr	x8, [x8, #32]
  40f608:	ldr	x8, [x8, #984]
  40f60c:	cbz	x8, 40f688 <tigetstr@plt+0xcfc8>
  40f610:	ldur	x8, [x29, #-8]
  40f614:	ldr	x8, [x8, #32]
  40f618:	ldr	x8, [x8, #976]
  40f61c:	mov	x9, #0xffffffffffffffff    	// #-1
  40f620:	cmp	x8, x9
  40f624:	b.eq	40f638 <tigetstr@plt+0xcf78>  // b.none
  40f628:	ldur	x8, [x29, #-8]
  40f62c:	ldr	x8, [x8, #32]
  40f630:	ldr	x8, [x8, #976]
  40f634:	cbnz	x8, 40f688 <tigetstr@plt+0xcfc8>
  40f638:	ldur	x8, [x29, #-8]
  40f63c:	ldr	x8, [x8, #32]
  40f640:	ldr	x8, [x8, #992]
  40f644:	mov	x9, #0xffffffffffffffff    	// #-1
  40f648:	cmp	x8, x9
  40f64c:	b.eq	40f660 <tigetstr@plt+0xcfa0>  // b.none
  40f650:	ldur	x8, [x29, #-8]
  40f654:	ldr	x8, [x8, #32]
  40f658:	ldr	x8, [x8, #992]
  40f65c:	cbnz	x8, 40f688 <tigetstr@plt+0xcfc8>
  40f660:	ldur	x8, [x29, #-8]
  40f664:	ldr	x8, [x8, #32]
  40f668:	ldr	x8, [x8, #984]
  40f66c:	ldur	x9, [x29, #-8]
  40f670:	ldr	x9, [x9, #32]
  40f674:	str	x8, [x9, #3160]
  40f678:	ldur	x8, [x29, #-8]
  40f67c:	ldr	x8, [x8, #32]
  40f680:	mov	x9, xzr
  40f684:	str	x9, [x8, #984]
  40f688:	ldur	x8, [x29, #-8]
  40f68c:	ldr	x8, [x8, #24]
  40f690:	ldr	w9, [x8, #132]
  40f694:	mov	w10, #0xffffffff            	// #-1
  40f698:	cmp	w9, w10
  40f69c:	b.ne	40f6f8 <tigetstr@plt+0xd038>  // b.any
  40f6a0:	ldur	x8, [x29, #-8]
  40f6a4:	ldr	x8, [x8, #24]
  40f6a8:	ldr	w9, [x8, #16]
  40f6ac:	mov	w10, #0xffffffff            	// #-1
  40f6b0:	cmp	w9, w10
  40f6b4:	b.eq	40f6f8 <tigetstr@plt+0xd038>  // b.none
  40f6b8:	ldur	x8, [x29, #-8]
  40f6bc:	ldr	x8, [x8, #32]
  40f6c0:	ldr	x8, [x8, #288]
  40f6c4:	mov	x9, #0xffffffffffffffff    	// #-1
  40f6c8:	cmp	x8, x9
  40f6cc:	b.eq	40f6f8 <tigetstr@plt+0xd038>  // b.none
  40f6d0:	ldur	x8, [x29, #-8]
  40f6d4:	ldr	x8, [x8, #32]
  40f6d8:	ldr	x8, [x8, #288]
  40f6dc:	cbz	x8, 40f6f8 <tigetstr@plt+0xd038>
  40f6e0:	ldur	x8, [x29, #-8]
  40f6e4:	ldr	x8, [x8, #24]
  40f6e8:	ldr	w9, [x8, #16]
  40f6ec:	ldur	x8, [x29, #-8]
  40f6f0:	ldr	x8, [x8, #24]
  40f6f4:	str	w9, [x8, #132]
  40f6f8:	ldur	x8, [x29, #-8]
  40f6fc:	ldr	x8, [x8, #32]
  40f700:	ldr	x8, [x8, #824]
  40f704:	mov	x9, #0xffffffffffffffff    	// #-1
  40f708:	mov	w10, #0x0                   	// #0
  40f70c:	cmp	x8, x9
  40f710:	str	w10, [sp, #16]
  40f714:	b.eq	40f754 <tigetstr@plt+0xd094>  // b.none
  40f718:	ldur	x8, [x29, #-8]
  40f71c:	ldr	x8, [x8, #32]
  40f720:	ldr	x8, [x8, #824]
  40f724:	mov	w9, #0x0                   	// #0
  40f728:	str	w9, [sp, #16]
  40f72c:	cbz	x8, 40f754 <tigetstr@plt+0xd094>
  40f730:	ldur	x8, [x29, #-8]
  40f734:	ldr	x8, [x8, #32]
  40f738:	ldr	x1, [x8, #824]
  40f73c:	adrp	x0, 415000 <tigetstr@plt+0x12940>
  40f740:	add	x0, x0, #0xbbe
  40f744:	bl	4024b0 <strcmp@plt>
  40f748:	cmp	w0, #0x0
  40f74c:	cset	w9, eq  // eq = none
  40f750:	str	w9, [sp, #16]
  40f754:	ldr	w8, [sp, #16]
  40f758:	and	w8, w8, #0x1
  40f75c:	ldur	x9, [x29, #-8]
  40f760:	ldr	x9, [x9, #16]
  40f764:	strb	w8, [x9, #41]
  40f768:	ldur	x9, [x29, #-8]
  40f76c:	ldr	x9, [x9, #32]
  40f770:	ldr	x9, [x9, #112]
  40f774:	mov	x10, #0xffffffffffffffff    	// #-1
  40f778:	cmp	x9, x10
  40f77c:	b.eq	40f7f0 <tigetstr@plt+0xd130>  // b.none
  40f780:	ldur	x8, [x29, #-8]
  40f784:	ldr	x8, [x8, #32]
  40f788:	ldr	x8, [x8, #112]
  40f78c:	cbz	x8, 40f7f0 <tigetstr@plt+0xd130>
  40f790:	ldur	x8, [x29, #-8]
  40f794:	ldr	x8, [x8, #32]
  40f798:	ldr	x0, [x8, #112]
  40f79c:	mov	w1, #0x2a                  	// #42
  40f7a0:	bl	402530 <strchr@plt>
  40f7a4:	stur	x0, [x29, #-16]
  40f7a8:	ldur	x8, [x29, #-16]
  40f7ac:	cbz	x8, 40f7c4 <tigetstr@plt+0xd104>
  40f7b0:	ldur	x8, [x29, #-16]
  40f7b4:	add	x0, x8, #0x1
  40f7b8:	bl	4022b0 <atoi@plt>
  40f7bc:	str	w0, [sp, #12]
  40f7c0:	b	40f7cc <tigetstr@plt+0xd10c>
  40f7c4:	mov	w8, wzr
  40f7c8:	str	w8, [sp, #12]
  40f7cc:	ldr	w8, [sp, #12]
  40f7d0:	sturh	w8, [x29, #-18]
  40f7d4:	lsl	w8, w8, #16
  40f7d8:	asr	w8, w8, #16
  40f7dc:	cbz	w8, 40f7f0 <tigetstr@plt+0xd130>
  40f7e0:	ldursh	w8, [x29, #-18]
  40f7e4:	ldur	x9, [x29, #-8]
  40f7e8:	ldr	x9, [x9, #24]
  40f7ec:	str	w8, [x9, #144]
  40f7f0:	ldur	x8, [x29, #-8]
  40f7f4:	ldr	x8, [x8, #32]
  40f7f8:	ldr	x8, [x8, #1072]
  40f7fc:	mov	x9, #0xffffffffffffffff    	// #-1
  40f800:	cmp	x8, x9
  40f804:	b.eq	40f878 <tigetstr@plt+0xd1b8>  // b.none
  40f808:	ldur	x8, [x29, #-8]
  40f80c:	ldr	x8, [x8, #32]
  40f810:	ldr	x8, [x8, #1072]
  40f814:	cbz	x8, 40f878 <tigetstr@plt+0xd1b8>
  40f818:	ldur	x8, [x29, #-8]
  40f81c:	ldr	x8, [x8, #32]
  40f820:	ldr	x0, [x8, #1072]
  40f824:	mov	w1, #0x2a                  	// #42
  40f828:	bl	402530 <strchr@plt>
  40f82c:	stur	x0, [x29, #-16]
  40f830:	ldur	x8, [x29, #-16]
  40f834:	cbz	x8, 40f84c <tigetstr@plt+0xd18c>
  40f838:	ldur	x8, [x29, #-16]
  40f83c:	add	x0, x8, #0x1
  40f840:	bl	4022b0 <atoi@plt>
  40f844:	str	w0, [sp, #8]
  40f848:	b	40f854 <tigetstr@plt+0xd194>
  40f84c:	mov	w8, wzr
  40f850:	str	w8, [sp, #8]
  40f854:	ldr	w8, [sp, #8]
  40f858:	sturh	w8, [x29, #-18]
  40f85c:	lsl	w8, w8, #16
  40f860:	asr	w8, w8, #16
  40f864:	cbz	w8, 40f878 <tigetstr@plt+0xd1b8>
  40f868:	ldursh	w8, [x29, #-18]
  40f86c:	ldur	x9, [x29, #-8]
  40f870:	ldr	x9, [x9, #24]
  40f874:	str	w8, [x9, #148]
  40f878:	ldp	x29, x30, [sp, #48]
  40f87c:	add	sp, sp, #0x40
  40f880:	ret
  40f884:	sub	sp, sp, #0x20
  40f888:	stp	x29, x30, [sp, #16]
  40f88c:	add	x29, sp, #0x10
  40f890:	mov	w8, #0x0                   	// #0
  40f894:	mov	x9, #0xffffffffffffffff    	// #-1
  40f898:	str	x0, [sp, #8]
  40f89c:	strb	w8, [sp, #7]
  40f8a0:	ldr	x10, [sp, #8]
  40f8a4:	ldr	x10, [x10, #32]
  40f8a8:	ldr	x10, [x10, #1168]
  40f8ac:	cmp	x10, x9
  40f8b0:	b.eq	40f908 <tigetstr@plt+0xd248>  // b.none
  40f8b4:	ldr	x8, [sp, #8]
  40f8b8:	ldr	x8, [x8, #32]
  40f8bc:	ldr	x8, [x8, #1168]
  40f8c0:	cbz	x8, 40f908 <tigetstr@plt+0xd248>
  40f8c4:	ldr	x8, [sp, #8]
  40f8c8:	ldr	x8, [x8, #32]
  40f8cc:	ldr	x0, [x8, #1168]
  40f8d0:	bl	410d48 <tigetstr@plt+0xe688>
  40f8d4:	tbnz	w0, #0, 40f900 <tigetstr@plt+0xd240>
  40f8d8:	ldr	x8, [sp, #8]
  40f8dc:	ldr	x8, [x8, #32]
  40f8e0:	mov	x9, xzr
  40f8e4:	str	x9, [x8, #200]
  40f8e8:	ldr	x8, [sp, #8]
  40f8ec:	ldr	x8, [x8, #32]
  40f8f0:	str	x9, [x8, #304]
  40f8f4:	adrp	x0, 415000 <tigetstr@plt+0x12940>
  40f8f8:	add	x0, x0, #0xc86
  40f8fc:	bl	402630 <printf@plt>
  40f900:	mov	w8, #0x1                   	// #1
  40f904:	strb	w8, [sp, #7]
  40f908:	ldrb	w8, [sp, #7]
  40f90c:	and	w0, w8, #0x1
  40f910:	ldp	x29, x30, [sp, #16]
  40f914:	add	sp, sp, #0x20
  40f918:	ret
  40f91c:	sub	sp, sp, #0x50
  40f920:	stp	x29, x30, [sp, #64]
  40f924:	add	x29, sp, #0x40
  40f928:	stur	x0, [x29, #-8]
  40f92c:	stur	w1, [x29, #-12]
  40f930:	stur	wzr, [x29, #-20]
  40f934:	stur	wzr, [x29, #-16]
  40f938:	ldur	w8, [x29, #-16]
  40f93c:	cmp	w8, #0xa
  40f940:	b.gt	40f9e8 <tigetstr@plt+0xd328>
  40f944:	ldur	w2, [x29, #-16]
  40f948:	add	x8, sp, #0x16
  40f94c:	mov	x0, x8
  40f950:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40f954:	add	x1, x1, #0xcaf
  40f958:	str	x8, [sp, #8]
  40f95c:	bl	402220 <sprintf@plt>
  40f960:	ldur	x8, [x29, #-8]
  40f964:	mov	x0, x8
  40f968:	ldr	x1, [sp, #8]
  40f96c:	bl	410e2c <tigetstr@plt+0xe76c>
  40f970:	str	x0, [sp, #32]
  40f974:	ldr	x8, [sp, #32]
  40f978:	mov	x9, #0xffffffffffffffff    	// #-1
  40f97c:	cmp	x8, x9
  40f980:	b.eq	40f9d8 <tigetstr@plt+0xd318>  // b.none
  40f984:	ldr	x8, [sp, #32]
  40f988:	cbz	x8, 40f9d8 <tigetstr@plt+0xd318>
  40f98c:	ldur	x0, [x29, #-8]
  40f990:	ldr	x1, [sp, #32]
  40f994:	bl	410f0c <tigetstr@plt+0xe84c>
  40f998:	tbnz	w0, #0, 40f9a0 <tigetstr@plt+0xd2e0>
  40f99c:	b	40f9d8 <tigetstr@plt+0xd318>
  40f9a0:	ldr	x0, [sp, #32]
  40f9a4:	bl	4021b0 <strlen@plt>
  40f9a8:	add	x8, x0, #0x5
  40f9ac:	ldur	w9, [x29, #-12]
  40f9b0:	subs	w8, w9, w8
  40f9b4:	stur	w8, [x29, #-12]
  40f9b8:	ldur	w8, [x29, #-20]
  40f9bc:	add	w8, w8, #0x1
  40f9c0:	stur	w8, [x29, #-20]
  40f9c4:	ldur	w8, [x29, #-12]
  40f9c8:	cmp	w8, #0x0
  40f9cc:	cset	w8, ge  // ge = tcont
  40f9d0:	tbnz	w8, #0, 40f9d8 <tigetstr@plt+0xd318>
  40f9d4:	b	40f9e8 <tigetstr@plt+0xd328>
  40f9d8:	ldur	w8, [x29, #-16]
  40f9dc:	add	w8, w8, #0x1
  40f9e0:	stur	w8, [x29, #-16]
  40f9e4:	b	40f938 <tigetstr@plt+0xd278>
  40f9e8:	ldur	w0, [x29, #-20]
  40f9ec:	ldp	x29, x30, [sp, #64]
  40f9f0:	add	sp, sp, #0x50
  40f9f4:	ret
  40f9f8:	sub	sp, sp, #0x50
  40f9fc:	stp	x29, x30, [sp, #64]
  40fa00:	add	x29, sp, #0x40
  40fa04:	mov	w8, #0x3c                  	// #60
  40fa08:	stur	x0, [x29, #-8]
  40fa0c:	stur	w1, [x29, #-12]
  40fa10:	stur	wzr, [x29, #-20]
  40fa14:	stur	w8, [x29, #-16]
  40fa18:	ldur	w8, [x29, #-16]
  40fa1c:	cmp	w8, #0x0
  40fa20:	cset	w8, lt  // lt = tstop
  40fa24:	tbnz	w8, #0, 40facc <tigetstr@plt+0xd40c>
  40fa28:	ldur	w2, [x29, #-16]
  40fa2c:	add	x8, sp, #0x16
  40fa30:	mov	x0, x8
  40fa34:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40fa38:	add	x1, x1, #0xcb4
  40fa3c:	str	x8, [sp, #8]
  40fa40:	bl	402220 <sprintf@plt>
  40fa44:	ldur	x8, [x29, #-8]
  40fa48:	mov	x0, x8
  40fa4c:	ldr	x1, [sp, #8]
  40fa50:	bl	410e2c <tigetstr@plt+0xe76c>
  40fa54:	str	x0, [sp, #32]
  40fa58:	ldr	x8, [sp, #32]
  40fa5c:	mov	x9, #0xffffffffffffffff    	// #-1
  40fa60:	cmp	x8, x9
  40fa64:	b.eq	40fabc <tigetstr@plt+0xd3fc>  // b.none
  40fa68:	ldr	x8, [sp, #32]
  40fa6c:	cbz	x8, 40fabc <tigetstr@plt+0xd3fc>
  40fa70:	ldur	x0, [x29, #-8]
  40fa74:	ldr	x1, [sp, #32]
  40fa78:	bl	410f0c <tigetstr@plt+0xe84c>
  40fa7c:	tbnz	w0, #0, 40fa84 <tigetstr@plt+0xd3c4>
  40fa80:	b	40fabc <tigetstr@plt+0xd3fc>
  40fa84:	ldr	x0, [sp, #32]
  40fa88:	bl	4021b0 <strlen@plt>
  40fa8c:	add	x8, x0, #0x5
  40fa90:	ldur	w9, [x29, #-12]
  40fa94:	subs	w8, w9, w8
  40fa98:	stur	w8, [x29, #-12]
  40fa9c:	ldur	w8, [x29, #-20]
  40faa0:	add	w8, w8, #0x1
  40faa4:	stur	w8, [x29, #-20]
  40faa8:	ldur	w8, [x29, #-12]
  40faac:	cmp	w8, #0x0
  40fab0:	cset	w8, ge  // ge = tcont
  40fab4:	tbnz	w8, #0, 40fabc <tigetstr@plt+0xd3fc>
  40fab8:	b	40facc <tigetstr@plt+0xd40c>
  40fabc:	ldur	w8, [x29, #-16]
  40fac0:	subs	w8, w8, #0x1
  40fac4:	stur	w8, [x29, #-16]
  40fac8:	b	40fa18 <tigetstr@plt+0xd358>
  40facc:	ldur	w0, [x29, #-20]
  40fad0:	ldp	x29, x30, [sp, #64]
  40fad4:	add	sp, sp, #0x50
  40fad8:	ret
  40fadc:	stp	x29, x30, [sp, #-32]!
  40fae0:	str	x28, [sp, #16]
  40fae4:	mov	x29, sp
  40fae8:	sub	sp, sp, #0x1, lsl #12
  40faec:	sub	sp, sp, #0x20
  40faf0:	sub	x8, x29, #0x9
  40faf4:	adrp	x9, 427000 <tigetstr@plt+0x24940>
  40faf8:	add	x9, x9, #0x4d0
  40fafc:	stur	x0, [x8, #1]
  40fb00:	and	w10, w1, #0x1
  40fb04:	strb	w10, [x8]
  40fb08:	ldr	w10, [x9]
  40fb0c:	cmp	w10, #0x2
  40fb10:	str	x8, [sp, #8]
  40fb14:	b.eq	40fb2c <tigetstr@plt+0xd46c>  // b.none
  40fb18:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40fb1c:	add	x8, x8, #0x4d0
  40fb20:	ldr	w9, [x8]
  40fb24:	cmp	w9, #0x3
  40fb28:	b.ne	40fb30 <tigetstr@plt+0xd470>  // b.any
  40fb2c:	bl	40fb8c <tigetstr@plt+0xd4cc>
  40fb30:	ldr	x8, [sp, #8]
  40fb34:	ldrb	w9, [x8]
  40fb38:	adrp	x10, 415000 <tigetstr@plt+0x12940>
  40fb3c:	add	x10, x10, #0xbca
  40fb40:	adrp	x11, 415000 <tigetstr@plt+0x12940>
  40fb44:	add	x11, x11, #0xbc5
  40fb48:	tst	w9, #0x1
  40fb4c:	csel	x2, x11, x10, ne  // ne = any
  40fb50:	ldur	x3, [x8, #1]
  40fb54:	add	x10, sp, #0x17
  40fb58:	mov	x0, x10
  40fb5c:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  40fb60:	add	x1, x1, #0xbc0
  40fb64:	str	x10, [sp]
  40fb68:	bl	402220 <sprintf@plt>
  40fb6c:	ldr	x8, [sp]
  40fb70:	mov	x0, x8
  40fb74:	bl	40ddec <tigetstr@plt+0xb72c>
  40fb78:	add	sp, sp, #0x1, lsl #12
  40fb7c:	add	sp, sp, #0x20
  40fb80:	ldr	x28, [sp, #16]
  40fb84:	ldp	x29, x30, [sp], #32
  40fb88:	ret
  40fb8c:	sub	sp, sp, #0x10
  40fb90:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40fb94:	add	x8, x8, #0x518
  40fb98:	str	x8, [sp, #8]
  40fb9c:	ldr	x8, [sp, #8]
  40fba0:	ldr	x9, [x8, #8]
  40fba4:	cmp	x9, #0x0
  40fba8:	cset	w10, ls  // ls = plast
  40fbac:	mov	w11, #0x0                   	// #0
  40fbb0:	str	w11, [sp, #4]
  40fbb4:	tbnz	w10, #0, 40fbd8 <tigetstr@plt+0xd518>
  40fbb8:	ldr	x8, [sp, #8]
  40fbbc:	ldr	x9, [x8]
  40fbc0:	ldr	x10, [x8, #8]
  40fbc4:	subs	x10, x10, #0x1
  40fbc8:	ldrb	w11, [x9, x10]
  40fbcc:	cmp	w11, #0x20
  40fbd0:	cset	w11, eq  // eq = none
  40fbd4:	str	w11, [sp, #4]
  40fbd8:	ldr	w8, [sp, #4]
  40fbdc:	tbnz	w8, #0, 40fbe4 <tigetstr@plt+0xd524>
  40fbe0:	b	40fc08 <tigetstr@plt+0xd548>
  40fbe4:	ldr	x8, [sp, #8]
  40fbe8:	ldr	x9, [x8]
  40fbec:	ldr	x10, [x8, #8]
  40fbf0:	subs	x10, x10, #0x1
  40fbf4:	str	x10, [x8, #8]
  40fbf8:	add	x9, x9, x10
  40fbfc:	mov	w11, #0x0                   	// #0
  40fc00:	strb	w11, [x9]
  40fc04:	b	40fb9c <tigetstr@plt+0xd4dc>
  40fc08:	add	sp, sp, #0x10
  40fc0c:	ret
  40fc10:	sub	sp, sp, #0x30
  40fc14:	stp	x29, x30, [sp, #32]
  40fc18:	add	x29, sp, #0x20
  40fc1c:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40fc20:	add	x8, x8, #0x518
  40fc24:	ldr	x9, [x8, #8]
  40fc28:	str	x8, [sp, #8]
  40fc2c:	cbz	x9, 40fda0 <tigetstr@plt+0xd6e0>
  40fc30:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40fc34:	add	x8, x8, #0x4d0
  40fc38:	ldr	w9, [x8]
  40fc3c:	mov	w10, #0x1                   	// #1
  40fc40:	cmp	w9, #0x2
  40fc44:	str	w10, [sp, #4]
  40fc48:	b.eq	40fc64 <tigetstr@plt+0xd5a4>  // b.none
  40fc4c:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40fc50:	add	x8, x8, #0x4d0
  40fc54:	ldr	w9, [x8]
  40fc58:	cmp	w9, #0x3
  40fc5c:	cset	w9, eq  // eq = none
  40fc60:	str	w9, [sp, #4]
  40fc64:	ldr	w8, [sp, #4]
  40fc68:	mov	w9, #0x1                   	// #1
  40fc6c:	eor	w8, w8, #0x1
  40fc70:	and	w8, w8, w9
  40fc74:	sturb	w8, [x29, #-1]
  40fc78:	ldurb	w8, [x29, #-1]
  40fc7c:	mov	w9, #0x3a                  	// #58
  40fc80:	mov	w10, #0x2c                  	// #44
  40fc84:	tst	w8, #0x1
  40fc88:	csel	w8, w10, w9, ne  // ne = any
  40fc8c:	sturb	w8, [x29, #-2]
  40fc90:	ldr	x11, [sp, #8]
  40fc94:	ldr	x12, [x11, #8]
  40fc98:	subs	w8, w12, #0x1
  40fc9c:	stur	w8, [x29, #-8]
  40fca0:	ldur	w8, [x29, #-8]
  40fca4:	cmp	w8, #0x0
  40fca8:	cset	w8, le
  40fcac:	tbnz	w8, #0, 40fd88 <tigetstr@plt+0xd6c8>
  40fcb0:	ldr	x8, [sp, #8]
  40fcb4:	ldr	x9, [x8]
  40fcb8:	ldursw	x10, [x29, #-8]
  40fcbc:	add	x9, x9, x10
  40fcc0:	ldrb	w11, [x9]
  40fcc4:	sturb	w11, [x29, #-9]
  40fcc8:	ldurb	w11, [x29, #-9]
  40fccc:	cmp	w11, #0xa
  40fcd0:	b.ne	40fcd8 <tigetstr@plt+0xd618>  // b.any
  40fcd4:	b	40fd78 <tigetstr@plt+0xd6b8>
  40fcd8:	bl	4024c0 <__ctype_b_loc@plt>
  40fcdc:	ldr	x8, [x0]
  40fce0:	ldurb	w9, [x29, #-9]
  40fce4:	ldrh	w9, [x8, w9, sxtw #1]
  40fce8:	and	w9, w9, #0x2000
  40fcec:	cbz	w9, 40fd00 <tigetstr@plt+0xd640>
  40fcf0:	ldursw	x8, [x29, #-8]
  40fcf4:	ldr	x9, [sp, #8]
  40fcf8:	str	x8, [x9, #8]
  40fcfc:	b	40fd78 <tigetstr@plt+0xd6b8>
  40fd00:	ldurb	w8, [x29, #-1]
  40fd04:	tbnz	w8, #0, 40fd24 <tigetstr@plt+0xd664>
  40fd08:	ldurb	w8, [x29, #-9]
  40fd0c:	cmp	w8, #0x5c
  40fd10:	b.ne	40fd24 <tigetstr@plt+0xd664>  // b.any
  40fd14:	ldursw	x8, [x29, #-8]
  40fd18:	ldr	x9, [sp, #8]
  40fd1c:	str	x8, [x9, #8]
  40fd20:	b	40fd78 <tigetstr@plt+0xd6b8>
  40fd24:	ldurb	w8, [x29, #-9]
  40fd28:	ldurb	w9, [x29, #-2]
  40fd2c:	cmp	w8, w9
  40fd30:	b.ne	40fd74 <tigetstr@plt+0xd6b4>  // b.any
  40fd34:	ldur	w8, [x29, #-8]
  40fd38:	cbz	w8, 40fd58 <tigetstr@plt+0xd698>
  40fd3c:	ldr	x8, [sp, #8]
  40fd40:	ldr	x9, [x8]
  40fd44:	ldur	w10, [x29, #-8]
  40fd48:	subs	w10, w10, #0x1
  40fd4c:	ldrb	w10, [x9, w10, sxtw]
  40fd50:	cmp	w10, #0x5c
  40fd54:	b.eq	40fd74 <tigetstr@plt+0xd6b4>  // b.none
  40fd58:	ldur	w8, [x29, #-8]
  40fd5c:	add	w8, w8, #0x1
  40fd60:	mov	w0, w8
  40fd64:	sxtw	x9, w0
  40fd68:	ldr	x10, [sp, #8]
  40fd6c:	str	x9, [x10, #8]
  40fd70:	b	40fd78 <tigetstr@plt+0xd6b8>
  40fd74:	b	40fd88 <tigetstr@plt+0xd6c8>
  40fd78:	ldur	w8, [x29, #-8]
  40fd7c:	subs	w8, w8, #0x1
  40fd80:	stur	w8, [x29, #-8]
  40fd84:	b	40fca0 <tigetstr@plt+0xd5e0>
  40fd88:	ldr	x8, [sp, #8]
  40fd8c:	ldr	x9, [x8]
  40fd90:	ldr	x10, [x8, #8]
  40fd94:	add	x9, x9, x10
  40fd98:	mov	w11, #0x0                   	// #0
  40fd9c:	strb	w11, [x9]
  40fda0:	ldr	x8, [sp, #8]
  40fda4:	ldr	x9, [x8]
  40fda8:	cbz	x9, 40fdd0 <tigetstr@plt+0xd710>
  40fdac:	ldr	x8, [sp, #8]
  40fdb0:	ldr	x0, [x8]
  40fdb4:	adrp	x9, 426000 <tigetstr@plt+0x23940>
  40fdb8:	ldr	x9, [x9, #3888]
  40fdbc:	ldr	x1, [x9]
  40fdc0:	bl	4021d0 <fputs@plt>
  40fdc4:	mov	w10, #0xa                   	// #10
  40fdc8:	mov	w0, w10
  40fdcc:	bl	402660 <putchar@plt>
  40fdd0:	ldr	x8, [sp, #8]
  40fdd4:	ldr	x9, [x8, #8]
  40fdd8:	mov	w0, w9
  40fddc:	ldp	x29, x30, [sp, #32]
  40fde0:	add	sp, sp, #0x30
  40fde4:	ret
  40fde8:	sub	sp, sp, #0x90
  40fdec:	stp	x29, x30, [sp, #128]
  40fdf0:	add	x29, sp, #0x80
  40fdf4:	adrp	x8, 426000 <tigetstr@plt+0x23940>
  40fdf8:	ldr	x8, [x8, #3888]
  40fdfc:	adrp	x9, 427000 <tigetstr@plt+0x24940>
  40fe00:	add	x9, x9, #0x4f0
  40fe04:	mov	w10, #0x1                   	// #1
  40fe08:	adrp	x11, 427000 <tigetstr@plt+0x24940>
  40fe0c:	add	x11, x11, #0x4d0
  40fe10:	adrp	x12, 426000 <tigetstr@plt+0x23940>
  40fe14:	ldr	x12, [x12, #3904]
  40fe18:	stur	x0, [x29, #-8]
  40fe1c:	stur	x1, [x29, #-16]
  40fe20:	and	w10, w2, w10
  40fe24:	sturb	w10, [x29, #-17]
  40fe28:	ldurb	w10, [x29, #-17]
  40fe2c:	stur	x8, [x29, #-48]
  40fe30:	stur	x9, [x29, #-56]
  40fe34:	str	x11, [sp, #64]
  40fe38:	str	x12, [sp, #56]
  40fe3c:	tbnz	w10, #0, 40fe54 <tigetstr@plt+0xd794>
  40fe40:	ldur	x8, [x29, #-48]
  40fe44:	ldr	x1, [x8]
  40fe48:	adrp	x0, 415000 <tigetstr@plt+0x12940>
  40fe4c:	add	x0, x0, #0xbce
  40fe50:	bl	4021d0 <fputs@plt>
  40fe54:	stur	wzr, [x29, #-28]
  40fe58:	ldur	w8, [x29, #-28]
  40fe5c:	ldur	x9, [x29, #-16]
  40fe60:	ldrh	w10, [x9, #56]
  40fe64:	cmp	w8, w10
  40fe68:	b.cs	40ffcc <tigetstr@plt+0xd90c>  // b.hs, b.nlast
  40fe6c:	ldur	w8, [x29, #-28]
  40fe70:	cmp	w8, #0x2c
  40fe74:	b.cc	40fe84 <tigetstr@plt+0xd7c4>  // b.lo, b.ul, b.last
  40fe78:	ldur	w8, [x29, #-28]
  40fe7c:	str	w8, [sp, #52]
  40fe80:	b	40fec4 <tigetstr@plt+0xd804>
  40fe84:	ldur	x8, [x29, #-56]
  40fe88:	ldr	w9, [x8]
  40fe8c:	cmp	w9, #0x1
  40fe90:	b.ne	40fea0 <tigetstr@plt+0xd7e0>  // b.any
  40fe94:	ldur	w8, [x29, #-28]
  40fe98:	str	w8, [sp, #48]
  40fe9c:	b	40febc <tigetstr@plt+0xd7fc>
  40fea0:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40fea4:	add	x8, x8, #0x4f8
  40fea8:	ldr	x8, [x8]
  40feac:	ldur	w9, [x29, #-28]
  40feb0:	mov	w10, w9
  40feb4:	ldr	w9, [x8, x10, lsl #2]
  40feb8:	str	w9, [sp, #48]
  40febc:	ldr	w8, [sp, #48]
  40fec0:	str	w8, [sp, #52]
  40fec4:	ldr	w8, [sp, #52]
  40fec8:	stur	w8, [x29, #-24]
  40fecc:	ldur	w8, [x29, #-24]
  40fed0:	cmp	w8, #0x2c
  40fed4:	b.lt	40ff1c <tigetstr@plt+0xd85c>  // b.tstop
  40fed8:	ldur	x8, [x29, #-16]
  40fedc:	ldr	x8, [x8, #48]
  40fee0:	ldur	w9, [x29, #-24]
  40fee4:	ldur	x10, [x29, #-16]
  40fee8:	ldrh	w11, [x10, #56]
  40feec:	ldur	x10, [x29, #-16]
  40fef0:	ldrh	w12, [x10, #62]
  40fef4:	subs	w11, w11, w12
  40fef8:	subs	w9, w9, w11
  40fefc:	mov	w0, w9
  40ff00:	sxtw	x10, w0
  40ff04:	mov	x13, #0x8                   	// #8
  40ff08:	mul	x10, x13, x10
  40ff0c:	add	x8, x8, x10
  40ff10:	ldr	x8, [x8]
  40ff14:	str	x8, [sp, #40]
  40ff18:	b	40ff40 <tigetstr@plt+0xd880>
  40ff1c:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  40ff20:	add	x8, x8, #0x4d8
  40ff24:	ldr	x8, [x8]
  40ff28:	ldursw	x9, [x29, #-24]
  40ff2c:	mov	x10, #0x8                   	// #8
  40ff30:	mul	x9, x10, x9
  40ff34:	add	x8, x8, x9
  40ff38:	ldr	x8, [x8]
  40ff3c:	str	x8, [sp, #40]
  40ff40:	ldr	x8, [sp, #40]
  40ff44:	stur	x8, [x29, #-40]
  40ff48:	ldr	x8, [sp, #64]
  40ff4c:	ldr	w9, [x8]
  40ff50:	cbz	w9, 40ff64 <tigetstr@plt+0xd8a4>
  40ff54:	ldr	x8, [sp, #64]
  40ff58:	ldr	w9, [x8]
  40ff5c:	cmp	w9, #0x1
  40ff60:	b.ne	40ffa4 <tigetstr@plt+0xd8e4>  // b.any
  40ff64:	ldur	x8, [x29, #-56]
  40ff68:	ldr	w9, [x8]
  40ff6c:	cmp	w9, #0x3
  40ff70:	b.eq	40ffa4 <tigetstr@plt+0xd8e4>  // b.none
  40ff74:	ldr	x8, [sp, #56]
  40ff78:	ldrb	w9, [x8]
  40ff7c:	tbnz	w9, #0, 40ffa4 <tigetstr@plt+0xd8e4>
  40ff80:	ldur	x8, [x29, #-40]
  40ff84:	ldrb	w9, [x8]
  40ff88:	cmp	w9, #0x4f
  40ff8c:	b.ne	40ffa4 <tigetstr@plt+0xd8e4>  // b.any
  40ff90:	ldur	x8, [x29, #-40]
  40ff94:	ldrb	w9, [x8, #1]
  40ff98:	cmp	w9, #0x54
  40ff9c:	b.ne	40ffa4 <tigetstr@plt+0xd8e4>  // b.any
  40ffa0:	b	40ffbc <tigetstr@plt+0xd8fc>
  40ffa4:	ldur	x8, [x29, #-8]
  40ffa8:	ldur	w1, [x29, #-24]
  40ffac:	ldur	x2, [x29, #-40]
  40ffb0:	mov	w9, wzr
  40ffb4:	mov	w0, w9
  40ffb8:	blr	x8
  40ffbc:	ldur	w8, [x29, #-28]
  40ffc0:	add	w8, w8, #0x1
  40ffc4:	stur	w8, [x29, #-28]
  40ffc8:	b	40fe58 <tigetstr@plt+0xd798>
  40ffcc:	ldurb	w8, [x29, #-17]
  40ffd0:	tbnz	w8, #0, 40ffe8 <tigetstr@plt+0xd928>
  40ffd4:	ldur	x8, [x29, #-48]
  40ffd8:	ldr	x1, [x8]
  40ffdc:	adrp	x0, 415000 <tigetstr@plt+0x12940>
  40ffe0:	add	x0, x0, #0xbe7
  40ffe4:	bl	4021d0 <fputs@plt>
  40ffe8:	stur	wzr, [x29, #-28]
  40ffec:	ldur	w8, [x29, #-28]
  40fff0:	ldur	x9, [x29, #-16]
  40fff4:	ldrh	w10, [x9, #58]
  40fff8:	cmp	w8, w10
  40fffc:	b.cs	410168 <tigetstr@plt+0xdaa8>  // b.hs, b.nlast
  410000:	ldur	w8, [x29, #-28]
  410004:	cmp	w8, #0x27
  410008:	b.cc	410018 <tigetstr@plt+0xd958>  // b.lo, b.ul, b.last
  41000c:	ldur	w8, [x29, #-28]
  410010:	str	w8, [sp, #36]
  410014:	b	410058 <tigetstr@plt+0xd998>
  410018:	ldur	x8, [x29, #-56]
  41001c:	ldr	w9, [x8]
  410020:	cmp	w9, #0x1
  410024:	b.ne	410034 <tigetstr@plt+0xd974>  // b.any
  410028:	ldur	w8, [x29, #-28]
  41002c:	str	w8, [sp, #32]
  410030:	b	410050 <tigetstr@plt+0xd990>
  410034:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  410038:	add	x8, x8, #0x500
  41003c:	ldr	x8, [x8]
  410040:	ldur	w9, [x29, #-28]
  410044:	mov	w10, w9
  410048:	ldr	w9, [x8, x10, lsl #2]
  41004c:	str	w9, [sp, #32]
  410050:	ldr	w8, [sp, #32]
  410054:	str	w8, [sp, #36]
  410058:	ldr	w8, [sp, #36]
  41005c:	stur	w8, [x29, #-24]
  410060:	ldur	w8, [x29, #-24]
  410064:	cmp	w8, #0x27
  410068:	b.lt	4100bc <tigetstr@plt+0xd9fc>  // b.tstop
  41006c:	ldur	x8, [x29, #-16]
  410070:	ldr	x8, [x8, #48]
  410074:	ldur	w9, [x29, #-24]
  410078:	ldur	x10, [x29, #-16]
  41007c:	ldrh	w11, [x10, #58]
  410080:	ldur	x10, [x29, #-16]
  410084:	ldrh	w12, [x10, #64]
  410088:	subs	w11, w11, w12
  41008c:	subs	w9, w9, w11
  410090:	ldur	x10, [x29, #-16]
  410094:	ldrh	w11, [x10, #62]
  410098:	add	w9, w9, w11
  41009c:	mov	w0, w9
  4100a0:	sxtw	x10, w0
  4100a4:	mov	x13, #0x8                   	// #8
  4100a8:	mul	x10, x13, x10
  4100ac:	add	x8, x8, x10
  4100b0:	ldr	x8, [x8]
  4100b4:	str	x8, [sp, #24]
  4100b8:	b	4100e0 <tigetstr@plt+0xda20>
  4100bc:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  4100c0:	add	x8, x8, #0x4e0
  4100c4:	ldr	x8, [x8]
  4100c8:	ldursw	x9, [x29, #-24]
  4100cc:	mov	x10, #0x8                   	// #8
  4100d0:	mul	x9, x10, x9
  4100d4:	add	x8, x8, x9
  4100d8:	ldr	x8, [x8]
  4100dc:	str	x8, [sp, #24]
  4100e0:	ldr	x8, [sp, #24]
  4100e4:	stur	x8, [x29, #-40]
  4100e8:	ldr	x8, [sp, #64]
  4100ec:	ldr	w9, [x8]
  4100f0:	cbz	w9, 410104 <tigetstr@plt+0xda44>
  4100f4:	ldr	x8, [sp, #64]
  4100f8:	ldr	w9, [x8]
  4100fc:	cmp	w9, #0x1
  410100:	b.ne	410144 <tigetstr@plt+0xda84>  // b.any
  410104:	ldur	x8, [x29, #-56]
  410108:	ldr	w9, [x8]
  41010c:	cmp	w9, #0x3
  410110:	b.eq	410144 <tigetstr@plt+0xda84>  // b.none
  410114:	ldr	x8, [sp, #56]
  410118:	ldrb	w9, [x8]
  41011c:	tbnz	w9, #0, 410144 <tigetstr@plt+0xda84>
  410120:	ldur	x8, [x29, #-40]
  410124:	ldrb	w9, [x8]
  410128:	cmp	w9, #0x4f
  41012c:	b.ne	410144 <tigetstr@plt+0xda84>  // b.any
  410130:	ldur	x8, [x29, #-40]
  410134:	ldrb	w9, [x8, #1]
  410138:	cmp	w9, #0x54
  41013c:	b.ne	410144 <tigetstr@plt+0xda84>  // b.any
  410140:	b	410158 <tigetstr@plt+0xda98>
  410144:	ldur	x8, [x29, #-8]
  410148:	ldur	w1, [x29, #-24]
  41014c:	ldur	x2, [x29, #-40]
  410150:	mov	w0, #0x1                   	// #1
  410154:	blr	x8
  410158:	ldur	w8, [x29, #-28]
  41015c:	add	w8, w8, #0x1
  410160:	stur	w8, [x29, #-28]
  410164:	b	40ffec <tigetstr@plt+0xd92c>
  410168:	ldurb	w8, [x29, #-17]
  41016c:	tbnz	w8, #0, 410184 <tigetstr@plt+0xdac4>
  410170:	ldur	x8, [x29, #-48]
  410174:	ldr	x1, [x8]
  410178:	adrp	x0, 415000 <tigetstr@plt+0x12940>
  41017c:	add	x0, x0, #0xbff
  410180:	bl	4021d0 <fputs@plt>
  410184:	stur	wzr, [x29, #-28]
  410188:	ldur	w8, [x29, #-28]
  41018c:	ldur	x9, [x29, #-16]
  410190:	ldrh	w10, [x9, #60]
  410194:	cmp	w8, w10
  410198:	b.cs	410310 <tigetstr@plt+0xdc50>  // b.hs, b.nlast
  41019c:	ldur	w8, [x29, #-28]
  4101a0:	cmp	w8, #0x19e
  4101a4:	b.cc	4101b4 <tigetstr@plt+0xdaf4>  // b.lo, b.ul, b.last
  4101a8:	ldur	w8, [x29, #-28]
  4101ac:	str	w8, [sp, #20]
  4101b0:	b	4101f4 <tigetstr@plt+0xdb34>
  4101b4:	ldur	x8, [x29, #-56]
  4101b8:	ldr	w9, [x8]
  4101bc:	cmp	w9, #0x1
  4101c0:	b.ne	4101d0 <tigetstr@plt+0xdb10>  // b.any
  4101c4:	ldur	w8, [x29, #-28]
  4101c8:	str	w8, [sp, #16]
  4101cc:	b	4101ec <tigetstr@plt+0xdb2c>
  4101d0:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  4101d4:	add	x8, x8, #0x508
  4101d8:	ldr	x8, [x8]
  4101dc:	ldur	w9, [x29, #-28]
  4101e0:	mov	w10, w9
  4101e4:	ldr	w9, [x8, x10, lsl #2]
  4101e8:	str	w9, [sp, #16]
  4101ec:	ldr	w8, [sp, #16]
  4101f0:	str	w8, [sp, #20]
  4101f4:	ldr	w8, [sp, #20]
  4101f8:	stur	w8, [x29, #-24]
  4101fc:	ldur	w8, [x29, #-24]
  410200:	cmp	w8, #0x19e
  410204:	b.lt	410264 <tigetstr@plt+0xdba4>  // b.tstop
  410208:	ldur	x8, [x29, #-16]
  41020c:	ldr	x8, [x8, #48]
  410210:	ldur	w9, [x29, #-24]
  410214:	ldur	x10, [x29, #-16]
  410218:	ldrh	w11, [x10, #60]
  41021c:	ldur	x10, [x29, #-16]
  410220:	ldrh	w12, [x10, #66]
  410224:	subs	w11, w11, w12
  410228:	subs	w9, w9, w11
  41022c:	ldur	x10, [x29, #-16]
  410230:	ldrh	w11, [x10, #64]
  410234:	ldur	x10, [x29, #-16]
  410238:	ldrh	w12, [x10, #62]
  41023c:	add	w11, w11, w12
  410240:	add	w9, w9, w11
  410244:	mov	w0, w9
  410248:	sxtw	x10, w0
  41024c:	mov	x13, #0x8                   	// #8
  410250:	mul	x10, x13, x10
  410254:	add	x8, x8, x10
  410258:	ldr	x8, [x8]
  41025c:	str	x8, [sp, #8]
  410260:	b	410288 <tigetstr@plt+0xdbc8>
  410264:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  410268:	add	x8, x8, #0x4e8
  41026c:	ldr	x8, [x8]
  410270:	ldursw	x9, [x29, #-24]
  410274:	mov	x10, #0x8                   	// #8
  410278:	mul	x9, x10, x9
  41027c:	add	x8, x8, x9
  410280:	ldr	x8, [x8]
  410284:	str	x8, [sp, #8]
  410288:	ldr	x8, [sp, #8]
  41028c:	stur	x8, [x29, #-40]
  410290:	ldr	x8, [sp, #64]
  410294:	ldr	w9, [x8]
  410298:	cbz	w9, 4102ac <tigetstr@plt+0xdbec>
  41029c:	ldr	x8, [sp, #64]
  4102a0:	ldr	w9, [x8]
  4102a4:	cmp	w9, #0x1
  4102a8:	b.ne	4102ec <tigetstr@plt+0xdc2c>  // b.any
  4102ac:	ldur	x8, [x29, #-56]
  4102b0:	ldr	w9, [x8]
  4102b4:	cmp	w9, #0x3
  4102b8:	b.eq	4102ec <tigetstr@plt+0xdc2c>  // b.none
  4102bc:	ldr	x8, [sp, #56]
  4102c0:	ldrb	w9, [x8]
  4102c4:	tbnz	w9, #0, 4102ec <tigetstr@plt+0xdc2c>
  4102c8:	ldur	x8, [x29, #-40]
  4102cc:	ldrb	w9, [x8]
  4102d0:	cmp	w9, #0x4f
  4102d4:	b.ne	4102ec <tigetstr@plt+0xdc2c>  // b.any
  4102d8:	ldur	x8, [x29, #-40]
  4102dc:	ldrb	w9, [x8, #1]
  4102e0:	cmp	w9, #0x54
  4102e4:	b.ne	4102ec <tigetstr@plt+0xdc2c>  // b.any
  4102e8:	b	410300 <tigetstr@plt+0xdc40>
  4102ec:	ldur	x8, [x29, #-8]
  4102f0:	ldur	w1, [x29, #-24]
  4102f4:	ldur	x2, [x29, #-40]
  4102f8:	mov	w0, #0x2                   	// #2
  4102fc:	blr	x8
  410300:	ldur	w8, [x29, #-28]
  410304:	add	w8, w8, #0x1
  410308:	stur	w8, [x29, #-28]
  41030c:	b	410188 <tigetstr@plt+0xdac8>
  410310:	ldur	x8, [x29, #-8]
  410314:	mov	w0, #0x3                   	// #3
  410318:	mov	w9, wzr
  41031c:	mov	w1, w9
  410320:	adrp	x2, 415000 <tigetstr@plt+0x12940>
  410324:	add	x2, x2, #0xc17
  410328:	blr	x8
  41032c:	ldp	x29, x30, [sp, #128]
  410330:	add	sp, sp, #0x90
  410334:	ret
  410338:	sub	sp, sp, #0x150
  41033c:	stp	x29, x30, [sp, #304]
  410340:	str	x28, [sp, #320]
  410344:	add	x29, sp, #0x130
  410348:	sub	x8, x29, #0x18
  41034c:	mov	x9, #0xffffffffffffffff    	// #-1
  410350:	str	x0, [x8, #16]
  410354:	ldr	x10, [x8, #16]
  410358:	ldr	x10, [x10, #32]
  41035c:	ldr	x10, [x10, #1168]
  410360:	cmp	x10, x9
  410364:	str	x8, [sp]
  410368:	b.eq	4105f4 <tigetstr@plt+0xdf34>  // b.none
  41036c:	ldr	x8, [sp]
  410370:	ldr	x9, [x8, #16]
  410374:	ldr	x9, [x9, #32]
  410378:	ldr	x9, [x9, #1168]
  41037c:	cbz	x9, 4105f4 <tigetstr@plt+0xdf34>
  410380:	mov	w8, #0x0                   	// #0
  410384:	strb	w8, [sp, #23]
  410388:	strb	w8, [sp, #11]
  41038c:	ldr	x9, [sp]
  410390:	str	xzr, [x9, #8]
  410394:	str	wzr, [sp, #16]
  410398:	ldr	x8, [sp]
  41039c:	ldr	x9, [x8, #16]
  4103a0:	ldr	x9, [x9, #32]
  4103a4:	ldr	x9, [x9, #1168]
  4103a8:	ldr	x10, [x8, #8]
  4103ac:	ldrb	w11, [x9, x10]
  4103b0:	cbz	w11, 41043c <tigetstr@plt+0xdd7c>
  4103b4:	ldr	x8, [sp]
  4103b8:	ldr	x9, [x8, #16]
  4103bc:	ldr	x9, [x9, #32]
  4103c0:	ldr	x9, [x9, #1168]
  4103c4:	ldr	x10, [x8, #8]
  4103c8:	ldrb	w11, [x9, x10]
  4103cc:	str	w11, [sp, #12]
  4103d0:	ldr	w11, [sp, #16]
  4103d4:	ldr	w12, [sp, #12]
  4103d8:	cmp	w11, w12
  4103dc:	b.cc	4103ec <tigetstr@plt+0xdd2c>  // b.lo, b.ul, b.last
  4103e0:	mov	w8, #0x1                   	// #1
  4103e4:	strb	w8, [sp, #11]
  4103e8:	b	41043c <tigetstr@plt+0xdd7c>
  4103ec:	ldr	w8, [sp, #12]
  4103f0:	str	w8, [sp, #16]
  4103f4:	ldr	x9, [sp]
  4103f8:	ldr	x10, [x9, #16]
  4103fc:	ldr	x10, [x10, #32]
  410400:	ldr	x10, [x10, #1168]
  410404:	ldr	x11, [x9, #8]
  410408:	add	x11, x11, #0x1
  41040c:	add	x10, x10, x11
  410410:	ldrb	w8, [x10]
  410414:	cbz	w8, 410428 <tigetstr@plt+0xdd68>
  410418:	ldr	x8, [sp]
  41041c:	ldr	x9, [x8, #8]
  410420:	add	x9, x9, #0x1
  410424:	str	x9, [x8, #8]
  410428:	ldr	x8, [sp]
  41042c:	ldr	x9, [x8, #8]
  410430:	add	x9, x9, #0x1
  410434:	str	x9, [x8, #8]
  410438:	b	410398 <tigetstr@plt+0xdcd8>
  41043c:	ldrb	w8, [sp, #11]
  410440:	tbnz	w8, #0, 410448 <tigetstr@plt+0xdd88>
  410444:	b	4105f4 <tigetstr@plt+0xdf34>
  410448:	add	x0, sp, #0x18
  41044c:	mov	w8, wzr
  410450:	mov	w1, w8
  410454:	mov	x2, #0x100                 	// #256
  410458:	bl	402340 <memset@plt>
  41045c:	ldr	x9, [sp]
  410460:	str	xzr, [x9, #8]
  410464:	ldr	x8, [sp]
  410468:	ldr	x9, [x8, #16]
  41046c:	ldr	x9, [x9, #32]
  410470:	ldr	x9, [x9, #1168]
  410474:	ldr	x10, [x8, #8]
  410478:	ldrb	w11, [x9, x10]
  41047c:	cbz	w11, 410504 <tigetstr@plt+0xde44>
  410480:	ldr	x8, [sp]
  410484:	ldr	x9, [x8, #16]
  410488:	ldr	x9, [x9, #32]
  41048c:	ldr	x9, [x9, #1168]
  410490:	ldr	x10, [x8, #8]
  410494:	ldrb	w11, [x9, x10]
  410498:	str	w11, [sp, #16]
  41049c:	ldr	x9, [x8, #16]
  4104a0:	ldr	x9, [x9, #32]
  4104a4:	ldr	x9, [x9, #1168]
  4104a8:	ldr	x10, [x8, #8]
  4104ac:	add	x10, x10, #0x1
  4104b0:	ldrb	w11, [x9, x10]
  4104b4:	str	w11, [sp, #12]
  4104b8:	cbz	w11, 4104e8 <tigetstr@plt+0xde28>
  4104bc:	ldr	w8, [sp, #12]
  4104c0:	ldr	w9, [sp, #16]
  4104c4:	mov	w10, w9
  4104c8:	add	x11, sp, #0x18
  4104cc:	add	x10, x11, x10
  4104d0:	strb	w8, [x10]
  4104d4:	ldr	x10, [sp]
  4104d8:	ldr	x11, [x10, #8]
  4104dc:	add	x11, x11, #0x1
  4104e0:	str	x11, [x10, #8]
  4104e4:	b	4104f0 <tigetstr@plt+0xde30>
  4104e8:	ldr	w8, [sp, #16]
  4104ec:	strb	w8, [sp, #23]
  4104f0:	ldr	x8, [sp]
  4104f4:	ldr	x9, [x8, #8]
  4104f8:	add	x9, x9, #0x1
  4104fc:	str	x9, [x8, #8]
  410500:	b	410464 <tigetstr@plt+0xdda4>
  410504:	ldr	x8, [sp]
  410508:	str	xzr, [x8]
  41050c:	str	xzr, [x8, #8]
  410510:	ldr	x8, [sp]
  410514:	ldr	x9, [x8, #8]
  410518:	cmp	x9, #0x100
  41051c:	b.cs	4105a4 <tigetstr@plt+0xdee4>  // b.hs, b.nlast
  410520:	ldr	x8, [sp]
  410524:	ldr	x9, [x8, #8]
  410528:	add	x10, sp, #0x18
  41052c:	add	x9, x10, x9
  410530:	ldrb	w11, [x9]
  410534:	cbz	w11, 410590 <tigetstr@plt+0xded0>
  410538:	ldr	x8, [sp]
  41053c:	ldr	x9, [x8, #8]
  410540:	ldr	x10, [x8, #16]
  410544:	ldr	x10, [x10, #32]
  410548:	ldr	x10, [x10, #1168]
  41054c:	ldr	x11, [x8]
  410550:	add	x12, x11, #0x1
  410554:	str	x12, [x8]
  410558:	add	x10, x10, x11
  41055c:	strb	w9, [x10]
  410560:	ldr	x10, [x8, #8]
  410564:	add	x11, sp, #0x18
  410568:	add	x10, x11, x10
  41056c:	ldrb	w9, [x10]
  410570:	ldr	x10, [x8, #16]
  410574:	ldr	x10, [x10, #32]
  410578:	ldr	x10, [x10, #1168]
  41057c:	ldr	x11, [x8]
  410580:	add	x12, x11, #0x1
  410584:	str	x12, [x8]
  410588:	add	x10, x10, x11
  41058c:	strb	w9, [x10]
  410590:	ldr	x8, [sp]
  410594:	ldr	x9, [x8, #8]
  410598:	add	x9, x9, #0x1
  41059c:	str	x9, [x8, #8]
  4105a0:	b	410510 <tigetstr@plt+0xde50>
  4105a4:	ldrb	w8, [sp, #23]
  4105a8:	cbz	w8, 4105d4 <tigetstr@plt+0xdf14>
  4105ac:	ldrb	w8, [sp, #23]
  4105b0:	ldr	x9, [sp]
  4105b4:	ldr	x10, [x9, #16]
  4105b8:	ldr	x10, [x10, #32]
  4105bc:	ldr	x10, [x10, #1168]
  4105c0:	ldr	x11, [x9]
  4105c4:	add	x12, x11, #0x1
  4105c8:	str	x12, [x9]
  4105cc:	add	x10, x10, x11
  4105d0:	strb	w8, [x10]
  4105d4:	ldr	x8, [sp]
  4105d8:	ldr	x9, [x8, #16]
  4105dc:	ldr	x9, [x9, #32]
  4105e0:	ldr	x9, [x9, #1168]
  4105e4:	ldr	x10, [x8]
  4105e8:	add	x9, x9, x10
  4105ec:	mov	w11, #0x0                   	// #0
  4105f0:	strb	w11, [x9]
  4105f4:	ldr	x28, [sp, #320]
  4105f8:	ldp	x29, x30, [sp, #304]
  4105fc:	add	sp, sp, #0x150
  410600:	ret
  410604:	sub	sp, sp, #0x30
  410608:	stp	x29, x30, [sp, #32]
  41060c:	add	x29, sp, #0x20
  410610:	stur	x0, [x29, #-8]
  410614:	str	x1, [sp, #16]
  410618:	str	x2, [sp, #8]
  41061c:	ldr	x8, [sp, #8]
  410620:	ldur	x9, [x29, #-8]
  410624:	ldr	x9, [x9, #8]
  410628:	add	x8, x8, x9
  41062c:	add	x8, x8, #0x1
  410630:	str	x8, [sp]
  410634:	ldr	x8, [sp]
  410638:	ldur	x9, [x29, #-8]
  41063c:	ldr	x9, [x9, #16]
  410640:	cmp	x8, x9
  410644:	b.ls	41069c <tigetstr@plt+0xdfdc>  // b.plast
  410648:	ldr	x8, [sp]
  41064c:	add	x8, x8, #0x400
  410650:	ldur	x9, [x29, #-8]
  410654:	ldr	x10, [x9, #16]
  410658:	add	x8, x10, x8
  41065c:	str	x8, [x9, #16]
  410660:	ldur	x8, [x29, #-8]
  410664:	ldr	x0, [x8]
  410668:	ldur	x8, [x29, #-8]
  41066c:	ldr	x8, [x8, #16]
  410670:	mov	x9, #0x1                   	// #1
  410674:	mul	x1, x8, x9
  410678:	bl	402270 <_nc_doalloc@plt>
  41067c:	ldur	x8, [x29, #-8]
  410680:	str	x0, [x8]
  410684:	ldur	x8, [x29, #-8]
  410688:	ldr	x8, [x8]
  41068c:	cbnz	x8, 41069c <tigetstr@plt+0xdfdc>
  410690:	adrp	x0, 415000 <tigetstr@plt+0x12940>
  410694:	add	x0, x0, #0xc1b
  410698:	bl	4106fc <tigetstr@plt+0xe03c>
  41069c:	ldur	x8, [x29, #-8]
  4106a0:	ldr	x8, [x8]
  4106a4:	ldur	x9, [x29, #-8]
  4106a8:	ldr	x9, [x9, #8]
  4106ac:	add	x0, x8, x9
  4106b0:	ldr	x1, [sp, #16]
  4106b4:	ldr	x8, [sp, #8]
  4106b8:	add	x2, x8, #0x1
  4106bc:	bl	402610 <strncpy@plt>
  4106c0:	ldr	x8, [sp, #8]
  4106c4:	ldur	x9, [x29, #-8]
  4106c8:	ldr	x10, [x9, #8]
  4106cc:	add	x8, x10, x8
  4106d0:	str	x8, [x9, #8]
  4106d4:	ldur	x8, [x29, #-8]
  4106d8:	ldr	x8, [x8]
  4106dc:	ldur	x9, [x29, #-8]
  4106e0:	ldr	x9, [x9, #8]
  4106e4:	add	x8, x8, x9
  4106e8:	mov	w11, #0x0                   	// #0
  4106ec:	strb	w11, [x8]
  4106f0:	ldp	x29, x30, [sp, #32]
  4106f4:	add	sp, sp, #0x30
  4106f8:	ret
  4106fc:	sub	sp, sp, #0x20
  410700:	stp	x29, x30, [sp, #16]
  410704:	add	x29, sp, #0x10
  410708:	mov	w8, #0x1                   	// #1
  41070c:	str	x0, [sp, #8]
  410710:	ldr	x0, [sp, #8]
  410714:	str	w8, [sp, #4]
  410718:	bl	402200 <perror@plt>
  41071c:	ldr	w0, [sp, #4]
  410720:	bl	4021e0 <exit@plt>
  410724:	sub	sp, sp, #0x50
  410728:	stp	x29, x30, [sp, #64]
  41072c:	add	x29, sp, #0x40
  410730:	adrp	x8, 415000 <tigetstr@plt+0x12940>
  410734:	add	x8, x8, #0xc34
  410738:	mov	x9, xzr
  41073c:	stur	x0, [x29, #-8]
  410740:	stur	x8, [x29, #-16]
  410744:	ldur	x0, [x29, #-8]
  410748:	str	x9, [sp]
  41074c:	bl	4021b0 <strlen@plt>
  410750:	stur	x0, [x29, #-24]
  410754:	ldur	x0, [x29, #-16]
  410758:	bl	4021b0 <strlen@plt>
  41075c:	str	x0, [sp, #32]
  410760:	ldr	x8, [sp]
  410764:	str	x8, [sp, #24]
  410768:	str	wzr, [sp, #20]
  41076c:	ldr	w8, [sp, #20]
  410770:	cmp	w8, #0x2
  410774:	b.ge	410890 <tigetstr@plt+0xe1d0>  // b.tcont
  410778:	str	wzr, [sp, #12]
  41077c:	str	wzr, [sp, #16]
  410780:	ldur	x8, [x29, #-8]
  410784:	ldrsw	x9, [sp, #16]
  410788:	ldrb	w10, [x8, x9]
  41078c:	cbz	w10, 41083c <tigetstr@plt+0xe17c>
  410790:	ldur	x8, [x29, #-8]
  410794:	ldrsw	x9, [sp, #16]
  410798:	ldrb	w10, [x8, x9]
  41079c:	cmp	w10, #0x20
  4107a0:	b.ne	4107e8 <tigetstr@plt+0xe128>  // b.any
  4107a4:	ldr	w8, [sp, #20]
  4107a8:	cbz	w8, 4107d4 <tigetstr@plt+0xe114>
  4107ac:	ldr	x8, [sp, #24]
  4107b0:	ldrsw	x9, [sp, #12]
  4107b4:	add	x0, x8, x9
  4107b8:	ldur	x1, [x29, #-16]
  4107bc:	bl	402560 <strcpy@plt>
  4107c0:	ldr	x8, [sp, #32]
  4107c4:	ldr	w10, [sp, #12]
  4107c8:	add	w8, w10, w8
  4107cc:	str	w8, [sp, #12]
  4107d0:	b	4107e4 <tigetstr@plt+0xe124>
  4107d4:	ldr	x8, [sp, #32]
  4107d8:	ldur	x9, [x29, #-24]
  4107dc:	add	x8, x9, x8
  4107e0:	stur	x8, [x29, #-24]
  4107e4:	b	41082c <tigetstr@plt+0xe16c>
  4107e8:	ldr	w8, [sp, #20]
  4107ec:	cbz	w8, 410820 <tigetstr@plt+0xe160>
  4107f0:	ldur	x8, [x29, #-8]
  4107f4:	ldrsw	x9, [sp, #16]
  4107f8:	add	x8, x8, x9
  4107fc:	ldrb	w10, [x8]
  410800:	ldr	x8, [sp, #24]
  410804:	ldrsw	x9, [sp, #12]
  410808:	mov	w11, w9
  41080c:	add	w11, w11, #0x1
  410810:	str	w11, [sp, #12]
  410814:	add	x8, x8, x9
  410818:	strb	w10, [x8]
  41081c:	b	41082c <tigetstr@plt+0xe16c>
  410820:	ldr	w8, [sp, #12]
  410824:	add	w8, w8, #0x1
  410828:	str	w8, [sp, #12]
  41082c:	ldr	w8, [sp, #16]
  410830:	add	w8, w8, #0x1
  410834:	str	w8, [sp, #16]
  410838:	b	410780 <tigetstr@plt+0xe0c0>
  41083c:	ldr	w8, [sp, #20]
  410840:	cbz	w8, 41085c <tigetstr@plt+0xe19c>
  410844:	ldr	x8, [sp, #24]
  410848:	ldrsw	x9, [sp, #12]
  41084c:	add	x8, x8, x9
  410850:	mov	w10, #0x0                   	// #0
  410854:	strb	w10, [x8]
  410858:	b	410880 <tigetstr@plt+0xe1c0>
  41085c:	ldur	x8, [x29, #-24]
  410860:	add	x0, x8, #0x1
  410864:	bl	4022d0 <malloc@plt>
  410868:	str	x0, [sp, #24]
  41086c:	ldr	x8, [sp, #24]
  410870:	cbnz	x8, 410880 <tigetstr@plt+0xe1c0>
  410874:	adrp	x0, 415000 <tigetstr@plt+0x12940>
  410878:	add	x0, x0, #0xc37
  41087c:	bl	4106fc <tigetstr@plt+0xe03c>
  410880:	ldr	w8, [sp, #20]
  410884:	add	w8, w8, #0x1
  410888:	str	w8, [sp, #20]
  41088c:	b	41076c <tigetstr@plt+0xe0ac>
  410890:	ldr	x0, [sp, #24]
  410894:	ldp	x29, x30, [sp, #64]
  410898:	add	sp, sp, #0x50
  41089c:	ret
  4108a0:	sub	sp, sp, #0x40
  4108a4:	stp	x29, x30, [sp, #48]
  4108a8:	add	x29, sp, #0x30
  4108ac:	stur	x0, [x29, #-8]
  4108b0:	stur	w1, [x29, #-12]
  4108b4:	stur	w2, [x29, #-16]
  4108b8:	ldur	w8, [x29, #-16]
  4108bc:	stur	w8, [x29, #-20]
  4108c0:	ldur	w8, [x29, #-16]
  4108c4:	cmp	w8, #0x0
  4108c8:	cset	w8, le
  4108cc:	tbnz	w8, #0, 410a50 <tigetstr@plt+0xe390>
  4108d0:	ldur	w8, [x29, #-16]
  4108d4:	str	w8, [sp, #20]
  4108d8:	ldur	w8, [x29, #-16]
  4108dc:	subs	w8, w8, #0x1
  4108e0:	str	w8, [sp, #24]
  4108e4:	ldr	w8, [sp, #24]
  4108e8:	cmp	w8, #0x0
  4108ec:	cset	w8, le
  4108f0:	tbnz	w8, #0, 410990 <tigetstr@plt+0xe2d0>
  4108f4:	ldur	x8, [x29, #-8]
  4108f8:	ldur	w9, [x29, #-12]
  4108fc:	ldr	w10, [sp, #24]
  410900:	add	w9, w9, w10
  410904:	ldrb	w9, [x8, w9, sxtw]
  410908:	str	w9, [sp, #16]
  41090c:	ldr	w9, [sp, #16]
  410910:	cmp	w9, #0x5c
  410914:	b.ne	410964 <tigetstr@plt+0xe2a4>  // b.any
  410918:	ldr	w8, [sp, #24]
  41091c:	cmp	w8, #0x0
  410920:	cset	w8, le
  410924:	tbnz	w8, #0, 410958 <tigetstr@plt+0xe298>
  410928:	ldur	x8, [x29, #-8]
  41092c:	ldur	w9, [x29, #-12]
  410930:	ldr	w10, [sp, #24]
  410934:	add	w9, w9, w10
  410938:	subs	w9, w9, #0x1
  41093c:	ldrb	w9, [x8, w9, sxtw]
  410940:	ldr	w10, [sp, #16]
  410944:	cmp	w9, w10
  410948:	b.ne	410958 <tigetstr@plt+0xe298>  // b.any
  41094c:	ldr	w8, [sp, #24]
  410950:	subs	w8, w8, #0x1
  410954:	str	w8, [sp, #24]
  410958:	ldr	w8, [sp, #24]
  41095c:	str	w8, [sp, #20]
  410960:	b	410990 <tigetstr@plt+0xe2d0>
  410964:	bl	4024c0 <__ctype_b_loc@plt>
  410968:	ldr	x8, [x0]
  41096c:	ldrsw	x9, [sp, #16]
  410970:	ldrh	w10, [x8, x9, lsl #1]
  410974:	and	w10, w10, #0x8
  410978:	cbnz	w10, 410980 <tigetstr@plt+0xe2c0>
  41097c:	b	410990 <tigetstr@plt+0xe2d0>
  410980:	ldr	w8, [sp, #24]
  410984:	subs	w8, w8, #0x1
  410988:	str	w8, [sp, #24]
  41098c:	b	4108e4 <tigetstr@plt+0xe224>
  410990:	ldr	w8, [sp, #20]
  410994:	ldur	w9, [x29, #-16]
  410998:	cmp	w8, w9
  41099c:	b.ge	4109ac <tigetstr@plt+0xe2ec>  // b.tcont
  4109a0:	ldr	w8, [sp, #20]
  4109a4:	stur	w8, [x29, #-20]
  4109a8:	b	410a50 <tigetstr@plt+0xe390>
  4109ac:	ldur	w8, [x29, #-16]
  4109b0:	subs	w8, w8, #0x1
  4109b4:	str	w8, [sp, #24]
  4109b8:	ldr	w8, [sp, #24]
  4109bc:	cmp	w8, #0x0
  4109c0:	cset	w8, le
  4109c4:	tbnz	w8, #0, 410a38 <tigetstr@plt+0xe378>
  4109c8:	ldur	x8, [x29, #-8]
  4109cc:	ldur	w9, [x29, #-12]
  4109d0:	ldr	w10, [sp, #24]
  4109d4:	add	w9, w9, w10
  4109d8:	ldrb	w9, [x8, w9, sxtw]
  4109dc:	str	w9, [sp, #12]
  4109e0:	ldr	w9, [sp, #12]
  4109e4:	cmp	w9, #0x25
  4109e8:	b.ne	410a28 <tigetstr@plt+0xe368>  // b.any
  4109ec:	ldur	x0, [x29, #-8]
  4109f0:	ldur	w8, [x29, #-12]
  4109f4:	ldr	w9, [sp, #24]
  4109f8:	add	w1, w8, w9
  4109fc:	bl	410a60 <tigetstr@plt+0xe3a0>
  410a00:	str	w0, [sp, #8]
  410a04:	ldr	w8, [sp, #24]
  410a08:	ldr	w9, [sp, #8]
  410a0c:	add	w8, w8, w9
  410a10:	ldur	w9, [x29, #-16]
  410a14:	cmp	w8, w9
  410a18:	b.le	410a24 <tigetstr@plt+0xe364>
  410a1c:	ldr	w8, [sp, #24]
  410a20:	str	w8, [sp, #20]
  410a24:	b	410a38 <tigetstr@plt+0xe378>
  410a28:	ldr	w8, [sp, #24]
  410a2c:	subs	w8, w8, #0x1
  410a30:	str	w8, [sp, #24]
  410a34:	b	4109b8 <tigetstr@plt+0xe2f8>
  410a38:	ldr	w8, [sp, #20]
  410a3c:	ldur	w9, [x29, #-16]
  410a40:	cmp	w8, w9
  410a44:	b.ge	410a50 <tigetstr@plt+0xe390>  // b.tcont
  410a48:	ldr	w8, [sp, #20]
  410a4c:	stur	w8, [x29, #-20]
  410a50:	ldur	w0, [x29, #-20]
  410a54:	ldp	x29, x30, [sp, #48]
  410a58:	add	sp, sp, #0x40
  410a5c:	ret
  410a60:	sub	sp, sp, #0x30
  410a64:	stp	x29, x30, [sp, #32]
  410a68:	add	x29, sp, #0x20
  410a6c:	stur	x0, [x29, #-8]
  410a70:	stur	w1, [x29, #-12]
  410a74:	str	wzr, [sp, #16]
  410a78:	ldur	w8, [x29, #-12]
  410a7c:	cmp	w8, #0x0
  410a80:	cset	w8, le
  410a84:	tbnz	w8, #0, 410aa8 <tigetstr@plt+0xe3e8>
  410a88:	ldur	x8, [x29, #-8]
  410a8c:	ldur	w9, [x29, #-12]
  410a90:	subs	w9, w9, #0x1
  410a94:	ldrb	w9, [x8, w9, sxtw]
  410a98:	cmp	w9, #0x5c
  410a9c:	b.ne	410aa8 <tigetstr@plt+0xe3e8>  // b.any
  410aa0:	str	wzr, [sp, #16]
  410aa4:	b	410c04 <tigetstr@plt+0xe544>
  410aa8:	ldr	w8, [sp, #16]
  410aac:	add	w8, w8, #0x1
  410ab0:	str	w8, [sp, #16]
  410ab4:	ldur	x9, [x29, #-8]
  410ab8:	ldur	w8, [x29, #-12]
  410abc:	ldr	w10, [sp, #16]
  410ac0:	add	w8, w8, w10
  410ac4:	ldrb	w8, [x9, w8, sxtw]
  410ac8:	str	w8, [sp, #12]
  410acc:	adrp	x9, 427000 <tigetstr@plt+0x24940>
  410ad0:	add	x9, x9, #0x4d0
  410ad4:	ldr	w8, [x9]
  410ad8:	cmp	w8, #0x2
  410adc:	b.eq	410af4 <tigetstr@plt+0xe434>  // b.none
  410ae0:	adrp	x8, 427000 <tigetstr@plt+0x24940>
  410ae4:	add	x8, x8, #0x4d0
  410ae8:	ldr	w9, [x8]
  410aec:	cmp	w9, #0x3
  410af0:	b.ne	410b3c <tigetstr@plt+0xe47c>  // b.any
  410af4:	ldr	w8, [sp, #12]
  410af8:	cmp	w8, #0x3e
  410afc:	b.ne	410b10 <tigetstr@plt+0xe450>  // b.any
  410b00:	ldr	w8, [sp, #16]
  410b04:	add	w8, w8, #0x3
  410b08:	str	w8, [sp, #16]
  410b0c:	b	410b38 <tigetstr@plt+0xe478>
  410b10:	ldr	w8, [sp, #12]
  410b14:	cmp	w8, #0x2b
  410b18:	b.ne	410b2c <tigetstr@plt+0xe46c>  // b.any
  410b1c:	ldr	w8, [sp, #16]
  410b20:	add	w8, w8, #0x2
  410b24:	str	w8, [sp, #16]
  410b28:	b	410b38 <tigetstr@plt+0xe478>
  410b2c:	ldr	w8, [sp, #16]
  410b30:	add	w8, w8, #0x1
  410b34:	str	w8, [sp, #16]
  410b38:	b	410c04 <tigetstr@plt+0xe544>
  410b3c:	ldr	w8, [sp, #12]
  410b40:	cmp	w8, #0x27
  410b44:	b.ne	410b58 <tigetstr@plt+0xe498>  // b.any
  410b48:	ldr	w8, [sp, #16]
  410b4c:	add	w8, w8, #0x3
  410b50:	str	w8, [sp, #16]
  410b54:	b	410c04 <tigetstr@plt+0xe544>
  410b58:	ldr	w8, [sp, #12]
  410b5c:	adrp	x9, 415000 <tigetstr@plt+0x12940>
  410b60:	add	x9, x9, #0xc43
  410b64:	ldrb	w10, [x9]
  410b68:	cmp	w8, w10
  410b6c:	b.ne	410bd4 <tigetstr@plt+0xe514>  // b.any
  410b70:	ldr	w8, [sp, #16]
  410b74:	str	w8, [sp, #8]
  410b78:	ldur	x8, [x29, #-8]
  410b7c:	ldur	w9, [x29, #-12]
  410b80:	ldr	w10, [sp, #8]
  410b84:	add	w9, w9, w10
  410b88:	ldrb	w9, [x8, w9, sxtw]
  410b8c:	str	w9, [sp, #12]
  410b90:	cbz	w9, 410bd0 <tigetstr@plt+0xe510>
  410b94:	ldr	w8, [sp, #12]
  410b98:	adrp	x9, 415000 <tigetstr@plt+0x12940>
  410b9c:	add	x9, x9, #0xc45
  410ba0:	ldrb	w10, [x9]
  410ba4:	cmp	w8, w10
  410ba8:	b.ne	410bc0 <tigetstr@plt+0xe500>  // b.any
  410bac:	ldr	w8, [sp, #8]
  410bb0:	add	w8, w8, #0x1
  410bb4:	str	w8, [sp, #8]
  410bb8:	str	w8, [sp, #16]
  410bbc:	b	410bd0 <tigetstr@plt+0xe510>
  410bc0:	ldr	w8, [sp, #8]
  410bc4:	add	w8, w8, #0x1
  410bc8:	str	w8, [sp, #8]
  410bcc:	b	410b78 <tigetstr@plt+0xe4b8>
  410bd0:	b	410c04 <tigetstr@plt+0xe544>
  410bd4:	ldr	w1, [sp, #12]
  410bd8:	adrp	x0, 415000 <tigetstr@plt+0x12940>
  410bdc:	add	x0, x0, #0xc47
  410be0:	bl	402530 <strchr@plt>
  410be4:	cbz	x0, 410bf8 <tigetstr@plt+0xe538>
  410be8:	ldr	w8, [sp, #16]
  410bec:	add	w8, w8, #0x2
  410bf0:	str	w8, [sp, #16]
  410bf4:	b	410c04 <tigetstr@plt+0xe544>
  410bf8:	ldr	w8, [sp, #16]
  410bfc:	add	w8, w8, #0x1
  410c00:	str	w8, [sp, #16]
  410c04:	ldr	w0, [sp, #16]
  410c08:	ldp	x29, x30, [sp, #32]
  410c0c:	add	sp, sp, #0x30
  410c10:	ret
  410c14:	sub	sp, sp, #0x20
  410c18:	stp	x29, x30, [sp, #16]
  410c1c:	add	x29, sp, #0x10
  410c20:	str	x0, [sp, #8]
  410c24:	str	w1, [sp, #4]
  410c28:	str	wzr, [sp]
  410c2c:	ldr	w8, [sp]
  410c30:	ldr	w9, [sp, #4]
  410c34:	cmp	w8, w9
  410c38:	b.ge	410c60 <tigetstr@plt+0xe5a0>  // b.tcont
  410c3c:	ldr	x0, [sp, #8]
  410c40:	adrp	x1, 415000 <tigetstr@plt+0x12940>
  410c44:	add	x1, x1, #0x85e
  410c48:	mov	x2, #0x1                   	// #1
  410c4c:	bl	410604 <tigetstr@plt+0xdf44>
  410c50:	ldr	w8, [sp]
  410c54:	add	w8, w8, #0x1
  410c58:	str	w8, [sp]
  410c5c:	b	410c2c <tigetstr@plt+0xe56c>
  410c60:	ldp	x29, x30, [sp, #16]
  410c64:	add	sp, sp, #0x20
  410c68:	ret
  410c6c:	sub	sp, sp, #0x30
  410c70:	stp	x29, x30, [sp, #32]
  410c74:	add	x29, sp, #0x20
  410c78:	mov	w8, #0x0                   	// #0
  410c7c:	stur	x0, [x29, #-8]
  410c80:	str	x1, [sp, #16]
  410c84:	strb	w8, [sp, #15]
  410c88:	ldr	x0, [sp, #16]
  410c8c:	bl	4021b0 <strlen@plt>
  410c90:	str	x0, [sp]
  410c94:	ldur	x9, [x29, #-8]
  410c98:	ldr	x9, [x9, #8]
  410c9c:	ldr	x10, [sp]
  410ca0:	cmp	x9, x10
  410ca4:	b.ls	410d34 <tigetstr@plt+0xe674>  // b.plast
  410ca8:	ldur	x8, [x29, #-8]
  410cac:	ldr	x8, [x8, #8]
  410cb0:	ldr	x9, [sp]
  410cb4:	subs	x8, x8, x9
  410cb8:	str	x8, [sp]
  410cbc:	ldur	x8, [x29, #-8]
  410cc0:	ldr	x8, [x8]
  410cc4:	ldr	x9, [sp]
  410cc8:	add	x0, x8, x9
  410ccc:	ldr	x1, [sp, #16]
  410cd0:	bl	4024b0 <strcmp@plt>
  410cd4:	cbnz	w0, 410d34 <tigetstr@plt+0xe674>
  410cd8:	mov	w8, #0x1                   	// #1
  410cdc:	strb	w8, [sp, #15]
  410ce0:	ldr	x8, [sp]
  410ce4:	subs	x8, x8, #0x1
  410ce8:	str	x8, [sp]
  410cec:	cbz	x8, 410d34 <tigetstr@plt+0xe674>
  410cf0:	ldur	x8, [x29, #-8]
  410cf4:	ldr	x8, [x8]
  410cf8:	ldr	x9, [sp]
  410cfc:	ldrb	w10, [x8, x9]
  410d00:	cmp	w10, #0xa
  410d04:	b.ne	410d0c <tigetstr@plt+0xe64c>  // b.any
  410d08:	b	410d34 <tigetstr@plt+0xe674>
  410d0c:	ldur	x8, [x29, #-8]
  410d10:	ldr	x8, [x8]
  410d14:	ldr	x9, [sp]
  410d18:	ldrb	w10, [x8, x9]
  410d1c:	cmp	w10, #0x9
  410d20:	b.eq	410d30 <tigetstr@plt+0xe670>  // b.none
  410d24:	mov	w8, #0x0                   	// #0
  410d28:	strb	w8, [sp, #15]
  410d2c:	b	410d34 <tigetstr@plt+0xe674>
  410d30:	b	410ce0 <tigetstr@plt+0xe620>
  410d34:	ldrb	w8, [sp, #15]
  410d38:	and	w0, w8, #0x1
  410d3c:	ldp	x29, x30, [sp, #32]
  410d40:	add	sp, sp, #0x30
  410d44:	ret
  410d48:	sub	sp, sp, #0x30
  410d4c:	stp	x29, x30, [sp, #32]
  410d50:	add	x29, sp, #0x20
  410d54:	mov	w8, #0x1                   	// #1
  410d58:	mov	x9, #0xffffffffffffffff    	// #-1
  410d5c:	stur	x0, [x29, #-8]
  410d60:	sturb	w8, [x29, #-9]
  410d64:	ldur	x10, [x29, #-8]
  410d68:	cmp	x10, x9
  410d6c:	b.eq	410e18 <tigetstr@plt+0xe758>  // b.none
  410d70:	ldur	x8, [x29, #-8]
  410d74:	cbz	x8, 410e18 <tigetstr@plt+0xe758>
  410d78:	str	wzr, [sp, #16]
  410d7c:	ldur	x8, [x29, #-8]
  410d80:	ldrsw	x9, [sp, #16]
  410d84:	ldrb	w10, [x8, x9]
  410d88:	mov	w11, #0x0                   	// #0
  410d8c:	str	w11, [sp, #12]
  410d90:	cbz	w10, 410db0 <tigetstr@plt+0xe6f0>
  410d94:	ldur	x8, [x29, #-8]
  410d98:	ldr	w9, [sp, #16]
  410d9c:	add	w9, w9, #0x1
  410da0:	ldrb	w9, [x8, w9, sxtw]
  410da4:	cmp	w9, #0x0
  410da8:	cset	w9, ne  // ne = any
  410dac:	str	w9, [sp, #12]
  410db0:	ldr	w8, [sp, #12]
  410db4:	tbnz	w8, #0, 410dbc <tigetstr@plt+0xe6fc>
  410db8:	b	410e18 <tigetstr@plt+0xe758>
  410dbc:	ldur	x8, [x29, #-8]
  410dc0:	ldrsw	x9, [sp, #16]
  410dc4:	ldrb	w1, [x8, x9]
  410dc8:	adrp	x0, 412000 <tigetstr@plt+0xf940>
  410dcc:	add	x0, x0, #0xc32
  410dd0:	bl	402530 <strchr@plt>
  410dd4:	cbz	x0, 410e08 <tigetstr@plt+0xe748>
  410dd8:	ldur	x8, [x29, #-8]
  410ddc:	ldrsw	x9, [sp, #16]
  410de0:	ldrb	w10, [x8, x9]
  410de4:	ldur	x8, [x29, #-8]
  410de8:	ldr	w11, [sp, #16]
  410dec:	add	w11, w11, #0x1
  410df0:	ldrb	w11, [x8, w11, sxtw]
  410df4:	cmp	w10, w11
  410df8:	b.eq	410e08 <tigetstr@plt+0xe748>  // b.none
  410dfc:	mov	w8, #0x0                   	// #0
  410e00:	sturb	w8, [x29, #-9]
  410e04:	b	410e18 <tigetstr@plt+0xe758>
  410e08:	ldr	w8, [sp, #16]
  410e0c:	add	w8, w8, #0x2
  410e10:	str	w8, [sp, #16]
  410e14:	b	410d7c <tigetstr@plt+0xe6bc>
  410e18:	ldurb	w8, [x29, #-9]
  410e1c:	and	w0, w8, #0x1
  410e20:	ldp	x29, x30, [sp, #32]
  410e24:	add	sp, sp, #0x30
  410e28:	ret
  410e2c:	sub	sp, sp, #0x40
  410e30:	stp	x29, x30, [sp, #48]
  410e34:	add	x29, sp, #0x30
  410e38:	stur	x0, [x29, #-16]
  410e3c:	str	x1, [sp, #24]
  410e40:	str	wzr, [sp, #20]
  410e44:	ldr	w8, [sp, #20]
  410e48:	ldur	x9, [x29, #-16]
  410e4c:	ldrh	w10, [x9, #60]
  410e50:	cmp	w8, w10
  410e54:	b.cs	410ef4 <tigetstr@plt+0xe834>  // b.hs, b.nlast
  410e58:	ldr	w1, [sp, #20]
  410e5c:	mov	w0, #0x2                   	// #2
  410e60:	bl	40d6bc <tigetstr@plt+0xaffc>
  410e64:	tbnz	w0, #0, 410e6c <tigetstr@plt+0xe7ac>
  410e68:	b	410ee4 <tigetstr@plt+0xe824>
  410e6c:	ldr	x0, [sp, #24]
  410e70:	ldr	w8, [sp, #20]
  410e74:	mov	w9, w8
  410e78:	mov	x10, #0x8                   	// #8
  410e7c:	mul	x9, x10, x9
  410e80:	adrp	x10, 426000 <tigetstr@plt+0x23940>
  410e84:	ldr	x10, [x10, #3992]
  410e88:	add	x9, x10, x9
  410e8c:	ldr	x1, [x9]
  410e90:	bl	4024b0 <strcmp@plt>
  410e94:	cbnz	w0, 410ee4 <tigetstr@plt+0xe824>
  410e98:	ldur	x8, [x29, #-16]
  410e9c:	ldr	x8, [x8, #32]
  410ea0:	ldr	w9, [sp, #20]
  410ea4:	mov	w10, w9
  410ea8:	mov	x11, #0x8                   	// #8
  410eac:	mul	x10, x11, x10
  410eb0:	add	x8, x8, x10
  410eb4:	ldr	x8, [x8]
  410eb8:	str	x8, [sp, #8]
  410ebc:	ldr	x8, [sp, #8]
  410ec0:	mov	x10, #0xffffffffffffffff    	// #-1
  410ec4:	cmp	x8, x10
  410ec8:	b.eq	410ee0 <tigetstr@plt+0xe820>  // b.none
  410ecc:	ldr	x8, [sp, #8]
  410ed0:	cbz	x8, 410ee0 <tigetstr@plt+0xe820>
  410ed4:	ldr	x8, [sp, #8]
  410ed8:	stur	x8, [x29, #-8]
  410edc:	b	410efc <tigetstr@plt+0xe83c>
  410ee0:	b	410ef4 <tigetstr@plt+0xe834>
  410ee4:	ldr	w8, [sp, #20]
  410ee8:	add	w8, w8, #0x1
  410eec:	str	w8, [sp, #20]
  410ef0:	b	410e44 <tigetstr@plt+0xe784>
  410ef4:	mov	x8, xzr
  410ef8:	stur	x8, [x29, #-8]
  410efc:	ldur	x0, [x29, #-8]
  410f00:	ldp	x29, x30, [sp, #48]
  410f04:	add	sp, sp, #0x40
  410f08:	ret
  410f0c:	sub	sp, sp, #0x20
  410f10:	str	x0, [sp, #16]
  410f14:	str	x1, [sp, #8]
  410f18:	str	wzr, [sp, #4]
  410f1c:	ldr	w8, [sp, #4]
  410f20:	ldr	x9, [sp, #16]
  410f24:	ldrh	w10, [x9, #60]
  410f28:	cmp	w8, w10
  410f2c:	b.cs	410fa0 <tigetstr@plt+0xe8e0>  // b.hs, b.nlast
  410f30:	ldr	x8, [sp, #8]
  410f34:	ldr	x9, [sp, #16]
  410f38:	ldr	x9, [x9, #32]
  410f3c:	ldr	w10, [sp, #4]
  410f40:	mov	w11, w10
  410f44:	mov	x12, #0x8                   	// #8
  410f48:	mul	x11, x12, x11
  410f4c:	add	x9, x9, x11
  410f50:	ldr	x9, [x9]
  410f54:	cmp	x8, x9
  410f58:	b.ne	410f90 <tigetstr@plt+0xe8d0>  // b.any
  410f5c:	ldr	x8, [sp, #16]
  410f60:	ldr	x8, [x8, #32]
  410f64:	ldr	w9, [sp, #4]
  410f68:	mov	w10, w9
  410f6c:	mov	x11, #0x8                   	// #8
  410f70:	mul	x10, x11, x10
  410f74:	add	x8, x8, x10
  410f78:	mov	x10, xzr
  410f7c:	str	x10, [x8]
  410f80:	mov	w9, #0x1                   	// #1
  410f84:	and	w9, w9, #0x1
  410f88:	strb	w9, [sp, #31]
  410f8c:	b	410fac <tigetstr@plt+0xe8ec>
  410f90:	ldr	w8, [sp, #4]
  410f94:	add	w8, w8, #0x1
  410f98:	str	w8, [sp, #4]
  410f9c:	b	410f1c <tigetstr@plt+0xe85c>
  410fa0:	mov	w8, wzr
  410fa4:	and	w8, w8, #0x1
  410fa8:	strb	w8, [sp, #31]
  410fac:	ldrb	w8, [sp, #31]
  410fb0:	and	w0, w8, #0x1
  410fb4:	add	sp, sp, #0x20
  410fb8:	ret
  410fbc:	sub	sp, sp, #0x20
  410fc0:	stp	x29, x30, [sp, #16]
  410fc4:	add	x29, sp, #0x10
  410fc8:	str	x0, [sp, #8]
  410fcc:	str	wzr, [sp, #4]
  410fd0:	str	wzr, [sp]
  410fd4:	ldr	w8, [sp]
  410fd8:	mov	w9, w8
  410fdc:	cmp	x9, #0xf
  410fe0:	b.cs	411044 <tigetstr@plt+0xe984>  // b.hs, b.nlast
  410fe4:	ldr	x0, [sp, #8]
  410fe8:	ldr	w8, [sp]
  410fec:	mov	w9, w8
  410ff0:	mov	x10, #0x10                  	// #16
  410ff4:	mul	x9, x10, x9
  410ff8:	adrp	x10, 415000 <tigetstr@plt+0x12940>
  410ffc:	add	x10, x10, #0xcbc
  411000:	add	x9, x10, x9
  411004:	add	x1, x9, #0x4
  411008:	bl	4024b0 <strcmp@plt>
  41100c:	cbnz	w0, 411034 <tigetstr@plt+0xe974>
  411010:	ldr	w8, [sp]
  411014:	mov	w9, w8
  411018:	mov	x10, #0x10                  	// #16
  41101c:	mul	x9, x10, x9
  411020:	adrp	x10, 415000 <tigetstr@plt+0x12940>
  411024:	add	x10, x10, #0xcbc
  411028:	ldr	w8, [x10, x9]
  41102c:	str	w8, [sp, #4]
  411030:	b	411044 <tigetstr@plt+0xe984>
  411034:	ldr	w8, [sp]
  411038:	add	w8, w8, #0x1
  41103c:	str	w8, [sp]
  411040:	b	410fd4 <tigetstr@plt+0xe914>
  411044:	ldr	w0, [sp, #4]
  411048:	ldp	x29, x30, [sp, #16]
  41104c:	add	sp, sp, #0x20
  411050:	ret
  411054:	sub	sp, sp, #0x40
  411058:	stp	x29, x30, [sp, #48]
  41105c:	add	x29, sp, #0x30
  411060:	stur	x0, [x29, #-8]
  411064:	stur	x1, [x29, #-16]
  411068:	ldur	x0, [x29, #-8]
  41106c:	bl	4021b0 <strlen@plt>
  411070:	str	x0, [sp, #24]
  411074:	ldur	x0, [x29, #-16]
  411078:	bl	4021b0 <strlen@plt>
  41107c:	str	x0, [sp, #16]
  411080:	ldr	x8, [sp, #24]
  411084:	ldr	x9, [sp, #16]
  411088:	mov	w10, #0x0                   	// #0
  41108c:	cmp	x8, x9
  411090:	str	w10, [sp, #12]
  411094:	b.ne	4110b4 <tigetstr@plt+0xe9f4>  // b.any
  411098:	ldur	x0, [x29, #-8]
  41109c:	ldur	x1, [x29, #-16]
  4110a0:	ldr	x2, [sp, #24]
  4110a4:	bl	4022f0 <strncmp@plt>
  4110a8:	cmp	w0, #0x0
  4110ac:	cset	w8, eq  // eq = none
  4110b0:	str	w8, [sp, #12]
  4110b4:	ldr	w8, [sp, #12]
  4110b8:	and	w0, w8, #0x1
  4110bc:	ldp	x29, x30, [sp, #48]
  4110c0:	add	sp, sp, #0x40
  4110c4:	ret
  4110c8:	stp	x29, x30, [sp, #-64]!
  4110cc:	mov	x29, sp
  4110d0:	stp	x19, x20, [sp, #16]
  4110d4:	adrp	x20, 426000 <tigetstr@plt+0x23940>
  4110d8:	add	x20, x20, #0xd00
  4110dc:	stp	x21, x22, [sp, #32]
  4110e0:	adrp	x21, 426000 <tigetstr@plt+0x23940>
  4110e4:	add	x21, x21, #0xcf8
  4110e8:	sub	x20, x20, x21
  4110ec:	mov	w22, w0
  4110f0:	stp	x23, x24, [sp, #48]
  4110f4:	mov	x23, x1
  4110f8:	mov	x24, x2
  4110fc:	bl	402140 <_nc_set_writedir@plt-0x40>
  411100:	cmp	xzr, x20, asr #3
  411104:	b.eq	411130 <tigetstr@plt+0xea70>  // b.none
  411108:	asr	x20, x20, #3
  41110c:	mov	x19, #0x0                   	// #0
  411110:	ldr	x3, [x21, x19, lsl #3]
  411114:	mov	x2, x24
  411118:	add	x19, x19, #0x1
  41111c:	mov	x1, x23
  411120:	mov	w0, w22
  411124:	blr	x3
  411128:	cmp	x20, x19
  41112c:	b.ne	411110 <tigetstr@plt+0xea50>  // b.any
  411130:	ldp	x19, x20, [sp, #16]
  411134:	ldp	x21, x22, [sp, #32]
  411138:	ldp	x23, x24, [sp, #48]
  41113c:	ldp	x29, x30, [sp], #64
  411140:	ret
  411144:	nop
  411148:	ret
  41114c:	nop
  411150:	adrp	x2, 427000 <tigetstr@plt+0x24940>
  411154:	mov	x1, #0x0                   	// #0
  411158:	ldr	x2, [x2, #688]
  41115c:	b	402230 <__cxa_atexit@plt>
  411160:	mov	x2, x1
  411164:	mov	x1, x0
  411168:	mov	w0, #0x0                   	// #0
  41116c:	b	402670 <__xstat@plt>

Disassembly of section .fini:

0000000000411170 <.fini>:
  411170:	stp	x29, x30, [sp, #-16]!
  411174:	mov	x29, sp
  411178:	ldp	x29, x30, [sp], #16
  41117c:	ret
