open_project -reset prj
set_top v_tpg
open_solution sol
set_part {xczu4ev-sfvc784-1-e}
add_files -cflags " -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src " /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg_config.h
add_files -cflags " -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src " /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg.cpp
add_files -cflags " -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src " /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg.h
add_files -cflags " -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src " /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/v_tpg_zoneplate.h
add_files -cflags " -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src " /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls_video.h
add_files -cflags " -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src " /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls_opencv.h
add_files -cflags " -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src " /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_axi_io.h
add_files -cflags " -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src " /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_arithm.h
add_files -cflags " -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src " /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_core.h
add_files -cflags " -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src " /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_fast.h
add_files -cflags " -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src " /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_haar.h
add_files -cflags " -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src " /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_harris.h
add_files -cflags " -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src " /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_histogram.h
add_files -cflags " -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src " /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_hough.h
add_files -cflags " -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src " /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_imgbase.h
add_files -cflags " -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src " /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_imgproc.h
add_files -cflags " -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src " /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_io.h
add_files -cflags " -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src " /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_mem.h
add_files -cflags " -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src " /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_stereobm.h
add_files -cflags " -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src " /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_types.h
add_files -cflags " -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls -I /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src " /home/sundance/Emilie_Projects/git/EMC2/BSP_HDMI_out_TE0820_4EV/2023.2/firmware/EMC2_BSP.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0_1/src/hls/hls_video_undistort.h

create_clock -period 13.750 -name ap_clk


#config_rtl -form_dsp
config_schedule -verbose
#config_interface -input_reg_mode both -output_reg_mode both


config_rtl -module_prefix design_1_v_tpg_0_0_
config_export -vendor xilinx.com -library ip -version 8.2
csynth_design
export_design -format ip_catalog
exit
