build
build/config_headers/
build/etc
build/etc/gcc_plugin
build/ext
build/ext/flopoco
build/ext/libfplll-4.0.3
build/ext/sollya
build/src/
build/src/HLS
build/src/technology/target_device/FPGA
build/src/technology/target_device/IC
build/src/wrapper/synthesis
build/src/wrapper/synthesis/altera
build/src/wrapper/synthesis/lattice
build/src/wrapper/synthesis/nanoxplore
build/src/wrapper/synthesis/xilinx
build/src/design_flows/backend/ToDataFile
build/src/design_flows/technology
etc/gcc_plugin
etc/gcc_plugin/gcc-4.9
etc/gcc_plugin/gcc-5
etc/libbambu
etc/libbambu/libm
etc/libbambu/softfloat
etc/libbambu/soft-fp
ext/beagle/beagle/include
ext/Coin-Cbc/BuildTools/headers
ext/Coin-Cbc/Cbc/src
ext/Coin-Cbc/Cgl/src
ext/Coin-Cbc/Clp/src
ext/Coin-Cbc/CoinUtils/src
ext/Coin-Cbc/Osi/src/Osi
ext/Coin-Cbc/ThirdParty/Glpk
ext/cudd/cudd
ext/cudd/dddmp
ext/cudd/epd
ext/cudd/mnemosyne
ext/cudd/mtr
ext/cudd/nanotrav
ext/cudd/sis
ext/cudd/st
ext/cudd/util
ext/flopoco/src
ext/flopoco/src/FPExpAttic
ext/flopoco/src/FPExpressions
ext/liberty_parser
ext/libfplll-4.0.3/src
ext/nodelib/etc
ext/nodelib/include
ext/nodelib/include/nodelib
ext/sollya
ext/vflib/include
ext/vflib/src
src
src/algorithms
src/algorithms/bipartite_matching
src/algorithms/boolean_functions
src/algorithms/clique_covering
src/algorithms/clustering
src/algorithms/dominance
src/algorithms/evaluation
src/algorithms/graph_helpers
src/algorithms/graph_helpers/bsg_helpers
src/algorithms/loops_detection
src/algorithms/pattern_matching
src/algorithms/pattern_matching/doc
src/algorithms/regressors
src/algorithms/regressors/preprocessing
src/algorithms/set_helper
src/bdd
src/behavior
src/circuit
src/circuit/aig
src/circuit/edif
src/codesign
src/codesign/annotations
src/codesign/mapping
src/codesign/mapping/ACO
src/codesign/mapping/ACO/CyclicMAH
src/codesign/mapping/ACO/CyclicMAH/Heuristics
src/codesign/mapping/ACO/HMAH
src/codesign/mapping/ACO/HMAH/Heuristics
src/codesign/mapping/ACO/MAH
src/codesign/mapping/ACO/MAH/Heuristics
src/codesign/mapping/BOA
src/codesign/mapping/GA
src/codesign/mapping/ILP
src/codesign/mapping/KLFM
src/codesign/mapping/SA
src/codesign/mapping/static
src/codesign/mapping/TS
src/codesign/mapping/utility
src/codesign/Metrics
src/codesign/Metrics/compare_models
src/codesign/Metrics/Dynamic
src/codesign/Metrics/Dynamic/policies
src/codesign/Metrics/Mapping
src/codesign/Metrics/RTL
src/codesign/Metrics/Static
src/codesign/Metrics/TLM
src/codesign/partitioning
src/codesign/partitioning/graph_partitioning
src/codesign/partitioning/graph_partitioning/algorithms
src/codesign/partitioning/graph_partitioning/models
src/codesign/partitioning/graph_partitioning/models/Fork_Join
src/codesign/partitioning/graph_partitioning/partFlow
src/codesign/partitioning/graph_partitioning/transformations
src/codesign/partitioning/graph_partitioning/utility
src/codesign/partitioning/metric_partitioning
src/codesign/platform_generation
src/constants
src/design_analysis
src/design_flows
src/design_flows/backend
src/design_flows/backend/ToC
src/design_flows/backend/ToC/progModels
src/design_flows/backend/ToC/source_code_writers
src/design_flows/backend/ToDataFile
src/design_flows/backend/ToHDL
src/design_flows/backend/ToHDL/writer
src/design_flows/codesign
src/design_flows/codesign/annotations
src/design_flows/codesign/estimation
src/design_flows/codesign/mapping
src/design_flows/codesign/mapping/ACO
src/design_flows/codesign/mapping/ACO/CyclicMAH
src/design_flows/codesign/mapping/ACO/CyclicMAH/Heuristics
src/design_flows/codesign/mapping/ACO/HMAH
src/design_flows/codesign/mapping/ACO/HMAH/Heuristics
src/design_flows/codesign/mapping/ACO/MAH
src/design_flows/codesign/mapping/ACO/MAH/Heuristics
src/design_flows/codesign/mapping/BOA
src/design_flows/codesign/mapping/GA
src/design_flows/codesign/mapping/ILP
src/design_flows/codesign/mapping/KLFM
src/design_flows/codesign/mapping/SA
src/design_flows/codesign/mapping/static
src/design_flows/codesign/mapping/TS
src/design_flows/codesign/mapping/utility
src/design_flows/codesign/Metrics
src/design_flows/codesign/Metrics/compare_models
src/design_flows/codesign/Metrics/Dynamic
src/design_flows/codesign/Metrics/Dynamic/policies
src/design_flows/codesign/Metrics/Mapping
src/design_flows/codesign/Metrics/RTL
src/design_flows/codesign/Metrics/Static
src/design_flows/codesign/Metrics/TLM
src/design_flows/codesign/partitioning
src/design_flows/codesign/partitioning/graph_partitioning
src/design_flows/codesign/partitioning/graph_partitioning/algorithms
src/design_flows/codesign/partitioning/graph_partitioning/models
src/design_flows/codesign/partitioning/graph_partitioning/models/Fork_Join
src/design_flows/codesign/partitioning/graph_partitioning/partFlow
src/design_flows/codesign/partitioning/graph_partitioning/sdf_design_flow_steps
src/design_flows/codesign/partitioning/graph_partitioning/transformations
src/design_flows/codesign/partitioning/graph_partitioning/utility
src/design_flows/codesign/partitioning/metric_partitioning
src/design_flows/codesign/platform_generation
src/design_flows/technology
src/frontend_analysis
src/frontend_analysis/behavior_analysis
src/frontend_analysis/behavior_analysis/reduced_pdg_computation
src/frontend_analysis/IR_analysis
src/frontend_analysis/IR_manipulation
src/frontend_analysis/source_code_manipulation
src/graph
src/HLS
src/HLS/architecture_creation
src/HLS/architecture_creation/controller_creation
src/HLS/architecture_creation/controller_creation/algorithms
src/HLS/architecture_creation/datapath_creation
src/HLS/backend
src/HLS/binding
src/HLS/binding/interconnection
src/HLS/binding/interconnection/algorithms
src/HLS/binding/interconnection/types
src/HLS/binding/module
src/HLS/binding/module/algorithms
src/HLS/binding/register
src/HLS/binding/register/algorithms
src/HLS/binding/storage_value_insertion
src/HLS/binding/storage_value_insertion/algorithms
src/HLS/chaining
src/HLS/evaluation
src/HLS/evaluation/exact
src/HLS/evaluation/linear
src/HLS/evaluation/statistical
src/HLS/export
src/HLS/function_allocation
src/HLS/function_allocation/
src/HLS/hls_flow
src/HLS/hls_flow/design_space_exploration
src/HLS/hls_flow/design_space_exploration/ACO
src/HLS/hls_flow/design_space_exploration/common
src/HLS/hls_flow/design_space_exploration/GA
src/HLS/hls_flow/design_space_exploration/GRASP
src/HLS/hls_flow/design_space_exploration/SA
src/HLS/hls_flow/design_space_exploration/TS
src/HLS/hls_flow/synthesis
src/HLS/interface
src/HLS/interface/AXI
src/HLS/interface/FSL
src/HLS/interface/minimal
src/HLS/interface/NPI
src/HLS/interface/WB4
src/HLS/liveness
src/HLS/liveness/algorithms
src/HLS/memory
src/HLS/memory/algorithms
src/HLS/module_allocation
src/HLS/module_generator
src/HLS/scheduling
src/HLS/scheduling/ilp_scheduling
src/HLS/scheduling/newilp_scheduling
src/HLS/scheduling/silp_scheduling
src/HLS/simulation
src/HLS/stg
src/HLS/vcd
src/HLS/virtual_components
src/ilp
src/intermediate_representations
src/intermediate_representations/aadl_asn
src/intermediate_representations/actor_graphs
src/intermediate_representations/actor_graphs/sdf_graphs
src/intermediate_representations/actor_graphs/task_graphs
src/intermediate_representations/hls
src/intermediate_representations/mapping_annotations
src/ip_xact
src/logic_node
src/logic_synthesis
src/logic_synthesis/2lev
src/logic_synthesis/2lev/autom4te.cache
src/logic_synthesis/2lev/m4
src/logic_synthesis/2lev/src
src/logic_synthesis/2lev/src/c-core
src/logic_synthesis/2lev/src/mincov
src/logic_synthesis/2lev/src/sparse
src/logic_synthesis/2lev/src/tigre
src/logic_synthesis/library_optimization
src/logic_synthesis/logic_factoring
src/logic_synthesis/logic_factoring/algorithms
src/logic_synthesis/netlist_interface_api
src/logic_synthesis/placement
src/logic_synthesis/placement/algorithms
src/logic_synthesis/placement/algorithms/representation
src/logic_synthesis/placement/algorithms/representation/encodings
src/logic_synthesis/placement/models
src/logic_synthesis/regularity
src/logic_synthesis/regularity/algorithms
src/logic_synthesis/regularity/tester
src/logic_synthesis/regularity/tester/structural
src/logic_synthesis/technology_mapping
src/logic_synthesis/technology_mapping/algorithms
src/logic_synthesis/technology_mapping/covering
src/logic_synthesis/technology_mapping/covering/algorithms
src/logic_synthesis/technology_mapping/covering/metrics
src/logic_synthesis/technology_mapping/decomposition
src/logic_synthesis/technology_mapping/decomposition/algorithms
src/logic_synthesis/technology_mapping/extraction
src/logic_synthesis/technology_mapping/extraction/algorithms
src/logic_synthesis/technology_mapping/library_management
src/logic_synthesis/technology_mapping/library_management/algorithms
src/logic_synthesis/technology_mapping/library_management/algorithms/GA
src/logic_synthesis/technology_mapping/library_management/library_reduction
src/logic_synthesis/technology_mapping/library_management/library_reduction/algorithms
src/logic_synthesis/technology_mapping/library_management/variant_generation
src/logic_synthesis/technology_mapping/library_management/variant_generation/algorithms
src/logic_synthesis/testing
src/logic_synthesis/testing/cuda_fault_simulation
src/logic_synthesis/testing/cuda_fault_simulation/cuda
src/logic_synthesis/testing/cuda_fault_simulation/cudasrc/
src/logic_synthesis/utility
src/machine
src/parser
src/parser/aadl
src/parser/aiger
src/parser/asn
src/parser/bench
src/parser/blif
src/parser/boolean
src/parser/csv
src/parser/data_xml
src/parser/discrepancy
src/parser/edif
src/parser/estimation
src/parser/ip_xact
src/parser/machine
src/parser/polixml
src/parser/pragma
src/parser/profiling_analysis
src/parser/psplib
src/parser/rtlgcc
src/parser/sdf3
src/parser/text_data
src/parser/TGFF
src/parser/compiler
src/parser/vcd
src/polixml
src/pragma
src/rtl
src/technology
src/technology/characterization
src/technology/characterization/area
src/technology/characterization/time
src/technology/characterization/time/models
src/technology/characterization/time/timing_analysis
src/technology/characterization/wirelength
src/technology/physical_library
src/technology/physical_library/models
src/technology/physical_library/models/area
src/technology/physical_library/models/layout
src/technology/physical_library/models/time
src/technology/physical_library/models/wire
src/technology/target_device
src/technology/target_device/FPGA
src/technology/target_device/IC
src/technology/target_technology
src/technology/target_technology/CMOS
src/technology/target_technology/FPGA
src/technology/utility
src/technology/virtual_library
src/technology/virtual_library/compound_gates
src/technology/virtual_library/configurable_blocks
src/technology/virtual_library/standard_cells
src/tree
src/utility
src/utility/probability_distribution
src/wrapper
src/wrapper/flopoco
src/wrapper/NeuralNetwork
src/wrapper/R
src/wrapper/simulation
src/wrapper/simulation/icarus
src/wrapper/simulation/isim
src/wrapper/simulation/modelsim
src/wrapper/simulation/verilator
src/wrapper/simulation/xsim
src/wrapper/synthesis
src/wrapper/synthesis/abc
src/wrapper/synthesis/altera
src/wrapper/synthesis/cadence
src/wrapper/synthesis/cadence/soc_encounter
src/wrapper/synthesis/design_optimizer
src/wrapper/synthesis/lattice
src/wrapper/synthesis/nangate
src/wrapper/synthesis/nangate/design_optimizer
src/wrapper/synthesis/nangate/library_creator
src/wrapper/synthesis/nanoxplore
src/wrapper/synthesis/synopsys
src/wrapper/synthesis/synopsys/core_tools
src/wrapper/synthesis/synopsys/design_compiler
src/wrapper/synthesis/synopsys/formality
src/wrapper/synthesis/synopsys/library_compiler
src/wrapper/synthesis/synopsys/primetime
src/wrapper/synthesis/xilinx
src/wrapper/synthesis/xilinx/edk
src/wrapper/synthesis/xilinx/edk/sample
src/wrapper/synthesis/xilinx/ise
src/wrapper/synthesis/xilinx/structural
src/wrapper/target_architectures
src/wrapper/target_architectures/a3
src/wrapper/target_architectures/diopsis
src/wrapper/target_architectures/leon3
src/wrapper/target_architectures/mppb
src/wrapper/target_architectures/SimIt
src/wrapper/target_architectures/tsim
src/wrapper/compiler
etc/clang_plugin
etc/clang_plugin/llvm
etc/libbambu/ac_types/gdb
etc/libbambu/ac_types
etc/libbambu/ac_types/include
etc/libbambu/ac_types/pdfdocs
etc/libbambu/ac_math/include
etc/libbambu/ac_math/include/ac_math
src/wrapper/synthesis/nanoxplore
ext/mockturtle/include
ext/mockturtle/lib/kitty
ext/mockturtle/lib/sparsepp
ext/mockturtle/lib/lorina
ext/mockturtle/lib/rang
ext/mockturtle/include/mockturtle
ext/mockturtle/include/mockturtle/utils
ext/mockturtle/include/mockturtle/networks/detail
ext/mockturtle/include/mockturtle/networks
ext/mockturtle/include/mockturtle/io
ext/mockturtle/include/mockturtle/properties
ext/mockturtle/include/mockturtle/views
ext/mockturtle/include/mockturtle/generators
ext/mockturtle/include/mockturtle/algorithms
ext/mockturtle/include/mockturtle/algorithms/detail
ext/mockturtle/include/mockturtle/algorithms/cut_enumeration
ext/mockturtle/include/mockturtle/algorithms/node_resynthesis
ext/mockturtle/lib/sparsepp/sparsepp
ext/mockturtle/lib/rang/rang
ext/mockturtle/lib/percy/percy
ext/mockturtle/lib/percy/percy/solvers
ext/mockturtle/lib/percy/percy/encoders
ext/mockturtle/lib/lorina/lorina
ext/mockturtle/lib/lorina/lorina/detail
ext/mockturtle/lib/kitty/kitty/detail
ext/mockturtle/lib/kitty/kitty
ext/mockturtle/lib/json/nlohmann
ext/mockturtle/lib/abcsat
ext/mockturtle/lib/abcsat/abc
ext/abseil-cpp
/opt/clang+llvm-13.0.0-x86_64-linux-gnu-ubuntu-20.04/include/

ext/mockturtle/lib/abcresub/abcresub
ext/mockturtle/lib/parallel_hashmap/parallel_hashmap
ext/mockturtle/lib/bill/bill/sat
ext/mockturtle/lib/bill/bill/sat/interface
ext/mockturtle/lib/bill/bill/sat/solver
ext/mockturtle/lib/bill/bill/sat/solver/abc
ext/mockturtle/lib/bill/bill/utils
ext/mockturtle/lib/bill/bill/dd
