MODEL
MODEL_VERSION "v1998.8";
DESIGN "pcih";

/* port names and type */
INPUT S:PIN71 = Z_NSLAVE;
INPUT S:PIN41 = I_ACC<0>;
INPUT S:PIN40 = I_ACC<1>;
INPUT S:PIN54 = I_ZMA;
INPUT S:PIN33 = Z_NDS<3>;
INPUT S:PIN26 = Z_NDS<0>;
INPUT S:PIN39 = Z_NDS<1>;
INPUT S:PIN28 = Z_NDS<2>;
INPUT S:PIN82 = P_NREQ<0>;
INPUT S:PIN85 = P_NREQ<1>;
INPUT S:PIN104 = P_NTRDY;
INPUT S:PIN105 = P_NSTOP;
INPUT S:PIN32 = I_PCICLK2;
INPUT S:PIN143 = Z_NIORST;
INPUT S:PIN21 = Z_READ;
INPUT S:PIN35 = Z_DOE;
INPUT S:PIN11 = Z_AA<6>;
INPUT S:PIN102 = P_NREQ<2>;
INPUT S:PIN9 = Z_AA<5>;
INPUT S:PIN12 = Z_AA<4>;
INPUT S:PIN13 = Z_AA<3>;
INPUT S:PIN92 = P_NINTD;
INPUT S:PIN91 = P_NINTC;
INPUT S:PIN94 = P_NINTB;
INPUT S:PIN93 = P_NINTA;
INPUT S:PIN38 = Z_NFCS;
INPUT S:PIN20 = Z_NBERR;
INPUT S:PIN15 = Z_AA<2>;
INPUT S:PIN53 = I_ZLA;
INPUT S:PIN98 = P_NREQ<3>;
INPUT S:PIN16 = Z_AA<7>;
INPUT S:PIN78 = P_NDEVSEL;
INPUT S:PIN44 = I_DATPAR<0>;
INPUT S:PIN43 = I_DATPAR<1>;
INPUT S:PIN30 = I_33M;
TRIOUT S:PIN103 = P_NFRAME;
TRIOUT S:PIN79 = P_NIRDY;
TRIOUT S:PIN25 = Z_ADA<31>;
TRIOUT S:PIN24 = Z_ADA<30>;
TRIOUT S:PIN107 = P_CBE<0>;
TRIOUT S:PIN74 = P_CBE<1>;
TRIOUT S:PIN80 = P_CBE<2>;
TRIOUT S:PIN81 = P_CBE<3>;
OUTPUT S:PIN120 = DEBUG<4>;
OUTPUT S:PIN128 = DEBUG<6>;
OUTPUT S:PIN121 = DEBUG<5>;
OUTPUT S:PIN129 = DEBUG<7>;
OUTPUT S:PIN136 = DEBUG<14>;
OUTPUT S:PIN116 = DEBUG<0>;
OUTPUT S:PIN117 = DEBUG<1>;
OUTPUT S:PIN118 = DEBUG<2>;
OUTPUT S:PIN119 = DEBUG<3>;
OUTPUT S:PIN95 = P_NRESET;
OUTPUT S:PIN70 = Z_NCFGOUT;
OUTPUT S:PIN45 = I_DAOUT;
OUTPUT S:PIN134 = DEBUG<12>;
TRIOUT S:PIN22 = Z_ADA<29>;
TRIOUT S:PIN106 = P_PAR;
TRIOUT S:PIN27 = Z_ADA<28>;
OUTPUT S:PIN49 = I_DATA;
OUTPUT S:PIN137 = DEBUG<15>;
OUTPUT S:PIN135 = DEBUG<13>;
OUTPUT S:PIN132 = DEBUG<10>;
OUTPUT S:PIN131 = DEBUG<9>;
OUTPUT S:PIN46 = I_PCIENA;
OUTPUT S:PIN50 = I_CFLT;
OUTPUT S:PIN133 = DEBUG<11>;
OUTPUT S:PIN69 = I_NINT2;
OUTPUT S:PIN48 = I_PCIDL;
OUTPUT S:PIN52 = I_PLA<0>;
OUTPUT S:PIN51 = I_PLA<1>;
TRIOUT S:PIN23 = Z_NDTACK;
OUTPUT S:PIN130 = DEBUG<8>;
OUTPUT S:PIN96 = P_CLKOUT<3>;
OUTPUT S:PIN101 = P_CLKOUT<2>;
OUTPUT S:PIN87 = P_CLKOUT<1>;
OUTPUT S:PIN88 = P_CLKOUT<0>;
OUTPUT S:PIN31 = I_PCICLK;
OUTPUT S:PIN86 = P_NGNT<0>;
OUTPUT S:PIN83 = P_NGNT<1>;
OUTPUT S:PIN100 = P_NGNT<2>;
OUTPUT S:PIN97 = P_NGNT<3>;
OUTPUT S:PIN77 = P_NLOCK;
OUTPUT S:PIN68 = I_NINT6;

/* timing arc definitions */
Z_NDS<0>_DEBUG<11>_delay: DELAY Z_NDS<0> DEBUG<11>;
Z_NDS<1>_DEBUG<11>_delay: DELAY Z_NDS<1> DEBUG<11>;
Z_NDS<2>_DEBUG<11>_delay: DELAY Z_NDS<2> DEBUG<11>;
Z_NSLAVE_DEBUG<11>_delay: DELAY Z_NSLAVE DEBUG<11>;
Z_NDS<3>_DEBUG<11>_delay: DELAY Z_NDS<3> DEBUG<11>;
P_NFRAME_DEBUG<13>_delay: DELAY P_NFRAME DEBUG<13>;
P_NIRDY_DEBUG<13>_delay: DELAY P_NIRDY DEBUG<13>;
I_ZMA_DEBUG<14>_delay: DELAY I_ZMA DEBUG<14>;
Z_NDS<0>_DEBUG<14>_delay: DELAY Z_NDS<0> DEBUG<14>;
Z_NDS<1>_DEBUG<14>_delay: DELAY Z_NDS<1> DEBUG<14>;
Z_NSLAVE_DEBUG<14>_delay: DELAY Z_NSLAVE DEBUG<14>;
I_ACC<0>_DEBUG<14>_delay: DELAY I_ACC<0> DEBUG<14>;
I_ACC<1>_DEBUG<14>_delay: DELAY I_ACC<1> DEBUG<14>;
Z_NDS<3>_DEBUG<14>_delay: DELAY Z_NDS<3> DEBUG<14>;
Z_NDS<2>_DEBUG<14>_delay: DELAY Z_NDS<2> DEBUG<14>;
P_NFRAME_DEBUG<15>_delay: DELAY P_NFRAME DEBUG<15>;
P_NIRDY_DEBUG<15>_delay: DELAY P_NIRDY DEBUG<15>;
Z_NDS<3>_I_CFLT_delay: DELAY Z_NDS<3> I_CFLT;
Z_AA<6>_I_CFLT_delay: DELAY Z_AA<6> I_CFLT;
Z_AA<2>_I_CFLT_delay: DELAY Z_AA<2> I_CFLT;
Z_AA<3>_I_CFLT_delay: DELAY Z_AA<3> I_CFLT;
Z_NSLAVE_I_CFLT_delay: DELAY Z_NSLAVE I_CFLT;
Z_AA<4>_I_CFLT_delay: DELAY Z_AA<4> I_CFLT;
Z_AA<5>_I_CFLT_delay: DELAY Z_AA<5> I_CFLT;
Z_AA<7>_I_CFLT_delay: DELAY Z_AA<7> I_CFLT;
I_ACC<1>_I_DATA_delay: DELAY I_ACC<1> I_DATA;
Z_DOE_I_DATA_delay: DELAY Z_DOE I_DATA;
I_ACC<0>_I_DATA_delay: DELAY I_ACC<0> I_DATA;
Z_NSLAVE_I_DATA_delay: DELAY Z_NSLAVE I_DATA;
I_ZMA_I_DATA_delay: DELAY I_ZMA I_DATA;
Z_READ_I_DATA_delay: DELAY Z_READ I_DATA;
Z_NBERR_I_DATA_delay: DELAY Z_NBERR I_DATA;
P_NINTD_I_NINT2_delay: DELAY P_NINTD I_NINT2;
P_NINTA_I_NINT2_delay: DELAY P_NINTA I_NINT2;
P_NINTB_I_NINT2_delay: DELAY P_NINTB I_NINT2;
P_NINTC_I_NINT2_delay: DELAY P_NINTC I_NINT2;
I_33M_I_PCICLK_delay: DELAY I_33M I_PCICLK;
P_NTRDY_I_PCIDL_delay: DELAY P_NTRDY I_PCIDL;
Z_READ_I_PCIENA_delay: DELAY Z_READ I_PCIENA;
Z_NDS<2>_I_PLA<0>_delay: DELAY Z_NDS<2> I_PLA<0>;
I_ACC<0>_I_PLA<0>_delay: DELAY I_ACC<0> I_PLA<0>;
I_ACC<1>_I_PLA<0>_delay: DELAY I_ACC<1> I_PLA<0>;
Z_NDS<3>_I_PLA<0>_delay: DELAY Z_NDS<3> I_PLA<0>;
Z_NDS<0>_I_PLA<0>_delay: DELAY Z_NDS<0> I_PLA<0>;
Z_NDS<1>_I_PLA<0>_delay: DELAY Z_NDS<1> I_PLA<0>;
Z_NDS<2>_I_PLA<1>_delay: DELAY Z_NDS<2> I_PLA<1>;
I_ACC<0>_I_PLA<1>_delay: DELAY I_ACC<0> I_PLA<1>;
I_ACC<1>_I_PLA<1>_delay: DELAY I_ACC<1> I_PLA<1>;
Z_NDS<3>_I_PLA<1>_delay: DELAY Z_NDS<3> I_PLA<1>;
Z_NDS<0>_I_PLA<1>_delay: DELAY Z_NDS<0> I_PLA<1>;
Z_NDS<1>_I_PLA<1>_delay: DELAY Z_NDS<1> I_PLA<1>;
Z_NDS<3>_P_CBE<0>_delay: DELAY (ENABLE_HIGH) Z_NDS<3> P_CBE<0>;
Z_READ_P_CBE<0>_delay: DELAY (ENABLE_HIGH) Z_READ P_CBE<0>;
Z_NDS<2>_P_CBE<1>_delay: DELAY (ENABLE_HIGH) Z_NDS<2> P_CBE<1>;
I_ACC<0>_P_CBE<2>_delay: DELAY (ENABLE_HIGH) I_ACC<0> P_CBE<2>;
Z_NDS<1>_P_CBE<2>_delay: DELAY (ENABLE_HIGH) Z_NDS<1> P_CBE<2>;
I_ACC<1>_P_CBE<2>_delay: DELAY (ENABLE_HIGH) I_ACC<1> P_CBE<2>;
I_ACC<0>_P_CBE<3>_delay: DELAY (ENABLE_HIGH) I_ACC<0> P_CBE<3>;
I_ACC<1>_P_CBE<3>_delay: DELAY (ENABLE_HIGH) I_ACC<1> P_CBE<3>;
Z_NDS<0>_P_CBE<3>_delay: DELAY (ENABLE_HIGH) Z_NDS<0> P_CBE<3>;
I_33M_P_CLKOUT<0>_delay: DELAY I_33M P_CLKOUT<0>;
I_33M_P_CLKOUT<1>_delay: DELAY I_33M P_CLKOUT<1>;
I_33M_P_CLKOUT<2>_delay: DELAY I_33M P_CLKOUT<2>;
I_33M_P_CLKOUT<3>_delay: DELAY I_33M P_CLKOUT<3>;
Z_DOE_Z_ADA<28>_delay: DELAY (ENABLE_HIGH) Z_DOE Z_ADA<28>;
Z_NSLAVE_Z_ADA<28>_delay: DELAY (ENABLE_HIGH) Z_NSLAVE Z_ADA<28>;
Z_AA<6>_Z_ADA<28>_delay: DELAY (ENABLE_HIGH) Z_AA<6> Z_ADA<28>;
Z_AA<4>_Z_ADA<28>_delay: DELAY (ENABLE_HIGH) Z_AA<4> Z_ADA<28>;
Z_AA<5>_Z_ADA<28>_delay: DELAY (ENABLE_HIGH) Z_AA<5> Z_ADA<28>;
Z_AA<3>_Z_ADA<28>_delay: DELAY (ENABLE_HIGH) Z_AA<3> Z_ADA<28>;
Z_NBERR_Z_ADA<28>_delay: DELAY (ENABLE_HIGH) Z_NBERR Z_ADA<28>;
Z_AA<2>_Z_ADA<28>_delay: DELAY (ENABLE_HIGH) Z_AA<2> Z_ADA<28>;
I_ZLA_Z_ADA<28>_delay: DELAY (ENABLE_HIGH) I_ZLA Z_ADA<28>;
I_ACC<1>_Z_ADA<28>_delay: DELAY (ENABLE_HIGH) I_ACC<1> Z_ADA<28>;
Z_READ_Z_ADA<28>_delay: DELAY (ENABLE_HIGH) Z_READ Z_ADA<28>;
I_ACC<0>_Z_ADA<28>_delay: DELAY (ENABLE_HIGH) I_ACC<0> Z_ADA<28>;
I_ZMA_Z_ADA<28>_delay: DELAY (ENABLE_HIGH) I_ZMA Z_ADA<28>;
I_ZLA_Z_ADA<29>_delay: DELAY (ENABLE_HIGH) I_ZLA Z_ADA<29>;
Z_AA<2>_Z_ADA<29>_delay: DELAY (ENABLE_HIGH) Z_AA<2> Z_ADA<29>;
Z_NBERR_Z_ADA<29>_delay: DELAY (ENABLE_HIGH) Z_NBERR Z_ADA<29>;
P_NINTA_Z_ADA<29>_delay: DELAY (ENABLE_HIGH) P_NINTA Z_ADA<29>;
P_NINTB_Z_ADA<29>_delay: DELAY (ENABLE_HIGH) P_NINTB Z_ADA<29>;
P_NINTC_Z_ADA<29>_delay: DELAY (ENABLE_HIGH) P_NINTC Z_ADA<29>;
P_NINTD_Z_ADA<29>_delay: DELAY (ENABLE_HIGH) P_NINTD Z_ADA<29>;
Z_AA<3>_Z_ADA<29>_delay: DELAY (ENABLE_HIGH) Z_AA<3> Z_ADA<29>;
Z_AA<4>_Z_ADA<29>_delay: DELAY (ENABLE_HIGH) Z_AA<4> Z_ADA<29>;
Z_AA<5>_Z_ADA<29>_delay: DELAY (ENABLE_HIGH) Z_AA<5> Z_ADA<29>;
Z_AA<6>_Z_ADA<29>_delay: DELAY (ENABLE_HIGH) Z_AA<6> Z_ADA<29>;
Z_DOE_Z_ADA<29>_delay: DELAY (ENABLE_HIGH) Z_DOE Z_ADA<29>;
Z_READ_Z_ADA<29>_delay: DELAY (ENABLE_HIGH) Z_READ Z_ADA<29>;
I_ZMA_Z_ADA<29>_delay: DELAY (ENABLE_HIGH) I_ZMA Z_ADA<29>;
I_ACC<1>_Z_ADA<29>_delay: DELAY (ENABLE_HIGH) I_ACC<1> Z_ADA<29>;
I_ACC<0>_Z_ADA<29>_delay: DELAY (ENABLE_HIGH) I_ACC<0> Z_ADA<29>;
Z_NSLAVE_Z_ADA<29>_delay: DELAY (ENABLE_HIGH) Z_NSLAVE Z_ADA<29>;
I_ZLA_Z_ADA<30>_delay: DELAY (ENABLE_HIGH) I_ZLA Z_ADA<30>;
Z_AA<2>_Z_ADA<30>_delay: DELAY (ENABLE_HIGH) Z_AA<2> Z_ADA<30>;
Z_NBERR_Z_ADA<30>_delay: DELAY (ENABLE_HIGH) Z_NBERR Z_ADA<30>;
Z_AA<3>_Z_ADA<30>_delay: DELAY (ENABLE_HIGH) Z_AA<3> Z_ADA<30>;
Z_AA<4>_Z_ADA<30>_delay: DELAY (ENABLE_HIGH) Z_AA<4> Z_ADA<30>;
Z_AA<5>_Z_ADA<30>_delay: DELAY (ENABLE_HIGH) Z_AA<5> Z_ADA<30>;
Z_AA<6>_Z_ADA<30>_delay: DELAY (ENABLE_HIGH) Z_AA<6> Z_ADA<30>;
Z_DOE_Z_ADA<30>_delay: DELAY (ENABLE_HIGH) Z_DOE Z_ADA<30>;
Z_READ_Z_ADA<30>_delay: DELAY (ENABLE_HIGH) Z_READ Z_ADA<30>;
I_ZMA_Z_ADA<30>_delay: DELAY (ENABLE_HIGH) I_ZMA Z_ADA<30>;
I_ACC<1>_Z_ADA<30>_delay: DELAY (ENABLE_HIGH) I_ACC<1> Z_ADA<30>;
I_ACC<0>_Z_ADA<30>_delay: DELAY (ENABLE_HIGH) I_ACC<0> Z_ADA<30>;
Z_NSLAVE_Z_ADA<30>_delay: DELAY (ENABLE_HIGH) Z_NSLAVE Z_ADA<30>;
I_ZLA_Z_ADA<31>_delay: DELAY (ENABLE_HIGH) I_ZLA Z_ADA<31>;
Z_AA<2>_Z_ADA<31>_delay: DELAY (ENABLE_HIGH) Z_AA<2> Z_ADA<31>;
Z_NBERR_Z_ADA<31>_delay: DELAY (ENABLE_HIGH) Z_NBERR Z_ADA<31>;
Z_AA<3>_Z_ADA<31>_delay: DELAY (ENABLE_HIGH) Z_AA<3> Z_ADA<31>;
Z_AA<4>_Z_ADA<31>_delay: DELAY (ENABLE_HIGH) Z_AA<4> Z_ADA<31>;
Z_AA<5>_Z_ADA<31>_delay: DELAY (ENABLE_HIGH) Z_AA<5> Z_ADA<31>;
Z_AA<6>_Z_ADA<31>_delay: DELAY (ENABLE_HIGH) Z_AA<6> Z_ADA<31>;
Z_DOE_Z_ADA<31>_delay: DELAY (ENABLE_HIGH) Z_DOE Z_ADA<31>;
Z_NSLAVE_Z_ADA<31>_delay: DELAY (ENABLE_HIGH) Z_NSLAVE Z_ADA<31>;
I_ACC<0>_Z_ADA<31>_delay: DELAY (ENABLE_HIGH) I_ACC<0> Z_ADA<31>;
I_ACC<1>_Z_ADA<31>_delay: DELAY (ENABLE_HIGH) I_ACC<1> Z_ADA<31>;
I_ZMA_Z_ADA<31>_delay: DELAY (ENABLE_HIGH) I_ZMA Z_ADA<31>;
Z_READ_Z_ADA<31>_delay: DELAY (ENABLE_HIGH) Z_READ Z_ADA<31>;
Z_NDS<3>_Z_NDTACK_delay: DELAY (ENABLE_HIGH) Z_NDS<3> Z_NDTACK;
I_ZMA_Z_NDTACK_delay: DELAY (ENABLE_HIGH) I_ZMA Z_NDTACK;
Z_NFCS_Z_NDTACK_delay: DELAY (ENABLE_HIGH) Z_NFCS Z_NDTACK;
I_ACC<1>_Z_NDTACK_delay: DELAY (ENABLE_HIGH) I_ACC<1> Z_NDTACK;
I_ACC<0>_Z_NDTACK_delay: DELAY (ENABLE_HIGH) I_ACC<0> Z_NDTACK;
Z_NSLAVE_Z_NDTACK_delay: DELAY (ENABLE_HIGH) Z_NSLAVE Z_NDTACK;
Z_AA<7>_DEBUG<9>_delay: DELAY Z_AA<7> DEBUG<9>;
Z_AA<2>_DEBUG<9>_delay: DELAY Z_AA<2> DEBUG<9>;
Z_AA<3>_DEBUG<9>_delay: DELAY Z_AA<3> DEBUG<9>;
Z_AA<4>_DEBUG<9>_delay: DELAY Z_AA<4> DEBUG<9>;
Z_AA<5>_DEBUG<9>_delay: DELAY Z_AA<5> DEBUG<9>;
Z_AA<6>_DEBUG<9>_delay: DELAY Z_AA<6> DEBUG<9>;
Z_NFCS_Z_ADA<31>_delay: DELAY (ENABLE_HIGH) Z_NFCS Z_ADA<31>;
Z_NFCS_Z_ADA<30>_delay: DELAY (ENABLE_HIGH) Z_NFCS Z_ADA<30>;
Z_NFCS_DEBUG<14>_delay: DELAY Z_NFCS DEBUG<14>;
Z_NFCS_Z_NCFGOUT_delay: DELAY Z_NFCS Z_NCFGOUT;
Z_NFCS_Z_ADA<29>_delay: DELAY (ENABLE_HIGH) Z_NFCS Z_ADA<29>;
Z_NFCS_Z_ADA<28>_delay: DELAY (ENABLE_HIGH) Z_NFCS Z_ADA<28>;
Z_NFCS_I_DATA_delay: DELAY Z_NFCS I_DATA;
Z_NFCS_DEBUG<9>_delay: DELAY Z_NFCS DEBUG<9>;
Z_NFCS_I_CFLT_delay: DELAY Z_NFCS I_CFLT;
Z_NFCS_Z_NDTACK_delay: DELAY (ENABLE_HIGH) Z_NFCS Z_NDTACK;
Z_DOE_Z_ADA<31>_delay: DELAY (ENABLE_HIGH) Z_DOE Z_ADA<31>;
Z_DOE_Z_ADA<30>_delay: DELAY (ENABLE_HIGH) Z_DOE Z_ADA<30>;
Z_DOE_P_NRESET_delay: DELAY Z_DOE P_NRESET;
Z_DOE_I_NINT2_delay: DELAY Z_DOE I_NINT2;
Z_READ_Z_ADA<31>_delay: DELAY (ENABLE_HIGH) Z_READ Z_ADA<31>;
Z_READ_Z_ADA<30>_delay: DELAY (ENABLE_HIGH) Z_READ Z_ADA<30>;
Z_READ_P_NRESET_delay: DELAY Z_READ P_NRESET;
Z_READ_I_NINT2_delay: DELAY Z_READ I_NINT2;
Z_NDS<3>_Z_ADA<31>_delay: DELAY (ENABLE_HIGH) Z_NDS<3> Z_ADA<31>;
Z_NDS<3>_Z_ADA<30>_delay: DELAY (ENABLE_HIGH) Z_NDS<3> Z_ADA<30>;
Z_NDS<3>_P_NRESET_delay: DELAY Z_NDS<3> P_NRESET;
Z_NDS<3>_DEBUG<9>_delay: DELAY Z_NDS<3> DEBUG<9>;
Z_NDS<3>_I_NINT2_delay: DELAY Z_NDS<3> I_NINT2;
Z_NSLAVE_Z_ADA<31>_delay: DELAY (ENABLE_HIGH) Z_NSLAVE Z_ADA<31>;
Z_NSLAVE_Z_ADA<30>_delay: DELAY (ENABLE_HIGH) Z_NSLAVE Z_ADA<30>;
Z_NSLAVE_P_NRESET_delay: DELAY Z_NSLAVE P_NRESET;
Z_NSLAVE_DEBUG<9>_delay: DELAY Z_NSLAVE DEBUG<9>;
Z_NSLAVE_I_NINT2_delay: DELAY Z_NSLAVE I_NINT2;
I_PCICLK2_P_NFRAME_delay: DELAY (ENABLE_HIGH) I_PCICLK2 P_NFRAME;
I_PCICLK2_P_NIRDY_delay: DELAY (ENABLE_HIGH) I_PCICLK2 P_NIRDY;
I_PCICLK2_P_CBE<0>_delay: DELAY (ENABLE_HIGH) I_PCICLK2 P_CBE<0>;
I_PCICLK2_P_CBE<1>_delay: DELAY (ENABLE_HIGH) I_PCICLK2 P_CBE<1>;
I_PCICLK2_P_CBE<2>_delay: DELAY (ENABLE_HIGH) I_PCICLK2 P_CBE<2>;
I_PCICLK2_P_CBE<3>_delay: DELAY (ENABLE_HIGH) I_PCICLK2 P_CBE<3>;
I_PCICLK2_DEBUG<4>_delay: DELAY I_PCICLK2 DEBUG<4>;
I_PCICLK2_DEBUG<6>_delay: DELAY I_PCICLK2 DEBUG<6>;
I_PCICLK2_DEBUG<5>_delay: DELAY I_PCICLK2 DEBUG<5>;
I_PCICLK2_DEBUG<7>_delay: DELAY I_PCICLK2 DEBUG<7>;
I_PCICLK2_DEBUG<14>_delay: DELAY I_PCICLK2 DEBUG<14>;
I_PCICLK2_DEBUG<0>_delay: DELAY I_PCICLK2 DEBUG<0>;
I_PCICLK2_DEBUG<1>_delay: DELAY I_PCICLK2 DEBUG<1>;
I_PCICLK2_DEBUG<2>_delay: DELAY I_PCICLK2 DEBUG<2>;
I_PCICLK2_DEBUG<3>_delay: DELAY I_PCICLK2 DEBUG<3>;
I_PCICLK2_I_DAOUT_delay: DELAY I_PCICLK2 I_DAOUT;
I_PCICLK2_DEBUG<12>_delay: DELAY I_PCICLK2 DEBUG<12>;
I_PCICLK2_P_PAR_delay: DELAY (ENABLE_HIGH) I_PCICLK2 P_PAR;
I_PCICLK2_DEBUG<13>_delay: DELAY I_PCICLK2 DEBUG<13>;
I_PCICLK2_DEBUG<10>_delay: DELAY I_PCICLK2 DEBUG<10>;
I_PCICLK2_I_PCIENA_delay: DELAY I_PCICLK2 I_PCIENA;
I_PCICLK2_I_PCIDL_delay: DELAY I_PCICLK2 I_PCIDL;
I_PCICLK2_Z_NDTACK_delay: DELAY (ENABLE_HIGH) I_PCICLK2 Z_NDTACK;
I_PCICLK2_DEBUG<8>_delay: DELAY I_PCICLK2 DEBUG<8>;
I_PCICLK2_P_NGNT<0>_delay: DELAY I_PCICLK2 P_NGNT<0>;
I_PCICLK2_P_NGNT<1>_delay: DELAY I_PCICLK2 P_NGNT<1>;
I_PCICLK2_P_NGNT<2>_delay: DELAY I_PCICLK2 P_NGNT<2>;
I_PCICLK2_P_NGNT<3>_delay: DELAY I_PCICLK2 P_NGNT<3>;

/* timing check arc definitions */
I_ACC<0>_Z_DOE_setup: SETUP(POSEDGE) I_ACC<0> Z_DOE;
I_ACC<1>_Z_DOE_setup: SETUP(POSEDGE) I_ACC<1> Z_DOE;
I_ZMA_Z_DOE_setup: SETUP(POSEDGE) I_ZMA Z_DOE;
Z_ADA<30>_Z_DOE_setup: SETUP(POSEDGE) Z_ADA<30> Z_DOE;
Z_ADA<31>_Z_DOE_setup: SETUP(POSEDGE) Z_ADA<31> Z_DOE;
I_ACC<0>_Z_DOE_hold: HOLD(POSEDGE) I_ACC<0> Z_DOE;
I_ACC<1>_Z_DOE_hold: HOLD(POSEDGE) I_ACC<1> Z_DOE;
I_ZMA_Z_DOE_hold: HOLD(POSEDGE) I_ZMA Z_DOE;
Z_ADA<30>_Z_DOE_hold: HOLD(POSEDGE) Z_ADA<30> Z_DOE;
Z_ADA<31>_Z_DOE_hold: HOLD(POSEDGE) Z_ADA<31> Z_DOE;
I_ACC<0>_Z_READ_setup: SETUP(POSEDGE) I_ACC<0> Z_READ;
I_ACC<1>_Z_READ_setup: SETUP(POSEDGE) I_ACC<1> Z_READ;
I_ZMA_Z_READ_setup: SETUP(POSEDGE) I_ZMA Z_READ;
Z_ADA<30>_Z_READ_setup: SETUP(POSEDGE) Z_ADA<30> Z_READ;
Z_ADA<31>_Z_READ_setup: SETUP(POSEDGE) Z_ADA<31> Z_READ;
I_ACC<0>_Z_READ_hold: HOLD(POSEDGE) I_ACC<0> Z_READ;
I_ACC<1>_Z_READ_hold: HOLD(POSEDGE) I_ACC<1> Z_READ;
I_ZMA_Z_READ_hold: HOLD(POSEDGE) I_ZMA Z_READ;
Z_ADA<30>_Z_READ_hold: HOLD(POSEDGE) Z_ADA<30> Z_READ;
Z_ADA<31>_Z_READ_hold: HOLD(POSEDGE) Z_ADA<31> Z_READ;
I_ACC<0>_Z_NDS<3>_setup: SETUP(POSEDGE) I_ACC<0> Z_NDS<3>;
I_ACC<1>_Z_NDS<3>_setup: SETUP(POSEDGE) I_ACC<1> Z_NDS<3>;
I_ZMA_Z_NDS<3>_setup: SETUP(POSEDGE) I_ZMA Z_NDS<3>;
Z_ADA<30>_Z_NDS<3>_setup: SETUP(POSEDGE) Z_ADA<30> Z_NDS<3>;
Z_ADA<31>_Z_NDS<3>_setup: SETUP(POSEDGE) Z_ADA<31> Z_NDS<3>;
I_ACC<0>_Z_NDS<3>_hold: HOLD(POSEDGE) I_ACC<0> Z_NDS<3>;
I_ACC<1>_Z_NDS<3>_hold: HOLD(POSEDGE) I_ACC<1> Z_NDS<3>;
I_ZMA_Z_NDS<3>_hold: HOLD(POSEDGE) I_ZMA Z_NDS<3>;
Z_ADA<30>_Z_NDS<3>_hold: HOLD(POSEDGE) Z_ADA<30> Z_NDS<3>;
Z_ADA<31>_Z_NDS<3>_hold: HOLD(POSEDGE) Z_ADA<31> Z_NDS<3>;
I_ACC<0>_Z_NSLAVE_setup: SETUP(POSEDGE) I_ACC<0> Z_NSLAVE;
I_ACC<1>_Z_NSLAVE_setup: SETUP(POSEDGE) I_ACC<1> Z_NSLAVE;
I_ZMA_Z_NSLAVE_setup: SETUP(POSEDGE) I_ZMA Z_NSLAVE;
Z_ADA<30>_Z_NSLAVE_setup: SETUP(POSEDGE) Z_ADA<30> Z_NSLAVE;
Z_ADA<31>_Z_NSLAVE_setup: SETUP(POSEDGE) Z_ADA<31> Z_NSLAVE;
I_ACC<0>_Z_NSLAVE_hold: HOLD(POSEDGE) I_ACC<0> Z_NSLAVE;
I_ACC<1>_Z_NSLAVE_hold: HOLD(POSEDGE) I_ACC<1> Z_NSLAVE;
I_ZMA_Z_NSLAVE_hold: HOLD(POSEDGE) I_ZMA Z_NSLAVE;
Z_ADA<30>_Z_NSLAVE_hold: HOLD(POSEDGE) Z_ADA<30> Z_NSLAVE;
Z_ADA<31>_Z_NSLAVE_hold: HOLD(POSEDGE) Z_ADA<31> Z_NSLAVE;
I_ACC<0>_I_PCICLK2_setup: SETUP(POSEDGE) I_ACC<0> I_PCICLK2;
I_ACC<1>_I_PCICLK2_setup: SETUP(POSEDGE) I_ACC<1> I_PCICLK2;
I_DATPAR<0>_I_PCICLK2_setup: SETUP(POSEDGE) I_DATPAR<0> I_PCICLK2;
I_DATPAR<1>_I_PCICLK2_setup: SETUP(POSEDGE) I_DATPAR<1> I_PCICLK2;
I_ZMA_I_PCICLK2_setup: SETUP(POSEDGE) I_ZMA I_PCICLK2;
P_CBE<0>_I_PCICLK2_setup: SETUP(POSEDGE) P_CBE<0> I_PCICLK2;
P_CBE<1>_I_PCICLK2_setup: SETUP(POSEDGE) P_CBE<1> I_PCICLK2;
P_CBE<2>_I_PCICLK2_setup: SETUP(POSEDGE) P_CBE<2> I_PCICLK2;
P_CBE<3>_I_PCICLK2_setup: SETUP(POSEDGE) P_CBE<3> I_PCICLK2;
P_NFRAME_I_PCICLK2_setup: SETUP(POSEDGE) P_NFRAME I_PCICLK2;
P_NIRDY_I_PCICLK2_setup: SETUP(POSEDGE) P_NIRDY I_PCICLK2;
P_NREQ<0>_I_PCICLK2_setup: SETUP(POSEDGE) P_NREQ<0> I_PCICLK2;
P_NREQ<1>_I_PCICLK2_setup: SETUP(POSEDGE) P_NREQ<1> I_PCICLK2;
P_NREQ<2>_I_PCICLK2_setup: SETUP(POSEDGE) P_NREQ<2> I_PCICLK2;
P_NREQ<3>_I_PCICLK2_setup: SETUP(POSEDGE) P_NREQ<3> I_PCICLK2;
P_NSTOP_I_PCICLK2_setup: SETUP(POSEDGE) P_NSTOP I_PCICLK2;
P_NTRDY_I_PCICLK2_setup: SETUP(POSEDGE) P_NTRDY I_PCICLK2;
Z_NDS<0>_I_PCICLK2_setup: SETUP(POSEDGE) Z_NDS<0> I_PCICLK2;
Z_NDS<1>_I_PCICLK2_setup: SETUP(POSEDGE) Z_NDS<1> I_PCICLK2;
Z_NDS<2>_I_PCICLK2_setup: SETUP(POSEDGE) Z_NDS<2> I_PCICLK2;
Z_NDS<3>_I_PCICLK2_setup: SETUP(POSEDGE) Z_NDS<3> I_PCICLK2;
Z_NSLAVE_I_PCICLK2_setup: SETUP(POSEDGE) Z_NSLAVE I_PCICLK2;
Z_READ_I_PCICLK2_setup: SETUP(POSEDGE) Z_READ I_PCICLK2;
I_ACC<0>_I_PCICLK2_hold: HOLD(POSEDGE) I_ACC<0> I_PCICLK2;
I_ACC<1>_I_PCICLK2_hold: HOLD(POSEDGE) I_ACC<1> I_PCICLK2;
I_DATPAR<0>_I_PCICLK2_hold: HOLD(POSEDGE) I_DATPAR<0> I_PCICLK2;
I_DATPAR<1>_I_PCICLK2_hold: HOLD(POSEDGE) I_DATPAR<1> I_PCICLK2;
I_ZMA_I_PCICLK2_hold: HOLD(POSEDGE) I_ZMA I_PCICLK2;
P_CBE<0>_I_PCICLK2_hold: HOLD(POSEDGE) P_CBE<0> I_PCICLK2;
P_CBE<1>_I_PCICLK2_hold: HOLD(POSEDGE) P_CBE<1> I_PCICLK2;
P_CBE<2>_I_PCICLK2_hold: HOLD(POSEDGE) P_CBE<2> I_PCICLK2;
P_CBE<3>_I_PCICLK2_hold: HOLD(POSEDGE) P_CBE<3> I_PCICLK2;
P_NFRAME_I_PCICLK2_hold: HOLD(POSEDGE) P_NFRAME I_PCICLK2;
P_NIRDY_I_PCICLK2_hold: HOLD(POSEDGE) P_NIRDY I_PCICLK2;
P_NREQ<0>_I_PCICLK2_hold: HOLD(POSEDGE) P_NREQ<0> I_PCICLK2;
P_NREQ<1>_I_PCICLK2_hold: HOLD(POSEDGE) P_NREQ<1> I_PCICLK2;
P_NREQ<2>_I_PCICLK2_hold: HOLD(POSEDGE) P_NREQ<2> I_PCICLK2;
P_NREQ<3>_I_PCICLK2_hold: HOLD(POSEDGE) P_NREQ<3> I_PCICLK2;
P_NSTOP_I_PCICLK2_hold: HOLD(POSEDGE) P_NSTOP I_PCICLK2;
P_NTRDY_I_PCICLK2_hold: HOLD(POSEDGE) P_NTRDY I_PCICLK2;
Z_NDS<0>_I_PCICLK2_hold: HOLD(POSEDGE) Z_NDS<0> I_PCICLK2;
Z_NDS<1>_I_PCICLK2_hold: HOLD(POSEDGE) Z_NDS<1> I_PCICLK2;
Z_NDS<2>_I_PCICLK2_hold: HOLD(POSEDGE) Z_NDS<2> I_PCICLK2;
Z_NDS<3>_I_PCICLK2_hold: HOLD(POSEDGE) Z_NDS<3> I_PCICLK2;
Z_NSLAVE_I_PCICLK2_hold: HOLD(POSEDGE) Z_NSLAVE I_PCICLK2;
Z_READ_I_PCICLK2_hold: HOLD(POSEDGE) Z_READ I_PCICLK2;

ENDMODEL
