module top_module (
    input wire clk,
    input wire d,
    output reg q
	);
    
    reg q1;
    reg q2;
    
    always @(posedge clk ) begin
        q1 <= d;
    end
    
    always @(negedge clk) begin
        q2 <= d;
    end
    
    always @(*) begin
        if(clk)
            q = q1;
        else
            q = q2;
    end

endmodule
