ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 1


   1              		.cpu cortex-m7
   2              		.arch armv7e-m
   3              		.fpu fpv5-d16
   4              		.eabi_attribute 28, 1
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 1
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.file	"main.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.file 1 "Core/Src/main.c"
  19              		.section	.text.MPU_Config,"ax",%progbits
  20              		.align	1
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	MPU_Config:
  26              	.LFB368:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2025 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "cmsis_os.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* USER CODE END Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END PTD */
  32:Core/Src/main.c **** 
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 2


  33:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PM */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PM */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/main.c **** ADC_HandleTypeDef hadc1;
  45:Core/Src/main.c **** DMA_HandleTypeDef hdma_adc1;
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** CRC_HandleTypeDef hcrc;
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  50:Core/Src/main.c **** DMA_HandleTypeDef hdma_i2c1_rx;
  51:Core/Src/main.c **** DMA_HandleTypeDef hdma_i2c1_tx;
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** IWDG_HandleTypeDef hiwdg1;
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  56:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_rx;
  57:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_tx;
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** TIM_HandleTypeDef htim1;
  60:Core/Src/main.c **** 
  61:Core/Src/main.c **** UART_HandleTypeDef huart4;
  62:Core/Src/main.c **** UART_HandleTypeDef huart3;
  63:Core/Src/main.c **** UART_HandleTypeDef huart6;
  64:Core/Src/main.c **** DMA_HandleTypeDef hdma_uart4_rx;
  65:Core/Src/main.c **** DMA_HandleTypeDef hdma_uart4_tx;
  66:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart6_rx;
  67:Core/Src/main.c **** DMA_HandleTypeDef hdma_usart6_tx;
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** /* Definitions for defaultTask */
  70:Core/Src/main.c **** osThreadId_t defaultTaskHandle;
  71:Core/Src/main.c **** const osThreadAttr_t defaultTask_attributes = {
  72:Core/Src/main.c ****   .name = "defaultTask",
  73:Core/Src/main.c ****   .stack_size = 128 * 4,
  74:Core/Src/main.c ****   .priority = (osPriority_t) osPriorityNormal,
  75:Core/Src/main.c **** };
  76:Core/Src/main.c **** /* USER CODE BEGIN PV */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /* USER CODE END PV */
  79:Core/Src/main.c **** 
  80:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  81:Core/Src/main.c **** void SystemClock_Config(void);
  82:Core/Src/main.c **** static void MPU_Config(void);
  83:Core/Src/main.c **** static void MX_GPIO_Init(void);
  84:Core/Src/main.c **** static void MX_DMA_Init(void);
  85:Core/Src/main.c **** static void MX_SPI1_Init(void);
  86:Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  87:Core/Src/main.c **** static void MX_I2C1_Init(void);
  88:Core/Src/main.c **** static void MX_USART6_UART_Init(void);
  89:Core/Src/main.c **** static void MX_CRC_Init(void);
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 3


  90:Core/Src/main.c **** static void MX_TIM1_Init(void);
  91:Core/Src/main.c **** static void MX_UART4_Init(void);
  92:Core/Src/main.c **** static void MX_ADC1_Init(void);
  93:Core/Src/main.c **** static void MX_IWDG1_Init(void);
  94:Core/Src/main.c **** void StartDefaultTask(void *argument);
  95:Core/Src/main.c **** 
  96:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  97:Core/Src/main.c **** 
  98:Core/Src/main.c **** /* USER CODE END PFP */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
 101:Core/Src/main.c **** /* USER CODE BEGIN 0 */
 102:Core/Src/main.c **** 
 103:Core/Src/main.c **** /* USER CODE END 0 */
 104:Core/Src/main.c **** 
 105:Core/Src/main.c **** /**
 106:Core/Src/main.c ****   * @brief  The application entry point.
 107:Core/Src/main.c ****   * @retval int
 108:Core/Src/main.c ****   */
 109:Core/Src/main.c **** int main(void)
 110:Core/Src/main.c **** {
 111:Core/Src/main.c **** 
 112:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 113:Core/Src/main.c **** 
 114:Core/Src/main.c ****   /* USER CODE END 1 */
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /* MPU Configuration--------------------------------------------------------*/
 117:Core/Src/main.c ****   MPU_Config();
 118:Core/Src/main.c **** 
 119:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 120:Core/Src/main.c **** 
 121:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 122:Core/Src/main.c ****   HAL_Init();
 123:Core/Src/main.c **** 
 124:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 125:Core/Src/main.c **** 
 126:Core/Src/main.c ****   /* USER CODE END Init */
 127:Core/Src/main.c **** 
 128:Core/Src/main.c ****   /* Configure the system clock */
 129:Core/Src/main.c ****   SystemClock_Config();
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 132:Core/Src/main.c **** 
 133:Core/Src/main.c ****   /* USER CODE END SysInit */
 134:Core/Src/main.c **** 
 135:Core/Src/main.c ****   /* Initialize all configured peripherals */
 136:Core/Src/main.c ****   MX_GPIO_Init();
 137:Core/Src/main.c ****   MX_DMA_Init();
 138:Core/Src/main.c ****   MX_SPI1_Init();
 139:Core/Src/main.c ****   MX_USART3_UART_Init();
 140:Core/Src/main.c ****   MX_I2C1_Init();
 141:Core/Src/main.c ****   MX_USART6_UART_Init();
 142:Core/Src/main.c ****   MX_CRC_Init();
 143:Core/Src/main.c ****   MX_TIM1_Init();
 144:Core/Src/main.c ****   MX_UART4_Init();
 145:Core/Src/main.c ****   MX_ADC1_Init();
 146:Core/Src/main.c ****   MX_IWDG1_Init();
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 4


 147:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 148:Core/Src/main.c **** 
 149:Core/Src/main.c ****   /* USER CODE END 2 */
 150:Core/Src/main.c **** 
 151:Core/Src/main.c ****   /* Init scheduler */
 152:Core/Src/main.c ****   osKernelInitialize();
 153:Core/Src/main.c **** 
 154:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 155:Core/Src/main.c ****   /* add mutexes, ... */
 156:Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 157:Core/Src/main.c **** 
 158:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
 159:Core/Src/main.c ****   /* add semaphores, ... */
 160:Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 161:Core/Src/main.c **** 
 162:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 163:Core/Src/main.c ****   /* start timers, add new ones, ... */
 164:Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 165:Core/Src/main.c **** 
 166:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 167:Core/Src/main.c ****   /* add queues, ... */
 168:Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 169:Core/Src/main.c **** 
 170:Core/Src/main.c ****   /* Create the thread(s) */
 171:Core/Src/main.c ****   /* creation of defaultTask */
 172:Core/Src/main.c ****   defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 175:Core/Src/main.c ****   /* add threads, ... */
 176:Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_EVENTS */
 179:Core/Src/main.c ****   /* add events, ... */
 180:Core/Src/main.c ****   /* USER CODE END RTOS_EVENTS */
 181:Core/Src/main.c **** 
 182:Core/Src/main.c ****   /* Start scheduler */
 183:Core/Src/main.c ****   osKernelStart();
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 186:Core/Src/main.c **** 
 187:Core/Src/main.c ****   /* Infinite loop */
 188:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 189:Core/Src/main.c ****   while (1)
 190:Core/Src/main.c ****   {
 191:Core/Src/main.c ****     /* USER CODE END WHILE */
 192:Core/Src/main.c **** 
 193:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 194:Core/Src/main.c ****   }
 195:Core/Src/main.c ****   /* USER CODE END 3 */
 196:Core/Src/main.c **** }
 197:Core/Src/main.c **** 
 198:Core/Src/main.c **** /**
 199:Core/Src/main.c ****   * @brief System Clock Configuration
 200:Core/Src/main.c ****   * @retval None
 201:Core/Src/main.c ****   */
 202:Core/Src/main.c **** void SystemClock_Config(void)
 203:Core/Src/main.c **** {
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 5


 204:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 205:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 206:Core/Src/main.c **** 
 207:Core/Src/main.c ****   /** Supply configuration update enable
 208:Core/Src/main.c ****   */
 209:Core/Src/main.c ****   HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 210:Core/Src/main.c **** 
 211:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 212:Core/Src/main.c ****   */
 213:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 214:Core/Src/main.c **** 
 215:Core/Src/main.c ****   while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 216:Core/Src/main.c **** 
 217:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 218:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 219:Core/Src/main.c ****   */
 220:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 221:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 222:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = 64;
 223:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 224:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 225:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 226:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 227:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 50;
 228:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 229:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 8;
 230:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 231:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 232:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 233:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 234:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 235:Core/Src/main.c ****   {
 236:Core/Src/main.c ****     Error_Handler();
 237:Core/Src/main.c ****   }
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 240:Core/Src/main.c ****   */
 241:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 242:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 243:Core/Src/main.c ****                               |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
 244:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 245:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 246:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 247:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 248:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 249:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 250:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 251:Core/Src/main.c **** 
 252:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 253:Core/Src/main.c ****   {
 254:Core/Src/main.c ****     Error_Handler();
 255:Core/Src/main.c ****   }
 256:Core/Src/main.c **** }
 257:Core/Src/main.c **** 
 258:Core/Src/main.c **** /**
 259:Core/Src/main.c ****   * @brief ADC1 Initialization Function
 260:Core/Src/main.c ****   * @param None
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 6


 261:Core/Src/main.c ****   * @retval None
 262:Core/Src/main.c ****   */
 263:Core/Src/main.c **** static void MX_ADC1_Init(void)
 264:Core/Src/main.c **** {
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 0 */
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   /* USER CODE END ADC1_Init 0 */
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****   ADC_MultiModeTypeDef multimode = {0};
 271:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 272:Core/Src/main.c **** 
 273:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 1 */
 274:Core/Src/main.c **** 
 275:Core/Src/main.c ****   /* USER CODE END ADC1_Init 1 */
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /** Common config
 278:Core/Src/main.c ****   */
 279:Core/Src/main.c ****   hadc1.Instance = ADC1;
 280:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 281:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 282:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 283:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 284:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 285:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 286:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 287:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 288:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 289:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 290:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 291:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 292:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 293:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 294:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = 8;
 295:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_3;
 296:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 297:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 298:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 299:Core/Src/main.c ****   {
 300:Core/Src/main.c ****     Error_Handler();
 301:Core/Src/main.c ****   }
 302:Core/Src/main.c **** 
 303:Core/Src/main.c ****   /** Configure the ADC multi-mode
 304:Core/Src/main.c ****   */
 305:Core/Src/main.c ****   multimode.Mode = ADC_MODE_INDEPENDENT;
 306:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 307:Core/Src/main.c ****   {
 308:Core/Src/main.c ****     Error_Handler();
 309:Core/Src/main.c ****   }
 310:Core/Src/main.c **** 
 311:Core/Src/main.c ****   /** Configure Regular Channel
 312:Core/Src/main.c ****   */
 313:Core/Src/main.c ****   sConfig.Channel = ADC_CHANNEL_2;
 314:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 315:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 316:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 317:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 7


 318:Core/Src/main.c ****   sConfig.Offset = 0;
 319:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 320:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 321:Core/Src/main.c ****   {
 322:Core/Src/main.c ****     Error_Handler();
 323:Core/Src/main.c ****   }
 324:Core/Src/main.c ****   /* USER CODE BEGIN ADC1_Init 2 */
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****   /* USER CODE END ADC1_Init 2 */
 327:Core/Src/main.c **** 
 328:Core/Src/main.c **** }
 329:Core/Src/main.c **** 
 330:Core/Src/main.c **** /**
 331:Core/Src/main.c ****   * @brief CRC Initialization Function
 332:Core/Src/main.c ****   * @param None
 333:Core/Src/main.c ****   * @retval None
 334:Core/Src/main.c ****   */
 335:Core/Src/main.c **** static void MX_CRC_Init(void)
 336:Core/Src/main.c **** {
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 0 */
 339:Core/Src/main.c **** 
 340:Core/Src/main.c ****   /* USER CODE END CRC_Init 0 */
 341:Core/Src/main.c **** 
 342:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 1 */
 343:Core/Src/main.c **** 
 344:Core/Src/main.c ****   /* USER CODE END CRC_Init 1 */
 345:Core/Src/main.c ****   hcrc.Instance = CRC;
 346:Core/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 347:Core/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 348:Core/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 349:Core/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 350:Core/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 351:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 352:Core/Src/main.c ****   {
 353:Core/Src/main.c ****     Error_Handler();
 354:Core/Src/main.c ****   }
 355:Core/Src/main.c ****   /* USER CODE BEGIN CRC_Init 2 */
 356:Core/Src/main.c **** 
 357:Core/Src/main.c ****   /* USER CODE END CRC_Init 2 */
 358:Core/Src/main.c **** 
 359:Core/Src/main.c **** }
 360:Core/Src/main.c **** 
 361:Core/Src/main.c **** /**
 362:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 363:Core/Src/main.c ****   * @param None
 364:Core/Src/main.c ****   * @retval None
 365:Core/Src/main.c ****   */
 366:Core/Src/main.c **** static void MX_I2C1_Init(void)
 367:Core/Src/main.c **** {
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 370:Core/Src/main.c **** 
 371:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
 374:Core/Src/main.c **** 
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 8


 375:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 376:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 377:Core/Src/main.c ****   hi2c1.Init.Timing = 0x009034B6;
 378:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 379:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 380:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 381:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 382:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 383:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 384:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 385:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 386:Core/Src/main.c ****   {
 387:Core/Src/main.c ****     Error_Handler();
 388:Core/Src/main.c ****   }
 389:Core/Src/main.c **** 
 390:Core/Src/main.c ****   /** Configure Analogue filter
 391:Core/Src/main.c ****   */
 392:Core/Src/main.c ****   if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 393:Core/Src/main.c ****   {
 394:Core/Src/main.c ****     Error_Handler();
 395:Core/Src/main.c ****   }
 396:Core/Src/main.c **** 
 397:Core/Src/main.c ****   /** Configure Digital filter
 398:Core/Src/main.c ****   */
 399:Core/Src/main.c ****   if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 400:Core/Src/main.c ****   {
 401:Core/Src/main.c ****     Error_Handler();
 402:Core/Src/main.c ****   }
 403:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 404:Core/Src/main.c **** 
 405:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 406:Core/Src/main.c **** 
 407:Core/Src/main.c **** }
 408:Core/Src/main.c **** 
 409:Core/Src/main.c **** /**
 410:Core/Src/main.c ****   * @brief IWDG1 Initialization Function
 411:Core/Src/main.c ****   * @param None
 412:Core/Src/main.c ****   * @retval None
 413:Core/Src/main.c ****   */
 414:Core/Src/main.c **** static void MX_IWDG1_Init(void)
 415:Core/Src/main.c **** {
 416:Core/Src/main.c **** 
 417:Core/Src/main.c ****   /* USER CODE BEGIN IWDG1_Init 0 */
 418:Core/Src/main.c **** 
 419:Core/Src/main.c ****   /* USER CODE END IWDG1_Init 0 */
 420:Core/Src/main.c **** 
 421:Core/Src/main.c ****   /* USER CODE BEGIN IWDG1_Init 1 */
 422:Core/Src/main.c **** 
 423:Core/Src/main.c ****   /* USER CODE END IWDG1_Init 1 */
 424:Core/Src/main.c ****   hiwdg1.Instance = IWDG1;
 425:Core/Src/main.c ****   hiwdg1.Init.Prescaler = IWDG_PRESCALER_64;
 426:Core/Src/main.c ****   hiwdg1.Init.Window = 1000;
 427:Core/Src/main.c ****   hiwdg1.Init.Reload = 1000;
 428:Core/Src/main.c ****   if (HAL_IWDG_Init(&hiwdg1) != HAL_OK)
 429:Core/Src/main.c ****   {
 430:Core/Src/main.c ****     Error_Handler();
 431:Core/Src/main.c ****   }
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 9


 432:Core/Src/main.c ****   /* USER CODE BEGIN IWDG1_Init 2 */
 433:Core/Src/main.c **** 
 434:Core/Src/main.c ****   /* USER CODE END IWDG1_Init 2 */
 435:Core/Src/main.c **** 
 436:Core/Src/main.c **** }
 437:Core/Src/main.c **** 
 438:Core/Src/main.c **** /**
 439:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 440:Core/Src/main.c ****   * @param None
 441:Core/Src/main.c ****   * @retval None
 442:Core/Src/main.c ****   */
 443:Core/Src/main.c **** static void MX_SPI1_Init(void)
 444:Core/Src/main.c **** {
 445:Core/Src/main.c **** 
 446:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 447:Core/Src/main.c **** 
 448:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 449:Core/Src/main.c **** 
 450:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 451:Core/Src/main.c **** 
 452:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 453:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 454:Core/Src/main.c ****   hspi1.Instance = SPI1;
 455:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 456:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 457:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 458:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 459:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 460:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 461:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 462:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 463:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 464:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 465:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 466:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 467:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 468:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 469:Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 470:Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 471:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 472:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 473:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 474:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 475:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 476:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 477:Core/Src/main.c ****   {
 478:Core/Src/main.c ****     Error_Handler();
 479:Core/Src/main.c ****   }
 480:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 481:Core/Src/main.c **** 
 482:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 483:Core/Src/main.c **** 
 484:Core/Src/main.c **** }
 485:Core/Src/main.c **** 
 486:Core/Src/main.c **** /**
 487:Core/Src/main.c ****   * @brief TIM1 Initialization Function
 488:Core/Src/main.c ****   * @param None
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 10


 489:Core/Src/main.c ****   * @retval None
 490:Core/Src/main.c ****   */
 491:Core/Src/main.c **** static void MX_TIM1_Init(void)
 492:Core/Src/main.c **** {
 493:Core/Src/main.c **** 
 494:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 0 */
 495:Core/Src/main.c **** 
 496:Core/Src/main.c ****   /* USER CODE END TIM1_Init 0 */
 497:Core/Src/main.c **** 
 498:Core/Src/main.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 499:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 500:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 501:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 502:Core/Src/main.c **** 
 503:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 1 */
 504:Core/Src/main.c **** 
 505:Core/Src/main.c ****   /* USER CODE END TIM1_Init 1 */
 506:Core/Src/main.c ****   htim1.Instance = TIM1;
 507:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 508:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 509:Core/Src/main.c ****   htim1.Init.Period = 65535;
 510:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 511:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 512:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 513:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 514:Core/Src/main.c ****   {
 515:Core/Src/main.c ****     Error_Handler();
 516:Core/Src/main.c ****   }
 517:Core/Src/main.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 518:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 519:Core/Src/main.c ****   {
 520:Core/Src/main.c ****     Error_Handler();
 521:Core/Src/main.c ****   }
 522:Core/Src/main.c ****   if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 523:Core/Src/main.c ****   {
 524:Core/Src/main.c ****     Error_Handler();
 525:Core/Src/main.c ****   }
 526:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 527:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 528:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 529:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 530:Core/Src/main.c ****   {
 531:Core/Src/main.c ****     Error_Handler();
 532:Core/Src/main.c ****   }
 533:Core/Src/main.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 534:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 535:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 536:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 537:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 538:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 539:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 540:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 541:Core/Src/main.c ****   {
 542:Core/Src/main.c ****     Error_Handler();
 543:Core/Src/main.c ****   }
 544:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 545:Core/Src/main.c ****   {
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 11


 546:Core/Src/main.c ****     Error_Handler();
 547:Core/Src/main.c ****   }
 548:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 549:Core/Src/main.c ****   {
 550:Core/Src/main.c ****     Error_Handler();
 551:Core/Src/main.c ****   }
 552:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 553:Core/Src/main.c ****   {
 554:Core/Src/main.c ****     Error_Handler();
 555:Core/Src/main.c ****   }
 556:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 557:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 558:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 559:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 560:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 561:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 562:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 563:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 564:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 565:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 566:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 567:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 568:Core/Src/main.c ****   {
 569:Core/Src/main.c ****     Error_Handler();
 570:Core/Src/main.c ****   }
 571:Core/Src/main.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 572:Core/Src/main.c **** 
 573:Core/Src/main.c ****   /* USER CODE END TIM1_Init 2 */
 574:Core/Src/main.c ****   HAL_TIM_MspPostInit(&htim1);
 575:Core/Src/main.c **** 
 576:Core/Src/main.c **** }
 577:Core/Src/main.c **** 
 578:Core/Src/main.c **** /**
 579:Core/Src/main.c ****   * @brief UART4 Initialization Function
 580:Core/Src/main.c ****   * @param None
 581:Core/Src/main.c ****   * @retval None
 582:Core/Src/main.c ****   */
 583:Core/Src/main.c **** static void MX_UART4_Init(void)
 584:Core/Src/main.c **** {
 585:Core/Src/main.c **** 
 586:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 0 */
 587:Core/Src/main.c **** 
 588:Core/Src/main.c ****   /* USER CODE END UART4_Init 0 */
 589:Core/Src/main.c **** 
 590:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 1 */
 591:Core/Src/main.c **** 
 592:Core/Src/main.c ****   /* USER CODE END UART4_Init 1 */
 593:Core/Src/main.c ****   huart4.Instance = UART4;
 594:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 595:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 596:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 597:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 598:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 599:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 600:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 601:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 602:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 12


 603:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 604:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 605:Core/Src/main.c ****   {
 606:Core/Src/main.c ****     Error_Handler();
 607:Core/Src/main.c ****   }
 608:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_2) != HAL_OK)
 609:Core/Src/main.c ****   {
 610:Core/Src/main.c ****     Error_Handler();
 611:Core/Src/main.c ****   }
 612:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_2) != HAL_OK)
 613:Core/Src/main.c ****   {
 614:Core/Src/main.c ****     Error_Handler();
 615:Core/Src/main.c ****   }
 616:Core/Src/main.c ****   if (HAL_UARTEx_EnableFifoMode(&huart4) != HAL_OK)
 617:Core/Src/main.c ****   {
 618:Core/Src/main.c ****     Error_Handler();
 619:Core/Src/main.c ****   }
 620:Core/Src/main.c ****   /* USER CODE BEGIN UART4_Init 2 */
 621:Core/Src/main.c **** 
 622:Core/Src/main.c ****   /* USER CODE END UART4_Init 2 */
 623:Core/Src/main.c **** 
 624:Core/Src/main.c **** }
 625:Core/Src/main.c **** 
 626:Core/Src/main.c **** /**
 627:Core/Src/main.c ****   * @brief USART3 Initialization Function
 628:Core/Src/main.c ****   * @param None
 629:Core/Src/main.c ****   * @retval None
 630:Core/Src/main.c ****   */
 631:Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 632:Core/Src/main.c **** {
 633:Core/Src/main.c **** 
 634:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 635:Core/Src/main.c **** 
 636:Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 637:Core/Src/main.c **** 
 638:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 639:Core/Src/main.c **** 
 640:Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 641:Core/Src/main.c ****   huart3.Instance = USART3;
 642:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 643:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 644:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 645:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 646:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 647:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 648:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 649:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 650:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 651:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 652:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 653:Core/Src/main.c ****   {
 654:Core/Src/main.c ****     Error_Handler();
 655:Core/Src/main.c ****   }
 656:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 657:Core/Src/main.c ****   {
 658:Core/Src/main.c ****     Error_Handler();
 659:Core/Src/main.c ****   }
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 13


 660:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_2) != HAL_OK)
 661:Core/Src/main.c ****   {
 662:Core/Src/main.c ****     Error_Handler();
 663:Core/Src/main.c ****   }
 664:Core/Src/main.c ****   if (HAL_UARTEx_EnableFifoMode(&huart3) != HAL_OK)
 665:Core/Src/main.c ****   {
 666:Core/Src/main.c ****     Error_Handler();
 667:Core/Src/main.c ****   }
 668:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 669:Core/Src/main.c **** 
 670:Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 671:Core/Src/main.c **** 
 672:Core/Src/main.c **** }
 673:Core/Src/main.c **** 
 674:Core/Src/main.c **** /**
 675:Core/Src/main.c ****   * @brief USART6 Initialization Function
 676:Core/Src/main.c ****   * @param None
 677:Core/Src/main.c ****   * @retval None
 678:Core/Src/main.c ****   */
 679:Core/Src/main.c **** static void MX_USART6_UART_Init(void)
 680:Core/Src/main.c **** {
 681:Core/Src/main.c **** 
 682:Core/Src/main.c ****   /* USER CODE BEGIN USART6_Init 0 */
 683:Core/Src/main.c **** 
 684:Core/Src/main.c ****   /* USER CODE END USART6_Init 0 */
 685:Core/Src/main.c **** 
 686:Core/Src/main.c ****   /* USER CODE BEGIN USART6_Init 1 */
 687:Core/Src/main.c **** 
 688:Core/Src/main.c ****   /* USER CODE END USART6_Init 1 */
 689:Core/Src/main.c ****   huart6.Instance = USART6;
 690:Core/Src/main.c ****   huart6.Init.BaudRate = 115200;
 691:Core/Src/main.c ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 692:Core/Src/main.c ****   huart6.Init.StopBits = UART_STOPBITS_1;
 693:Core/Src/main.c ****   huart6.Init.Parity = UART_PARITY_NONE;
 694:Core/Src/main.c ****   huart6.Init.Mode = UART_MODE_TX_RX;
 695:Core/Src/main.c ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 696:Core/Src/main.c ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 697:Core/Src/main.c ****   huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 698:Core/Src/main.c ****   huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 699:Core/Src/main.c ****   huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 700:Core/Src/main.c ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 701:Core/Src/main.c ****   {
 702:Core/Src/main.c ****     Error_Handler();
 703:Core/Src/main.c ****   }
 704:Core/Src/main.c ****   if (HAL_UARTEx_SetTxFifoThreshold(&huart6, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 705:Core/Src/main.c ****   {
 706:Core/Src/main.c ****     Error_Handler();
 707:Core/Src/main.c ****   }
 708:Core/Src/main.c ****   if (HAL_UARTEx_SetRxFifoThreshold(&huart6, UART_RXFIFO_THRESHOLD_1_2) != HAL_OK)
 709:Core/Src/main.c ****   {
 710:Core/Src/main.c ****     Error_Handler();
 711:Core/Src/main.c ****   }
 712:Core/Src/main.c ****   if (HAL_UARTEx_EnableFifoMode(&huart6) != HAL_OK)
 713:Core/Src/main.c ****   {
 714:Core/Src/main.c ****     Error_Handler();
 715:Core/Src/main.c ****   }
 716:Core/Src/main.c ****   /* USER CODE BEGIN USART6_Init 2 */
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 14


 717:Core/Src/main.c **** 
 718:Core/Src/main.c ****   /* USER CODE END USART6_Init 2 */
 719:Core/Src/main.c **** 
 720:Core/Src/main.c **** }
 721:Core/Src/main.c **** 
 722:Core/Src/main.c **** /**
 723:Core/Src/main.c ****   * Enable DMA controller clock
 724:Core/Src/main.c ****   */
 725:Core/Src/main.c **** static void MX_DMA_Init(void)
 726:Core/Src/main.c **** {
 727:Core/Src/main.c **** 
 728:Core/Src/main.c ****   /* DMA controller clock enable */
 729:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 730:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 731:Core/Src/main.c **** 
 732:Core/Src/main.c ****   /* DMA interrupt init */
 733:Core/Src/main.c ****   /* DMA1_Stream0_IRQn interrupt configuration */
 734:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 5, 0);
 735:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 736:Core/Src/main.c ****   /* DMA1_Stream1_IRQn interrupt configuration */
 737:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 5, 0);
 738:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 739:Core/Src/main.c ****   /* DMA1_Stream2_IRQn interrupt configuration */
 740:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 5, 0);
 741:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 742:Core/Src/main.c ****   /* DMA1_Stream3_IRQn interrupt configuration */
 743:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 5, 0);
 744:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 745:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 746:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 5, 0);
 747:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 748:Core/Src/main.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 749:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 750:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 751:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 752:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 753:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 754:Core/Src/main.c ****   /* DMA1_Stream7_IRQn interrupt configuration */
 755:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 5, 0);
 756:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 757:Core/Src/main.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
 758:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 759:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 760:Core/Src/main.c **** 
 761:Core/Src/main.c **** }
 762:Core/Src/main.c **** 
 763:Core/Src/main.c **** /**
 764:Core/Src/main.c ****   * @brief GPIO Initialization Function
 765:Core/Src/main.c ****   * @param None
 766:Core/Src/main.c ****   * @retval None
 767:Core/Src/main.c ****   */
 768:Core/Src/main.c **** static void MX_GPIO_Init(void)
 769:Core/Src/main.c **** {
 770:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 771:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 772:Core/Src/main.c **** 
 773:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_1 */
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 15


 774:Core/Src/main.c **** 
 775:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 776:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 777:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 778:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 779:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 780:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 781:Core/Src/main.c **** 
 782:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 783:Core/Src/main.c ****   HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_RESET);
 784:Core/Src/main.c **** 
 785:Core/Src/main.c ****   /*Configure GPIO pin : SPI1_CS_Pin */
 786:Core/Src/main.c ****   GPIO_InitStruct.Pin = SPI1_CS_Pin;
 787:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 788:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 789:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 790:Core/Src/main.c ****   HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 791:Core/Src/main.c **** 
 792:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_2 */
 793:Core/Src/main.c **** 
 794:Core/Src/main.c ****   /* USER CODE END MX_GPIO_Init_2 */
 795:Core/Src/main.c **** }
 796:Core/Src/main.c **** 
 797:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 798:Core/Src/main.c **** 
 799:Core/Src/main.c **** /* USER CODE END 4 */
 800:Core/Src/main.c **** 
 801:Core/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
 802:Core/Src/main.c **** /**
 803:Core/Src/main.c ****   * @brief  Function implementing the defaultTask thread.
 804:Core/Src/main.c ****   * @param  argument: Not used
 805:Core/Src/main.c ****   * @retval None
 806:Core/Src/main.c ****   */
 807:Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
 808:Core/Src/main.c **** void StartDefaultTask(void *argument)
 809:Core/Src/main.c **** {
 810:Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 811:Core/Src/main.c ****   /* Infinite loop */
 812:Core/Src/main.c ****   for(;;)
 813:Core/Src/main.c ****   {
 814:Core/Src/main.c ****     osDelay(1);
 815:Core/Src/main.c ****   }
 816:Core/Src/main.c ****   /* USER CODE END 5 */
 817:Core/Src/main.c **** }
 818:Core/Src/main.c **** 
 819:Core/Src/main.c ****  /* MPU Configuration */
 820:Core/Src/main.c **** 
 821:Core/Src/main.c **** void MPU_Config(void)
 822:Core/Src/main.c **** {
  27              		.loc 1 822 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 16
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 30B5     		push	{r4, r5, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 12
  34              		.cfi_offset 4, -12
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 16


  35              		.cfi_offset 5, -8
  36              		.cfi_offset 14, -4
  37 0002 85B0     		sub	sp, sp, #20
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
 823:Core/Src/main.c ****   MPU_Region_InitTypeDef MPU_InitStruct = {0};
  40              		.loc 1 823 3 view .LVU1
  41              		.loc 1 823 26 is_stmt 0 view .LVU2
  42 0004 0024     		movs	r4, #0
  43 0006 0094     		str	r4, [sp]
  44 0008 0194     		str	r4, [sp, #4]
  45 000a 0294     		str	r4, [sp, #8]
  46 000c 0394     		str	r4, [sp, #12]
 824:Core/Src/main.c **** 
 825:Core/Src/main.c ****   /* Disables the MPU */
 826:Core/Src/main.c ****   HAL_MPU_Disable();
  47              		.loc 1 826 3 is_stmt 1 view .LVU3
  48 000e FFF7FEFF 		bl	HAL_MPU_Disable
  49              	.LVL0:
 827:Core/Src/main.c **** 
 828:Core/Src/main.c ****   /** Initializes and configures the Region and the memory to be protected
 829:Core/Src/main.c ****   */
 830:Core/Src/main.c ****   MPU_InitStruct.Enable = MPU_REGION_ENABLE;
  50              		.loc 1 830 3 view .LVU4
  51              		.loc 1 830 25 is_stmt 0 view .LVU5
  52 0012 0123     		movs	r3, #1
  53 0014 8DF80030 		strb	r3, [sp]
 831:Core/Src/main.c ****   MPU_InitStruct.Number = MPU_REGION_NUMBER0;
  54              		.loc 1 831 3 is_stmt 1 view .LVU6
  55              		.loc 1 831 25 is_stmt 0 view .LVU7
  56 0018 8DF80140 		strb	r4, [sp, #1]
 832:Core/Src/main.c ****   MPU_InitStruct.BaseAddress = 0x0;
  57              		.loc 1 832 3 is_stmt 1 view .LVU8
  58              		.loc 1 832 30 is_stmt 0 view .LVU9
  59 001c 0194     		str	r4, [sp, #4]
 833:Core/Src/main.c ****   MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
  60              		.loc 1 833 3 is_stmt 1 view .LVU10
  61              		.loc 1 833 23 is_stmt 0 view .LVU11
  62 001e 1F22     		movs	r2, #31
  63 0020 8DF80820 		strb	r2, [sp, #8]
 834:Core/Src/main.c ****   MPU_InitStruct.SubRegionDisable = 0x87;
  64              		.loc 1 834 3 is_stmt 1 view .LVU12
  65              		.loc 1 834 35 is_stmt 0 view .LVU13
  66 0024 8722     		movs	r2, #135
  67 0026 8DF80920 		strb	r2, [sp, #9]
 835:Core/Src/main.c ****   MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
  68              		.loc 1 835 3 is_stmt 1 view .LVU14
  69              		.loc 1 835 31 is_stmt 0 view .LVU15
  70 002a 8DF80A40 		strb	r4, [sp, #10]
 836:Core/Src/main.c ****   MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
  71              		.loc 1 836 3 is_stmt 1 view .LVU16
  72              		.loc 1 836 35 is_stmt 0 view .LVU17
  73 002e 8DF80B40 		strb	r4, [sp, #11]
 837:Core/Src/main.c ****   MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
  74              		.loc 1 837 3 is_stmt 1 view .LVU18
  75              		.loc 1 837 30 is_stmt 0 view .LVU19
  76 0032 8DF80C30 		strb	r3, [sp, #12]
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 17


 838:Core/Src/main.c ****   MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
  77              		.loc 1 838 3 is_stmt 1 view .LVU20
  78              		.loc 1 838 30 is_stmt 0 view .LVU21
  79 0036 8DF80D30 		strb	r3, [sp, #13]
 839:Core/Src/main.c ****   MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
  80              		.loc 1 839 3 is_stmt 1 view .LVU22
  81              		.loc 1 839 30 is_stmt 0 view .LVU23
  82 003a 8DF80E40 		strb	r4, [sp, #14]
 840:Core/Src/main.c ****   MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
  83              		.loc 1 840 3 is_stmt 1 view .LVU24
  84              		.loc 1 840 31 is_stmt 0 view .LVU25
  85 003e 8DF80F40 		strb	r4, [sp, #15]
 841:Core/Src/main.c **** 
 842:Core/Src/main.c ****   HAL_MPU_ConfigRegion(&MPU_InitStruct);
  86              		.loc 1 842 3 is_stmt 1 view .LVU26
  87 0042 6846     		mov	r0, sp
  88 0044 FFF7FEFF 		bl	HAL_MPU_ConfigRegion
  89              	.LVL1:
 843:Core/Src/main.c ****   /* Enables the MPU */
 844:Core/Src/main.c ****   HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
  90              		.loc 1 844 3 view .LVU27
  91 0048 0420     		movs	r0, #4
  92 004a FFF7FEFF 		bl	HAL_MPU_Enable
  93              	.LVL2:
 845:Core/Src/main.c **** 
 846:Core/Src/main.c **** }
  94              		.loc 1 846 1 is_stmt 0 view .LVU28
  95 004e 05B0     		add	sp, sp, #20
  96              	.LCFI2:
  97              		.cfi_def_cfa_offset 12
  98              		@ sp needed
  99 0050 30BD     		pop	{r4, r5, pc}
 100              		.cfi_endproc
 101              	.LFE368:
 103              		.section	.text.MX_GPIO_Init,"ax",%progbits
 104              		.align	1
 105              		.syntax unified
 106              		.thumb
 107              		.thumb_func
 109              	MX_GPIO_Init:
 110              	.LFB366:
 769:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 111              		.loc 1 769 1 is_stmt 1 view -0
 112              		.cfi_startproc
 113              		@ args = 0, pretend = 0, frame = 40
 114              		@ frame_needed = 0, uses_anonymous_args = 0
 115 0000 70B5     		push	{r4, r5, r6, lr}
 116              	.LCFI3:
 117              		.cfi_def_cfa_offset 16
 118              		.cfi_offset 4, -16
 119              		.cfi_offset 5, -12
 120              		.cfi_offset 6, -8
 121              		.cfi_offset 14, -4
 122 0002 8AB0     		sub	sp, sp, #40
 123              	.LCFI4:
 124              		.cfi_def_cfa_offset 56
 770:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 18


 125              		.loc 1 770 3 view .LVU30
 770:Core/Src/main.c ****   /* USER CODE BEGIN MX_GPIO_Init_1 */
 126              		.loc 1 770 20 is_stmt 0 view .LVU31
 127 0004 05AD     		add	r5, sp, #20
 128 0006 0024     		movs	r4, #0
 129 0008 0594     		str	r4, [sp, #20]
 130 000a 0694     		str	r4, [sp, #24]
 131 000c 0794     		str	r4, [sp, #28]
 132 000e 0894     		str	r4, [sp, #32]
 133 0010 0994     		str	r4, [sp, #36]
 776:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 134              		.loc 1 776 3 is_stmt 1 view .LVU32
 135              	.LBB4:
 776:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 136              		.loc 1 776 3 view .LVU33
 776:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 137              		.loc 1 776 3 view .LVU34
 138 0012 274B     		ldr	r3, .L5
 139 0014 D3F8E020 		ldr	r2, [r3, #224]
 140 0018 42F00102 		orr	r2, r2, #1
 141 001c C3F8E020 		str	r2, [r3, #224]
 776:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 142              		.loc 1 776 3 view .LVU35
 143 0020 D3F8E020 		ldr	r2, [r3, #224]
 144 0024 02F00102 		and	r2, r2, #1
 145 0028 0092     		str	r2, [sp]
 776:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 146              		.loc 1 776 3 view .LVU36
 147 002a 009A     		ldr	r2, [sp]
 148              	.LBE4:
 776:Core/Src/main.c ****   __HAL_RCC_GPIOF_CLK_ENABLE();
 149              		.loc 1 776 3 view .LVU37
 777:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 150              		.loc 1 777 3 view .LVU38
 151              	.LBB5:
 777:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 152              		.loc 1 777 3 view .LVU39
 777:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 153              		.loc 1 777 3 view .LVU40
 154 002c D3F8E020 		ldr	r2, [r3, #224]
 155 0030 42F02002 		orr	r2, r2, #32
 156 0034 C3F8E020 		str	r2, [r3, #224]
 777:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 157              		.loc 1 777 3 view .LVU41
 158 0038 D3F8E020 		ldr	r2, [r3, #224]
 159 003c 02F02002 		and	r2, r2, #32
 160 0040 0192     		str	r2, [sp, #4]
 777:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 161              		.loc 1 777 3 view .LVU42
 162 0042 019A     		ldr	r2, [sp, #4]
 163              	.LBE5:
 777:Core/Src/main.c ****   __HAL_RCC_GPIOE_CLK_ENABLE();
 164              		.loc 1 777 3 view .LVU43
 778:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 165              		.loc 1 778 3 view .LVU44
 166              	.LBB6:
 778:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 19


 167              		.loc 1 778 3 view .LVU45
 778:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 168              		.loc 1 778 3 view .LVU46
 169 0044 D3F8E020 		ldr	r2, [r3, #224]
 170 0048 42F01002 		orr	r2, r2, #16
 171 004c C3F8E020 		str	r2, [r3, #224]
 778:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 172              		.loc 1 778 3 view .LVU47
 173 0050 D3F8E020 		ldr	r2, [r3, #224]
 174 0054 02F01002 		and	r2, r2, #16
 175 0058 0292     		str	r2, [sp, #8]
 778:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 176              		.loc 1 778 3 view .LVU48
 177 005a 029A     		ldr	r2, [sp, #8]
 178              	.LBE6:
 778:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 179              		.loc 1 778 3 view .LVU49
 779:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 180              		.loc 1 779 3 view .LVU50
 181              	.LBB7:
 779:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 182              		.loc 1 779 3 view .LVU51
 779:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 183              		.loc 1 779 3 view .LVU52
 184 005c D3F8E020 		ldr	r2, [r3, #224]
 185 0060 42F00202 		orr	r2, r2, #2
 186 0064 C3F8E020 		str	r2, [r3, #224]
 779:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 187              		.loc 1 779 3 view .LVU53
 188 0068 D3F8E020 		ldr	r2, [r3, #224]
 189 006c 02F00202 		and	r2, r2, #2
 190 0070 0392     		str	r2, [sp, #12]
 779:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 191              		.loc 1 779 3 view .LVU54
 192 0072 039A     		ldr	r2, [sp, #12]
 193              	.LBE7:
 779:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
 194              		.loc 1 779 3 view .LVU55
 780:Core/Src/main.c **** 
 195              		.loc 1 780 3 view .LVU56
 196              	.LBB8:
 780:Core/Src/main.c **** 
 197              		.loc 1 780 3 view .LVU57
 780:Core/Src/main.c **** 
 198              		.loc 1 780 3 view .LVU58
 199 0074 D3F8E020 		ldr	r2, [r3, #224]
 200 0078 42F00402 		orr	r2, r2, #4
 201 007c C3F8E020 		str	r2, [r3, #224]
 780:Core/Src/main.c **** 
 202              		.loc 1 780 3 view .LVU59
 203 0080 D3F8E030 		ldr	r3, [r3, #224]
 204 0084 03F00403 		and	r3, r3, #4
 205 0088 0493     		str	r3, [sp, #16]
 780:Core/Src/main.c **** 
 206              		.loc 1 780 3 view .LVU60
 207 008a 049B     		ldr	r3, [sp, #16]
 208              	.LBE8:
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 20


 780:Core/Src/main.c **** 
 209              		.loc 1 780 3 view .LVU61
 783:Core/Src/main.c **** 
 210              		.loc 1 783 3 view .LVU62
 211 008c 094E     		ldr	r6, .L5+4
 212 008e 2246     		mov	r2, r4
 213 0090 1021     		movs	r1, #16
 214 0092 3046     		mov	r0, r6
 215 0094 FFF7FEFF 		bl	HAL_GPIO_WritePin
 216              	.LVL3:
 786:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 217              		.loc 1 786 3 view .LVU63
 786:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 218              		.loc 1 786 23 is_stmt 0 view .LVU64
 219 0098 1023     		movs	r3, #16
 220 009a 0593     		str	r3, [sp, #20]
 787:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 221              		.loc 1 787 3 is_stmt 1 view .LVU65
 787:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 222              		.loc 1 787 24 is_stmt 0 view .LVU66
 223 009c 0123     		movs	r3, #1
 224 009e 0693     		str	r3, [sp, #24]
 788:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 225              		.loc 1 788 3 is_stmt 1 view .LVU67
 788:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 226              		.loc 1 788 24 is_stmt 0 view .LVU68
 227 00a0 0794     		str	r4, [sp, #28]
 789:Core/Src/main.c ****   HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 228              		.loc 1 789 3 is_stmt 1 view .LVU69
 789:Core/Src/main.c ****   HAL_GPIO_Init(SPI1_CS_GPIO_Port, &GPIO_InitStruct);
 229              		.loc 1 789 25 is_stmt 0 view .LVU70
 230 00a2 0894     		str	r4, [sp, #32]
 790:Core/Src/main.c **** 
 231              		.loc 1 790 3 is_stmt 1 view .LVU71
 232 00a4 2946     		mov	r1, r5
 233 00a6 3046     		mov	r0, r6
 234 00a8 FFF7FEFF 		bl	HAL_GPIO_Init
 235              	.LVL4:
 795:Core/Src/main.c **** 
 236              		.loc 1 795 1 is_stmt 0 view .LVU72
 237 00ac 0AB0     		add	sp, sp, #40
 238              	.LCFI5:
 239              		.cfi_def_cfa_offset 16
 240              		@ sp needed
 241 00ae 70BD     		pop	{r4, r5, r6, pc}
 242              	.L6:
 243              		.align	2
 244              	.L5:
 245 00b0 00440258 		.word	1476543488
 246 00b4 00000258 		.word	1476526080
 247              		.cfi_endproc
 248              	.LFE366:
 250              		.section	.text.MX_DMA_Init,"ax",%progbits
 251              		.align	1
 252              		.syntax unified
 253              		.thumb
 254              		.thumb_func
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 21


 256              	MX_DMA_Init:
 257              	.LFB365:
 726:Core/Src/main.c **** 
 258              		.loc 1 726 1 is_stmt 1 view -0
 259              		.cfi_startproc
 260              		@ args = 0, pretend = 0, frame = 8
 261              		@ frame_needed = 0, uses_anonymous_args = 0
 262 0000 00B5     		push	{lr}
 263              	.LCFI6:
 264              		.cfi_def_cfa_offset 4
 265              		.cfi_offset 14, -4
 266 0002 83B0     		sub	sp, sp, #12
 267              	.LCFI7:
 268              		.cfi_def_cfa_offset 16
 729:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 269              		.loc 1 729 3 view .LVU74
 270              	.LBB9:
 729:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 271              		.loc 1 729 3 view .LVU75
 729:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 272              		.loc 1 729 3 view .LVU76
 273 0004 314B     		ldr	r3, .L9
 274 0006 D3F8D820 		ldr	r2, [r3, #216]
 275 000a 42F00102 		orr	r2, r2, #1
 276 000e C3F8D820 		str	r2, [r3, #216]
 729:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 277              		.loc 1 729 3 view .LVU77
 278 0012 D3F8D820 		ldr	r2, [r3, #216]
 279 0016 02F00102 		and	r2, r2, #1
 280 001a 0092     		str	r2, [sp]
 729:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 281              		.loc 1 729 3 view .LVU78
 282 001c 009A     		ldr	r2, [sp]
 283              	.LBE9:
 729:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 284              		.loc 1 729 3 view .LVU79
 730:Core/Src/main.c **** 
 285              		.loc 1 730 3 view .LVU80
 286              	.LBB10:
 730:Core/Src/main.c **** 
 287              		.loc 1 730 3 view .LVU81
 730:Core/Src/main.c **** 
 288              		.loc 1 730 3 view .LVU82
 289 001e D3F8D820 		ldr	r2, [r3, #216]
 290 0022 42F00202 		orr	r2, r2, #2
 291 0026 C3F8D820 		str	r2, [r3, #216]
 730:Core/Src/main.c **** 
 292              		.loc 1 730 3 view .LVU83
 293 002a D3F8D830 		ldr	r3, [r3, #216]
 294 002e 03F00203 		and	r3, r3, #2
 295 0032 0193     		str	r3, [sp, #4]
 730:Core/Src/main.c **** 
 296              		.loc 1 730 3 view .LVU84
 297 0034 019B     		ldr	r3, [sp, #4]
 298              	.LBE10:
 730:Core/Src/main.c **** 
 299              		.loc 1 730 3 view .LVU85
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 22


 734:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 300              		.loc 1 734 3 view .LVU86
 301 0036 0022     		movs	r2, #0
 302 0038 0521     		movs	r1, #5
 303 003a 0B20     		movs	r0, #11
 304 003c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 305              	.LVL5:
 735:Core/Src/main.c ****   /* DMA1_Stream1_IRQn interrupt configuration */
 306              		.loc 1 735 3 view .LVU87
 307 0040 0B20     		movs	r0, #11
 308 0042 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 309              	.LVL6:
 737:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 310              		.loc 1 737 3 view .LVU88
 311 0046 0022     		movs	r2, #0
 312 0048 0521     		movs	r1, #5
 313 004a 0C20     		movs	r0, #12
 314 004c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 315              	.LVL7:
 738:Core/Src/main.c ****   /* DMA1_Stream2_IRQn interrupt configuration */
 316              		.loc 1 738 3 view .LVU89
 317 0050 0C20     		movs	r0, #12
 318 0052 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 319              	.LVL8:
 740:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 320              		.loc 1 740 3 view .LVU90
 321 0056 0022     		movs	r2, #0
 322 0058 0521     		movs	r1, #5
 323 005a 0D20     		movs	r0, #13
 324 005c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 325              	.LVL9:
 741:Core/Src/main.c ****   /* DMA1_Stream3_IRQn interrupt configuration */
 326              		.loc 1 741 3 view .LVU91
 327 0060 0D20     		movs	r0, #13
 328 0062 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 329              	.LVL10:
 743:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 330              		.loc 1 743 3 view .LVU92
 331 0066 0022     		movs	r2, #0
 332 0068 0521     		movs	r1, #5
 333 006a 0E20     		movs	r0, #14
 334 006c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 335              	.LVL11:
 744:Core/Src/main.c ****   /* DMA1_Stream4_IRQn interrupt configuration */
 336              		.loc 1 744 3 view .LVU93
 337 0070 0E20     		movs	r0, #14
 338 0072 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 339              	.LVL12:
 746:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 340              		.loc 1 746 3 view .LVU94
 341 0076 0022     		movs	r2, #0
 342 0078 0521     		movs	r1, #5
 343 007a 0F20     		movs	r0, #15
 344 007c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 345              	.LVL13:
 747:Core/Src/main.c ****   /* DMA1_Stream5_IRQn interrupt configuration */
 346              		.loc 1 747 3 view .LVU95
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 23


 347 0080 0F20     		movs	r0, #15
 348 0082 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 349              	.LVL14:
 749:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 350              		.loc 1 749 3 view .LVU96
 351 0086 0022     		movs	r2, #0
 352 0088 0521     		movs	r1, #5
 353 008a 1020     		movs	r0, #16
 354 008c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 355              	.LVL15:
 750:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 356              		.loc 1 750 3 view .LVU97
 357 0090 1020     		movs	r0, #16
 358 0092 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 359              	.LVL16:
 752:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 360              		.loc 1 752 3 view .LVU98
 361 0096 0022     		movs	r2, #0
 362 0098 0521     		movs	r1, #5
 363 009a 1120     		movs	r0, #17
 364 009c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 365              	.LVL17:
 753:Core/Src/main.c ****   /* DMA1_Stream7_IRQn interrupt configuration */
 366              		.loc 1 753 3 view .LVU99
 367 00a0 1120     		movs	r0, #17
 368 00a2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 369              	.LVL18:
 755:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 370              		.loc 1 755 3 view .LVU100
 371 00a6 0022     		movs	r2, #0
 372 00a8 0521     		movs	r1, #5
 373 00aa 2F20     		movs	r0, #47
 374 00ac FFF7FEFF 		bl	HAL_NVIC_SetPriority
 375              	.LVL19:
 756:Core/Src/main.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
 376              		.loc 1 756 3 view .LVU101
 377 00b0 2F20     		movs	r0, #47
 378 00b2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 379              	.LVL20:
 758:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 380              		.loc 1 758 3 view .LVU102
 381 00b6 0022     		movs	r2, #0
 382 00b8 0521     		movs	r1, #5
 383 00ba 3820     		movs	r0, #56
 384 00bc FFF7FEFF 		bl	HAL_NVIC_SetPriority
 385              	.LVL21:
 759:Core/Src/main.c **** 
 386              		.loc 1 759 3 view .LVU103
 387 00c0 3820     		movs	r0, #56
 388 00c2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 389              	.LVL22:
 761:Core/Src/main.c **** 
 390              		.loc 1 761 1 is_stmt 0 view .LVU104
 391 00c6 03B0     		add	sp, sp, #12
 392              	.LCFI8:
 393              		.cfi_def_cfa_offset 4
 394              		@ sp needed
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 24


 395 00c8 5DF804FB 		ldr	pc, [sp], #4
 396              	.L10:
 397              		.align	2
 398              	.L9:
 399 00cc 00440258 		.word	1476543488
 400              		.cfi_endproc
 401              	.LFE365:
 403              		.section	.text.StartDefaultTask,"ax",%progbits
 404              		.align	1
 405              		.global	StartDefaultTask
 406              		.syntax unified
 407              		.thumb
 408              		.thumb_func
 410              	StartDefaultTask:
 411              	.LFB367:
 809:Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 412              		.loc 1 809 1 is_stmt 1 view -0
 413              		.cfi_startproc
 414              		@ Volatile: function does not return.
 415              		@ args = 0, pretend = 0, frame = 0
 416              		@ frame_needed = 0, uses_anonymous_args = 0
 417              	.LVL23:
 809:Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 418              		.loc 1 809 1 is_stmt 0 view .LVU106
 419 0000 08B5     		push	{r3, lr}
 420              	.LCFI9:
 421              		.cfi_def_cfa_offset 8
 422              		.cfi_offset 3, -8
 423              		.cfi_offset 14, -4
 424              	.LVL24:
 425              	.L12:
 812:Core/Src/main.c ****   {
 426              		.loc 1 812 3 is_stmt 1 view .LVU107
 814:Core/Src/main.c ****   }
 427              		.loc 1 814 5 discriminator 1 view .LVU108
 428 0002 0120     		movs	r0, #1
 429 0004 FFF7FEFF 		bl	osDelay
 430              	.LVL25:
 812:Core/Src/main.c ****   {
 431              		.loc 1 812 3 view .LVU109
 432 0008 FBE7     		b	.L12
 433              		.cfi_endproc
 434              	.LFE367:
 436              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 437              		.align	1
 438              		.global	HAL_TIM_PeriodElapsedCallback
 439              		.syntax unified
 440              		.thumb
 441              		.thumb_func
 443              	HAL_TIM_PeriodElapsedCallback:
 444              	.LVL26:
 445              	.LFB369:
 847:Core/Src/main.c **** 
 848:Core/Src/main.c **** /**
 849:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 850:Core/Src/main.c ****   * @note   This function is called  when TIM6 interrupt took place, inside
 851:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 25


 852:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 853:Core/Src/main.c ****   * @param  htim : TIM handle
 854:Core/Src/main.c ****   * @retval None
 855:Core/Src/main.c ****   */
 856:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 857:Core/Src/main.c **** {
 446              		.loc 1 857 1 view -0
 447              		.cfi_startproc
 448              		@ args = 0, pretend = 0, frame = 0
 449              		@ frame_needed = 0, uses_anonymous_args = 0
 450              		.loc 1 857 1 is_stmt 0 view .LVU111
 451 0000 08B5     		push	{r3, lr}
 452              	.LCFI10:
 453              		.cfi_def_cfa_offset 8
 454              		.cfi_offset 3, -8
 455              		.cfi_offset 14, -4
 858:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 859:Core/Src/main.c **** 
 860:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 861:Core/Src/main.c ****   if (htim->Instance == TIM6)
 456              		.loc 1 861 3 is_stmt 1 view .LVU112
 457              		.loc 1 861 11 is_stmt 0 view .LVU113
 458 0002 0268     		ldr	r2, [r0]
 459              		.loc 1 861 6 view .LVU114
 460 0004 034B     		ldr	r3, .L18
 461 0006 9A42     		cmp	r2, r3
 462 0008 00D0     		beq	.L17
 463              	.LVL27:
 464              	.L14:
 862:Core/Src/main.c ****   {
 863:Core/Src/main.c ****     HAL_IncTick();
 864:Core/Src/main.c ****   }
 865:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 866:Core/Src/main.c **** 
 867:Core/Src/main.c ****   /* USER CODE END Callback 1 */
 868:Core/Src/main.c **** }
 465              		.loc 1 868 1 view .LVU115
 466 000a 08BD     		pop	{r3, pc}
 467              	.LVL28:
 468              	.L17:
 863:Core/Src/main.c ****   }
 469              		.loc 1 863 5 is_stmt 1 view .LVU116
 470 000c FFF7FEFF 		bl	HAL_IncTick
 471              	.LVL29:
 472              		.loc 1 868 1 is_stmt 0 view .LVU117
 473 0010 FBE7     		b	.L14
 474              	.L19:
 475 0012 00BF     		.align	2
 476              	.L18:
 477 0014 00100040 		.word	1073745920
 478              		.cfi_endproc
 479              	.LFE369:
 481              		.section	.text.Error_Handler,"ax",%progbits
 482              		.align	1
 483              		.global	Error_Handler
 484              		.syntax unified
 485              		.thumb
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 26


 486              		.thumb_func
 488              	Error_Handler:
 489              	.LFB370:
 869:Core/Src/main.c **** 
 870:Core/Src/main.c **** /**
 871:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 872:Core/Src/main.c ****   * @retval None
 873:Core/Src/main.c ****   */
 874:Core/Src/main.c **** void Error_Handler(void)
 875:Core/Src/main.c **** {
 490              		.loc 1 875 1 is_stmt 1 view -0
 491              		.cfi_startproc
 492              		@ Volatile: function does not return.
 493              		@ args = 0, pretend = 0, frame = 0
 494              		@ frame_needed = 0, uses_anonymous_args = 0
 495              		@ link register save eliminated.
 876:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 877:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 878:Core/Src/main.c ****   __disable_irq();
 496              		.loc 1 878 3 view .LVU119
 497              	.LBB11:
 498              	.LBI11:
 499              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.2.0
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     08. May 2019
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2019 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 27


  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 28


  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 29


 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h ****  
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h ****   
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 189:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 192:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 198:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 200:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 203:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 30


 206:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 207:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 500              		.loc 2 207 27 view .LVU120
 501              	.LBB12:
 208:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 209:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 502              		.loc 2 209 3 view .LVU121
 503              		.syntax unified
 504              	@ 209 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 505 0000 72B6     		cpsid i
 506              	@ 0 "" 2
 507              		.thumb
 508              		.syntax unified
 509              	.L21:
 510              	.LBE12:
 511              	.LBE11:
 879:Core/Src/main.c ****   while (1)
 512              		.loc 1 879 3 view .LVU122
 880:Core/Src/main.c ****   {
 881:Core/Src/main.c ****   }
 513              		.loc 1 881 3 view .LVU123
 879:Core/Src/main.c ****   while (1)
 514              		.loc 1 879 9 view .LVU124
 515 0002 FEE7     		b	.L21
 516              		.cfi_endproc
 517              	.LFE370:
 519              		.section	.text.MX_SPI1_Init,"ax",%progbits
 520              		.align	1
 521              		.syntax unified
 522              		.thumb
 523              		.thumb_func
 525              	MX_SPI1_Init:
 526              	.LFB360:
 444:Core/Src/main.c **** 
 527              		.loc 1 444 1 view -0
 528              		.cfi_startproc
 529              		@ args = 0, pretend = 0, frame = 0
 530              		@ frame_needed = 0, uses_anonymous_args = 0
 531 0000 08B5     		push	{r3, lr}
 532              	.LCFI11:
 533              		.cfi_def_cfa_offset 8
 534              		.cfi_offset 3, -8
 535              		.cfi_offset 14, -4
 454:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 536              		.loc 1 454 3 view .LVU126
 454:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 537              		.loc 1 454 18 is_stmt 0 view .LVU127
 538 0002 1548     		ldr	r0, .L26
 539 0004 154B     		ldr	r3, .L26+4
 540 0006 0360     		str	r3, [r0]
 455:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 541              		.loc 1 455 3 is_stmt 1 view .LVU128
 455:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 542              		.loc 1 455 19 is_stmt 0 view .LVU129
 543 0008 4FF48003 		mov	r3, #4194304
 544 000c 4360     		str	r3, [r0, #4]
 456:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 31


 545              		.loc 1 456 3 is_stmt 1 view .LVU130
 456:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 546              		.loc 1 456 24 is_stmt 0 view .LVU131
 547 000e 0023     		movs	r3, #0
 548 0010 8360     		str	r3, [r0, #8]
 457:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 549              		.loc 1 457 3 is_stmt 1 view .LVU132
 457:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 550              		.loc 1 457 23 is_stmt 0 view .LVU133
 551 0012 0722     		movs	r2, #7
 552 0014 C260     		str	r2, [r0, #12]
 458:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 553              		.loc 1 458 3 is_stmt 1 view .LVU134
 458:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 554              		.loc 1 458 26 is_stmt 0 view .LVU135
 555 0016 4FF00072 		mov	r2, #33554432
 556 001a 0261     		str	r2, [r0, #16]
 459:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 557              		.loc 1 459 3 is_stmt 1 view .LVU136
 459:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 558              		.loc 1 459 23 is_stmt 0 view .LVU137
 559 001c 4FF08072 		mov	r2, #16777216
 560 0020 4261     		str	r2, [r0, #20]
 460:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 561              		.loc 1 460 3 is_stmt 1 view .LVU138
 460:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 562              		.loc 1 460 18 is_stmt 0 view .LVU139
 563 0022 4FF08062 		mov	r2, #67108864
 564 0026 8261     		str	r2, [r0, #24]
 461:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 565              		.loc 1 461 3 is_stmt 1 view .LVU140
 461:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 566              		.loc 1 461 32 is_stmt 0 view .LVU141
 567 0028 4FF08042 		mov	r2, #1073741824
 568 002c C261     		str	r2, [r0, #28]
 462:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 569              		.loc 1 462 3 is_stmt 1 view .LVU142
 462:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 570              		.loc 1 462 23 is_stmt 0 view .LVU143
 571 002e 0362     		str	r3, [r0, #32]
 463:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 572              		.loc 1 463 3 is_stmt 1 view .LVU144
 463:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 573              		.loc 1 463 21 is_stmt 0 view .LVU145
 574 0030 4362     		str	r3, [r0, #36]
 464:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 575              		.loc 1 464 3 is_stmt 1 view .LVU146
 464:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 0x0;
 576              		.loc 1 464 29 is_stmt 0 view .LVU147
 577 0032 8362     		str	r3, [r0, #40]
 465:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 578              		.loc 1 465 3 is_stmt 1 view .LVU148
 465:Core/Src/main.c ****   hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 579              		.loc 1 465 28 is_stmt 0 view .LVU149
 580 0034 C362     		str	r3, [r0, #44]
 466:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 581              		.loc 1 466 3 is_stmt 1 view .LVU150
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 32


 466:Core/Src/main.c ****   hspi1.Init.NSSPolarity = SPI_NSS_POLARITY_LOW;
 582              		.loc 1 466 23 is_stmt 0 view .LVU151
 583 0036 4263     		str	r2, [r0, #52]
 467:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 584              		.loc 1 467 3 is_stmt 1 view .LVU152
 467:Core/Src/main.c ****   hspi1.Init.FifoThreshold = SPI_FIFO_THRESHOLD_01DATA;
 585              		.loc 1 467 26 is_stmt 0 view .LVU153
 586 0038 8363     		str	r3, [r0, #56]
 468:Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 587              		.loc 1 468 3 is_stmt 1 view .LVU154
 468:Core/Src/main.c ****   hspi1.Init.TxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 588              		.loc 1 468 28 is_stmt 0 view .LVU155
 589 003a C363     		str	r3, [r0, #60]
 469:Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 590              		.loc 1 469 3 is_stmt 1 view .LVU156
 469:Core/Src/main.c ****   hspi1.Init.RxCRCInitializationPattern = SPI_CRC_INITIALIZATION_ALL_ZERO_PATTERN;
 591              		.loc 1 469 41 is_stmt 0 view .LVU157
 592 003c 0364     		str	r3, [r0, #64]
 470:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 593              		.loc 1 470 3 is_stmt 1 view .LVU158
 470:Core/Src/main.c ****   hspi1.Init.MasterSSIdleness = SPI_MASTER_SS_IDLENESS_00CYCLE;
 594              		.loc 1 470 41 is_stmt 0 view .LVU159
 595 003e 4364     		str	r3, [r0, #68]
 471:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 596              		.loc 1 471 3 is_stmt 1 view .LVU160
 471:Core/Src/main.c ****   hspi1.Init.MasterInterDataIdleness = SPI_MASTER_INTERDATA_IDLENESS_00CYCLE;
 597              		.loc 1 471 31 is_stmt 0 view .LVU161
 598 0040 8364     		str	r3, [r0, #72]
 472:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 599              		.loc 1 472 3 is_stmt 1 view .LVU162
 472:Core/Src/main.c ****   hspi1.Init.MasterReceiverAutoSusp = SPI_MASTER_RX_AUTOSUSP_DISABLE;
 600              		.loc 1 472 38 is_stmt 0 view .LVU163
 601 0042 C364     		str	r3, [r0, #76]
 473:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 602              		.loc 1 473 3 is_stmt 1 view .LVU164
 473:Core/Src/main.c ****   hspi1.Init.MasterKeepIOState = SPI_MASTER_KEEP_IO_STATE_DISABLE;
 603              		.loc 1 473 37 is_stmt 0 view .LVU165
 604 0044 0365     		str	r3, [r0, #80]
 474:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 605              		.loc 1 474 3 is_stmt 1 view .LVU166
 474:Core/Src/main.c ****   hspi1.Init.IOSwap = SPI_IO_SWAP_DISABLE;
 606              		.loc 1 474 32 is_stmt 0 view .LVU167
 607 0046 4365     		str	r3, [r0, #84]
 475:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 608              		.loc 1 475 3 is_stmt 1 view .LVU168
 475:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 609              		.loc 1 475 21 is_stmt 0 view .LVU169
 610 0048 8365     		str	r3, [r0, #88]
 476:Core/Src/main.c ****   {
 611              		.loc 1 476 3 is_stmt 1 view .LVU170
 476:Core/Src/main.c ****   {
 612              		.loc 1 476 7 is_stmt 0 view .LVU171
 613 004a FFF7FEFF 		bl	HAL_SPI_Init
 614              	.LVL30:
 476:Core/Src/main.c ****   {
 615              		.loc 1 476 6 discriminator 1 view .LVU172
 616 004e 00B9     		cbnz	r0, .L25
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 33


 484:Core/Src/main.c **** 
 617              		.loc 1 484 1 view .LVU173
 618 0050 08BD     		pop	{r3, pc}
 619              	.L25:
 478:Core/Src/main.c ****   }
 620              		.loc 1 478 5 is_stmt 1 view .LVU174
 621 0052 FFF7FEFF 		bl	Error_Handler
 622              	.LVL31:
 623              	.L27:
 624 0056 00BF     		.align	2
 625              	.L26:
 626 0058 00000000 		.word	hspi1
 627 005c 00300140 		.word	1073819648
 628              		.cfi_endproc
 629              	.LFE360:
 631              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 632              		.align	1
 633              		.syntax unified
 634              		.thumb
 635              		.thumb_func
 637              	MX_USART3_UART_Init:
 638              	.LFB363:
 632:Core/Src/main.c **** 
 639              		.loc 1 632 1 view -0
 640              		.cfi_startproc
 641              		@ args = 0, pretend = 0, frame = 0
 642              		@ frame_needed = 0, uses_anonymous_args = 0
 643 0000 08B5     		push	{r3, lr}
 644              	.LCFI12:
 645              		.cfi_def_cfa_offset 8
 646              		.cfi_offset 3, -8
 647              		.cfi_offset 14, -4
 641:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 648              		.loc 1 641 3 view .LVU176
 641:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 649              		.loc 1 641 19 is_stmt 0 view .LVU177
 650 0002 1648     		ldr	r0, .L38
 651 0004 164B     		ldr	r3, .L38+4
 652 0006 0360     		str	r3, [r0]
 642:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 653              		.loc 1 642 3 is_stmt 1 view .LVU178
 642:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 654              		.loc 1 642 24 is_stmt 0 view .LVU179
 655 0008 4FF4E133 		mov	r3, #115200
 656 000c 4360     		str	r3, [r0, #4]
 643:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 657              		.loc 1 643 3 is_stmt 1 view .LVU180
 643:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 658              		.loc 1 643 26 is_stmt 0 view .LVU181
 659 000e 0023     		movs	r3, #0
 660 0010 8360     		str	r3, [r0, #8]
 644:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 661              		.loc 1 644 3 is_stmt 1 view .LVU182
 644:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 662              		.loc 1 644 24 is_stmt 0 view .LVU183
 663 0012 C360     		str	r3, [r0, #12]
 645:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 34


 664              		.loc 1 645 3 is_stmt 1 view .LVU184
 645:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 665              		.loc 1 645 22 is_stmt 0 view .LVU185
 666 0014 0361     		str	r3, [r0, #16]
 646:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 667              		.loc 1 646 3 is_stmt 1 view .LVU186
 646:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 668              		.loc 1 646 20 is_stmt 0 view .LVU187
 669 0016 0C22     		movs	r2, #12
 670 0018 4261     		str	r2, [r0, #20]
 647:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 671              		.loc 1 647 3 is_stmt 1 view .LVU188
 647:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 672              		.loc 1 647 25 is_stmt 0 view .LVU189
 673 001a 8361     		str	r3, [r0, #24]
 648:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 674              		.loc 1 648 3 is_stmt 1 view .LVU190
 648:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 675              		.loc 1 648 28 is_stmt 0 view .LVU191
 676 001c C361     		str	r3, [r0, #28]
 649:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 677              		.loc 1 649 3 is_stmt 1 view .LVU192
 649:Core/Src/main.c ****   huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 678              		.loc 1 649 30 is_stmt 0 view .LVU193
 679 001e 0362     		str	r3, [r0, #32]
 650:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 680              		.loc 1 650 3 is_stmt 1 view .LVU194
 650:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 681              		.loc 1 650 30 is_stmt 0 view .LVU195
 682 0020 4362     		str	r3, [r0, #36]
 651:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 683              		.loc 1 651 3 is_stmt 1 view .LVU196
 651:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 684              		.loc 1 651 38 is_stmt 0 view .LVU197
 685 0022 8362     		str	r3, [r0, #40]
 652:Core/Src/main.c ****   {
 686              		.loc 1 652 3 is_stmt 1 view .LVU198
 652:Core/Src/main.c ****   {
 687              		.loc 1 652 7 is_stmt 0 view .LVU199
 688 0024 FFF7FEFF 		bl	HAL_UART_Init
 689              	.LVL32:
 652:Core/Src/main.c ****   {
 690              		.loc 1 652 6 discriminator 1 view .LVU200
 691 0028 78B9     		cbnz	r0, .L34
 656:Core/Src/main.c ****   {
 692              		.loc 1 656 3 is_stmt 1 view .LVU201
 656:Core/Src/main.c ****   {
 693              		.loc 1 656 7 is_stmt 0 view .LVU202
 694 002a 0021     		movs	r1, #0
 695 002c 0B48     		ldr	r0, .L38
 696 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 697              	.LVL33:
 656:Core/Src/main.c ****   {
 698              		.loc 1 656 6 discriminator 1 view .LVU203
 699 0032 60B9     		cbnz	r0, .L35
 660:Core/Src/main.c ****   {
 700              		.loc 1 660 3 is_stmt 1 view .LVU204
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 35


 660:Core/Src/main.c ****   {
 701              		.loc 1 660 7 is_stmt 0 view .LVU205
 702 0034 4FF08061 		mov	r1, #67108864
 703 0038 0848     		ldr	r0, .L38
 704 003a FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 705              	.LVL34:
 660:Core/Src/main.c ****   {
 706              		.loc 1 660 6 discriminator 1 view .LVU206
 707 003e 40B9     		cbnz	r0, .L36
 664:Core/Src/main.c ****   {
 708              		.loc 1 664 3 is_stmt 1 view .LVU207
 664:Core/Src/main.c ****   {
 709              		.loc 1 664 7 is_stmt 0 view .LVU208
 710 0040 0648     		ldr	r0, .L38
 711 0042 FFF7FEFF 		bl	HAL_UARTEx_EnableFifoMode
 712              	.LVL35:
 664:Core/Src/main.c ****   {
 713              		.loc 1 664 6 discriminator 1 view .LVU209
 714 0046 30B9     		cbnz	r0, .L37
 672:Core/Src/main.c **** 
 715              		.loc 1 672 1 view .LVU210
 716 0048 08BD     		pop	{r3, pc}
 717              	.L34:
 654:Core/Src/main.c ****   }
 718              		.loc 1 654 5 is_stmt 1 view .LVU211
 719 004a FFF7FEFF 		bl	Error_Handler
 720              	.LVL36:
 721              	.L35:
 658:Core/Src/main.c ****   }
 722              		.loc 1 658 5 view .LVU212
 723 004e FFF7FEFF 		bl	Error_Handler
 724              	.LVL37:
 725              	.L36:
 662:Core/Src/main.c ****   }
 726              		.loc 1 662 5 view .LVU213
 727 0052 FFF7FEFF 		bl	Error_Handler
 728              	.LVL38:
 729              	.L37:
 666:Core/Src/main.c ****   }
 730              		.loc 1 666 5 view .LVU214
 731 0056 FFF7FEFF 		bl	Error_Handler
 732              	.LVL39:
 733              	.L39:
 734 005a 00BF     		.align	2
 735              	.L38:
 736 005c 00000000 		.word	huart3
 737 0060 00480040 		.word	1073760256
 738              		.cfi_endproc
 739              	.LFE363:
 741              		.section	.text.MX_I2C1_Init,"ax",%progbits
 742              		.align	1
 743              		.syntax unified
 744              		.thumb
 745              		.thumb_func
 747              	MX_I2C1_Init:
 748              	.LFB358:
 367:Core/Src/main.c **** 
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 36


 749              		.loc 1 367 1 view -0
 750              		.cfi_startproc
 751              		@ args = 0, pretend = 0, frame = 0
 752              		@ frame_needed = 0, uses_anonymous_args = 0
 753 0000 08B5     		push	{r3, lr}
 754              	.LCFI13:
 755              		.cfi_def_cfa_offset 8
 756              		.cfi_offset 3, -8
 757              		.cfi_offset 14, -4
 376:Core/Src/main.c ****   hi2c1.Init.Timing = 0x009034B6;
 758              		.loc 1 376 3 view .LVU216
 376:Core/Src/main.c ****   hi2c1.Init.Timing = 0x009034B6;
 759              		.loc 1 376 18 is_stmt 0 view .LVU217
 760 0002 1148     		ldr	r0, .L48
 761 0004 114B     		ldr	r3, .L48+4
 762 0006 0360     		str	r3, [r0]
 377:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 763              		.loc 1 377 3 is_stmt 1 view .LVU218
 377:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 0;
 764              		.loc 1 377 21 is_stmt 0 view .LVU219
 765 0008 114B     		ldr	r3, .L48+8
 766 000a 4360     		str	r3, [r0, #4]
 378:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 767              		.loc 1 378 3 is_stmt 1 view .LVU220
 378:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 768              		.loc 1 378 26 is_stmt 0 view .LVU221
 769 000c 0023     		movs	r3, #0
 770 000e 8360     		str	r3, [r0, #8]
 379:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 771              		.loc 1 379 3 is_stmt 1 view .LVU222
 379:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 772              		.loc 1 379 29 is_stmt 0 view .LVU223
 773 0010 0122     		movs	r2, #1
 774 0012 C260     		str	r2, [r0, #12]
 380:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 775              		.loc 1 380 3 is_stmt 1 view .LVU224
 380:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 776              		.loc 1 380 30 is_stmt 0 view .LVU225
 777 0014 0361     		str	r3, [r0, #16]
 381:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 778              		.loc 1 381 3 is_stmt 1 view .LVU226
 381:Core/Src/main.c ****   hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 779              		.loc 1 381 26 is_stmt 0 view .LVU227
 780 0016 4361     		str	r3, [r0, #20]
 382:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 781              		.loc 1 382 3 is_stmt 1 view .LVU228
 382:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 782              		.loc 1 382 31 is_stmt 0 view .LVU229
 783 0018 8361     		str	r3, [r0, #24]
 383:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 784              		.loc 1 383 3 is_stmt 1 view .LVU230
 383:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 785              		.loc 1 383 30 is_stmt 0 view .LVU231
 786 001a C361     		str	r3, [r0, #28]
 384:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 787              		.loc 1 384 3 is_stmt 1 view .LVU232
 384:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 37


 788              		.loc 1 384 28 is_stmt 0 view .LVU233
 789 001c 0362     		str	r3, [r0, #32]
 385:Core/Src/main.c ****   {
 790              		.loc 1 385 3 is_stmt 1 view .LVU234
 385:Core/Src/main.c ****   {
 791              		.loc 1 385 7 is_stmt 0 view .LVU235
 792 001e FFF7FEFF 		bl	HAL_I2C_Init
 793              	.LVL40:
 385:Core/Src/main.c ****   {
 794              		.loc 1 385 6 discriminator 1 view .LVU236
 795 0022 50B9     		cbnz	r0, .L45
 392:Core/Src/main.c ****   {
 796              		.loc 1 392 3 is_stmt 1 view .LVU237
 392:Core/Src/main.c ****   {
 797              		.loc 1 392 7 is_stmt 0 view .LVU238
 798 0024 0021     		movs	r1, #0
 799 0026 0848     		ldr	r0, .L48
 800 0028 FFF7FEFF 		bl	HAL_I2CEx_ConfigAnalogFilter
 801              	.LVL41:
 392:Core/Src/main.c ****   {
 802              		.loc 1 392 6 discriminator 1 view .LVU239
 803 002c 38B9     		cbnz	r0, .L46
 399:Core/Src/main.c ****   {
 804              		.loc 1 399 3 is_stmt 1 view .LVU240
 399:Core/Src/main.c ****   {
 805              		.loc 1 399 7 is_stmt 0 view .LVU241
 806 002e 0021     		movs	r1, #0
 807 0030 0548     		ldr	r0, .L48
 808 0032 FFF7FEFF 		bl	HAL_I2CEx_ConfigDigitalFilter
 809              	.LVL42:
 399:Core/Src/main.c ****   {
 810              		.loc 1 399 6 discriminator 1 view .LVU242
 811 0036 20B9     		cbnz	r0, .L47
 407:Core/Src/main.c **** 
 812              		.loc 1 407 1 view .LVU243
 813 0038 08BD     		pop	{r3, pc}
 814              	.L45:
 387:Core/Src/main.c ****   }
 815              		.loc 1 387 5 is_stmt 1 view .LVU244
 816 003a FFF7FEFF 		bl	Error_Handler
 817              	.LVL43:
 818              	.L46:
 394:Core/Src/main.c ****   }
 819              		.loc 1 394 5 view .LVU245
 820 003e FFF7FEFF 		bl	Error_Handler
 821              	.LVL44:
 822              	.L47:
 401:Core/Src/main.c ****   }
 823              		.loc 1 401 5 view .LVU246
 824 0042 FFF7FEFF 		bl	Error_Handler
 825              	.LVL45:
 826              	.L49:
 827 0046 00BF     		.align	2
 828              	.L48:
 829 0048 00000000 		.word	hi2c1
 830 004c 00540040 		.word	1073763328
 831 0050 B6349000 		.word	9450678
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 38


 832              		.cfi_endproc
 833              	.LFE358:
 835              		.section	.text.MX_USART6_UART_Init,"ax",%progbits
 836              		.align	1
 837              		.syntax unified
 838              		.thumb
 839              		.thumb_func
 841              	MX_USART6_UART_Init:
 842              	.LFB364:
 680:Core/Src/main.c **** 
 843              		.loc 1 680 1 view -0
 844              		.cfi_startproc
 845              		@ args = 0, pretend = 0, frame = 0
 846              		@ frame_needed = 0, uses_anonymous_args = 0
 847 0000 08B5     		push	{r3, lr}
 848              	.LCFI14:
 849              		.cfi_def_cfa_offset 8
 850              		.cfi_offset 3, -8
 851              		.cfi_offset 14, -4
 689:Core/Src/main.c ****   huart6.Init.BaudRate = 115200;
 852              		.loc 1 689 3 view .LVU248
 689:Core/Src/main.c ****   huart6.Init.BaudRate = 115200;
 853              		.loc 1 689 19 is_stmt 0 view .LVU249
 854 0002 1648     		ldr	r0, .L60
 855 0004 164B     		ldr	r3, .L60+4
 856 0006 0360     		str	r3, [r0]
 690:Core/Src/main.c ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 857              		.loc 1 690 3 is_stmt 1 view .LVU250
 690:Core/Src/main.c ****   huart6.Init.WordLength = UART_WORDLENGTH_8B;
 858              		.loc 1 690 24 is_stmt 0 view .LVU251
 859 0008 4FF4E133 		mov	r3, #115200
 860 000c 4360     		str	r3, [r0, #4]
 691:Core/Src/main.c ****   huart6.Init.StopBits = UART_STOPBITS_1;
 861              		.loc 1 691 3 is_stmt 1 view .LVU252
 691:Core/Src/main.c ****   huart6.Init.StopBits = UART_STOPBITS_1;
 862              		.loc 1 691 26 is_stmt 0 view .LVU253
 863 000e 0023     		movs	r3, #0
 864 0010 8360     		str	r3, [r0, #8]
 692:Core/Src/main.c ****   huart6.Init.Parity = UART_PARITY_NONE;
 865              		.loc 1 692 3 is_stmt 1 view .LVU254
 692:Core/Src/main.c ****   huart6.Init.Parity = UART_PARITY_NONE;
 866              		.loc 1 692 24 is_stmt 0 view .LVU255
 867 0012 C360     		str	r3, [r0, #12]
 693:Core/Src/main.c ****   huart6.Init.Mode = UART_MODE_TX_RX;
 868              		.loc 1 693 3 is_stmt 1 view .LVU256
 693:Core/Src/main.c ****   huart6.Init.Mode = UART_MODE_TX_RX;
 869              		.loc 1 693 22 is_stmt 0 view .LVU257
 870 0014 0361     		str	r3, [r0, #16]
 694:Core/Src/main.c ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 871              		.loc 1 694 3 is_stmt 1 view .LVU258
 694:Core/Src/main.c ****   huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 872              		.loc 1 694 20 is_stmt 0 view .LVU259
 873 0016 0C22     		movs	r2, #12
 874 0018 4261     		str	r2, [r0, #20]
 695:Core/Src/main.c ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 875              		.loc 1 695 3 is_stmt 1 view .LVU260
 695:Core/Src/main.c ****   huart6.Init.OverSampling = UART_OVERSAMPLING_16;
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 39


 876              		.loc 1 695 25 is_stmt 0 view .LVU261
 877 001a 8361     		str	r3, [r0, #24]
 696:Core/Src/main.c ****   huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 878              		.loc 1 696 3 is_stmt 1 view .LVU262
 696:Core/Src/main.c ****   huart6.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 879              		.loc 1 696 28 is_stmt 0 view .LVU263
 880 001c C361     		str	r3, [r0, #28]
 697:Core/Src/main.c ****   huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 881              		.loc 1 697 3 is_stmt 1 view .LVU264
 697:Core/Src/main.c ****   huart6.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 882              		.loc 1 697 30 is_stmt 0 view .LVU265
 883 001e 0362     		str	r3, [r0, #32]
 698:Core/Src/main.c ****   huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 884              		.loc 1 698 3 is_stmt 1 view .LVU266
 698:Core/Src/main.c ****   huart6.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 885              		.loc 1 698 30 is_stmt 0 view .LVU267
 886 0020 4362     		str	r3, [r0, #36]
 699:Core/Src/main.c ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 887              		.loc 1 699 3 is_stmt 1 view .LVU268
 699:Core/Src/main.c ****   if (HAL_UART_Init(&huart6) != HAL_OK)
 888              		.loc 1 699 38 is_stmt 0 view .LVU269
 889 0022 8362     		str	r3, [r0, #40]
 700:Core/Src/main.c ****   {
 890              		.loc 1 700 3 is_stmt 1 view .LVU270
 700:Core/Src/main.c ****   {
 891              		.loc 1 700 7 is_stmt 0 view .LVU271
 892 0024 FFF7FEFF 		bl	HAL_UART_Init
 893              	.LVL46:
 700:Core/Src/main.c ****   {
 894              		.loc 1 700 6 discriminator 1 view .LVU272
 895 0028 78B9     		cbnz	r0, .L56
 704:Core/Src/main.c ****   {
 896              		.loc 1 704 3 is_stmt 1 view .LVU273
 704:Core/Src/main.c ****   {
 897              		.loc 1 704 7 is_stmt 0 view .LVU274
 898 002a 0021     		movs	r1, #0
 899 002c 0B48     		ldr	r0, .L60
 900 002e FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 901              	.LVL47:
 704:Core/Src/main.c ****   {
 902              		.loc 1 704 6 discriminator 1 view .LVU275
 903 0032 60B9     		cbnz	r0, .L57
 708:Core/Src/main.c ****   {
 904              		.loc 1 708 3 is_stmt 1 view .LVU276
 708:Core/Src/main.c ****   {
 905              		.loc 1 708 7 is_stmt 0 view .LVU277
 906 0034 4FF08061 		mov	r1, #67108864
 907 0038 0848     		ldr	r0, .L60
 908 003a FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 909              	.LVL48:
 708:Core/Src/main.c ****   {
 910              		.loc 1 708 6 discriminator 1 view .LVU278
 911 003e 40B9     		cbnz	r0, .L58
 712:Core/Src/main.c ****   {
 912              		.loc 1 712 3 is_stmt 1 view .LVU279
 712:Core/Src/main.c ****   {
 913              		.loc 1 712 7 is_stmt 0 view .LVU280
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 40


 914 0040 0648     		ldr	r0, .L60
 915 0042 FFF7FEFF 		bl	HAL_UARTEx_EnableFifoMode
 916              	.LVL49:
 712:Core/Src/main.c ****   {
 917              		.loc 1 712 6 discriminator 1 view .LVU281
 918 0046 30B9     		cbnz	r0, .L59
 720:Core/Src/main.c **** 
 919              		.loc 1 720 1 view .LVU282
 920 0048 08BD     		pop	{r3, pc}
 921              	.L56:
 702:Core/Src/main.c ****   }
 922              		.loc 1 702 5 is_stmt 1 view .LVU283
 923 004a FFF7FEFF 		bl	Error_Handler
 924              	.LVL50:
 925              	.L57:
 706:Core/Src/main.c ****   }
 926              		.loc 1 706 5 view .LVU284
 927 004e FFF7FEFF 		bl	Error_Handler
 928              	.LVL51:
 929              	.L58:
 710:Core/Src/main.c ****   }
 930              		.loc 1 710 5 view .LVU285
 931 0052 FFF7FEFF 		bl	Error_Handler
 932              	.LVL52:
 933              	.L59:
 714:Core/Src/main.c ****   }
 934              		.loc 1 714 5 view .LVU286
 935 0056 FFF7FEFF 		bl	Error_Handler
 936              	.LVL53:
 937              	.L61:
 938 005a 00BF     		.align	2
 939              	.L60:
 940 005c 00000000 		.word	huart6
 941 0060 00140140 		.word	1073812480
 942              		.cfi_endproc
 943              	.LFE364:
 945              		.section	.text.MX_CRC_Init,"ax",%progbits
 946              		.align	1
 947              		.syntax unified
 948              		.thumb
 949              		.thumb_func
 951              	MX_CRC_Init:
 952              	.LFB357:
 336:Core/Src/main.c **** 
 953              		.loc 1 336 1 view -0
 954              		.cfi_startproc
 955              		@ args = 0, pretend = 0, frame = 0
 956              		@ frame_needed = 0, uses_anonymous_args = 0
 957 0000 08B5     		push	{r3, lr}
 958              	.LCFI15:
 959              		.cfi_def_cfa_offset 8
 960              		.cfi_offset 3, -8
 961              		.cfi_offset 14, -4
 345:Core/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 962              		.loc 1 345 3 view .LVU288
 345:Core/Src/main.c ****   hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 963              		.loc 1 345 17 is_stmt 0 view .LVU289
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 41


 964 0002 0848     		ldr	r0, .L66
 965 0004 084B     		ldr	r3, .L66+4
 966 0006 0360     		str	r3, [r0]
 346:Core/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 967              		.loc 1 346 3 is_stmt 1 view .LVU290
 346:Core/Src/main.c ****   hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 968              		.loc 1 346 34 is_stmt 0 view .LVU291
 969 0008 0023     		movs	r3, #0
 970 000a 0371     		strb	r3, [r0, #4]
 347:Core/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 971              		.loc 1 347 3 is_stmt 1 view .LVU292
 347:Core/Src/main.c ****   hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 972              		.loc 1 347 33 is_stmt 0 view .LVU293
 973 000c 4371     		strb	r3, [r0, #5]
 348:Core/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 974              		.loc 1 348 3 is_stmt 1 view .LVU294
 348:Core/Src/main.c ****   hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 975              		.loc 1 348 36 is_stmt 0 view .LVU295
 976 000e 4361     		str	r3, [r0, #20]
 349:Core/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 977              		.loc 1 349 3 is_stmt 1 view .LVU296
 349:Core/Src/main.c ****   hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 978              		.loc 1 349 37 is_stmt 0 view .LVU297
 979 0010 8361     		str	r3, [r0, #24]
 350:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 980              		.loc 1 350 3 is_stmt 1 view .LVU298
 350:Core/Src/main.c ****   if (HAL_CRC_Init(&hcrc) != HAL_OK)
 981              		.loc 1 350 24 is_stmt 0 view .LVU299
 982 0012 0123     		movs	r3, #1
 983 0014 0362     		str	r3, [r0, #32]
 351:Core/Src/main.c ****   {
 984              		.loc 1 351 3 is_stmt 1 view .LVU300
 351:Core/Src/main.c ****   {
 985              		.loc 1 351 7 is_stmt 0 view .LVU301
 986 0016 FFF7FEFF 		bl	HAL_CRC_Init
 987              	.LVL54:
 351:Core/Src/main.c ****   {
 988              		.loc 1 351 6 discriminator 1 view .LVU302
 989 001a 00B9     		cbnz	r0, .L65
 359:Core/Src/main.c **** 
 990              		.loc 1 359 1 view .LVU303
 991 001c 08BD     		pop	{r3, pc}
 992              	.L65:
 353:Core/Src/main.c ****   }
 993              		.loc 1 353 5 is_stmt 1 view .LVU304
 994 001e FFF7FEFF 		bl	Error_Handler
 995              	.LVL55:
 996              	.L67:
 997 0022 00BF     		.align	2
 998              	.L66:
 999 0024 00000000 		.word	hcrc
 1000 0028 004C0258 		.word	1476545536
 1001              		.cfi_endproc
 1002              	.LFE357:
 1004              		.section	.text.MX_TIM1_Init,"ax",%progbits
 1005              		.align	1
 1006              		.syntax unified
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 42


 1007              		.thumb
 1008              		.thumb_func
 1010              	MX_TIM1_Init:
 1011              	.LFB361:
 492:Core/Src/main.c **** 
 1012              		.loc 1 492 1 view -0
 1013              		.cfi_startproc
 1014              		@ args = 0, pretend = 0, frame = 112
 1015              		@ frame_needed = 0, uses_anonymous_args = 0
 1016 0000 10B5     		push	{r4, lr}
 1017              	.LCFI16:
 1018              		.cfi_def_cfa_offset 8
 1019              		.cfi_offset 4, -8
 1020              		.cfi_offset 14, -4
 1021 0002 9CB0     		sub	sp, sp, #112
 1022              	.LCFI17:
 1023              		.cfi_def_cfa_offset 120
 498:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1024              		.loc 1 498 3 view .LVU306
 498:Core/Src/main.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1025              		.loc 1 498 26 is_stmt 0 view .LVU307
 1026 0004 0024     		movs	r4, #0
 1027 0006 1894     		str	r4, [sp, #96]
 1028 0008 1994     		str	r4, [sp, #100]
 1029 000a 1A94     		str	r4, [sp, #104]
 1030 000c 1B94     		str	r4, [sp, #108]
 499:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1031              		.loc 1 499 3 is_stmt 1 view .LVU308
 499:Core/Src/main.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1032              		.loc 1 499 27 is_stmt 0 view .LVU309
 1033 000e 1594     		str	r4, [sp, #84]
 1034 0010 1694     		str	r4, [sp, #88]
 1035 0012 1794     		str	r4, [sp, #92]
 500:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1036              		.loc 1 500 3 is_stmt 1 view .LVU310
 500:Core/Src/main.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1037              		.loc 1 500 22 is_stmt 0 view .LVU311
 1038 0014 0E94     		str	r4, [sp, #56]
 1039 0016 0F94     		str	r4, [sp, #60]
 1040 0018 1094     		str	r4, [sp, #64]
 1041 001a 1194     		str	r4, [sp, #68]
 1042 001c 1294     		str	r4, [sp, #72]
 1043 001e 1394     		str	r4, [sp, #76]
 1044 0020 1494     		str	r4, [sp, #80]
 501:Core/Src/main.c **** 
 1045              		.loc 1 501 3 is_stmt 1 view .LVU312
 501:Core/Src/main.c **** 
 1046              		.loc 1 501 34 is_stmt 0 view .LVU313
 1047 0022 3422     		movs	r2, #52
 1048 0024 2146     		mov	r1, r4
 1049 0026 01A8     		add	r0, sp, #4
 1050 0028 FFF7FEFF 		bl	memset
 1051              	.LVL56:
 506:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 1052              		.loc 1 506 3 is_stmt 1 view .LVU314
 506:Core/Src/main.c ****   htim1.Init.Prescaler = 0;
 1053              		.loc 1 506 18 is_stmt 0 view .LVU315
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 43


 1054 002c 3A48     		ldr	r0, .L88
 1055 002e 3B4B     		ldr	r3, .L88+4
 1056 0030 0360     		str	r3, [r0]
 507:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1057              		.loc 1 507 3 is_stmt 1 view .LVU316
 507:Core/Src/main.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 1058              		.loc 1 507 24 is_stmt 0 view .LVU317
 1059 0032 4460     		str	r4, [r0, #4]
 508:Core/Src/main.c ****   htim1.Init.Period = 65535;
 1060              		.loc 1 508 3 is_stmt 1 view .LVU318
 508:Core/Src/main.c ****   htim1.Init.Period = 65535;
 1061              		.loc 1 508 26 is_stmt 0 view .LVU319
 1062 0034 8460     		str	r4, [r0, #8]
 509:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1063              		.loc 1 509 3 is_stmt 1 view .LVU320
 509:Core/Src/main.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1064              		.loc 1 509 21 is_stmt 0 view .LVU321
 1065 0036 4FF6FF73 		movw	r3, #65535
 1066 003a C360     		str	r3, [r0, #12]
 510:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1067              		.loc 1 510 3 is_stmt 1 view .LVU322
 510:Core/Src/main.c ****   htim1.Init.RepetitionCounter = 0;
 1068              		.loc 1 510 28 is_stmt 0 view .LVU323
 1069 003c 0461     		str	r4, [r0, #16]
 511:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1070              		.loc 1 511 3 is_stmt 1 view .LVU324
 511:Core/Src/main.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1071              		.loc 1 511 32 is_stmt 0 view .LVU325
 1072 003e 4461     		str	r4, [r0, #20]
 512:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1073              		.loc 1 512 3 is_stmt 1 view .LVU326
 512:Core/Src/main.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 1074              		.loc 1 512 32 is_stmt 0 view .LVU327
 1075 0040 8461     		str	r4, [r0, #24]
 513:Core/Src/main.c ****   {
 1076              		.loc 1 513 3 is_stmt 1 view .LVU328
 513:Core/Src/main.c ****   {
 1077              		.loc 1 513 7 is_stmt 0 view .LVU329
 1078 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1079              	.LVL57:
 513:Core/Src/main.c ****   {
 1080              		.loc 1 513 6 discriminator 1 view .LVU330
 1081 0046 0028     		cmp	r0, #0
 1082 0048 53D1     		bne	.L79
 517:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1083              		.loc 1 517 3 is_stmt 1 view .LVU331
 517:Core/Src/main.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 1084              		.loc 1 517 34 is_stmt 0 view .LVU332
 1085 004a 4FF48053 		mov	r3, #4096
 1086 004e 1893     		str	r3, [sp, #96]
 518:Core/Src/main.c ****   {
 1087              		.loc 1 518 3 is_stmt 1 view .LVU333
 518:Core/Src/main.c ****   {
 1088              		.loc 1 518 7 is_stmt 0 view .LVU334
 1089 0050 18A9     		add	r1, sp, #96
 1090 0052 3148     		ldr	r0, .L88
 1091 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 44


 1092              	.LVL58:
 518:Core/Src/main.c ****   {
 1093              		.loc 1 518 6 discriminator 1 view .LVU335
 1094 0058 0028     		cmp	r0, #0
 1095 005a 4CD1     		bne	.L80
 522:Core/Src/main.c ****   {
 1096              		.loc 1 522 3 is_stmt 1 view .LVU336
 522:Core/Src/main.c ****   {
 1097              		.loc 1 522 7 is_stmt 0 view .LVU337
 1098 005c 2E48     		ldr	r0, .L88
 1099 005e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1100              	.LVL59:
 522:Core/Src/main.c ****   {
 1101              		.loc 1 522 6 discriminator 1 view .LVU338
 1102 0062 0028     		cmp	r0, #0
 1103 0064 49D1     		bne	.L81
 526:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1104              		.loc 1 526 3 is_stmt 1 view .LVU339
 526:Core/Src/main.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 1105              		.loc 1 526 37 is_stmt 0 view .LVU340
 1106 0066 0023     		movs	r3, #0
 1107 0068 1593     		str	r3, [sp, #84]
 527:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1108              		.loc 1 527 3 is_stmt 1 view .LVU341
 527:Core/Src/main.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1109              		.loc 1 527 38 is_stmt 0 view .LVU342
 1110 006a 1693     		str	r3, [sp, #88]
 528:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1111              		.loc 1 528 3 is_stmt 1 view .LVU343
 528:Core/Src/main.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 1112              		.loc 1 528 33 is_stmt 0 view .LVU344
 1113 006c 1793     		str	r3, [sp, #92]
 529:Core/Src/main.c ****   {
 1114              		.loc 1 529 3 is_stmt 1 view .LVU345
 529:Core/Src/main.c ****   {
 1115              		.loc 1 529 7 is_stmt 0 view .LVU346
 1116 006e 15A9     		add	r1, sp, #84
 1117 0070 2948     		ldr	r0, .L88
 1118 0072 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1119              	.LVL60:
 529:Core/Src/main.c ****   {
 1120              		.loc 1 529 6 discriminator 1 view .LVU347
 1121 0076 0028     		cmp	r0, #0
 1122 0078 41D1     		bne	.L82
 533:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1123              		.loc 1 533 3 is_stmt 1 view .LVU348
 533:Core/Src/main.c ****   sConfigOC.Pulse = 0;
 1124              		.loc 1 533 20 is_stmt 0 view .LVU349
 1125 007a 6023     		movs	r3, #96
 1126 007c 0E93     		str	r3, [sp, #56]
 534:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1127              		.loc 1 534 3 is_stmt 1 view .LVU350
 534:Core/Src/main.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1128              		.loc 1 534 19 is_stmt 0 view .LVU351
 1129 007e 0022     		movs	r2, #0
 1130 0080 0F92     		str	r2, [sp, #60]
 535:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 45


 1131              		.loc 1 535 3 is_stmt 1 view .LVU352
 535:Core/Src/main.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1132              		.loc 1 535 24 is_stmt 0 view .LVU353
 1133 0082 1092     		str	r2, [sp, #64]
 536:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1134              		.loc 1 536 3 is_stmt 1 view .LVU354
 536:Core/Src/main.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1135              		.loc 1 536 25 is_stmt 0 view .LVU355
 1136 0084 1192     		str	r2, [sp, #68]
 537:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1137              		.loc 1 537 3 is_stmt 1 view .LVU356
 537:Core/Src/main.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1138              		.loc 1 537 24 is_stmt 0 view .LVU357
 1139 0086 1292     		str	r2, [sp, #72]
 538:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1140              		.loc 1 538 3 is_stmt 1 view .LVU358
 538:Core/Src/main.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1141              		.loc 1 538 25 is_stmt 0 view .LVU359
 1142 0088 1392     		str	r2, [sp, #76]
 539:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1143              		.loc 1 539 3 is_stmt 1 view .LVU360
 539:Core/Src/main.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1144              		.loc 1 539 26 is_stmt 0 view .LVU361
 1145 008a 1492     		str	r2, [sp, #80]
 540:Core/Src/main.c ****   {
 1146              		.loc 1 540 3 is_stmt 1 view .LVU362
 540:Core/Src/main.c ****   {
 1147              		.loc 1 540 7 is_stmt 0 view .LVU363
 1148 008c 0EA9     		add	r1, sp, #56
 1149 008e 2248     		ldr	r0, .L88
 1150 0090 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1151              	.LVL61:
 540:Core/Src/main.c ****   {
 1152              		.loc 1 540 6 discriminator 1 view .LVU364
 1153 0094 0028     		cmp	r0, #0
 1154 0096 34D1     		bne	.L83
 544:Core/Src/main.c ****   {
 1155              		.loc 1 544 3 is_stmt 1 view .LVU365
 544:Core/Src/main.c ****   {
 1156              		.loc 1 544 7 is_stmt 0 view .LVU366
 1157 0098 0422     		movs	r2, #4
 1158 009a 0EA9     		add	r1, sp, #56
 1159 009c 1E48     		ldr	r0, .L88
 1160 009e FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1161              	.LVL62:
 544:Core/Src/main.c ****   {
 1162              		.loc 1 544 6 discriminator 1 view .LVU367
 1163 00a2 0028     		cmp	r0, #0
 1164 00a4 2FD1     		bne	.L84
 548:Core/Src/main.c ****   {
 1165              		.loc 1 548 3 is_stmt 1 view .LVU368
 548:Core/Src/main.c ****   {
 1166              		.loc 1 548 7 is_stmt 0 view .LVU369
 1167 00a6 0822     		movs	r2, #8
 1168 00a8 0EA9     		add	r1, sp, #56
 1169 00aa 1B48     		ldr	r0, .L88
 1170 00ac FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 46


 1171              	.LVL63:
 548:Core/Src/main.c ****   {
 1172              		.loc 1 548 6 discriminator 1 view .LVU370
 1173 00b0 58BB     		cbnz	r0, .L85
 552:Core/Src/main.c ****   {
 1174              		.loc 1 552 3 is_stmt 1 view .LVU371
 552:Core/Src/main.c ****   {
 1175              		.loc 1 552 7 is_stmt 0 view .LVU372
 1176 00b2 0C22     		movs	r2, #12
 1177 00b4 0EA9     		add	r1, sp, #56
 1178 00b6 1848     		ldr	r0, .L88
 1179 00b8 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1180              	.LVL64:
 552:Core/Src/main.c ****   {
 1181              		.loc 1 552 6 discriminator 1 view .LVU373
 1182 00bc 38BB     		cbnz	r0, .L86
 556:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1183              		.loc 1 556 3 is_stmt 1 view .LVU374
 556:Core/Src/main.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1184              		.loc 1 556 40 is_stmt 0 view .LVU375
 1185 00be 0023     		movs	r3, #0
 1186 00c0 0193     		str	r3, [sp, #4]
 557:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1187              		.loc 1 557 3 is_stmt 1 view .LVU376
 557:Core/Src/main.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1188              		.loc 1 557 41 is_stmt 0 view .LVU377
 1189 00c2 0293     		str	r3, [sp, #8]
 558:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1190              		.loc 1 558 3 is_stmt 1 view .LVU378
 558:Core/Src/main.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1191              		.loc 1 558 34 is_stmt 0 view .LVU379
 1192 00c4 0393     		str	r3, [sp, #12]
 559:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1193              		.loc 1 559 3 is_stmt 1 view .LVU380
 559:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1194              		.loc 1 559 33 is_stmt 0 view .LVU381
 1195 00c6 0493     		str	r3, [sp, #16]
 560:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1196              		.loc 1 560 3 is_stmt 1 view .LVU382
 560:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1197              		.loc 1 560 35 is_stmt 0 view .LVU383
 1198 00c8 0593     		str	r3, [sp, #20]
 561:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1199              		.loc 1 561 3 is_stmt 1 view .LVU384
 561:Core/Src/main.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 1200              		.loc 1 561 38 is_stmt 0 view .LVU385
 1201 00ca 4FF40052 		mov	r2, #8192
 1202 00ce 0692     		str	r2, [sp, #24]
 562:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1203              		.loc 1 562 3 is_stmt 1 view .LVU386
 562:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 1204              		.loc 1 562 36 is_stmt 0 view .LVU387
 1205 00d0 0793     		str	r3, [sp, #28]
 563:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1206              		.loc 1 563 3 is_stmt 1 view .LVU388
 563:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 1207              		.loc 1 563 36 is_stmt 0 view .LVU389
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 47


 1208 00d2 0993     		str	r3, [sp, #36]
 564:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 1209              		.loc 1 564 3 is_stmt 1 view .LVU390
 564:Core/Src/main.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 1210              		.loc 1 564 39 is_stmt 0 view .LVU391
 1211 00d4 4FF00072 		mov	r2, #33554432
 1212 00d8 0A92     		str	r2, [sp, #40]
 565:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1213              		.loc 1 565 3 is_stmt 1 view .LVU392
 565:Core/Src/main.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1214              		.loc 1 565 37 is_stmt 0 view .LVU393
 1215 00da 0B93     		str	r3, [sp, #44]
 566:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1216              		.loc 1 566 3 is_stmt 1 view .LVU394
 566:Core/Src/main.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 1217              		.loc 1 566 40 is_stmt 0 view .LVU395
 1218 00dc 0D93     		str	r3, [sp, #52]
 567:Core/Src/main.c ****   {
 1219              		.loc 1 567 3 is_stmt 1 view .LVU396
 567:Core/Src/main.c ****   {
 1220              		.loc 1 567 7 is_stmt 0 view .LVU397
 1221 00de 01A9     		add	r1, sp, #4
 1222 00e0 0D48     		ldr	r0, .L88
 1223 00e2 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1224              	.LVL65:
 567:Core/Src/main.c ****   {
 1225              		.loc 1 567 6 discriminator 1 view .LVU398
 1226 00e6 A0B9     		cbnz	r0, .L87
 574:Core/Src/main.c **** 
 1227              		.loc 1 574 3 is_stmt 1 view .LVU399
 1228 00e8 0B48     		ldr	r0, .L88
 1229 00ea FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1230              	.LVL66:
 576:Core/Src/main.c **** 
 1231              		.loc 1 576 1 is_stmt 0 view .LVU400
 1232 00ee 1CB0     		add	sp, sp, #112
 1233              	.LCFI18:
 1234              		.cfi_remember_state
 1235              		.cfi_def_cfa_offset 8
 1236              		@ sp needed
 1237 00f0 10BD     		pop	{r4, pc}
 1238              	.L79:
 1239              	.LCFI19:
 1240              		.cfi_restore_state
 515:Core/Src/main.c ****   }
 1241              		.loc 1 515 5 is_stmt 1 view .LVU401
 1242 00f2 FFF7FEFF 		bl	Error_Handler
 1243              	.LVL67:
 1244              	.L80:
 520:Core/Src/main.c ****   }
 1245              		.loc 1 520 5 view .LVU402
 1246 00f6 FFF7FEFF 		bl	Error_Handler
 1247              	.LVL68:
 1248              	.L81:
 524:Core/Src/main.c ****   }
 1249              		.loc 1 524 5 view .LVU403
 1250 00fa FFF7FEFF 		bl	Error_Handler
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 48


 1251              	.LVL69:
 1252              	.L82:
 531:Core/Src/main.c ****   }
 1253              		.loc 1 531 5 view .LVU404
 1254 00fe FFF7FEFF 		bl	Error_Handler
 1255              	.LVL70:
 1256              	.L83:
 542:Core/Src/main.c ****   }
 1257              		.loc 1 542 5 view .LVU405
 1258 0102 FFF7FEFF 		bl	Error_Handler
 1259              	.LVL71:
 1260              	.L84:
 546:Core/Src/main.c ****   }
 1261              		.loc 1 546 5 view .LVU406
 1262 0106 FFF7FEFF 		bl	Error_Handler
 1263              	.LVL72:
 1264              	.L85:
 550:Core/Src/main.c ****   }
 1265              		.loc 1 550 5 view .LVU407
 1266 010a FFF7FEFF 		bl	Error_Handler
 1267              	.LVL73:
 1268              	.L86:
 554:Core/Src/main.c ****   }
 1269              		.loc 1 554 5 view .LVU408
 1270 010e FFF7FEFF 		bl	Error_Handler
 1271              	.LVL74:
 1272              	.L87:
 569:Core/Src/main.c ****   }
 1273              		.loc 1 569 5 view .LVU409
 1274 0112 FFF7FEFF 		bl	Error_Handler
 1275              	.LVL75:
 1276              	.L89:
 1277 0116 00BF     		.align	2
 1278              	.L88:
 1279 0118 00000000 		.word	htim1
 1280 011c 00000140 		.word	1073807360
 1281              		.cfi_endproc
 1282              	.LFE361:
 1284              		.section	.text.MX_UART4_Init,"ax",%progbits
 1285              		.align	1
 1286              		.syntax unified
 1287              		.thumb
 1288              		.thumb_func
 1290              	MX_UART4_Init:
 1291              	.LFB362:
 584:Core/Src/main.c **** 
 1292              		.loc 1 584 1 view -0
 1293              		.cfi_startproc
 1294              		@ args = 0, pretend = 0, frame = 0
 1295              		@ frame_needed = 0, uses_anonymous_args = 0
 1296 0000 08B5     		push	{r3, lr}
 1297              	.LCFI20:
 1298              		.cfi_def_cfa_offset 8
 1299              		.cfi_offset 3, -8
 1300              		.cfi_offset 14, -4
 593:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 1301              		.loc 1 593 3 view .LVU411
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 49


 593:Core/Src/main.c ****   huart4.Init.BaudRate = 115200;
 1302              		.loc 1 593 19 is_stmt 0 view .LVU412
 1303 0002 1648     		ldr	r0, .L100
 1304 0004 164B     		ldr	r3, .L100+4
 1305 0006 0360     		str	r3, [r0]
 594:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 1306              		.loc 1 594 3 is_stmt 1 view .LVU413
 594:Core/Src/main.c ****   huart4.Init.WordLength = UART_WORDLENGTH_8B;
 1307              		.loc 1 594 24 is_stmt 0 view .LVU414
 1308 0008 4FF4E133 		mov	r3, #115200
 1309 000c 4360     		str	r3, [r0, #4]
 595:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1310              		.loc 1 595 3 is_stmt 1 view .LVU415
 595:Core/Src/main.c ****   huart4.Init.StopBits = UART_STOPBITS_1;
 1311              		.loc 1 595 26 is_stmt 0 view .LVU416
 1312 000e 0023     		movs	r3, #0
 1313 0010 8360     		str	r3, [r0, #8]
 596:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 1314              		.loc 1 596 3 is_stmt 1 view .LVU417
 596:Core/Src/main.c ****   huart4.Init.Parity = UART_PARITY_NONE;
 1315              		.loc 1 596 24 is_stmt 0 view .LVU418
 1316 0012 C360     		str	r3, [r0, #12]
 597:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 1317              		.loc 1 597 3 is_stmt 1 view .LVU419
 597:Core/Src/main.c ****   huart4.Init.Mode = UART_MODE_TX_RX;
 1318              		.loc 1 597 22 is_stmt 0 view .LVU420
 1319 0014 0361     		str	r3, [r0, #16]
 598:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1320              		.loc 1 598 3 is_stmt 1 view .LVU421
 598:Core/Src/main.c ****   huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 1321              		.loc 1 598 20 is_stmt 0 view .LVU422
 1322 0016 0C22     		movs	r2, #12
 1323 0018 4261     		str	r2, [r0, #20]
 599:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 1324              		.loc 1 599 3 is_stmt 1 view .LVU423
 599:Core/Src/main.c ****   huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 1325              		.loc 1 599 25 is_stmt 0 view .LVU424
 1326 001a 8361     		str	r3, [r0, #24]
 600:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1327              		.loc 1 600 3 is_stmt 1 view .LVU425
 600:Core/Src/main.c ****   huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 1328              		.loc 1 600 28 is_stmt 0 view .LVU426
 1329 001c C361     		str	r3, [r0, #28]
 601:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1330              		.loc 1 601 3 is_stmt 1 view .LVU427
 601:Core/Src/main.c ****   huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 1331              		.loc 1 601 30 is_stmt 0 view .LVU428
 1332 001e 0362     		str	r3, [r0, #32]
 602:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1333              		.loc 1 602 3 is_stmt 1 view .LVU429
 602:Core/Src/main.c ****   huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 1334              		.loc 1 602 30 is_stmt 0 view .LVU430
 1335 0020 4362     		str	r3, [r0, #36]
 603:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 1336              		.loc 1 603 3 is_stmt 1 view .LVU431
 603:Core/Src/main.c ****   if (HAL_UART_Init(&huart4) != HAL_OK)
 1337              		.loc 1 603 38 is_stmt 0 view .LVU432
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 50


 1338 0022 8362     		str	r3, [r0, #40]
 604:Core/Src/main.c ****   {
 1339              		.loc 1 604 3 is_stmt 1 view .LVU433
 604:Core/Src/main.c ****   {
 1340              		.loc 1 604 7 is_stmt 0 view .LVU434
 1341 0024 FFF7FEFF 		bl	HAL_UART_Init
 1342              	.LVL76:
 604:Core/Src/main.c ****   {
 1343              		.loc 1 604 6 discriminator 1 view .LVU435
 1344 0028 80B9     		cbnz	r0, .L96
 608:Core/Src/main.c ****   {
 1345              		.loc 1 608 3 is_stmt 1 view .LVU436
 608:Core/Src/main.c ****   {
 1346              		.loc 1 608 7 is_stmt 0 view .LVU437
 1347 002a 4FF08041 		mov	r1, #1073741824
 1348 002e 0B48     		ldr	r0, .L100
 1349 0030 FFF7FEFF 		bl	HAL_UARTEx_SetTxFifoThreshold
 1350              	.LVL77:
 608:Core/Src/main.c ****   {
 1351              		.loc 1 608 6 discriminator 1 view .LVU438
 1352 0034 60B9     		cbnz	r0, .L97
 612:Core/Src/main.c ****   {
 1353              		.loc 1 612 3 is_stmt 1 view .LVU439
 612:Core/Src/main.c ****   {
 1354              		.loc 1 612 7 is_stmt 0 view .LVU440
 1355 0036 4FF08061 		mov	r1, #67108864
 1356 003a 0848     		ldr	r0, .L100
 1357 003c FFF7FEFF 		bl	HAL_UARTEx_SetRxFifoThreshold
 1358              	.LVL78:
 612:Core/Src/main.c ****   {
 1359              		.loc 1 612 6 discriminator 1 view .LVU441
 1360 0040 40B9     		cbnz	r0, .L98
 616:Core/Src/main.c ****   {
 1361              		.loc 1 616 3 is_stmt 1 view .LVU442
 616:Core/Src/main.c ****   {
 1362              		.loc 1 616 7 is_stmt 0 view .LVU443
 1363 0042 0648     		ldr	r0, .L100
 1364 0044 FFF7FEFF 		bl	HAL_UARTEx_EnableFifoMode
 1365              	.LVL79:
 616:Core/Src/main.c ****   {
 1366              		.loc 1 616 6 discriminator 1 view .LVU444
 1367 0048 30B9     		cbnz	r0, .L99
 624:Core/Src/main.c **** 
 1368              		.loc 1 624 1 view .LVU445
 1369 004a 08BD     		pop	{r3, pc}
 1370              	.L96:
 606:Core/Src/main.c ****   }
 1371              		.loc 1 606 5 is_stmt 1 view .LVU446
 1372 004c FFF7FEFF 		bl	Error_Handler
 1373              	.LVL80:
 1374              	.L97:
 610:Core/Src/main.c ****   }
 1375              		.loc 1 610 5 view .LVU447
 1376 0050 FFF7FEFF 		bl	Error_Handler
 1377              	.LVL81:
 1378              	.L98:
 614:Core/Src/main.c ****   }
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 51


 1379              		.loc 1 614 5 view .LVU448
 1380 0054 FFF7FEFF 		bl	Error_Handler
 1381              	.LVL82:
 1382              	.L99:
 618:Core/Src/main.c ****   }
 1383              		.loc 1 618 5 view .LVU449
 1384 0058 FFF7FEFF 		bl	Error_Handler
 1385              	.LVL83:
 1386              	.L101:
 1387              		.align	2
 1388              	.L100:
 1389 005c 00000000 		.word	huart4
 1390 0060 004C0040 		.word	1073761280
 1391              		.cfi_endproc
 1392              	.LFE362:
 1394              		.section	.text.MX_ADC1_Init,"ax",%progbits
 1395              		.align	1
 1396              		.syntax unified
 1397              		.thumb
 1398              		.thumb_func
 1400              	MX_ADC1_Init:
 1401              	.LFB356:
 264:Core/Src/main.c **** 
 1402              		.loc 1 264 1 view -0
 1403              		.cfi_startproc
 1404              		@ args = 0, pretend = 0, frame = 48
 1405              		@ frame_needed = 0, uses_anonymous_args = 0
 1406 0000 10B5     		push	{r4, lr}
 1407              	.LCFI21:
 1408              		.cfi_def_cfa_offset 8
 1409              		.cfi_offset 4, -8
 1410              		.cfi_offset 14, -4
 1411 0002 8CB0     		sub	sp, sp, #48
 1412              	.LCFI22:
 1413              		.cfi_def_cfa_offset 56
 270:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 1414              		.loc 1 270 3 view .LVU451
 270:Core/Src/main.c ****   ADC_ChannelConfTypeDef sConfig = {0};
 1415              		.loc 1 270 24 is_stmt 0 view .LVU452
 1416 0004 0024     		movs	r4, #0
 1417 0006 0994     		str	r4, [sp, #36]
 1418 0008 0A94     		str	r4, [sp, #40]
 1419 000a 0B94     		str	r4, [sp, #44]
 271:Core/Src/main.c **** 
 1420              		.loc 1 271 3 is_stmt 1 view .LVU453
 271:Core/Src/main.c **** 
 1421              		.loc 1 271 26 is_stmt 0 view .LVU454
 1422 000c 2422     		movs	r2, #36
 1423 000e 2146     		mov	r1, r4
 1424 0010 6846     		mov	r0, sp
 1425 0012 FFF7FEFF 		bl	memset
 1426              	.LVL84:
 279:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1427              		.loc 1 279 3 is_stmt 1 view .LVU455
 279:Core/Src/main.c ****   hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 1428              		.loc 1 279 18 is_stmt 0 view .LVU456
 1429 0016 2048     		ldr	r0, .L110
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 52


 1430 0018 204B     		ldr	r3, .L110+4
 1431 001a 0360     		str	r3, [r0]
 280:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1432              		.loc 1 280 3 is_stmt 1 view .LVU457
 280:Core/Src/main.c ****   hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 1433              		.loc 1 280 29 is_stmt 0 view .LVU458
 1434 001c 4460     		str	r4, [r0, #4]
 281:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 1435              		.loc 1 281 3 is_stmt 1 view .LVU459
 281:Core/Src/main.c ****   hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 1436              		.loc 1 281 25 is_stmt 0 view .LVU460
 1437 001e 0822     		movs	r2, #8
 1438 0020 8260     		str	r2, [r0, #8]
 282:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1439              		.loc 1 282 3 is_stmt 1 view .LVU461
 282:Core/Src/main.c ****   hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 1440              		.loc 1 282 27 is_stmt 0 view .LVU462
 1441 0022 0461     		str	r4, [r0, #16]
 283:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 1442              		.loc 1 283 3 is_stmt 1 view .LVU463
 283:Core/Src/main.c ****   hadc1.Init.LowPowerAutoWait = DISABLE;
 1443              		.loc 1 283 27 is_stmt 0 view .LVU464
 1444 0024 0423     		movs	r3, #4
 1445 0026 4361     		str	r3, [r0, #20]
 284:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 1446              		.loc 1 284 3 is_stmt 1 view .LVU465
 284:Core/Src/main.c ****   hadc1.Init.ContinuousConvMode = ENABLE;
 1447              		.loc 1 284 31 is_stmt 0 view .LVU466
 1448 0028 0476     		strb	r4, [r0, #24]
 285:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 1449              		.loc 1 285 3 is_stmt 1 view .LVU467
 285:Core/Src/main.c ****   hadc1.Init.NbrOfConversion = 1;
 1450              		.loc 1 285 33 is_stmt 0 view .LVU468
 1451 002a 0123     		movs	r3, #1
 1452 002c 4376     		strb	r3, [r0, #25]
 286:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1453              		.loc 1 286 3 is_stmt 1 view .LVU469
 286:Core/Src/main.c ****   hadc1.Init.DiscontinuousConvMode = DISABLE;
 1454              		.loc 1 286 30 is_stmt 0 view .LVU470
 1455 002e C361     		str	r3, [r0, #28]
 287:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1456              		.loc 1 287 3 is_stmt 1 view .LVU471
 287:Core/Src/main.c ****   hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 1457              		.loc 1 287 36 is_stmt 0 view .LVU472
 1458 0030 80F82040 		strb	r4, [r0, #32]
 288:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1459              		.loc 1 288 3 is_stmt 1 view .LVU473
 288:Core/Src/main.c ****   hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 1460              		.loc 1 288 31 is_stmt 0 view .LVU474
 1461 0034 8462     		str	r4, [r0, #40]
 289:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 1462              		.loc 1 289 3 is_stmt 1 view .LVU475
 289:Core/Src/main.c ****   hadc1.Init.ConversionDataManagement = ADC_CONVERSIONDATA_DR;
 1463              		.loc 1 289 35 is_stmt 0 view .LVU476
 1464 0036 C462     		str	r4, [r0, #44]
 290:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1465              		.loc 1 290 3 is_stmt 1 view .LVU477
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 53


 290:Core/Src/main.c ****   hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 1466              		.loc 1 290 39 is_stmt 0 view .LVU478
 1467 0038 0463     		str	r4, [r0, #48]
 291:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 1468              		.loc 1 291 3 is_stmt 1 view .LVU479
 291:Core/Src/main.c ****   hadc1.Init.LeftBitShift = ADC_LEFTBITSHIFT_NONE;
 1469              		.loc 1 291 22 is_stmt 0 view .LVU480
 1470 003a C463     		str	r4, [r0, #60]
 292:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 1471              		.loc 1 292 3 is_stmt 1 view .LVU481
 292:Core/Src/main.c ****   hadc1.Init.OversamplingMode = ENABLE;
 1472              		.loc 1 292 27 is_stmt 0 view .LVU482
 1473 003c 0464     		str	r4, [r0, #64]
 293:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = 8;
 1474              		.loc 1 293 3 is_stmt 1 view .LVU483
 293:Core/Src/main.c ****   hadc1.Init.Oversampling.Ratio = 8;
 1475              		.loc 1 293 31 is_stmt 0 view .LVU484
 1476 003e 80F84430 		strb	r3, [r0, #68]
 294:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_3;
 1477              		.loc 1 294 3 is_stmt 1 view .LVU485
 294:Core/Src/main.c ****   hadc1.Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_3;
 1478              		.loc 1 294 33 is_stmt 0 view .LVU486
 1479 0042 8264     		str	r2, [r0, #72]
 295:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 1480              		.loc 1 295 3 is_stmt 1 view .LVU487
 295:Core/Src/main.c ****   hadc1.Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
 1481              		.loc 1 295 41 is_stmt 0 view .LVU488
 1482 0044 6022     		movs	r2, #96
 1483 0046 C264     		str	r2, [r0, #76]
 296:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 1484              		.loc 1 296 3 is_stmt 1 view .LVU489
 296:Core/Src/main.c ****   hadc1.Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 1485              		.loc 1 296 41 is_stmt 0 view .LVU490
 1486 0048 0465     		str	r4, [r0, #80]
 297:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1487              		.loc 1 297 3 is_stmt 1 view .LVU491
 297:Core/Src/main.c ****   if (HAL_ADC_Init(&hadc1) != HAL_OK)
 1488              		.loc 1 297 49 is_stmt 0 view .LVU492
 1489 004a 4365     		str	r3, [r0, #84]
 298:Core/Src/main.c ****   {
 1490              		.loc 1 298 3 is_stmt 1 view .LVU493
 298:Core/Src/main.c ****   {
 1491              		.loc 1 298 7 is_stmt 0 view .LVU494
 1492 004c FFF7FEFF 		bl	HAL_ADC_Init
 1493              	.LVL85:
 298:Core/Src/main.c ****   {
 1494              		.loc 1 298 6 discriminator 1 view .LVU495
 1495 0050 D8B9     		cbnz	r0, .L107
 305:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 1496              		.loc 1 305 3 is_stmt 1 view .LVU496
 305:Core/Src/main.c ****   if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 1497              		.loc 1 305 18 is_stmt 0 view .LVU497
 1498 0052 0023     		movs	r3, #0
 1499 0054 0993     		str	r3, [sp, #36]
 306:Core/Src/main.c ****   {
 1500              		.loc 1 306 3 is_stmt 1 view .LVU498
 306:Core/Src/main.c ****   {
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 54


 1501              		.loc 1 306 7 is_stmt 0 view .LVU499
 1502 0056 09A9     		add	r1, sp, #36
 1503 0058 0F48     		ldr	r0, .L110
 1504 005a FFF7FEFF 		bl	HAL_ADCEx_MultiModeConfigChannel
 1505              	.LVL86:
 306:Core/Src/main.c ****   {
 1506              		.loc 1 306 6 discriminator 1 view .LVU500
 1507 005e B0B9     		cbnz	r0, .L108
 313:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1508              		.loc 1 313 3 is_stmt 1 view .LVU501
 313:Core/Src/main.c ****   sConfig.Rank = ADC_REGULAR_RANK_1;
 1509              		.loc 1 313 19 is_stmt 0 view .LVU502
 1510 0060 0F4B     		ldr	r3, .L110+8
 1511 0062 0093     		str	r3, [sp]
 314:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 1512              		.loc 1 314 3 is_stmt 1 view .LVU503
 314:Core/Src/main.c ****   sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 1513              		.loc 1 314 16 is_stmt 0 view .LVU504
 1514 0064 0623     		movs	r3, #6
 1515 0066 0193     		str	r3, [sp, #4]
 315:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1516              		.loc 1 315 3 is_stmt 1 view .LVU505
 315:Core/Src/main.c ****   sConfig.SingleDiff = ADC_SINGLE_ENDED;
 1517              		.loc 1 315 24 is_stmt 0 view .LVU506
 1518 0068 0023     		movs	r3, #0
 1519 006a 0293     		str	r3, [sp, #8]
 316:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1520              		.loc 1 316 3 is_stmt 1 view .LVU507
 316:Core/Src/main.c ****   sConfig.OffsetNumber = ADC_OFFSET_NONE;
 1521              		.loc 1 316 22 is_stmt 0 view .LVU508
 1522 006c 40F2FF72 		movw	r2, #2047
 1523 0070 0392     		str	r2, [sp, #12]
 317:Core/Src/main.c ****   sConfig.Offset = 0;
 1524              		.loc 1 317 3 is_stmt 1 view .LVU509
 317:Core/Src/main.c ****   sConfig.Offset = 0;
 1525              		.loc 1 317 24 is_stmt 0 view .LVU510
 1526 0072 0422     		movs	r2, #4
 1527 0074 0492     		str	r2, [sp, #16]
 318:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 1528              		.loc 1 318 3 is_stmt 1 view .LVU511
 318:Core/Src/main.c ****   sConfig.OffsetSignedSaturation = DISABLE;
 1529              		.loc 1 318 18 is_stmt 0 view .LVU512
 1530 0076 0593     		str	r3, [sp, #20]
 319:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1531              		.loc 1 319 3 is_stmt 1 view .LVU513
 319:Core/Src/main.c ****   if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 1532              		.loc 1 319 34 is_stmt 0 view .LVU514
 1533 0078 8DF82130 		strb	r3, [sp, #33]
 320:Core/Src/main.c ****   {
 1534              		.loc 1 320 3 is_stmt 1 view .LVU515
 320:Core/Src/main.c ****   {
 1535              		.loc 1 320 7 is_stmt 0 view .LVU516
 1536 007c 6946     		mov	r1, sp
 1537 007e 0648     		ldr	r0, .L110
 1538 0080 FFF7FEFF 		bl	HAL_ADC_ConfigChannel
 1539              	.LVL87:
 320:Core/Src/main.c ****   {
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 55


 1540              		.loc 1 320 6 discriminator 1 view .LVU517
 1541 0084 28B9     		cbnz	r0, .L109
 328:Core/Src/main.c **** 
 1542              		.loc 1 328 1 view .LVU518
 1543 0086 0CB0     		add	sp, sp, #48
 1544              	.LCFI23:
 1545              		.cfi_remember_state
 1546              		.cfi_def_cfa_offset 8
 1547              		@ sp needed
 1548 0088 10BD     		pop	{r4, pc}
 1549              	.L107:
 1550              	.LCFI24:
 1551              		.cfi_restore_state
 300:Core/Src/main.c ****   }
 1552              		.loc 1 300 5 is_stmt 1 view .LVU519
 1553 008a FFF7FEFF 		bl	Error_Handler
 1554              	.LVL88:
 1555              	.L108:
 308:Core/Src/main.c ****   }
 1556              		.loc 1 308 5 view .LVU520
 1557 008e FFF7FEFF 		bl	Error_Handler
 1558              	.LVL89:
 1559              	.L109:
 322:Core/Src/main.c ****   }
 1560              		.loc 1 322 5 view .LVU521
 1561 0092 FFF7FEFF 		bl	Error_Handler
 1562              	.LVL90:
 1563              	.L111:
 1564 0096 00BF     		.align	2
 1565              	.L110:
 1566 0098 00000000 		.word	hadc1
 1567 009c 00200240 		.word	1073881088
 1568 00a0 04006008 		.word	140509188
 1569              		.cfi_endproc
 1570              	.LFE356:
 1572              		.section	.text.MX_IWDG1_Init,"ax",%progbits
 1573              		.align	1
 1574              		.syntax unified
 1575              		.thumb
 1576              		.thumb_func
 1578              	MX_IWDG1_Init:
 1579              	.LFB359:
 415:Core/Src/main.c **** 
 1580              		.loc 1 415 1 view -0
 1581              		.cfi_startproc
 1582              		@ args = 0, pretend = 0, frame = 0
 1583              		@ frame_needed = 0, uses_anonymous_args = 0
 1584 0000 08B5     		push	{r3, lr}
 1585              	.LCFI25:
 1586              		.cfi_def_cfa_offset 8
 1587              		.cfi_offset 3, -8
 1588              		.cfi_offset 14, -4
 424:Core/Src/main.c ****   hiwdg1.Init.Prescaler = IWDG_PRESCALER_64;
 1589              		.loc 1 424 3 view .LVU523
 424:Core/Src/main.c ****   hiwdg1.Init.Prescaler = IWDG_PRESCALER_64;
 1590              		.loc 1 424 19 is_stmt 0 view .LVU524
 1591 0002 0748     		ldr	r0, .L116
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 56


 1592 0004 074B     		ldr	r3, .L116+4
 1593 0006 0360     		str	r3, [r0]
 425:Core/Src/main.c ****   hiwdg1.Init.Window = 1000;
 1594              		.loc 1 425 3 is_stmt 1 view .LVU525
 425:Core/Src/main.c ****   hiwdg1.Init.Window = 1000;
 1595              		.loc 1 425 25 is_stmt 0 view .LVU526
 1596 0008 0423     		movs	r3, #4
 1597 000a 4360     		str	r3, [r0, #4]
 426:Core/Src/main.c ****   hiwdg1.Init.Reload = 1000;
 1598              		.loc 1 426 3 is_stmt 1 view .LVU527
 426:Core/Src/main.c ****   hiwdg1.Init.Reload = 1000;
 1599              		.loc 1 426 22 is_stmt 0 view .LVU528
 1600 000c 4FF47A73 		mov	r3, #1000
 1601 0010 C360     		str	r3, [r0, #12]
 427:Core/Src/main.c ****   if (HAL_IWDG_Init(&hiwdg1) != HAL_OK)
 1602              		.loc 1 427 3 is_stmt 1 view .LVU529
 427:Core/Src/main.c ****   if (HAL_IWDG_Init(&hiwdg1) != HAL_OK)
 1603              		.loc 1 427 22 is_stmt 0 view .LVU530
 1604 0012 8360     		str	r3, [r0, #8]
 428:Core/Src/main.c ****   {
 1605              		.loc 1 428 3 is_stmt 1 view .LVU531
 428:Core/Src/main.c ****   {
 1606              		.loc 1 428 7 is_stmt 0 view .LVU532
 1607 0014 FFF7FEFF 		bl	HAL_IWDG_Init
 1608              	.LVL91:
 428:Core/Src/main.c ****   {
 1609              		.loc 1 428 6 discriminator 1 view .LVU533
 1610 0018 00B9     		cbnz	r0, .L115
 436:Core/Src/main.c **** 
 1611              		.loc 1 436 1 view .LVU534
 1612 001a 08BD     		pop	{r3, pc}
 1613              	.L115:
 430:Core/Src/main.c ****   }
 1614              		.loc 1 430 5 is_stmt 1 view .LVU535
 1615 001c FFF7FEFF 		bl	Error_Handler
 1616              	.LVL92:
 1617              	.L117:
 1618              		.align	2
 1619              	.L116:
 1620 0020 00000000 		.word	hiwdg1
 1621 0024 00480058 		.word	1476413440
 1622              		.cfi_endproc
 1623              	.LFE359:
 1625              		.section	.text.SystemClock_Config,"ax",%progbits
 1626              		.align	1
 1627              		.global	SystemClock_Config
 1628              		.syntax unified
 1629              		.thumb
 1630              		.thumb_func
 1632              	SystemClock_Config:
 1633              	.LFB355:
 203:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1634              		.loc 1 203 1 view -0
 1635              		.cfi_startproc
 1636              		@ args = 0, pretend = 0, frame = 112
 1637              		@ frame_needed = 0, uses_anonymous_args = 0
 1638 0000 00B5     		push	{lr}
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 57


 1639              	.LCFI26:
 1640              		.cfi_def_cfa_offset 4
 1641              		.cfi_offset 14, -4
 1642 0002 9DB0     		sub	sp, sp, #116
 1643              	.LCFI27:
 1644              		.cfi_def_cfa_offset 120
 204:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1645              		.loc 1 204 3 view .LVU537
 204:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1646              		.loc 1 204 22 is_stmt 0 view .LVU538
 1647 0004 4C22     		movs	r2, #76
 1648 0006 0021     		movs	r1, #0
 1649 0008 09A8     		add	r0, sp, #36
 1650 000a FFF7FEFF 		bl	memset
 1651              	.LVL93:
 205:Core/Src/main.c **** 
 1652              		.loc 1 205 3 is_stmt 1 view .LVU539
 205:Core/Src/main.c **** 
 1653              		.loc 1 205 22 is_stmt 0 view .LVU540
 1654 000e 2022     		movs	r2, #32
 1655 0010 0021     		movs	r1, #0
 1656 0012 01A8     		add	r0, sp, #4
 1657 0014 FFF7FEFF 		bl	memset
 1658              	.LVL94:
 209:Core/Src/main.c **** 
 1659              		.loc 1 209 3 is_stmt 1 view .LVU541
 1660 0018 0220     		movs	r0, #2
 1661 001a FFF7FEFF 		bl	HAL_PWREx_ConfigSupply
 1662              	.LVL95:
 213:Core/Src/main.c **** 
 1663              		.loc 1 213 3 view .LVU542
 1664              	.LBB13:
 213:Core/Src/main.c **** 
 1665              		.loc 1 213 3 view .LVU543
 1666 001e 0023     		movs	r3, #0
 1667 0020 0093     		str	r3, [sp]
 213:Core/Src/main.c **** 
 1668              		.loc 1 213 3 view .LVU544
 1669 0022 224B     		ldr	r3, .L125
 1670 0024 9A69     		ldr	r2, [r3, #24]
 1671 0026 42F44042 		orr	r2, r2, #49152
 1672 002a 9A61     		str	r2, [r3, #24]
 213:Core/Src/main.c **** 
 1673              		.loc 1 213 3 view .LVU545
 1674 002c 9B69     		ldr	r3, [r3, #24]
 1675 002e 03F44043 		and	r3, r3, #49152
 1676 0032 0093     		str	r3, [sp]
 213:Core/Src/main.c **** 
 1677              		.loc 1 213 3 view .LVU546
 1678 0034 009B     		ldr	r3, [sp]
 1679              	.LBE13:
 213:Core/Src/main.c **** 
 1680              		.loc 1 213 3 view .LVU547
 215:Core/Src/main.c **** 
 1681              		.loc 1 215 3 view .LVU548
 1682              	.L119:
 215:Core/Src/main.c **** 
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 58


 1683              		.loc 1 215 48 discriminator 1 view .LVU549
 215:Core/Src/main.c **** 
 1684              		.loc 1 215 9 discriminator 1 view .LVU550
 215:Core/Src/main.c **** 
 1685              		.loc 1 215 10 is_stmt 0 discriminator 1 view .LVU551
 1686 0036 1D4B     		ldr	r3, .L125
 1687 0038 9B69     		ldr	r3, [r3, #24]
 215:Core/Src/main.c **** 
 1688              		.loc 1 215 9 discriminator 1 view .LVU552
 1689 003a 13F4005F 		tst	r3, #8192
 1690 003e FAD0     		beq	.L119
 220:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 1691              		.loc 1 220 3 is_stmt 1 view .LVU553
 220:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 1692              		.loc 1 220 36 is_stmt 0 view .LVU554
 1693 0040 0A23     		movs	r3, #10
 1694 0042 0993     		str	r3, [sp, #36]
 221:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = 64;
 1695              		.loc 1 221 3 is_stmt 1 view .LVU555
 221:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = 64;
 1696              		.loc 1 221 30 is_stmt 0 view .LVU556
 1697 0044 0123     		movs	r3, #1
 1698 0046 0C93     		str	r3, [sp, #48]
 222:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1699              		.loc 1 222 3 is_stmt 1 view .LVU557
 222:Core/Src/main.c ****   RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 1700              		.loc 1 222 41 is_stmt 0 view .LVU558
 1701 0048 4022     		movs	r2, #64
 1702 004a 0D92     		str	r2, [sp, #52]
 223:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1703              		.loc 1 223 3 is_stmt 1 view .LVU559
 223:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1704              		.loc 1 223 30 is_stmt 0 view .LVU560
 1705 004c 0E93     		str	r3, [sp, #56]
 224:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1706              		.loc 1 224 3 is_stmt 1 view .LVU561
 224:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1707              		.loc 1 224 34 is_stmt 0 view .LVU562
 1708 004e 0222     		movs	r2, #2
 1709 0050 1292     		str	r2, [sp, #72]
 225:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1710              		.loc 1 225 3 is_stmt 1 view .LVU563
 225:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 1711              		.loc 1 225 35 is_stmt 0 view .LVU564
 1712 0052 0023     		movs	r3, #0
 1713 0054 1393     		str	r3, [sp, #76]
 226:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 50;
 1714              		.loc 1 226 3 is_stmt 1 view .LVU565
 226:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 50;
 1715              		.loc 1 226 30 is_stmt 0 view .LVU566
 1716 0056 0421     		movs	r1, #4
 1717 0058 1491     		str	r1, [sp, #80]
 227:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 1718              		.loc 1 227 3 is_stmt 1 view .LVU567
 227:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = 2;
 1719              		.loc 1 227 30 is_stmt 0 view .LVU568
 1720 005a 3221     		movs	r1, #50
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 59


 1721 005c 1591     		str	r1, [sp, #84]
 228:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 8;
 1722              		.loc 1 228 3 is_stmt 1 view .LVU569
 228:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 8;
 1723              		.loc 1 228 30 is_stmt 0 view .LVU570
 1724 005e 1692     		str	r2, [sp, #88]
 229:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1725              		.loc 1 229 3 is_stmt 1 view .LVU571
 229:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLR = 2;
 1726              		.loc 1 229 30 is_stmt 0 view .LVU572
 1727 0060 0821     		movs	r1, #8
 1728 0062 1791     		str	r1, [sp, #92]
 230:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 1729              		.loc 1 230 3 is_stmt 1 view .LVU573
 230:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 1730              		.loc 1 230 30 is_stmt 0 view .LVU574
 1731 0064 1892     		str	r2, [sp, #96]
 231:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 1732              		.loc 1 231 3 is_stmt 1 view .LVU575
 231:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 1733              		.loc 1 231 32 is_stmt 0 view .LVU576
 1734 0066 0C22     		movs	r2, #12
 1735 0068 1992     		str	r2, [sp, #100]
 232:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 1736              		.loc 1 232 3 is_stmt 1 view .LVU577
 232:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLFRACN = 0;
 1737              		.loc 1 232 35 is_stmt 0 view .LVU578
 1738 006a 1A93     		str	r3, [sp, #104]
 233:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1739              		.loc 1 233 3 is_stmt 1 view .LVU579
 233:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1740              		.loc 1 233 34 is_stmt 0 view .LVU580
 1741 006c 1B93     		str	r3, [sp, #108]
 234:Core/Src/main.c ****   {
 1742              		.loc 1 234 3 is_stmt 1 view .LVU581
 234:Core/Src/main.c ****   {
 1743              		.loc 1 234 7 is_stmt 0 view .LVU582
 1744 006e 09A8     		add	r0, sp, #36
 1745 0070 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1746              	.LVL96:
 234:Core/Src/main.c ****   {
 1747              		.loc 1 234 6 discriminator 1 view .LVU583
 1748 0074 B0B9     		cbnz	r0, .L123
 241:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 1749              		.loc 1 241 3 is_stmt 1 view .LVU584
 241:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
 1750              		.loc 1 241 31 is_stmt 0 view .LVU585
 1751 0076 3F23     		movs	r3, #63
 1752 0078 0193     		str	r3, [sp, #4]
 244:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 1753              		.loc 1 244 3 is_stmt 1 view .LVU586
 244:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 1754              		.loc 1 244 34 is_stmt 0 view .LVU587
 1755 007a 0323     		movs	r3, #3
 1756 007c 0293     		str	r3, [sp, #8]
 245:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 1757              		.loc 1 245 3 is_stmt 1 view .LVU588
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 60


 245:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 1758              		.loc 1 245 35 is_stmt 0 view .LVU589
 1759 007e 0023     		movs	r3, #0
 1760 0080 0393     		str	r3, [sp, #12]
 246:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 1761              		.loc 1 246 3 is_stmt 1 view .LVU590
 246:Core/Src/main.c ****   RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 1762              		.loc 1 246 35 is_stmt 0 view .LVU591
 1763 0082 0823     		movs	r3, #8
 1764 0084 0493     		str	r3, [sp, #16]
 247:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 1765              		.loc 1 247 3 is_stmt 1 view .LVU592
 247:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 1766              		.loc 1 247 36 is_stmt 0 view .LVU593
 1767 0086 4023     		movs	r3, #64
 1768 0088 0593     		str	r3, [sp, #20]
 248:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 1769              		.loc 1 248 3 is_stmt 1 view .LVU594
 248:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 1770              		.loc 1 248 36 is_stmt 0 view .LVU595
 1771 008a 0693     		str	r3, [sp, #24]
 249:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 1772              		.loc 1 249 3 is_stmt 1 view .LVU596
 249:Core/Src/main.c ****   RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 1773              		.loc 1 249 36 is_stmt 0 view .LVU597
 1774 008c 4FF48062 		mov	r2, #1024
 1775 0090 0792     		str	r2, [sp, #28]
 250:Core/Src/main.c **** 
 1776              		.loc 1 250 3 is_stmt 1 view .LVU598
 250:Core/Src/main.c **** 
 1777              		.loc 1 250 36 is_stmt 0 view .LVU599
 1778 0092 0893     		str	r3, [sp, #32]
 252:Core/Src/main.c ****   {
 1779              		.loc 1 252 3 is_stmt 1 view .LVU600
 252:Core/Src/main.c ****   {
 1780              		.loc 1 252 7 is_stmt 0 view .LVU601
 1781 0094 0221     		movs	r1, #2
 1782 0096 01A8     		add	r0, sp, #4
 1783 0098 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1784              	.LVL97:
 252:Core/Src/main.c ****   {
 1785              		.loc 1 252 6 discriminator 1 view .LVU602
 1786 009c 20B9     		cbnz	r0, .L124
 256:Core/Src/main.c **** 
 1787              		.loc 1 256 1 view .LVU603
 1788 009e 1DB0     		add	sp, sp, #116
 1789              	.LCFI28:
 1790              		.cfi_remember_state
 1791              		.cfi_def_cfa_offset 4
 1792              		@ sp needed
 1793 00a0 5DF804FB 		ldr	pc, [sp], #4
 1794              	.L123:
 1795              	.LCFI29:
 1796              		.cfi_restore_state
 236:Core/Src/main.c ****   }
 1797              		.loc 1 236 5 is_stmt 1 view .LVU604
 1798 00a4 FFF7FEFF 		bl	Error_Handler
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 61


 1799              	.LVL98:
 1800              	.L124:
 254:Core/Src/main.c ****   }
 1801              		.loc 1 254 5 view .LVU605
 1802 00a8 FFF7FEFF 		bl	Error_Handler
 1803              	.LVL99:
 1804              	.L126:
 1805              		.align	2
 1806              	.L125:
 1807 00ac 00480258 		.word	1476544512
 1808              		.cfi_endproc
 1809              	.LFE355:
 1811              		.section	.text.main,"ax",%progbits
 1812              		.align	1
 1813              		.global	main
 1814              		.syntax unified
 1815              		.thumb
 1816              		.thumb_func
 1818              	main:
 1819              	.LFB354:
 110:Core/Src/main.c **** 
 1820              		.loc 1 110 1 view -0
 1821              		.cfi_startproc
 1822              		@ Volatile: function does not return.
 1823              		@ args = 0, pretend = 0, frame = 0
 1824              		@ frame_needed = 0, uses_anonymous_args = 0
 1825 0000 08B5     		push	{r3, lr}
 1826              	.LCFI30:
 1827              		.cfi_def_cfa_offset 8
 1828              		.cfi_offset 3, -8
 1829              		.cfi_offset 14, -4
 117:Core/Src/main.c **** 
 1830              		.loc 1 117 3 view .LVU607
 1831 0002 FFF7FEFF 		bl	MPU_Config
 1832              	.LVL100:
 122:Core/Src/main.c **** 
 1833              		.loc 1 122 3 view .LVU608
 1834 0006 FFF7FEFF 		bl	HAL_Init
 1835              	.LVL101:
 129:Core/Src/main.c **** 
 1836              		.loc 1 129 3 view .LVU609
 1837 000a FFF7FEFF 		bl	SystemClock_Config
 1838              	.LVL102:
 136:Core/Src/main.c ****   MX_DMA_Init();
 1839              		.loc 1 136 3 view .LVU610
 1840 000e FFF7FEFF 		bl	MX_GPIO_Init
 1841              	.LVL103:
 137:Core/Src/main.c ****   MX_SPI1_Init();
 1842              		.loc 1 137 3 view .LVU611
 1843 0012 FFF7FEFF 		bl	MX_DMA_Init
 1844              	.LVL104:
 138:Core/Src/main.c ****   MX_USART3_UART_Init();
 1845              		.loc 1 138 3 view .LVU612
 1846 0016 FFF7FEFF 		bl	MX_SPI1_Init
 1847              	.LVL105:
 139:Core/Src/main.c ****   MX_I2C1_Init();
 1848              		.loc 1 139 3 view .LVU613
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 62


 1849 001a FFF7FEFF 		bl	MX_USART3_UART_Init
 1850              	.LVL106:
 140:Core/Src/main.c ****   MX_USART6_UART_Init();
 1851              		.loc 1 140 3 view .LVU614
 1852 001e FFF7FEFF 		bl	MX_I2C1_Init
 1853              	.LVL107:
 141:Core/Src/main.c ****   MX_CRC_Init();
 1854              		.loc 1 141 3 view .LVU615
 1855 0022 FFF7FEFF 		bl	MX_USART6_UART_Init
 1856              	.LVL108:
 142:Core/Src/main.c ****   MX_TIM1_Init();
 1857              		.loc 1 142 3 view .LVU616
 1858 0026 FFF7FEFF 		bl	MX_CRC_Init
 1859              	.LVL109:
 143:Core/Src/main.c ****   MX_UART4_Init();
 1860              		.loc 1 143 3 view .LVU617
 1861 002a FFF7FEFF 		bl	MX_TIM1_Init
 1862              	.LVL110:
 144:Core/Src/main.c ****   MX_ADC1_Init();
 1863              		.loc 1 144 3 view .LVU618
 1864 002e FFF7FEFF 		bl	MX_UART4_Init
 1865              	.LVL111:
 145:Core/Src/main.c ****   MX_IWDG1_Init();
 1866              		.loc 1 145 3 view .LVU619
 1867 0032 FFF7FEFF 		bl	MX_ADC1_Init
 1868              	.LVL112:
 146:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1869              		.loc 1 146 3 view .LVU620
 1870 0036 FFF7FEFF 		bl	MX_IWDG1_Init
 1871              	.LVL113:
 152:Core/Src/main.c **** 
 1872              		.loc 1 152 3 view .LVU621
 1873 003a FFF7FEFF 		bl	osKernelInitialize
 1874              	.LVL114:
 172:Core/Src/main.c **** 
 1875              		.loc 1 172 3 view .LVU622
 172:Core/Src/main.c **** 
 1876              		.loc 1 172 23 is_stmt 0 view .LVU623
 1877 003e 054A     		ldr	r2, .L130
 1878 0040 0021     		movs	r1, #0
 1879 0042 0548     		ldr	r0, .L130+4
 1880 0044 FFF7FEFF 		bl	osThreadNew
 1881              	.LVL115:
 172:Core/Src/main.c **** 
 1882              		.loc 1 172 21 discriminator 1 view .LVU624
 1883 0048 044B     		ldr	r3, .L130+8
 1884 004a 1860     		str	r0, [r3]
 183:Core/Src/main.c **** 
 1885              		.loc 1 183 3 is_stmt 1 view .LVU625
 1886 004c FFF7FEFF 		bl	osKernelStart
 1887              	.LVL116:
 1888              	.L128:
 189:Core/Src/main.c ****   {
 1889              		.loc 1 189 3 view .LVU626
 194:Core/Src/main.c ****   /* USER CODE END 3 */
 1890              		.loc 1 194 3 view .LVU627
 189:Core/Src/main.c ****   {
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 63


 1891              		.loc 1 189 9 view .LVU628
 1892 0050 FEE7     		b	.L128
 1893              	.L131:
 1894 0052 00BF     		.align	2
 1895              	.L130:
 1896 0054 00000000 		.word	defaultTask_attributes
 1897 0058 00000000 		.word	StartDefaultTask
 1898 005c 00000000 		.word	defaultTaskHandle
 1899              		.cfi_endproc
 1900              	.LFE354:
 1902              		.global	defaultTask_attributes
 1903              		.section	.rodata.str1.4,"aMS",%progbits,1
 1904              		.align	2
 1905              	.LC0:
 1906 0000 64656661 		.ascii	"defaultTask\000"
 1906      756C7454 
 1906      61736B00 
 1907              		.section	.rodata.defaultTask_attributes,"a"
 1908              		.align	2
 1911              	defaultTask_attributes:
 1912 0000 00000000 		.word	.LC0
 1913 0004 00000000 		.space	16
 1913      00000000 
 1913      00000000 
 1913      00000000 
 1914 0014 00020000 		.word	512
 1915 0018 18000000 		.word	24
 1916 001c 00000000 		.space	8
 1916      00000000 
 1917              		.global	defaultTaskHandle
 1918              		.section	.bss.defaultTaskHandle,"aw",%nobits
 1919              		.align	2
 1922              	defaultTaskHandle:
 1923 0000 00000000 		.space	4
 1924              		.global	hdma_usart6_tx
 1925              		.section	.bss.hdma_usart6_tx,"aw",%nobits
 1926              		.align	2
 1929              	hdma_usart6_tx:
 1930 0000 00000000 		.space	120
 1930      00000000 
 1930      00000000 
 1930      00000000 
 1930      00000000 
 1931              		.global	hdma_usart6_rx
 1932              		.section	.bss.hdma_usart6_rx,"aw",%nobits
 1933              		.align	2
 1936              	hdma_usart6_rx:
 1937 0000 00000000 		.space	120
 1937      00000000 
 1937      00000000 
 1937      00000000 
 1937      00000000 
 1938              		.global	hdma_uart4_tx
 1939              		.section	.bss.hdma_uart4_tx,"aw",%nobits
 1940              		.align	2
 1943              	hdma_uart4_tx:
 1944 0000 00000000 		.space	120
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 64


 1944      00000000 
 1944      00000000 
 1944      00000000 
 1944      00000000 
 1945              		.global	hdma_uart4_rx
 1946              		.section	.bss.hdma_uart4_rx,"aw",%nobits
 1947              		.align	2
 1950              	hdma_uart4_rx:
 1951 0000 00000000 		.space	120
 1951      00000000 
 1951      00000000 
 1951      00000000 
 1951      00000000 
 1952              		.global	huart6
 1953              		.section	.bss.huart6,"aw",%nobits
 1954              		.align	2
 1957              	huart6:
 1958 0000 00000000 		.space	148
 1958      00000000 
 1958      00000000 
 1958      00000000 
 1958      00000000 
 1959              		.global	huart3
 1960              		.section	.bss.huart3,"aw",%nobits
 1961              		.align	2
 1964              	huart3:
 1965 0000 00000000 		.space	148
 1965      00000000 
 1965      00000000 
 1965      00000000 
 1965      00000000 
 1966              		.global	huart4
 1967              		.section	.bss.huart4,"aw",%nobits
 1968              		.align	2
 1971              	huart4:
 1972 0000 00000000 		.space	148
 1972      00000000 
 1972      00000000 
 1972      00000000 
 1972      00000000 
 1973              		.global	htim1
 1974              		.section	.bss.htim1,"aw",%nobits
 1975              		.align	2
 1978              	htim1:
 1979 0000 00000000 		.space	188
 1979      00000000 
 1979      00000000 
 1979      00000000 
 1979      00000000 
 1980              		.global	hdma_spi1_tx
 1981              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 1982              		.align	2
 1985              	hdma_spi1_tx:
 1986 0000 00000000 		.space	120
 1986      00000000 
 1986      00000000 
 1986      00000000 
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 65


 1986      00000000 
 1987              		.global	hdma_spi1_rx
 1988              		.section	.bss.hdma_spi1_rx,"aw",%nobits
 1989              		.align	2
 1992              	hdma_spi1_rx:
 1993 0000 00000000 		.space	120
 1993      00000000 
 1993      00000000 
 1993      00000000 
 1993      00000000 
 1994              		.global	hspi1
 1995              		.section	.bss.hspi1,"aw",%nobits
 1996              		.align	2
 1999              	hspi1:
 2000 0000 00000000 		.space	136
 2000      00000000 
 2000      00000000 
 2000      00000000 
 2000      00000000 
 2001              		.global	hiwdg1
 2002              		.section	.bss.hiwdg1,"aw",%nobits
 2003              		.align	2
 2006              	hiwdg1:
 2007 0000 00000000 		.space	16
 2007      00000000 
 2007      00000000 
 2007      00000000 
 2008              		.global	hdma_i2c1_tx
 2009              		.section	.bss.hdma_i2c1_tx,"aw",%nobits
 2010              		.align	2
 2013              	hdma_i2c1_tx:
 2014 0000 00000000 		.space	120
 2014      00000000 
 2014      00000000 
 2014      00000000 
 2014      00000000 
 2015              		.global	hdma_i2c1_rx
 2016              		.section	.bss.hdma_i2c1_rx,"aw",%nobits
 2017              		.align	2
 2020              	hdma_i2c1_rx:
 2021 0000 00000000 		.space	120
 2021      00000000 
 2021      00000000 
 2021      00000000 
 2021      00000000 
 2022              		.global	hi2c1
 2023              		.section	.bss.hi2c1,"aw",%nobits
 2024              		.align	2
 2027              	hi2c1:
 2028 0000 00000000 		.space	132
 2028      00000000 
 2028      00000000 
 2028      00000000 
 2028      00000000 
 2029              		.global	hcrc
 2030              		.section	.bss.hcrc,"aw",%nobits
 2031              		.align	2
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 66


 2034              	hcrc:
 2035 0000 00000000 		.space	36
 2035      00000000 
 2035      00000000 
 2035      00000000 
 2035      00000000 
 2036              		.global	hdma_adc1
 2037              		.section	.bss.hdma_adc1,"aw",%nobits
 2038              		.align	2
 2041              	hdma_adc1:
 2042 0000 00000000 		.space	120
 2042      00000000 
 2042      00000000 
 2042      00000000 
 2042      00000000 
 2043              		.global	hadc1
 2044              		.section	.bss.hadc1,"aw",%nobits
 2045              		.align	2
 2048              	hadc1:
 2049 0000 00000000 		.space	156
 2049      00000000 
 2049      00000000 
 2049      00000000 
 2049      00000000 
 2050              		.text
 2051              	.Letext0:
 2052              		.file 3 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h723xx.h"
 2053              		.file 4 "/Applications/ArmGNUToolchain/14.2.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
 2054              		.file 5 "/Applications/ArmGNUToolchain/14.2.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 2055              		.file 6 "Drivers/CMSIS/Device/ST/STM32H7xx/Include/stm32h7xx.h"
 2056              		.file 7 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_def.h"
 2057              		.file 8 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_rcc.h"
 2058              		.file 9 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_gpio.h"
 2059              		.file 10 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_dma.h"
 2060              		.file 11 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_cortex.h"
 2061              		.file 12 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc.h"
 2062              		.file 13 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_adc_ex.h"
 2063              		.file 14 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_crc.h"
 2064              		.file 15 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c.h"
 2065              		.file 16 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_iwdg.h"
 2066              		.file 17 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_spi.h"
 2067              		.file 18 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim.h"
 2068              		.file 19 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart.h"
 2069              		.file 20 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS_V2/cmsis_os2.h"
 2070              		.file 21 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_pwr_ex.h"
 2071              		.file 22 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_tim_ex.h"
 2072              		.file 23 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_i2c_ex.h"
 2073              		.file 24 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal_uart_ex.h"
 2074              		.file 25 "Core/Inc/main.h"
 2075              		.file 26 "Drivers/STM32H7xx_HAL_Driver/Inc/stm32h7xx_hal.h"
 2076              		.file 27 "<built-in>"
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 67


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:20     .text.MPU_Config:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:25     .text.MPU_Config:00000000 MPU_Config
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:104    .text.MX_GPIO_Init:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:109    .text.MX_GPIO_Init:00000000 MX_GPIO_Init
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:245    .text.MX_GPIO_Init:000000b0 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:251    .text.MX_DMA_Init:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:256    .text.MX_DMA_Init:00000000 MX_DMA_Init
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:399    .text.MX_DMA_Init:000000cc $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:404    .text.StartDefaultTask:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:410    .text.StartDefaultTask:00000000 StartDefaultTask
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:437    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:443    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:477    .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:482    .text.Error_Handler:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:488    .text.Error_Handler:00000000 Error_Handler
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:520    .text.MX_SPI1_Init:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:525    .text.MX_SPI1_Init:00000000 MX_SPI1_Init
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:626    .text.MX_SPI1_Init:00000058 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1999   .bss.hspi1:00000000 hspi1
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:632    .text.MX_USART3_UART_Init:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:637    .text.MX_USART3_UART_Init:00000000 MX_USART3_UART_Init
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:736    .text.MX_USART3_UART_Init:0000005c $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1964   .bss.huart3:00000000 huart3
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:742    .text.MX_I2C1_Init:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:747    .text.MX_I2C1_Init:00000000 MX_I2C1_Init
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:829    .text.MX_I2C1_Init:00000048 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:2027   .bss.hi2c1:00000000 hi2c1
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:836    .text.MX_USART6_UART_Init:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:841    .text.MX_USART6_UART_Init:00000000 MX_USART6_UART_Init
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:940    .text.MX_USART6_UART_Init:0000005c $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1957   .bss.huart6:00000000 huart6
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:946    .text.MX_CRC_Init:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:951    .text.MX_CRC_Init:00000000 MX_CRC_Init
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:999    .text.MX_CRC_Init:00000024 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:2034   .bss.hcrc:00000000 hcrc
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1005   .text.MX_TIM1_Init:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1010   .text.MX_TIM1_Init:00000000 MX_TIM1_Init
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1279   .text.MX_TIM1_Init:00000118 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1978   .bss.htim1:00000000 htim1
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1285   .text.MX_UART4_Init:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1290   .text.MX_UART4_Init:00000000 MX_UART4_Init
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1389   .text.MX_UART4_Init:0000005c $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1971   .bss.huart4:00000000 huart4
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1395   .text.MX_ADC1_Init:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1400   .text.MX_ADC1_Init:00000000 MX_ADC1_Init
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1566   .text.MX_ADC1_Init:00000098 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:2048   .bss.hadc1:00000000 hadc1
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1573   .text.MX_IWDG1_Init:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1578   .text.MX_IWDG1_Init:00000000 MX_IWDG1_Init
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1620   .text.MX_IWDG1_Init:00000020 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:2006   .bss.hiwdg1:00000000 hiwdg1
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1626   .text.SystemClock_Config:00000000 $t
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1632   .text.SystemClock_Config:00000000 SystemClock_Config
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1807   .text.SystemClock_Config:000000ac $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1812   .text.main:00000000 $t
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 68


/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1818   .text.main:00000000 main
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1896   .text.main:00000054 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1911   .rodata.defaultTask_attributes:00000000 defaultTask_attributes
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1922   .bss.defaultTaskHandle:00000000 defaultTaskHandle
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1904   .rodata.str1.4:00000000 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1908   .rodata.defaultTask_attributes:00000000 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1919   .bss.defaultTaskHandle:00000000 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1929   .bss.hdma_usart6_tx:00000000 hdma_usart6_tx
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1926   .bss.hdma_usart6_tx:00000000 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1936   .bss.hdma_usart6_rx:00000000 hdma_usart6_rx
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1933   .bss.hdma_usart6_rx:00000000 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1943   .bss.hdma_uart4_tx:00000000 hdma_uart4_tx
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1940   .bss.hdma_uart4_tx:00000000 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1950   .bss.hdma_uart4_rx:00000000 hdma_uart4_rx
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1947   .bss.hdma_uart4_rx:00000000 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1954   .bss.huart6:00000000 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1961   .bss.huart3:00000000 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1968   .bss.huart4:00000000 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1975   .bss.htim1:00000000 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1985   .bss.hdma_spi1_tx:00000000 hdma_spi1_tx
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1982   .bss.hdma_spi1_tx:00000000 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1992   .bss.hdma_spi1_rx:00000000 hdma_spi1_rx
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1989   .bss.hdma_spi1_rx:00000000 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:1996   .bss.hspi1:00000000 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:2003   .bss.hiwdg1:00000000 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:2013   .bss.hdma_i2c1_tx:00000000 hdma_i2c1_tx
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:2010   .bss.hdma_i2c1_tx:00000000 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:2020   .bss.hdma_i2c1_rx:00000000 hdma_i2c1_rx
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:2017   .bss.hdma_i2c1_rx:00000000 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:2024   .bss.hi2c1:00000000 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:2031   .bss.hcrc:00000000 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:2041   .bss.hdma_adc1:00000000 hdma_adc1
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:2038   .bss.hdma_adc1:00000000 $d
/var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s:2045   .bss.hadc1:00000000 $d

UNDEFINED SYMBOLS
HAL_MPU_Disable
HAL_MPU_ConfigRegion
HAL_MPU_Enable
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
osDelay
HAL_IncTick
HAL_SPI_Init
HAL_UART_Init
HAL_UARTEx_SetTxFifoThreshold
HAL_UARTEx_SetRxFifoThreshold
HAL_UARTEx_EnableFifoMode
HAL_I2C_Init
HAL_I2CEx_ConfigAnalogFilter
HAL_I2CEx_ConfigDigitalFilter
HAL_CRC_Init
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
ARM GAS  /var/folders/2r/ldzc7vgx4p51wnq3gxc1dn840000gn/T//ccUs1rnR.s 			page 69


HAL_TIM_PWM_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_PWM_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_TIM_MspPostInit
HAL_ADC_Init
HAL_ADCEx_MultiModeConfigChannel
HAL_ADC_ConfigChannel
HAL_IWDG_Init
HAL_PWREx_ConfigSupply
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
osKernelInitialize
osThreadNew
osKernelStart
