# Simulating I/O

A proof of concept showing that a running iverilog simulation can receive characters from STDIN and transmit characters to STDOUT.
