Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Wed Feb 10 22:11:40 2021
| Host         : manjaro running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file key_debounce_timing_summary_routed.rpt -pb key_debounce_timing_summary_routed.pb -rpx key_debounce_timing_summary_routed.rpx -warn_on_violation
| Design       : key_debounce
| Device       : 7z020-clg400
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.490        0.000                      0                   51        0.238        0.000                      0                   51        9.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                16.490        0.000                      0                   51        0.238        0.000                      0                   51        9.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack       16.490ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 cnt_time_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_time_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.694ns (21.380%)  route 2.552ns (78.620%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 24.505 - 20.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.557     4.907    clk_IBUF_BUFG
    SLICE_X113Y74        FDCE                                         r  cnt_time_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDCE (Prop_fdce_C_Q)         0.379     5.286 f  cnt_time_reg[16]/Q
                         net (fo=2, routed)           0.686     5.972    cnt_time_reg[16]
    SLICE_X112Y73        LUT4 (Prop_lut4_I2_O)        0.105     6.077 r  key_flag_i_5/O
                         net (fo=1, routed)           0.669     6.746    key_flag_i_5_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I2_O)        0.105     6.851 r  key_flag_i_2/O
                         net (fo=3, routed)           0.577     7.428    key_flag_i_2_n_0
    SLICE_X112Y72        LUT2 (Prop_lut2_I0_O)        0.105     7.533 r  cnt_time[0]_i_1/O
                         net (fo=22, routed)          0.620     8.153    cnt_time[0]_i_1_n_0
    SLICE_X113Y75        FDCE                                         r  cnt_time_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.400    24.505    clk_IBUF_BUFG
    SLICE_X113Y75        FDCE                                         r  cnt_time_reg[20]/C
                         clock pessimism              0.341    24.846    
                         clock uncertainty           -0.035    24.811    
    SLICE_X113Y75        FDCE (Setup_fdce_C_CE)      -0.168    24.643    cnt_time_reg[20]
  -------------------------------------------------------------------
                         required time                         24.643    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.490ns  (required time - arrival time)
  Source:                 cnt_time_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_time_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 0.694ns (21.380%)  route 2.552ns (78.620%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 24.505 - 20.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.557     4.907    clk_IBUF_BUFG
    SLICE_X113Y74        FDCE                                         r  cnt_time_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y74        FDCE (Prop_fdce_C_Q)         0.379     5.286 f  cnt_time_reg[16]/Q
                         net (fo=2, routed)           0.686     5.972    cnt_time_reg[16]
    SLICE_X112Y73        LUT4 (Prop_lut4_I2_O)        0.105     6.077 r  key_flag_i_5/O
                         net (fo=1, routed)           0.669     6.746    key_flag_i_5_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I2_O)        0.105     6.851 r  key_flag_i_2/O
                         net (fo=3, routed)           0.577     7.428    key_flag_i_2_n_0
    SLICE_X112Y72        LUT2 (Prop_lut2_I0_O)        0.105     7.533 r  cnt_time[0]_i_1/O
                         net (fo=22, routed)          0.620     8.153    cnt_time[0]_i_1_n_0
    SLICE_X113Y75        FDCE                                         r  cnt_time_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.400    24.505    clk_IBUF_BUFG
    SLICE_X113Y75        FDCE                                         r  cnt_time_reg[21]/C
                         clock pessimism              0.341    24.846    
                         clock uncertainty           -0.035    24.811    
    SLICE_X113Y75        FDCE (Setup_fdce_C_CE)      -0.168    24.643    cnt_time_reg[21]
  -------------------------------------------------------------------
                         required time                         24.643    
                         arrival time                          -8.153    
  -------------------------------------------------------------------
                         slack                                 16.490    

Slack (MET) :             16.521ns  (required time - arrival time)
  Source:                 cnt_time_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_time_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.694ns (21.590%)  route 2.520ns (78.410%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 24.505 - 20.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.557     4.907    clk_IBUF_BUFG
    SLICE_X113Y75        FDCE                                         r  cnt_time_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDCE (Prop_fdce_C_Q)         0.379     5.286 f  cnt_time_reg[21]/Q
                         net (fo=2, routed)           0.691     5.977    cnt_time_reg[21]
    SLICE_X112Y74        LUT6 (Prop_lut6_I1_O)        0.105     6.082 r  key_flag_i_3/O
                         net (fo=1, routed)           0.668     6.750    key_flag_i_3_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I0_O)        0.105     6.855 r  key_flag_i_2/O
                         net (fo=3, routed)           0.577     7.432    key_flag_i_2_n_0
    SLICE_X112Y72        LUT2 (Prop_lut2_I0_O)        0.105     7.537 r  cnt_time[0]_i_1/O
                         net (fo=22, routed)          0.585     8.122    cnt_time[0]_i_1_n_0
    SLICE_X113Y74        FDCE                                         r  cnt_time_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.400    24.505    clk_IBUF_BUFG
    SLICE_X113Y74        FDCE                                         r  cnt_time_reg[16]/C
                         clock pessimism              0.341    24.846    
                         clock uncertainty           -0.035    24.811    
    SLICE_X113Y74        FDCE (Setup_fdce_C_CE)      -0.168    24.643    cnt_time_reg[16]
  -------------------------------------------------------------------
                         required time                         24.643    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 16.521    

Slack (MET) :             16.521ns  (required time - arrival time)
  Source:                 cnt_time_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_time_reg[17]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.694ns (21.590%)  route 2.520ns (78.410%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 24.505 - 20.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.557     4.907    clk_IBUF_BUFG
    SLICE_X113Y75        FDCE                                         r  cnt_time_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDCE (Prop_fdce_C_Q)         0.379     5.286 f  cnt_time_reg[21]/Q
                         net (fo=2, routed)           0.691     5.977    cnt_time_reg[21]
    SLICE_X112Y74        LUT6 (Prop_lut6_I1_O)        0.105     6.082 r  key_flag_i_3/O
                         net (fo=1, routed)           0.668     6.750    key_flag_i_3_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I0_O)        0.105     6.855 r  key_flag_i_2/O
                         net (fo=3, routed)           0.577     7.432    key_flag_i_2_n_0
    SLICE_X112Y72        LUT2 (Prop_lut2_I0_O)        0.105     7.537 r  cnt_time[0]_i_1/O
                         net (fo=22, routed)          0.585     8.122    cnt_time[0]_i_1_n_0
    SLICE_X113Y74        FDCE                                         r  cnt_time_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.400    24.505    clk_IBUF_BUFG
    SLICE_X113Y74        FDCE                                         r  cnt_time_reg[17]/C
                         clock pessimism              0.341    24.846    
                         clock uncertainty           -0.035    24.811    
    SLICE_X113Y74        FDCE (Setup_fdce_C_CE)      -0.168    24.643    cnt_time_reg[17]
  -------------------------------------------------------------------
                         required time                         24.643    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 16.521    

Slack (MET) :             16.521ns  (required time - arrival time)
  Source:                 cnt_time_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_time_reg[18]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.694ns (21.590%)  route 2.520ns (78.410%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 24.505 - 20.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.557     4.907    clk_IBUF_BUFG
    SLICE_X113Y75        FDCE                                         r  cnt_time_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDCE (Prop_fdce_C_Q)         0.379     5.286 f  cnt_time_reg[21]/Q
                         net (fo=2, routed)           0.691     5.977    cnt_time_reg[21]
    SLICE_X112Y74        LUT6 (Prop_lut6_I1_O)        0.105     6.082 r  key_flag_i_3/O
                         net (fo=1, routed)           0.668     6.750    key_flag_i_3_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I0_O)        0.105     6.855 r  key_flag_i_2/O
                         net (fo=3, routed)           0.577     7.432    key_flag_i_2_n_0
    SLICE_X112Y72        LUT2 (Prop_lut2_I0_O)        0.105     7.537 r  cnt_time[0]_i_1/O
                         net (fo=22, routed)          0.585     8.122    cnt_time[0]_i_1_n_0
    SLICE_X113Y74        FDCE                                         r  cnt_time_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.400    24.505    clk_IBUF_BUFG
    SLICE_X113Y74        FDCE                                         r  cnt_time_reg[18]/C
                         clock pessimism              0.341    24.846    
                         clock uncertainty           -0.035    24.811    
    SLICE_X113Y74        FDCE (Setup_fdce_C_CE)      -0.168    24.643    cnt_time_reg[18]
  -------------------------------------------------------------------
                         required time                         24.643    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 16.521    

Slack (MET) :             16.521ns  (required time - arrival time)
  Source:                 cnt_time_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_time_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.214ns  (logic 0.694ns (21.590%)  route 2.520ns (78.410%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.505ns = ( 24.505 - 20.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.557     4.907    clk_IBUF_BUFG
    SLICE_X113Y75        FDCE                                         r  cnt_time_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDCE (Prop_fdce_C_Q)         0.379     5.286 f  cnt_time_reg[21]/Q
                         net (fo=2, routed)           0.691     5.977    cnt_time_reg[21]
    SLICE_X112Y74        LUT6 (Prop_lut6_I1_O)        0.105     6.082 r  key_flag_i_3/O
                         net (fo=1, routed)           0.668     6.750    key_flag_i_3_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I0_O)        0.105     6.855 r  key_flag_i_2/O
                         net (fo=3, routed)           0.577     7.432    key_flag_i_2_n_0
    SLICE_X112Y72        LUT2 (Prop_lut2_I0_O)        0.105     7.537 r  cnt_time[0]_i_1/O
                         net (fo=22, routed)          0.585     8.122    cnt_time[0]_i_1_n_0
    SLICE_X113Y74        FDCE                                         r  cnt_time_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.400    24.505    clk_IBUF_BUFG
    SLICE_X113Y74        FDCE                                         r  cnt_time_reg[19]/C
                         clock pessimism              0.341    24.846    
                         clock uncertainty           -0.035    24.811    
    SLICE_X113Y74        FDCE (Setup_fdce_C_CE)      -0.168    24.643    cnt_time_reg[19]
  -------------------------------------------------------------------
                         required time                         24.643    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                 16.521    

Slack (MET) :             16.533ns  (required time - arrival time)
  Source:                 cnt_time_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_time_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.694ns (21.638%)  route 2.513ns (78.362%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 24.510 - 20.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.557     4.907    clk_IBUF_BUFG
    SLICE_X113Y75        FDCE                                         r  cnt_time_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDCE (Prop_fdce_C_Q)         0.379     5.286 f  cnt_time_reg[21]/Q
                         net (fo=2, routed)           0.691     5.977    cnt_time_reg[21]
    SLICE_X112Y74        LUT6 (Prop_lut6_I1_O)        0.105     6.082 r  key_flag_i_3/O
                         net (fo=1, routed)           0.668     6.750    key_flag_i_3_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I0_O)        0.105     6.855 r  key_flag_i_2/O
                         net (fo=3, routed)           0.577     7.432    key_flag_i_2_n_0
    SLICE_X112Y72        LUT2 (Prop_lut2_I0_O)        0.105     7.537 r  cnt_time[0]_i_1/O
                         net (fo=22, routed)          0.577     8.115    cnt_time[0]_i_1_n_0
    SLICE_X113Y70        FDCE                                         r  cnt_time_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.405    24.510    clk_IBUF_BUFG
    SLICE_X113Y70        FDCE                                         r  cnt_time_reg[0]/C
                         clock pessimism              0.341    24.851    
                         clock uncertainty           -0.035    24.816    
    SLICE_X113Y70        FDCE (Setup_fdce_C_CE)      -0.168    24.648    cnt_time_reg[0]
  -------------------------------------------------------------------
                         required time                         24.648    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                 16.533    

Slack (MET) :             16.533ns  (required time - arrival time)
  Source:                 cnt_time_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_time_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.694ns (21.638%)  route 2.513ns (78.362%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 24.510 - 20.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.557     4.907    clk_IBUF_BUFG
    SLICE_X113Y75        FDCE                                         r  cnt_time_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDCE (Prop_fdce_C_Q)         0.379     5.286 f  cnt_time_reg[21]/Q
                         net (fo=2, routed)           0.691     5.977    cnt_time_reg[21]
    SLICE_X112Y74        LUT6 (Prop_lut6_I1_O)        0.105     6.082 r  key_flag_i_3/O
                         net (fo=1, routed)           0.668     6.750    key_flag_i_3_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I0_O)        0.105     6.855 r  key_flag_i_2/O
                         net (fo=3, routed)           0.577     7.432    key_flag_i_2_n_0
    SLICE_X112Y72        LUT2 (Prop_lut2_I0_O)        0.105     7.537 r  cnt_time[0]_i_1/O
                         net (fo=22, routed)          0.577     8.115    cnt_time[0]_i_1_n_0
    SLICE_X113Y70        FDCE                                         r  cnt_time_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.405    24.510    clk_IBUF_BUFG
    SLICE_X113Y70        FDCE                                         r  cnt_time_reg[1]/C
                         clock pessimism              0.341    24.851    
                         clock uncertainty           -0.035    24.816    
    SLICE_X113Y70        FDCE (Setup_fdce_C_CE)      -0.168    24.648    cnt_time_reg[1]
  -------------------------------------------------------------------
                         required time                         24.648    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                 16.533    

Slack (MET) :             16.533ns  (required time - arrival time)
  Source:                 cnt_time_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_time_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.694ns (21.638%)  route 2.513ns (78.362%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 24.510 - 20.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.557     4.907    clk_IBUF_BUFG
    SLICE_X113Y75        FDCE                                         r  cnt_time_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDCE (Prop_fdce_C_Q)         0.379     5.286 f  cnt_time_reg[21]/Q
                         net (fo=2, routed)           0.691     5.977    cnt_time_reg[21]
    SLICE_X112Y74        LUT6 (Prop_lut6_I1_O)        0.105     6.082 r  key_flag_i_3/O
                         net (fo=1, routed)           0.668     6.750    key_flag_i_3_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I0_O)        0.105     6.855 r  key_flag_i_2/O
                         net (fo=3, routed)           0.577     7.432    key_flag_i_2_n_0
    SLICE_X112Y72        LUT2 (Prop_lut2_I0_O)        0.105     7.537 r  cnt_time[0]_i_1/O
                         net (fo=22, routed)          0.577     8.115    cnt_time[0]_i_1_n_0
    SLICE_X113Y70        FDCE                                         r  cnt_time_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.405    24.510    clk_IBUF_BUFG
    SLICE_X113Y70        FDCE                                         r  cnt_time_reg[2]/C
                         clock pessimism              0.341    24.851    
                         clock uncertainty           -0.035    24.816    
    SLICE_X113Y70        FDCE (Setup_fdce_C_CE)      -0.168    24.648    cnt_time_reg[2]
  -------------------------------------------------------------------
                         required time                         24.648    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                 16.533    

Slack (MET) :             16.533ns  (required time - arrival time)
  Source:                 cnt_time_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_time_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk rise@20.000ns - clk rise@0.000ns)
  Data Path Delay:        3.207ns  (logic 0.694ns (21.638%)  route 2.513ns (78.362%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.510ns = ( 24.510 - 20.000 ) 
    Source Clock Delay      (SCD):    4.907ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.392     1.392 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.873     3.265    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     3.350 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.557     4.907    clk_IBUF_BUFG
    SLICE_X113Y75        FDCE                                         r  cnt_time_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y75        FDCE (Prop_fdce_C_Q)         0.379     5.286 f  cnt_time_reg[21]/Q
                         net (fo=2, routed)           0.691     5.977    cnt_time_reg[21]
    SLICE_X112Y74        LUT6 (Prop_lut6_I1_O)        0.105     6.082 r  key_flag_i_3/O
                         net (fo=1, routed)           0.668     6.750    key_flag_i_3_n_0
    SLICE_X112Y72        LUT5 (Prop_lut5_I0_O)        0.105     6.855 r  key_flag_i_2/O
                         net (fo=3, routed)           0.577     7.432    key_flag_i_2_n_0
    SLICE_X112Y72        LUT2 (Prop_lut2_I0_O)        0.105     7.537 r  cnt_time[0]_i_1/O
                         net (fo=22, routed)          0.577     8.115    cnt_time[0]_i_1_n_0
    SLICE_X113Y70        FDCE                                         r  cnt_time_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         1.327    21.327 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.701    23.028    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.105 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.405    24.510    clk_IBUF_BUFG
    SLICE_X113Y70        FDCE                                         r  cnt_time_reg[3]/C
                         clock pessimism              0.341    24.851    
                         clock uncertainty           -0.035    24.816    
    SLICE_X113Y70        FDCE (Setup_fdce_C_CE)      -0.168    24.648    cnt_time_reg[3]
  -------------------------------------------------------------------
                         required time                         24.648    
                         arrival time                          -8.115    
  -------------------------------------------------------------------
                         slack                                 16.533    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.030%)  route 0.162ns (43.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.624     1.553    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDCE (Prop_fdce_C_Q)         0.164     1.717 f  flag_reg/Q
                         net (fo=2, routed)           0.162     1.880    flag_reg_n_0
    SLICE_X112Y73        LUT2 (Prop_lut2_I1_O)        0.043     1.923 r  key_flag_i_1/O
                         net (fo=1, routed)           0.000     1.923    key_flag0
    SLICE_X112Y73        FDCE                                         r  key_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.893     2.070    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  key_flag_reg/C
                         clock pessimism             -0.517     1.553    
    SLICE_X112Y73        FDCE (Hold_fdce_C_D)         0.131     1.684    key_flag_reg
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 key_dd_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            key_dd_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.148ns (57.309%)  route 0.110ns (42.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.624     1.553    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  key_dd_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDCE (Prop_fdce_C_Q)         0.148     1.701 r  key_dd_reg[0]/Q
                         net (fo=1, routed)           0.110     1.811    key_dd_reg_n_0_[0]
    SLICE_X112Y73        FDCE                                         r  key_dd_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.893     2.070    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  key_dd_reg[1]/C
                         clock pessimism             -0.517     1.553    
    SLICE_X112Y73        FDCE (Hold_fdce_C_D)         0.010     1.563    key_dd_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.209ns (56.266%)  route 0.162ns (43.734%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.624     1.553    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDCE (Prop_fdce_C_Q)         0.164     1.717 r  flag_reg/Q
                         net (fo=2, routed)           0.162     1.880    flag_reg_n_0
    SLICE_X112Y73        LUT3 (Prop_lut3_I2_O)        0.045     1.925 r  flag_i_1/O
                         net (fo=1, routed)           0.000     1.925    flag_i_1_n_0
    SLICE_X112Y73        FDCE                                         r  flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.893     2.070    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  flag_reg/C
                         clock pessimism             -0.517     1.553    
    SLICE_X112Y73        FDCE (Hold_fdce_C_D)         0.120     1.673    flag_reg
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 key_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_r_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.246ns (61.962%)  route 0.151ns (38.038%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.624     1.553    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  key_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDCE (Prop_fdce_C_Q)         0.148     1.701 r  key_flag_reg/Q
                         net (fo=2, routed)           0.151     1.852    key_flag
    SLICE_X112Y73        LUT3 (Prop_lut3_I1_O)        0.098     1.950 r  led_r[1]_i_1/O
                         net (fo=1, routed)           0.000     1.950    led_r[1]_i_1_n_0
    SLICE_X112Y73        FDCE                                         r  led_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.893     2.070    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  led_r_reg[1]/C
                         clock pessimism             -0.517     1.553    
    SLICE_X112Y73        FDCE (Hold_fdce_C_D)         0.121     1.674    led_r_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 key_flag_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.246ns (60.171%)  route 0.163ns (39.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.624     1.553    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  key_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDCE (Prop_fdce_C_Q)         0.148     1.701 r  key_flag_reg/Q
                         net (fo=2, routed)           0.163     1.864    key_flag
    SLICE_X112Y73        LUT3 (Prop_lut3_I1_O)        0.098     1.962 r  led_r[0]_i_1/O
                         net (fo=1, routed)           0.000     1.962    led_r[0]_i_1_n_0
    SLICE_X112Y73        FDPE                                         r  led_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.893     2.070    clk_IBUF_BUFG
    SLICE_X112Y73        FDPE                                         r  led_r_reg[0]/C
                         clock pessimism             -0.517     1.553    
    SLICE_X112Y73        FDPE (Hold_fdpe_C_D)         0.121     1.674    led_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 led_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.765%)  route 0.220ns (51.235%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.624     1.553    clk_IBUF_BUFG
    SLICE_X112Y73        FDPE                                         r  led_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDPE (Prop_fdpe_C_Q)         0.164     1.717 f  led_r_reg[0]/Q
                         net (fo=3, routed)           0.220     1.937    led_r[0]
    SLICE_X112Y71        LUT1 (Prop_lut1_I0_O)        0.045     1.982 r  led[0]_i_1/O
                         net (fo=1, routed)           0.000     1.982    p_0_in[0]
    SLICE_X112Y71        FDPE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.896     2.073    clk_IBUF_BUFG
    SLICE_X112Y71        FDPE                                         r  led_reg[0]/C
                         clock pessimism             -0.504     1.569    
    SLICE_X112Y71        FDPE (Hold_fdpe_C_D)         0.120     1.689    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.689    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 key_dd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_time_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.272ns (64.833%)  route 0.148ns (35.167%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.624     1.553    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  key_dd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDCE (Prop_fdce_C_Q)         0.164     1.717 f  key_dd_reg[1]/Q
                         net (fo=25, routed)          0.148     1.865    data0
    SLICE_X113Y73        LUT2 (Prop_lut2_I1_O)        0.045     1.910 r  cnt_time[12]_i_2/O
                         net (fo=1, routed)           0.000     1.910    cnt_time[12]_i_2_n_0
    SLICE_X113Y73        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.973 r  cnt_time_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.973    cnt_time_reg[12]_i_1_n_4
    SLICE_X113Y73        FDCE                                         r  cnt_time_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.893     2.070    clk_IBUF_BUFG
    SLICE_X113Y73        FDCE                                         r  cnt_time_reg[15]/C
                         clock pessimism             -0.504     1.566    
    SLICE_X113Y73        FDCE (Hold_fdce_C_D)         0.105     1.671    cnt_time_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 key_dd_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_time_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.275ns (65.083%)  route 0.148ns (34.917%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.624     1.553    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  key_dd_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDCE (Prop_fdce_C_Q)         0.164     1.717 f  key_dd_reg[1]/Q
                         net (fo=25, routed)          0.148     1.865    data0
    SLICE_X113Y73        LUT2 (Prop_lut2_I1_O)        0.045     1.910 r  cnt_time[12]_i_3/O
                         net (fo=1, routed)           0.000     1.910    cnt_time[12]_i_3_n_0
    SLICE_X113Y73        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     1.976 r  cnt_time_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.976    cnt_time_reg[12]_i_1_n_5
    SLICE_X113Y73        FDCE                                         r  cnt_time_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.893     2.070    clk_IBUF_BUFG
    SLICE_X113Y73        FDCE                                         r  cnt_time_reg[14]/C
                         clock pessimism             -0.504     1.566    
    SLICE_X113Y73        FDCE (Hold_fdce_C_D)         0.105     1.671    cnt_time_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 led_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.207ns (47.202%)  route 0.232ns (52.798%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    1.553ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.624     1.553    clk_IBUF_BUFG
    SLICE_X112Y73        FDCE                                         r  led_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y73        FDCE (Prop_fdce_C_Q)         0.164     1.717 f  led_r_reg[1]/Q
                         net (fo=3, routed)           0.232     1.949    led_r[1]
    SLICE_X112Y73        LUT1 (Prop_lut1_I0_O)        0.043     1.992 r  led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.992    p_0_in[1]
    SLICE_X112Y73        FDPE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.893     2.070    clk_IBUF_BUFG
    SLICE_X112Y73        FDPE                                         r  led_reg[1]/C
                         clock pessimism             -0.517     1.553    
    SLICE_X112Y73        FDPE (Hold_fdpe_C_D)         0.131     1.684    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.684    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 cnt_time_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cnt_time_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.249ns (59.727%)  route 0.168ns (40.273%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.674     0.903    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.929 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.626     1.555    clk_IBUF_BUFG
    SLICE_X113Y72        FDCE                                         r  cnt_time_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y72        FDCE (Prop_fdce_C_Q)         0.141     1.696 r  cnt_time_reg[11]/Q
                         net (fo=2, routed)           0.168     1.864    cnt_time_reg[11]
    SLICE_X113Y72        LUT2 (Prop_lut2_I0_O)        0.045     1.909 r  cnt_time[8]_i_2/O
                         net (fo=1, routed)           0.000     1.909    cnt_time[8]_i_2_n_0
    SLICE_X113Y72        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.972 r  cnt_time_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.972    cnt_time_reg[8]_i_1_n_4
    SLICE_X113Y72        FDCE                                         r  cnt_time_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N18                  IBUF (Prop_ibuf_I_O)         0.417     0.417 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.731     1.148    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.177 r  clk_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.895     2.072    clk_IBUF_BUFG
    SLICE_X113Y72        FDCE                                         r  cnt_time_reg[11]/C
                         clock pessimism             -0.517     1.555    
    SLICE_X113Y72        FDCE (Hold_fdce_C_D)         0.105     1.660    cnt_time_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y70   cnt_time_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y72   cnt_time_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y72   cnt_time_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y73   cnt_time_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y73   cnt_time_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y73   cnt_time_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y73   cnt_time_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y74   cnt_time_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X113Y74   cnt_time_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y70   cnt_time_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y72   cnt_time_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y72   cnt_time_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y73   cnt_time_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y73   cnt_time_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y73   cnt_time_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y73   cnt_time_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y73   cnt_time_reg[14]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y73   cnt_time_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y73   cnt_time_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y70   cnt_time_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y70   cnt_time_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y72   cnt_time_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y72   cnt_time_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y72   cnt_time_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y72   cnt_time_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y73   cnt_time_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y73   cnt_time_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y73   cnt_time_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X113Y73   cnt_time_reg[15]/C



