<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Control Register - ctrl</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___r_s_t_m_g_r___c_t_l.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Control Register - ctrl</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___r_s_t_m_g_r.html">Component : Reset Manager Module - ALT_RSTMGR</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The CTRL register is used by software to control reset behavior.It includes fields for software to initiate the cold and warm reset, enable hardware handshake with other modules before warm reset, and perform software handshake. The software handshake sequence must match the hardware sequence. Software mustde-assert the handshake request after asserting warm reset and before de- assert the warm reset.</p>
<p>Fields are only reset by a cold reset.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SWCOLDRSTREQ">Software Cold Reset Request</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SWWARMRSTREQ">Software Warm Reset Request</a> </td></tr>
<tr>
<td align="left">[3:2] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREFEN">SDRAM Self-Refresh Enable</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREFREQ">SDRAM Self-Refresh Request</a> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREQACK">SDRAM Self-Refresh Acknowledge</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSEN">FPGA Manager Handshake Enable</a> </td></tr>
<tr>
<td align="left">[9] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSREQ">FPGA Manager Handshake Request</a> </td></tr>
<tr>
<td align="left">[10] </td><td align="left">R </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSACK">FPGA Manager Handshake Acknowledge</a> </td></tr>
<tr>
<td align="left">[11] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSEN">SCAN Manager Handshake Enable</a> </td></tr>
<tr>
<td align="left">[13] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSREQ">SCAN Manager Handshake Request</a> </td></tr>
<tr>
<td align="left">[14] </td><td align="left">R </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSACK">SCAN Manager Handshake Acknowledge</a> </td></tr>
<tr>
<td align="left">[15] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[16] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSEN">FPGA Handshake Enable</a> </td></tr>
<tr>
<td align="left">[17] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSREQ">FPGA Handshake Request</a> </td></tr>
<tr>
<td align="left">[18] </td><td align="left">R </td><td align="left">Unknown </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSACK">FPGA Handshake Acknowledge</a> </td></tr>
<tr>
<td align="left">[19] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[20] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLEN">ETR (Embedded Trace Router) Stall Enable</a> </td></tr>
<tr>
<td align="left">[21] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLREQ">ETR (Embedded Trace Router) Stall Request</a> </td></tr>
<tr>
<td align="left">[22] </td><td align="left">R </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLACK">ETR (Embedded Trace Router) Stall Acknowledge</a> </td></tr>
<tr>
<td align="left">[23] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLWARMRST">ETR (Embedded Trace Router) Stall After Warm Reset</a> </td></tr>
<tr>
<td align="left">[31:24] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Software Cold Reset Request - swcoldrstreq </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp94b7f3fd6da2412fc7ef9abbd8c07341"></a><a class="anchor" id="ALT_RSTMGR_CTL_SWCOLDRSTREQ"></a></p>
<p>This is a one-shot bit written by software to 1 to trigger a cold reset. It always reads the value 0.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga42a004de6d4b0c68d2ca91fe01b0a848"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga42a004de6d4b0c68d2ca91fe01b0a848">ALT_RSTMGR_CTL_SWCOLDRSTREQ_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga42a004de6d4b0c68d2ca91fe01b0a848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5961409b4faf2e4b5c588ccf31704ebf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga5961409b4faf2e4b5c588ccf31704ebf">ALT_RSTMGR_CTL_SWCOLDRSTREQ_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5961409b4faf2e4b5c588ccf31704ebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f96538426c37568755d9deeb68a0031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga4f96538426c37568755d9deeb68a0031">ALT_RSTMGR_CTL_SWCOLDRSTREQ_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga4f96538426c37568755d9deeb68a0031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf2c2914a19681d36749f4e424058a40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gadf2c2914a19681d36749f4e424058a40">ALT_RSTMGR_CTL_SWCOLDRSTREQ_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gadf2c2914a19681d36749f4e424058a40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga297549c7cd98b89dc5ac9a656c989c95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga297549c7cd98b89dc5ac9a656c989c95">ALT_RSTMGR_CTL_SWCOLDRSTREQ_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga297549c7cd98b89dc5ac9a656c989c95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfc6bfc4553f0d07d2241cfc590bac71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gabfc6bfc4553f0d07d2241cfc590bac71">ALT_RSTMGR_CTL_SWCOLDRSTREQ_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gabfc6bfc4553f0d07d2241cfc590bac71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71fc144352eb093b556cda2f37ec3844"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga71fc144352eb093b556cda2f37ec3844">ALT_RSTMGR_CTL_SWCOLDRSTREQ_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga71fc144352eb093b556cda2f37ec3844"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7df34afe7705d8179170028927680f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaf7df34afe7705d8179170028927680f5">ALT_RSTMGR_CTL_SWCOLDRSTREQ_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:gaf7df34afe7705d8179170028927680f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Software Warm Reset Request - swwarmrstreq </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp4ac05bdbb5466ba02d29a5782168c0f3"></a><a class="anchor" id="ALT_RSTMGR_CTL_SWWARMRSTREQ"></a></p>
<p>This is a one-shot bit written by software to 1 to trigger a hardware sequenced warm reset. It always reads the value 0.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2f9ec54ad115175a3c44d227bfdf5363"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga2f9ec54ad115175a3c44d227bfdf5363">ALT_RSTMGR_CTL_SWWARMRSTREQ_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2f9ec54ad115175a3c44d227bfdf5363"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1192fd5512d17bb612644ce1ba4a000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaf1192fd5512d17bb612644ce1ba4a000">ALT_RSTMGR_CTL_SWWARMRSTREQ_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf1192fd5512d17bb612644ce1ba4a000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1010206d86ecdba3e197b4d402af058b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga1010206d86ecdba3e197b4d402af058b">ALT_RSTMGR_CTL_SWWARMRSTREQ_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga1010206d86ecdba3e197b4d402af058b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaa62dfc59209688b6cb6010fa76ad200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaaa62dfc59209688b6cb6010fa76ad200">ALT_RSTMGR_CTL_SWWARMRSTREQ_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:gaaa62dfc59209688b6cb6010fa76ad200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab436e95febb895fb41f74c9f035923fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gab436e95febb895fb41f74c9f035923fe">ALT_RSTMGR_CTL_SWWARMRSTREQ_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:gab436e95febb895fb41f74c9f035923fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f0dcdcde6adbca4c91ea62a1e35cbc2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga7f0dcdcde6adbca4c91ea62a1e35cbc2">ALT_RSTMGR_CTL_SWWARMRSTREQ_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga7f0dcdcde6adbca4c91ea62a1e35cbc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8452009415cae39c3802e4df6017d17c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga8452009415cae39c3802e4df6017d17c">ALT_RSTMGR_CTL_SWWARMRSTREQ_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga8452009415cae39c3802e4df6017d17c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7cce470a37865bc62863272d5537a461"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga7cce470a37865bc62863272d5537a461">ALT_RSTMGR_CTL_SWWARMRSTREQ_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga7cce470a37865bc62863272d5537a461"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SDRAM Self-Refresh Enable - sdrselfrefen </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa5ebc37d0e12b605e17abb7d1f6d2573"></a><a class="anchor" id="ALT_RSTMGR_CTL_SDRSELFREFEN"></a></p>
<p>This field controls whether the contents of SDRAM devices survive a hardware sequenced warm reset. If set to 1, the Reset Manager makes a request to the SDRAM Controller Subsystem to put the SDRAM devices into self-refresh mode before asserting warm reset signals. However, if SDRAM is already in warm reset, Handshake with SDRAM is not performed.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5c6095a8f91d33ea91173e298fe3c85c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga5c6095a8f91d33ea91173e298fe3c85c">ALT_RSTMGR_CTL_SDRSELFREFEN_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga5c6095a8f91d33ea91173e298fe3c85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f89cc814786372968d8058bdd88c39d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga3f89cc814786372968d8058bdd88c39d">ALT_RSTMGR_CTL_SDRSELFREFEN_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga3f89cc814786372968d8058bdd88c39d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga525c853b10c33ee3eea4d4aa9065cc19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga525c853b10c33ee3eea4d4aa9065cc19">ALT_RSTMGR_CTL_SDRSELFREFEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga525c853b10c33ee3eea4d4aa9065cc19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00c357a564b942955462133aecdc2bcc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga00c357a564b942955462133aecdc2bcc">ALT_RSTMGR_CTL_SDRSELFREFEN_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga00c357a564b942955462133aecdc2bcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8997679c27808f0a54b91c403ef76449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga8997679c27808f0a54b91c403ef76449">ALT_RSTMGR_CTL_SDRSELFREFEN_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:ga8997679c27808f0a54b91c403ef76449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf11609936b1c3692552913b1026280ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaf11609936b1c3692552913b1026280ee">ALT_RSTMGR_CTL_SDRSELFREFEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf11609936b1c3692552913b1026280ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d0e093eca326569329bdb60c2ed42a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga1d0e093eca326569329bdb60c2ed42a8">ALT_RSTMGR_CTL_SDRSELFREFEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga1d0e093eca326569329bdb60c2ed42a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga119d84f852307f04177c95f166163adb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga119d84f852307f04177c95f166163adb">ALT_RSTMGR_CTL_SDRSELFREFEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga119d84f852307f04177c95f166163adb"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SDRAM Self-Refresh Request - sdrselfrefreq </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc0ac40d854fe50a41f3505fbb35b538d"></a><a class="anchor" id="ALT_RSTMGR_CTL_SDRSELFREFREQ"></a></p>
<p>Software writes this field 1 to request to the SDRAM Controller Subsystem that it puts the SDRAM devices into self-refresh mode. This is done to preserve SDRAM contents across a software warm reset.</p>
<p>Software waits for the SDRSELFREFACK to be 1 and then writes this field to 0. Note that it is possible for the SDRAM Controller Subsystem to never assert SDRSELFREFACK so software should timeout if SDRSELFREFACK is never asserted.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga31bd03aa7c4a9c75ccc9d9b407f60b57"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga31bd03aa7c4a9c75ccc9d9b407f60b57">ALT_RSTMGR_CTL_SDRSELFREFREQ_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga31bd03aa7c4a9c75ccc9d9b407f60b57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c1f153bad19fa7fd030129ce9b160c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga8c1f153bad19fa7fd030129ce9b160c4">ALT_RSTMGR_CTL_SDRSELFREFREQ_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga8c1f153bad19fa7fd030129ce9b160c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa65043b94bc60c0a5b7c90c0e2388155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaa65043b94bc60c0a5b7c90c0e2388155">ALT_RSTMGR_CTL_SDRSELFREFREQ_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa65043b94bc60c0a5b7c90c0e2388155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cadb93286b5944dff9b12ac49c14c7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga5cadb93286b5944dff9b12ac49c14c7c">ALT_RSTMGR_CTL_SDRSELFREFREQ_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:ga5cadb93286b5944dff9b12ac49c14c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6acdfc68f3b6f26b6cf984603d7a613"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gac6acdfc68f3b6f26b6cf984603d7a613">ALT_RSTMGR_CTL_SDRSELFREFREQ_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:gac6acdfc68f3b6f26b6cf984603d7a613"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76e4fd6f542ef69f6eb7106ffecca140"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga76e4fd6f542ef69f6eb7106ffecca140">ALT_RSTMGR_CTL_SDRSELFREFREQ_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga76e4fd6f542ef69f6eb7106ffecca140"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae87022352b2d5d3bf12b1f215e6e82ed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gae87022352b2d5d3bf12b1f215e6e82ed">ALT_RSTMGR_CTL_SDRSELFREFREQ_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:gae87022352b2d5d3bf12b1f215e6e82ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddf621135677ceb234b83e34d3f597e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaddf621135677ceb234b83e34d3f597e7">ALT_RSTMGR_CTL_SDRSELFREFREQ_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:gaddf621135677ceb234b83e34d3f597e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SDRAM Self-Refresh Acknowledge - sdrselfreqack </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa9d7116b0573ff4bc1f08f47c8b43b8b"></a><a class="anchor" id="ALT_RSTMGR_CTL_SDRSELFREQACK"></a></p>
<p>This is the acknowlege for a SDRAM self-refresh mode request initiated by the SDRSELFREFREQ field. A 1 indicates that the SDRAM Controller Subsystem has put the SDRAM devices into self-refresh mode.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga8657836e3840e4a6af73bcf797a8faa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga8657836e3840e4a6af73bcf797a8faa5">ALT_RSTMGR_CTL_SDRSELFREQACK_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga8657836e3840e4a6af73bcf797a8faa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab22a46c807fcf12bc97763df7f2f3772"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gab22a46c807fcf12bc97763df7f2f3772">ALT_RSTMGR_CTL_SDRSELFREQACK_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gab22a46c807fcf12bc97763df7f2f3772"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b856763aed8469622acc0975dab70e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga5b856763aed8469622acc0975dab70e4">ALT_RSTMGR_CTL_SDRSELFREQACK_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5b856763aed8469622acc0975dab70e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ba56e77f0f52decc34cae37da6fddcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga7ba56e77f0f52decc34cae37da6fddcf">ALT_RSTMGR_CTL_SDRSELFREQACK_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:ga7ba56e77f0f52decc34cae37da6fddcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf24b9e1255fe337895239a03587ad73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gadf24b9e1255fe337895239a03587ad73">ALT_RSTMGR_CTL_SDRSELFREQACK_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:gadf24b9e1255fe337895239a03587ad73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21229956e6162b70c887eb733e2287d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga21229956e6162b70c887eb733e2287d0">ALT_RSTMGR_CTL_SDRSELFREQACK_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga21229956e6162b70c887eb733e2287d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5d9950c3c308f77bd7170a63a3515af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gad5d9950c3c308f77bd7170a63a3515af">ALT_RSTMGR_CTL_SDRSELFREQACK_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:gad5d9950c3c308f77bd7170a63a3515af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabdbcd912e7ca147569a43c342c17d36f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gabdbcd912e7ca147569a43c342c17d36f">ALT_RSTMGR_CTL_SDRSELFREQACK_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:gabdbcd912e7ca147569a43c342c17d36f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA Manager Handshake Enable - fpgamgrhsen </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp53f56474c66135de5517b6052538acf1"></a><a class="anchor" id="ALT_RSTMGR_CTL_FPGAMGRHSEN"></a></p>
<p>Enables a handshake between the Reset Manager and FPGA Manager before a warm reset. The handshake is used to warn the FPGA Manager that a warm reset it coming so it can prepare for it. When the FPGA Manager receives a warm reset handshake, the FPGA Manager drives its output clock to a quiescent state to avoid glitches.</p>
<p>If set to 1, the Manager makes a request to the FPGA Managerbefore asserting warm reset signals. However if the FPGA Manager is already in warm reset, the handshake is skipped.</p>
<p>If set to 0, the handshake is skipped.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0660840312db86043e2946858d6e906e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga0660840312db86043e2946858d6e906e">ALT_RSTMGR_CTL_FPGAMGRHSEN_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:ga0660840312db86043e2946858d6e906e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9414cdf6b58dfb5fdeb36434297c31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaf9414cdf6b58dfb5fdeb36434297c31c">ALT_RSTMGR_CTL_FPGAMGRHSEN_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gaf9414cdf6b58dfb5fdeb36434297c31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f3608353f38ec81999c6a5ce5bf6a8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga0f3608353f38ec81999c6a5ce5bf6a8e">ALT_RSTMGR_CTL_FPGAMGRHSEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga0f3608353f38ec81999c6a5ce5bf6a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8147593ffb64acf0b5646b31902ee029"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga8147593ffb64acf0b5646b31902ee029">ALT_RSTMGR_CTL_FPGAMGRHSEN_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ga8147593ffb64acf0b5646b31902ee029"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6da7ca2edb9bf51e486bbd2a2655392c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga6da7ca2edb9bf51e486bbd2a2655392c">ALT_RSTMGR_CTL_FPGAMGRHSEN_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:ga6da7ca2edb9bf51e486bbd2a2655392c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8666426f50db490656d340863190910e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga8666426f50db490656d340863190910e">ALT_RSTMGR_CTL_FPGAMGRHSEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga8666426f50db490656d340863190910e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga88f2387264514d5f5dedc2cd5f07ef17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga88f2387264514d5f5dedc2cd5f07ef17">ALT_RSTMGR_CTL_FPGAMGRHSEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:ga88f2387264514d5f5dedc2cd5f07ef17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5381b90ababdc8f6f3927fed2f4db976"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga5381b90ababdc8f6f3927fed2f4db976">ALT_RSTMGR_CTL_FPGAMGRHSEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:ga5381b90ababdc8f6f3927fed2f4db976"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA Manager Handshake Request - fpgamgrhsreq </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0cf99de81fe70dabec8f44c3ae07c3d9"></a><a class="anchor" id="ALT_RSTMGR_CTL_FPGAMGRHSREQ"></a></p>
<p>Software writes this field 1 to request to the FPGA Manager to idle its output clock.</p>
<p>Software waits for the FPGAMGRHSACK to be 1 and then writes this field to 0. Note that it is possible for the FPGA Manager to never assert FPGAMGRHSACK so software should timeout in this case.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga1979eb262d30e29121917ecb90afccec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga1979eb262d30e29121917ecb90afccec">ALT_RSTMGR_CTL_FPGAMGRHSREQ_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:ga1979eb262d30e29121917ecb90afccec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae99627dd913eae00ceb938dbe7b78c1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gae99627dd913eae00ceb938dbe7b78c1f">ALT_RSTMGR_CTL_FPGAMGRHSREQ_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gae99627dd913eae00ceb938dbe7b78c1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabec7dc7f63ea00840a1956207224c832"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gabec7dc7f63ea00840a1956207224c832">ALT_RSTMGR_CTL_FPGAMGRHSREQ_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gabec7dc7f63ea00840a1956207224c832"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebab745895ee60409c640e068a504179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaebab745895ee60409c640e068a504179">ALT_RSTMGR_CTL_FPGAMGRHSREQ_SET_MSK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:gaebab745895ee60409c640e068a504179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a1da5143c09156016e65b4f2b639c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga8a1da5143c09156016e65b4f2b639c50">ALT_RSTMGR_CTL_FPGAMGRHSREQ_CLR_MSK</a>&#160;&#160;&#160;0xfffffdff</td></tr>
<tr class="separator:ga8a1da5143c09156016e65b4f2b639c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9381c1024f7d16e3279d371794c6e74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaf9381c1024f7d16e3279d371794c6e74">ALT_RSTMGR_CTL_FPGAMGRHSREQ_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf9381c1024f7d16e3279d371794c6e74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3f4fd2314aad9106d0036a8e2c7ba452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga3f4fd2314aad9106d0036a8e2c7ba452">ALT_RSTMGR_CTL_FPGAMGRHSREQ_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td></tr>
<tr class="separator:ga3f4fd2314aad9106d0036a8e2c7ba452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9f08610325f6078e373c19b4850b09b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gab9f08610325f6078e373c19b4850b09b">ALT_RSTMGR_CTL_FPGAMGRHSREQ_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td></tr>
<tr class="separator:gab9f08610325f6078e373c19b4850b09b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA Manager Handshake Acknowledge - fpgamgrhsack </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpaf861fbba997f987329a3992bc1ef9bb"></a><a class="anchor" id="ALT_RSTMGR_CTL_FPGAMGRHSACK"></a></p>
<p>This is the acknowlege (high active) that the FPGA manager has successfully idled its output clock.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga46470eec76197b6e801a464c26cb839b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga46470eec76197b6e801a464c26cb839b">ALT_RSTMGR_CTL_FPGAMGRHSACK_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga46470eec76197b6e801a464c26cb839b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92cfa1c4dee9fcd8b1a302891d9c71a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga92cfa1c4dee9fcd8b1a302891d9c71a1">ALT_RSTMGR_CTL_FPGAMGRHSACK_MSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga92cfa1c4dee9fcd8b1a302891d9c71a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b534ec6eaf5655c8493cab13dee08c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga84b534ec6eaf5655c8493cab13dee08c">ALT_RSTMGR_CTL_FPGAMGRHSACK_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga84b534ec6eaf5655c8493cab13dee08c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5573213200e9cca5bf2c4392e9d31fb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga5573213200e9cca5bf2c4392e9d31fb7">ALT_RSTMGR_CTL_FPGAMGRHSACK_SET_MSK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:ga5573213200e9cca5bf2c4392e9d31fb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ad8475b055c137df7735a7a1b8aa2ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga4ad8475b055c137df7735a7a1b8aa2ab">ALT_RSTMGR_CTL_FPGAMGRHSACK_CLR_MSK</a>&#160;&#160;&#160;0xfffffbff</td></tr>
<tr class="separator:ga4ad8475b055c137df7735a7a1b8aa2ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64b8b1fd38c2041bbde0b7b6647edd2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga64b8b1fd38c2041bbde0b7b6647edd2c">ALT_RSTMGR_CTL_FPGAMGRHSACK_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga64b8b1fd38c2041bbde0b7b6647edd2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b093af739db5105f9a81dd1c002927c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga7b093af739db5105f9a81dd1c002927c">ALT_RSTMGR_CTL_FPGAMGRHSACK_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td></tr>
<tr class="separator:ga7b093af739db5105f9a81dd1c002927c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaacbcb14ebbad45443b7a26ef5dcade4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaacbcb14ebbad45443b7a26ef5dcade4d">ALT_RSTMGR_CTL_FPGAMGRHSACK_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td></tr>
<tr class="separator:gaacbcb14ebbad45443b7a26ef5dcade4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SCAN Manager Handshake Enable - scanmgrhsen </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc6ad69547125deb80b1b8dc5a1fe5bad"></a><a class="anchor" id="ALT_RSTMGR_CTL_SCANMGRHSEN"></a></p>
<p>Enables a handshake between the Reset Manager and Scan Manager before a warm reset. The handshake is used to warn the Scan Manager that a warm reset it coming so it can prepare for it. When the Scan Manager receives a warm reset handshake, the Scan Manager drives its output clocks to a quiescent state to avoid glitches.</p>
<p>If set to 1, the Reset Manager makes a request to the Scan Managerbefore asserting warm reset signals. However if the Scan Manager is already in warm reset, the handshake is skipped.</p>
<p>If set to 0, the handshake is skipped.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga72a39e4b32940294ba66ae05a9b68f7f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga72a39e4b32940294ba66ae05a9b68f7f">ALT_RSTMGR_CTL_SCANMGRHSEN_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga72a39e4b32940294ba66ae05a9b68f7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e87d6fb6fdd0f0b0319d4d35a30a284"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga6e87d6fb6fdd0f0b0319d4d35a30a284">ALT_RSTMGR_CTL_SCANMGRHSEN_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga6e87d6fb6fdd0f0b0319d4d35a30a284"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7704fbad09d2d1cc67642690ba2f444b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga7704fbad09d2d1cc67642690ba2f444b">ALT_RSTMGR_CTL_SCANMGRHSEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7704fbad09d2d1cc67642690ba2f444b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf04efd4738d2943ba321041ca2070ef0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaf04efd4738d2943ba321041ca2070ef0">ALT_RSTMGR_CTL_SCANMGRHSEN_SET_MSK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:gaf04efd4738d2943ba321041ca2070ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2ee8f75f6d700fec48a6823b0da3a30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gae2ee8f75f6d700fec48a6823b0da3a30">ALT_RSTMGR_CTL_SCANMGRHSEN_CLR_MSK</a>&#160;&#160;&#160;0xffffefff</td></tr>
<tr class="separator:gae2ee8f75f6d700fec48a6823b0da3a30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab0147a3646c4a7d58105e5ddaf98c4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaab0147a3646c4a7d58105e5ddaf98c4e">ALT_RSTMGR_CTL_SCANMGRHSEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaab0147a3646c4a7d58105e5ddaf98c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf57b379c8588a36f6047d30c9fd8a0a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaf57b379c8588a36f6047d30c9fd8a0a5">ALT_RSTMGR_CTL_SCANMGRHSEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td></tr>
<tr class="separator:gaf57b379c8588a36f6047d30c9fd8a0a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e67cc18897384228ab2824d539619d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga1e67cc18897384228ab2824d539619d0">ALT_RSTMGR_CTL_SCANMGRHSEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td></tr>
<tr class="separator:ga1e67cc18897384228ab2824d539619d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SCAN Manager Handshake Request - scanmgrhsreq </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1657ecdb9bb820864706ffd72c660745"></a><a class="anchor" id="ALT_RSTMGR_CTL_SCANMGRHSREQ"></a></p>
<p>Software writes this field 1 to request to the SCAN manager to idle its output clocks.</p>
<p>Software waits for the SCANMGRHSACK to be 1 and then writes this field to 0. Note that it is possible for the Scan Manager to never assert SCANMGRHSACK (e.g. its input clock is disabled) so software should timeout in this case.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga285f70d3f9a03fa72a5b217e387daddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga285f70d3f9a03fa72a5b217e387daddc">ALT_RSTMGR_CTL_SCANMGRHSREQ_LSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga285f70d3f9a03fa72a5b217e387daddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29ce1bb4d438ec55ac4ed6ef39e551e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga29ce1bb4d438ec55ac4ed6ef39e551e3">ALT_RSTMGR_CTL_SCANMGRHSREQ_MSB</a>&#160;&#160;&#160;13</td></tr>
<tr class="separator:ga29ce1bb4d438ec55ac4ed6ef39e551e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0ae229dbabc7b1ef249219cf0f970d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaf0ae229dbabc7b1ef249219cf0f970d6">ALT_RSTMGR_CTL_SCANMGRHSREQ_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf0ae229dbabc7b1ef249219cf0f970d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c05ba0cf694fbacbcb639701ad8128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga87c05ba0cf694fbacbcb639701ad8128">ALT_RSTMGR_CTL_SCANMGRHSREQ_SET_MSK</a>&#160;&#160;&#160;0x00002000</td></tr>
<tr class="separator:ga87c05ba0cf694fbacbcb639701ad8128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5159a0ca89d9a38932217ca3aebc8cba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga5159a0ca89d9a38932217ca3aebc8cba">ALT_RSTMGR_CTL_SCANMGRHSREQ_CLR_MSK</a>&#160;&#160;&#160;0xffffdfff</td></tr>
<tr class="separator:ga5159a0ca89d9a38932217ca3aebc8cba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf987afe0bca4cabd6c6c2b10432d77dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaf987afe0bca4cabd6c6c2b10432d77dc">ALT_RSTMGR_CTL_SCANMGRHSREQ_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaf987afe0bca4cabd6c6c2b10432d77dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ef87610eaf14936709b04b261f25e25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga6ef87610eaf14936709b04b261f25e25">ALT_RSTMGR_CTL_SCANMGRHSREQ_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td></tr>
<tr class="separator:ga6ef87610eaf14936709b04b261f25e25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga591088946f363e8f8a5346ce47ffb8c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga591088946f363e8f8a5346ce47ffb8c7">ALT_RSTMGR_CTL_SCANMGRHSREQ_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td></tr>
<tr class="separator:ga591088946f363e8f8a5346ce47ffb8c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : SCAN Manager Handshake Acknowledge - scanmgrhsack </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp72583f15d92bbf0816ddb9b7df1084eb"></a><a class="anchor" id="ALT_RSTMGR_CTL_SCANMGRHSACK"></a></p>
<p>This is the acknowlege (high active) that the SCAN manager has successfully idled its output clocks.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga902a94482d48b055b718b7517199bc51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga902a94482d48b055b718b7517199bc51">ALT_RSTMGR_CTL_SCANMGRHSACK_LSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga902a94482d48b055b718b7517199bc51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6617d1431e5af20ad7bb371732cb5c6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga6617d1431e5af20ad7bb371732cb5c6c">ALT_RSTMGR_CTL_SCANMGRHSACK_MSB</a>&#160;&#160;&#160;14</td></tr>
<tr class="separator:ga6617d1431e5af20ad7bb371732cb5c6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga198850ea7644ac53005b4ba0f0b486e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga198850ea7644ac53005b4ba0f0b486e9">ALT_RSTMGR_CTL_SCANMGRHSACK_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga198850ea7644ac53005b4ba0f0b486e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51271e7095a7eb6d1154757b95034307"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga51271e7095a7eb6d1154757b95034307">ALT_RSTMGR_CTL_SCANMGRHSACK_SET_MSK</a>&#160;&#160;&#160;0x00004000</td></tr>
<tr class="separator:ga51271e7095a7eb6d1154757b95034307"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb9e68b7a2f67a33080a77640f1803a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gabb9e68b7a2f67a33080a77640f1803a3">ALT_RSTMGR_CTL_SCANMGRHSACK_CLR_MSK</a>&#160;&#160;&#160;0xffffbfff</td></tr>
<tr class="separator:gabb9e68b7a2f67a33080a77640f1803a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga152c69ac9baa7f952adc3670ebc9e4a4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga152c69ac9baa7f952adc3670ebc9e4a4">ALT_RSTMGR_CTL_SCANMGRHSACK_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga152c69ac9baa7f952adc3670ebc9e4a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf5dee639722732462e013ec9c08e5260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaf5dee639722732462e013ec9c08e5260">ALT_RSTMGR_CTL_SCANMGRHSACK_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td></tr>
<tr class="separator:gaf5dee639722732462e013ec9c08e5260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee7f730ae76a171f74bda055ec8db44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga7ee7f730ae76a171f74bda055ec8db44">ALT_RSTMGR_CTL_SCANMGRHSACK_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td></tr>
<tr class="separator:ga7ee7f730ae76a171f74bda055ec8db44"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA Handshake Enable - fpgahsen </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpa2c718fcefe1f7e0165fe1eb310c7ce8"></a><a class="anchor" id="ALT_RSTMGR_CTL_FPGAHSEN"></a></p>
<p>This field controls whether to perform handshake with FPGA before asserting warm reset.</p>
<p>If set to 1, the Reset Manager makes a request to the FPGAbefore asserting warm reset signals. However if FPGA is already in warm reset state, the handshake is not performed.</p>
<p>If set to 0, the handshake is not performed</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3fdfcc7d833ce7733c3ad925d45ae288"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga3fdfcc7d833ce7733c3ad925d45ae288">ALT_RSTMGR_CTL_FPGAHSEN_LSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:ga3fdfcc7d833ce7733c3ad925d45ae288"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad28ad2ac6b086a3f0b0e9089fd1caddb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gad28ad2ac6b086a3f0b0e9089fd1caddb">ALT_RSTMGR_CTL_FPGAHSEN_MSB</a>&#160;&#160;&#160;16</td></tr>
<tr class="separator:gad28ad2ac6b086a3f0b0e9089fd1caddb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99b7967eeaf72bb1fa599d73e44d85d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga99b7967eeaf72bb1fa599d73e44d85d1">ALT_RSTMGR_CTL_FPGAHSEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga99b7967eeaf72bb1fa599d73e44d85d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3200a35d35102bd09d2acb145a57a748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga3200a35d35102bd09d2acb145a57a748">ALT_RSTMGR_CTL_FPGAHSEN_SET_MSK</a>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="separator:ga3200a35d35102bd09d2acb145a57a748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9f4974925ebf2cf0d42f8e61da00bc3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaf9f4974925ebf2cf0d42f8e61da00bc3">ALT_RSTMGR_CTL_FPGAHSEN_CLR_MSK</a>&#160;&#160;&#160;0xfffeffff</td></tr>
<tr class="separator:gaf9f4974925ebf2cf0d42f8e61da00bc3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab1ddd5d198c547ef2d543a711ea66986"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gab1ddd5d198c547ef2d543a711ea66986">ALT_RSTMGR_CTL_FPGAHSEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab1ddd5d198c547ef2d543a711ea66986"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab17369d5b0a3811e4906bf0d49b67c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gab17369d5b0a3811e4906bf0d49b67c1a">ALT_RSTMGR_CTL_FPGAHSEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td></tr>
<tr class="separator:gab17369d5b0a3811e4906bf0d49b67c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga700522083a4f2803d5e121c89c3ccf7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga700522083a4f2803d5e121c89c3ccf7a">ALT_RSTMGR_CTL_FPGAHSEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td></tr>
<tr class="separator:ga700522083a4f2803d5e121c89c3ccf7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA Handshake Request - fpgahsreq </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrped65e24cb8541836ac6536220f89422c"></a><a class="anchor" id="ALT_RSTMGR_CTL_FPGAHSREQ"></a></p>
<p>Software writes this field 1 to initiate handshake request to FPGA .</p>
<p>Software waits for the FPGAHSACK to be active and then writes this field to 0. Note that it is possible for the FPGA to never assert FPGAHSACK so software should timeout in this case.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga0a7c631984ee1e04e65670c6f81b128c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga0a7c631984ee1e04e65670c6f81b128c">ALT_RSTMGR_CTL_FPGAHSREQ_LSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:ga0a7c631984ee1e04e65670c6f81b128c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc5e7389d56ddfa6269c815804b7f71b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gabc5e7389d56ddfa6269c815804b7f71b">ALT_RSTMGR_CTL_FPGAHSREQ_MSB</a>&#160;&#160;&#160;17</td></tr>
<tr class="separator:gabc5e7389d56ddfa6269c815804b7f71b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29b2a767394656a49b44d83892526216"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga29b2a767394656a49b44d83892526216">ALT_RSTMGR_CTL_FPGAHSREQ_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga29b2a767394656a49b44d83892526216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf700d37547264f573cec528a5b102b52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaf700d37547264f573cec528a5b102b52">ALT_RSTMGR_CTL_FPGAHSREQ_SET_MSK</a>&#160;&#160;&#160;0x00020000</td></tr>
<tr class="separator:gaf700d37547264f573cec528a5b102b52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1c28f07145d1aa808cbf1358fb069b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaf1c28f07145d1aa808cbf1358fb069b1">ALT_RSTMGR_CTL_FPGAHSREQ_CLR_MSK</a>&#160;&#160;&#160;0xfffdffff</td></tr>
<tr class="separator:gaf1c28f07145d1aa808cbf1358fb069b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf79dfb249c58a0814a19510e887a70b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gacf79dfb249c58a0814a19510e887a70b">ALT_RSTMGR_CTL_FPGAHSREQ_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gacf79dfb249c58a0814a19510e887a70b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadfe56b7e9a93c7b72dfbe58b174b7baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gadfe56b7e9a93c7b72dfbe58b174b7baf">ALT_RSTMGR_CTL_FPGAHSREQ_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00020000) &gt;&gt; 17)</td></tr>
<tr class="separator:gadfe56b7e9a93c7b72dfbe58b174b7baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fba6e273eaae4c6765d38b0ab49e232"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga1fba6e273eaae4c6765d38b0ab49e232">ALT_RSTMGR_CTL_FPGAHSREQ_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00020000)</td></tr>
<tr class="separator:ga1fba6e273eaae4c6765d38b0ab49e232"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : FPGA Handshake Acknowledge - fpgahsack </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp394d15bfcd31fff6a74e778a847b0b0b"></a><a class="anchor" id="ALT_RSTMGR_CTL_FPGAHSACK"></a></p>
<p>This is the acknowlege (high active) that the FPGA handshake acknowledge has been received by Reset Manager.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae645ae5d348b669ff5c2e9be7dbb4737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gae645ae5d348b669ff5c2e9be7dbb4737">ALT_RSTMGR_CTL_FPGAHSACK_LSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:gae645ae5d348b669ff5c2e9be7dbb4737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a897be4f990a0778e6f612cb50647b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga0a897be4f990a0778e6f612cb50647b5">ALT_RSTMGR_CTL_FPGAHSACK_MSB</a>&#160;&#160;&#160;18</td></tr>
<tr class="separator:ga0a897be4f990a0778e6f612cb50647b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga693d19711bf5b7e55c75682d9b190564"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga693d19711bf5b7e55c75682d9b190564">ALT_RSTMGR_CTL_FPGAHSACK_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga693d19711bf5b7e55c75682d9b190564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4357786ceda0e94e94c8be38c035821d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga4357786ceda0e94e94c8be38c035821d">ALT_RSTMGR_CTL_FPGAHSACK_SET_MSK</a>&#160;&#160;&#160;0x00040000</td></tr>
<tr class="separator:ga4357786ceda0e94e94c8be38c035821d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b6c47d8011008f376fc41d2a81d0de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga6b6c47d8011008f376fc41d2a81d0de1">ALT_RSTMGR_CTL_FPGAHSACK_CLR_MSK</a>&#160;&#160;&#160;0xfffbffff</td></tr>
<tr class="separator:ga6b6c47d8011008f376fc41d2a81d0de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44428c1474fae1f702f347cb83231421"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga44428c1474fae1f702f347cb83231421">ALT_RSTMGR_CTL_FPGAHSACK_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga44428c1474fae1f702f347cb83231421"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed1d60b2dd03845088bafe8a890b817"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga9ed1d60b2dd03845088bafe8a890b817">ALT_RSTMGR_CTL_FPGAHSACK_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00040000) &gt;&gt; 18)</td></tr>
<tr class="separator:ga9ed1d60b2dd03845088bafe8a890b817"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf6f8597f9bd5b81cd7d73fa200261bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gacf6f8597f9bd5b81cd7d73fa200261bf">ALT_RSTMGR_CTL_FPGAHSACK_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x00040000)</td></tr>
<tr class="separator:gacf6f8597f9bd5b81cd7d73fa200261bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ETR (Embedded Trace Router) Stall Enable - etrstallen </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb620220b0ec046385924dd9553983da1"></a><a class="anchor" id="ALT_RSTMGR_CTL_ETRSTALLEN"></a></p>
<p>This field controls whether the ETR is requested to idle its AXI master interface (i.e. finish outstanding transactions and not initiate any more) to the L3 Interconnect before a warm or debug reset. If set to 1, the Reset Manager makes a request to the ETR to stall its AXI master and waits for it to finish any outstanding AXI transactions before a warm reset of the L3 Interconnect or a debug reset of the ETR. This stalling is required because the debug logic (including the ETR) is reset on a debug reset and the ETR AXI master is connected to the L3 Interconnect which is reset on a warm reset and these resets can happen independently.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3977bdf2042920e08617d18cbe9ae9aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga3977bdf2042920e08617d18cbe9ae9aa">ALT_RSTMGR_CTL_ETRSTALLEN_LSB</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:ga3977bdf2042920e08617d18cbe9ae9aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae238ba84e5c5a77eacfa4a79e84841ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gae238ba84e5c5a77eacfa4a79e84841ef">ALT_RSTMGR_CTL_ETRSTALLEN_MSB</a>&#160;&#160;&#160;20</td></tr>
<tr class="separator:gae238ba84e5c5a77eacfa4a79e84841ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae05996adbfdb27cc836f2e3a1a1e26b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gae05996adbfdb27cc836f2e3a1a1e26b5">ALT_RSTMGR_CTL_ETRSTALLEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae05996adbfdb27cc836f2e3a1a1e26b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1bc869465ed630ab00e9fed0f84c4a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gad1bc869465ed630ab00e9fed0f84c4a2">ALT_RSTMGR_CTL_ETRSTALLEN_SET_MSK</a>&#160;&#160;&#160;0x00100000</td></tr>
<tr class="separator:gad1bc869465ed630ab00e9fed0f84c4a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0230e2fb31dc8b3f6a4059ebfd67559"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaa0230e2fb31dc8b3f6a4059ebfd67559">ALT_RSTMGR_CTL_ETRSTALLEN_CLR_MSK</a>&#160;&#160;&#160;0xffefffff</td></tr>
<tr class="separator:gaa0230e2fb31dc8b3f6a4059ebfd67559"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2fa539a319678e9f4c7bd32de3757247"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga2fa539a319678e9f4c7bd32de3757247">ALT_RSTMGR_CTL_ETRSTALLEN_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga2fa539a319678e9f4c7bd32de3757247"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34fdc61cc666f17fa2f3063ce20905cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga34fdc61cc666f17fa2f3063ce20905cc">ALT_RSTMGR_CTL_ETRSTALLEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00100000) &gt;&gt; 20)</td></tr>
<tr class="separator:ga34fdc61cc666f17fa2f3063ce20905cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28b84fb667b09e9e83c59e36e2158614"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga28b84fb667b09e9e83c59e36e2158614">ALT_RSTMGR_CTL_ETRSTALLEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 20) &amp; 0x00100000)</td></tr>
<tr class="separator:ga28b84fb667b09e9e83c59e36e2158614"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ETR (Embedded Trace Router) Stall Request - etrstallreq </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp6c437773f7d0c9c76dc98958fe20966a"></a><a class="anchor" id="ALT_RSTMGR_CTL_ETRSTALLREQ"></a></p>
<p>Software writes this field 1 to request to the ETR that it stalls its AXI master to the L3 Interconnect.</p>
<p>Software waits for the ETRSTALLACK to be 1 and then writes this field to 0. Note that it is possible for the ETR to never assert ETRSTALLACK so software should timeout if ETRSTALLACK is never asserted.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaca354082dbff8e694d22ef8781d95b5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaca354082dbff8e694d22ef8781d95b5e">ALT_RSTMGR_CTL_ETRSTALLREQ_LSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:gaca354082dbff8e694d22ef8781d95b5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca420e2b287392a9d68d6e5428f1f199"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaca420e2b287392a9d68d6e5428f1f199">ALT_RSTMGR_CTL_ETRSTALLREQ_MSB</a>&#160;&#160;&#160;21</td></tr>
<tr class="separator:gaca420e2b287392a9d68d6e5428f1f199"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac5aa3767fa8cb1ca2c7d21d0575e2bd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gac5aa3767fa8cb1ca2c7d21d0575e2bd1">ALT_RSTMGR_CTL_ETRSTALLREQ_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac5aa3767fa8cb1ca2c7d21d0575e2bd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84467f28b037434bebbabf9af0d7a18b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga84467f28b037434bebbabf9af0d7a18b">ALT_RSTMGR_CTL_ETRSTALLREQ_SET_MSK</a>&#160;&#160;&#160;0x00200000</td></tr>
<tr class="separator:ga84467f28b037434bebbabf9af0d7a18b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6113bba65a9ee9ddd0d401e527e0a694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga6113bba65a9ee9ddd0d401e527e0a694">ALT_RSTMGR_CTL_ETRSTALLREQ_CLR_MSK</a>&#160;&#160;&#160;0xffdfffff</td></tr>
<tr class="separator:ga6113bba65a9ee9ddd0d401e527e0a694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab278e8b2ad4124763b637947d6fd4ff5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gab278e8b2ad4124763b637947d6fd4ff5">ALT_RSTMGR_CTL_ETRSTALLREQ_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab278e8b2ad4124763b637947d6fd4ff5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf3febfb05fe207250afe0c7babffb829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaf3febfb05fe207250afe0c7babffb829">ALT_RSTMGR_CTL_ETRSTALLREQ_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00200000) &gt;&gt; 21)</td></tr>
<tr class="separator:gaf3febfb05fe207250afe0c7babffb829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa803675608ed6c1a8da714804f510e6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaa803675608ed6c1a8da714804f510e6a">ALT_RSTMGR_CTL_ETRSTALLREQ_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 21) &amp; 0x00200000)</td></tr>
<tr class="separator:gaa803675608ed6c1a8da714804f510e6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ETR (Embedded Trace Router) Stall Acknowledge - etrstallack </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpd13ffc76457acb465999858c7d11f905"></a><a class="anchor" id="ALT_RSTMGR_CTL_ETRSTALLACK"></a></p>
<p>This is the acknowlege for a ETR AXI master stall initiated by the ETRSTALLREQ field. A 1 indicates that the ETR has stalled its AXI master</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga9615a7b99ee89f35bd48228196783475"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga9615a7b99ee89f35bd48228196783475">ALT_RSTMGR_CTL_ETRSTALLACK_LSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:ga9615a7b99ee89f35bd48228196783475"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb2bdbfe2f87e7c65cf70b7a322a53b7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gafb2bdbfe2f87e7c65cf70b7a322a53b7">ALT_RSTMGR_CTL_ETRSTALLACK_MSB</a>&#160;&#160;&#160;22</td></tr>
<tr class="separator:gafb2bdbfe2f87e7c65cf70b7a322a53b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ca534d8e8726f124c2304587cc9aac5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga3ca534d8e8726f124c2304587cc9aac5">ALT_RSTMGR_CTL_ETRSTALLACK_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3ca534d8e8726f124c2304587cc9aac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae260167a61d72a95e46d250ba084fd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gae260167a61d72a95e46d250ba084fd5a">ALT_RSTMGR_CTL_ETRSTALLACK_SET_MSK</a>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="separator:gae260167a61d72a95e46d250ba084fd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7295a9e2dd32862d333c6d7dc0ff761c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga7295a9e2dd32862d333c6d7dc0ff761c">ALT_RSTMGR_CTL_ETRSTALLACK_CLR_MSK</a>&#160;&#160;&#160;0xffbfffff</td></tr>
<tr class="separator:ga7295a9e2dd32862d333c6d7dc0ff761c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd9dca7225e0dd07b548f7e9b672f4ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gafd9dca7225e0dd07b548f7e9b672f4ba">ALT_RSTMGR_CTL_ETRSTALLACK_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gafd9dca7225e0dd07b548f7e9b672f4ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e74a06b706640ffb7046221f7b49b0e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga9e74a06b706640ffb7046221f7b49b0e">ALT_RSTMGR_CTL_ETRSTALLACK_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00400000) &gt;&gt; 22)</td></tr>
<tr class="separator:ga9e74a06b706640ffb7046221f7b49b0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3bca16e24feca7459eca3f1ec4f2490"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gab3bca16e24feca7459eca3f1ec4f2490">ALT_RSTMGR_CTL_ETRSTALLACK_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0x00400000)</td></tr>
<tr class="separator:gab3bca16e24feca7459eca3f1ec4f2490"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : ETR (Embedded Trace Router) Stall After Warm Reset - etrstallwarmrst </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp01fdfd87c97ed211a2b66af5cbd69085"></a><a class="anchor" id="ALT_RSTMGR_CTL_ETRSTALLWARMRST"></a></p>
<p>If a warm reset occurs and ETRSTALLEN is 1, hardware sets this bit to 1 to indicate that the stall of the ETR AXI master is pending. Hardware leaves the ETR stalled until software clears this field by writing it with 1. Software must only clear this field when it is ready to have the ETR AXI master start making AXI requests to write trace data.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga95606586c358e89c05282ecb2f00f8d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga95606586c358e89c05282ecb2f00f8d9">ALT_RSTMGR_CTL_ETRSTALLWARMRST_LSB</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:ga95606586c358e89c05282ecb2f00f8d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf16ff10272d6b91f9cebf0325ea6a0ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaf16ff10272d6b91f9cebf0325ea6a0ff">ALT_RSTMGR_CTL_ETRSTALLWARMRST_MSB</a>&#160;&#160;&#160;23</td></tr>
<tr class="separator:gaf16ff10272d6b91f9cebf0325ea6a0ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafaaca0cedcfe17396705e604e3e81171"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gafaaca0cedcfe17396705e604e3e81171">ALT_RSTMGR_CTL_ETRSTALLWARMRST_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gafaaca0cedcfe17396705e604e3e81171"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0f075ba562d6d6db82fe41e4310dc2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gab0f075ba562d6d6db82fe41e4310dc2b">ALT_RSTMGR_CTL_ETRSTALLWARMRST_SET_MSK</a>&#160;&#160;&#160;0x00800000</td></tr>
<tr class="separator:gab0f075ba562d6d6db82fe41e4310dc2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03187d9fa6c65afd9d6ea17edf958aa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaa03187d9fa6c65afd9d6ea17edf958aa">ALT_RSTMGR_CTL_ETRSTALLWARMRST_CLR_MSK</a>&#160;&#160;&#160;0xff7fffff</td></tr>
<tr class="separator:gaa03187d9fa6c65afd9d6ea17edf958aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f744cddcaff9ddcf1782552a2e78abb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga2f744cddcaff9ddcf1782552a2e78abb">ALT_RSTMGR_CTL_ETRSTALLWARMRST_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2f744cddcaff9ddcf1782552a2e78abb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d897348f31e0b6fe71249e319d286c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga9d897348f31e0b6fe71249e319d286c6">ALT_RSTMGR_CTL_ETRSTALLWARMRST_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00800000) &gt;&gt; 23)</td></tr>
<tr class="separator:ga9d897348f31e0b6fe71249e319d286c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga519b74407bf197ac6e048e4b8209bdc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga519b74407bf197ac6e048e4b8209bdc1">ALT_RSTMGR_CTL_ETRSTALLWARMRST_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 23) &amp; 0x00800000)</td></tr>
<tr class="separator:ga519b74407bf197ac6e048e4b8209bdc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___r_s_t_m_g_r___c_t_l__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#struct_a_l_t___r_s_t_m_g_r___c_t_l__s">ALT_RSTMGR_CTL_s</a></td></tr>
<tr class="separator:struct_a_l_t___r_s_t_m_g_r___c_t_l__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaac1d75fd24efda2e4b11e3dad13facef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#gaac1d75fd24efda2e4b11e3dad13facef">ALT_RSTMGR_CTL_OFST</a>&#160;&#160;&#160;0x4</td></tr>
<tr class="separator:gaac1d75fd24efda2e4b11e3dad13facef"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga7febee43b89555b0159a415db1207952"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#struct_a_l_t___r_s_t_m_g_r___c_t_l__s">ALT_RSTMGR_CTL_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga7febee43b89555b0159a415db1207952">ALT_RSTMGR_CTL_t</a></td></tr>
<tr class="separator:ga7febee43b89555b0159a415db1207952"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___r_s_t_m_g_r___c_t_l__s" id="struct_a_l_t___r_s_t_m_g_r___c_t_l__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_RSTMGR_CTL_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html">ALT_RSTMGR_CTL</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a92ba4bff1502d3d80cd7c63840b0e67a"></a>uint32_t</td>
<td class="fieldname">
swcoldrstreq: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SWCOLDRSTREQ">Software Cold Reset Request</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a9fc7ee267107a8f4d6aeb73035a71d45"></a>uint32_t</td>
<td class="fieldname">
swwarmrstreq: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SWWARMRSTREQ">Software Warm Reset Request</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a03a7ec789798243d348027fe953d3af8"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 2</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a97ed81620d7a676509233eaea815baeb"></a>uint32_t</td>
<td class="fieldname">
sdrselfrefen: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREFEN">SDRAM Self-Refresh Enable</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a22c2e3e2888d66397940bc05a6e9bf6b"></a>uint32_t</td>
<td class="fieldname">
sdrselfrefreq: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREFREQ">SDRAM Self-Refresh Request</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2a0f0e5c69fd8f279a4056c5ed977555"></a>const uint32_t</td>
<td class="fieldname">
sdrselfreqack: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREQACK">SDRAM Self-Refresh Acknowledge</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a87ebeb3013ed56221b7c0ca4ffe31b5b"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a95b5215b8c0f7719a4114577551e35db"></a>uint32_t</td>
<td class="fieldname">
fpgamgrhsen: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSEN">FPGA Manager Handshake Enable</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7659d7663149adfe00b5b9688028f2b7"></a>uint32_t</td>
<td class="fieldname">
fpgamgrhsreq: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSREQ">FPGA Manager Handshake Request</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="afe41370c89d920ee69959e05b32673da"></a>const uint32_t</td>
<td class="fieldname">
fpgamgrhsack: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSACK">FPGA Manager Handshake Acknowledge</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a6c5c8bc4fc2bce4a3baa54ccdcf995f7"></a>uint32_t</td>
<td class="fieldname">
__pad2__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="acaf4a1c26c4d433e1645874a0717d710"></a>uint32_t</td>
<td class="fieldname">
scanmgrhsen: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSEN">SCAN Manager Handshake Enable</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a992c8b8f21c40002b2dcbdd17a3c6978"></a>uint32_t</td>
<td class="fieldname">
scanmgrhsreq: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSREQ">SCAN Manager Handshake Request</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7bc518bc6514a591570cca83d5e6a6be"></a>const uint32_t</td>
<td class="fieldname">
scanmgrhsack: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSACK">SCAN Manager Handshake Acknowledge</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aeea19b12289711211a128c2d7fe05f35"></a>uint32_t</td>
<td class="fieldname">
__pad3__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aded3236efe30a0340ec91e3fe68c330d"></a>uint32_t</td>
<td class="fieldname">
fpgahsen: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSEN">FPGA Handshake Enable</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ac1af1a2fa2f372b068022edd5c231df7"></a>uint32_t</td>
<td class="fieldname">
fpgahsreq: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSREQ">FPGA Handshake Request</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a41eabd123c2be033fafcc99de61fea6c"></a>const uint32_t</td>
<td class="fieldname">
fpgahsack: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSACK">FPGA Handshake Acknowledge</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ad2617b4a1b61ee3e9f3e1978c1a187ab"></a>uint32_t</td>
<td class="fieldname">
__pad4__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aca106d2238c5ea91870d58cebac3cebb"></a>uint32_t</td>
<td class="fieldname">
etrstallen: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLEN">ETR (Embedded Trace Router) Stall Enable</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a4ec7bf180688d40448f62e459f6256b0"></a>uint32_t</td>
<td class="fieldname">
etrstallreq: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLREQ">ETR (Embedded Trace Router) Stall Request</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a7849221e64f480a03f84eabf711a51b5"></a>const uint32_t</td>
<td class="fieldname">
etrstallack: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLACK">ETR (Embedded Trace Router) Stall Acknowledge</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="af30c991e82d56b33376e9c43d4e9d3cd"></a>uint32_t</td>
<td class="fieldname">
etrstallwarmrst: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLWARMRST">ETR (Embedded Trace Router) Stall After Warm Reset</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a1399a91dd60b3cd3c02ad83974fb6dc4"></a>uint32_t</td>
<td class="fieldname">
__pad5__: 8</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga42a004de6d4b0c68d2ca91fe01b0a848"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SWCOLDRSTREQ_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SWCOLDRSTREQ">ALT_RSTMGR_CTL_SWCOLDRSTREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5961409b4faf2e4b5c588ccf31704ebf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SWCOLDRSTREQ_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SWCOLDRSTREQ">ALT_RSTMGR_CTL_SWCOLDRSTREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4f96538426c37568755d9deeb68a0031"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SWCOLDRSTREQ_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SWCOLDRSTREQ">ALT_RSTMGR_CTL_SWCOLDRSTREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadf2c2914a19681d36749f4e424058a40"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SWCOLDRSTREQ_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SWCOLDRSTREQ">ALT_RSTMGR_CTL_SWCOLDRSTREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga297549c7cd98b89dc5ac9a656c989c95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SWCOLDRSTREQ_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SWCOLDRSTREQ">ALT_RSTMGR_CTL_SWCOLDRSTREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabfc6bfc4553f0d07d2241cfc590bac71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SWCOLDRSTREQ_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SWCOLDRSTREQ">ALT_RSTMGR_CTL_SWCOLDRSTREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga71fc144352eb093b556cda2f37ec3844"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SWCOLDRSTREQ_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SWCOLDRSTREQ">ALT_RSTMGR_CTL_SWCOLDRSTREQ</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf7df34afe7705d8179170028927680f5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SWCOLDRSTREQ_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SWCOLDRSTREQ">ALT_RSTMGR_CTL_SWCOLDRSTREQ</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2f9ec54ad115175a3c44d227bfdf5363"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SWWARMRSTREQ_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SWWARMRSTREQ">ALT_RSTMGR_CTL_SWWARMRSTREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf1192fd5512d17bb612644ce1ba4a000"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SWWARMRSTREQ_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SWWARMRSTREQ">ALT_RSTMGR_CTL_SWWARMRSTREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1010206d86ecdba3e197b4d402af058b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SWWARMRSTREQ_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SWWARMRSTREQ">ALT_RSTMGR_CTL_SWWARMRSTREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaa62dfc59209688b6cb6010fa76ad200"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SWWARMRSTREQ_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SWWARMRSTREQ">ALT_RSTMGR_CTL_SWWARMRSTREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab436e95febb895fb41f74c9f035923fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SWWARMRSTREQ_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SWWARMRSTREQ">ALT_RSTMGR_CTL_SWWARMRSTREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7f0dcdcde6adbca4c91ea62a1e35cbc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SWWARMRSTREQ_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SWWARMRSTREQ">ALT_RSTMGR_CTL_SWWARMRSTREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8452009415cae39c3802e4df6017d17c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SWWARMRSTREQ_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SWWARMRSTREQ">ALT_RSTMGR_CTL_SWWARMRSTREQ</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7cce470a37865bc62863272d5537a461"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SWWARMRSTREQ_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SWWARMRSTREQ">ALT_RSTMGR_CTL_SWWARMRSTREQ</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga5c6095a8f91d33ea91173e298fe3c85c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREFEN_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREFEN">ALT_RSTMGR_CTL_SDRSELFREFEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3f89cc814786372968d8058bdd88c39d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREFEN_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREFEN">ALT_RSTMGR_CTL_SDRSELFREFEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga525c853b10c33ee3eea4d4aa9065cc19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREFEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREFEN">ALT_RSTMGR_CTL_SDRSELFREFEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga00c357a564b942955462133aecdc2bcc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREFEN_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREFEN">ALT_RSTMGR_CTL_SDRSELFREFEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8997679c27808f0a54b91c403ef76449"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREFEN_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREFEN">ALT_RSTMGR_CTL_SDRSELFREFEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf11609936b1c3692552913b1026280ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREFEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREFEN">ALT_RSTMGR_CTL_SDRSELFREFEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1d0e093eca326569329bdb60c2ed42a8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREFEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREFEN">ALT_RSTMGR_CTL_SDRSELFREFEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga119d84f852307f04177c95f166163adb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREFEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREFEN">ALT_RSTMGR_CTL_SDRSELFREFEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga31bd03aa7c4a9c75ccc9d9b407f60b57"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREFREQ_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREFREQ">ALT_RSTMGR_CTL_SDRSELFREFREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8c1f153bad19fa7fd030129ce9b160c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREFREQ_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREFREQ">ALT_RSTMGR_CTL_SDRSELFREFREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa65043b94bc60c0a5b7c90c0e2388155"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREFREQ_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREFREQ">ALT_RSTMGR_CTL_SDRSELFREFREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5cadb93286b5944dff9b12ac49c14c7c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREFREQ_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREFREQ">ALT_RSTMGR_CTL_SDRSELFREFREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gac6acdfc68f3b6f26b6cf984603d7a613"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREFREQ_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREFREQ">ALT_RSTMGR_CTL_SDRSELFREFREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga76e4fd6f542ef69f6eb7106ffecca140"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREFREQ_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREFREQ">ALT_RSTMGR_CTL_SDRSELFREFREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae87022352b2d5d3bf12b1f215e6e82ed"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREFREQ_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREFREQ">ALT_RSTMGR_CTL_SDRSELFREFREQ</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaddf621135677ceb234b83e34d3f597e7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREFREQ_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREFREQ">ALT_RSTMGR_CTL_SDRSELFREFREQ</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga8657836e3840e4a6af73bcf797a8faa5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREQACK_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREQACK">ALT_RSTMGR_CTL_SDRSELFREQACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab22a46c807fcf12bc97763df7f2f3772"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREQACK_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREQACK">ALT_RSTMGR_CTL_SDRSELFREQACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5b856763aed8469622acc0975dab70e4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREQACK_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREQACK">ALT_RSTMGR_CTL_SDRSELFREQACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7ba56e77f0f52decc34cae37da6fddcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREQACK_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREQACK">ALT_RSTMGR_CTL_SDRSELFREQACK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadf24b9e1255fe337895239a03587ad73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREQACK_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREQACK">ALT_RSTMGR_CTL_SDRSELFREQACK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga21229956e6162b70c887eb733e2287d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREQACK_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREQACK">ALT_RSTMGR_CTL_SDRSELFREQACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad5d9950c3c308f77bd7170a63a3515af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREQACK_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREQACK">ALT_RSTMGR_CTL_SDRSELFREQACK</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gabdbcd912e7ca147569a43c342c17d36f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SDRSELFREQACK_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SDRSELFREQACK">ALT_RSTMGR_CTL_SDRSELFREQACK</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0660840312db86043e2946858d6e906e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSEN_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSEN">ALT_RSTMGR_CTL_FPGAMGRHSEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf9414cdf6b58dfb5fdeb36434297c31c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSEN_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSEN">ALT_RSTMGR_CTL_FPGAMGRHSEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0f3608353f38ec81999c6a5ce5bf6a8e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSEN">ALT_RSTMGR_CTL_FPGAMGRHSEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8147593ffb64acf0b5646b31902ee029"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSEN_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSEN">ALT_RSTMGR_CTL_FPGAMGRHSEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6da7ca2edb9bf51e486bbd2a2655392c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSEN_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSEN">ALT_RSTMGR_CTL_FPGAMGRHSEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8666426f50db490656d340863190910e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSEN">ALT_RSTMGR_CTL_FPGAMGRHSEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga88f2387264514d5f5dedc2cd5f07ef17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSEN">ALT_RSTMGR_CTL_FPGAMGRHSEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5381b90ababdc8f6f3927fed2f4db976"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSEN">ALT_RSTMGR_CTL_FPGAMGRHSEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga1979eb262d30e29121917ecb90afccec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSREQ_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSREQ">ALT_RSTMGR_CTL_FPGAMGRHSREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae99627dd913eae00ceb938dbe7b78c1f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSREQ_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSREQ">ALT_RSTMGR_CTL_FPGAMGRHSREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabec7dc7f63ea00840a1956207224c832"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSREQ_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSREQ">ALT_RSTMGR_CTL_FPGAMGRHSREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaebab745895ee60409c640e068a504179"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSREQ_SET_MSK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSREQ">ALT_RSTMGR_CTL_FPGAMGRHSREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8a1da5143c09156016e65b4f2b639c50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSREQ_CLR_MSK&#160;&#160;&#160;0xfffffdff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSREQ">ALT_RSTMGR_CTL_FPGAMGRHSREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf9381c1024f7d16e3279d371794c6e74"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSREQ_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSREQ">ALT_RSTMGR_CTL_FPGAMGRHSREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3f4fd2314aad9106d0036a8e2c7ba452"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSREQ_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSREQ">ALT_RSTMGR_CTL_FPGAMGRHSREQ</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab9f08610325f6078e373c19b4850b09b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSREQ_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSREQ">ALT_RSTMGR_CTL_FPGAMGRHSREQ</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga46470eec76197b6e801a464c26cb839b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSACK_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSACK">ALT_RSTMGR_CTL_FPGAMGRHSACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga92cfa1c4dee9fcd8b1a302891d9c71a1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSACK_MSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSACK">ALT_RSTMGR_CTL_FPGAMGRHSACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga84b534ec6eaf5655c8493cab13dee08c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSACK_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSACK">ALT_RSTMGR_CTL_FPGAMGRHSACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5573213200e9cca5bf2c4392e9d31fb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSACK_SET_MSK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSACK">ALT_RSTMGR_CTL_FPGAMGRHSACK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4ad8475b055c137df7735a7a1b8aa2ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSACK_CLR_MSK&#160;&#160;&#160;0xfffffbff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSACK">ALT_RSTMGR_CTL_FPGAMGRHSACK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga64b8b1fd38c2041bbde0b7b6647edd2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSACK_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSACK">ALT_RSTMGR_CTL_FPGAMGRHSACK</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga7b093af739db5105f9a81dd1c002927c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSACK_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSACK">ALT_RSTMGR_CTL_FPGAMGRHSACK</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaacbcb14ebbad45443b7a26ef5dcade4d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAMGRHSACK_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAMGRHSACK">ALT_RSTMGR_CTL_FPGAMGRHSACK</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga72a39e4b32940294ba66ae05a9b68f7f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSEN_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSEN">ALT_RSTMGR_CTL_SCANMGRHSEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6e87d6fb6fdd0f0b0319d4d35a30a284"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSEN_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSEN">ALT_RSTMGR_CTL_SCANMGRHSEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7704fbad09d2d1cc67642690ba2f444b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSEN">ALT_RSTMGR_CTL_SCANMGRHSEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf04efd4738d2943ba321041ca2070ef0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSEN_SET_MSK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSEN">ALT_RSTMGR_CTL_SCANMGRHSEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae2ee8f75f6d700fec48a6823b0da3a30"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSEN_CLR_MSK&#160;&#160;&#160;0xffffefff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSEN">ALT_RSTMGR_CTL_SCANMGRHSEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaab0147a3646c4a7d58105e5ddaf98c4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSEN">ALT_RSTMGR_CTL_SCANMGRHSEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf57b379c8588a36f6047d30c9fd8a0a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSEN">ALT_RSTMGR_CTL_SCANMGRHSEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1e67cc18897384228ab2824d539619d0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSEN">ALT_RSTMGR_CTL_SCANMGRHSEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga285f70d3f9a03fa72a5b217e387daddc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSREQ_LSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSREQ">ALT_RSTMGR_CTL_SCANMGRHSREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga29ce1bb4d438ec55ac4ed6ef39e551e3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSREQ_MSB&#160;&#160;&#160;13</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSREQ">ALT_RSTMGR_CTL_SCANMGRHSREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf0ae229dbabc7b1ef249219cf0f970d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSREQ_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSREQ">ALT_RSTMGR_CTL_SCANMGRHSREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga87c05ba0cf694fbacbcb639701ad8128"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSREQ_SET_MSK&#160;&#160;&#160;0x00002000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSREQ">ALT_RSTMGR_CTL_SCANMGRHSREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5159a0ca89d9a38932217ca3aebc8cba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSREQ_CLR_MSK&#160;&#160;&#160;0xffffdfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSREQ">ALT_RSTMGR_CTL_SCANMGRHSREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf987afe0bca4cabd6c6c2b10432d77dc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSREQ_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSREQ">ALT_RSTMGR_CTL_SCANMGRHSREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6ef87610eaf14936709b04b261f25e25"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSREQ_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00002000) &gt;&gt; 13)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSREQ">ALT_RSTMGR_CTL_SCANMGRHSREQ</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga591088946f363e8f8a5346ce47ffb8c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSREQ_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 13) &amp; 0x00002000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSREQ">ALT_RSTMGR_CTL_SCANMGRHSREQ</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga902a94482d48b055b718b7517199bc51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSACK_LSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSACK">ALT_RSTMGR_CTL_SCANMGRHSACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6617d1431e5af20ad7bb371732cb5c6c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSACK_MSB&#160;&#160;&#160;14</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSACK">ALT_RSTMGR_CTL_SCANMGRHSACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga198850ea7644ac53005b4ba0f0b486e9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSACK_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSACK">ALT_RSTMGR_CTL_SCANMGRHSACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga51271e7095a7eb6d1154757b95034307"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSACK_SET_MSK&#160;&#160;&#160;0x00004000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSACK">ALT_RSTMGR_CTL_SCANMGRHSACK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabb9e68b7a2f67a33080a77640f1803a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSACK_CLR_MSK&#160;&#160;&#160;0xffffbfff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSACK">ALT_RSTMGR_CTL_SCANMGRHSACK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga152c69ac9baa7f952adc3670ebc9e4a4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSACK_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSACK">ALT_RSTMGR_CTL_SCANMGRHSACK</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="gaf5dee639722732462e013ec9c08e5260"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSACK_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00004000) &gt;&gt; 14)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSACK">ALT_RSTMGR_CTL_SCANMGRHSACK</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga7ee7f730ae76a171f74bda055ec8db44"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_SCANMGRHSACK_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 14) &amp; 0x00004000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_SCANMGRHSACK">ALT_RSTMGR_CTL_SCANMGRHSACK</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3fdfcc7d833ce7733c3ad925d45ae288"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSEN_LSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSEN">ALT_RSTMGR_CTL_FPGAHSEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad28ad2ac6b086a3f0b0e9089fd1caddb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSEN_MSB&#160;&#160;&#160;16</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSEN">ALT_RSTMGR_CTL_FPGAHSEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga99b7967eeaf72bb1fa599d73e44d85d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSEN">ALT_RSTMGR_CTL_FPGAHSEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3200a35d35102bd09d2acb145a57a748"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSEN_SET_MSK&#160;&#160;&#160;0x00010000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSEN">ALT_RSTMGR_CTL_FPGAHSEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf9f4974925ebf2cf0d42f8e61da00bc3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSEN_CLR_MSK&#160;&#160;&#160;0xfffeffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSEN">ALT_RSTMGR_CTL_FPGAHSEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab1ddd5d198c547ef2d543a711ea66986"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSEN">ALT_RSTMGR_CTL_FPGAHSEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab17369d5b0a3811e4906bf0d49b67c1a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00010000) &gt;&gt; 16)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSEN">ALT_RSTMGR_CTL_FPGAHSEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga700522083a4f2803d5e121c89c3ccf7a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 16) &amp; 0x00010000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSEN">ALT_RSTMGR_CTL_FPGAHSEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga0a7c631984ee1e04e65670c6f81b128c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSREQ_LSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSREQ">ALT_RSTMGR_CTL_FPGAHSREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gabc5e7389d56ddfa6269c815804b7f71b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSREQ_MSB&#160;&#160;&#160;17</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSREQ">ALT_RSTMGR_CTL_FPGAHSREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga29b2a767394656a49b44d83892526216"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSREQ_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSREQ">ALT_RSTMGR_CTL_FPGAHSREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf700d37547264f573cec528a5b102b52"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSREQ_SET_MSK&#160;&#160;&#160;0x00020000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSREQ">ALT_RSTMGR_CTL_FPGAHSREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaf1c28f07145d1aa808cbf1358fb069b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSREQ_CLR_MSK&#160;&#160;&#160;0xfffdffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSREQ">ALT_RSTMGR_CTL_FPGAHSREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gacf79dfb249c58a0814a19510e887a70b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSREQ_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSREQ">ALT_RSTMGR_CTL_FPGAHSREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gadfe56b7e9a93c7b72dfbe58b174b7baf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSREQ_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00020000) &gt;&gt; 17)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSREQ">ALT_RSTMGR_CTL_FPGAHSREQ</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga1fba6e273eaae4c6765d38b0ab49e232"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSREQ_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 17) &amp; 0x00020000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSREQ">ALT_RSTMGR_CTL_FPGAHSREQ</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae645ae5d348b669ff5c2e9be7dbb4737"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSACK_LSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSACK">ALT_RSTMGR_CTL_FPGAHSACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0a897be4f990a0778e6f612cb50647b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSACK_MSB&#160;&#160;&#160;18</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSACK">ALT_RSTMGR_CTL_FPGAHSACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga693d19711bf5b7e55c75682d9b190564"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSACK_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSACK">ALT_RSTMGR_CTL_FPGAHSACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4357786ceda0e94e94c8be38c035821d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSACK_SET_MSK&#160;&#160;&#160;0x00040000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSACK">ALT_RSTMGR_CTL_FPGAHSACK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6b6c47d8011008f376fc41d2a81d0de1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSACK_CLR_MSK&#160;&#160;&#160;0xfffbffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSACK">ALT_RSTMGR_CTL_FPGAHSACK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga44428c1474fae1f702f347cb83231421"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSACK_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSACK">ALT_RSTMGR_CTL_FPGAHSACK</a> register field is UNKNOWN. </p>

</div>
</div>
<a class="anchor" id="ga9ed1d60b2dd03845088bafe8a890b817"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSACK_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00040000) &gt;&gt; 18)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSACK">ALT_RSTMGR_CTL_FPGAHSACK</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gacf6f8597f9bd5b81cd7d73fa200261bf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_FPGAHSACK_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 18) &amp; 0x00040000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_FPGAHSACK">ALT_RSTMGR_CTL_FPGAHSACK</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3977bdf2042920e08617d18cbe9ae9aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLEN_LSB&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLEN">ALT_RSTMGR_CTL_ETRSTALLEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae238ba84e5c5a77eacfa4a79e84841ef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLEN_MSB&#160;&#160;&#160;20</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLEN">ALT_RSTMGR_CTL_ETRSTALLEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae05996adbfdb27cc836f2e3a1a1e26b5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLEN">ALT_RSTMGR_CTL_ETRSTALLEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad1bc869465ed630ab00e9fed0f84c4a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLEN_SET_MSK&#160;&#160;&#160;0x00100000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLEN">ALT_RSTMGR_CTL_ETRSTALLEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa0230e2fb31dc8b3f6a4059ebfd67559"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLEN_CLR_MSK&#160;&#160;&#160;0xffefffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLEN">ALT_RSTMGR_CTL_ETRSTALLEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2fa539a319678e9f4c7bd32de3757247"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLEN_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLEN">ALT_RSTMGR_CTL_ETRSTALLEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga34fdc61cc666f17fa2f3063ce20905cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00100000) &gt;&gt; 20)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLEN">ALT_RSTMGR_CTL_ETRSTALLEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga28b84fb667b09e9e83c59e36e2158614"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 20) &amp; 0x00100000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLEN">ALT_RSTMGR_CTL_ETRSTALLEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaca354082dbff8e694d22ef8781d95b5e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLREQ_LSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLREQ">ALT_RSTMGR_CTL_ETRSTALLREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaca420e2b287392a9d68d6e5428f1f199"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLREQ_MSB&#160;&#160;&#160;21</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLREQ">ALT_RSTMGR_CTL_ETRSTALLREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac5aa3767fa8cb1ca2c7d21d0575e2bd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLREQ_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLREQ">ALT_RSTMGR_CTL_ETRSTALLREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga84467f28b037434bebbabf9af0d7a18b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLREQ_SET_MSK&#160;&#160;&#160;0x00200000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLREQ">ALT_RSTMGR_CTL_ETRSTALLREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6113bba65a9ee9ddd0d401e527e0a694"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLREQ_CLR_MSK&#160;&#160;&#160;0xffdfffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLREQ">ALT_RSTMGR_CTL_ETRSTALLREQ</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab278e8b2ad4124763b637947d6fd4ff5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLREQ_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLREQ">ALT_RSTMGR_CTL_ETRSTALLREQ</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf3febfb05fe207250afe0c7babffb829"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLREQ_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00200000) &gt;&gt; 21)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLREQ">ALT_RSTMGR_CTL_ETRSTALLREQ</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaa803675608ed6c1a8da714804f510e6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLREQ_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 21) &amp; 0x00200000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLREQ">ALT_RSTMGR_CTL_ETRSTALLREQ</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga9615a7b99ee89f35bd48228196783475"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLACK_LSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLACK">ALT_RSTMGR_CTL_ETRSTALLACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafb2bdbfe2f87e7c65cf70b7a322a53b7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLACK_MSB&#160;&#160;&#160;22</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLACK">ALT_RSTMGR_CTL_ETRSTALLACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3ca534d8e8726f124c2304587cc9aac5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLACK_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLACK">ALT_RSTMGR_CTL_ETRSTALLACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae260167a61d72a95e46d250ba084fd5a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLACK_SET_MSK&#160;&#160;&#160;0x00400000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLACK">ALT_RSTMGR_CTL_ETRSTALLACK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7295a9e2dd32862d333c6d7dc0ff761c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLACK_CLR_MSK&#160;&#160;&#160;0xffbfffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLACK">ALT_RSTMGR_CTL_ETRSTALLACK</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gafd9dca7225e0dd07b548f7e9b672f4ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLACK_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLACK">ALT_RSTMGR_CTL_ETRSTALLACK</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9e74a06b706640ffb7046221f7b49b0e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLACK_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00400000) &gt;&gt; 22)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLACK">ALT_RSTMGR_CTL_ETRSTALLACK</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gab3bca16e24feca7459eca3f1ec4f2490"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLACK_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 22) &amp; 0x00400000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLACK">ALT_RSTMGR_CTL_ETRSTALLACK</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga95606586c358e89c05282ecb2f00f8d9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLWARMRST_LSB&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLWARMRST">ALT_RSTMGR_CTL_ETRSTALLWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf16ff10272d6b91f9cebf0325ea6a0ff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLWARMRST_MSB&#160;&#160;&#160;23</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLWARMRST">ALT_RSTMGR_CTL_ETRSTALLWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafaaca0cedcfe17396705e604e3e81171"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLWARMRST_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLWARMRST">ALT_RSTMGR_CTL_ETRSTALLWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab0f075ba562d6d6db82fe41e4310dc2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLWARMRST_SET_MSK&#160;&#160;&#160;0x00800000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLWARMRST">ALT_RSTMGR_CTL_ETRSTALLWARMRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa03187d9fa6c65afd9d6ea17edf958aa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLWARMRST_CLR_MSK&#160;&#160;&#160;0xff7fffff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLWARMRST">ALT_RSTMGR_CTL_ETRSTALLWARMRST</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2f744cddcaff9ddcf1782552a2e78abb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLWARMRST_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLWARMRST">ALT_RSTMGR_CTL_ETRSTALLWARMRST</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9d897348f31e0b6fe71249e319d286c6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLWARMRST_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00800000) &gt;&gt; 23)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLWARMRST">ALT_RSTMGR_CTL_ETRSTALLWARMRST</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga519b74407bf197ac6e048e4b8209bdc1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_ETRSTALLWARMRST_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 23) &amp; 0x00800000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ALT_RSTMGR_CTL_ETRSTALLWARMRST">ALT_RSTMGR_CTL_ETRSTALLWARMRST</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaac1d75fd24efda2e4b11e3dad13facef"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_RSTMGR_CTL_OFST&#160;&#160;&#160;0x4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html">ALT_RSTMGR_CTL</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga7febee43b89555b0159a415db1207952"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#struct_a_l_t___r_s_t_m_g_r___c_t_l__s">ALT_RSTMGR_CTL_s</a> <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html#ga7febee43b89555b0159a415db1207952">ALT_RSTMGR_CTL_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___r_s_t_m_g_r___c_t_l.html">ALT_RSTMGR_CTL</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:04 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
