Command: link_design -mode default -reconfig_partitions {inst_shift inst_count} -part xczu2eg-sfva625-1-e -top top
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/ict/led_shift_count/led_shift_count_us/Synth/count_up/count_synth.dcp' for cell 'inst_count'
INFO: [Project 1-454] Reading design checkpoint '/home/ict/led_shift_count/led_shift_count_us/Synth/shift_right/shift_synth.dcp' for cell 'inst_shift'
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ict/led_shift_count/led_shift_count_us/Sources/xdc/top_interwiser.xdc]
INFO: [Constraints 18-4422] SNAPPING_MODE is set so implementation will use the DERIVED_RANGES which may be different then the GRID_RANGES. [/home/ict/led_shift_count/led_shift_count_us/Sources/xdc/top_interwiser.xdc:8]
Finished Parsing XDC File [/home/ict/led_shift_count/led_shift_count_us/Sources/xdc/top_interwiser.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3976.047 ; gain = 0.000 ; free physical = 169 ; free virtual = 5087
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 2 instances

9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
