#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001c1daf9fea0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 32;
 .timescale 0 0;
v000001c1dafd8600_0 .net "PC", 31 0, v000001c1dafd43e0_0;  1 drivers
v000001c1dafd8740_0 .var "clk", 0 0;
v000001c1dafd7980_0 .net "clkout", 0 0, L_000001c1dafde2a0;  1 drivers
v000001c1dafd8c40_0 .net "cycles_consumed", 31 0, v000001c1dafd7b60_0;  1 drivers
v000001c1dafd8d80_0 .var "rst", 0 0;
S_000001c1dafa01c0 .scope module, "cpu" "SC_CPU" 2 38, 3 1 0, S_000001c1daf9fea0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
    .port_info 4 /OUTPUT 1 "clk";
P_000001c1dafb2c60 .param/l "RType" 0 4 2, C4<000000>;
P_000001c1dafb2c98 .param/l "add" 0 4 5, C4<100000>;
P_000001c1dafb2cd0 .param/l "addi" 0 4 8, C4<001000>;
P_000001c1dafb2d08 .param/l "addu" 0 4 5, C4<100001>;
P_000001c1dafb2d40 .param/l "and_" 0 4 5, C4<100100>;
P_000001c1dafb2d78 .param/l "andi" 0 4 8, C4<001100>;
P_000001c1dafb2db0 .param/l "beq" 0 4 10, C4<000100>;
P_000001c1dafb2de8 .param/l "bne" 0 4 10, C4<000101>;
P_000001c1dafb2e20 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c1dafb2e58 .param/l "j" 0 4 12, C4<000010>;
P_000001c1dafb2e90 .param/l "jal" 0 4 12, C4<000011>;
P_000001c1dafb2ec8 .param/l "jr" 0 4 6, C4<001000>;
P_000001c1dafb2f00 .param/l "lw" 0 4 8, C4<100011>;
P_000001c1dafb2f38 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c1dafb2f70 .param/l "or_" 0 4 5, C4<100101>;
P_000001c1dafb2fa8 .param/l "ori" 0 4 8, C4<001101>;
P_000001c1dafb2fe0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c1dafb3018 .param/l "sll" 0 4 6, C4<000000>;
P_000001c1dafb3050 .param/l "slt" 0 4 5, C4<101010>;
P_000001c1dafb3088 .param/l "slti" 0 4 8, C4<101010>;
P_000001c1dafb30c0 .param/l "srl" 0 4 6, C4<000010>;
P_000001c1dafb30f8 .param/l "sub" 0 4 5, C4<100010>;
P_000001c1dafb3130 .param/l "subu" 0 4 5, C4<100011>;
P_000001c1dafb3168 .param/l "sw" 0 4 8, C4<101011>;
P_000001c1dafb31a0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c1dafb31d8 .param/l "xori" 0 4 8, C4<001110>;
L_000001c1dafdd900 .functor NOT 1, v000001c1dafd8d80_0, C4<0>, C4<0>, C4<0>;
L_000001c1dafdd970 .functor NOT 1, v000001c1dafd8d80_0, C4<0>, C4<0>, C4<0>;
L_000001c1dafde070 .functor NOT 1, v000001c1dafd8d80_0, C4<0>, C4<0>, C4<0>;
L_000001c1dafde3f0 .functor NOT 1, v000001c1dafd8d80_0, C4<0>, C4<0>, C4<0>;
L_000001c1dafddeb0 .functor NOT 1, v000001c1dafd8d80_0, C4<0>, C4<0>, C4<0>;
L_000001c1dafde0e0 .functor NOT 1, v000001c1dafd8d80_0, C4<0>, C4<0>, C4<0>;
L_000001c1dafde690 .functor NOT 1, v000001c1dafd8d80_0, C4<0>, C4<0>, C4<0>;
L_000001c1dafde150 .functor NOT 1, v000001c1dafd8d80_0, C4<0>, C4<0>, C4<0>;
L_000001c1dafde2a0 .functor OR 1, v000001c1dafd8740_0, v000001c1dafa8240_0, C4<0>, C4<0>;
L_000001c1dafde1c0 .functor OR 1, L_000001c1db0635c0, L_000001c1db064ba0, C4<0>, C4<0>;
L_000001c1dafdd9e0 .functor AND 1, L_000001c1db063d40, L_000001c1db064240, C4<1>, C4<1>;
L_000001c1dafddf20 .functor NOT 1, v000001c1dafd8d80_0, C4<0>, C4<0>, C4<0>;
L_000001c1dafddcf0 .functor OR 1, L_000001c1db063f20, L_000001c1db063fc0, C4<0>, C4<0>;
L_000001c1dafdda50 .functor OR 1, L_000001c1dafddcf0, L_000001c1db064880, C4<0>, C4<0>;
L_000001c1dafddf90 .functor OR 1, L_000001c1db064a60, L_000001c1db076d00, C4<0>, C4<0>;
L_000001c1dafddc10 .functor AND 1, L_000001c1db0649c0, L_000001c1dafddf90, C4<1>, C4<1>;
L_000001c1dafdddd0 .functor OR 1, L_000001c1db076080, L_000001c1db074f00, C4<0>, C4<0>;
L_000001c1dafddc80 .functor AND 1, L_000001c1db075040, L_000001c1dafdddd0, C4<1>, C4<1>;
L_000001c1dafde000 .functor NOT 1, L_000001c1dafde2a0, C4<0>, C4<0>, C4<0>;
v000001c1dafd3940_0 .net "ALUOp", 3 0, v000001c1dafa6d00_0;  1 drivers
v000001c1dafd4480_0 .net "ALUResult", 31 0, v000001c1dafd4ca0_0;  1 drivers
v000001c1dafd4700_0 .net "ALUSrc", 0 0, v000001c1dafa7340_0;  1 drivers
v000001c1db018b10_0 .net "ALUin2", 31 0, L_000001c1db075fe0;  1 drivers
v000001c1db0195b0_0 .net "MemReadEn", 0 0, v000001c1dafa7f20_0;  1 drivers
v000001c1db019ab0_0 .net "MemWriteEn", 0 0, v000001c1dafa6f80_0;  1 drivers
v000001c1db0190b0_0 .net "MemtoReg", 0 0, v000001c1dafa7fc0_0;  1 drivers
v000001c1db019f10_0 .net "PC", 31 0, v000001c1dafd43e0_0;  alias, 1 drivers
v000001c1db019650_0 .net "PCPlus1", 31 0, L_000001c1db063480;  1 drivers
v000001c1db01a410_0 .net "PCsrc", 0 0, v000001c1dafd4a20_0;  1 drivers
v000001c1db018890_0 .net "RegDst", 0 0, v000001c1dafa6c60_0;  1 drivers
v000001c1db01a2d0_0 .net "RegWriteEn", 0 0, v000001c1dafa8600_0;  1 drivers
v000001c1db0196f0_0 .net "WriteRegister", 4 0, L_000001c1db063200;  1 drivers
v000001c1db018930_0 .net *"_ivl_0", 0 0, L_000001c1dafdd900;  1 drivers
L_000001c1db01aed0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c1db019330_0 .net/2u *"_ivl_10", 4 0, L_000001c1db01aed0;  1 drivers
L_000001c1db01b2c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1db018bb0_0 .net *"_ivl_101", 15 0, L_000001c1db01b2c0;  1 drivers
v000001c1db018d90_0 .net *"_ivl_102", 31 0, L_000001c1db0633e0;  1 drivers
L_000001c1db01b308 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1db0193d0_0 .net *"_ivl_105", 25 0, L_000001c1db01b308;  1 drivers
L_000001c1db01b350 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1db019830_0 .net/2u *"_ivl_106", 31 0, L_000001c1db01b350;  1 drivers
v000001c1db019970_0 .net *"_ivl_108", 0 0, L_000001c1db063d40;  1 drivers
L_000001c1db01b398 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001c1db018c50_0 .net/2u *"_ivl_110", 5 0, L_000001c1db01b398;  1 drivers
v000001c1db019470_0 .net *"_ivl_112", 0 0, L_000001c1db064240;  1 drivers
v000001c1db019510_0 .net *"_ivl_115", 0 0, L_000001c1dafdd9e0;  1 drivers
v000001c1db019790_0 .net *"_ivl_116", 47 0, L_000001c1db062f80;  1 drivers
L_000001c1db01b3e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1db01a4b0_0 .net *"_ivl_119", 15 0, L_000001c1db01b3e0;  1 drivers
L_000001c1db01af18 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c1db01a370_0 .net/2u *"_ivl_12", 5 0, L_000001c1db01af18;  1 drivers
v000001c1db0198d0_0 .net *"_ivl_120", 47 0, L_000001c1db064060;  1 drivers
L_000001c1db01b428 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1db019fb0_0 .net *"_ivl_123", 15 0, L_000001c1db01b428;  1 drivers
v000001c1db0191f0_0 .net *"_ivl_125", 0 0, L_000001c1db063b60;  1 drivers
v000001c1db019c90_0 .net *"_ivl_126", 31 0, L_000001c1db063660;  1 drivers
v000001c1db018cf0_0 .net *"_ivl_128", 47 0, L_000001c1db063160;  1 drivers
v000001c1db01a550_0 .net *"_ivl_130", 47 0, L_000001c1db064ce0;  1 drivers
v000001c1db018e30_0 .net *"_ivl_132", 47 0, L_000001c1db064c40;  1 drivers
v000001c1db018ed0_0 .net *"_ivl_134", 47 0, L_000001c1db063c00;  1 drivers
v000001c1db019a10_0 .net *"_ivl_14", 0 0, L_000001c1dafd93c0;  1 drivers
v000001c1db019e70_0 .net *"_ivl_140", 0 0, L_000001c1dafddf20;  1 drivers
L_000001c1db01b4b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1db0189d0_0 .net/2u *"_ivl_142", 31 0, L_000001c1db01b4b8;  1 drivers
L_000001c1db01b590 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001c1db019b50_0 .net/2u *"_ivl_146", 5 0, L_000001c1db01b590;  1 drivers
v000001c1db0186b0_0 .net *"_ivl_148", 0 0, L_000001c1db063f20;  1 drivers
L_000001c1db01b5d8 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001c1db019bf0_0 .net/2u *"_ivl_150", 5 0, L_000001c1db01b5d8;  1 drivers
v000001c1db018750_0 .net *"_ivl_152", 0 0, L_000001c1db063fc0;  1 drivers
v000001c1db01a050_0 .net *"_ivl_155", 0 0, L_000001c1dafddcf0;  1 drivers
L_000001c1db01b620 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001c1db019d30_0 .net/2u *"_ivl_156", 5 0, L_000001c1db01b620;  1 drivers
v000001c1db01a230_0 .net *"_ivl_158", 0 0, L_000001c1db064880;  1 drivers
L_000001c1db01af60 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001c1db0187f0_0 .net/2u *"_ivl_16", 4 0, L_000001c1db01af60;  1 drivers
v000001c1db018f70_0 .net *"_ivl_161", 0 0, L_000001c1dafdda50;  1 drivers
L_000001c1db01b668 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1db01a0f0_0 .net/2u *"_ivl_162", 15 0, L_000001c1db01b668;  1 drivers
v000001c1db018a70_0 .net *"_ivl_164", 31 0, L_000001c1db0644c0;  1 drivers
v000001c1db019dd0_0 .net *"_ivl_167", 0 0, L_000001c1db064560;  1 drivers
v000001c1db01a190_0 .net *"_ivl_168", 15 0, L_000001c1db063700;  1 drivers
v000001c1db019010_0 .net *"_ivl_170", 31 0, L_000001c1db0632a0;  1 drivers
v000001c1db019290_0 .net *"_ivl_174", 31 0, L_000001c1db0637a0;  1 drivers
L_000001c1db01b6b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1db019150_0 .net *"_ivl_177", 25 0, L_000001c1db01b6b0;  1 drivers
L_000001c1db01b6f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1dafd60f0_0 .net/2u *"_ivl_178", 31 0, L_000001c1db01b6f8;  1 drivers
v000001c1dafd6c30_0 .net *"_ivl_180", 0 0, L_000001c1db0649c0;  1 drivers
L_000001c1db01b740 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c1dafd7270_0 .net/2u *"_ivl_182", 5 0, L_000001c1db01b740;  1 drivers
v000001c1dafd6230_0 .net *"_ivl_184", 0 0, L_000001c1db064a60;  1 drivers
L_000001c1db01b788 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c1dafd5b50_0 .net/2u *"_ivl_186", 5 0, L_000001c1db01b788;  1 drivers
v000001c1dafd5a10_0 .net *"_ivl_188", 0 0, L_000001c1db076d00;  1 drivers
v000001c1dafd65f0_0 .net *"_ivl_19", 4 0, L_000001c1dafd95a0;  1 drivers
v000001c1dafd6870_0 .net *"_ivl_191", 0 0, L_000001c1dafddf90;  1 drivers
v000001c1dafd6690_0 .net *"_ivl_193", 0 0, L_000001c1dafddc10;  1 drivers
L_000001c1db01b7d0 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c1dafd5e70_0 .net/2u *"_ivl_194", 5 0, L_000001c1db01b7d0;  1 drivers
v000001c1dafd62d0_0 .net *"_ivl_196", 0 0, L_000001c1db076800;  1 drivers
L_000001c1db01b818 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c1dafd67d0_0 .net/2u *"_ivl_198", 31 0, L_000001c1db01b818;  1 drivers
L_000001c1db01ae88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c1dafd6190_0 .net/2u *"_ivl_2", 5 0, L_000001c1db01ae88;  1 drivers
v000001c1dafd6370_0 .net *"_ivl_20", 4 0, L_000001c1dafd8ec0;  1 drivers
v000001c1dafd6a50_0 .net *"_ivl_200", 31 0, L_000001c1db074fa0;  1 drivers
v000001c1dafd6910_0 .net *"_ivl_204", 31 0, L_000001c1db076da0;  1 drivers
L_000001c1db01b860 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1dafd6050_0 .net *"_ivl_207", 25 0, L_000001c1db01b860;  1 drivers
L_000001c1db01b8a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1dafd71d0_0 .net/2u *"_ivl_208", 31 0, L_000001c1db01b8a8;  1 drivers
v000001c1dafd6410_0 .net *"_ivl_210", 0 0, L_000001c1db075040;  1 drivers
L_000001c1db01b8f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c1dafd64b0_0 .net/2u *"_ivl_212", 5 0, L_000001c1db01b8f0;  1 drivers
v000001c1dafd6730_0 .net *"_ivl_214", 0 0, L_000001c1db076080;  1 drivers
L_000001c1db01b938 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c1dafd6550_0 .net/2u *"_ivl_216", 5 0, L_000001c1db01b938;  1 drivers
v000001c1dafd7630_0 .net *"_ivl_218", 0 0, L_000001c1db074f00;  1 drivers
v000001c1dafd69b0_0 .net *"_ivl_221", 0 0, L_000001c1dafdddd0;  1 drivers
v000001c1dafd6af0_0 .net *"_ivl_223", 0 0, L_000001c1dafddc80;  1 drivers
L_000001c1db01b980 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c1dafd6b90_0 .net/2u *"_ivl_224", 5 0, L_000001c1db01b980;  1 drivers
v000001c1dafd7450_0 .net *"_ivl_226", 0 0, L_000001c1db075cc0;  1 drivers
v000001c1dafd7090_0 .net *"_ivl_228", 31 0, L_000001c1db076120;  1 drivers
v000001c1dafd6cd0_0 .net *"_ivl_24", 0 0, L_000001c1dafde070;  1 drivers
L_000001c1db01afa8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c1dafd6d70_0 .net/2u *"_ivl_26", 4 0, L_000001c1db01afa8;  1 drivers
v000001c1dafd6e10_0 .net *"_ivl_29", 4 0, L_000001c1dafd91e0;  1 drivers
v000001c1dafd6eb0_0 .net *"_ivl_32", 0 0, L_000001c1dafde3f0;  1 drivers
L_000001c1db01aff0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001c1dafd6f50_0 .net/2u *"_ivl_34", 4 0, L_000001c1db01aff0;  1 drivers
v000001c1dafd6ff0_0 .net *"_ivl_37", 4 0, L_000001c1dafd9640;  1 drivers
v000001c1dafd7310_0 .net *"_ivl_40", 0 0, L_000001c1dafddeb0;  1 drivers
L_000001c1db01b038 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1dafd58d0_0 .net/2u *"_ivl_42", 15 0, L_000001c1db01b038;  1 drivers
v000001c1dafd5fb0_0 .net *"_ivl_45", 15 0, L_000001c1db0646a0;  1 drivers
v000001c1dafd7130_0 .net *"_ivl_48", 0 0, L_000001c1dafde0e0;  1 drivers
v000001c1dafd73b0_0 .net *"_ivl_5", 5 0, L_000001c1dafd8e20;  1 drivers
L_000001c1db01b080 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1dafd74f0_0 .net/2u *"_ivl_50", 36 0, L_000001c1db01b080;  1 drivers
L_000001c1db01b0c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1dafd7590_0 .net/2u *"_ivl_52", 31 0, L_000001c1db01b0c8;  1 drivers
v000001c1dafd5ab0_0 .net *"_ivl_55", 4 0, L_000001c1db063840;  1 drivers
v000001c1dafd76d0_0 .net *"_ivl_56", 36 0, L_000001c1db063ac0;  1 drivers
v000001c1dafd7770_0 .net *"_ivl_58", 36 0, L_000001c1db064100;  1 drivers
v000001c1dafd5970_0 .net *"_ivl_62", 0 0, L_000001c1dafde690;  1 drivers
L_000001c1db01b110 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001c1dafd5bf0_0 .net/2u *"_ivl_64", 5 0, L_000001c1db01b110;  1 drivers
v000001c1dafd5c90_0 .net *"_ivl_67", 5 0, L_000001c1db064600;  1 drivers
v000001c1dafd5d30_0 .net *"_ivl_70", 0 0, L_000001c1dafde150;  1 drivers
L_000001c1db01b158 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1dafd5dd0_0 .net/2u *"_ivl_72", 57 0, L_000001c1db01b158;  1 drivers
L_000001c1db01b1a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1dafd5f10_0 .net/2u *"_ivl_74", 31 0, L_000001c1db01b1a0;  1 drivers
v000001c1dafd8060_0 .net *"_ivl_77", 25 0, L_000001c1db063e80;  1 drivers
v000001c1dafd9280_0 .net *"_ivl_78", 57 0, L_000001c1db064b00;  1 drivers
v000001c1dafd7d40_0 .net *"_ivl_8", 0 0, L_000001c1dafdd970;  1 drivers
v000001c1dafd89c0_0 .net *"_ivl_80", 57 0, L_000001c1db063520;  1 drivers
L_000001c1db01b1e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001c1dafd8240_0 .net/2u *"_ivl_84", 31 0, L_000001c1db01b1e8;  1 drivers
L_000001c1db01b230 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001c1dafd7de0_0 .net/2u *"_ivl_88", 5 0, L_000001c1db01b230;  1 drivers
v000001c1dafd7e80_0 .net *"_ivl_90", 0 0, L_000001c1db0635c0;  1 drivers
L_000001c1db01b278 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001c1dafd8ce0_0 .net/2u *"_ivl_92", 5 0, L_000001c1db01b278;  1 drivers
v000001c1dafd8ba0_0 .net *"_ivl_94", 0 0, L_000001c1db064ba0;  1 drivers
v000001c1dafd90a0_0 .net *"_ivl_97", 0 0, L_000001c1dafde1c0;  1 drivers
v000001c1dafd8880_0 .net *"_ivl_98", 47 0, L_000001c1db063a20;  1 drivers
v000001c1dafd87e0_0 .net "adderResult", 31 0, L_000001c1db0630c0;  1 drivers
v000001c1dafd7ac0_0 .net "address", 31 0, L_000001c1db0641a0;  1 drivers
v000001c1dafd8920_0 .net "clk", 0 0, L_000001c1dafde2a0;  alias, 1 drivers
v000001c1dafd7b60_0 .var "cycles_consumed", 31 0;
v000001c1dafd9500_0 .net "extImm", 31 0, L_000001c1db062ee0;  1 drivers
v000001c1dafd7a20_0 .net "funct", 5 0, L_000001c1db0647e0;  1 drivers
v000001c1dafd7f20_0 .net "hlt", 0 0, v000001c1dafa8240_0;  1 drivers
v000001c1dafd7fc0_0 .net "imm", 15 0, L_000001c1db063340;  1 drivers
v000001c1dafd8b00_0 .net "immediate", 31 0, L_000001c1db075a40;  1 drivers
v000001c1dafd7c00_0 .net "input_clk", 0 0, v000001c1dafd8740_0;  1 drivers
v000001c1dafd8a60_0 .net "instruction", 31 0, L_000001c1db064920;  1 drivers
v000001c1dafd9780_0 .net "memoryReadData", 31 0, v000001c1dafd3620_0;  1 drivers
v000001c1dafd8100_0 .net "nextPC", 31 0, L_000001c1db0642e0;  1 drivers
v000001c1dafd78e0_0 .net "opcode", 5 0, L_000001c1dafd9140;  1 drivers
v000001c1dafd81a0_0 .net "rd", 4 0, L_000001c1dafd9000;  1 drivers
v000001c1dafd7ca0_0 .net "readData1", 31 0, L_000001c1dafde5b0;  1 drivers
v000001c1dafd9460_0 .net "readData1_w", 31 0, L_000001c1db0755e0;  1 drivers
v000001c1dafd82e0_0 .net "readData2", 31 0, L_000001c1dafde620;  1 drivers
v000001c1dafd86a0_0 .net "rs", 4 0, L_000001c1dafd9320;  1 drivers
v000001c1dafd8380_0 .net "rst", 0 0, v000001c1dafd8d80_0;  1 drivers
v000001c1dafd8f60_0 .net "rt", 4 0, L_000001c1db064740;  1 drivers
v000001c1dafd8420_0 .net "shamt", 31 0, L_000001c1db0638e0;  1 drivers
v000001c1dafd96e0_0 .net "wire_instruction", 31 0, L_000001c1dafde310;  1 drivers
v000001c1dafd84c0_0 .net "writeData", 31 0, L_000001c1db075360;  1 drivers
v000001c1dafd8560_0 .net "zero", 0 0, L_000001c1db0757c0;  1 drivers
L_000001c1dafd8e20 .part L_000001c1db064920, 26, 6;
L_000001c1dafd9140 .functor MUXZ 6, L_000001c1dafd8e20, L_000001c1db01ae88, L_000001c1dafdd900, C4<>;
L_000001c1dafd93c0 .cmp/eq 6, L_000001c1dafd9140, L_000001c1db01af18;
L_000001c1dafd95a0 .part L_000001c1db064920, 11, 5;
L_000001c1dafd8ec0 .functor MUXZ 5, L_000001c1dafd95a0, L_000001c1db01af60, L_000001c1dafd93c0, C4<>;
L_000001c1dafd9000 .functor MUXZ 5, L_000001c1dafd8ec0, L_000001c1db01aed0, L_000001c1dafdd970, C4<>;
L_000001c1dafd91e0 .part L_000001c1db064920, 21, 5;
L_000001c1dafd9320 .functor MUXZ 5, L_000001c1dafd91e0, L_000001c1db01afa8, L_000001c1dafde070, C4<>;
L_000001c1dafd9640 .part L_000001c1db064920, 16, 5;
L_000001c1db064740 .functor MUXZ 5, L_000001c1dafd9640, L_000001c1db01aff0, L_000001c1dafde3f0, C4<>;
L_000001c1db0646a0 .part L_000001c1db064920, 0, 16;
L_000001c1db063340 .functor MUXZ 16, L_000001c1db0646a0, L_000001c1db01b038, L_000001c1dafddeb0, C4<>;
L_000001c1db063840 .part L_000001c1db064920, 6, 5;
L_000001c1db063ac0 .concat [ 5 32 0 0], L_000001c1db063840, L_000001c1db01b0c8;
L_000001c1db064100 .functor MUXZ 37, L_000001c1db063ac0, L_000001c1db01b080, L_000001c1dafde0e0, C4<>;
L_000001c1db0638e0 .part L_000001c1db064100, 0, 32;
L_000001c1db064600 .part L_000001c1db064920, 0, 6;
L_000001c1db0647e0 .functor MUXZ 6, L_000001c1db064600, L_000001c1db01b110, L_000001c1dafde690, C4<>;
L_000001c1db063e80 .part L_000001c1db064920, 0, 26;
L_000001c1db064b00 .concat [ 26 32 0 0], L_000001c1db063e80, L_000001c1db01b1a0;
L_000001c1db063520 .functor MUXZ 58, L_000001c1db064b00, L_000001c1db01b158, L_000001c1dafde150, C4<>;
L_000001c1db0641a0 .part L_000001c1db063520, 0, 32;
L_000001c1db063480 .arith/sum 32, v000001c1dafd43e0_0, L_000001c1db01b1e8;
L_000001c1db0635c0 .cmp/eq 6, L_000001c1dafd9140, L_000001c1db01b230;
L_000001c1db064ba0 .cmp/eq 6, L_000001c1dafd9140, L_000001c1db01b278;
L_000001c1db063a20 .concat [ 32 16 0 0], L_000001c1db0641a0, L_000001c1db01b2c0;
L_000001c1db0633e0 .concat [ 6 26 0 0], L_000001c1dafd9140, L_000001c1db01b308;
L_000001c1db063d40 .cmp/eq 32, L_000001c1db0633e0, L_000001c1db01b350;
L_000001c1db064240 .cmp/eq 6, L_000001c1db0647e0, L_000001c1db01b398;
L_000001c1db062f80 .concat [ 32 16 0 0], L_000001c1dafde5b0, L_000001c1db01b3e0;
L_000001c1db064060 .concat [ 32 16 0 0], v000001c1dafd43e0_0, L_000001c1db01b428;
L_000001c1db063b60 .part L_000001c1db063340, 15, 1;
LS_000001c1db063660_0_0 .concat [ 1 1 1 1], L_000001c1db063b60, L_000001c1db063b60, L_000001c1db063b60, L_000001c1db063b60;
LS_000001c1db063660_0_4 .concat [ 1 1 1 1], L_000001c1db063b60, L_000001c1db063b60, L_000001c1db063b60, L_000001c1db063b60;
LS_000001c1db063660_0_8 .concat [ 1 1 1 1], L_000001c1db063b60, L_000001c1db063b60, L_000001c1db063b60, L_000001c1db063b60;
LS_000001c1db063660_0_12 .concat [ 1 1 1 1], L_000001c1db063b60, L_000001c1db063b60, L_000001c1db063b60, L_000001c1db063b60;
LS_000001c1db063660_0_16 .concat [ 1 1 1 1], L_000001c1db063b60, L_000001c1db063b60, L_000001c1db063b60, L_000001c1db063b60;
LS_000001c1db063660_0_20 .concat [ 1 1 1 1], L_000001c1db063b60, L_000001c1db063b60, L_000001c1db063b60, L_000001c1db063b60;
LS_000001c1db063660_0_24 .concat [ 1 1 1 1], L_000001c1db063b60, L_000001c1db063b60, L_000001c1db063b60, L_000001c1db063b60;
LS_000001c1db063660_0_28 .concat [ 1 1 1 1], L_000001c1db063b60, L_000001c1db063b60, L_000001c1db063b60, L_000001c1db063b60;
LS_000001c1db063660_1_0 .concat [ 4 4 4 4], LS_000001c1db063660_0_0, LS_000001c1db063660_0_4, LS_000001c1db063660_0_8, LS_000001c1db063660_0_12;
LS_000001c1db063660_1_4 .concat [ 4 4 4 4], LS_000001c1db063660_0_16, LS_000001c1db063660_0_20, LS_000001c1db063660_0_24, LS_000001c1db063660_0_28;
L_000001c1db063660 .concat [ 16 16 0 0], LS_000001c1db063660_1_0, LS_000001c1db063660_1_4;
L_000001c1db063160 .concat [ 16 32 0 0], L_000001c1db063340, L_000001c1db063660;
L_000001c1db064ce0 .arith/sum 48, L_000001c1db064060, L_000001c1db063160;
L_000001c1db064c40 .functor MUXZ 48, L_000001c1db064ce0, L_000001c1db062f80, L_000001c1dafdd9e0, C4<>;
L_000001c1db063c00 .functor MUXZ 48, L_000001c1db064c40, L_000001c1db063a20, L_000001c1dafde1c0, C4<>;
L_000001c1db0630c0 .part L_000001c1db063c00, 0, 32;
L_000001c1db0642e0 .functor MUXZ 32, L_000001c1db063480, L_000001c1db0630c0, v000001c1dafd4a20_0, C4<>;
L_000001c1db064920 .functor MUXZ 32, L_000001c1dafde310, L_000001c1db01b4b8, L_000001c1dafddf20, C4<>;
L_000001c1db063f20 .cmp/eq 6, L_000001c1dafd9140, L_000001c1db01b590;
L_000001c1db063fc0 .cmp/eq 6, L_000001c1dafd9140, L_000001c1db01b5d8;
L_000001c1db064880 .cmp/eq 6, L_000001c1dafd9140, L_000001c1db01b620;
L_000001c1db0644c0 .concat [ 16 16 0 0], L_000001c1db063340, L_000001c1db01b668;
L_000001c1db064560 .part L_000001c1db063340, 15, 1;
LS_000001c1db063700_0_0 .concat [ 1 1 1 1], L_000001c1db064560, L_000001c1db064560, L_000001c1db064560, L_000001c1db064560;
LS_000001c1db063700_0_4 .concat [ 1 1 1 1], L_000001c1db064560, L_000001c1db064560, L_000001c1db064560, L_000001c1db064560;
LS_000001c1db063700_0_8 .concat [ 1 1 1 1], L_000001c1db064560, L_000001c1db064560, L_000001c1db064560, L_000001c1db064560;
LS_000001c1db063700_0_12 .concat [ 1 1 1 1], L_000001c1db064560, L_000001c1db064560, L_000001c1db064560, L_000001c1db064560;
L_000001c1db063700 .concat [ 4 4 4 4], LS_000001c1db063700_0_0, LS_000001c1db063700_0_4, LS_000001c1db063700_0_8, LS_000001c1db063700_0_12;
L_000001c1db0632a0 .concat [ 16 16 0 0], L_000001c1db063340, L_000001c1db063700;
L_000001c1db062ee0 .functor MUXZ 32, L_000001c1db0632a0, L_000001c1db0644c0, L_000001c1dafdda50, C4<>;
L_000001c1db0637a0 .concat [ 6 26 0 0], L_000001c1dafd9140, L_000001c1db01b6b0;
L_000001c1db0649c0 .cmp/eq 32, L_000001c1db0637a0, L_000001c1db01b6f8;
L_000001c1db064a60 .cmp/eq 6, L_000001c1db0647e0, L_000001c1db01b740;
L_000001c1db076d00 .cmp/eq 6, L_000001c1db0647e0, L_000001c1db01b788;
L_000001c1db076800 .cmp/eq 6, L_000001c1dafd9140, L_000001c1db01b7d0;
L_000001c1db074fa0 .functor MUXZ 32, L_000001c1db062ee0, L_000001c1db01b818, L_000001c1db076800, C4<>;
L_000001c1db075a40 .functor MUXZ 32, L_000001c1db074fa0, L_000001c1db0638e0, L_000001c1dafddc10, C4<>;
L_000001c1db076da0 .concat [ 6 26 0 0], L_000001c1dafd9140, L_000001c1db01b860;
L_000001c1db075040 .cmp/eq 32, L_000001c1db076da0, L_000001c1db01b8a8;
L_000001c1db076080 .cmp/eq 6, L_000001c1db0647e0, L_000001c1db01b8f0;
L_000001c1db074f00 .cmp/eq 6, L_000001c1db0647e0, L_000001c1db01b938;
L_000001c1db075cc0 .cmp/eq 6, L_000001c1dafd9140, L_000001c1db01b980;
L_000001c1db076120 .functor MUXZ 32, L_000001c1dafde5b0, v000001c1dafd43e0_0, L_000001c1db075cc0, C4<>;
L_000001c1db0755e0 .functor MUXZ 32, L_000001c1db076120, L_000001c1dafde620, L_000001c1dafddc80, C4<>;
S_000001c1dafa0350 .scope module, "ALUMux" "mux2x1" 3 76, 5 1 0, S_000001c1dafa01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c1daf92be0 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001c1dafde230 .functor NOT 1, v000001c1dafa7340_0, C4<0>, C4<0>, C4<0>;
v000001c1dafa7980_0 .net *"_ivl_0", 0 0, L_000001c1dafde230;  1 drivers
v000001c1dafa7b60_0 .net "in1", 31 0, L_000001c1dafde620;  alias, 1 drivers
v000001c1dafa7c00_0 .net "in2", 31 0, L_000001c1db075a40;  alias, 1 drivers
v000001c1dafa7ca0_0 .net "out", 31 0, L_000001c1db075fe0;  alias, 1 drivers
v000001c1dafa7de0_0 .net "s", 0 0, v000001c1dafa7340_0;  alias, 1 drivers
L_000001c1db075fe0 .functor MUXZ 32, L_000001c1db075a40, L_000001c1dafde620, L_000001c1dafde230, C4<>;
S_000001c1dafb1fd0 .scope module, "CU" "controlUnit" 3 61, 6 1 0, S_000001c1dafa01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001c1db010090 .param/l "RType" 0 4 2, C4<000000>;
P_000001c1db0100c8 .param/l "add" 0 4 5, C4<100000>;
P_000001c1db010100 .param/l "addi" 0 4 8, C4<001000>;
P_000001c1db010138 .param/l "addu" 0 4 5, C4<100001>;
P_000001c1db010170 .param/l "and_" 0 4 5, C4<100100>;
P_000001c1db0101a8 .param/l "andi" 0 4 8, C4<001100>;
P_000001c1db0101e0 .param/l "beq" 0 4 10, C4<000100>;
P_000001c1db010218 .param/l "bne" 0 4 10, C4<000101>;
P_000001c1db010250 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c1db010288 .param/l "j" 0 4 12, C4<000010>;
P_000001c1db0102c0 .param/l "jal" 0 4 12, C4<000011>;
P_000001c1db0102f8 .param/l "jr" 0 4 6, C4<001000>;
P_000001c1db010330 .param/l "lw" 0 4 8, C4<100011>;
P_000001c1db010368 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c1db0103a0 .param/l "or_" 0 4 5, C4<100101>;
P_000001c1db0103d8 .param/l "ori" 0 4 8, C4<001101>;
P_000001c1db010410 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c1db010448 .param/l "sll" 0 4 6, C4<000000>;
P_000001c1db010480 .param/l "slt" 0 4 5, C4<101010>;
P_000001c1db0104b8 .param/l "slti" 0 4 8, C4<101010>;
P_000001c1db0104f0 .param/l "srl" 0 4 6, C4<000010>;
P_000001c1db010528 .param/l "sub" 0 4 5, C4<100010>;
P_000001c1db010560 .param/l "subu" 0 4 5, C4<100011>;
P_000001c1db010598 .param/l "sw" 0 4 8, C4<101011>;
P_000001c1db0105d0 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c1db010608 .param/l "xori" 0 4 8, C4<001110>;
v000001c1dafa6d00_0 .var "ALUOp", 3 0;
v000001c1dafa7340_0 .var "ALUSrc", 0 0;
v000001c1dafa7f20_0 .var "MemReadEn", 0 0;
v000001c1dafa6f80_0 .var "MemWriteEn", 0 0;
v000001c1dafa7fc0_0 .var "MemtoReg", 0 0;
v000001c1dafa6c60_0 .var "RegDst", 0 0;
v000001c1dafa8600_0 .var "RegWriteEn", 0 0;
v000001c1dafa8100_0 .net "funct", 5 0, L_000001c1db0647e0;  alias, 1 drivers
v000001c1dafa8240_0 .var "hlt", 0 0;
v000001c1dafa82e0_0 .net "opcode", 5 0, L_000001c1dafd9140;  alias, 1 drivers
v000001c1dafa7020_0 .net "rst", 0 0, v000001c1dafd8d80_0;  alias, 1 drivers
E_000001c1daf939a0 .event anyedge, v000001c1dafa7020_0, v000001c1dafa82e0_0, v000001c1dafa8100_0;
S_000001c1dafb2220 .scope module, "InstMem" "IM" 3 57, 7 1 0, S_000001c1dafa01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_000001c1daf92ca0 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_000001c1dafde310 .functor BUFZ 32, L_000001c1db064d80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c1dafa8380_0 .net "Data_Out", 31 0, L_000001c1dafde310;  alias, 1 drivers
v000001c1dafa8420 .array "InstMem", 2047 0, 31 0;
v000001c1dafa84c0_0 .net *"_ivl_0", 31 0, L_000001c1db064d80;  1 drivers
v000001c1dafa7160_0 .net *"_ivl_3", 10 0, L_000001c1db063de0;  1 drivers
v000001c1dafa8560_0 .net *"_ivl_4", 12 0, L_000001c1db063ca0;  1 drivers
L_000001c1db01b470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c1dafa86a0_0 .net *"_ivl_7", 1 0, L_000001c1db01b470;  1 drivers
v000001c1dafa8740_0 .net "addr", 31 0, v000001c1dafd43e0_0;  alias, 1 drivers
v000001c1dafa87e0_0 .var/i "i", 31 0;
L_000001c1db064d80 .array/port v000001c1dafa8420, L_000001c1db063ca0;
L_000001c1db063de0 .part v000001c1dafd43e0_0, 0, 11;
L_000001c1db063ca0 .concat [ 11 2 0 0], L_000001c1db063de0, L_000001c1db01b470;
S_000001c1daf469d0 .scope module, "RF" "registerFile" 3 67, 8 1 0, S_000001c1dafa01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
L_000001c1dafde5b0 .functor BUFZ 32, L_000001c1db063020, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001c1dafde620 .functor BUFZ 32, L_000001c1db064420, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001c1dafa6da0_0 .net *"_ivl_0", 31 0, L_000001c1db063020;  1 drivers
v000001c1dafa6e40_0 .net *"_ivl_10", 6 0, L_000001c1db064380;  1 drivers
L_000001c1db01b548 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c1daf85bc0_0 .net *"_ivl_13", 1 0, L_000001c1db01b548;  1 drivers
v000001c1daf84cc0_0 .net *"_ivl_2", 6 0, L_000001c1db063980;  1 drivers
L_000001c1db01b500 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001c1dafd3300_0 .net *"_ivl_5", 1 0, L_000001c1db01b500;  1 drivers
v000001c1dafd3ee0_0 .net *"_ivl_8", 31 0, L_000001c1db064420;  1 drivers
v000001c1dafd51a0_0 .net "clk", 0 0, L_000001c1dafde2a0;  alias, 1 drivers
v000001c1dafd3a80_0 .var/i "i", 31 0;
v000001c1dafd4840_0 .net "readData1", 31 0, L_000001c1dafde5b0;  alias, 1 drivers
v000001c1dafd33a0_0 .net "readData2", 31 0, L_000001c1dafde620;  alias, 1 drivers
v000001c1dafd3bc0_0 .net "readRegister1", 4 0, L_000001c1dafd9320;  alias, 1 drivers
v000001c1dafd39e0_0 .net "readRegister2", 4 0, L_000001c1db064740;  alias, 1 drivers
v000001c1dafd3e40 .array "registers", 31 0, 31 0;
v000001c1dafd4340_0 .net "rst", 0 0, v000001c1dafd8d80_0;  alias, 1 drivers
v000001c1dafd4520_0 .net "we", 0 0, v000001c1dafa8600_0;  alias, 1 drivers
v000001c1dafd4e80_0 .net "writeData", 31 0, L_000001c1db075360;  alias, 1 drivers
v000001c1dafd34e0_0 .net "writeRegister", 4 0, L_000001c1db063200;  alias, 1 drivers
E_000001c1daf93020/0 .event negedge, v000001c1dafa7020_0;
E_000001c1daf93020/1 .event posedge, v000001c1dafd51a0_0;
E_000001c1daf93020 .event/or E_000001c1daf93020/0, E_000001c1daf93020/1;
L_000001c1db063020 .array/port v000001c1dafd3e40, L_000001c1db063980;
L_000001c1db063980 .concat [ 5 2 0 0], L_000001c1dafd9320, L_000001c1db01b500;
L_000001c1db064420 .array/port v000001c1dafd3e40, L_000001c1db064380;
L_000001c1db064380 .concat [ 5 2 0 0], L_000001c1db064740, L_000001c1db01b548;
S_000001c1daf46b60 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 20, 8 20 0, S_000001c1daf469d0;
 .timescale 0 0;
v000001c1dafa89c0_0 .var/i "i", 31 0;
S_000001c1daef29c0 .scope module, "RFMux" "mux2x1" 3 65, 5 1 0, S_000001c1dafa01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001c1daf93360 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001c1dafde700 .functor NOT 1, v000001c1dafa6c60_0, C4<0>, C4<0>, C4<0>;
v000001c1dafd38a0_0 .net *"_ivl_0", 0 0, L_000001c1dafde700;  1 drivers
v000001c1dafd4ac0_0 .net "in1", 4 0, L_000001c1db064740;  alias, 1 drivers
v000001c1dafd45c0_0 .net "in2", 4 0, L_000001c1dafd9000;  alias, 1 drivers
v000001c1dafd4c00_0 .net "out", 4 0, L_000001c1db063200;  alias, 1 drivers
v000001c1dafd3da0_0 .net "s", 0 0, v000001c1dafa6c60_0;  alias, 1 drivers
L_000001c1db063200 .functor MUXZ 5, L_000001c1dafd9000, L_000001c1db064740, L_000001c1dafde700, C4<>;
S_000001c1daef2b50 .scope module, "WBMux" "mux2x1" 3 87, 5 1 0, S_000001c1dafa01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001c1daf93420 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001c1dafde460 .functor NOT 1, v000001c1dafa7fc0_0, C4<0>, C4<0>, C4<0>;
v000001c1dafd4160_0 .net *"_ivl_0", 0 0, L_000001c1dafde460;  1 drivers
v000001c1dafd3f80_0 .net "in1", 31 0, v000001c1dafd4ca0_0;  alias, 1 drivers
v000001c1dafd47a0_0 .net "in2", 31 0, v000001c1dafd3620_0;  alias, 1 drivers
v000001c1dafd3b20_0 .net "out", 31 0, L_000001c1db075360;  alias, 1 drivers
v000001c1dafd4980_0 .net "s", 0 0, v000001c1dafa7fc0_0;  alias, 1 drivers
L_000001c1db075360 .functor MUXZ 32, v000001c1dafd3620_0, v000001c1dafd4ca0_0, L_000001c1dafde460, C4<>;
S_000001c1daf44870 .scope module, "alu" "ALU" 3 81, 9 1 0, S_000001c1dafa01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001c1daf44a00 .param/l "ADD" 0 9 12, C4<0000>;
P_000001c1daf44a38 .param/l "AND" 0 9 12, C4<0010>;
P_000001c1daf44a70 .param/l "NOR" 0 9 12, C4<0101>;
P_000001c1daf44aa8 .param/l "OR" 0 9 12, C4<0011>;
P_000001c1daf44ae0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001c1daf44b18 .param/l "SLL" 0 9 12, C4<1000>;
P_000001c1daf44b50 .param/l "SLT" 0 9 12, C4<0110>;
P_000001c1daf44b88 .param/l "SRL" 0 9 12, C4<1001>;
P_000001c1daf44bc0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001c1daf44bf8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001c1daf44c30 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001c1daf44c68 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001c1db01b9c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001c1dafd3440_0 .net/2u *"_ivl_0", 31 0, L_000001c1db01b9c8;  1 drivers
v000001c1dafd4020_0 .net "opSel", 3 0, v000001c1dafa6d00_0;  alias, 1 drivers
v000001c1dafd4d40_0 .net "operand1", 31 0, L_000001c1db0755e0;  alias, 1 drivers
v000001c1dafd3580_0 .net "operand2", 31 0, L_000001c1db075fe0;  alias, 1 drivers
v000001c1dafd4ca0_0 .var "result", 31 0;
v000001c1dafd48e0_0 .net "zero", 0 0, L_000001c1db0757c0;  alias, 1 drivers
E_000001c1daf92ae0 .event anyedge, v000001c1dafa6d00_0, v000001c1dafd4d40_0, v000001c1dafa7ca0_0;
L_000001c1db0757c0 .cmp/eq 32, v000001c1dafd4ca0_0, L_000001c1db01b9c8;
S_000001c1daf2ea00 .scope module, "branchcontroller" "BranchController" 3 43, 10 1 0, S_000001c1dafa01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 1 "PCsrc";
P_000001c1dafd52c0 .param/l "RType" 0 4 2, C4<000000>;
P_000001c1dafd52f8 .param/l "add" 0 4 5, C4<100000>;
P_000001c1dafd5330 .param/l "addi" 0 4 8, C4<001000>;
P_000001c1dafd5368 .param/l "addu" 0 4 5, C4<100001>;
P_000001c1dafd53a0 .param/l "and_" 0 4 5, C4<100100>;
P_000001c1dafd53d8 .param/l "andi" 0 4 8, C4<001100>;
P_000001c1dafd5410 .param/l "beq" 0 4 10, C4<000100>;
P_000001c1dafd5448 .param/l "bne" 0 4 10, C4<000101>;
P_000001c1dafd5480 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001c1dafd54b8 .param/l "j" 0 4 12, C4<000010>;
P_000001c1dafd54f0 .param/l "jal" 0 4 12, C4<000011>;
P_000001c1dafd5528 .param/l "jr" 0 4 6, C4<001000>;
P_000001c1dafd5560 .param/l "lw" 0 4 8, C4<100011>;
P_000001c1dafd5598 .param/l "nor_" 0 4 5, C4<100111>;
P_000001c1dafd55d0 .param/l "or_" 0 4 5, C4<100101>;
P_000001c1dafd5608 .param/l "ori" 0 4 8, C4<001101>;
P_000001c1dafd5640 .param/l "sgt" 0 4 6, C4<101011>;
P_000001c1dafd5678 .param/l "sll" 0 4 6, C4<000000>;
P_000001c1dafd56b0 .param/l "slt" 0 4 5, C4<101010>;
P_000001c1dafd56e8 .param/l "slti" 0 4 8, C4<101010>;
P_000001c1dafd5720 .param/l "srl" 0 4 6, C4<000010>;
P_000001c1dafd5758 .param/l "sub" 0 4 5, C4<100010>;
P_000001c1dafd5790 .param/l "subu" 0 4 5, C4<100011>;
P_000001c1dafd57c8 .param/l "sw" 0 4 8, C4<101011>;
P_000001c1dafd5800 .param/l "xor_" 0 4 5, C4<100110>;
P_000001c1dafd5838 .param/l "xori" 0 4 8, C4<001110>;
v000001c1dafd4a20_0 .var "PCsrc", 0 0;
v000001c1dafd4b60_0 .net "funct", 5 0, L_000001c1db0647e0;  alias, 1 drivers
v000001c1dafd3c60_0 .net "opcode", 5 0, L_000001c1dafd9140;  alias, 1 drivers
v000001c1dafd4f20_0 .net "operand1", 31 0, L_000001c1dafde5b0;  alias, 1 drivers
v000001c1dafd42a0_0 .net "operand2", 31 0, L_000001c1db075fe0;  alias, 1 drivers
v000001c1dafd4fc0_0 .net "rst", 0 0, v000001c1dafd8d80_0;  alias, 1 drivers
E_000001c1daf93220/0 .event anyedge, v000001c1dafa7020_0, v000001c1dafa82e0_0, v000001c1dafd4840_0, v000001c1dafa7ca0_0;
E_000001c1daf93220/1 .event anyedge, v000001c1dafa8100_0;
E_000001c1daf93220 .event/or E_000001c1daf93220/0, E_000001c1daf93220/1;
S_000001c1daf2eb90 .scope module, "dataMem" "DM" 3 85, 11 1 0, S_000001c1dafa01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001c1dafd4de0 .array "DataMem", 2047 0, 31 0;
v000001c1dafd5060_0 .net "address", 31 0, v000001c1dafd4ca0_0;  alias, 1 drivers
v000001c1dafd40c0_0 .net "clock", 0 0, L_000001c1dafde000;  1 drivers
v000001c1dafd3d00_0 .net "data", 31 0, L_000001c1dafde620;  alias, 1 drivers
v000001c1dafd5100_0 .var/i "i", 31 0;
v000001c1dafd3620_0 .var "q", 31 0;
v000001c1dafd4200_0 .net "rden", 0 0, v000001c1dafa7f20_0;  alias, 1 drivers
v000001c1dafd36c0_0 .net "wren", 0 0, v000001c1dafa6f80_0;  alias, 1 drivers
E_000001c1daf935e0 .event posedge, v000001c1dafd40c0_0;
S_000001c1daf73eb0 .scope module, "pc" "programCounter" 3 54, 12 1 0, S_000001c1dafa01c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001c1daf934e0 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001c1dafd3760_0 .net "PCin", 31 0, L_000001c1db0642e0;  alias, 1 drivers
v000001c1dafd43e0_0 .var "PCout", 31 0;
v000001c1dafd3800_0 .net "clk", 0 0, L_000001c1dafde2a0;  alias, 1 drivers
v000001c1dafd4660_0 .net "rst", 0 0, v000001c1dafd8d80_0;  alias, 1 drivers
    .scope S_000001c1daf2ea00;
T_0 ;
    %wait E_000001c1daf93220;
    %load/vec4 v000001c1dafd4fc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1dafd4a20_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001c1dafd3c60_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.6, 4;
    %load/vec4 v000001c1dafd4f20_0;
    %load/vec4 v000001c1dafd42a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/1 T_0.5, 8;
    %load/vec4 v000001c1dafd3c60_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.7, 4;
    %load/vec4 v000001c1dafd4f20_0;
    %load/vec4 v000001c1dafd42a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.7;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.5;
    %jmp/1 T_0.4, 8;
    %load/vec4 v000001c1dafd3c60_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.4;
    %jmp/1 T_0.3, 8;
    %load/vec4 v000001c1dafd3c60_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.3;
    %flag_get/vec4 8;
    %jmp/1 T_0.2, 8;
    %load/vec4 v000001c1dafd3c60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.8, 4;
    %load/vec4 v000001c1dafd4b60_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.8;
    %or;
T_0.2;
    %assign/vec4 v000001c1dafd4a20_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001c1daf73eb0;
T_1 ;
    %wait E_000001c1daf93020;
    %load/vec4 v000001c1dafd4660_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c1dafd43e0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001c1dafd3760_0;
    %assign/vec4 v000001c1dafd43e0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001c1dafb2220;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c1dafa87e0_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001c1dafa87e0_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c1dafa87e0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %load/vec4 v000001c1dafa87e0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c1dafa87e0_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 537001989, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 537067530, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 807337984, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 260128, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 137248, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 2035744, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 2885812225, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 2885877762, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 537133071, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 537198612, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 8726560, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 10756130, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 10758178, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 2885943299, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 2886008836, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 537264153, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 537329694, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 13056038, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 13053990, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 2886074373, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 2886139910, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafa8420, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001c1dafb1fd0;
T_3 ;
    %wait E_000001c1daf939a0;
    %load/vec4 v000001c1dafa7020_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001c1dafa8240_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001c1dafa6d00_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c1dafa7340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c1dafa8600_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c1dafa6f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c1dafa7fc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001c1dafa7f20_0, 0;
    %assign/vec4 v000001c1dafa6c60_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001c1dafa8240_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001c1dafa6d00_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001c1dafa7340_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c1dafa8600_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c1dafa6f80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c1dafa7fc0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001c1dafa7f20_0, 0, 1;
    %store/vec4 v000001c1dafa6c60_0, 0, 1;
    %load/vec4 v000001c1dafa82e0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa8240_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa6c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa8600_0, 0;
    %load/vec4 v000001c1dafa8100_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c1dafa6d00_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c1dafa6d00_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c1dafa6d00_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c1dafa6d00_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c1dafa6d00_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c1dafa6d00_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c1dafa6d00_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001c1dafa6d00_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c1dafa6d00_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001c1dafa6d00_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa7340_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001c1dafa6d00_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa7340_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001c1dafa6d00_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001c1dafa6d00_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa8600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa6c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa7340_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa8600_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001c1dafa6c60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa7340_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001c1dafa6d00_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa8600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa7340_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001c1dafa6d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa8600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa7340_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001c1dafa6d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa8600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa7340_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001c1dafa6d00_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa8600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa7340_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa7f20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa8600_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa7340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa7fc0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa6f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001c1dafa7340_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c1dafa6d00_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001c1dafa6d00_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001c1daf469d0;
T_4 ;
    %wait E_000001c1daf93020;
    %fork t_1, S_000001c1daf46b60;
    %jmp t_0;
    .scope S_000001c1daf46b60;
t_1 ;
    %load/vec4 v000001c1dafd4340_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c1dafa89c0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001c1dafa89c0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c1dafa89c0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafd3e40, 0, 4;
    %load/vec4 v000001c1dafa89c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c1dafa89c0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001c1dafd4520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001c1dafd4e80_0;
    %load/vec4 v000001c1dafd34e0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafd3e40, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafd3e40, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001c1daf469d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001c1daf469d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 43 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c1dafd3a80_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001c1dafd3a80_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001c1dafd3a80_0;
    %ix/getv/s 4, v000001c1dafd3a80_0;
    %load/vec4a v000001c1dafd3e40, 4;
    %ix/getv/s 4, v000001c1dafd3a80_0;
    %load/vec4a v000001c1dafd3e40, 4;
    %vpi_call 8 45 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001c1dafd3a80_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c1dafd3a80_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001c1daf44870;
T_6 ;
    %wait E_000001c1daf92ae0;
    %load/vec4 v000001c1dafd4020_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001c1dafd4ca0_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001c1dafd4d40_0;
    %load/vec4 v000001c1dafd3580_0;
    %add;
    %assign/vec4 v000001c1dafd4ca0_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001c1dafd4d40_0;
    %load/vec4 v000001c1dafd3580_0;
    %sub;
    %assign/vec4 v000001c1dafd4ca0_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001c1dafd4d40_0;
    %load/vec4 v000001c1dafd3580_0;
    %and;
    %assign/vec4 v000001c1dafd4ca0_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001c1dafd4d40_0;
    %load/vec4 v000001c1dafd3580_0;
    %or;
    %assign/vec4 v000001c1dafd4ca0_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001c1dafd4d40_0;
    %load/vec4 v000001c1dafd3580_0;
    %xor;
    %assign/vec4 v000001c1dafd4ca0_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001c1dafd4d40_0;
    %load/vec4 v000001c1dafd3580_0;
    %or;
    %inv;
    %assign/vec4 v000001c1dafd4ca0_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001c1dafd4d40_0;
    %load/vec4 v000001c1dafd3580_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001c1dafd4ca0_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001c1dafd3580_0;
    %load/vec4 v000001c1dafd4d40_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001c1dafd4ca0_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001c1dafd4d40_0;
    %ix/getv 4, v000001c1dafd3580_0;
    %shiftl 4;
    %assign/vec4 v000001c1dafd4ca0_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001c1dafd4d40_0;
    %ix/getv 4, v000001c1dafd3580_0;
    %shiftr 4;
    %assign/vec4 v000001c1dafd4ca0_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001c1daf2eb90;
T_7 ;
    %wait E_000001c1daf935e0;
    %load/vec4 v000001c1dafd4200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001c1dafd5060_0;
    %parti/s 11, 0, 2;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v000001c1dafd4de0, 4;
    %assign/vec4 v000001c1dafd3620_0, 0;
T_7.0 ;
    %load/vec4 v000001c1dafd36c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001c1dafd3d00_0;
    %ix/getv 3, v000001c1dafd5060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafd4de0, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001c1daf2eb90;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c1dafd5100_0, 0, 32;
T_8.0 ;
    %load/vec4 v000001c1dafd5100_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001c1dafd5100_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001c1dafd4de0, 0, 4;
    %load/vec4 v000001c1dafd5100_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c1dafd5100_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_000001c1daf2eb90;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 44 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001c1dafd5100_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001c1dafd5100_0;
    %cmpi/s 2047, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001c1dafd5100_0;
    %load/vec4a v000001c1dafd4de0, 4;
    %vpi_call 11 46 "$display", "Mem[%d] = %d", &PV<v000001c1dafd5100_0, 0, 11>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001c1dafd5100_0;
    %addi 1, 0, 32;
    %store/vec4 v000001c1dafd5100_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001c1dafa01c0;
T_10 ;
    %wait E_000001c1daf93020;
    %load/vec4 v000001c1dafd8380_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001c1dafd7b60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001c1dafd7b60_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001c1dafd7b60_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001c1daf9fea0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1dafd8740_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1dafd8d80_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001c1daf9fea0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001c1dafd8740_0;
    %inv;
    %assign/vec4 v000001c1dafd8740_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001c1daf9fea0;
T_13 ;
    %vpi_call 2 46 "$dumpfile", "./Swapping/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 47 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001c1dafd8d80_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001c1dafd8d80_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 60 "$display", "Number of cycles consumed: %d", v000001c1dafd8c40_0 {0 0 0};
    %vpi_call 2 61 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//SC_CPU.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
