[09:17:34.838] <TB3>     INFO: *** Welcome to pxar ***
[09:17:34.838] <TB3>     INFO: *** Today: 2016/05/05
[09:17:34.846] <TB3>     INFO: *** Version: b2a7-dirty
[09:17:34.846] <TB3>     INFO: readRocDacs: /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C15.dat
[09:17:34.846] <TB3>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:17:34.847] <TB3>     INFO: readMaskFile: /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//defaultMaskFile.dat
[09:17:34.847] <TB3>     INFO: readTrimFile: /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters_C15.dat
[09:17:34.923] <TB3>     INFO:         clk: 4
[09:17:34.923] <TB3>     INFO:         ctr: 4
[09:17:34.923] <TB3>     INFO:         sda: 19
[09:17:34.923] <TB3>     INFO:         tin: 9
[09:17:34.923] <TB3>     INFO:         level: 15
[09:17:34.923] <TB3>     INFO:         triggerdelay: 0
[09:17:34.923] <TB3>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[09:17:34.923] <TB3>     INFO: Log level: DEBUG
[09:17:34.934] <TB3>     INFO: Found DTB DTB_WRE7QJ
[09:17:34.944] <TB3>    QUIET: Connection to board DTB_WRE7QJ opened.
[09:17:34.947] <TB3>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    24
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WRE7QJ
MAC address: 40D855118018
Hostname:    pixelDTB024
Comment:     
------------------------------------------------------
[09:17:34.951] <TB3>     INFO: RPC call hashes of host and DTB match: 398089610
[09:17:36.509] <TB3>     INFO: DUT info: 
[09:17:36.510] <TB3>     INFO: The DUT currently contains the following objects:
[09:17:36.510] <TB3>     INFO:  2 TBM Cores tbm08c (2 ON)
[09:17:36.510] <TB3>     INFO: 	TBM Core alpha (0): 7 registers set
[09:17:36.510] <TB3>     INFO: 	TBM Core beta  (1): 7 registers set
[09:17:36.510] <TB3>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[09:17:36.510] <TB3>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:36.510] <TB3>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:36.510] <TB3>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:36.510] <TB3>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:36.510] <TB3>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:36.510] <TB3>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:36.510] <TB3>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:36.510] <TB3>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:36.510] <TB3>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:36.510] <TB3>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:36.510] <TB3>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:36.510] <TB3>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:36.510] <TB3>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:36.510] <TB3>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:36.510] <TB3>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:36.510] <TB3>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:17:36.511] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[09:17:36.512] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[09:17:36.513] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[09:17:36.514] <TB3>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[09:17:36.525] <TB3>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 28520448
[09:17:36.525] <TB3>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1f83f20
[09:17:36.525] <TB3>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1efa770
[09:17:36.525] <TB3>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f50f9d94010
[09:17:36.525] <TB3>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f50fffff510
[09:17:36.525] <TB3>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 28585984 fPxarMemory = 0x7f50f9d94010
[09:17:36.526] <TB3>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 369.8mA
[09:17:36.527] <TB3>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 463.1mA
[09:17:36.527] <TB3>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 15.7 C
[09:17:36.527] <TB3>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[09:17:36.931] <TB3>     INFO: enter 'restricted' command line mode
[09:17:36.931] <TB3>     INFO: enter test to run
[09:17:36.932] <TB3>     INFO:   test: FPIXTest no parameter change
[09:17:36.932] <TB3>     INFO:   running: fpixtest
[09:17:36.932] <TB3>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[09:17:36.935] <TB3>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[09:17:36.935] <TB3>     INFO: ######################################################################
[09:17:36.935] <TB3>     INFO: PixTestFPIXTest::doTest()
[09:17:36.935] <TB3>     INFO: ######################################################################
[09:17:36.938] <TB3>     INFO: ######################################################################
[09:17:36.938] <TB3>     INFO: PixTestPretest::doTest()
[09:17:36.938] <TB3>     INFO: ######################################################################
[09:17:36.941] <TB3>     INFO:    ----------------------------------------------------------------------
[09:17:36.941] <TB3>     INFO:    PixTestPretest::programROC() 
[09:17:36.941] <TB3>     INFO:    ----------------------------------------------------------------------
[09:17:54.957] <TB3>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[09:17:54.957] <TB3>     INFO: IA differences per ROC:  17.7 18.5 16.9 17.7 20.1 18.5 19.3 16.9 20.1 19.3 18.5 17.7 18.5 16.9 19.3 20.1
[09:17:55.022] <TB3>     INFO:    ----------------------------------------------------------------------
[09:17:55.022] <TB3>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[09:17:55.022] <TB3>     INFO:    ----------------------------------------------------------------------
[09:17:55.125] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 67.0312 mA
[09:17:55.226] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 22.9688 mA
[09:17:55.327] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  84 Ia 24.5687 mA
[09:17:55.428] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  2 Vana  82 Ia 24.5687 mA
[09:17:55.529] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  3 Vana  80 Ia 23.7688 mA
[09:17:55.629] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  4 Vana  81 Ia 23.7688 mA
[09:17:55.730] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  5 Vana  82 Ia 23.7688 mA
[09:17:55.831] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  6 Vana  83 Ia 24.5687 mA
[09:17:55.932] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  7 Vana  81 Ia 23.7688 mA
[09:17:56.032] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  8 Vana  82 Ia 23.7688 mA
[09:17:56.133] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  9 Vana  83 Ia 24.5687 mA
[09:17:56.234] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 10 Vana  81 Ia 23.7688 mA
[09:17:56.335] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter 11 Vana  82 Ia 23.7688 mA
[09:17:56.436] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 22.9688 mA
[09:17:56.537] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  84 Ia 24.5687 mA
[09:17:56.638] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  82 Ia 24.5687 mA
[09:17:56.738] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  3 Vana  80 Ia 23.7688 mA
[09:17:56.839] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  4 Vana  81 Ia 23.7688 mA
[09:17:56.940] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  5 Vana  82 Ia 24.5687 mA
[09:17:57.042] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  6 Vana  80 Ia 23.7688 mA
[09:17:57.142] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  7 Vana  81 Ia 23.7688 mA
[09:17:57.242] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  8 Vana  82 Ia 24.5687 mA
[09:17:57.343] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  9 Vana  80 Ia 23.7688 mA
[09:17:57.444] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 10 Vana  81 Ia 24.5687 mA
[09:17:57.545] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter 11 Vana  79 Ia 22.9688 mA
[09:17:57.646] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 22.1688 mA
[09:17:57.747] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  89 Ia 24.5687 mA
[09:17:57.848] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  2 Vana  87 Ia 24.5687 mA
[09:17:57.949] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  3 Vana  85 Ia 23.7688 mA
[09:17:58.049] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  4 Vana  86 Ia 24.5687 mA
[09:17:58.150] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  5 Vana  84 Ia 23.7688 mA
[09:17:58.251] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  6 Vana  85 Ia 23.7688 mA
[09:17:58.352] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  7 Vana  86 Ia 24.5687 mA
[09:17:58.453] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  8 Vana  84 Ia 23.7688 mA
[09:17:58.554] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  9 Vana  85 Ia 23.7688 mA
[09:17:58.654] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 10 Vana  86 Ia 23.7688 mA
[09:17:58.754] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter 11 Vana  87 Ia 24.5687 mA
[09:17:58.856] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 22.1688 mA
[09:17:58.957] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  89 Ia 24.5687 mA
[09:17:59.058] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  87 Ia 24.5687 mA
[09:17:59.158] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  85 Ia 23.7688 mA
[09:17:59.259] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  86 Ia 24.5687 mA
[09:17:59.360] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  84 Ia 23.7688 mA
[09:17:59.460] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  85 Ia 23.7688 mA
[09:17:59.561] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  7 Vana  86 Ia 23.7688 mA
[09:17:59.662] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  8 Vana  87 Ia 24.5687 mA
[09:17:59.763] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  9 Vana  85 Ia 24.5687 mA
[09:17:59.864] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 10 Vana  83 Ia 23.7688 mA
[09:17:59.965] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter 11 Vana  84 Ia 23.7688 mA
[09:18:00.066] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 24.5687 mA
[09:18:00.167] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  76 Ia 23.7688 mA
[09:18:00.268] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  77 Ia 24.5687 mA
[09:18:00.370] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  3 Vana  75 Ia 23.7688 mA
[09:18:00.471] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  4 Vana  76 Ia 24.5687 mA
[09:18:00.571] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  5 Vana  74 Ia 23.7688 mA
[09:18:00.672] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  6 Vana  75 Ia 23.7688 mA
[09:18:00.772] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  7 Vana  76 Ia 24.5687 mA
[09:18:00.874] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  8 Vana  74 Ia 23.7688 mA
[09:18:00.974] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  9 Vana  75 Ia 23.7688 mA
[09:18:01.075] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 10 Vana  76 Ia 24.5687 mA
[09:18:01.176] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter 11 Vana  74 Ia 23.7688 mA
[09:18:01.278] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 22.9688 mA
[09:18:01.379] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  84 Ia 25.3687 mA
[09:18:01.479] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  77 Ia 22.9688 mA
[09:18:01.580] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  3 Vana  83 Ia 25.3687 mA
[09:18:01.681] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  4 Vana  76 Ia 22.9688 mA
[09:18:01.782] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  5 Vana  82 Ia 24.5687 mA
[09:18:01.883] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  6 Vana  80 Ia 23.7688 mA
[09:18:01.984] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  7 Vana  81 Ia 24.5687 mA
[09:18:02.084] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  8 Vana  79 Ia 23.7688 mA
[09:18:02.185] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  9 Vana  80 Ia 24.5687 mA
[09:18:02.286] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 10 Vana  78 Ia 23.7688 mA
[09:18:02.386] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter 11 Vana  79 Ia 23.7688 mA
[09:18:02.488] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 23.7688 mA
[09:18:02.589] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  79 Ia 24.5687 mA
[09:18:02.689] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  77 Ia 23.7688 mA
[09:18:02.790] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  78 Ia 23.7688 mA
[09:18:02.891] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  79 Ia 24.5687 mA
[09:18:02.992] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  5 Vana  77 Ia 23.7688 mA
[09:18:03.093] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  6 Vana  78 Ia 23.7688 mA
[09:18:03.193] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  7 Vana  79 Ia 23.7688 mA
[09:18:03.294] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  8 Vana  80 Ia 24.5687 mA
[09:18:03.395] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  9 Vana  78 Ia 23.7688 mA
[09:18:03.495] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 10 Vana  79 Ia 24.5687 mA
[09:18:03.596] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter 11 Vana  77 Ia 23.7688 mA
[09:18:03.697] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 22.1688 mA
[09:18:03.798] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  89 Ia 24.5687 mA
[09:18:03.899] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  87 Ia 24.5687 mA
[09:18:03.000] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  3 Vana  85 Ia 24.5687 mA
[09:18:04.101] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  4 Vana  83 Ia 23.7688 mA
[09:18:04.202] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  5 Vana  84 Ia 23.7688 mA
[09:18:04.303] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  6 Vana  85 Ia 23.7688 mA
[09:18:04.403] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  7 Vana  86 Ia 24.5687 mA
[09:18:04.504] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  8 Vana  84 Ia 23.7688 mA
[09:18:04.605] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  9 Vana  85 Ia 23.7688 mA
[09:18:04.706] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 10 Vana  86 Ia 24.5687 mA
[09:18:04.807] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter 11 Vana  84 Ia 23.7688 mA
[09:18:04.908] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 24.5687 mA
[09:18:05.009] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  76 Ia 23.7688 mA
[09:18:05.109] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  2 Vana  77 Ia 23.7688 mA
[09:18:05.210] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  3 Vana  78 Ia 24.5687 mA
[09:18:05.311] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  4 Vana  76 Ia 23.7688 mA
[09:18:05.412] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  5 Vana  77 Ia 23.7688 mA
[09:18:05.512] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  6 Vana  78 Ia 24.5687 mA
[09:18:05.613] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  7 Vana  76 Ia 23.7688 mA
[09:18:05.713] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  8 Vana  77 Ia 23.7688 mA
[09:18:05.814] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  9 Vana  78 Ia 24.5687 mA
[09:18:05.916] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 10 Vana  76 Ia 23.7688 mA
[09:18:06.016] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter 11 Vana  77 Ia 23.7688 mA
[09:18:06.118] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 22.9688 mA
[09:18:06.219] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  84 Ia 24.5687 mA
[09:18:06.319] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  2 Vana  82 Ia 24.5687 mA
[09:18:06.420] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  3 Vana  80 Ia 24.5687 mA
[09:18:06.521] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  4 Vana  78 Ia 23.7688 mA
[09:18:06.622] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  5 Vana  79 Ia 23.7688 mA
[09:18:06.722] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  6 Vana  80 Ia 24.5687 mA
[09:18:06.823] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  7 Vana  78 Ia 23.7688 mA
[09:18:06.924] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  8 Vana  79 Ia 23.7688 mA
[09:18:07.025] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  9 Vana  80 Ia 24.5687 mA
[09:18:07.126] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 10 Vana  78 Ia 22.9688 mA
[09:18:07.227] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter 11 Vana  84 Ia 25.3687 mA
[09:18:07.328] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.1688 mA
[09:18:07.429] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  89 Ia 24.5687 mA
[09:18:07.530] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  87 Ia 25.3687 mA
[09:18:07.631] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  3 Vana  80 Ia 23.7688 mA
[09:18:07.731] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  4 Vana  81 Ia 23.7688 mA
[09:18:07.832] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  5 Vana  82 Ia 23.7688 mA
[09:18:07.933] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  6 Vana  83 Ia 23.7688 mA
[09:18:08.034] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  7 Vana  84 Ia 24.5687 mA
[09:18:08.134] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  8 Vana  82 Ia 23.7688 mA
[09:18:08.235] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  9 Vana  83 Ia 24.5687 mA
[09:18:08.336] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 10 Vana  81 Ia 23.7688 mA
[09:18:08.437] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter 11 Vana  82 Ia 23.7688 mA
[09:18:08.540] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 22.1688 mA
[09:18:08.640] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  89 Ia 24.5687 mA
[09:18:08.740] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  87 Ia 24.5687 mA
[09:18:08.841] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  3 Vana  85 Ia 23.7688 mA
[09:18:08.943] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  4 Vana  86 Ia 23.7688 mA
[09:18:09.043] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  5 Vana  87 Ia 24.5687 mA
[09:18:09.144] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  6 Vana  85 Ia 24.5687 mA
[09:18:09.245] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  7 Vana  83 Ia 23.7688 mA
[09:18:09.346] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  8 Vana  84 Ia 23.7688 mA
[09:18:09.447] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  9 Vana  85 Ia 24.5687 mA
[09:18:09.548] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 10 Vana  83 Ia 23.7688 mA
[09:18:09.648] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter 11 Vana  84 Ia 23.7688 mA
[09:18:09.750] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 22.9688 mA
[09:18:09.850] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  84 Ia 24.5687 mA
[09:18:09.951] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  2 Vana  82 Ia 24.5687 mA
[09:18:10.052] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  3 Vana  80 Ia 23.7688 mA
[09:18:10.153] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  4 Vana  81 Ia 23.7688 mA
[09:18:10.254] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  5 Vana  82 Ia 24.5687 mA
[09:18:10.354] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  6 Vana  80 Ia 23.7688 mA
[09:18:10.455] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  7 Vana  81 Ia 24.5687 mA
[09:18:10.555] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  8 Vana  79 Ia 22.9688 mA
[09:18:10.656] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  9 Vana  85 Ia 24.5687 mA
[09:18:10.757] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 10 Vana  83 Ia 24.5687 mA
[09:18:10.858] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter 11 Vana  81 Ia 24.5687 mA
[09:18:10.959] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 22.1688 mA
[09:18:11.060] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  89 Ia 24.5687 mA
[09:18:11.161] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  87 Ia 23.7688 mA
[09:18:11.262] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  3 Vana  88 Ia 23.7688 mA
[09:18:11.363] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  4 Vana  89 Ia 23.7688 mA
[09:18:11.463] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  5 Vana  90 Ia 24.5687 mA
[09:18:11.564] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  6 Vana  88 Ia 23.7688 mA
[09:18:11.665] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  7 Vana  89 Ia 24.5687 mA
[09:18:11.765] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  8 Vana  87 Ia 24.5687 mA
[09:18:11.866] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  9 Vana  85 Ia 23.7688 mA
[09:18:11.967] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 10 Vana  86 Ia 23.7688 mA
[09:18:12.067] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter 11 Vana  87 Ia 23.7688 mA
[09:18:12.169] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.7688 mA
[09:18:12.269] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  79 Ia 23.7688 mA
[09:18:12.370] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  2 Vana  80 Ia 24.5687 mA
[09:18:12.471] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  3 Vana  78 Ia 23.7688 mA
[09:18:12.572] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  4 Vana  79 Ia 24.5687 mA
[09:18:12.673] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  5 Vana  77 Ia 23.7688 mA
[09:18:12.773] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  6 Vana  78 Ia 23.7688 mA
[09:18:12.874] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  7 Vana  79 Ia 24.5687 mA
[09:18:12.975] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  8 Vana  77 Ia 23.7688 mA
[09:18:13.076] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  9 Vana  78 Ia 23.7688 mA
[09:18:13.178] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 10 Vana  79 Ia 24.5687 mA
[09:18:13.279] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter 11 Vana  77 Ia 23.7688 mA
[09:18:13.380] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 24.5687 mA
[09:18:13.481] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  1 Vana  76 Ia 23.7688 mA
[09:18:13.581] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  2 Vana  77 Ia 24.5687 mA
[09:18:13.682] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  3 Vana  75 Ia 23.7688 mA
[09:18:13.783] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  4 Vana  76 Ia 23.7688 mA
[09:18:13.884] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  5 Vana  77 Ia 24.5687 mA
[09:18:13.984] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  6 Vana  75 Ia 23.7688 mA
[09:18:14.085] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  7 Vana  76 Ia 23.7688 mA
[09:18:14.186] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  8 Vana  77 Ia 23.7688 mA
[09:18:14.287] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter  9 Vana  78 Ia 24.5687 mA
[09:18:14.388] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 10 Vana  76 Ia 23.7688 mA
[09:18:14.488] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 15 iter 11 Vana  77 Ia 24.5687 mA
[09:18:14.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  82
[09:18:14.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  79
[09:18:14.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  87
[09:18:14.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  84
[09:18:14.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  74
[09:18:14.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  79
[09:18:14.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  77
[09:18:14.514] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  84
[09:18:14.515] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  77
[09:18:14.515] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  84
[09:18:14.515] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  82
[09:18:14.515] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  84
[09:18:14.515] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  81
[09:18:14.515] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  87
[09:18:14.515] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  77
[09:18:14.515] <TB3>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  77
[09:18:16.342] <TB3>     INFO: PixTestPretest::setVana() done, Module Ia 385.1 mA = 24.0688 mA/ROC
[09:18:16.342] <TB3>     INFO: i(loss) [mA/ROC]:     19.3  18.5  20.1  19.3  19.3  19.3  19.3  19.3  19.3  20.9  19.3  19.3  20.1  19.3  19.3  19.3
[09:18:16.374] <TB3>     INFO:    ----------------------------------------------------------------------
[09:18:16.374] <TB3>     INFO:    PixTestPretest::findWorkingPixel()
[09:18:16.374] <TB3>     INFO:    ----------------------------------------------------------------------
[09:18:16.510] <TB3>     INFO: Expecting 231680 events.
[09:18:24.800] <TB3>     INFO: 231680 events read in total (7572ms).
[09:18:24.951] <TB3>     INFO: Test took 8574ms.
[09:18:25.152] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 104 and Delta(CalDel) = 61
[09:18:25.156] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 110 and Delta(CalDel) = 58
[09:18:25.160] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 124 and Delta(CalDel) = 61
[09:18:25.164] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 91 and Delta(CalDel) = 62
[09:18:25.168] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 105 and Delta(CalDel) = 62
[09:18:25.171] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 108 and Delta(CalDel) = 61
[09:18:25.175] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 91 and Delta(CalDel) = 62
[09:18:25.180] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 92 and Delta(CalDel) = 61
[09:18:25.184] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 98 and Delta(CalDel) = 61
[09:18:25.187] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 124 and Delta(CalDel) = 64
[09:18:25.191] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 111 and Delta(CalDel) = 58
[09:18:25.195] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 108 and Delta(CalDel) = 63
[09:18:25.200] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 105 and Delta(CalDel) = 61
[09:18:25.204] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 104 and Delta(CalDel) = 61
[09:18:25.208] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 77 and Delta(CalDel) = 63
[09:18:25.211] <TB3>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 92 and Delta(CalDel) = 59
[09:18:25.252] <TB3>     INFO: Found working pixel in all ROCs: col/row = 12/22
[09:18:25.287] <TB3>     INFO:    ----------------------------------------------------------------------
[09:18:25.287] <TB3>     INFO:    PixTestPretest::setVthrCompCalDel()
[09:18:25.287] <TB3>     INFO:    ----------------------------------------------------------------------
[09:18:25.423] <TB3>     INFO: Expecting 231680 events.
[09:18:33.708] <TB3>     INFO: 231680 events read in total (7570ms).
[09:18:33.715] <TB3>     INFO: Test took 8424ms.
[09:18:33.740] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30.5
[09:18:34.047] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30
[09:18:34.052] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 30.5
[09:18:34.055] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 127 +/- 31
[09:18:34.059] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[09:18:34.062] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 133 +/- 30.5
[09:18:34.066] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 157 +/- 31.5
[09:18:34.069] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 140 +/- 30.5
[09:18:34.073] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 147 +/- 31
[09:18:34.076] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 143 +/- 31.5
[09:18:34.080] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 28.5
[09:18:34.083] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31.5
[09:18:34.087] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 29.5
[09:18:34.090] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 129 +/- 31
[09:18:34.094] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 164 +/- 31.5
[09:18:34.098] <TB3>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 30.5
[09:18:34.131] <TB3>     INFO: PixTestPretest::setVthrCompCalDel() done
[09:18:34.131] <TB3>     INFO: CalDel:      133   142   131   127   135   133   157   140   147   143   121   142   131   129   164   142
[09:18:34.131] <TB3>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[09:18:34.135] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C0.dat
[09:18:34.136] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C1.dat
[09:18:34.136] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C2.dat
[09:18:34.136] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C3.dat
[09:18:34.136] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C4.dat
[09:18:34.136] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C5.dat
[09:18:34.136] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C6.dat
[09:18:34.136] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C7.dat
[09:18:34.137] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C8.dat
[09:18:34.137] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C9.dat
[09:18:34.137] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C10.dat
[09:18:34.137] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C11.dat
[09:18:34.137] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C12.dat
[09:18:34.137] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C13.dat
[09:18:34.137] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C14.dat
[09:18:34.137] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters_C15.dat
[09:18:34.138] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//tbmParameters_C0a.dat
[09:18:34.138] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:18:34.138] <TB3>     INFO: PixTestPretest::doTest() done, duration: 57 seconds
[09:18:34.138] <TB3>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[09:18:34.226] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[09:18:34.226] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[09:18:34.226] <TB3>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[09:18:34.226] <TB3>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[09:18:34.229] <TB3>     INFO: ######################################################################
[09:18:34.229] <TB3>     INFO: PixTestTiming::doTest()
[09:18:34.229] <TB3>     INFO: ######################################################################
[09:18:34.229] <TB3>     INFO:    ----------------------------------------------------------------------
[09:18:34.229] <TB3>     INFO:    PixTestTiming::TBMPhaseScan()
[09:18:34.229] <TB3>     INFO:    ----------------------------------------------------------------------
[09:18:34.230] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[09:18:36.313] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[09:18:38.587] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[09:18:40.860] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[09:18:43.133] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[09:18:45.407] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[09:18:47.680] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[09:18:49.953] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[09:18:52.227] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[09:18:53.746] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[09:18:56.019] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[09:18:58.293] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[09:19:00.566] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[09:19:02.839] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[09:19:05.112] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[09:19:07.385] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[09:19:09.659] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[09:19:11.179] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[09:19:12.699] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[09:19:14.220] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[09:19:15.741] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[09:19:17.261] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[09:19:18.781] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[09:19:20.303] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[09:19:21.822] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[09:19:23.342] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[09:19:24.861] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[09:19:26.569] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[09:19:28.088] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[09:19:29.608] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[09:19:31.505] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[09:19:33.025] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[09:19:34.545] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[09:19:36.065] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[09:19:37.586] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[09:19:39.106] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[09:19:40.626] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[09:19:45.718] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[09:19:47.239] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[09:19:48.760] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[09:19:50.279] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[09:19:51.987] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[09:19:54.262] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[09:19:56.535] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[09:19:58.808] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[09:20:01.081] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[09:20:03.354] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[09:20:05.627] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[09:20:07.901] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[09:20:10.175] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[09:20:12.460] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[09:20:14.736] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[09:20:17.010] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[09:20:19.283] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[09:20:21.556] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[09:20:23.830] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[09:20:26.102] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[09:20:28.377] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[09:20:30.649] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[09:20:32.922] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[09:20:35.195] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[09:20:37.468] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[09:20:39.742] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[09:20:42.016] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[09:20:44.288] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[09:20:46.561] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[09:20:48.835] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[09:20:50.355] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[09:20:52.628] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[09:20:54.901] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[09:20:57.178] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[09:20:59.452] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[09:21:01.725] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[09:21:03.244] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[09:21:05.517] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[09:21:07.791] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[09:21:10.065] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[09:21:12.339] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[09:21:14.613] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[09:21:16.886] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[09:21:19.160] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[09:21:22.184] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[09:21:25.206] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[09:21:28.231] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[09:21:31.256] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[09:21:34.280] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[09:21:37.303] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[09:21:40.327] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[09:21:43.351] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[09:21:44.871] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[09:21:46.390] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[09:21:47.910] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[09:21:49.431] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[09:21:50.950] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[09:21:52.470] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[09:21:53.991] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[09:21:55.510] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[09:21:57.030] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[09:21:58.551] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[09:22:00.070] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[09:22:01.591] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[09:22:03.111] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[09:22:04.631] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[09:22:06.151] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[09:22:07.672] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[09:22:09.945] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[09:22:12.218] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[09:22:14.493] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[09:22:16.767] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[09:22:19.040] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[09:22:21.314] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[09:22:23.587] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[09:22:25.861] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[09:22:28.135] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[09:22:30.408] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[09:22:32.682] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[09:22:34.956] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[09:22:37.229] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[09:22:39.502] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[09:22:41.777] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[09:22:44.050] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[09:22:46.324] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[09:22:48.597] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[09:22:50.871] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[09:22:53.145] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[09:22:55.418] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[09:22:57.693] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[09:22:59.968] <TB3>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[09:23:02.626] <TB3>     INFO: TBM Phase Settings: 244
[09:23:02.626] <TB3>     INFO: 400MHz Phase: 5
[09:23:02.627] <TB3>     INFO: 160MHz Phase: 7
[09:23:02.627] <TB3>     INFO: Functional Phase Area: 5
[09:23:02.629] <TB3>     INFO: Test took 268400 ms.
[09:23:02.629] <TB3>     INFO: PixTestTiming::TBMPhaseScan() done.
[09:23:02.630] <TB3>     INFO:    ----------------------------------------------------------------------
[09:23:02.630] <TB3>     INFO:    PixTestTiming::ROCDelayScan()
[09:23:02.630] <TB3>     INFO:    ----------------------------------------------------------------------
[09:23:02.630] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[09:23:05.275] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[09:23:06.795] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[09:23:09.067] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[09:23:11.338] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[09:23:13.610] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[09:23:15.881] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[09:23:18.153] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[09:23:21.553] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[09:23:23.074] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[09:23:26.099] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[09:23:27.619] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[09:23:29.139] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[09:23:30.659] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[09:23:32.180] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[09:23:33.700] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[09:23:35.220] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[09:23:36.740] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[09:23:39.763] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[09:23:41.283] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[09:23:42.802] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[09:23:44.322] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[09:23:45.841] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[09:23:47.361] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[09:23:48.880] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[09:23:50.400] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[09:23:53.424] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[09:23:55.698] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[09:23:57.971] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[09:24:00.245] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[09:24:02.518] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[09:24:04.792] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[09:24:06.312] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[09:24:07.831] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[09:24:10.855] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[09:24:12.375] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[09:24:14.648] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[09:24:16.922] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[09:24:19.195] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[09:24:21.470] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[09:24:22.990] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[09:24:24.509] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[09:24:27.533] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[09:24:29.809] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[09:24:32.081] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[09:24:34.354] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[09:24:36.627] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[09:24:38.901] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[09:24:40.421] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[09:24:41.941] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[09:24:44.966] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[09:24:47.239] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[09:24:49.514] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[09:24:51.787] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[09:24:54.060] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[09:24:56.333] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[09:24:57.853] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[09:24:59.373] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[09:25:02.397] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[09:25:03.917] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[09:25:05.437] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[09:25:06.957] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[09:25:08.478] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[09:25:09.997] <TB3>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L547> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[09:25:11.900] <TB3>     INFO: ROC Delay Settings: 228
[09:25:11.900] <TB3>     INFO: ROC Header-Trailer/Token Delay: 11
[09:25:11.900] <TB3>     INFO: ROC Port 0 Delay: 4
[09:25:11.900] <TB3>     INFO: ROC Port 1 Delay: 4
[09:25:11.900] <TB3>     INFO: Functional ROC Area: 4
[09:25:11.903] <TB3>     INFO: Test took 129273 ms.
[09:25:11.903] <TB3>     INFO: PixTestTiming::ROCDelayScan() done.
[09:25:11.903] <TB3>     INFO:    ----------------------------------------------------------------------
[09:25:11.903] <TB3>     INFO:    PixTestTiming::TimingTest()
[09:25:11.903] <TB3>     INFO:    ----------------------------------------------------------------------
[09:25:13.042] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 8000 4818 4818 4818 4818 4818 4818 4818 4818 e062 c000 a101 8000 4818 4818 4818 4818 4818 4818 4818 4818 e062 c000 
[09:25:13.042] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8040 4818 4818 4818 4818 4818 4818 4818 4818 e022 c000 a102 8040 4818 4818 4818 4818 4818 4818 4818 4818 e022 c000 
[09:25:13.042] <TB3>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 80b1 4818 4819 4818 4818 4818 4818 4819 4818 e022 c000 a103 80b1 4818 4818 4819 4818 4818 4818 4818 4818 e022 c000 
[09:25:13.042] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[09:25:27.194] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:27.194] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[09:25:41.430] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:41.430] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[09:25:55.660] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:25:55.660] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[09:26:09.805] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:26:09.806] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[09:26:23.913] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:26:23.913] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[09:26:38.024] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:26:38.024] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[09:26:52.108] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:26:52.108] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[09:27:06.198] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:06.198] <TB3>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[09:27:20.301] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:20.301] <TB3>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[09:27:34.359] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:34.736] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:34.749] <TB3>     INFO: Decoding statistics:
[09:27:34.749] <TB3>     INFO:   General information:
[09:27:34.749] <TB3>     INFO: 	 16bit words read:         240000000
[09:27:34.749] <TB3>     INFO: 	 valid events total:       20000000
[09:27:34.749] <TB3>     INFO: 	 empty events:             20000000
[09:27:34.749] <TB3>     INFO: 	 valid events with pixels: 0
[09:27:34.749] <TB3>     INFO: 	 valid pixel hits:         0
[09:27:34.749] <TB3>     INFO:   Event errors: 	           0
[09:27:34.749] <TB3>     INFO: 	 start marker:             0
[09:27:34.749] <TB3>     INFO: 	 stop marker:              0
[09:27:34.749] <TB3>     INFO: 	 overflow:                 0
[09:27:34.749] <TB3>     INFO: 	 invalid 5bit words:       0
[09:27:34.749] <TB3>     INFO: 	 invalid XOR eye diagram:  0
[09:27:34.749] <TB3>     INFO:   TBM errors: 		           0
[09:27:34.749] <TB3>     INFO: 	 flawed TBM headers:       0
[09:27:34.749] <TB3>     INFO: 	 flawed TBM trailers:      0
[09:27:34.749] <TB3>     INFO: 	 event ID mismatches:      0
[09:27:34.749] <TB3>     INFO:   ROC errors: 		           0
[09:27:34.749] <TB3>     INFO: 	 missing ROC header(s):    0
[09:27:34.749] <TB3>     INFO: 	 misplaced readback start: 0
[09:27:34.749] <TB3>     INFO:   Pixel decoding errors:	   0
[09:27:34.749] <TB3>     INFO: 	 pixel data incomplete:    0
[09:27:34.749] <TB3>     INFO: 	 pixel address:            0
[09:27:34.749] <TB3>     INFO: 	 pulse height fill bit:    0
[09:27:34.749] <TB3>     INFO: 	 buffer corruption:        0
[09:27:34.749] <TB3>     INFO:    ----------------------------------------------------------------------
[09:27:34.749] <TB3>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[09:27:34.749] <TB3>     INFO:    ----------------------------------------------------------------------
[09:27:34.749] <TB3>     INFO:    ----------------------------------------------------------------------
[09:27:34.749] <TB3>     INFO:    Read back bit status: 1
[09:27:34.749] <TB3>     INFO:    ----------------------------------------------------------------------
[09:27:34.749] <TB3>     INFO:    ----------------------------------------------------------------------
[09:27:34.749] <TB3>     INFO:    Timings are good!
[09:27:34.749] <TB3>     INFO:    ----------------------------------------------------------------------
[09:27:34.749] <TB3>     INFO: Test took 142846 ms.
[09:27:34.749] <TB3>     INFO: PixTestTiming::TimingTest() done.
[09:27:34.750] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//tbmParameters_C0a.dat
[09:27:34.750] <TB3>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//tbmParameters_C0b.dat
[09:27:34.750] <TB3>     INFO: PixTestTiming::doTest took 540524 ms.
[09:27:34.750] <TB3>     INFO: PixTestTiming::doTest() done
[09:27:34.750] <TB3>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[09:27:34.750] <TB3>     INFO: Write out TBMPhaseScan_0_V0
[09:27:34.750] <TB3>     INFO: Write out TBMPhaseScan_1_V0
[09:27:34.750] <TB3>     INFO: Write out CombinedTBMPhaseScan_V0
[09:27:34.751] <TB3>     INFO: Write out ROCDelayScan3_V0
[09:27:34.751] <TB3>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[09:27:34.751] <TB3>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[09:27:35.104] <TB3>     INFO: ######################################################################
[09:27:35.104] <TB3>     INFO: PixTestAlive::doTest()
[09:27:35.104] <TB3>     INFO: ######################################################################
[09:27:35.108] <TB3>     INFO:    ----------------------------------------------------------------------
[09:27:35.108] <TB3>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:27:35.108] <TB3>     INFO:    ----------------------------------------------------------------------
[09:27:35.109] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:27:35.454] <TB3>     INFO: Expecting 41600 events.
[09:27:39.501] <TB3>     INFO: 41600 events read in total (3332ms).
[09:27:39.502] <TB3>     INFO: Test took 4393ms.
[09:27:39.510] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:39.510] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[09:27:39.510] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[09:27:39.888] <TB3>     INFO: PixTestAlive::aliveTest() done
[09:27:39.888] <TB3>     INFO: number of dead pixels (per ROC):     0    0    0    1    0    0    0    0    0    2    0    0    0    0    0    0
[09:27:39.888] <TB3>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    1    0    0    0    0    0    2    0    0    0    0    0    0
[09:27:39.891] <TB3>     INFO:    ----------------------------------------------------------------------
[09:27:39.891] <TB3>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:27:39.891] <TB3>     INFO:    ----------------------------------------------------------------------
[09:27:39.893] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:27:40.236] <TB3>     INFO: Expecting 41600 events.
[09:27:43.199] <TB3>     INFO: 41600 events read in total (2248ms).
[09:27:43.199] <TB3>     INFO: Test took 3306ms.
[09:27:43.199] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:43.199] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[09:27:43.199] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[09:27:43.200] <TB3>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[09:27:43.604] <TB3>     INFO: PixTestAlive::maskTest() done
[09:27:43.604] <TB3>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:27:43.607] <TB3>     INFO:    ----------------------------------------------------------------------
[09:27:43.607] <TB3>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[09:27:43.607] <TB3>     INFO:    ----------------------------------------------------------------------
[09:27:43.608] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[09:27:43.955] <TB3>     INFO: Expecting 41600 events.
[09:27:48.063] <TB3>     INFO: 41600 events read in total (3393ms).
[09:27:48.064] <TB3>     INFO: Test took 4455ms.
[09:27:48.072] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:27:48.072] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[09:27:48.072] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[09:27:48.449] <TB3>     INFO: PixTestAlive::addressDecodingTest() done
[09:27:48.449] <TB3>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[09:27:48.449] <TB3>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[09:27:48.449] <TB3>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[09:27:48.460] <TB3>     INFO: ######################################################################
[09:27:48.460] <TB3>     INFO: PixTestTrim::doTest()
[09:27:48.460] <TB3>     INFO: ######################################################################
[09:27:48.463] <TB3>     INFO:    ----------------------------------------------------------------------
[09:27:48.463] <TB3>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[09:27:48.463] <TB3>     INFO:    ----------------------------------------------------------------------
[09:27:48.544] <TB3>     INFO: ---> VthrComp thr map (minimal VthrComp)
[09:27:48.544] <TB3>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:27:48.569] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:27:48.569] <TB3>     INFO:     run 1 of 1
[09:27:48.570] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:27:48.915] <TB3>     INFO: Expecting 5025280 events.
[09:28:34.232] <TB3>     INFO: 1390888 events read in total (44602ms).
[09:29:18.210] <TB3>     INFO: 2766896 events read in total (88580ms).
[09:30:02.400] <TB3>     INFO: 4155224 events read in total (132771ms).
[09:30:30.020] <TB3>     INFO: 5025280 events read in total (160390ms).
[09:30:30.065] <TB3>     INFO: Test took 161495ms.
[09:30:30.129] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:30:30.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:30:31.749] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:30:33.203] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:30:34.745] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:30:36.134] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:30:37.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:30:38.948] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:30:40.278] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:30:41.628] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:30:43.011] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:30:44.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:30:45.900] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:30:47.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:30:48.710] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:30:50.152] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:30:51.473] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:30:52.862] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 296558592
[09:30:52.866] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.8443 minThrLimit = 90.8395 minThrNLimit = 118.471 -> result = 90.8443 -> 90
[09:30:52.866] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.8337 minThrLimit = 89.833 minThrNLimit = 113.111 -> result = 89.8337 -> 89
[09:30:52.867] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.423 minThrLimit = 100.405 minThrNLimit = 129.815 -> result = 100.423 -> 100
[09:30:52.867] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.6639 minThrLimit = 98.662 minThrNLimit = 121.233 -> result = 98.6639 -> 98
[09:30:52.868] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.9169 minThrLimit = 99.8785 minThrNLimit = 125.297 -> result = 99.9169 -> 99
[09:30:52.868] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.5854 minThrLimit = 91.5385 minThrNLimit = 114.984 -> result = 91.5854 -> 91
[09:30:52.868] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 86.5156 minThrLimit = 86.5022 minThrNLimit = 106.705 -> result = 86.5156 -> 86
[09:30:52.869] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.8039 minThrLimit = 88.7287 minThrNLimit = 111.705 -> result = 88.8039 -> 88
[09:30:52.869] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.5179 minThrLimit = 94.4997 minThrNLimit = 117.127 -> result = 94.5179 -> 94
[09:30:52.870] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 114.714 minThrLimit = 114.711 minThrNLimit = 141.222 -> result = 114.714 -> 114
[09:30:52.870] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.678 minThrLimit = 100.661 minThrNLimit = 127.704 -> result = 100.678 -> 100
[09:30:52.871] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.0726 minThrLimit = 90.0724 minThrNLimit = 113.558 -> result = 90.0726 -> 90
[09:30:52.871] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 104.544 minThrLimit = 104.359 minThrNLimit = 131.157 -> result = 104.544 -> 104
[09:30:52.871] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 103.13 minThrLimit = 103.088 minThrNLimit = 129.303 -> result = 103.13 -> 103
[09:30:52.872] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 82.8154 minThrLimit = 82.8126 minThrNLimit = 103.491 -> result = 82.8154 -> 82
[09:30:52.872] <TB3>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.1144 minThrLimit = 96.1099 minThrNLimit = 119.779 -> result = 96.1144 -> 96
[09:30:52.872] <TB3>     INFO: ROC 0 VthrComp = 90
[09:30:52.873] <TB3>     INFO: ROC 1 VthrComp = 89
[09:30:52.873] <TB3>     INFO: ROC 2 VthrComp = 100
[09:30:52.873] <TB3>     INFO: ROC 3 VthrComp = 98
[09:30:52.873] <TB3>     INFO: ROC 4 VthrComp = 99
[09:30:52.873] <TB3>     INFO: ROC 5 VthrComp = 91
[09:30:52.873] <TB3>     INFO: ROC 6 VthrComp = 86
[09:30:52.874] <TB3>     INFO: ROC 7 VthrComp = 88
[09:30:52.874] <TB3>     INFO: ROC 8 VthrComp = 94
[09:30:52.874] <TB3>     INFO: ROC 9 VthrComp = 114
[09:30:52.874] <TB3>     INFO: ROC 10 VthrComp = 100
[09:30:52.874] <TB3>     INFO: ROC 11 VthrComp = 90
[09:30:52.874] <TB3>     INFO: ROC 12 VthrComp = 104
[09:30:52.874] <TB3>     INFO: ROC 13 VthrComp = 103
[09:30:52.875] <TB3>     INFO: ROC 14 VthrComp = 82
[09:30:52.875] <TB3>     INFO: ROC 15 VthrComp = 96
[09:30:52.875] <TB3>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[09:30:52.875] <TB3>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[09:30:52.894] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:30:52.894] <TB3>     INFO:     run 1 of 1
[09:30:52.895] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:30:53.238] <TB3>     INFO: Expecting 5025280 events.
[09:31:29.230] <TB3>     INFO: 885616 events read in total (35272ms).
[09:32:04.684] <TB3>     INFO: 1770152 events read in total (70726ms).
[09:32:40.843] <TB3>     INFO: 2654352 events read in total (106886ms).
[09:33:16.027] <TB3>     INFO: 3529464 events read in total (142069ms).
[09:33:51.590] <TB3>     INFO: 4400104 events read in total (177632ms).
[09:34:17.217] <TB3>     INFO: 5025280 events read in total (203259ms).
[09:34:17.350] <TB3>     INFO: Test took 204456ms.
[09:34:17.596] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:34:18.018] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:34:19.673] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:34:21.327] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:34:22.975] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:34:24.642] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:34:26.277] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:34:27.931] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:34:29.583] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:34:31.231] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:34:32.880] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:34:34.612] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:34:36.268] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:34:37.917] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:34:39.591] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:34:41.263] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:34:42.958] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:34:44.637] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275349504
[09:34:44.640] <TB3>     INFO:    roc 0 with ID = 0  has maximal Vcal 57.233 for pixel 11/7 mean/min/max = 45.6941/34.1316/57.2566
[09:34:44.640] <TB3>     INFO:    roc 1 with ID = 1  has maximal Vcal 60.0584 for pixel 0/22 mean/min/max = 46.9415/33.823/60.0599
[09:34:44.641] <TB3>     INFO:    roc 2 with ID = 2  has maximal Vcal 56.6327 for pixel 36/68 mean/min/max = 44.1941/31.7199/56.6683
[09:34:44.641] <TB3>     INFO:    roc 3 with ID = 3  has maximal Vcal 60.8595 for pixel 7/79 mean/min/max = 46.298/31.624/60.9719
[09:34:44.642] <TB3>     INFO:    roc 4 with ID = 4  has maximal Vcal 55.6496 for pixel 0/21 mean/min/max = 43.9478/32.2444/55.6512
[09:34:44.642] <TB3>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.9956 for pixel 8/2 mean/min/max = 45.7177/33.143/58.2925
[09:34:44.642] <TB3>     INFO:    roc 6 with ID = 6  has maximal Vcal 55.4125 for pixel 51/1 mean/min/max = 44.0182/32.466/55.5703
[09:34:44.643] <TB3>     INFO:    roc 7 with ID = 7  has maximal Vcal 56.4524 for pixel 8/72 mean/min/max = 45.5852/34.691/56.4794
[09:34:44.643] <TB3>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.2592 for pixel 8/79 mean/min/max = 44.8256/33.3322/56.3189
[09:34:44.643] <TB3>     INFO:    roc 9 with ID = 9  has maximal Vcal 60.3684 for pixel 17/79 mean/min/max = 46.0376/31.5382/60.5369
[09:34:44.644] <TB3>     INFO:    roc 10 with ID = 10  has maximal Vcal 55.6086 for pixel 3/17 mean/min/max = 44.3847/32.7722/55.9972
[09:34:44.644] <TB3>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.6497 for pixel 20/1 mean/min/max = 44.4685/34.1808/54.7562
[09:34:44.644] <TB3>     INFO:    roc 12 with ID = 12  has maximal Vcal 60.0282 for pixel 9/0 mean/min/max = 47.1005/34.1701/60.031
[09:34:44.645] <TB3>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.0915 for pixel 0/5 mean/min/max = 44.2641/31.8412/56.687
[09:34:44.645] <TB3>     INFO:    roc 14 with ID = 14  has maximal Vcal 59.5079 for pixel 4/16 mean/min/max = 46.4262/33.2661/59.5863
[09:34:44.646] <TB3>     INFO:    roc 15 with ID = 15  has maximal Vcal 54.541 for pixel 0/9 mean/min/max = 43.5256/32.4602/54.5911
[09:34:44.646] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[09:34:44.778] <TB3>     INFO: Expecting 411648 events.
[09:34:52.387] <TB3>     INFO: 411648 events read in total (6894ms).
[09:34:52.394] <TB3>     INFO: Expecting 411648 events.
[09:34:59.948] <TB3>     INFO: 411648 events read in total (6892ms).
[09:34:59.957] <TB3>     INFO: Expecting 411648 events.
[09:35:07.649] <TB3>     INFO: 411648 events read in total (7027ms).
[09:35:07.661] <TB3>     INFO: Expecting 411648 events.
[09:35:15.205] <TB3>     INFO: 411648 events read in total (6892ms).
[09:35:15.220] <TB3>     INFO: Expecting 411648 events.
[09:35:22.796] <TB3>     INFO: 411648 events read in total (6913ms).
[09:35:22.813] <TB3>     INFO: Expecting 411648 events.
[09:35:30.381] <TB3>     INFO: 411648 events read in total (6911ms).
[09:35:30.401] <TB3>     INFO: Expecting 411648 events.
[09:35:37.964] <TB3>     INFO: 411648 events read in total (6912ms).
[09:35:37.985] <TB3>     INFO: Expecting 411648 events.
[09:35:45.565] <TB3>     INFO: 411648 events read in total (6926ms).
[09:35:45.590] <TB3>     INFO: Expecting 411648 events.
[09:35:53.163] <TB3>     INFO: 411648 events read in total (6927ms).
[09:35:53.190] <TB3>     INFO: Expecting 411648 events.
[09:36:00.699] <TB3>     INFO: 411648 events read in total (6862ms).
[09:36:00.726] <TB3>     INFO: Expecting 411648 events.
[09:36:08.258] <TB3>     INFO: 411648 events read in total (6879ms).
[09:36:08.290] <TB3>     INFO: Expecting 411648 events.
[09:36:15.989] <TB3>     INFO: 411648 events read in total (7056ms).
[09:36:16.022] <TB3>     INFO: Expecting 411648 events.
[09:36:23.618] <TB3>     INFO: 411648 events read in total (6963ms).
[09:36:23.654] <TB3>     INFO: Expecting 411648 events.
[09:36:31.173] <TB3>     INFO: 411648 events read in total (6882ms).
[09:36:31.211] <TB3>     INFO: Expecting 411648 events.
[09:36:38.852] <TB3>     INFO: 411648 events read in total (6999ms).
[09:36:38.894] <TB3>     INFO: Expecting 411648 events.
[09:36:46.467] <TB3>     INFO: 411648 events read in total (6945ms).
[09:36:46.511] <TB3>     INFO: Test took 121865ms.
[09:36:47.030] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2527 < 35 for itrim = 109; old thr = 33.9727 ... break
[09:36:47.063] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1642 < 35 for itrim = 105; old thr = 34.8286 ... break
[09:36:47.116] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1441 < 35 for itrim = 123; old thr = 34.8022 ... break
[09:36:47.144] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3499 < 35 for itrim = 111; old thr = 29.491 ... break
[09:36:47.179] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.119 < 35 for itrim+1 = 100; old thr = 34.9385 ... break
[09:36:47.214] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4544 < 35 for itrim = 109; old thr = 33.069 ... break
[09:36:47.248] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0059 < 35 for itrim = 96; old thr = 33.0732 ... break
[09:36:47.285] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0979 < 35 for itrim = 104; old thr = 34.5271 ... break
[09:36:47.319] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3069 < 35 for itrim = 101; old thr = 34.493 ... break
[09:36:47.342] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1025 < 35 for itrim = 99; old thr = 33.9577 ... break
[09:36:47.381] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4045 < 35 for itrim+1 = 95; old thr = 34.6974 ... break
[09:36:47.427] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2459 < 35 for itrim = 108; old thr = 34.251 ... break
[09:36:47.463] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2943 < 35 for itrim = 111; old thr = 33.6846 ... break
[09:36:47.490] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5492 < 35 for itrim+1 = 86; old thr = 34.7936 ... break
[09:36:47.529] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.979 < 35 for itrim = 112; old thr = 33.8916 ... break
[09:36:47.567] <TB3>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0754 < 35 for itrim = 102; old thr = 34.3088 ... break
[09:36:47.642] <TB3>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[09:36:47.653] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:36:47.653] <TB3>     INFO:     run 1 of 1
[09:36:47.654] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:36:47.998] <TB3>     INFO: Expecting 5025280 events.
[09:37:23.167] <TB3>     INFO: 869536 events read in total (34454ms).
[09:37:58.609] <TB3>     INFO: 1738080 events read in total (69896ms).
[09:38:33.787] <TB3>     INFO: 2607248 events read in total (105074ms).
[09:39:09.079] <TB3>     INFO: 3466040 events read in total (140366ms).
[09:39:44.146] <TB3>     INFO: 4320120 events read in total (175434ms).
[09:40:12.853] <TB3>     INFO: 5025280 events read in total (204140ms).
[09:40:12.945] <TB3>     INFO: Test took 205292ms.
[09:40:13.145] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:40:13.544] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:40:15.128] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:40:16.737] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:40:18.329] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:40:19.947] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:40:21.557] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:40:23.167] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:40:24.760] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:40:26.315] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:40:27.901] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:40:29.540] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:40:31.104] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:40:32.667] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:40:34.253] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:40:35.812] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:40:37.409] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:40:38.985] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 270233600
[09:40:38.987] <TB3>     INFO: ---> TrimStepCorr4 extremal thresholds: 11.169811 .. 51.724815
[09:40:39.065] <TB3>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 1 .. 61 (-1/-1) hits flags = 528 (plus default)
[09:40:39.076] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:40:39.076] <TB3>     INFO:     run 1 of 1
[09:40:39.076] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:40:39.426] <TB3>     INFO: Expecting 2030080 events.
[09:41:20.495] <TB3>     INFO: 1145104 events read in total (40354ms).
[09:41:52.206] <TB3>     INFO: 2030080 events read in total (72065ms).
[09:41:52.230] <TB3>     INFO: Test took 73154ms.
[09:41:52.275] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:41:52.386] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:41:53.416] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:41:54.453] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:41:55.503] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:41:56.524] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:41:57.545] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:41:58.570] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:41:59.592] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:42:00.610] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:42:01.629] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:42:02.646] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:42:03.668] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:42:04.688] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:42:05.705] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:42:06.724] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:42:07.746] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:42:08.769] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 221913088
[09:42:08.850] <TB3>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.018598 .. 46.031771
[09:42:08.929] <TB3>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 56 (-1/-1) hits flags = 528 (plus default)
[09:42:08.940] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:42:08.940] <TB3>     INFO:     run 1 of 1
[09:42:08.940] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:42:09.288] <TB3>     INFO: Expecting 1597440 events.
[09:42:50.072] <TB3>     INFO: 1121472 events read in total (40070ms).
[09:43:09.464] <TB3>     INFO: 1597440 events read in total (59462ms).
[09:43:09.499] <TB3>     INFO: Test took 60559ms.
[09:43:09.568] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:43:09.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:43:10.940] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:43:11.973] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:43:13.001] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:43:14.034] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:43:15.069] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:43:16.093] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:43:17.115] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:43:18.138] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:43:19.170] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:43:20.185] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:43:21.197] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:43:22.209] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:43:23.217] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:43:24.224] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:43:25.225] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:43:26.233] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 220839936
[09:43:26.314] <TB3>     INFO: ---> TrimStepCorr1a extremal thresholds: 24.472409 .. 41.777727
[09:43:26.388] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 14 .. 51 (-1/-1) hits flags = 528 (plus default)
[09:43:26.399] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:43:26.399] <TB3>     INFO:     run 1 of 1
[09:43:26.399] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:43:26.741] <TB3>     INFO: Expecting 1264640 events.
[09:44:08.262] <TB3>     INFO: 1138136 events read in total (40806ms).
[09:44:13.006] <TB3>     INFO: 1264640 events read in total (45550ms).
[09:44:13.019] <TB3>     INFO: Test took 46620ms.
[09:44:13.053] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:44:13.121] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:44:14.065] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:44:15.004] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:44:15.943] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:44:16.879] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:44:17.820] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:44:18.756] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:44:19.694] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:44:20.635] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:44:21.574] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:44:22.509] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:44:23.448] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:44:24.385] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:44:25.320] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:44:26.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:44:27.194] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:44:28.136] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 220839936
[09:44:28.218] <TB3>     INFO: ---> TrimStepCorr1b extremal thresholds: 25.806277 .. 41.777727
[09:44:28.298] <TB3>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 15 .. 51 (-1/-1) hits flags = 528 (plus default)
[09:44:28.309] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:44:28.309] <TB3>     INFO:     run 1 of 1
[09:44:28.309] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:44:28.659] <TB3>     INFO: Expecting 1231360 events.
[09:45:09.256] <TB3>     INFO: 1127672 events read in total (39882ms).
[09:45:13.226] <TB3>     INFO: 1231360 events read in total (43852ms).
[09:45:13.239] <TB3>     INFO: Test took 44931ms.
[09:45:13.270] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:45:13.338] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:45:14.275] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:45:15.205] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:45:16.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:45:17.075] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:45:18.014] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:45:18.950] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:45:19.884] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:45:20.815] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:45:21.750] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:45:22.681] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:45:23.614] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:45:24.546] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:45:25.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:45:26.412] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:45:27.342] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:45:28.278] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306122752
[09:45:28.361] <TB3>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[09:45:28.361] <TB3>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[09:45:28.372] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 8
[09:45:28.372] <TB3>     INFO:     run 1 of 1
[09:45:28.372] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:45:28.715] <TB3>     INFO: Expecting 1364480 events.
[09:46:08.530] <TB3>     INFO: 1075696 events read in total (39100ms).
[09:46:19.053] <TB3>     INFO: 1364480 events read in total (49623ms).
[09:46:19.078] <TB3>     INFO: Test took 50706ms.
[09:46:19.118] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:46:19.201] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:46:20.187] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:46:21.165] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:46:22.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:46:23.117] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:46:24.093] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:46:25.072] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:46:26.050] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:46:27.028] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:46:28.004] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:46:28.974] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:46:29.953] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:46:30.934] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:46:31.909] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:46:32.886] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:46:33.860] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:46:34.847] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 358600704
[09:46:34.879] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C0.dat
[09:46:34.879] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C1.dat
[09:46:34.880] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C2.dat
[09:46:34.880] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C3.dat
[09:46:34.880] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C4.dat
[09:46:34.880] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C5.dat
[09:46:34.880] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C6.dat
[09:46:34.880] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C7.dat
[09:46:34.880] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C8.dat
[09:46:34.880] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C9.dat
[09:46:34.881] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C10.dat
[09:46:34.881] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C11.dat
[09:46:34.881] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C12.dat
[09:46:34.881] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C13.dat
[09:46:34.881] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C14.dat
[09:46:34.881] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C15.dat
[09:46:34.881] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C0.dat
[09:46:34.889] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C1.dat
[09:46:34.896] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C2.dat
[09:46:34.903] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C3.dat
[09:46:34.910] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C4.dat
[09:46:34.916] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C5.dat
[09:46:34.923] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C6.dat
[09:46:34.930] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C7.dat
[09:46:34.937] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C8.dat
[09:46:34.944] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C9.dat
[09:46:34.951] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C10.dat
[09:46:34.957] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C11.dat
[09:46:34.964] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C12.dat
[09:46:34.971] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C13.dat
[09:46:34.978] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C14.dat
[09:46:34.984] <TB3>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//trimParameters35_C15.dat
[09:46:34.991] <TB3>     INFO: PixTestTrim::trimTest() done
[09:46:34.991] <TB3>     INFO: vtrim:     109 105 123 111 100 109  96 104 101  99  95 108 111  86 112 102 
[09:46:34.991] <TB3>     INFO: vthrcomp:   90  89 100  98  99  91  86  88  94 114 100  90 104 103  82  96 
[09:46:34.991] <TB3>     INFO: vcal mean:  35.03  35.03  35.00  34.94  34.95  34.97  35.06  35.03  35.00  34.96  34.98  35.04  35.02  35.00  35.02  34.99 
[09:46:34.991] <TB3>     INFO: vcal RMS:    0.78   0.80   0.83   1.02   0.79   0.82   0.80   0.78   0.77   1.19   0.78   0.78   0.85   0.82   0.84   0.79 
[09:46:34.991] <TB3>     INFO: bits mean:   9.25   8.62  10.23   9.43   9.98   9.42   9.82   9.29   9.44   9.18   9.79   9.85   8.96   9.45   9.59  10.18 
[09:46:34.991] <TB3>     INFO: bits RMS:    2.56   2.78   2.44   2.74   2.56   2.61   2.60   2.46   2.67   2.86   2.58   2.33   2.54   2.86   2.50   2.47 
[09:46:35.002] <TB3>     INFO:    ----------------------------------------------------------------------
[09:46:35.002] <TB3>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[09:46:35.002] <TB3>     INFO:    ----------------------------------------------------------------------
[09:46:35.005] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[09:46:35.005] <TB3>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[09:46:35.016] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:46:35.016] <TB3>     INFO:     run 1 of 1
[09:46:35.016] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:46:35.359] <TB3>     INFO: Expecting 4160000 events.
[09:47:21.818] <TB3>     INFO: 1133890 events read in total (45744ms).
[09:48:07.648] <TB3>     INFO: 2256835 events read in total (91574ms).
[09:48:52.867] <TB3>     INFO: 3366810 events read in total (136793ms).
[09:49:27.124] <TB3>     INFO: 4160000 events read in total (171050ms).
[09:49:27.212] <TB3>     INFO: Test took 172196ms.
[09:49:27.375] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:49:27.662] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:49:29.554] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:49:31.442] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:49:33.310] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:49:35.184] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:49:37.048] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:49:38.891] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:49:40.802] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:49:42.650] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:49:44.508] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:49:46.348] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:49:48.217] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:49:50.106] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:49:51.964] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:49:53.859] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:49:55.780] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:49:57.652] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 342470656
[09:49:57.654] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[09:49:57.727] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[09:49:57.727] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 189 (-1/-1) hits flags = 528 (plus default)
[09:49:57.739] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:49:57.739] <TB3>     INFO:     run 1 of 1
[09:49:57.739] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:49:58.083] <TB3>     INFO: Expecting 3952000 events.
[09:50:44.386] <TB3>     INFO: 1119100 events read in total (45588ms).
[09:51:29.584] <TB3>     INFO: 2226560 events read in total (90786ms).
[09:52:14.304] <TB3>     INFO: 3319715 events read in total (135506ms).
[09:52:41.610] <TB3>     INFO: 3952000 events read in total (162812ms).
[09:52:41.677] <TB3>     INFO: Test took 163939ms.
[09:52:41.806] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:52:42.084] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:52:43.921] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:52:45.761] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:52:47.574] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:52:49.400] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:52:51.211] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:52:53.041] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:52:54.891] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:52:56.734] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:52:58.568] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:53:00.365] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:53:02.197] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:53:04.038] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:53:05.857] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:53:07.660] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:53:09.534] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:53:11.390] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 297119744
[09:53:11.391] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[09:53:11.467] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[09:53:11.467] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 177 (-1/-1) hits flags = 528 (plus default)
[09:53:11.478] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:53:11.478] <TB3>     INFO:     run 1 of 1
[09:53:11.478] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:53:11.822] <TB3>     INFO: Expecting 3702400 events.
[09:53:59.039] <TB3>     INFO: 1155890 events read in total (46502ms).
[09:54:44.878] <TB3>     INFO: 2295110 events read in total (92341ms).
[09:55:29.540] <TB3>     INFO: 3421825 events read in total (137003ms).
[09:55:41.094] <TB3>     INFO: 3702400 events read in total (148557ms).
[09:55:41.146] <TB3>     INFO: Test took 149667ms.
[09:55:41.256] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:55:41.491] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:55:43.259] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:55:45.034] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:55:46.783] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:55:48.519] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:55:50.262] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:55:52.039] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:55:53.822] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:55:55.588] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:55:57.364] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:55:59.085] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:56:00.866] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:56:02.648] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:56:04.389] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:56:06.124] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:56:07.932] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:56:09.733] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 319983616
[09:56:09.735] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[09:56:09.808] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[09:56:09.809] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 179 (-1/-1) hits flags = 528 (plus default)
[09:56:09.820] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:56:09.820] <TB3>     INFO:     run 1 of 1
[09:56:09.820] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:56:10.163] <TB3>     INFO: Expecting 3744000 events.
[09:56:56.963] <TB3>     INFO: 1148310 events read in total (46085ms).
[09:57:46.108] <TB3>     INFO: 2281635 events read in total (95230ms).
[09:58:31.708] <TB3>     INFO: 3402600 events read in total (140830ms).
[09:58:45.842] <TB3>     INFO: 3744000 events read in total (154964ms).
[09:58:45.904] <TB3>     INFO: Test took 156084ms.
[09:58:46.025] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[09:58:46.266] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[09:58:48.115] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[09:58:49.949] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[09:58:51.763] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[09:58:53.562] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[09:58:55.360] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[09:58:57.191] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[09:58:59.046] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[09:59:00.896] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[09:59:02.757] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[09:59:04.568] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[09:59:06.444] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[09:59:08.327] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[09:59:10.192] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[09:59:12.044] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[09:59:13.967] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[09:59:15.876] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 299782144
[09:59:15.877] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[09:59:15.951] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[09:59:15.951] <TB3>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 176 (-1/-1) hits flags = 528 (plus default)
[09:59:15.963] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[09:59:15.963] <TB3>     INFO:     run 1 of 1
[09:59:15.963] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[09:59:16.306] <TB3>     INFO: Expecting 3681600 events.
[10:00:04.371] <TB3>     INFO: 1158265 events read in total (47350ms).
[10:00:50.444] <TB3>     INFO: 2300065 events read in total (93423ms).
[10:01:36.562] <TB3>     INFO: 3429225 events read in total (139541ms).
[10:01:47.038] <TB3>     INFO: 3681600 events read in total (150017ms).
[10:01:47.099] <TB3>     INFO: Test took 151136ms.
[10:01:47.216] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:01:47.447] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:01:49.218] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:01:51.001] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:01:52.758] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:01:54.503] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:01:56.251] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:01:58.026] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:01:59.821] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:02:01.617] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:02:03.410] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:02:05.123] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:02:06.905] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:02:08.710] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:02:10.466] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:02:12.207] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:02:14.017] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:02:15.815] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 297119744
[10:02:15.816] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.59916, thr difference RMS: 1.39737
[10:02:15.818] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.94182, thr difference RMS: 1.4993
[10:02:15.818] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 7.60929, thr difference RMS: 1.44858
[10:02:15.818] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 10.4422, thr difference RMS: 1.32346
[10:02:15.818] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.09311, thr difference RMS: 1.54455
[10:02:15.819] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.49696, thr difference RMS: 1.44097
[10:02:15.819] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.75035, thr difference RMS: 1.26603
[10:02:15.819] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 9.19926, thr difference RMS: 1.45629
[10:02:15.819] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 8.422, thr difference RMS: 1.61466
[10:02:15.820] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 10.9318, thr difference RMS: 1.48345
[10:02:15.820] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.9274, thr difference RMS: 1.585
[10:02:15.820] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.71096, thr difference RMS: 1.25384
[10:02:15.820] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.3097, thr difference RMS: 1.36716
[10:02:15.821] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.33385, thr difference RMS: 1.68293
[10:02:15.821] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.29972, thr difference RMS: 1.25678
[10:02:15.821] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 7.87968, thr difference RMS: 1.6636
[10:02:15.821] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.59498, thr difference RMS: 1.40951
[10:02:15.821] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.86803, thr difference RMS: 1.49125
[10:02:15.822] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 7.57129, thr difference RMS: 1.42532
[10:02:15.822] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 10.4015, thr difference RMS: 1.32555
[10:02:15.822] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.04609, thr difference RMS: 1.52544
[10:02:15.822] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.48643, thr difference RMS: 1.43869
[10:02:15.822] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.72999, thr difference RMS: 1.26817
[10:02:15.823] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 9.13012, thr difference RMS: 1.44824
[10:02:15.823] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 8.3928, thr difference RMS: 1.60226
[10:02:15.823] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 11.0578, thr difference RMS: 1.45183
[10:02:15.823] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.97252, thr difference RMS: 1.57432
[10:02:15.823] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.6632, thr difference RMS: 1.26859
[10:02:15.824] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.2758, thr difference RMS: 1.34727
[10:02:15.824] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.42112, thr difference RMS: 1.68337
[10:02:15.824] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.3978, thr difference RMS: 1.24491
[10:02:15.824] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 7.78725, thr difference RMS: 1.66005
[10:02:15.825] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.70466, thr difference RMS: 1.40456
[10:02:15.825] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.99834, thr difference RMS: 1.46435
[10:02:15.825] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 7.59828, thr difference RMS: 1.43219
[10:02:15.825] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 10.4254, thr difference RMS: 1.3441
[10:02:15.825] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.07551, thr difference RMS: 1.5528
[10:02:15.826] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.52981, thr difference RMS: 1.39512
[10:02:15.826] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.89698, thr difference RMS: 1.27536
[10:02:15.826] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 9.11688, thr difference RMS: 1.44449
[10:02:15.826] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.50028, thr difference RMS: 1.57027
[10:02:15.826] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 11.1988, thr difference RMS: 1.4542
[10:02:15.827] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.11495, thr difference RMS: 1.55624
[10:02:15.827] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.66299, thr difference RMS: 1.25014
[10:02:15.827] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.3416, thr difference RMS: 1.35314
[10:02:15.827] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.59779, thr difference RMS: 1.70585
[10:02:15.827] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.63292, thr difference RMS: 1.24943
[10:02:15.828] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 7.82439, thr difference RMS: 1.66594
[10:02:15.828] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.82296, thr difference RMS: 1.40143
[10:02:15.828] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.18074, thr difference RMS: 1.46041
[10:02:15.828] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 7.68126, thr difference RMS: 1.42927
[10:02:15.829] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 10.4521, thr difference RMS: 1.33768
[10:02:15.829] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.13809, thr difference RMS: 1.54926
[10:02:15.829] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.56218, thr difference RMS: 1.41
[10:02:15.829] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.87946, thr difference RMS: 1.26698
[10:02:15.829] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 9.14617, thr difference RMS: 1.4332
[10:02:15.830] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.55321, thr difference RMS: 1.58858
[10:02:15.830] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 11.267, thr difference RMS: 1.4409
[10:02:15.830] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.37636, thr difference RMS: 1.55107
[10:02:15.830] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.70211, thr difference RMS: 1.23625
[10:02:15.831] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.3935, thr difference RMS: 1.35157
[10:02:15.831] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.75387, thr difference RMS: 1.67765
[10:02:15.831] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.72818, thr difference RMS: 1.22537
[10:02:15.831] <TB3>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 7.84296, thr difference RMS: 1.64631
[10:02:15.941] <TB3>     INFO: PixTestTrim::trimBitTest() done 
[10:02:15.943] <TB3>     INFO: PixTestTrim::doTest() done, duration: 2067 seconds
[10:02:15.943] <TB3>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[10:02:16.652] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[10:02:16.653] <TB3>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[10:02:16.656] <TB3>     INFO: ######################################################################
[10:02:16.656] <TB3>     INFO: PixTestScurves::doTest() ntrig = 200
[10:02:16.656] <TB3>     INFO: ######################################################################
[10:02:16.656] <TB3>     INFO:    ----------------------------------------------------------------------
[10:02:16.656] <TB3>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[10:02:16.657] <TB3>     INFO:    ----------------------------------------------------------------------
[10:02:16.657] <TB3>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[10:02:16.668] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 200
[10:02:16.668] <TB3>     INFO:     run 1 of 1
[10:02:16.669] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:02:17.011] <TB3>     INFO: Expecting 59072000 events.
[10:02:46.502] <TB3>     INFO: 1073600 events read in total (28777ms).
[10:03:15.278] <TB3>     INFO: 2142400 events read in total (57553ms).
[10:03:43.886] <TB3>     INFO: 3212800 events read in total (86161ms).
[10:04:12.478] <TB3>     INFO: 4283600 events read in total (114753ms).
[10:04:40.912] <TB3>     INFO: 5352200 events read in total (143187ms).
[10:05:09.396] <TB3>     INFO: 6424800 events read in total (171671ms).
[10:05:37.860] <TB3>     INFO: 7494000 events read in total (200135ms).
[10:06:06.149] <TB3>     INFO: 8561800 events read in total (228424ms).
[10:06:34.758] <TB3>     INFO: 9632400 events read in total (257033ms).
[10:07:03.403] <TB3>     INFO: 10702600 events read in total (285678ms).
[10:07:32.082] <TB3>     INFO: 11771600 events read in total (314357ms).
[10:08:00.911] <TB3>     INFO: 12844600 events read in total (343186ms).
[10:08:29.606] <TB3>     INFO: 13913000 events read in total (371881ms).
[10:08:58.102] <TB3>     INFO: 14982400 events read in total (400377ms).
[10:09:26.759] <TB3>     INFO: 16054600 events read in total (429034ms).
[10:09:55.330] <TB3>     INFO: 17123400 events read in total (457606ms).
[10:10:23.979] <TB3>     INFO: 18194800 events read in total (486254ms).
[10:10:52.375] <TB3>     INFO: 19264200 events read in total (514650ms).
[10:11:20.819] <TB3>     INFO: 20332800 events read in total (543094ms).
[10:11:49.405] <TB3>     INFO: 21404200 events read in total (571680ms).
[10:12:18.131] <TB3>     INFO: 22474200 events read in total (600406ms).
[10:12:46.911] <TB3>     INFO: 23542800 events read in total (629186ms).
[10:13:15.738] <TB3>     INFO: 24614000 events read in total (658013ms).
[10:13:44.460] <TB3>     INFO: 25683400 events read in total (686735ms).
[10:14:13.263] <TB3>     INFO: 26752000 events read in total (715538ms).
[10:14:41.827] <TB3>     INFO: 27824400 events read in total (744102ms).
[10:15:10.415] <TB3>     INFO: 28893200 events read in total (772690ms).
[10:15:38.958] <TB3>     INFO: 29961400 events read in total (801233ms).
[10:16:07.390] <TB3>     INFO: 31033600 events read in total (829665ms).
[10:16:35.845] <TB3>     INFO: 32102400 events read in total (858120ms).
[10:17:04.542] <TB3>     INFO: 33171000 events read in total (886817ms).
[10:17:33.472] <TB3>     INFO: 34243600 events read in total (915747ms).
[10:18:02.387] <TB3>     INFO: 35312000 events read in total (944662ms).
[10:18:31.354] <TB3>     INFO: 36379800 events read in total (973629ms).
[10:18:59.878] <TB3>     INFO: 37450600 events read in total (1002153ms).
[10:19:28.379] <TB3>     INFO: 38520000 events read in total (1030654ms).
[10:19:57.162] <TB3>     INFO: 39588600 events read in total (1059437ms).
[10:20:26.138] <TB3>     INFO: 40658800 events read in total (1088413ms).
[10:20:55.141] <TB3>     INFO: 41728800 events read in total (1117416ms).
[10:21:23.983] <TB3>     INFO: 42797000 events read in total (1146258ms).
[10:21:52.591] <TB3>     INFO: 43867200 events read in total (1174866ms).
[10:22:21.244] <TB3>     INFO: 44937200 events read in total (1203519ms).
[10:22:49.814] <TB3>     INFO: 46005000 events read in total (1232089ms).
[10:23:18.335] <TB3>     INFO: 47072800 events read in total (1260610ms).
[10:23:46.862] <TB3>     INFO: 48145000 events read in total (1289137ms).
[10:24:15.257] <TB3>     INFO: 49213000 events read in total (1317532ms).
[10:24:43.647] <TB3>     INFO: 50280800 events read in total (1345922ms).
[10:25:12.213] <TB3>     INFO: 51350000 events read in total (1374488ms).
[10:25:41.117] <TB3>     INFO: 52420800 events read in total (1403392ms).
[10:26:09.952] <TB3>     INFO: 53488800 events read in total (1432227ms).
[10:26:38.424] <TB3>     INFO: 54557600 events read in total (1460699ms).
[10:27:07.031] <TB3>     INFO: 55628600 events read in total (1489306ms).
[10:27:35.190] <TB3>     INFO: 56697000 events read in total (1517465ms).
[10:28:03.557] <TB3>     INFO: 57764600 events read in total (1545832ms).
[10:28:31.941] <TB3>     INFO: 58836600 events read in total (1574216ms).
[10:28:38.503] <TB3>     INFO: 59072000 events read in total (1580778ms).
[10:28:38.525] <TB3>     INFO: Test took 1581856ms.
[10:28:38.584] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:28:38.720] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:28:38.720] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:39.880] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:28:39.880] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:41.040] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:28:41.040] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:42.233] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:28:42.233] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:43.419] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:28:43.419] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:44.623] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:28:44.623] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:45.786] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:28:45.786] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:46.963] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:28:46.963] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:48.143] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:28:48.143] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:49.343] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:28:49.343] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:50.538] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:28:50.539] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:51.730] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:28:51.730] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:52.928] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:28:52.929] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:54.122] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:28:54.122] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:55.309] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:28:55.309] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:56.515] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:28:56.515] <TB3>     INFO: dumping ASCII scurve output file: SCurveData
[10:28:57.709] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 491696128
[10:28:57.739] <TB3>     INFO: PixTestScurves::scurves() done 
[10:28:57.739] <TB3>     INFO: Vcal mean:  35.08  35.09  35.05  35.04  35.07  35.07  35.14  35.10  35.11  35.10  35.06  35.08  35.09  35.07  35.10  35.13 
[10:28:57.739] <TB3>     INFO: Vcal RMS:    0.66   0.67   0.71   0.93   0.68   0.69   0.66   0.64   0.64   1.10   0.66   0.65   0.71   0.67   0.73   0.68 
[10:28:57.739] <TB3>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[10:28:57.812] <TB3>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[10:28:57.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[10:28:57.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[10:28:57.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[10:28:57.812] <TB3>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[10:28:57.812] <TB3>     INFO: ######################################################################
[10:28:57.812] <TB3>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[10:28:57.812] <TB3>     INFO: ######################################################################
[10:28:57.816] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[10:28:58.168] <TB3>     INFO: Expecting 41600 events.
[10:29:02.252] <TB3>     INFO: 41600 events read in total (3352ms).
[10:29:02.253] <TB3>     INFO: Test took 4437ms.
[10:29:02.262] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:29:02.262] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66557
[10:29:02.262] <TB3>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[10:29:02.267] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [3, 4, 60] has eff 0/10
[10:29:02.267] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [3, 4, 60]
[10:29:02.268] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 46, 6] has eff 0/10
[10:29:02.268] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 46, 6]
[10:29:02.268] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [9, 46, 7] has eff 0/10
[10:29:02.268] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [9, 46, 7]
[10:29:02.272] <TB3>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 3
[10:29:02.272] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[10:29:02.272] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[10:29:02.272] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[10:29:02.610] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:29:02.956] <TB3>     INFO: Expecting 41600 events.
[10:29:06.985] <TB3>     INFO: 41600 events read in total (3314ms).
[10:29:06.986] <TB3>     INFO: Test took 4376ms.
[10:29:06.994] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:29:06.994] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[10:29:06.994] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[10:29:06.999] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 188.138
[10:29:06.999] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 188
[10:29:06.999] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.551
[10:29:06.999] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 169
[10:29:06.999] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.234
[10:29:06.999] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 179
[10:29:06.999] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.256
[10:29:06.999] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 174
[10:29:06.999] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.254
[10:29:06.999] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 179
[10:29:06.999] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.122
[10:29:06.999] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 174
[10:29:06.999] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.977
[10:29:06.000] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[10:29:06.000] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.795
[10:29:06.000] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[10:29:06.000] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.852
[10:29:06.000] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 167
[10:29:06.000] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.018
[10:29:06.000] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 179
[10:29:06.000] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.132
[10:29:06.000] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[10:29:07.000] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.613
[10:29:07.000] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[10:29:07.000] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.448
[10:29:07.001] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 185
[10:29:07.001] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.014
[10:29:07.001] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 182
[10:29:07.001] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 172.048
[10:29:07.001] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 172
[10:29:07.001] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.729
[10:29:07.001] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 184
[10:29:07.001] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[10:29:07.001] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[10:29:07.001] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[10:29:07.094] <TB3>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[10:29:07.437] <TB3>     INFO: Expecting 41600 events.
[10:29:11.507] <TB3>     INFO: 41600 events read in total (3355ms).
[10:29:11.508] <TB3>     INFO: Test took 4414ms.
[10:29:11.516] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:29:11.516] <TB3>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66557
[10:29:11.516] <TB3>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[10:29:11.520] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[10:29:11.521] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 50minph_roc = 8
[10:29:11.521] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.9342
[10:29:11.521] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 76
[10:29:11.521] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.1043
[10:29:11.521] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 56
[10:29:11.521] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.1921
[10:29:11.521] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,24] phvalue 73
[10:29:11.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.6498
[10:29:11.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,24] phvalue 73
[10:29:11.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7466
[10:29:11.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 76
[10:29:11.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.0933
[10:29:11.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 70
[10:29:11.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 87.5304
[10:29:11.522] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 88
[10:29:11.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.4011
[10:29:11.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,13] phvalue 70
[10:29:11.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 54.0034
[10:29:11.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 55
[10:29:11.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.5996
[10:29:11.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 72
[10:29:11.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.0772
[10:29:11.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 78
[10:29:11.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 77.256
[10:29:11.523] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,31] phvalue 78
[10:29:11.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.4936
[10:29:11.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,8] phvalue 73
[10:29:11.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.9967
[10:29:11.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [14 ,42] phvalue 73
[10:29:11.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 69.6615
[10:29:11.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 69
[10:29:11.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.7991
[10:29:11.524] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 80
[10:29:11.528] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 0 0
[10:29:11.933] <TB3>     INFO: Expecting 2560 events.
[10:29:12.890] <TB3>     INFO: 2560 events read in total (242ms).
[10:29:12.891] <TB3>     INFO: Test took 1363ms.
[10:29:12.891] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:12.891] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 1 1
[10:29:13.399] <TB3>     INFO: Expecting 2560 events.
[10:29:14.355] <TB3>     INFO: 2560 events read in total (241ms).
[10:29:14.355] <TB3>     INFO: Test took 1464ms.
[10:29:14.355] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:14.356] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 24, 2 2
[10:29:14.864] <TB3>     INFO: Expecting 2560 events.
[10:29:15.823] <TB3>     INFO: 2560 events read in total (243ms).
[10:29:15.824] <TB3>     INFO: Test took 1468ms.
[10:29:15.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:15.824] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 24, 3 3
[10:29:16.331] <TB3>     INFO: Expecting 2560 events.
[10:29:17.289] <TB3>     INFO: 2560 events read in total (243ms).
[10:29:17.289] <TB3>     INFO: Test took 1465ms.
[10:29:17.290] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:17.290] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 4 4
[10:29:17.797] <TB3>     INFO: Expecting 2560 events.
[10:29:18.756] <TB3>     INFO: 2560 events read in total (244ms).
[10:29:18.757] <TB3>     INFO: Test took 1467ms.
[10:29:18.757] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:18.757] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 5 5
[10:29:19.264] <TB3>     INFO: Expecting 2560 events.
[10:29:20.222] <TB3>     INFO: 2560 events read in total (243ms).
[10:29:20.222] <TB3>     INFO: Test took 1465ms.
[10:29:20.222] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:20.223] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 6 6
[10:29:20.730] <TB3>     INFO: Expecting 2560 events.
[10:29:21.688] <TB3>     INFO: 2560 events read in total (243ms).
[10:29:21.688] <TB3>     INFO: Test took 1465ms.
[10:29:21.688] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:21.688] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 13, 7 7
[10:29:22.196] <TB3>     INFO: Expecting 2560 events.
[10:29:23.154] <TB3>     INFO: 2560 events read in total (243ms).
[10:29:23.154] <TB3>     INFO: Test took 1466ms.
[10:29:23.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:23.154] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 8 8
[10:29:23.662] <TB3>     INFO: Expecting 2560 events.
[10:29:24.622] <TB3>     INFO: 2560 events read in total (245ms).
[10:29:24.622] <TB3>     INFO: Test took 1468ms.
[10:29:24.622] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:24.622] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 9 9
[10:29:25.130] <TB3>     INFO: Expecting 2560 events.
[10:29:26.090] <TB3>     INFO: 2560 events read in total (245ms).
[10:29:26.090] <TB3>     INFO: Test took 1468ms.
[10:29:26.090] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:26.091] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 10 10
[10:29:26.598] <TB3>     INFO: Expecting 2560 events.
[10:29:27.555] <TB3>     INFO: 2560 events read in total (242ms).
[10:29:27.556] <TB3>     INFO: Test took 1465ms.
[10:29:27.556] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:27.556] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 31, 11 11
[10:29:28.064] <TB3>     INFO: Expecting 2560 events.
[10:29:29.023] <TB3>     INFO: 2560 events read in total (244ms).
[10:29:29.024] <TB3>     INFO: Test took 1468ms.
[10:29:29.024] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:29.024] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 8, 12 12
[10:29:29.531] <TB3>     INFO: Expecting 2560 events.
[10:29:30.492] <TB3>     INFO: 2560 events read in total (246ms).
[10:29:30.492] <TB3>     INFO: Test took 1468ms.
[10:29:30.492] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:30.493] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 14, 42, 13 13
[10:29:30.000] <TB3>     INFO: Expecting 2560 events.
[10:29:31.959] <TB3>     INFO: 2560 events read in total (244ms).
[10:29:31.959] <TB3>     INFO: Test took 1466ms.
[10:29:31.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:31.960] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 14 14
[10:29:32.467] <TB3>     INFO: Expecting 2560 events.
[10:29:33.426] <TB3>     INFO: 2560 events read in total (244ms).
[10:29:33.426] <TB3>     INFO: Test took 1466ms.
[10:29:33.426] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:33.427] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 15 15
[10:29:33.934] <TB3>     INFO: Expecting 2560 events.
[10:29:34.892] <TB3>     INFO: 2560 events read in total (244ms).
[10:29:34.893] <TB3>     INFO: Test took 1466ms.
[10:29:34.893] <TB3>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[10:29:34.893] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC0
[10:29:34.893] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[10:29:34.894] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[10:29:34.894] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC3
[10:29:34.894] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[10:29:34.894] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC5
[10:29:34.894] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC6
[10:29:34.894] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC7
[10:29:34.894] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC8
[10:29:34.894] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[10:29:34.894] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[10:29:34.894] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[10:29:34.894] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[10:29:34.894] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC13
[10:29:34.894] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC14
[10:29:34.894] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[10:29:34.896] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:29:35.402] <TB3>     INFO: Expecting 655360 events.
[10:29:47.216] <TB3>     INFO: 655360 events read in total (11098ms).
[10:29:47.227] <TB3>     INFO: Expecting 655360 events.
[10:29:58.771] <TB3>     INFO: 655360 events read in total (10973ms).
[10:29:58.787] <TB3>     INFO: Expecting 655360 events.
[10:30:10.416] <TB3>     INFO: 655360 events read in total (11061ms).
[10:30:10.437] <TB3>     INFO: Expecting 655360 events.
[10:30:22.088] <TB3>     INFO: 655360 events read in total (11098ms).
[10:30:22.112] <TB3>     INFO: Expecting 655360 events.
[10:30:33.648] <TB3>     INFO: 655360 events read in total (10980ms).
[10:30:33.676] <TB3>     INFO: Expecting 655360 events.
[10:30:45.407] <TB3>     INFO: 655360 events read in total (11176ms).
[10:30:45.440] <TB3>     INFO: Expecting 655360 events.
[10:30:56.947] <TB3>     INFO: 655360 events read in total (10958ms).
[10:30:56.986] <TB3>     INFO: Expecting 655360 events.
[10:31:08.528] <TB3>     INFO: 655360 events read in total (11008ms).
[10:31:08.568] <TB3>     INFO: Expecting 655360 events.
[10:31:20.318] <TB3>     INFO: 655360 events read in total (11209ms).
[10:31:20.364] <TB3>     INFO: Expecting 655360 events.
[10:31:31.946] <TB3>     INFO: 655360 events read in total (11047ms).
[10:31:31.995] <TB3>     INFO: Expecting 655360 events.
[10:31:43.684] <TB3>     INFO: 655360 events read in total (11155ms).
[10:31:43.737] <TB3>     INFO: Expecting 655360 events.
[10:31:55.395] <TB3>     INFO: 655360 events read in total (11131ms).
[10:31:55.454] <TB3>     INFO: Expecting 655360 events.
[10:32:07.001] <TB3>     INFO: 655360 events read in total (11021ms).
[10:32:07.063] <TB3>     INFO: Expecting 655360 events.
[10:32:18.772] <TB3>     INFO: 655360 events read in total (11183ms).
[10:32:18.839] <TB3>     INFO: Expecting 655360 events.
[10:32:30.425] <TB3>     INFO: 655360 events read in total (11059ms).
[10:32:30.502] <TB3>     INFO: Expecting 655360 events.
[10:32:42.094] <TB3>     INFO: 655360 events read in total (11066ms).
[10:32:42.168] <TB3>     INFO: Test took 187272ms.
[10:32:42.262] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:32:42.569] <TB3>     INFO: Expecting 655360 events.
[10:32:54.418] <TB3>     INFO: 655360 events read in total (11133ms).
[10:32:54.428] <TB3>     INFO: Expecting 655360 events.
[10:33:05.963] <TB3>     INFO: 655360 events read in total (10964ms).
[10:33:05.979] <TB3>     INFO: Expecting 655360 events.
[10:33:17.673] <TB3>     INFO: 655360 events read in total (11136ms).
[10:33:17.693] <TB3>     INFO: Expecting 655360 events.
[10:33:29.238] <TB3>     INFO: 655360 events read in total (10984ms).
[10:33:29.262] <TB3>     INFO: Expecting 655360 events.
[10:33:40.799] <TB3>     INFO: 655360 events read in total (10982ms).
[10:33:40.827] <TB3>     INFO: Expecting 655360 events.
[10:33:52.540] <TB3>     INFO: 655360 events read in total (11158ms).
[10:33:52.572] <TB3>     INFO: Expecting 655360 events.
[10:34:04.055] <TB3>     INFO: 655360 events read in total (10934ms).
[10:34:04.095] <TB3>     INFO: Expecting 655360 events.
[10:34:15.659] <TB3>     INFO: 655360 events read in total (11023ms).
[10:34:15.701] <TB3>     INFO: Expecting 655360 events.
[10:34:27.423] <TB3>     INFO: 655360 events read in total (11182ms).
[10:34:27.468] <TB3>     INFO: Expecting 655360 events.
[10:34:39.044] <TB3>     INFO: 655360 events read in total (11040ms).
[10:34:39.094] <TB3>     INFO: Expecting 655360 events.
[10:34:50.799] <TB3>     INFO: 655360 events read in total (11172ms).
[10:34:50.853] <TB3>     INFO: Expecting 655360 events.
[10:35:02.418] <TB3>     INFO: 655360 events read in total (11037ms).
[10:35:02.479] <TB3>     INFO: Expecting 655360 events.
[10:35:13.995] <TB3>     INFO: 655360 events read in total (10990ms).
[10:35:14.057] <TB3>     INFO: Expecting 655360 events.
[10:35:25.799] <TB3>     INFO: 655360 events read in total (11215ms).
[10:35:25.868] <TB3>     INFO: Expecting 655360 events.
[10:35:37.419] <TB3>     INFO: 655360 events read in total (11024ms).
[10:35:37.501] <TB3>     INFO: Expecting 655360 events.
[10:35:49.235] <TB3>     INFO: 655360 events read in total (11207ms).
[10:35:49.310] <TB3>     INFO: Test took 187048ms.
[10:35:49.486] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:49.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[10:35:49.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:49.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[10:35:49.487] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:49.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[10:35:49.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:49.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[10:35:49.488] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:49.489] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[10:35:49.489] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:49.489] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[10:35:49.489] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:49.490] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[10:35:49.490] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:49.490] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[10:35:49.490] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:49.491] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[10:35:49.491] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:49.491] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[10:35:49.491] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:49.492] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[10:35:49.492] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:49.492] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[10:35:49.492] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:49.492] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[10:35:49.492] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:49.493] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[10:35:49.493] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:49.493] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[10:35:49.493] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[10:35:49.494] <TB3>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[10:35:49.494] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:49.502] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:49.510] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:49.517] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:49.525] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:49.532] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:49.539] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:49.546] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:49.553] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[10:35:49.560] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[10:35:49.568] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:49.575] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:49.582] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:49.589] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[10:35:49.596] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:49.604] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:49.611] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[10:35:49.618] <TB3>     INFO: safety margin for low PH: adding 2, margin is now 22
[10:35:49.625] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:49.632] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:49.640] <TB3>     INFO: safety margin for low PH: adding 1, margin is now 21
[10:35:49.647] <TB3>     INFO: safety margin for low PH: adding 0, margin is now 20
[10:35:49.654] <TB3>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[10:35:49.683] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C0.dat
[10:35:49.684] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C1.dat
[10:35:49.684] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C2.dat
[10:35:49.684] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C3.dat
[10:35:49.684] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C4.dat
[10:35:49.684] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C5.dat
[10:35:49.684] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C6.dat
[10:35:49.685] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C7.dat
[10:35:49.685] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C8.dat
[10:35:49.685] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C9.dat
[10:35:49.685] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C10.dat
[10:35:49.685] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C11.dat
[10:35:49.685] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C12.dat
[10:35:49.685] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C13.dat
[10:35:49.686] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C14.dat
[10:35:49.686] <TB3>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//dacParameters35_C15.dat
[10:35:50.032] <TB3>     INFO: Expecting 41600 events.
[10:35:53.852] <TB3>     INFO: 41600 events read in total (3105ms).
[10:35:53.853] <TB3>     INFO: Test took 4165ms.
[10:35:54.505] <TB3>     INFO: Expecting 41600 events.
[10:35:58.319] <TB3>     INFO: 41600 events read in total (3100ms).
[10:35:58.320] <TB3>     INFO: Test took 4159ms.
[10:35:58.976] <TB3>     INFO: Expecting 41600 events.
[10:36:02.814] <TB3>     INFO: 41600 events read in total (3123ms).
[10:36:02.815] <TB3>     INFO: Test took 4191ms.
[10:36:03.121] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:03.252] <TB3>     INFO: Expecting 2560 events.
[10:36:04.210] <TB3>     INFO: 2560 events read in total (243ms).
[10:36:04.211] <TB3>     INFO: Test took 1090ms.
[10:36:04.213] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:04.719] <TB3>     INFO: Expecting 2560 events.
[10:36:05.676] <TB3>     INFO: 2560 events read in total (242ms).
[10:36:05.676] <TB3>     INFO: Test took 1464ms.
[10:36:05.679] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:06.185] <TB3>     INFO: Expecting 2560 events.
[10:36:07.145] <TB3>     INFO: 2560 events read in total (245ms).
[10:36:07.146] <TB3>     INFO: Test took 1467ms.
[10:36:07.148] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:07.655] <TB3>     INFO: Expecting 2560 events.
[10:36:08.614] <TB3>     INFO: 2560 events read in total (245ms).
[10:36:08.614] <TB3>     INFO: Test took 1466ms.
[10:36:08.617] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:09.123] <TB3>     INFO: Expecting 2560 events.
[10:36:10.081] <TB3>     INFO: 2560 events read in total (244ms).
[10:36:10.082] <TB3>     INFO: Test took 1465ms.
[10:36:10.083] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:10.590] <TB3>     INFO: Expecting 2560 events.
[10:36:11.550] <TB3>     INFO: 2560 events read in total (245ms).
[10:36:11.551] <TB3>     INFO: Test took 1468ms.
[10:36:11.553] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:12.059] <TB3>     INFO: Expecting 2560 events.
[10:36:13.016] <TB3>     INFO: 2560 events read in total (242ms).
[10:36:13.016] <TB3>     INFO: Test took 1463ms.
[10:36:13.018] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:13.525] <TB3>     INFO: Expecting 2560 events.
[10:36:14.483] <TB3>     INFO: 2560 events read in total (243ms).
[10:36:14.483] <TB3>     INFO: Test took 1465ms.
[10:36:14.485] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:14.993] <TB3>     INFO: Expecting 2560 events.
[10:36:15.951] <TB3>     INFO: 2560 events read in total (243ms).
[10:36:15.952] <TB3>     INFO: Test took 1467ms.
[10:36:15.954] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:16.460] <TB3>     INFO: Expecting 2560 events.
[10:36:17.421] <TB3>     INFO: 2560 events read in total (246ms).
[10:36:17.422] <TB3>     INFO: Test took 1468ms.
[10:36:17.424] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:17.930] <TB3>     INFO: Expecting 2560 events.
[10:36:18.888] <TB3>     INFO: 2560 events read in total (243ms).
[10:36:18.889] <TB3>     INFO: Test took 1466ms.
[10:36:18.891] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:19.397] <TB3>     INFO: Expecting 2560 events.
[10:36:20.355] <TB3>     INFO: 2560 events read in total (243ms).
[10:36:20.356] <TB3>     INFO: Test took 1465ms.
[10:36:20.358] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:20.864] <TB3>     INFO: Expecting 2560 events.
[10:36:21.823] <TB3>     INFO: 2560 events read in total (244ms).
[10:36:21.823] <TB3>     INFO: Test took 1465ms.
[10:36:21.825] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:22.332] <TB3>     INFO: Expecting 2560 events.
[10:36:23.290] <TB3>     INFO: 2560 events read in total (243ms).
[10:36:23.291] <TB3>     INFO: Test took 1466ms.
[10:36:23.293] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:23.799] <TB3>     INFO: Expecting 2560 events.
[10:36:24.758] <TB3>     INFO: 2560 events read in total (244ms).
[10:36:24.758] <TB3>     INFO: Test took 1465ms.
[10:36:24.760] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:25.267] <TB3>     INFO: Expecting 2560 events.
[10:36:26.227] <TB3>     INFO: 2560 events read in total (244ms).
[10:36:26.228] <TB3>     INFO: Test took 1469ms.
[10:36:26.230] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:26.738] <TB3>     INFO: Expecting 2560 events.
[10:36:27.695] <TB3>     INFO: 2560 events read in total (241ms).
[10:36:27.696] <TB3>     INFO: Test took 1466ms.
[10:36:27.698] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:28.205] <TB3>     INFO: Expecting 2560 events.
[10:36:29.163] <TB3>     INFO: 2560 events read in total (244ms).
[10:36:29.164] <TB3>     INFO: Test took 1467ms.
[10:36:29.166] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:29.673] <TB3>     INFO: Expecting 2560 events.
[10:36:30.632] <TB3>     INFO: 2560 events read in total (245ms).
[10:36:30.632] <TB3>     INFO: Test took 1466ms.
[10:36:30.634] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:31.141] <TB3>     INFO: Expecting 2560 events.
[10:36:32.099] <TB3>     INFO: 2560 events read in total (243ms).
[10:36:32.099] <TB3>     INFO: Test took 1465ms.
[10:36:32.102] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:32.608] <TB3>     INFO: Expecting 2560 events.
[10:36:33.568] <TB3>     INFO: 2560 events read in total (245ms).
[10:36:33.568] <TB3>     INFO: Test took 1466ms.
[10:36:33.570] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:34.077] <TB3>     INFO: Expecting 2560 events.
[10:36:35.038] <TB3>     INFO: 2560 events read in total (246ms).
[10:36:35.038] <TB3>     INFO: Test took 1468ms.
[10:36:35.041] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:35.546] <TB3>     INFO: Expecting 2560 events.
[10:36:36.506] <TB3>     INFO: 2560 events read in total (245ms).
[10:36:36.506] <TB3>     INFO: Test took 1465ms.
[10:36:36.509] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:37.015] <TB3>     INFO: Expecting 2560 events.
[10:36:37.974] <TB3>     INFO: 2560 events read in total (244ms).
[10:36:37.975] <TB3>     INFO: Test took 1466ms.
[10:36:37.977] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:38.483] <TB3>     INFO: Expecting 2560 events.
[10:36:39.443] <TB3>     INFO: 2560 events read in total (245ms).
[10:36:39.444] <TB3>     INFO: Test took 1467ms.
[10:36:39.446] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:39.952] <TB3>     INFO: Expecting 2560 events.
[10:36:40.911] <TB3>     INFO: 2560 events read in total (244ms).
[10:36:40.912] <TB3>     INFO: Test took 1466ms.
[10:36:40.915] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:41.420] <TB3>     INFO: Expecting 2560 events.
[10:36:42.381] <TB3>     INFO: 2560 events read in total (246ms).
[10:36:42.382] <TB3>     INFO: Test took 1467ms.
[10:36:42.384] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:42.890] <TB3>     INFO: Expecting 2560 events.
[10:36:43.850] <TB3>     INFO: 2560 events read in total (245ms).
[10:36:43.850] <TB3>     INFO: Test took 1466ms.
[10:36:43.853] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:44.360] <TB3>     INFO: Expecting 2560 events.
[10:36:45.319] <TB3>     INFO: 2560 events read in total (244ms).
[10:36:45.319] <TB3>     INFO: Test took 1466ms.
[10:36:45.322] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:45.828] <TB3>     INFO: Expecting 2560 events.
[10:36:46.786] <TB3>     INFO: 2560 events read in total (243ms).
[10:36:46.786] <TB3>     INFO: Test took 1465ms.
[10:36:46.788] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:47.295] <TB3>     INFO: Expecting 2560 events.
[10:36:48.255] <TB3>     INFO: 2560 events read in total (245ms).
[10:36:48.256] <TB3>     INFO: Test took 1468ms.
[10:36:48.259] <TB3>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[10:36:48.764] <TB3>     INFO: Expecting 2560 events.
[10:36:49.723] <TB3>     INFO: 2560 events read in total (244ms).
[10:36:49.723] <TB3>     INFO: Test took 1464ms.
[10:36:50.750] <TB3>     INFO: PixTestPhOptimization::doTest() done, duration: 472 seconds
[10:36:50.750] <TB3>     INFO: PH scale (per ROC):    86  80  80  67  79  77  82  80  83  73  80  78  80  80  80  84
[10:36:50.750] <TB3>     INFO: PH offset (per ROC):  170 187 174 181 173 176 160 176 187 178 171 170 175 174 176 165
[10:36:50.922] <TB3>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[10:36:50.925] <TB3>     INFO: ######################################################################
[10:36:50.925] <TB3>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[10:36:50.925] <TB3>     INFO: ######################################################################
[10:36:50.925] <TB3>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[10:36:50.938] <TB3>     INFO: scanning low vcal = 10
[10:36:51.281] <TB3>     INFO: Expecting 41600 events.
[10:36:54.993] <TB3>     INFO: 41600 events read in total (2997ms).
[10:36:54.993] <TB3>     INFO: Test took 4055ms.
[10:36:54.995] <TB3>     INFO: scanning low vcal = 20
[10:36:55.501] <TB3>     INFO: Expecting 41600 events.
[10:36:59.216] <TB3>     INFO: 41600 events read in total (3000ms).
[10:36:59.216] <TB3>     INFO: Test took 4221ms.
[10:36:59.218] <TB3>     INFO: scanning low vcal = 30
[10:36:59.725] <TB3>     INFO: Expecting 41600 events.
[10:37:03.462] <TB3>     INFO: 41600 events read in total (3022ms).
[10:37:03.463] <TB3>     INFO: Test took 4245ms.
[10:37:03.464] <TB3>     INFO: scanning low vcal = 40
[10:37:03.967] <TB3>     INFO: Expecting 41600 events.
[10:37:08.183] <TB3>     INFO: 41600 events read in total (3501ms).
[10:37:08.183] <TB3>     INFO: Test took 4719ms.
[10:37:08.186] <TB3>     INFO: scanning low vcal = 50
[10:37:08.611] <TB3>     INFO: Expecting 41600 events.
[10:37:12.824] <TB3>     INFO: 41600 events read in total (3498ms).
[10:37:12.825] <TB3>     INFO: Test took 4639ms.
[10:37:12.834] <TB3>     INFO: scanning low vcal = 60
[10:37:13.254] <TB3>     INFO: Expecting 41600 events.
[10:37:17.460] <TB3>     INFO: 41600 events read in total (3491ms).
[10:37:17.461] <TB3>     INFO: Test took 4627ms.
[10:37:17.464] <TB3>     INFO: scanning low vcal = 70
[10:37:17.889] <TB3>     INFO: Expecting 41600 events.
[10:37:22.094] <TB3>     INFO: 41600 events read in total (3490ms).
[10:37:22.094] <TB3>     INFO: Test took 4630ms.
[10:37:22.098] <TB3>     INFO: scanning low vcal = 80
[10:37:22.523] <TB3>     INFO: Expecting 41600 events.
[10:37:26.747] <TB3>     INFO: 41600 events read in total (3508ms).
[10:37:26.748] <TB3>     INFO: Test took 4650ms.
[10:37:26.751] <TB3>     INFO: scanning low vcal = 90
[10:37:27.174] <TB3>     INFO: Expecting 41600 events.
[10:37:31.387] <TB3>     INFO: 41600 events read in total (3499ms).
[10:37:31.388] <TB3>     INFO: Test took 4637ms.
[10:37:31.392] <TB3>     INFO: scanning low vcal = 100
[10:37:31.817] <TB3>     INFO: Expecting 41600 events.
[10:37:36.164] <TB3>     INFO: 41600 events read in total (3633ms).
[10:37:36.164] <TB3>     INFO: Test took 4771ms.
[10:37:36.168] <TB3>     INFO: scanning low vcal = 110
[10:37:36.593] <TB3>     INFO: Expecting 41600 events.
[10:37:40.804] <TB3>     INFO: 41600 events read in total (3497ms).
[10:37:40.804] <TB3>     INFO: Test took 4636ms.
[10:37:40.807] <TB3>     INFO: scanning low vcal = 120
[10:37:41.232] <TB3>     INFO: Expecting 41600 events.
[10:37:45.451] <TB3>     INFO: 41600 events read in total (3504ms).
[10:37:45.452] <TB3>     INFO: Test took 4645ms.
[10:37:45.455] <TB3>     INFO: scanning low vcal = 130
[10:37:45.881] <TB3>     INFO: Expecting 41600 events.
[10:37:50.133] <TB3>     INFO: 41600 events read in total (3537ms).
[10:37:50.134] <TB3>     INFO: Test took 4679ms.
[10:37:50.137] <TB3>     INFO: scanning low vcal = 140
[10:37:50.558] <TB3>     INFO: Expecting 41600 events.
[10:37:54.808] <TB3>     INFO: 41600 events read in total (3535ms).
[10:37:54.809] <TB3>     INFO: Test took 4672ms.
[10:37:54.812] <TB3>     INFO: scanning low vcal = 150
[10:37:55.231] <TB3>     INFO: Expecting 41600 events.
[10:37:59.486] <TB3>     INFO: 41600 events read in total (3539ms).
[10:37:59.486] <TB3>     INFO: Test took 4674ms.
[10:37:59.489] <TB3>     INFO: scanning low vcal = 160
[10:37:59.912] <TB3>     INFO: Expecting 41600 events.
[10:38:04.171] <TB3>     INFO: 41600 events read in total (3544ms).
[10:38:04.172] <TB3>     INFO: Test took 4683ms.
[10:38:04.175] <TB3>     INFO: scanning low vcal = 170
[10:38:04.598] <TB3>     INFO: Expecting 41600 events.
[10:38:08.873] <TB3>     INFO: 41600 events read in total (3560ms).
[10:38:08.874] <TB3>     INFO: Test took 4699ms.
[10:38:08.879] <TB3>     INFO: scanning low vcal = 180
[10:38:09.302] <TB3>     INFO: Expecting 41600 events.
[10:38:13.585] <TB3>     INFO: 41600 events read in total (3568ms).
[10:38:13.586] <TB3>     INFO: Test took 4707ms.
[10:38:13.589] <TB3>     INFO: scanning low vcal = 190
[10:38:14.009] <TB3>     INFO: Expecting 41600 events.
[10:38:18.245] <TB3>     INFO: 41600 events read in total (3521ms).
[10:38:18.246] <TB3>     INFO: Test took 4657ms.
[10:38:18.250] <TB3>     INFO: scanning low vcal = 200
[10:38:18.672] <TB3>     INFO: Expecting 41600 events.
[10:38:22.932] <TB3>     INFO: 41600 events read in total (3545ms).
[10:38:22.933] <TB3>     INFO: Test took 4683ms.
[10:38:22.936] <TB3>     INFO: scanning low vcal = 210
[10:38:23.359] <TB3>     INFO: Expecting 41600 events.
[10:38:27.596] <TB3>     INFO: 41600 events read in total (3522ms).
[10:38:27.597] <TB3>     INFO: Test took 4661ms.
[10:38:27.600] <TB3>     INFO: scanning low vcal = 220
[10:38:28.020] <TB3>     INFO: Expecting 41600 events.
[10:38:32.261] <TB3>     INFO: 41600 events read in total (3526ms).
[10:38:32.262] <TB3>     INFO: Test took 4661ms.
[10:38:32.265] <TB3>     INFO: scanning low vcal = 230
[10:38:32.688] <TB3>     INFO: Expecting 41600 events.
[10:38:36.955] <TB3>     INFO: 41600 events read in total (3552ms).
[10:38:36.956] <TB3>     INFO: Test took 4691ms.
[10:38:36.959] <TB3>     INFO: scanning low vcal = 240
[10:38:37.379] <TB3>     INFO: Expecting 41600 events.
[10:38:41.662] <TB3>     INFO: 41600 events read in total (3567ms).
[10:38:41.663] <TB3>     INFO: Test took 4704ms.
[10:38:41.666] <TB3>     INFO: scanning low vcal = 250
[10:38:42.087] <TB3>     INFO: Expecting 41600 events.
[10:38:46.361] <TB3>     INFO: 41600 events read in total (3559ms).
[10:38:46.362] <TB3>     INFO: Test took 4696ms.
[10:38:46.366] <TB3>     INFO: scanning high vcal = 30 (= 210 in low range)
[10:38:46.787] <TB3>     INFO: Expecting 41600 events.
[10:38:51.028] <TB3>     INFO: 41600 events read in total (3526ms).
[10:38:51.029] <TB3>     INFO: Test took 4663ms.
[10:38:51.032] <TB3>     INFO: scanning high vcal = 50 (= 350 in low range)
[10:38:51.451] <TB3>     INFO: Expecting 41600 events.
[10:38:55.701] <TB3>     INFO: 41600 events read in total (3535ms).
[10:38:55.702] <TB3>     INFO: Test took 4670ms.
[10:38:55.705] <TB3>     INFO: scanning high vcal = 70 (= 490 in low range)
[10:38:56.125] <TB3>     INFO: Expecting 41600 events.
[10:39:00.373] <TB3>     INFO: 41600 events read in total (3533ms).
[10:39:00.373] <TB3>     INFO: Test took 4668ms.
[10:39:00.376] <TB3>     INFO: scanning high vcal = 90 (= 630 in low range)
[10:39:00.798] <TB3>     INFO: Expecting 41600 events.
[10:39:05.044] <TB3>     INFO: 41600 events read in total (3531ms).
[10:39:05.045] <TB3>     INFO: Test took 4669ms.
[10:39:05.049] <TB3>     INFO: scanning high vcal = 200 (= 1400 in low range)
[10:39:05.466] <TB3>     INFO: Expecting 41600 events.
[10:39:09.707] <TB3>     INFO: 41600 events read in total (3526ms).
[10:39:09.708] <TB3>     INFO: Test took 4659ms.
[10:39:10.255] <TB3>     INFO: PixTestGainPedestal::measure() done 
[10:39:10.258] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[10:39:10.258] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[10:39:10.259] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[10:39:10.259] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[10:39:10.259] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[10:39:10.259] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[10:39:10.260] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[10:39:10.260] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[10:39:10.260] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[10:39:10.260] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[10:39:10.260] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[10:39:10.261] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[10:39:10.261] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[10:39:10.261] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[10:39:10.261] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[10:39:10.261] <TB3>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[10:39:49.078] <TB3>     INFO: PixTestGainPedestal::fit() done
[10:39:49.078] <TB3>     INFO: non-linearity mean:  0.957 0.961 0.956 0.959 0.954 0.960 0.966 0.961 0.955 0.964 0.966 0.955 0.963 0.958 0.968 0.959
[10:39:49.078] <TB3>     INFO: non-linearity RMS:   0.005 0.005 0.006 0.007 0.006 0.006 0.006 0.006 0.006 0.006 0.005 0.007 0.005 0.005 0.005 0.006
[10:39:49.078] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[10:39:49.103] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[10:39:49.128] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[10:39:49.151] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[10:39:49.176] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[10:39:49.201] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[10:39:49.226] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[10:39:49.250] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[10:39:49.275] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[10:39:49.300] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[10:39:49.325] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[10:39:49.349] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[10:39:49.373] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[10:39:49.398] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[10:39:49.422] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[10:39:49.447] <TB3>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-3-43_FPIXTest-17C-Nebraska-160505-0914_2016-05-05_09h15m_1462457707//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[10:39:49.472] <TB3>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[10:39:49.472] <TB3>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[10:39:49.480] <TB3>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[10:39:49.480] <TB3>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[10:39:49.483] <TB3>     INFO: ######################################################################
[10:39:49.483] <TB3>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[10:39:49.483] <TB3>     INFO: ######################################################################
[10:39:49.486] <TB3>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[10:39:49.499] <TB3>     INFO:   dacScan split into 1 runs with ntrig = 5
[10:39:49.499] <TB3>     INFO:     run 1 of 1
[10:39:49.499] <TB3>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[10:39:49.852] <TB3>     INFO: Expecting 3120000 events.
[10:40:39.575] <TB3>     INFO: 1254245 events read in total (49007ms).
[10:41:29.009] <TB3>     INFO: 2506445 events read in total (98441ms).
[10:41:53.225] <TB3>     INFO: 3120000 events read in total (122658ms).
[10:41:53.276] <TB3>     INFO: Test took 123778ms.
[10:41:53.356] <TB3>     INFO: Fetched DAQ statistics. Counters are being reset now.
[10:41:53.494] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[10:41:54.962] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[10:41:56.408] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[10:41:57.980] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[10:41:59.459] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[10:42:00.970] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[10:42:02.449] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[10:42:03.911] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[10:42:05.347] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[10:42:06.859] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[10:42:08.476] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[10:42:10.067] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[10:42:11.536] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[10:42:13.107] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[10:42:14.643] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[10:42:16.088] <TB3>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[10:42:17.598] <TB3>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 395726848
[10:42:17.626] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[10:42:17.627] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0543, RMS = 1.07849
[10:42:17.627] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:42:17.627] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[10:42:17.627] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.7206, RMS = 1.0488
[10:42:17.627] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[10:42:17.628] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[10:42:17.628] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.1279, RMS = 1.63107
[10:42:17.628] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:42:17.628] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[10:42:17.628] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.0903, RMS = 2.48026
[10:42:17.628] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[10:42:17.629] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[10:42:17.629] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.6139, RMS = 2.08701
[10:42:17.630] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[10:42:17.630] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[10:42:17.630] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.7852, RMS = 1.88691
[10:42:17.630] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[10:42:17.631] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[10:42:17.631] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.442, RMS = 2.01131
[10:42:17.631] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[10:42:17.631] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[10:42:17.631] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 87.004, RMS = 1.90251
[10:42:17.631] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[10:42:17.633] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[10:42:17.633] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.4512, RMS = 1.38728
[10:42:17.633] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[10:42:17.633] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[10:42:17.633] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.0531, RMS = 1.51012
[10:42:17.633] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[10:42:17.634] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[10:42:17.634] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5432, RMS = 1.50074
[10:42:17.634] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[10:42:17.634] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[10:42:17.634] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0603, RMS = 1.39504
[10:42:17.634] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[10:42:17.635] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[10:42:17.635] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 70.6221, RMS = 2.12544
[10:42:17.635] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[10:42:17.635] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[10:42:17.635] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 69.9601, RMS = 2.19966
[10:42:17.635] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[10:42:17.636] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[10:42:17.636] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.9465, RMS = 1.85297
[10:42:17.636] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 85
[10:42:17.637] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[10:42:17.637] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.3544, RMS = 1.80563
[10:42:17.637] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[10:42:17.638] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[10:42:17.638] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.6321, RMS = 1.36513
[10:42:17.638] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[10:42:17.638] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[10:42:17.638] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.1449, RMS = 1.27802
[10:42:17.638] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[10:42:17.639] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[10:42:17.639] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.4109, RMS = 2.02472
[10:42:17.639] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 102
[10:42:17.639] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[10:42:17.639] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 93.1827, RMS = 1.95124
[10:42:17.639] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 103
[10:42:17.640] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[10:42:17.640] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0973, RMS = 2.01689
[10:42:17.640] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[10:42:17.640] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[10:42:17.640] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.0089, RMS = 1.92871
[10:42:17.640] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[10:42:17.641] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[10:42:17.641] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 73.7999, RMS = 1.42649
[10:42:17.641] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[10:42:17.641] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[10:42:17.641] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.1714, RMS = 1.32681
[10:42:17.641] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[10:42:17.642] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[10:42:17.642] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.5832, RMS = 1.63908
[10:42:17.642] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[10:42:17.642] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[10:42:17.642] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.886, RMS = 1.70681
[10:42:17.642] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 95
[10:42:17.643] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[10:42:17.643] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 90.9619, RMS = 1.53295
[10:42:17.643] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[10:42:17.643] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[10:42:17.643] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 89.2738, RMS = 1.76035
[10:42:17.643] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 99
[10:42:17.644] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[10:42:17.644] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 61.9751, RMS = 2.9152
[10:42:17.645] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 77
[10:42:17.645] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[10:42:17.645] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 59.9, RMS = 3.16779
[10:42:17.645] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 76
[10:42:17.646] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[10:42:17.646] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2317, RMS = 1.0548
[10:42:17.646] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[10:42:17.646] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[10:42:17.646] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.3189, RMS = 0.947681
[10:42:17.646] <TB3>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[10:42:17.649] <TB3>     INFO: PixTestBB3Map::doTest() done, duration: 148 seconds
[10:42:17.649] <TB3>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[10:42:17.649] <TB3>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[10:42:17.745] <TB3>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[10:42:17.745] <TB3>     INFO: enter test to run
[10:42:17.745] <TB3>     INFO:   test:  no parameter change
[10:42:17.746] <TB3>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 387.5mA
[10:42:17.747] <TB3>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 468.7mA
[10:42:17.747] <TB3>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.3 C
[10:42:17.747] <TB3>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[10:42:18.271] <TB3>    QUIET: Connection to board 24 closed.
[10:42:18.280] <TB3>     INFO: pXar: this is the end, my friend
[10:42:18.280] <TB3>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
