# compile vhdl design source files
vhdl xbip_utils_v3_0_10  \
"../../../../Updated DIW FPGA.ip_user_files/ipstatic/hdl/xbip_utils_v3_0_vh_rfs.vhd" \

vhdl axi_utils_v2_0_6  \
"../../../../Updated DIW FPGA.ip_user_files/ipstatic/hdl/axi_utils_v2_0_vh_rfs.vhd" \

vhdl xbip_pipe_v3_0_6  \
"../../../../Updated DIW FPGA.ip_user_files/ipstatic/hdl/xbip_pipe_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_wrapper_v3_0_4  \
"../../../../Updated DIW FPGA.ip_user_files/ipstatic/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_addsub_v3_0_6  \
"../../../../Updated DIW FPGA.ip_user_files/ipstatic/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd" \

vhdl xbip_dsp48_multadd_v3_0_6  \
"../../../../Updated DIW FPGA.ip_user_files/ipstatic/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd" \

vhdl xbip_bram18k_v3_0_6  \
"../../../../Updated DIW FPGA.ip_user_files/ipstatic/hdl/xbip_bram18k_v3_0_vh_rfs.vhd" \

vhdl mult_gen_v12_0_16  \
"../../../../Updated DIW FPGA.ip_user_files/ipstatic/hdl/mult_gen_v12_0_vh_rfs.vhd" \

vhdl floating_point_v7_1_11  \
"../../../../Updated DIW FPGA.ip_user_files/ipstatic/hdl/floating_point_v7_1_rfs.vhd" \

# Do not sort compile order
nosort
