<HTML>
<HEAD><TITLE>Lattice Synthesis Timing Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Lattice Synthesis Timing Report</big></U></B>
--------------------------------------------------------------------------------
Lattice Synthesis Timing Report, Version  
Tue Jan 17 11:04:50 2023

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Design:     TinyFPGA_A2
Constraint file:  
Report level:    verbose report, limited to 3 items per constraint
--------------------------------------------------------------------------------



================================================================================
Constraint: create_clock -period 100.000000 -name clk4 [get_nets \POPtimers/freepcounter/trigger]
            644 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 93.205ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i2  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.635ns  (59.1% logic, 40.9% route), 9 logic levels.

 Constraint Details:

      6.635ns data_path \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.205ns

 Path Details: \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i2 (from \POPtimers/freepcounter/trigger)
Route         9   e 1.632                                  \POPtimers/AdjustableFreePrecession[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_254_313_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n2568
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_254_313_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n2569
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_254_313_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n2570
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_254_313_add_1_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n1806
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_347_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n2673
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_347_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n2674
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_347_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n2675
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_347_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_131[15]
                  --------
                    6.635  (59.1% logic, 40.9% route), 9 logic levels.


Passed:  The following path meets requirements by 93.205ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i2  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.635ns  (59.1% logic, 40.9% route), 9 logic levels.

 Constraint Details:

      6.635ns data_path \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.205ns

 Path Details: \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i2 (from \POPtimers/freepcounter/trigger)
Route         9   e 1.632                                  \POPtimers/AdjustableFreePrecession[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_254_313_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n2568
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_254_313_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n2569
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_254_313_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n1807
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_347_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n2672
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_347_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n2673
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_347_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n2674
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_347_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n2675
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_347_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_131[15]
                  --------
                    6.635  (59.1% logic, 40.9% route), 9 logic levels.


Passed:  The following path meets requirements by 93.205ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3JX    CK             \POPtimers/freepcounter/count_i2  (from \POPtimers/freepcounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/freepcounter/count_i15  (to \POPtimers/freepcounter/trigger +)

   Delay:                   6.635ns  (59.1% logic, 40.9% route), 9 logic levels.

 Constraint Details:

      6.635ns data_path \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.205ns

 Path Details: \POPtimers/freepcounter/count_i2 to \POPtimers/freepcounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/freepcounter/count_i2 (from \POPtimers/freepcounter/trigger)
Route         9   e 1.632                                  \POPtimers/AdjustableFreePrecession[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/freepcounter/add_254_313_add_1_3
Route         1   e 0.020                                  \POPtimers/freepcounter/n2568
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_254_313_add_1_5
Route         1   e 0.020                                  \POPtimers/freepcounter/n2569
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_254_313_add_1_7
Route         1   e 0.020                                  \POPtimers/freepcounter/n2570
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_254_313_add_1_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n2571
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_254_313_add_1_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n1803
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/freepcounter/add_347_9
Route         1   e 0.020                                  \POPtimers/freepcounter/n2674
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/freepcounter/add_347_11
Route         1   e 0.020                                  \POPtimers/freepcounter/n2675
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/freepcounter/add_347_13
Route         1   e 0.941                                  \POPtimers/freepcounter/count_15__N_131[15]
                  --------
                    6.635  (59.1% logic, 40.9% route), 9 logic levels.

Report: 6.795 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk3 [get_nets sampled_modebutton]
            12 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 95.956ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \statemachine/state_257__i1  (from sampled_modebutton +)
   Destination:    FD1S3IX    CD             \statemachine/state_257__i1  (to sampled_modebutton +)

   Delay:                   3.884ns  (24.1% logic, 75.9% route), 2 logic levels.

 Constraint Details:

      3.884ns data_path \statemachine/state_257__i1 to \statemachine/state_257__i1 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 95.956ns

 Path Details: \statemachine/state_257__i1 to \statemachine/state_257__i1

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_257__i1 (from sampled_modebutton)
Route        11   e 1.689                                  SMstate[1]
LUT4        ---     0.493              B to Z              i1_2_lut_adj_21
Route         3   e 1.258                                  state_2__N_179
                  --------
                    3.884  (24.1% logic, 75.9% route), 2 logic levels.


Passed:  The following path meets requirements by 95.956ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \statemachine/state_257__i1  (from sampled_modebutton +)
   Destination:    FD1S3IX    CD             \statemachine/state_257__i0  (to sampled_modebutton +)

   Delay:                   3.884ns  (24.1% logic, 75.9% route), 2 logic levels.

 Constraint Details:

      3.884ns data_path \statemachine/state_257__i1 to \statemachine/state_257__i0 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 95.956ns

 Path Details: \statemachine/state_257__i1 to \statemachine/state_257__i0

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_257__i1 (from sampled_modebutton)
Route        11   e 1.689                                  SMstate[1]
LUT4        ---     0.493              B to Z              i1_2_lut_adj_21
Route         3   e 1.258                                  state_2__N_179
                  --------
                    3.884  (24.1% logic, 75.9% route), 2 logic levels.


Passed:  The following path meets requirements by 95.956ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \statemachine/state_257__i1  (from sampled_modebutton +)
   Destination:    FD1S3IX    CD             \statemachine/state_257__i2  (to sampled_modebutton +)

   Delay:                   3.884ns  (24.1% logic, 75.9% route), 2 logic levels.

 Constraint Details:

      3.884ns data_path \statemachine/state_257__i1 to \statemachine/state_257__i2 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 95.956ns

 Path Details: \statemachine/state_257__i1 to \statemachine/state_257__i2

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \statemachine/state_257__i1 (from sampled_modebutton)
Route        11   e 1.689                                  SMstate[1]
LUT4        ---     0.493              B to Z              i1_2_lut_adj_21
Route         3   e 1.258                                  state_2__N_179
                  --------
                    3.884  (24.1% logic, 75.9% route), 2 logic levels.

Report: 4.044 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk2 [get_nets \POPtimers/piecounter/trigger]
            769 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 93.101ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/piecounter/count_i2  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   6.739ns  (60.5% logic, 39.5% route), 10 logic levels.

 Constraint Details:

      6.739ns data_path \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.101ns

 Path Details: \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i2 (from \POPtimers/piecounter/trigger)
Route         7   e 1.559                                  \POPtimers/AdjustablePieOverTwo[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_250_311_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n2629
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_250_311_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n2630
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_250_311_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n2631
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_250_311_add_1_9
Route         1   e 0.020                                  \POPtimers/piecounter/n2632
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_250_311_add_1_11
Route         1   e 0.020                                  \POPtimers/piecounter/n2633
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_250_311_add_1_13
Route         1   e 0.020                                  \POPtimers/piecounter/n1661
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_348_11
Route         1   e 0.020                                  \POPtimers/piecounter/n2587
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_348_13
Route         1   e 0.020                                  \POPtimers/piecounter/n2588
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_348_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_131[15]
                  --------
                    6.739  (60.5% logic, 39.5% route), 10 logic levels.


Passed:  The following path meets requirements by 93.101ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/piecounter/count_i2  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   6.739ns  (60.5% logic, 39.5% route), 10 logic levels.

 Constraint Details:

      6.739ns data_path \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.101ns

 Path Details: \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i2 (from \POPtimers/piecounter/trigger)
Route         7   e 1.559                                  \POPtimers/AdjustablePieOverTwo[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_250_311_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n2629
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_250_311_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n2630
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_250_311_add_1_7
Route         1   e 0.020                                  \POPtimers/piecounter/n2631
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_250_311_add_1_9
Route         1   e 0.020                                  \POPtimers/piecounter/n2632
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_250_311_add_1_11
Route         1   e 0.020                                  \POPtimers/piecounter/n2633
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_250_311_add_1_13
Route         1   e 0.020                                  \POPtimers/piecounter/n2634
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_250_311_add_1_15
Route         1   e 0.020                                  \POPtimers/piecounter/n1659
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_348_13
Route         1   e 0.020                                  \POPtimers/piecounter/n2588
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_348_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_131[15]
                  --------
                    6.739  (60.5% logic, 39.5% route), 10 logic levels.


Passed:  The following path meets requirements by 93.101ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3IX    CK             \POPtimers/piecounter/count_i2  (from \POPtimers/piecounter/trigger +)
   Destination:    FD1S3IX    D              \POPtimers/piecounter/count_i15  (to \POPtimers/piecounter/trigger +)

   Delay:                   6.739ns  (60.5% logic, 39.5% route), 10 logic levels.

 Constraint Details:

      6.739ns data_path \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15 meets
    100.000ns delay constraint less
      0.160ns L_S requirement (totaling 99.840ns) by 93.101ns

 Path Details: \POPtimers/piecounter/count_i2 to \POPtimers/piecounter/count_i15

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/piecounter/count_i2 (from \POPtimers/piecounter/trigger)
Route         7   e 1.559                                  \POPtimers/AdjustablePieOverTwo[2]
A1_TO_FCO   ---     0.827           A[2] to COUT           \POPtimers/piecounter/add_250_311_add_1_3
Route         1   e 0.020                                  \POPtimers/piecounter/n2629
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_250_311_add_1_5
Route         1   e 0.020                                  \POPtimers/piecounter/n1668
A1_TO_FCO   ---     0.827           C[2] to COUT           \POPtimers/piecounter/add_348_3
Route         1   e 0.020                                  \POPtimers/piecounter/n2583
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_348_5
Route         1   e 0.020                                  \POPtimers/piecounter/n2584
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_348_7
Route         1   e 0.020                                  \POPtimers/piecounter/n2585
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_348_9
Route         1   e 0.020                                  \POPtimers/piecounter/n2586
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_348_11
Route         1   e 0.020                                  \POPtimers/piecounter/n2587
FCI_TO_FCO  ---     0.157            CIN to COUT           \POPtimers/piecounter/add_348_13
Route         1   e 0.020                                  \POPtimers/piecounter/n2588
FCI_TO_F    ---     0.598            CIN to S[2]           \POPtimers/piecounter/add_348_15
Route         1   e 0.941                                  \POPtimers/piecounter/count_15__N_131[15]
                  --------
                    6.739  (60.5% logic, 39.5% route), 10 logic levels.

Report: 6.899 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk1 [get_nets clk_2M5]
            854 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 38.677ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i15  (from clk_2M5 +)
   Destination:    FD1S3AX    D              MW_output_77  (to clk_2M5 +)

   Delay:                  11.163ns  (30.5% logic, 69.5% route), 7 logic levels.

 Constraint Details:

     11.163ns data_path \POPtimers/gatedcount_i15 to MW_output_77 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 38.677ns

 Path Details: \POPtimers/gatedcount_i15 to MW_output_77

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i15 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[15]
LUT4        ---     0.493              A to Z              \POPtimers/MW1/i1_2_lut
Route         1   e 0.941                                  \POPtimers/MW1/n6
LUT4        ---     0.493              D to Z              \POPtimers/MW1/i4_4_lut
Route         3   e 1.258                                  \POPtimers/n1941
LUT4        ---     0.493              B to Z              \POPtimers/i903_4_lut
Route         1   e 0.941                                  \POPtimers/n2812
LUT4        ---     0.493              C to Z              \POPtimers/i1_4_lut
Route         2   e 1.141                                  n2133
LUT4        ---     0.493              C to Z              i1_4_lut_adj_22
Route         1   e 0.941                                  n36
LUT4        ---     0.493              B to Z              i1_4_lut
Route         1   e 0.941                                  MW_output_N_29
                  --------
                   11.163  (30.5% logic, 69.5% route), 7 logic levels.


Passed:  The following path meets requirements by 38.677ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i13  (from clk_2M5 +)
   Destination:    FD1S3AX    D              MW_output_77  (to clk_2M5 +)

   Delay:                  11.163ns  (30.5% logic, 69.5% route), 7 logic levels.

 Constraint Details:

     11.163ns data_path \POPtimers/gatedcount_i13 to MW_output_77 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 38.677ns

 Path Details: \POPtimers/gatedcount_i13 to MW_output_77

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i13 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[13]
LUT4        ---     0.493              B to Z              \POPtimers/MW1/i1_2_lut
Route         1   e 0.941                                  \POPtimers/MW1/n6
LUT4        ---     0.493              D to Z              \POPtimers/MW1/i4_4_lut
Route         3   e 1.258                                  \POPtimers/n1941
LUT4        ---     0.493              B to Z              \POPtimers/i903_4_lut
Route         1   e 0.941                                  \POPtimers/n2812
LUT4        ---     0.493              C to Z              \POPtimers/i1_4_lut
Route         2   e 1.141                                  n2133
LUT4        ---     0.493              C to Z              i1_4_lut_adj_22
Route         1   e 0.941                                  n36
LUT4        ---     0.493              B to Z              i1_4_lut
Route         1   e 0.941                                  MW_output_N_29
                  --------
                   11.163  (30.5% logic, 69.5% route), 7 logic levels.


Passed:  The following path meets requirements by 38.794ns

 Logical Details:  Cell type  Pin type       Cell name  (clock net +/-)

   Source:         FD1S3AX    CK             \POPtimers/gatedcount_i6  (from clk_2M5 +)
   Destination:    FD1S3AX    D              MW_output_77  (to clk_2M5 +)

   Delay:                  11.046ns  (30.8% logic, 69.2% route), 7 logic levels.

 Constraint Details:

     11.046ns data_path \POPtimers/gatedcount_i6 to MW_output_77 meets
     50.000ns delay constraint less
      0.160ns L_S requirement (totaling 49.840ns) by 38.794ns

 Path Details: \POPtimers/gatedcount_i6 to MW_output_77

   Name    Fanout   Delay (ns)          Pins               Resource(Cell.Net)
L_CO        ---     0.444             CK to Q              \POPtimers/gatedcount_i6 (from clk_2M5)
Route         8   e 1.598                                  \POPtimers/gatedcount[6]
LUT4        ---     0.493              B to Z              \POPtimers/pump2/i1_2_lut
Route         2   e 1.141                                  \POPtimers/n2804
LUT4        ---     0.493              C to Z              \POPtimers/MW1/i1_4_lut
Route         1   e 0.941                                  \POPtimers/n4_adj_204
LUT4        ---     0.493              D to Z              \POPtimers/i903_4_lut
Route         1   e 0.941                                  \POPtimers/n2812
LUT4        ---     0.493              C to Z              \POPtimers/i1_4_lut
Route         2   e 1.141                                  n2133
LUT4        ---     0.493              C to Z              i1_4_lut_adj_22
Route         1   e 0.941                                  n36
LUT4        ---     0.493              B to Z              i1_4_lut
Route         1   e 0.941                                  MW_output_N_29
                  --------
                   11.046  (30.8% logic, 69.2% route), 7 logic levels.

Report: 11.323 ns is the maximum delay for this constraint.



================================================================================
Constraint: create_clock -period 100.000000 -name clk0 [get_nets debounce_pulse]
            0 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------

<A name="mtw1_rs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk4 [get_nets                          |             |             |
\POPtimers/freepcounter/trigger]        |   100.000 ns|     6.795 ns|     9  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk3 [get_nets sampled_modebutton]      |   100.000 ns|     4.044 ns|     2  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk2 [get_nets                          |             |             |
\POPtimers/piecounter/trigger]          |   100.000 ns|     6.899 ns|    10  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk1 [get_nets clk_2M5]                 |   100.000 ns|    22.646 ns|     7  
                                        |             |             |
create_clock -period 100.000000 -name   |             |             |
clk0 [get_nets debounce_pulse]          |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.



<A name="mtw1_ts"></A><B><U><big>Timing summary:</big></U></B>
---------------

Timing errors: 0  Score: 0

Constraints cover  2279 paths, 322 nets, and 536 connections (43.2% coverage)


Peak memory: 63807488 bytes, TRCE: 3899392 bytes, DLYMAN: 163840 bytes
CPU_TIME_REPORT: 0 secs 



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
