# GP_DRAM_Hardware_accelerator
plug and play verilog FSMs for an array of algorithms

The BRAM controller is responsible for downloading and uplodaing data to and from the DRAM.

Tha aim of this FSM arrangement is to introduce modularity and reuse in DRAM communication schemes in FPGAs
