//===========================================================================
// Verilog file generated by Clarity Designer    09/06/2024    14:59:06  
// Filename  : dut_inst.v                                                
// IP package: Byte to Pixel Converter 1.3                           
// Copyright(c) 2017 Lattice Semiconductor Corporation. All rights reserved. 
//===========================================================================

byte2pix byte2pix_inst (
    .reset_byte_n_i          (reset_byte_n_i),
    .reset_pixel_n_i         (reset_pixel_n_i),
    .clk_byte_i              (clk_byte_i),
    .clk_pixel_i             (clk_pixel_i),
    .sp_en_i                 (sp_en_i),
    .dt_i                    (dt_i),
    .lp_av_en_i              (lp_av_en_i),
    .payload_en_i            (payload_en_i),
    .payload_i               (payload_i),
    .wc_i                    (wc_i),
    .fv_o                    (fv_o),
    .lv_o                    (lv_o),
    .pd_o                    (pd_o),
    .p_odd_o                 (p_odd_o)
);

