TimeQuest Timing Analyzer report for PLIS
Sat Sep 19 12:18:04 2020
Quartus II 64-Bit Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width
 11. Setup Times
 12. Hold Times
 13. Clock to Output Times
 14. Minimum Clock to Output Times
 15. Fast Model Setup Summary
 16. Fast Model Hold Summary
 17. Fast Model Recovery Summary
 18. Fast Model Removal Summary
 19. Fast Model Minimum Pulse Width
 20. Setup Times
 21. Hold Times
 22. Clock to Output Times
 23. Minimum Clock to Output Times
 24. Multicorner Timing Analysis Summary
 25. Setup Times
 26. Hold Times
 27. Clock to Output Times
 28. Minimum Clock to Output Times
 29. Setup Transfers
 30. Hold Transfers
 31. Report TCCS
 32. Report RSKM
 33. Unconstrained Paths
 34. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name      ; PLIS                                             ;
; Device Family      ; Stratix II                                       ;
; Device Name        ; EP2S15F484C3                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; CLK_IN     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK_IN } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                   ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 929.37 MHz ; 500.0 MHz       ; CLK_IN     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------+
; Slow Model Setup Summary        ;
+--------+--------+---------------+
; Clock  ; Slack  ; End Point TNS ;
+--------+--------+---------------+
; CLK_IN ; -0.076 ; -0.192        ;
+--------+--------+---------------+


+--------------------------------+
; Slow Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; CLK_IN ; 0.341 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Port Rate        ; CLK_IN ; Rise       ; CLK_IN                           ;
; -0.112 ; 0.500        ; 0.612          ; High Pulse Width ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[0] ;
; -0.112 ; 0.500        ; 0.612          ; Low Pulse Width  ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[0] ;
; -0.112 ; 0.500        ; 0.612          ; High Pulse Width ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[1] ;
; -0.112 ; 0.500        ; 0.612          ; Low Pulse Width  ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[1] ;
; -0.112 ; 0.500        ; 0.612          ; High Pulse Width ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[2] ;
; -0.112 ; 0.500        ; 0.612          ; Low Pulse Width  ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[2] ;
; -0.112 ; 0.500        ; 0.612          ; High Pulse Width ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[3] ;
; -0.112 ; 0.500        ; 0.612          ; Low Pulse Width  ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[3] ;
; -0.112 ; 0.500        ; 0.612          ; High Pulse Width ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[4] ;
; -0.112 ; 0.500        ; 0.612          ; Low Pulse Width  ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[4] ;
; -0.112 ; 0.500        ; 0.612          ; High Pulse Width ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[5] ;
; -0.112 ; 0.500        ; 0.612          ; Low Pulse Width  ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[5] ;
; -0.112 ; 0.500        ; 0.612          ; High Pulse Width ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[6] ;
; -0.112 ; 0.500        ; 0.612          ; Low Pulse Width  ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[6] ;
; -0.112 ; 0.500        ; 0.612          ; High Pulse Width ; CLK_IN ; Rise       ; block1:inst|marker1:inst1|tmp[0] ;
; -0.112 ; 0.500        ; 0.612          ; Low Pulse Width  ; CLK_IN ; Rise       ; block1:inst|marker1:inst1|tmp[0] ;
; -0.112 ; 0.500        ; 0.612          ; High Pulse Width ; CLK_IN ; Rise       ; block1:inst|marker1:inst1|tmp[1] ;
; -0.112 ; 0.500        ; 0.612          ; Low Pulse Width  ; CLK_IN ; Rise       ; block1:inst|marker1:inst1|tmp[1] ;
; -0.112 ; 0.500        ; 0.612          ; High Pulse Width ; CLK_IN ; Rise       ; block1:inst|marker1:inst1|tmp[2] ;
; -0.112 ; 0.500        ; 0.612          ; Low Pulse Width  ; CLK_IN ; Rise       ; block1:inst|marker1:inst1|tmp[2] ;
; -0.112 ; 0.500        ; 0.612          ; High Pulse Width ; CLK_IN ; Rise       ; block1:inst|marker1:inst1|tmp[3] ;
; -0.112 ; 0.500        ; 0.612          ; Low Pulse Width  ; CLK_IN ; Rise       ; block1:inst|marker1:inst1|tmp[3] ;
; -0.112 ; 0.500        ; 0.612          ; High Pulse Width ; CLK_IN ; Rise       ; switch:inst4|DOUT                ;
; -0.112 ; 0.500        ; 0.612          ; Low Pulse Width  ; CLK_IN ; Rise       ; switch:inst4|DOUT                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; CLK_IN|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; CLK_IN|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; CLK_IN~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; CLK_IN~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; CLK_IN~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; CLK_IN~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst4|DOUT|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst4|DOUT|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst|inst1|tmp[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst|inst1|tmp[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst|inst1|tmp[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst|inst1|tmp[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst|inst1|tmp[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst|inst1|tmp[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst|inst1|tmp[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst|inst1|tmp[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst|inst2|tmp[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst|inst2|tmp[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst|inst2|tmp[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst|inst2|tmp[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst|inst2|tmp[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst|inst2|tmp[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst|inst2|tmp[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst|inst2|tmp[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst|inst2|tmp[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst|inst2|tmp[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst|inst2|tmp[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst|inst2|tmp[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst|inst2|tmp[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst|inst2|tmp[6]|clk            ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; EN_IN     ; CLK_IN     ; 2.622 ; 2.622 ; Rise       ; CLK_IN          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; EN_IN     ; CLK_IN     ; -2.383 ; -2.383 ; Rise       ; CLK_IN          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; OUT       ; CLK_IN     ; 5.046 ; 5.046 ; Rise       ; CLK_IN          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; OUT       ; CLK_IN     ; 5.046 ; 5.046 ; Rise       ; CLK_IN          ;
+-----------+------------+-------+-------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; CLK_IN ; 0.342 ; 0.000         ;
+--------+-------+---------------+


+--------------------------------+
; Fast Model Hold Summary        ;
+--------+-------+---------------+
; Clock  ; Slack ; End Point TNS ;
+--------+-------+---------------+
; CLK_IN ; 0.224 ; 0.000         ;
+--------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+--------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                           ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Port Rate        ; CLK_IN ; Rise       ; CLK_IN                           ;
; -0.130 ; 0.500        ; 0.630          ; High Pulse Width ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[0] ;
; -0.130 ; 0.500        ; 0.630          ; Low Pulse Width  ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[0] ;
; -0.130 ; 0.500        ; 0.630          ; High Pulse Width ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[1] ;
; -0.130 ; 0.500        ; 0.630          ; Low Pulse Width  ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[1] ;
; -0.130 ; 0.500        ; 0.630          ; High Pulse Width ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[2] ;
; -0.130 ; 0.500        ; 0.630          ; Low Pulse Width  ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[2] ;
; -0.130 ; 0.500        ; 0.630          ; High Pulse Width ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[3] ;
; -0.130 ; 0.500        ; 0.630          ; Low Pulse Width  ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[3] ;
; -0.130 ; 0.500        ; 0.630          ; High Pulse Width ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[4] ;
; -0.130 ; 0.500        ; 0.630          ; Low Pulse Width  ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[4] ;
; -0.130 ; 0.500        ; 0.630          ; High Pulse Width ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[5] ;
; -0.130 ; 0.500        ; 0.630          ; Low Pulse Width  ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[5] ;
; -0.130 ; 0.500        ; 0.630          ; High Pulse Width ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[6] ;
; -0.130 ; 0.500        ; 0.630          ; Low Pulse Width  ; CLK_IN ; Rise       ; block1:inst|counter:inst2|tmp[6] ;
; -0.130 ; 0.500        ; 0.630          ; High Pulse Width ; CLK_IN ; Rise       ; block1:inst|marker1:inst1|tmp[0] ;
; -0.130 ; 0.500        ; 0.630          ; Low Pulse Width  ; CLK_IN ; Rise       ; block1:inst|marker1:inst1|tmp[0] ;
; -0.130 ; 0.500        ; 0.630          ; High Pulse Width ; CLK_IN ; Rise       ; block1:inst|marker1:inst1|tmp[1] ;
; -0.130 ; 0.500        ; 0.630          ; Low Pulse Width  ; CLK_IN ; Rise       ; block1:inst|marker1:inst1|tmp[1] ;
; -0.130 ; 0.500        ; 0.630          ; High Pulse Width ; CLK_IN ; Rise       ; block1:inst|marker1:inst1|tmp[2] ;
; -0.130 ; 0.500        ; 0.630          ; Low Pulse Width  ; CLK_IN ; Rise       ; block1:inst|marker1:inst1|tmp[2] ;
; -0.130 ; 0.500        ; 0.630          ; High Pulse Width ; CLK_IN ; Rise       ; block1:inst|marker1:inst1|tmp[3] ;
; -0.130 ; 0.500        ; 0.630          ; Low Pulse Width  ; CLK_IN ; Rise       ; block1:inst|marker1:inst1|tmp[3] ;
; -0.130 ; 0.500        ; 0.630          ; High Pulse Width ; CLK_IN ; Rise       ; switch:inst4|DOUT                ;
; -0.130 ; 0.500        ; 0.630          ; Low Pulse Width  ; CLK_IN ; Rise       ; switch:inst4|DOUT                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; CLK_IN|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; CLK_IN|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; CLK_IN~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; CLK_IN~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; CLK_IN~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; CLK_IN~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst4|DOUT|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst4|DOUT|clk                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst|inst1|tmp[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst|inst1|tmp[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst|inst1|tmp[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst|inst1|tmp[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst|inst1|tmp[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst|inst1|tmp[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst|inst1|tmp[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst|inst1|tmp[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst|inst2|tmp[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst|inst2|tmp[0]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst|inst2|tmp[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst|inst2|tmp[1]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst|inst2|tmp[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst|inst2|tmp[2]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst|inst2|tmp[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst|inst2|tmp[3]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst|inst2|tmp[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst|inst2|tmp[4]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst|inst2|tmp[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst|inst2|tmp[5]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLK_IN ; Rise       ; inst|inst2|tmp[6]|clk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLK_IN ; Rise       ; inst|inst2|tmp[6]|clk            ;
+--------+--------------+----------------+------------------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; EN_IN     ; CLK_IN     ; 1.606 ; 1.606 ; Rise       ; CLK_IN          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; EN_IN     ; CLK_IN     ; -1.484 ; -1.484 ; Rise       ; CLK_IN          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; OUT       ; CLK_IN     ; 2.945 ; 2.945 ; Rise       ; CLK_IN          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; OUT       ; CLK_IN     ; 2.945 ; 2.945 ; Rise       ; CLK_IN          ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -0.076 ; 0.0   ; 0.0      ; 0.0     ; -1.000              ;
;  CLK_IN          ; -0.076 ; 0.224 ; N/A      ; N/A     ; -1.000              ;
; Design-wide TNS  ; -0.192 ; 0.0   ; 0.0      ; 0.0     ; N/A                 ;
;  CLK_IN          ; -0.192 ; 0.000 ; N/A      ; N/A     ; N/A                 ;
+------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; EN_IN     ; CLK_IN     ; 2.622 ; 2.622 ; Rise       ; CLK_IN          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; EN_IN     ; CLK_IN     ; -1.484 ; -1.484 ; Rise       ; CLK_IN          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; OUT       ; CLK_IN     ; 5.046 ; 5.046 ; Rise       ; CLK_IN          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; OUT       ; CLK_IN     ; 2.945 ; 2.945 ; Rise       ; CLK_IN          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_IN     ; CLK_IN   ; 45       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK_IN     ; CLK_IN   ; 45       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design.


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design.


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 14    ; 14   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Sat Sep 19 12:18:01 2020
Info: Command: quartus_sta PLIS -c PLIS
Info: qsta_default_script.tcl version: #3
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found USE_TIMEQUEST_TIMING_ANALYZER=OFF. The TimeQuest Timing Analyzer is not the default Timing Analysis Tool during full compilation.
Critical Warning: Synopsys Design Constraints File file not found: 'PLIS.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name CLK_IN CLK_IN
Info: Analyzing Slow Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.076
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.076        -0.192 CLK_IN 
Info: Worst-case hold slack is 0.341
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.341         0.000 CLK_IN 
Info: No recovery paths to report
Info: No removal paths to report
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Info: The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info: Started post-fitting delay annotation
Warning: Found 1 output pins without output pin load capacitance assignment
    Info: Pin "OUT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Worst-case setup slack is 0.342
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.342         0.000 CLK_IN 
Info: Worst-case hold slack is 0.224
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.224         0.000 CLK_IN 
Info: No recovery paths to report
Info: No removal paths to report
Critical Warning: Timing requirements not met
Critical Warning: Found minimum pulse width or period violations. See Report Minimum Pulse Width for details.
Info: The selected device family is not supported by the report_metastability command.
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 4445 megabytes
    Info: Processing ended: Sat Sep 19 12:18:04 2020
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01


