Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Apr  4 00:17:08 2019
| Host         : DESKTOP-L28RN3T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file image_dvi_top_timing_summary_routed.rpt -pb image_dvi_top_timing_summary_routed.pb -rpx image_dvi_top_timing_summary_routed.rpx -warn_on_violation
| Design       : image_dvi_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 148 register/latch pins with no clock driven by root clock pin: clk_div_0/div_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 890 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.151        0.000                      0                  170        0.106        0.000                      0                  170        3.500        0.000                       0                    83  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.151        0.000                      0                  170        0.106        0.000                      0                  170        3.500        0.000                       0                    83  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.151ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 clk_div_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 2.795ns (55.830%)  route 2.211ns (44.170%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 12.875 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672     5.341    clk_div_0/CLK
    SLICE_X23Y43         FDRE                                         r  clk_div_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  clk_div_0/counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.342    clk_div_0/counter_reg[0]
    SLICE_X22Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.922 r  clk_div_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.922    clk_div_0/i__carry_i_7_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  clk_div_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.036    clk_div_0/i__carry_i_6_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  clk_div_0/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.150    clk_div_0/i__carry_i_5_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  clk_div_0/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_div_0/i__carry__0_i_7_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  clk_div_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.378    clk_div_0/i__carry__0_i_6_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  clk_div_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.492    clk_div_0/i__carry__0_i_5_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.805 f  clk_div_0/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.731     8.536    clk_div_0/i__carry__1_i_5_n_4
    SLICE_X21Y47         LUT3 (Prop_lut3_I1_O)        0.306     8.842 r  clk_div_0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.842    clk_div_0/i__carry__1_i_2_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.412 r  clk_div_0/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.935    10.347    clk_div_0/clear
    SLICE_X23Y50         FDRE                                         r  clk_div_0/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.483    12.875    clk_div_0/CLK
    SLICE_X23Y50         FDRE                                         r  clk_div_0/counter_reg[28]/C
                         clock pessimism              0.277    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X23Y50         FDRE (Setup_fdre_C_R)       -0.618    12.498    clk_div_0/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 clk_div_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 2.795ns (55.830%)  route 2.211ns (44.170%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 12.875 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672     5.341    clk_div_0/CLK
    SLICE_X23Y43         FDRE                                         r  clk_div_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  clk_div_0/counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.342    clk_div_0/counter_reg[0]
    SLICE_X22Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.922 r  clk_div_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.922    clk_div_0/i__carry_i_7_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  clk_div_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.036    clk_div_0/i__carry_i_6_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  clk_div_0/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.150    clk_div_0/i__carry_i_5_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  clk_div_0/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_div_0/i__carry__0_i_7_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  clk_div_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.378    clk_div_0/i__carry__0_i_6_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  clk_div_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.492    clk_div_0/i__carry__0_i_5_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.805 f  clk_div_0/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.731     8.536    clk_div_0/i__carry__1_i_5_n_4
    SLICE_X21Y47         LUT3 (Prop_lut3_I1_O)        0.306     8.842 r  clk_div_0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.842    clk_div_0/i__carry__1_i_2_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.412 r  clk_div_0/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.935    10.347    clk_div_0/clear
    SLICE_X23Y50         FDRE                                         r  clk_div_0/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.483    12.875    clk_div_0/CLK
    SLICE_X23Y50         FDRE                                         r  clk_div_0/counter_reg[29]/C
                         clock pessimism              0.277    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X23Y50         FDRE (Setup_fdre_C_R)       -0.618    12.498    clk_div_0/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 clk_div_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 2.795ns (55.830%)  route 2.211ns (44.170%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 12.875 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672     5.341    clk_div_0/CLK
    SLICE_X23Y43         FDRE                                         r  clk_div_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  clk_div_0/counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.342    clk_div_0/counter_reg[0]
    SLICE_X22Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.922 r  clk_div_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.922    clk_div_0/i__carry_i_7_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  clk_div_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.036    clk_div_0/i__carry_i_6_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  clk_div_0/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.150    clk_div_0/i__carry_i_5_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  clk_div_0/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_div_0/i__carry__0_i_7_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  clk_div_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.378    clk_div_0/i__carry__0_i_6_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  clk_div_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.492    clk_div_0/i__carry__0_i_5_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.805 f  clk_div_0/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.731     8.536    clk_div_0/i__carry__1_i_5_n_4
    SLICE_X21Y47         LUT3 (Prop_lut3_I1_O)        0.306     8.842 r  clk_div_0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.842    clk_div_0/i__carry__1_i_2_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.412 r  clk_div_0/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.935    10.347    clk_div_0/clear
    SLICE_X23Y50         FDRE                                         r  clk_div_0/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.483    12.875    clk_div_0/CLK
    SLICE_X23Y50         FDRE                                         r  clk_div_0/counter_reg[30]/C
                         clock pessimism              0.277    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X23Y50         FDRE (Setup_fdre_C_R)       -0.618    12.498    clk_div_0/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.151ns  (required time - arrival time)
  Source:                 clk_div_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.006ns  (logic 2.795ns (55.830%)  route 2.211ns (44.170%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.875ns = ( 12.875 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672     5.341    clk_div_0/CLK
    SLICE_X23Y43         FDRE                                         r  clk_div_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  clk_div_0/counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.342    clk_div_0/counter_reg[0]
    SLICE_X22Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.922 r  clk_div_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.922    clk_div_0/i__carry_i_7_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  clk_div_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.036    clk_div_0/i__carry_i_6_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  clk_div_0/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.150    clk_div_0/i__carry_i_5_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  clk_div_0/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_div_0/i__carry__0_i_7_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  clk_div_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.378    clk_div_0/i__carry__0_i_6_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  clk_div_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.492    clk_div_0/i__carry__0_i_5_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.805 f  clk_div_0/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.731     8.536    clk_div_0/i__carry__1_i_5_n_4
    SLICE_X21Y47         LUT3 (Prop_lut3_I1_O)        0.306     8.842 r  clk_div_0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.842    clk_div_0/i__carry__1_i_2_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.412 r  clk_div_0/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.935    10.347    clk_div_0/clear
    SLICE_X23Y50         FDRE                                         r  clk_div_0/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.483    12.875    clk_div_0/CLK
    SLICE_X23Y50         FDRE                                         r  clk_div_0/counter_reg[31]/C
                         clock pessimism              0.277    13.151    
                         clock uncertainty           -0.035    13.116    
    SLICE_X23Y50         FDRE (Setup_fdre_C_R)       -0.618    12.498    clk_div_0/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         12.498    
                         arrival time                         -10.347    
  -------------------------------------------------------------------
                         slack                                  2.151    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 clk_div_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 2.795ns (55.636%)  route 2.229ns (44.364%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672     5.341    clk_div_0/CLK
    SLICE_X23Y43         FDRE                                         r  clk_div_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  clk_div_0/counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.342    clk_div_0/counter_reg[0]
    SLICE_X22Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.922 r  clk_div_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.922    clk_div_0/i__carry_i_7_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  clk_div_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.036    clk_div_0/i__carry_i_6_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  clk_div_0/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.150    clk_div_0/i__carry_i_5_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  clk_div_0/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_div_0/i__carry__0_i_7_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  clk_div_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.378    clk_div_0/i__carry__0_i_6_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  clk_div_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.492    clk_div_0/i__carry__0_i_5_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.805 f  clk_div_0/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.731     8.536    clk_div_0/i__carry__1_i_5_n_4
    SLICE_X21Y47         LUT3 (Prop_lut3_I1_O)        0.306     8.842 r  clk_div_0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.842    clk_div_0/i__carry__1_i_2_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.412 r  clk_div_0/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.952    10.364    clk_div_0/clear
    SLICE_X23Y43         FDRE                                         r  clk_div_0/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.498    12.890    clk_div_0/CLK
    SLICE_X23Y43         FDRE                                         r  clk_div_0/counter_reg[0]/C
                         clock pessimism              0.450    13.341    
                         clock uncertainty           -0.035    13.305    
    SLICE_X23Y43         FDRE (Setup_fdre_C_R)       -0.618    12.687    clk_div_0/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 clk_div_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 2.795ns (55.636%)  route 2.229ns (44.364%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672     5.341    clk_div_0/CLK
    SLICE_X23Y43         FDRE                                         r  clk_div_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  clk_div_0/counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.342    clk_div_0/counter_reg[0]
    SLICE_X22Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.922 r  clk_div_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.922    clk_div_0/i__carry_i_7_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  clk_div_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.036    clk_div_0/i__carry_i_6_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  clk_div_0/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.150    clk_div_0/i__carry_i_5_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  clk_div_0/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_div_0/i__carry__0_i_7_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  clk_div_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.378    clk_div_0/i__carry__0_i_6_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  clk_div_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.492    clk_div_0/i__carry__0_i_5_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.805 f  clk_div_0/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.731     8.536    clk_div_0/i__carry__1_i_5_n_4
    SLICE_X21Y47         LUT3 (Prop_lut3_I1_O)        0.306     8.842 r  clk_div_0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.842    clk_div_0/i__carry__1_i_2_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.412 r  clk_div_0/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.952    10.364    clk_div_0/clear
    SLICE_X23Y43         FDRE                                         r  clk_div_0/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.498    12.890    clk_div_0/CLK
    SLICE_X23Y43         FDRE                                         r  clk_div_0/counter_reg[1]/C
                         clock pessimism              0.450    13.341    
                         clock uncertainty           -0.035    13.305    
    SLICE_X23Y43         FDRE (Setup_fdre_C_R)       -0.618    12.687    clk_div_0/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 clk_div_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 2.795ns (55.636%)  route 2.229ns (44.364%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672     5.341    clk_div_0/CLK
    SLICE_X23Y43         FDRE                                         r  clk_div_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  clk_div_0/counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.342    clk_div_0/counter_reg[0]
    SLICE_X22Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.922 r  clk_div_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.922    clk_div_0/i__carry_i_7_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  clk_div_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.036    clk_div_0/i__carry_i_6_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  clk_div_0/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.150    clk_div_0/i__carry_i_5_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  clk_div_0/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_div_0/i__carry__0_i_7_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  clk_div_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.378    clk_div_0/i__carry__0_i_6_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  clk_div_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.492    clk_div_0/i__carry__0_i_5_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.805 f  clk_div_0/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.731     8.536    clk_div_0/i__carry__1_i_5_n_4
    SLICE_X21Y47         LUT3 (Prop_lut3_I1_O)        0.306     8.842 r  clk_div_0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.842    clk_div_0/i__carry__1_i_2_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.412 r  clk_div_0/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.952    10.364    clk_div_0/clear
    SLICE_X23Y43         FDRE                                         r  clk_div_0/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.498    12.890    clk_div_0/CLK
    SLICE_X23Y43         FDRE                                         r  clk_div_0/counter_reg[2]/C
                         clock pessimism              0.450    13.341    
                         clock uncertainty           -0.035    13.305    
    SLICE_X23Y43         FDRE (Setup_fdre_C_R)       -0.618    12.687    clk_div_0/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.323ns  (required time - arrival time)
  Source:                 clk_div_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.024ns  (logic 2.795ns (55.636%)  route 2.229ns (44.364%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.450ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672     5.341    clk_div_0/CLK
    SLICE_X23Y43         FDRE                                         r  clk_div_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  clk_div_0/counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.342    clk_div_0/counter_reg[0]
    SLICE_X22Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.922 r  clk_div_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.922    clk_div_0/i__carry_i_7_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  clk_div_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.036    clk_div_0/i__carry_i_6_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  clk_div_0/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.150    clk_div_0/i__carry_i_5_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  clk_div_0/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_div_0/i__carry__0_i_7_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  clk_div_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.378    clk_div_0/i__carry__0_i_6_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  clk_div_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.492    clk_div_0/i__carry__0_i_5_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.805 f  clk_div_0/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.731     8.536    clk_div_0/i__carry__1_i_5_n_4
    SLICE_X21Y47         LUT3 (Prop_lut3_I1_O)        0.306     8.842 r  clk_div_0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.842    clk_div_0/i__carry__1_i_2_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.412 r  clk_div_0/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.952    10.364    clk_div_0/clear
    SLICE_X23Y43         FDRE                                         r  clk_div_0/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.498    12.890    clk_div_0/CLK
    SLICE_X23Y43         FDRE                                         r  clk_div_0/counter_reg[3]/C
                         clock pessimism              0.450    13.341    
                         clock uncertainty           -0.035    13.305    
    SLICE_X23Y43         FDRE (Setup_fdre_C_R)       -0.618    12.687    clk_div_0/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         12.687    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  2.323    

Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 clk_div_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 2.795ns (57.241%)  route 2.088ns (42.759%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672     5.341    clk_div_0/CLK
    SLICE_X23Y43         FDRE                                         r  clk_div_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  clk_div_0/counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.342    clk_div_0/counter_reg[0]
    SLICE_X22Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.922 r  clk_div_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.922    clk_div_0/i__carry_i_7_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  clk_div_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.036    clk_div_0/i__carry_i_6_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  clk_div_0/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.150    clk_div_0/i__carry_i_5_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  clk_div_0/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_div_0/i__carry__0_i_7_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  clk_div_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.378    clk_div_0/i__carry__0_i_6_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  clk_div_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.492    clk_div_0/i__carry__0_i_5_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.805 f  clk_div_0/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.731     8.536    clk_div_0/i__carry__1_i_5_n_4
    SLICE_X21Y47         LUT3 (Prop_lut3_I1_O)        0.306     8.842 r  clk_div_0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.842    clk_div_0/i__carry__1_i_2_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.412 r  clk_div_0/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.811    10.224    clk_div_0/clear
    SLICE_X23Y44         FDRE                                         r  clk_div_0/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.498    12.890    clk_div_0/CLK
    SLICE_X23Y44         FDRE                                         r  clk_div_0/counter_reg[4]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X23Y44         FDRE (Setup_fdre_C_R)       -0.618    12.662    clk_div_0/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  2.439    

Slack (MET) :             2.439ns  (required time - arrival time)
  Source:                 clk_div_0/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.883ns  (logic 2.795ns (57.241%)  route 2.088ns (42.759%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 12.891 - 8.000 ) 
    Source Clock Delay      (SCD):    5.341ns
    Clock Pessimism Removal (CPR):    0.425ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.669 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.672     5.341    clk_div_0/CLK
    SLICE_X23Y43         FDRE                                         r  clk_div_0/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y43         FDRE (Prop_fdre_C_Q)         0.456     5.797 r  clk_div_0/counter_reg[0]/Q
                         net (fo=3, routed)           0.545     6.342    clk_div_0/counter_reg[0]
    SLICE_X22Y43         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.922 r  clk_div_0/i__carry_i_7/CO[3]
                         net (fo=1, routed)           0.000     6.922    clk_div_0/i__carry_i_7_n_0
    SLICE_X22Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.036 r  clk_div_0/i__carry_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.036    clk_div_0/i__carry_i_6_n_0
    SLICE_X22Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.150 r  clk_div_0/i__carry_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.150    clk_div_0/i__carry_i_5_n_0
    SLICE_X22Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.264 r  clk_div_0/i__carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     7.264    clk_div_0/i__carry__0_i_7_n_0
    SLICE_X22Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.378 r  clk_div_0/i__carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.378    clk_div_0/i__carry__0_i_6_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.492 r  clk_div_0/i__carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.492    clk_div_0/i__carry__0_i_5_n_0
    SLICE_X22Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.805 f  clk_div_0/i__carry__1_i_5/O[3]
                         net (fo=1, routed)           0.731     8.536    clk_div_0/i__carry__1_i_5_n_4
    SLICE_X21Y47         LUT3 (Prop_lut3_I1_O)        0.306     8.842 r  clk_div_0/i__carry__1_i_2/O
                         net (fo=1, routed)           0.000     8.842    clk_div_0/i__carry__1_i_2_n_0
    SLICE_X21Y47         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     9.412 r  clk_div_0/counter0_inferred__0/i__carry__1/CO[2]
                         net (fo=33, routed)          0.811    10.224    clk_div_0/clear
    SLICE_X23Y44         FDRE                                         r  clk_div_0/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    K17                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          1.498    12.890    clk_div_0/CLK
    SLICE_X23Y44         FDRE                                         r  clk_div_0/counter_reg[5]/C
                         clock pessimism              0.425    13.316    
                         clock uncertainty           -0.035    13.280    
    SLICE_X23Y44         FDRE (Setup_fdre_C_R)       -0.618    12.662    clk_div_0/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         12.662    
                         arrival time                         -10.224    
  -------------------------------------------------------------------
                         slack                                  2.439    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 clk_div_0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.475    clk_div_0/CLK
    SLICE_X23Y49         FDRE                                         r  clk_div_0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clk_div_0/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.735    clk_div_0/counter_reg[27]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clk_div_0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    clk_div_0/counter_reg[24]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.950 r  clk_div_0/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.950    clk_div_0/counter_reg[28]_i_1_n_7
    SLICE_X23Y50         FDRE                                         r  clk_div_0/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.826     1.985    clk_div_0/CLK
    SLICE_X23Y50         FDRE                                         r  clk_div_0/counter_reg[28]/C
                         clock pessimism             -0.247     1.739    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.105     1.844    clk_div_0/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 clk_div_0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.475    clk_div_0/CLK
    SLICE_X23Y49         FDRE                                         r  clk_div_0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clk_div_0/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.735    clk_div_0/counter_reg[27]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clk_div_0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    clk_div_0/counter_reg[24]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.961 r  clk_div_0/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.961    clk_div_0/counter_reg[28]_i_1_n_5
    SLICE_X23Y50         FDRE                                         r  clk_div_0/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.826     1.985    clk_div_0/CLK
    SLICE_X23Y50         FDRE                                         r  clk_div_0/counter_reg[30]/C
                         clock pessimism             -0.247     1.739    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.105     1.844    clk_div_0/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clk_div_0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.475    clk_div_0/CLK
    SLICE_X23Y49         FDRE                                         r  clk_div_0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clk_div_0/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.735    clk_div_0/counter_reg[27]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clk_div_0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    clk_div_0/counter_reg[24]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.986 r  clk_div_0/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.986    clk_div_0/counter_reg[28]_i_1_n_6
    SLICE_X23Y50         FDRE                                         r  clk_div_0/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.826     1.985    clk_div_0/CLK
    SLICE_X23Y50         FDRE                                         r  clk_div_0/counter_reg[29]/C
                         clock pessimism             -0.247     1.739    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.105     1.844    clk_div_0/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 clk_div_0/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.563     1.475    clk_div_0/CLK
    SLICE_X23Y49         FDRE                                         r  clk_div_0/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y49         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  clk_div_0/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.735    clk_div_0/counter_reg[27]
    SLICE_X23Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.895 r  clk_div_0/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.896    clk_div_0/counter_reg[24]_i_1_n_0
    SLICE_X23Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.986 r  clk_div_0/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.986    clk_div_0/counter_reg[28]_i_1_n_4
    SLICE_X23Y50         FDRE                                         r  clk_div_0/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.826     1.985    clk_div_0/CLK
    SLICE_X23Y50         FDRE                                         r  clk_div_0/counter_reg[31]/C
                         clock pessimism             -0.247     1.739    
    SLICE_X23Y50         FDRE (Hold_fdre_C_D)         0.105     1.844    clk_div_0/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.844    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.887%)  route 0.135ns (42.113%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.557     1.469    vga_ctrl_0/CLK
    SLICE_X31Y60         FDRE                                         r  vga_ctrl_0/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y60         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  vga_ctrl_0/counter_h_reg[0]/Q
                         net (fo=7, routed)           0.135     1.746    vga_ctrl_0/hcount_sig[0]
    SLICE_X30Y60         LUT6 (Prop_lut6_I3_O)        0.045     1.791 r  vga_ctrl_0/counter_h[4]_i_1/O
                         net (fo=1, routed)           0.000     1.791    vga_ctrl_0/p_0_in[4]
    SLICE_X30Y60         FDRE                                         r  vga_ctrl_0/counter_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.826     1.985    vga_ctrl_0/CLK
    SLICE_X30Y60         FDRE                                         r  vga_ctrl_0/counter_h_reg[4]/C
                         clock pessimism             -0.503     1.482    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.121     1.603    vga_ctrl_0/counter_h_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_ctrl_0/VS_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.989%)  route 0.179ns (49.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.558     1.470    vga_ctrl_0/CLK
    SLICE_X27Y58         FDRE                                         r  vga_ctrl_0/counter_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  vga_ctrl_0/counter_v_reg[0]/Q
                         net (fo=9, routed)           0.179     1.790    vga_ctrl_0/counter_v_reg_n_0_[0]
    SLICE_X28Y59         LUT6 (Prop_lut6_I4_O)        0.045     1.835 r  vga_ctrl_0/VS_i_1/O
                         net (fo=1, routed)           0.000     1.835    vga_ctrl_0/VS_i_1_n_0
    SLICE_X28Y59         FDRE                                         r  vga_ctrl_0/VS_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.827     1.986    vga_ctrl_0/CLK
    SLICE_X28Y59         FDRE                                         r  vga_ctrl_0/VS_reg/C
                         clock pessimism             -0.481     1.505    
    SLICE_X28Y59         FDRE (Hold_fdre_C_D)         0.120     1.625    vga_ctrl_0/VS_reg
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_v_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_ctrl_0/counter_v_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.227ns (68.064%)  route 0.107ns (31.936%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.558     1.470    vga_ctrl_0/CLK
    SLICE_X26Y58         FDRE                                         r  vga_ctrl_0/counter_v_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y58         FDRE (Prop_fdre_C_Q)         0.128     1.598 r  vga_ctrl_0/counter_v_reg[7]/Q
                         net (fo=6, routed)           0.107     1.705    vga_ctrl_0/counter_v_reg_n_0_[7]
    SLICE_X26Y58         LUT6 (Prop_lut6_I3_O)        0.099     1.804 r  vga_ctrl_0/counter_v[8]_i_1/O
                         net (fo=1, routed)           0.000     1.804    vga_ctrl_0/p_0_in__0[8]
    SLICE_X26Y58         FDRE                                         r  vga_ctrl_0/counter_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.827     1.986    vga_ctrl_0/CLK
    SLICE_X26Y58         FDRE                                         r  vga_ctrl_0/counter_v_reg[8]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X26Y58         FDRE (Hold_fdre_C_D)         0.092     1.562    vga_ctrl_0/counter_v_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_h_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_ctrl_0/counter_h_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.209ns (56.587%)  route 0.160ns (43.413%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.557     1.469    vga_ctrl_0/CLK
    SLICE_X30Y60         FDRE                                         r  vga_ctrl_0/counter_h_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y60         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  vga_ctrl_0/counter_h_reg[1]/Q
                         net (fo=6, routed)           0.160     1.794    vga_ctrl_0/hcount_sig[1]
    SLICE_X30Y60         LUT3 (Prop_lut3_I2_O)        0.045     1.839 r  vga_ctrl_0/counter_h[1]_i_1/O
                         net (fo=1, routed)           0.000     1.839    vga_ctrl_0/p_0_in[1]
    SLICE_X30Y60         FDRE                                         r  vga_ctrl_0/counter_h_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.826     1.985    vga_ctrl_0/CLK
    SLICE_X30Y60         FDRE                                         r  vga_ctrl_0/counter_h_reg[1]/C
                         clock pessimism             -0.516     1.469    
    SLICE_X30Y60         FDRE (Hold_fdre_C_D)         0.121     1.590    vga_ctrl_0/counter_h_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_ctrl_0/counter_v_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.189ns (50.055%)  route 0.189ns (49.945%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.558     1.470    vga_ctrl_0/CLK
    SLICE_X27Y58         FDRE                                         r  vga_ctrl_0/counter_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  vga_ctrl_0/counter_v_reg[0]/Q
                         net (fo=9, routed)           0.189     1.800    vga_ctrl_0/counter_v_reg_n_0_[0]
    SLICE_X27Y59         LUT5 (Prop_lut5_I2_O)        0.048     1.848 r  vga_ctrl_0/counter_v[3]_i_1/O
                         net (fo=1, routed)           0.000     1.848    vga_ctrl_0/p_0_in__0[3]
    SLICE_X27Y59         FDRE                                         r  vga_ctrl_0/counter_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.827     1.986    vga_ctrl_0/CLK
    SLICE_X27Y59         FDRE                                         r  vga_ctrl_0/counter_v_reg[3]/C
                         clock pessimism             -0.500     1.486    
    SLICE_X27Y59         FDRE (Hold_fdre_C_D)         0.107     1.593    vga_ctrl_0/counter_v_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_v_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            vga_ctrl_0/counter_v_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.913 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.558     1.470    vga_ctrl_0/CLK
    SLICE_X27Y58         FDRE                                         r  vga_ctrl_0/counter_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y58         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  vga_ctrl_0/counter_v_reg[0]/Q
                         net (fo=9, routed)           0.180     1.792    vga_ctrl_0/counter_v_reg_n_0_[0]
    SLICE_X27Y58         LUT3 (Prop_lut3_I1_O)        0.042     1.834 r  vga_ctrl_0/counter_v[1]_i_1/O
                         net (fo=1, routed)           0.000     1.834    vga_ctrl_0/p_0_in__0[1]
    SLICE_X27Y58         FDRE                                         r  vga_ctrl_0/counter_v_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=82, routed)          0.827     1.986    vga_ctrl_0/CLK
    SLICE_X27Y58         FDRE                                         r  vga_ctrl_0/counter_v_reg[1]/C
                         clock pessimism             -0.516     1.470    
    SLICE_X27Y58         FDRE (Hold_fdre_C_D)         0.107     1.577    vga_ctrl_0/counter_v_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y43    clk_div_0/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y45    clk_div_0/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y45    clk_div_0/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y46    clk_div_0/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y46    clk_div_0/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y46    clk_div_0/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y46    clk_div_0/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y47    clk_div_0/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X23Y47    clk_div_0/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y43    clk_div_0/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y45    clk_div_0/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y45    clk_div_0/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    clk_div_0/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    clk_div_0/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    clk_div_0/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y46    clk_div_0/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y47    clk_div_0/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y47    clk_div_0/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y47    clk_div_0/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y50    clk_div_0/counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y50    clk_div_0/counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y50    clk_div_0/counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X23Y50    clk_div_0/counter_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y47    clk_div_0/div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X21Y47    clk_div_0/div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y63    color_8_24_0/addr_sig_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y63    color_8_24_0/addr_sig_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y65    color_8_24_0/addr_sig_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X30Y65    color_8_24_0/addr_sig_reg[11]/C



