<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>aic6915reg.h source code [netbsd/sys/dev/ic/aic6915reg.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="sf_rbd32,sf_rbd64,sf_rcd_basic,sf_rcd_checksum,sf_rcd_full,sf_rcd_short,sf_stats,sf_tcd,sf_txdesc0,sf_txdesc1,sf_txdesc2 "/>
<link rel="stylesheet" href="https://code.woboq.org/data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="https://code.woboq.org/data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="https://code.woboq.org/data/jquery/jquery-ui.min.js"></script>
<script>var file = 'netbsd/sys/dev/ic/aic6915reg.h'; var root_path = '../../../..'; var data_path = 'https://code.woboq.org/data'; var ecma_script_api_version = 2;</script>
<script src='https://code.woboq.org/data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../..'>netbsd</a>/<a href='../..'>sys</a>/<a href='..'>dev</a>/<a href='./'>ic</a>/<a href='aic6915reg.h.html'>aic6915reg.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>/*	$NetBSD: aic6915reg.h,v 1.5 2008/04/28 20:23:49 martin Exp $	*/</i></td></tr>
<tr><th id="2">2</th><td></td></tr>
<tr><th id="3">3</th><td><i>/*-</i></td></tr>
<tr><th id="4">4</th><td><i> * Copyright (c) 2001 The NetBSD Foundation, Inc.</i></td></tr>
<tr><th id="5">5</th><td><i> * All rights reserved.</i></td></tr>
<tr><th id="6">6</th><td><i> *</i></td></tr>
<tr><th id="7">7</th><td><i> * This code is derived from software contributed to The NetBSD Foundation</i></td></tr>
<tr><th id="8">8</th><td><i> * by Jason R. Thorpe.</i></td></tr>
<tr><th id="9">9</th><td><i> *</i></td></tr>
<tr><th id="10">10</th><td><i> * Redistribution and use in source and binary forms, with or without</i></td></tr>
<tr><th id="11">11</th><td><i> * modification, are permitted provided that the following conditions</i></td></tr>
<tr><th id="12">12</th><td><i> * are met:</i></td></tr>
<tr><th id="13">13</th><td><i> * 1. Redistributions of source code must retain the above copyright</i></td></tr>
<tr><th id="14">14</th><td><i> *    notice, this list of conditions and the following disclaimer.</i></td></tr>
<tr><th id="15">15</th><td><i> * 2. Redistributions in binary form must reproduce the above copyright</i></td></tr>
<tr><th id="16">16</th><td><i> *    notice, this list of conditions and the following disclaimer in the</i></td></tr>
<tr><th id="17">17</th><td><i> *    documentation and/or other materials provided with the distribution.</i></td></tr>
<tr><th id="18">18</th><td><i> *</i></td></tr>
<tr><th id="19">19</th><td><i> * THIS SOFTWARE IS PROVIDED BY THE NETBSD FOUNDATION, INC. AND CONTRIBUTORS</i></td></tr>
<tr><th id="20">20</th><td><i> * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED</i></td></tr>
<tr><th id="21">21</th><td><i> * TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR</i></td></tr>
<tr><th id="22">22</th><td><i> * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL THE FOUNDATION OR CONTRIBUTORS</i></td></tr>
<tr><th id="23">23</th><td><i> * BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR</i></td></tr>
<tr><th id="24">24</th><td><i> * CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF</i></td></tr>
<tr><th id="25">25</th><td><i> * SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS</i></td></tr>
<tr><th id="26">26</th><td><i> * INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN</i></td></tr>
<tr><th id="27">27</th><td><i> * CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)</i></td></tr>
<tr><th id="28">28</th><td><i> * ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE</i></td></tr>
<tr><th id="29">29</th><td><i> * POSSIBILITY OF SUCH DAMAGE.</i></td></tr>
<tr><th id="30">30</th><td><i> */</i></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><u>#<span data-ppcond="32">ifndef</span> <span class="macro" data-ref="_M/_DEV_IC_AIC6915REG_H_">_DEV_IC_AIC6915REG_H_</span></u></td></tr>
<tr><th id="33">33</th><td><u>#define	<dfn class="macro" id="_M/_DEV_IC_AIC6915REG_H_" data-ref="_M/_DEV_IC_AIC6915REG_H_">_DEV_IC_AIC6915REG_H_</dfn></u></td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><i>/*</i></td></tr>
<tr><th id="36">36</th><td><i> * Register description for the Adaptec AIC-6915 (``Starfire'')</i></td></tr>
<tr><th id="37">37</th><td><i> * 10/100 Ethernet controller.</i></td></tr>
<tr><th id="38">38</th><td><i> */</i></td></tr>
<tr><th id="39">39</th><td></td></tr>
<tr><th id="40">40</th><td><i>/*</i></td></tr>
<tr><th id="41">41</th><td><i> * Receive Buffer Descriptor (One-size, 32-bit addressing)</i></td></tr>
<tr><th id="42">42</th><td><i> */</i></td></tr>
<tr><th id="43">43</th><td><b>struct</b> <dfn class="type def" id="sf_rbd32" title='sf_rbd32' data-ref="sf_rbd32" data-ref-filename="sf_rbd32">sf_rbd32</dfn> {</td></tr>
<tr><th id="44">44</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_rbd32::rbd32_addr" title='sf_rbd32::rbd32_addr' data-ref="sf_rbd32::rbd32_addr" data-ref-filename="sf_rbd32..rbd32_addr">rbd32_addr</dfn>;		<i>/* address, flags */</i></td></tr>
<tr><th id="45">45</th><td>};</td></tr>
<tr><th id="46">46</th><td></td></tr>
<tr><th id="47">47</th><td><i>/*</i></td></tr>
<tr><th id="48">48</th><td><i> * Receive Buffer Descriptor (One-size, 64-bit addressing)</i></td></tr>
<tr><th id="49">49</th><td><i> */</i></td></tr>
<tr><th id="50">50</th><td><b>struct</b> <dfn class="type def" id="sf_rbd64" title='sf_rbd64' data-ref="sf_rbd64" data-ref-filename="sf_rbd64">sf_rbd64</dfn> {</td></tr>
<tr><th id="51">51</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_rbd64::rbd64_addr_lo" title='sf_rbd64::rbd64_addr_lo' data-ref="sf_rbd64::rbd64_addr_lo" data-ref-filename="sf_rbd64..rbd64_addr_lo">rbd64_addr_lo</dfn>;		<i>/* address (LSD), flags */</i></td></tr>
<tr><th id="52">52</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_rbd64::rbd64_addr_hi" title='sf_rbd64::rbd64_addr_hi' data-ref="sf_rbd64::rbd64_addr_hi" data-ref-filename="sf_rbd64..rbd64_addr_hi">rbd64_addr_hi</dfn>;		<i>/* address (MDS) */</i></td></tr>
<tr><th id="53">53</th><td>};</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td><u>#define	<dfn class="macro" id="_M/RBD_V" data-ref="_M/RBD_V">RBD_V</dfn>		(1U &lt;&lt; 0)	/* valid descriptor */</u></td></tr>
<tr><th id="56">56</th><td><u>#define	<dfn class="macro" id="_M/RBD_E" data-ref="_M/RBD_E">RBD_E</dfn>		(1U &lt;&lt; 1)	/* end of ring */</u></td></tr>
<tr><th id="57">57</th><td></td></tr>
<tr><th id="58">58</th><td><i>/*</i></td></tr>
<tr><th id="59">59</th><td><i> * Short (Type 0) Completion Descriptor</i></td></tr>
<tr><th id="60">60</th><td><i> */</i></td></tr>
<tr><th id="61">61</th><td><b>struct</b> <dfn class="type def" id="sf_rcd_short" title='sf_rcd_short' data-ref="sf_rcd_short" data-ref-filename="sf_rcd_short">sf_rcd_short</dfn> {</td></tr>
<tr><th id="62">62</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_rcd_short::rcd_word0" title='sf_rcd_short::rcd_word0' data-ref="sf_rcd_short::rcd_word0" data-ref-filename="sf_rcd_short..rcd_word0">rcd_word0</dfn>;	<i>/* length, end index, status1 */</i></td></tr>
<tr><th id="63">63</th><td>};</td></tr>
<tr><th id="64">64</th><td></td></tr>
<tr><th id="65">65</th><td><i>/*</i></td></tr>
<tr><th id="66">66</th><td><i> * Basic (Type 1) Completion Descriptor</i></td></tr>
<tr><th id="67">67</th><td><i> */</i></td></tr>
<tr><th id="68">68</th><td><b>struct</b> <dfn class="type def" id="sf_rcd_basic" title='sf_rcd_basic' data-ref="sf_rcd_basic" data-ref-filename="sf_rcd_basic">sf_rcd_basic</dfn> {</td></tr>
<tr><th id="69">69</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_rcd_basic::rcd_word0" title='sf_rcd_basic::rcd_word0' data-ref="sf_rcd_basic::rcd_word0" data-ref-filename="sf_rcd_basic..rcd_word0">rcd_word0</dfn>;	<i>/* length, end index, status1 */</i></td></tr>
<tr><th id="70">70</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_rcd_basic::rcd_word1" title='sf_rcd_basic::rcd_word1' data-ref="sf_rcd_basic::rcd_word1" data-ref-filename="sf_rcd_basic..rcd_word1">rcd_word1</dfn>;	<i>/* VLAN ID, status2 */</i></td></tr>
<tr><th id="71">71</th><td>};</td></tr>
<tr><th id="72">72</th><td></td></tr>
<tr><th id="73">73</th><td><i>/*</i></td></tr>
<tr><th id="74">74</th><td><i> * Checksum (Type 2) Completion Descriptor</i></td></tr>
<tr><th id="75">75</th><td><i> */</i></td></tr>
<tr><th id="76">76</th><td><b>struct</b> <dfn class="type def" id="sf_rcd_checksum" title='sf_rcd_checksum' data-ref="sf_rcd_checksum" data-ref-filename="sf_rcd_checksum">sf_rcd_checksum</dfn> {</td></tr>
<tr><th id="77">77</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_rcd_checksum::rcd_word0" title='sf_rcd_checksum::rcd_word0' data-ref="sf_rcd_checksum::rcd_word0" data-ref-filename="sf_rcd_checksum..rcd_word0">rcd_word0</dfn>;	<i>/* length, end index, status1 */</i></td></tr>
<tr><th id="78">78</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_rcd_checksum::rcd_word1" title='sf_rcd_checksum::rcd_word1' data-ref="sf_rcd_checksum::rcd_word1" data-ref-filename="sf_rcd_checksum..rcd_word1">rcd_word1</dfn>;	<i>/* partial TCP/UDP checksum, status2 */</i></td></tr>
<tr><th id="79">79</th><td>};</td></tr>
<tr><th id="80">80</th><td></td></tr>
<tr><th id="81">81</th><td><i>/*</i></td></tr>
<tr><th id="82">82</th><td><i> * Full (Type 3) Completion Descriptor</i></td></tr>
<tr><th id="83">83</th><td><i> */</i></td></tr>
<tr><th id="84">84</th><td><b>struct</b> <dfn class="type def" id="sf_rcd_full" title='sf_rcd_full' data-ref="sf_rcd_full" data-ref-filename="sf_rcd_full">sf_rcd_full</dfn> {</td></tr>
<tr><th id="85">85</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_rcd_full::rcd_word0" title='sf_rcd_full::rcd_word0' data-ref="sf_rcd_full::rcd_word0" data-ref-filename="sf_rcd_full..rcd_word0">rcd_word0</dfn>;	<i>/* length, end index, status1 */</i></td></tr>
<tr><th id="86">86</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_rcd_full::rcd_word1" title='sf_rcd_full::rcd_word1' data-ref="sf_rcd_full::rcd_word1" data-ref-filename="sf_rcd_full..rcd_word1">rcd_word1</dfn>;	<i>/* start index, status3, status2 */</i></td></tr>
<tr><th id="87">87</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_rcd_full::rcd_word2" title='sf_rcd_full::rcd_word2' data-ref="sf_rcd_full::rcd_word2" data-ref-filename="sf_rcd_full..rcd_word2">rcd_word2</dfn>;	<i>/* VLAN ID + priority, TCP/UDP csum */</i></td></tr>
<tr><th id="88">88</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_rcd_full::rcd_timestamp" title='sf_rcd_full::rcd_timestamp' data-ref="sf_rcd_full::rcd_timestamp" data-ref-filename="sf_rcd_full..rcd_timestamp">rcd_timestamp</dfn>;	<i>/* timestamp */</i></td></tr>
<tr><th id="89">89</th><td>};</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td><u>#define	<dfn class="macro" id="_M/RCD_W0_ID" data-ref="_M/RCD_W0_ID">RCD_W0_ID</dfn>		(1U &lt;&lt; 30)</u></td></tr>
<tr><th id="92">92</th><td></td></tr>
<tr><th id="93">93</th><td><u>#define	<dfn class="macro" id="_M/RCD_W0_Length" data-ref="_M/RCD_W0_Length">RCD_W0_Length</dfn>(x)	((x) &amp; 0xffff)</u></td></tr>
<tr><th id="94">94</th><td><u>#define	<dfn class="macro" id="_M/RCD_W0_EndIndex" data-ref="_M/RCD_W0_EndIndex">RCD_W0_EndIndex</dfn>(x)	(((x) &gt;&gt; 16) &amp; 0x7ff)</u></td></tr>
<tr><th id="95">95</th><td><u>#define	<dfn class="macro" id="_M/RCD_W0_BufferQueue" data-ref="_M/RCD_W0_BufferQueue">RCD_W0_BufferQueue</dfn>	(1U &lt;&lt; 27)	/* 1 == Queue 2 */</u></td></tr>
<tr><th id="96">96</th><td><u>#define	<dfn class="macro" id="_M/RCD_W0_FifoFull" data-ref="_M/RCD_W0_FifoFull">RCD_W0_FifoFull</dfn>		(1U &lt;&lt; 28)	/* FIFO full */</u></td></tr>
<tr><th id="97">97</th><td><u>#define	<dfn class="macro" id="_M/RCD_W0_OK" data-ref="_M/RCD_W0_OK">RCD_W0_OK</dfn>		(1U &lt;&lt; 29)	/* packet is OK */</u></td></tr>
<tr><th id="98">98</th><td></td></tr>
<tr><th id="99">99</th><td><i>/* Status2 field */</i></td></tr>
<tr><th id="100">100</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_FrameType" data-ref="_M/RCD_W1_FrameType">RCD_W1_FrameType</dfn>	(7U &lt;&lt; 16)</u></td></tr>
<tr><th id="101">101</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_FrameType_Unknown" data-ref="_M/RCD_W1_FrameType_Unknown">RCD_W1_FrameType_Unknown</dfn> (0 &lt;&lt; 16)</u></td></tr>
<tr><th id="102">102</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_FrameType_IPv4" data-ref="_M/RCD_W1_FrameType_IPv4">RCD_W1_FrameType_IPv4</dfn>	(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="103">103</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_FrameType_IPv6" data-ref="_M/RCD_W1_FrameType_IPv6">RCD_W1_FrameType_IPv6</dfn>	(2U &lt;&lt; 16)</u></td></tr>
<tr><th id="104">104</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_FrameType_IPX" data-ref="_M/RCD_W1_FrameType_IPX">RCD_W1_FrameType_IPX</dfn>	(3U &lt;&lt; 16)</u></td></tr>
<tr><th id="105">105</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_FrameType_ICMP" data-ref="_M/RCD_W1_FrameType_ICMP">RCD_W1_FrameType_ICMP</dfn>	(4U &lt;&lt; 16)</u></td></tr>
<tr><th id="106">106</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_FrameType_Unsupported" data-ref="_M/RCD_W1_FrameType_Unsupported">RCD_W1_FrameType_Unsupported</dfn> (5U &lt;&lt; 16)</u></td></tr>
<tr><th id="107">107</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_UdpFrame" data-ref="_M/RCD_W1_UdpFrame">RCD_W1_UdpFrame</dfn>		(1U &lt;&lt; 19)</u></td></tr>
<tr><th id="108">108</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_TcpFrame" data-ref="_M/RCD_W1_TcpFrame">RCD_W1_TcpFrame</dfn>		(1U &lt;&lt; 20)</u></td></tr>
<tr><th id="109">109</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_Fragmented" data-ref="_M/RCD_W1_Fragmented">RCD_W1_Fragmented</dfn>	(1U &lt;&lt; 21)</u></td></tr>
<tr><th id="110">110</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_PartialChecksumValid" data-ref="_M/RCD_W1_PartialChecksumValid">RCD_W1_PartialChecksumValid</dfn> (1U &lt;&lt; 22)</u></td></tr>
<tr><th id="111">111</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_ChecksumBad" data-ref="_M/RCD_W1_ChecksumBad">RCD_W1_ChecksumBad</dfn>	(1U &lt;&lt; 23)</u></td></tr>
<tr><th id="112">112</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_ChecksumOk" data-ref="_M/RCD_W1_ChecksumOk">RCD_W1_ChecksumOk</dfn>	(1U &lt;&lt; 24)</u></td></tr>
<tr><th id="113">113</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_VlanFrame" data-ref="_M/RCD_W1_VlanFrame">RCD_W1_VlanFrame</dfn>	(1U &lt;&lt; 25)</u></td></tr>
<tr><th id="114">114</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_ReceiveCodeViolation" data-ref="_M/RCD_W1_ReceiveCodeViolation">RCD_W1_ReceiveCodeViolation</dfn> (1U &lt;&lt; 26)</u></td></tr>
<tr><th id="115">115</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_Dribble" data-ref="_M/RCD_W1_Dribble">RCD_W1_Dribble</dfn>		(1U &lt;&lt; 27)</u></td></tr>
<tr><th id="116">116</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_ISLCRCerror" data-ref="_M/RCD_W1_ISLCRCerror">RCD_W1_ISLCRCerror</dfn>	(1U &lt;&lt; 28)</u></td></tr>
<tr><th id="117">117</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_CRCerror" data-ref="_M/RCD_W1_CRCerror">RCD_W1_CRCerror</dfn>		(1U &lt;&lt; 29)</u></td></tr>
<tr><th id="118">118</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_Hash" data-ref="_M/RCD_W1_Hash">RCD_W1_Hash</dfn>		(1U &lt;&lt; 30)</u></td></tr>
<tr><th id="119">119</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_Perfect" data-ref="_M/RCD_W1_Perfect">RCD_W1_Perfect</dfn>		(1U &lt;&lt; 31)</u></td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_VLANID" data-ref="_M/RCD_W1_VLANID">RCD_W1_VLANID</dfn>(x)	((x) &amp; 0xffff)</u></td></tr>
<tr><th id="122">122</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_TCP_UDP_Checksum" data-ref="_M/RCD_W1_TCP_UDP_Checksum">RCD_W1_TCP_UDP_Checksum</dfn>(x) ((x) &amp; 0xffff)</u></td></tr>
<tr><th id="123">123</th><td></td></tr>
<tr><th id="124">124</th><td><i>/* Status3 field */</i></td></tr>
<tr><th id="125">125</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_Trailer" data-ref="_M/RCD_W1_Trailer">RCD_W1_Trailer</dfn>		(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="126">126</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_Header" data-ref="_M/RCD_W1_Header">RCD_W1_Header</dfn>		(1U &lt;&lt; 12)</u></td></tr>
<tr><th id="127">127</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_ControlFrame" data-ref="_M/RCD_W1_ControlFrame">RCD_W1_ControlFrame</dfn>	(1U &lt;&lt; 13)</u></td></tr>
<tr><th id="128">128</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_PauseFrame" data-ref="_M/RCD_W1_PauseFrame">RCD_W1_PauseFrame</dfn>	(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="129">129</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_IslFrame" data-ref="_M/RCD_W1_IslFrame">RCD_W1_IslFrame</dfn>		(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="130">130</th><td></td></tr>
<tr><th id="131">131</th><td><u>#define	<dfn class="macro" id="_M/RCD_W1_StartIndex" data-ref="_M/RCD_W1_StartIndex">RCD_W1_StartIndex</dfn>(x)	((x) &amp; 0x7ff)</u></td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td><u>#define	<dfn class="macro" id="_M/RCD_W2_TCP_UDP_Checksum" data-ref="_M/RCD_W2_TCP_UDP_Checksum">RCD_W2_TCP_UDP_Checksum</dfn>(x) ((x) &gt;&gt; 16)</u></td></tr>
<tr><th id="134">134</th><td><u>#define	<dfn class="macro" id="_M/RCD_W2_VLANID" data-ref="_M/RCD_W2_VLANID">RCD_W2_VLANID</dfn>(x)	((x) &amp; 0xffff)</u></td></tr>
<tr><th id="135">135</th><td></td></tr>
<tr><th id="136">136</th><td><i>/*</i></td></tr>
<tr><th id="137">137</th><td><i> * Number of transmit buffer fragments we use.  This is arbitrary, but</i></td></tr>
<tr><th id="138">138</th><td><i> * we choose it carefully; see blow.</i></td></tr>
<tr><th id="139">139</th><td><i> */</i></td></tr>
<tr><th id="140">140</th><td><u>#define	<dfn class="macro" id="_M/SF_NTXFRAGS" data-ref="_M/SF_NTXFRAGS">SF_NTXFRAGS</dfn>		15</u></td></tr>
<tr><th id="141">141</th><td></td></tr>
<tr><th id="142">142</th><td><i>/*</i></td></tr>
<tr><th id="143">143</th><td><i> * Type 0, 32-bit addressing mode (Frame Descriptor) Transmit Descriptor</i></td></tr>
<tr><th id="144">144</th><td><i> *</i></td></tr>
<tr><th id="145">145</th><td><i> * NOTE: The total length of this structure is: 8 + (15 * 8) == 128</i></td></tr>
<tr><th id="146">146</th><td><i> * This means 16 Tx indices per Type 0 descriptor.  This is important later</i></td></tr>
<tr><th id="147">147</th><td><i> * on; see below.</i></td></tr>
<tr><th id="148">148</th><td><i> */</i></td></tr>
<tr><th id="149">149</th><td><b>struct</b> <dfn class="type def" id="sf_txdesc0" title='sf_txdesc0' data-ref="sf_txdesc0" data-ref-filename="sf_txdesc0">sf_txdesc0</dfn> {</td></tr>
<tr><th id="150">150</th><td>	<i>/* skip field */</i></td></tr>
<tr><th id="151">151</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_txdesc0::td_word0" title='sf_txdesc0::td_word0' data-ref="sf_txdesc0::td_word0" data-ref-filename="sf_txdesc0..td_word0">td_word0</dfn>;	<i>/* ID, flags */</i></td></tr>
<tr><th id="152">152</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_txdesc0::td_word1" title='sf_txdesc0::td_word1' data-ref="sf_txdesc0::td_word1" data-ref-filename="sf_txdesc0..td_word1">td_word1</dfn>;	<i>/* Tx buffer count */</i></td></tr>
<tr><th id="153">153</th><td>	<b>struct</b> {</td></tr>
<tr><th id="154">154</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="sf_txdesc0::(anonymous)::fr_addr" title='sf_txdesc0::(anonymous struct)::fr_addr' data-ref="sf_txdesc0::(anonymous)::fr_addr" data-ref-filename="sf_txdesc0..(anonymous)..fr_addr">fr_addr</dfn>;	<i>/* address */</i></td></tr>
<tr><th id="155">155</th><td>		<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a> <dfn class="decl field" id="sf_txdesc0::(anonymous)::fr_len" title='sf_txdesc0::(anonymous struct)::fr_len' data-ref="sf_txdesc0::(anonymous)::fr_len" data-ref-filename="sf_txdesc0..(anonymous)..fr_len">fr_len</dfn>;	<i>/* length */</i></td></tr>
<tr><th id="156">156</th><td>	} <dfn class="decl field" id="sf_txdesc0::td_frags" title='sf_txdesc0::td_frags' data-ref="sf_txdesc0::td_frags" data-ref-filename="sf_txdesc0..td_frags">td_frags</dfn>[<a class="macro" href="#140" title="15" data-ref="_M/SF_NTXFRAGS">SF_NTXFRAGS</a>];</td></tr>
<tr><th id="157">157</th><td>};</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td><u>#define	<dfn class="macro" id="_M/TD_W1_NTXBUFS" data-ref="_M/TD_W1_NTXBUFS">TD_W1_NTXBUFS</dfn>		(0xff &lt;&lt; 0)</u></td></tr>
<tr><th id="160">160</th><td></td></tr>
<tr><th id="161">161</th><td><i>/*</i></td></tr>
<tr><th id="162">162</th><td><i> * Type 1, 32-bit addressing mode (Buffer Descriptor) Transmit Descriptor</i></td></tr>
<tr><th id="163">163</th><td><i> */</i></td></tr>
<tr><th id="164">164</th><td><b>struct</b> <dfn class="type def" id="sf_txdesc1" title='sf_txdesc1' data-ref="sf_txdesc1" data-ref-filename="sf_txdesc1">sf_txdesc1</dfn> {</td></tr>
<tr><th id="165">165</th><td>	<i>/* skip field */</i></td></tr>
<tr><th id="166">166</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_txdesc1::td_word0" title='sf_txdesc1::td_word0' data-ref="sf_txdesc1::td_word0" data-ref-filename="sf_txdesc1..td_word0">td_word0</dfn>;	<i>/* ID, flags */</i></td></tr>
<tr><th id="167">167</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_txdesc1::td_addr" title='sf_txdesc1::td_addr' data-ref="sf_txdesc1::td_addr" data-ref-filename="sf_txdesc1..td_addr">td_addr</dfn>;	<i>/* buffer address */</i></td></tr>
<tr><th id="168">168</th><td>};</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td><u>#define	<dfn class="macro" id="_M/TD_W0_ID" data-ref="_M/TD_W0_ID">TD_W0_ID</dfn>		(0xb &lt;&lt; 28)</u></td></tr>
<tr><th id="171">171</th><td><u>#define	<dfn class="macro" id="_M/TD_W0_INTR" data-ref="_M/TD_W0_INTR">TD_W0_INTR</dfn>		(1U &lt;&lt; 27)</u></td></tr>
<tr><th id="172">172</th><td><u>#define	<dfn class="macro" id="_M/TD_W0_END" data-ref="_M/TD_W0_END">TD_W0_END</dfn>		(1U &lt;&lt; 26)</u></td></tr>
<tr><th id="173">173</th><td><u>#define	<dfn class="macro" id="_M/TD_W0_CALTCP" data-ref="_M/TD_W0_CALTCP">TD_W0_CALTCP</dfn>		(1U &lt;&lt; 25)</u></td></tr>
<tr><th id="174">174</th><td><u>#define	<dfn class="macro" id="_M/TD_W0_CRCEN" data-ref="_M/TD_W0_CRCEN">TD_W0_CRCEN</dfn>		(1U &lt;&lt; 24)</u></td></tr>
<tr><th id="175">175</th><td><u>#define	<dfn class="macro" id="_M/TD_W0_LEN" data-ref="_M/TD_W0_LEN">TD_W0_LEN</dfn>		(0xffff &lt;&lt; 0)</u></td></tr>
<tr><th id="176">176</th><td><u>#define	<dfn class="macro" id="_M/TD_W0_NTXBUFS" data-ref="_M/TD_W0_NTXBUFS">TD_W0_NTXBUFS</dfn>		(0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="177">177</th><td><u>#define	<dfn class="macro" id="_M/TD_W0_NTXBUFS_SHIFT" data-ref="_M/TD_W0_NTXBUFS_SHIFT">TD_W0_NTXBUFS_SHIFT</dfn>	16</u></td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td><i>/*</i></td></tr>
<tr><th id="180">180</th><td><i> * Type 2, 64-bit addressing mode (Buffer Descriptor) Transmit Descriptor</i></td></tr>
<tr><th id="181">181</th><td><i> */</i></td></tr>
<tr><th id="182">182</th><td><b>struct</b> <dfn class="type def" id="sf_txdesc2" title='sf_txdesc2' data-ref="sf_txdesc2" data-ref-filename="sf_txdesc2">sf_txdesc2</dfn> {</td></tr>
<tr><th id="183">183</th><td>	<i>/* skip field */</i></td></tr>
<tr><th id="184">184</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_txdesc2::td_word0" title='sf_txdesc2::td_word0' data-ref="sf_txdesc2::td_word0" data-ref-filename="sf_txdesc2..td_word0">td_word0</dfn>;	<i>/* ID, flags */</i></td></tr>
<tr><th id="185">185</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_txdesc2::td_reserved" title='sf_txdesc2::td_reserved' data-ref="sf_txdesc2::td_reserved" data-ref-filename="sf_txdesc2..td_reserved">td_reserved</dfn>;</td></tr>
<tr><th id="186">186</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_txdesc2::td_addr_lo" title='sf_txdesc2::td_addr_lo' data-ref="sf_txdesc2::td_addr_lo" data-ref-filename="sf_txdesc2..td_addr_lo">td_addr_lo</dfn>;	<i>/* buffer address (LSD) */</i></td></tr>
<tr><th id="187">187</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_txdesc2::td_addr_hi" title='sf_txdesc2::td_addr_hi' data-ref="sf_txdesc2::td_addr_hi" data-ref-filename="sf_txdesc2..td_addr_hi">td_addr_hi</dfn>;	<i>/* buffer address (MSD) */</i></td></tr>
<tr><th id="188">188</th><td>};</td></tr>
<tr><th id="189">189</th><td></td></tr>
<tr><th id="190">190</th><td><i>/*</i></td></tr>
<tr><th id="191">191</th><td><i> * Transmit Completion Descriptor.</i></td></tr>
<tr><th id="192">192</th><td><i> */</i></td></tr>
<tr><th id="193">193</th><td><b>struct</b> <dfn class="type def" id="sf_tcd" title='sf_tcd' data-ref="sf_tcd" data-ref-filename="sf_tcd">sf_tcd</dfn> {</td></tr>
<tr><th id="194">194</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_tcd::tcd_word0" title='sf_tcd::tcd_word0' data-ref="sf_tcd::tcd_word0" data-ref-filename="sf_tcd..tcd_word0">tcd_word0</dfn>;	<i>/* index, priority, flags */</i></td></tr>
<tr><th id="195">195</th><td>};</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td><u>#define	<dfn class="macro" id="_M/TCD_DMA_ID" data-ref="_M/TCD_DMA_ID">TCD_DMA_ID</dfn>		(0x4 &lt;&lt; 29)</u></td></tr>
<tr><th id="198">198</th><td><u>#define	<dfn class="macro" id="_M/TCD_INDEX" data-ref="_M/TCD_INDEX">TCD_INDEX</dfn>(x)		((x) &amp; 0x7fff)</u></td></tr>
<tr><th id="199">199</th><td><u>#define	<dfn class="macro" id="_M/TCD_PR" data-ref="_M/TCD_PR">TCD_PR</dfn>			(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="200">200</th><td><u>#define	<dfn class="macro" id="_M/TCD_TIMESTAMP" data-ref="_M/TCD_TIMESTAMP">TCD_TIMESTAMP</dfn>(x)	(((x) &gt;&gt; 16) &amp; 0x1fff)</u></td></tr>
<tr><th id="201">201</th><td></td></tr>
<tr><th id="202">202</th><td><u>#define	<dfn class="macro" id="_M/TCD_TX_ID" data-ref="_M/TCD_TX_ID">TCD_TX_ID</dfn>		(0x5 &lt;&lt; 29)</u></td></tr>
<tr><th id="203">203</th><td><u>#define	<dfn class="macro" id="_M/TCD_CRCerror" data-ref="_M/TCD_CRCerror">TCD_CRCerror</dfn>		(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="204">204</th><td><u>#define	<dfn class="macro" id="_M/TCD_FieldLengthCkError" data-ref="_M/TCD_FieldLengthCkError">TCD_FieldLengthCkError</dfn>	(1U &lt;&lt; 17)</u></td></tr>
<tr><th id="205">205</th><td><u>#define	<dfn class="macro" id="_M/TCD_FieldLengthRngError" data-ref="_M/TCD_FieldLengthRngError">TCD_FieldLengthRngError</dfn>	(1U &lt;&lt; 18)</u></td></tr>
<tr><th id="206">206</th><td><u>#define	<dfn class="macro" id="_M/TCD_PacketTxOk" data-ref="_M/TCD_PacketTxOk">TCD_PacketTxOk</dfn>		(1U &lt;&lt; 19)</u></td></tr>
<tr><th id="207">207</th><td><u>#define	<dfn class="macro" id="_M/TCD_Deferred" data-ref="_M/TCD_Deferred">TCD_Deferred</dfn>		(1U &lt;&lt; 20)</u></td></tr>
<tr><th id="208">208</th><td><u>#define	<dfn class="macro" id="_M/TCD_ExDeferral" data-ref="_M/TCD_ExDeferral">TCD_ExDeferral</dfn>		(1U &lt;&lt; 21)</u></td></tr>
<tr><th id="209">209</th><td><u>#define	<dfn class="macro" id="_M/TCD_ExCollisions" data-ref="_M/TCD_ExCollisions">TCD_ExCollisions</dfn>	(1U &lt;&lt; 22)</u></td></tr>
<tr><th id="210">210</th><td><u>#define	<dfn class="macro" id="_M/TCD_LateCollision" data-ref="_M/TCD_LateCollision">TCD_LateCollision</dfn>	(1U &lt;&lt; 23)</u></td></tr>
<tr><th id="211">211</th><td><u>#define	<dfn class="macro" id="_M/TCD_LongFrame" data-ref="_M/TCD_LongFrame">TCD_LongFrame</dfn>		(1U &lt;&lt; 24)</u></td></tr>
<tr><th id="212">212</th><td><u>#define	<dfn class="macro" id="_M/TCD_FIFOUnderrun" data-ref="_M/TCD_FIFOUnderrun">TCD_FIFOUnderrun</dfn>	(1U &lt;&lt; 25)</u></td></tr>
<tr><th id="213">213</th><td><u>#define	<dfn class="macro" id="_M/TCD_ControlTx" data-ref="_M/TCD_ControlTx">TCD_ControlTx</dfn>		(1U &lt;&lt; 26)</u></td></tr>
<tr><th id="214">214</th><td><u>#define	<dfn class="macro" id="_M/TCD_PauseTx" data-ref="_M/TCD_PauseTx">TCD_PauseTx</dfn>		(1U &lt;&lt; 27)</u></td></tr>
<tr><th id="215">215</th><td><u>#define	<dfn class="macro" id="_M/TCD_TxPaused" data-ref="_M/TCD_TxPaused">TCD_TxPaused</dfn>		(1U &lt;&lt; 28)</u></td></tr>
<tr><th id="216">216</th><td></td></tr>
<tr><th id="217">217</th><td><i>/*</i></td></tr>
<tr><th id="218">218</th><td><i> * The Tx indices are in units of 8 bytes, and since we are using</i></td></tr>
<tr><th id="219">219</th><td><i> * Tx descriptors that are 128 bytes long, we need to divide by 16</i></td></tr>
<tr><th id="220">220</th><td><i> * to get the actual index that we care about.</i></td></tr>
<tr><th id="221">221</th><td><i> */</i></td></tr>
<tr><th id="222">222</th><td><u>#define	<dfn class="macro" id="_M/SF_TXDINDEX_TO_HOST" data-ref="_M/SF_TXDINDEX_TO_HOST">SF_TXDINDEX_TO_HOST</dfn>(x)		((x) &gt;&gt; 4)</u></td></tr>
<tr><th id="223">223</th><td><u>#define	<dfn class="macro" id="_M/SF_TXDINDEX_TO_CHIP" data-ref="_M/SF_TXDINDEX_TO_CHIP">SF_TXDINDEX_TO_CHIP</dfn>(x)		((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td><i>/*</i></td></tr>
<tr><th id="226">226</th><td><i> * To make matters worse, the manual lies about the indices in the</i></td></tr>
<tr><th id="227">227</th><td><i> * completion queue entires.  It claims they are in 8-byte units,</i></td></tr>
<tr><th id="228">228</th><td><i> * but they're actually *BYTES*, which means we need to divide by</i></td></tr>
<tr><th id="229">229</th><td><i> * 128 to get the actual index.</i></td></tr>
<tr><th id="230">230</th><td><i> */</i></td></tr>
<tr><th id="231">231</th><td><u>#define	<dfn class="macro" id="_M/SF_TCD_INDEX_TO_HOST" data-ref="_M/SF_TCD_INDEX_TO_HOST">SF_TCD_INDEX_TO_HOST</dfn>(x)		((x) &gt;&gt; 7)</u></td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td><i>/*</i></td></tr>
<tr><th id="234">234</th><td><i> * PCI configuration space addresses.</i></td></tr>
<tr><th id="235">235</th><td><i> */</i></td></tr>
<tr><th id="236">236</th><td><u>#define	<dfn class="macro" id="_M/SF_PCI_MEMBA" data-ref="_M/SF_PCI_MEMBA">SF_PCI_MEMBA</dfn>		(PCI_MAPREG_START + 0x00)</u></td></tr>
<tr><th id="237">237</th><td><u>#define	<dfn class="macro" id="_M/SF_PCI_IOBA" data-ref="_M/SF_PCI_IOBA">SF_PCI_IOBA</dfn>		(PCI_MAPREG_START + 0x08)</u></td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td><u>#define	<dfn class="macro" id="_M/SF_GENREG_OFFSET" data-ref="_M/SF_GENREG_OFFSET">SF_GENREG_OFFSET</dfn>	0x50000</u></td></tr>
<tr><th id="240">240</th><td><u>#define	<dfn class="macro" id="_M/SF_FUNCREG_SIZE" data-ref="_M/SF_FUNCREG_SIZE">SF_FUNCREG_SIZE</dfn>		0x100</u></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><i>/*</i></td></tr>
<tr><th id="243">243</th><td><i> * PCI functional registers.</i></td></tr>
<tr><th id="244">244</th><td><i> */</i></td></tr>
<tr><th id="245">245</th><td><u>#define	<dfn class="macro" id="_M/SF_PciDeviceConfig" data-ref="_M/SF_PciDeviceConfig">SF_PciDeviceConfig</dfn>	0x40</u></td></tr>
<tr><th id="246">246</th><td><u>#define	<dfn class="macro" id="_M/PDC_EnDpeInt" data-ref="_M/PDC_EnDpeInt">PDC_EnDpeInt</dfn>		(1U &lt;&lt; 31)	/* enable DPE PCIint */</u></td></tr>
<tr><th id="247">247</th><td><u>#define	<dfn class="macro" id="_M/PDC_EnSseInt" data-ref="_M/PDC_EnSseInt">PDC_EnSseInt</dfn>		(1U &lt;&lt; 30)	/* enable SSE PCIint */</u></td></tr>
<tr><th id="248">248</th><td><u>#define	<dfn class="macro" id="_M/PDC_EnRmaInt" data-ref="_M/PDC_EnRmaInt">PDC_EnRmaInt</dfn>		(1U &lt;&lt; 29)	/* enable RMA PCIint */</u></td></tr>
<tr><th id="249">249</th><td><u>#define	<dfn class="macro" id="_M/PDC_EnRtaInt" data-ref="_M/PDC_EnRtaInt">PDC_EnRtaInt</dfn>		(1U &lt;&lt; 28)	/* enable RTA PCIint */</u></td></tr>
<tr><th id="250">250</th><td><u>#define	<dfn class="macro" id="_M/PDC_EnStaInt" data-ref="_M/PDC_EnStaInt">PDC_EnStaInt</dfn>		(1U &lt;&lt; 27)	/* enable STA PCIint */</u></td></tr>
<tr><th id="251">251</th><td><u>#define	<dfn class="macro" id="_M/PDC_EnDprInt" data-ref="_M/PDC_EnDprInt">PDC_EnDprInt</dfn>		(1U &lt;&lt; 24)	/* enable DPR PCIint */</u></td></tr>
<tr><th id="252">252</th><td><u>#define	<dfn class="macro" id="_M/PDC_IntEnable" data-ref="_M/PDC_IntEnable">PDC_IntEnable</dfn>		(1U &lt;&lt; 23)	/* enable PCI_INTA_ */</u></td></tr>
<tr><th id="253">253</th><td><u>#define	<dfn class="macro" id="_M/PDC_ExternalRegCsWidth" data-ref="_M/PDC_ExternalRegCsWidth">PDC_ExternalRegCsWidth</dfn>	(7U &lt;&lt; 20)	/* external chip-sel width */</u></td></tr>
<tr><th id="254">254</th><td><u>#define	<dfn class="macro" id="_M/PDC_StopMWrOnCacheLineDis" data-ref="_M/PDC_StopMWrOnCacheLineDis">PDC_StopMWrOnCacheLineDis</dfn> (1U &lt;&lt; 19)</u></td></tr>
<tr><th id="255">255</th><td><u>#define	<dfn class="macro" id="_M/PDC_EpromCsWidth" data-ref="_M/PDC_EpromCsWidth">PDC_EpromCsWidth</dfn>	(7U &lt;&lt; 16)</u></td></tr>
<tr><th id="256">256</th><td><u>#define	<dfn class="macro" id="_M/PDC_EnBeLogic" data-ref="_M/PDC_EnBeLogic">PDC_EnBeLogic</dfn>		(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="257">257</th><td><u>#define	<dfn class="macro" id="_M/PDC_LatencyStopOnCacheLine" data-ref="_M/PDC_LatencyStopOnCacheLine">PDC_LatencyStopOnCacheLine</dfn> (1U &lt;&lt; 14)</u></td></tr>
<tr><th id="258">258</th><td><u>#define	<dfn class="macro" id="_M/PDC_PCIMstDmaEn" data-ref="_M/PDC_PCIMstDmaEn">PDC_PCIMstDmaEn</dfn>		(1U &lt;&lt; 13)</u></td></tr>
<tr><th id="259">259</th><td><u>#define	<dfn class="macro" id="_M/PDC_StopOnCachelineEn" data-ref="_M/PDC_StopOnCachelineEn">PDC_StopOnCachelineEn</dfn>	(1U &lt;&lt; 12)</u></td></tr>
<tr><th id="260">260</th><td><u>#define	<dfn class="macro" id="_M/PDC_FifoThreshold" data-ref="_M/PDC_FifoThreshold">PDC_FifoThreshold</dfn>	(0xf &lt;&lt; 8)</u></td></tr>
<tr><th id="261">261</th><td><u>#define	<dfn class="macro" id="_M/PDC_FifoThreshold_SHIFT" data-ref="_M/PDC_FifoThreshold_SHIFT">PDC_FifoThreshold_SHIFT</dfn>	8</u></td></tr>
<tr><th id="262">262</th><td><u>#define	<dfn class="macro" id="_M/PDC_MemRdCmdEn" data-ref="_M/PDC_MemRdCmdEn">PDC_MemRdCmdEn</dfn>		(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="263">263</th><td><u>#define	<dfn class="macro" id="_M/PDC_StopOnPerr" data-ref="_M/PDC_StopOnPerr">PDC_StopOnPerr</dfn>		(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="264">264</th><td><u>#define	<dfn class="macro" id="_M/PDC_AbortOnAddrParityErr" data-ref="_M/PDC_AbortOnAddrParityErr">PDC_AbortOnAddrParityErr</dfn> (1U &lt;&lt; 5)</u></td></tr>
<tr><th id="265">265</th><td><u>#define	<dfn class="macro" id="_M/PDC_EnIncrement" data-ref="_M/PDC_EnIncrement">PDC_EnIncrement</dfn>		(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="266">266</th><td><u>#define	<dfn class="macro" id="_M/PDC_System64" data-ref="_M/PDC_System64">PDC_System64</dfn>		(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="267">267</th><td><u>#define	<dfn class="macro" id="_M/PDC_Force64" data-ref="_M/PDC_Force64">PDC_Force64</dfn>		(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="268">268</th><td><u>#define	<dfn class="macro" id="_M/PDC_SoftReset" data-ref="_M/PDC_SoftReset">PDC_SoftReset</dfn>		(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="269">269</th><td></td></tr>
<tr><th id="270">270</th><td><u>#define	<dfn class="macro" id="_M/SF_BacControl" data-ref="_M/SF_BacControl">SF_BacControl</dfn>		0x44</u></td></tr>
<tr><th id="271">271</th><td><u>#define	<dfn class="macro" id="_M/BC_DescSwapMode" data-ref="_M/BC_DescSwapMode">BC_DescSwapMode</dfn>		(0x3 &lt;&lt; 6)</u></td></tr>
<tr><th id="272">272</th><td><u>#define	<dfn class="macro" id="_M/BC_DataSwapMode" data-ref="_M/BC_DataSwapMode">BC_DataSwapMode</dfn>		(0x3 &lt;&lt; 4)</u></td></tr>
<tr><th id="273">273</th><td><u>#define	<dfn class="macro" id="_M/BC_SingleDmaMode" data-ref="_M/BC_SingleDmaMode">BC_SingleDmaMode</dfn>	(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="274">274</th><td><u>#define	<dfn class="macro" id="_M/BC_PreferTxDmaReq" data-ref="_M/BC_PreferTxDmaReq">BC_PreferTxDmaReq</dfn>	(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="275">275</th><td><u>#define	<dfn class="macro" id="_M/BC_PreferRxDmaReq" data-ref="_M/BC_PreferRxDmaReq">BC_PreferRxDmaReq</dfn>	(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="276">276</th><td><u>#define	<dfn class="macro" id="_M/BC_BacDmaEn" data-ref="_M/BC_BacDmaEn">BC_BacDmaEn</dfn>		(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="277">277</th><td></td></tr>
<tr><th id="278">278</th><td><u>#define	<dfn class="macro" id="_M/SF_PciMonitor1" data-ref="_M/SF_PciMonitor1">SF_PciMonitor1</dfn>		0x48</u></td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td><u>#define	<dfn class="macro" id="_M/SF_PciMonitor2" data-ref="_M/SF_PciMonitor2">SF_PciMonitor2</dfn>		0x4c</u></td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><u>#define	<dfn class="macro" id="_M/SF_PMC" data-ref="_M/SF_PMC">SF_PMC</dfn>			0x50</u></td></tr>
<tr><th id="283">283</th><td></td></tr>
<tr><th id="284">284</th><td><u>#define	<dfn class="macro" id="_M/SF_PMCSR" data-ref="_M/SF_PMCSR">SF_PMCSR</dfn>		0x54</u></td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td><u>#define	<dfn class="macro" id="_M/SF_PMEvent" data-ref="_M/SF_PMEvent">SF_PMEvent</dfn>		0x58</u></td></tr>
<tr><th id="287">287</th><td></td></tr>
<tr><th id="288">288</th><td><u>#define	<dfn class="macro" id="_M/SF_SerialEpromControl" data-ref="_M/SF_SerialEpromControl">SF_SerialEpromControl</dfn>	0x60</u></td></tr>
<tr><th id="289">289</th><td><u>#define	<dfn class="macro" id="_M/SEC_InitDone" data-ref="_M/SEC_InitDone">SEC_InitDone</dfn>		(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="290">290</th><td><u>#define	<dfn class="macro" id="_M/SEC_Idle" data-ref="_M/SEC_Idle">SEC_Idle</dfn>		(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="291">291</th><td><u>#define	<dfn class="macro" id="_M/SEC_WriteEnable" data-ref="_M/SEC_WriteEnable">SEC_WriteEnable</dfn>		(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="292">292</th><td><u>#define	<dfn class="macro" id="_M/SEC_WriteDisable" data-ref="_M/SEC_WriteDisable">SEC_WriteDisable</dfn>	(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td><u>#define	<dfn class="macro" id="_M/SF_PciComplianceTesting" data-ref="_M/SF_PciComplianceTesting">SF_PciComplianceTesting</dfn>	0x64</u></td></tr>
<tr><th id="295">295</th><td></td></tr>
<tr><th id="296">296</th><td><u>#define	<dfn class="macro" id="_M/SF_IndirectIoAccess" data-ref="_M/SF_IndirectIoAccess">SF_IndirectIoAccess</dfn>	0x68</u></td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><u>#define	<dfn class="macro" id="_M/SF_IndirectIoDataPort" data-ref="_M/SF_IndirectIoDataPort">SF_IndirectIoDataPort</dfn>	0x6c</u></td></tr>
<tr><th id="299">299</th><td></td></tr>
<tr><th id="300">300</th><td><i>/*</i></td></tr>
<tr><th id="301">301</th><td><i> * Ethernet functional registers.</i></td></tr>
<tr><th id="302">302</th><td><i> */</i></td></tr>
<tr><th id="303">303</th><td><u>#define	<dfn class="macro" id="_M/SF_GeneralEthernetCtrl" data-ref="_M/SF_GeneralEthernetCtrl">SF_GeneralEthernetCtrl</dfn>	0x70</u></td></tr>
<tr><th id="304">304</th><td><u>#define	<dfn class="macro" id="_M/GEC_SetSoftInt" data-ref="_M/GEC_SetSoftInt">GEC_SetSoftInt</dfn>		(1U &lt;&lt; 8)</u></td></tr>
<tr><th id="305">305</th><td><u>#define	<dfn class="macro" id="_M/GEC_TxGfpEn" data-ref="_M/GEC_TxGfpEn">GEC_TxGfpEn</dfn>		(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="306">306</th><td><u>#define	<dfn class="macro" id="_M/GEC_RxGfpEn" data-ref="_M/GEC_RxGfpEn">GEC_RxGfpEn</dfn>		(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="307">307</th><td><u>#define	<dfn class="macro" id="_M/GEC_TxDmaEn" data-ref="_M/GEC_TxDmaEn">GEC_TxDmaEn</dfn>		(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="308">308</th><td><u>#define	<dfn class="macro" id="_M/GEC_RxDmaEn" data-ref="_M/GEC_RxDmaEn">GEC_RxDmaEn</dfn>		(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="309">309</th><td><u>#define	<dfn class="macro" id="_M/GEC_TransmitEn" data-ref="_M/GEC_TransmitEn">GEC_TransmitEn</dfn>		(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="310">310</th><td><u>#define	<dfn class="macro" id="_M/GEC_ReceiveEn" data-ref="_M/GEC_ReceiveEn">GEC_ReceiveEn</dfn>		(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="311">311</th><td></td></tr>
<tr><th id="312">312</th><td><u>#define	<dfn class="macro" id="_M/SF_TimersControl" data-ref="_M/SF_TimersControl">SF_TimersControl</dfn>	0x74</u></td></tr>
<tr><th id="313">313</th><td><u>#define	<dfn class="macro" id="_M/TC_EarlyRxQ1IntDelayDisable" data-ref="_M/TC_EarlyRxQ1IntDelayDisable">TC_EarlyRxQ1IntDelayDisable</dfn>	(1U &lt;&lt; 31)</u></td></tr>
<tr><th id="314">314</th><td><u>#define	<dfn class="macro" id="_M/TC_RxQ1DoneIntDelayDisable" data-ref="_M/TC_RxQ1DoneIntDelayDisable">TC_RxQ1DoneIntDelayDisable</dfn>	(1U &lt;&lt; 30)</u></td></tr>
<tr><th id="315">315</th><td><u>#define	<dfn class="macro" id="_M/TC_EarlyRxQ2IntDelayDisable" data-ref="_M/TC_EarlyRxQ2IntDelayDisable">TC_EarlyRxQ2IntDelayDisable</dfn>	(1U &lt;&lt; 29)</u></td></tr>
<tr><th id="316">316</th><td><u>#define	<dfn class="macro" id="_M/TC_RxQ2DoneIntDelayDisable" data-ref="_M/TC_RxQ2DoneIntDelayDisable">TC_RxQ2DoneIntDelayDisable</dfn>	(1U &lt;&lt; 28)</u></td></tr>
<tr><th id="317">317</th><td><u>#define	<dfn class="macro" id="_M/TC_TimeStampResolution" data-ref="_M/TC_TimeStampResolution">TC_TimeStampResolution</dfn>		(1U &lt;&lt; 26)</u></td></tr>
<tr><th id="318">318</th><td><u>#define	<dfn class="macro" id="_M/TC_GeneralTimerResolution" data-ref="_M/TC_GeneralTimerResolution">TC_GeneralTimerResolution</dfn>	(1U &lt;&lt; 25)</u></td></tr>
<tr><th id="319">319</th><td><u>#define	<dfn class="macro" id="_M/TC_OneShotMode" data-ref="_M/TC_OneShotMode">TC_OneShotMode</dfn>			(1U &lt;&lt; 24)</u></td></tr>
<tr><th id="320">320</th><td><u>#define	<dfn class="macro" id="_M/TC_GeneralTimerInterval" data-ref="_M/TC_GeneralTimerInterval">TC_GeneralTimerInterval</dfn>		(0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="321">321</th><td><u>#define	<dfn class="macro" id="_M/TC_GeneralTimerInterval_SHIFT" data-ref="_M/TC_GeneralTimerInterval_SHIFT">TC_GeneralTimerInterval_SHIFT</dfn>	16</u></td></tr>
<tr><th id="322">322</th><td><u>#define	<dfn class="macro" id="_M/TC_TxFrameCompleteIntDelayDisable" data-ref="_M/TC_TxFrameCompleteIntDelayDisable">TC_TxFrameCompleteIntDelayDisable</dfn> (1U &lt;&lt; 15)</u></td></tr>
<tr><th id="323">323</th><td><u>#define	<dfn class="macro" id="_M/TC_TxQueueDoneIntDelayDisable" data-ref="_M/TC_TxQueueDoneIntDelayDisable">TC_TxQueueDoneIntDelayDisable</dfn>	(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="324">324</th><td><u>#define	<dfn class="macro" id="_M/TC_TxDmaDoneIntDelayDisable" data-ref="_M/TC_TxDmaDoneIntDelayDisable">TC_TxDmaDoneIntDelayDisable</dfn>	(1U &lt;&lt; 13)</u></td></tr>
<tr><th id="325">325</th><td><u>#define	<dfn class="macro" id="_M/TC_RxHiPrBypass" data-ref="_M/TC_RxHiPrBypass">TC_RxHiPrBypass</dfn>			(1U &lt;&lt; 12)</u></td></tr>
<tr><th id="326">326</th><td><u>#define	<dfn class="macro" id="_M/TC_Timer10X" data-ref="_M/TC_Timer10X">TC_Timer10X</dfn>			(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="327">327</th><td><u>#define	<dfn class="macro" id="_M/TC_SmallRxFrame" data-ref="_M/TC_SmallRxFrame">TC_SmallRxFrame</dfn>			(3U &lt;&lt; 9)</u></td></tr>
<tr><th id="328">328</th><td><u>#define	<dfn class="macro" id="_M/TC_SmallFrameBypass" data-ref="_M/TC_SmallFrameBypass">TC_SmallFrameBypass</dfn>		(1U &lt;&lt; 8)</u></td></tr>
<tr><th id="329">329</th><td><u>#define	<dfn class="macro" id="_M/TC_IntMaskMode" data-ref="_M/TC_IntMaskMode">TC_IntMaskMode</dfn>			(3U &lt;&lt; 5)</u></td></tr>
<tr><th id="330">330</th><td><u>#define	<dfn class="macro" id="_M/TC_IntMaskPeriod" data-ref="_M/TC_IntMaskPeriod">TC_IntMaskPeriod</dfn>		(0x1f &lt;&lt; 0)</u></td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td><u>#define	<dfn class="macro" id="_M/SF_CurrentTime" data-ref="_M/SF_CurrentTime">SF_CurrentTime</dfn>		0x78</u></td></tr>
<tr><th id="333">333</th><td></td></tr>
<tr><th id="334">334</th><td><u>#define	<dfn class="macro" id="_M/SF_InterruptStatus" data-ref="_M/SF_InterruptStatus">SF_InterruptStatus</dfn>	0x80</u></td></tr>
<tr><th id="335">335</th><td><u>#define	<dfn class="macro" id="_M/IS_GPIO3" data-ref="_M/IS_GPIO3">IS_GPIO3</dfn>			(1U &lt;&lt; 31)</u></td></tr>
<tr><th id="336">336</th><td><u>#define	<dfn class="macro" id="_M/IS_GPIO2" data-ref="_M/IS_GPIO2">IS_GPIO2</dfn>			(1U &lt;&lt; 30)</u></td></tr>
<tr><th id="337">337</th><td><u>#define	<dfn class="macro" id="_M/IS_GPIO1" data-ref="_M/IS_GPIO1">IS_GPIO1</dfn>			(1U &lt;&lt; 29)</u></td></tr>
<tr><th id="338">338</th><td><u>#define	<dfn class="macro" id="_M/IS_GPIO0" data-ref="_M/IS_GPIO0">IS_GPIO0</dfn>			(1U &lt;&lt; 28)</u></td></tr>
<tr><th id="339">339</th><td><u>#define	<dfn class="macro" id="_M/IS_StatisticWrapInt" data-ref="_M/IS_StatisticWrapInt">IS_StatisticWrapInt</dfn>		(1U &lt;&lt; 27)</u></td></tr>
<tr><th id="340">340</th><td><u>#define	<dfn class="macro" id="_M/IS_AbnormalInterrupt" data-ref="_M/IS_AbnormalInterrupt">IS_AbnormalInterrupt</dfn>		(1U &lt;&lt; 25)</u></td></tr>
<tr><th id="341">341</th><td><u>#define	<dfn class="macro" id="_M/IS_GeneralTimerInt" data-ref="_M/IS_GeneralTimerInt">IS_GeneralTimerInt</dfn>		(1U &lt;&lt; 24)</u></td></tr>
<tr><th id="342">342</th><td><u>#define	<dfn class="macro" id="_M/IS_SoftInt" data-ref="_M/IS_SoftInt">IS_SoftInt</dfn>			(1U &lt;&lt; 23)</u></td></tr>
<tr><th id="343">343</th><td><u>#define	<dfn class="macro" id="_M/IS_RxCompletionQueue1Int" data-ref="_M/IS_RxCompletionQueue1Int">IS_RxCompletionQueue1Int</dfn>	(1U &lt;&lt; 22)</u></td></tr>
<tr><th id="344">344</th><td><u>#define	<dfn class="macro" id="_M/IS_TxCompletionQueueInt" data-ref="_M/IS_TxCompletionQueueInt">IS_TxCompletionQueueInt</dfn>		(1U &lt;&lt; 21)</u></td></tr>
<tr><th id="345">345</th><td><u>#define	<dfn class="macro" id="_M/IS_PCIInt" data-ref="_M/IS_PCIInt">IS_PCIInt</dfn>			(1U &lt;&lt; 20)</u></td></tr>
<tr><th id="346">346</th><td><u>#define	<dfn class="macro" id="_M/IS_DmaErrInt" data-ref="_M/IS_DmaErrInt">IS_DmaErrInt</dfn>			(1U &lt;&lt; 19)</u></td></tr>
<tr><th id="347">347</th><td><u>#define	<dfn class="macro" id="_M/IS_TxDataLowInt" data-ref="_M/IS_TxDataLowInt">IS_TxDataLowInt</dfn>			(1U &lt;&lt; 18)</u></td></tr>
<tr><th id="348">348</th><td><u>#define	<dfn class="macro" id="_M/IS_RxCompletionQueue2Int" data-ref="_M/IS_RxCompletionQueue2Int">IS_RxCompletionQueue2Int</dfn>	(1U &lt;&lt; 17)</u></td></tr>
<tr><th id="349">349</th><td><u>#define	<dfn class="macro" id="_M/IS_RxQ1LowBuffersInt" data-ref="_M/IS_RxQ1LowBuffersInt">IS_RxQ1LowBuffersInt</dfn>		(1U &lt;&lt; 16)</u></td></tr>
<tr><th id="350">350</th><td><u>#define	<dfn class="macro" id="_M/IS_NormalInterrupt" data-ref="_M/IS_NormalInterrupt">IS_NormalInterrupt</dfn>		(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="351">351</th><td><u>#define	<dfn class="macro" id="_M/IS_TxFrameCompleteInt" data-ref="_M/IS_TxFrameCompleteInt">IS_TxFrameCompleteInt</dfn>		(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="352">352</th><td><u>#define	<dfn class="macro" id="_M/IS_TxDmaDoneInt" data-ref="_M/IS_TxDmaDoneInt">IS_TxDmaDoneInt</dfn>			(1U &lt;&lt; 13)</u></td></tr>
<tr><th id="353">353</th><td><u>#define	<dfn class="macro" id="_M/IS_TxQueueDoneInt" data-ref="_M/IS_TxQueueDoneInt">IS_TxQueueDoneInt</dfn>		(1U &lt;&lt; 12)</u></td></tr>
<tr><th id="354">354</th><td><u>#define	<dfn class="macro" id="_M/IS_EarlyRxQ2Int" data-ref="_M/IS_EarlyRxQ2Int">IS_EarlyRxQ2Int</dfn>			(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="355">355</th><td><u>#define	<dfn class="macro" id="_M/IS_EarlyRxQ1Int" data-ref="_M/IS_EarlyRxQ1Int">IS_EarlyRxQ1Int</dfn>			(1U &lt;&lt; 10)</u></td></tr>
<tr><th id="356">356</th><td><u>#define	<dfn class="macro" id="_M/IS_RxQ2DoneInt" data-ref="_M/IS_RxQ2DoneInt">IS_RxQ2DoneInt</dfn>			(1U &lt;&lt; 9)</u></td></tr>
<tr><th id="357">357</th><td><u>#define	<dfn class="macro" id="_M/IS_RxQ1DoneInt" data-ref="_M/IS_RxQ1DoneInt">IS_RxQ1DoneInt</dfn>			(1U &lt;&lt; 8)</u></td></tr>
<tr><th id="358">358</th><td><u>#define	<dfn class="macro" id="_M/IS_RxGfpNoResponseInt" data-ref="_M/IS_RxGfpNoResponseInt">IS_RxGfpNoResponseInt</dfn>		(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="359">359</th><td><u>#define	<dfn class="macro" id="_M/IS_RxQ2LowBuffersInt" data-ref="_M/IS_RxQ2LowBuffersInt">IS_RxQ2LowBuffersInt</dfn>		(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="360">360</th><td><u>#define	<dfn class="macro" id="_M/IS_NoTxChecksumInt" data-ref="_M/IS_NoTxChecksumInt">IS_NoTxChecksumInt</dfn>		(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="361">361</th><td><u>#define	<dfn class="macro" id="_M/IS_TxLowPrMismatchInt" data-ref="_M/IS_TxLowPrMismatchInt">IS_TxLowPrMismatchInt</dfn>		(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="362">362</th><td><u>#define	<dfn class="macro" id="_M/IS_TxHiPrMismatchInt" data-ref="_M/IS_TxHiPrMismatchInt">IS_TxHiPrMismatchInt</dfn>		(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="363">363</th><td><u>#define	<dfn class="macro" id="_M/IS_GfpRxInt" data-ref="_M/IS_GfpRxInt">IS_GfpRxInt</dfn>			(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="364">364</th><td><u>#define	<dfn class="macro" id="_M/IS_GfpTxInt" data-ref="_M/IS_GfpTxInt">IS_GfpTxInt</dfn>			(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="365">365</th><td><u>#define	<dfn class="macro" id="_M/IS_PCIPadInt" data-ref="_M/IS_PCIPadInt">IS_PCIPadInt</dfn>			(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td><u>#define	<dfn class="macro" id="_M/SF_ShadowInterruptStatus" data-ref="_M/SF_ShadowInterruptStatus">SF_ShadowInterruptStatus</dfn> 0x84</u></td></tr>
<tr><th id="368">368</th><td></td></tr>
<tr><th id="369">369</th><td><u>#define	<dfn class="macro" id="_M/SF_InterruptEn" data-ref="_M/SF_InterruptEn">SF_InterruptEn</dfn>		0x88</u></td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td><u>#define	<dfn class="macro" id="_M/SF_GPIO" data-ref="_M/SF_GPIO">SF_GPIO</dfn>			0x8c</u></td></tr>
<tr><th id="372">372</th><td><u>#define	<dfn class="macro" id="_M/GPIOCtrl" data-ref="_M/GPIOCtrl">GPIOCtrl</dfn>(x)		(1U &lt;&lt; (24 + (x)))</u></td></tr>
<tr><th id="373">373</th><td><u>#define	<dfn class="macro" id="_M/GPIOOutMode" data-ref="_M/GPIOOutMode">GPIOOutMode</dfn>(x)		(1U &lt;&lt; (16 + (x)))</u></td></tr>
<tr><th id="374">374</th><td><u>#define	<dfn class="macro" id="_M/GPIOInpMode" data-ref="_M/GPIOInpMode">GPIOInpMode</dfn>(x, y)	((y) &lt;&lt; (8 + ((x) * 2)))</u></td></tr>
<tr><th id="375">375</th><td><u>#define	<dfn class="macro" id="_M/GPIOData" data-ref="_M/GPIOData">GPIOData</dfn>(x)		(1U &lt;&lt; (x))</u></td></tr>
<tr><th id="376">376</th><td></td></tr>
<tr><th id="377">377</th><td><u>#define	<dfn class="macro" id="_M/SF_TxDescQueueCtrl" data-ref="_M/SF_TxDescQueueCtrl">SF_TxDescQueueCtrl</dfn>	0x90</u></td></tr>
<tr><th id="378">378</th><td><u>#define	<dfn class="macro" id="_M/TDQC_TxHighPriorityFifoThreshold" data-ref="_M/TDQC_TxHighPriorityFifoThreshold">TDQC_TxHighPriorityFifoThreshold</dfn>(x)	((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="379">379</th><td><u>#define	<dfn class="macro" id="_M/TDQC_SkipLength" data-ref="_M/TDQC_SkipLength">TDQC_SkipLength</dfn>(x)			((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="380">380</th><td><u>#define	<dfn class="macro" id="_M/TDQC_TxDmaBurstSize" data-ref="_M/TDQC_TxDmaBurstSize">TDQC_TxDmaBurstSize</dfn>(x)			((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="381">381</th><td><u>#define	<dfn class="macro" id="_M/TDQC_TxDescQueue64bitAddr" data-ref="_M/TDQC_TxDescQueue64bitAddr">TDQC_TxDescQueue64bitAddr</dfn>		(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="382">382</th><td><u>#define	<dfn class="macro" id="_M/TDQC_MinFrameSpacing" data-ref="_M/TDQC_MinFrameSpacing">TDQC_MinFrameSpacing</dfn>(x)			((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="383">383</th><td><u>#define	<dfn class="macro" id="_M/TDQC_DisableTxDmaCompletion" data-ref="_M/TDQC_DisableTxDmaCompletion">TDQC_DisableTxDmaCompletion</dfn>		(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="384">384</th><td><u>#define	<dfn class="macro" id="_M/TDQC_TxDescType" data-ref="_M/TDQC_TxDescType">TDQC_TxDescType</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="385">385</th><td></td></tr>
<tr><th id="386">386</th><td><u>#define	<dfn class="macro" id="_M/SF_HiPrTxDescQueueBaseAddr" data-ref="_M/SF_HiPrTxDescQueueBaseAddr">SF_HiPrTxDescQueueBaseAddr</dfn> 0x94</u></td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td><u>#define	<dfn class="macro" id="_M/SF_LoPrTxDescQueueBaseAddr" data-ref="_M/SF_LoPrTxDescQueueBaseAddr">SF_LoPrTxDescQueueBaseAddr</dfn> 0x98</u></td></tr>
<tr><th id="389">389</th><td></td></tr>
<tr><th id="390">390</th><td><u>#define	<dfn class="macro" id="_M/SF_TxDescQueueHighAddr" data-ref="_M/SF_TxDescQueueHighAddr">SF_TxDescQueueHighAddr</dfn>	0x9c</u></td></tr>
<tr><th id="391">391</th><td></td></tr>
<tr><th id="392">392</th><td><u>#define	<dfn class="macro" id="_M/SF_TxDescQueueProducerIndex" data-ref="_M/SF_TxDescQueueProducerIndex">SF_TxDescQueueProducerIndex</dfn> 0xa0</u></td></tr>
<tr><th id="393">393</th><td><u>#define	<dfn class="macro" id="_M/TDQPI_HiPrTxProducerIndex" data-ref="_M/TDQPI_HiPrTxProducerIndex">TDQPI_HiPrTxProducerIndex</dfn>(x)		((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="394">394</th><td><u>#define	<dfn class="macro" id="_M/TDQPI_LoPrTxProducerIndex" data-ref="_M/TDQPI_LoPrTxProducerIndex">TDQPI_LoPrTxProducerIndex</dfn>(x)		((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="395">395</th><td><u>#define	<dfn class="macro" id="_M/TDQPI_HiPrTxProducerIndex_get" data-ref="_M/TDQPI_HiPrTxProducerIndex_get">TDQPI_HiPrTxProducerIndex_get</dfn>(x)	(((x) &gt;&gt; 16) &amp; 0x7ff)</u></td></tr>
<tr><th id="396">396</th><td><u>#define	<dfn class="macro" id="_M/TDQPI_LoPrTxProducerIndex_get" data-ref="_M/TDQPI_LoPrTxProducerIndex_get">TDQPI_LoPrTxProducerIndex_get</dfn>(x)	(((x) &gt;&gt; 0) &amp; 0x7ff)</u></td></tr>
<tr><th id="397">397</th><td></td></tr>
<tr><th id="398">398</th><td><u>#define	<dfn class="macro" id="_M/SF_TxDescQueueConsumerIndex" data-ref="_M/SF_TxDescQueueConsumerIndex">SF_TxDescQueueConsumerIndex</dfn> 0xa4</u></td></tr>
<tr><th id="399">399</th><td><u>#define	<dfn class="macro" id="_M/TDQCI_HiPrTxConsumerIndex" data-ref="_M/TDQCI_HiPrTxConsumerIndex">TDQCI_HiPrTxConsumerIndex</dfn>(x)		(((x) &gt;&gt; 16) &amp; 0x7ff)</u></td></tr>
<tr><th id="400">400</th><td><u>#define	<dfn class="macro" id="_M/TDQCI_LoPrTxConsumerIndex" data-ref="_M/TDQCI_LoPrTxConsumerIndex">TDQCI_LoPrTxConsumerIndex</dfn>(s)		(((x) &gt;&gt; 0) &amp; 0x7ff)</u></td></tr>
<tr><th id="401">401</th><td></td></tr>
<tr><th id="402">402</th><td><u>#define	<dfn class="macro" id="_M/SF_TxDmaStatus1" data-ref="_M/SF_TxDmaStatus1">SF_TxDmaStatus1</dfn>		0xa8</u></td></tr>
<tr><th id="403">403</th><td></td></tr>
<tr><th id="404">404</th><td><u>#define	<dfn class="macro" id="_M/SF_TxDmaStatus2" data-ref="_M/SF_TxDmaStatus2">SF_TxDmaStatus2</dfn>		0xac</u></td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td><u>#define	<dfn class="macro" id="_M/SF_TransmitFrameCSR" data-ref="_M/SF_TransmitFrameCSR">SF_TransmitFrameCSR</dfn>	0xb0</u></td></tr>
<tr><th id="407">407</th><td><u>#define	<dfn class="macro" id="_M/TFCSR_TxFrameStatus" data-ref="_M/TFCSR_TxFrameStatus">TFCSR_TxFrameStatus</dfn>			(0xff &lt;&lt; 16)</u></td></tr>
<tr><th id="408">408</th><td><u>#define	<dfn class="macro" id="_M/TFCSR_TxDebugConfigBits" data-ref="_M/TFCSR_TxDebugConfigBits">TFCSR_TxDebugConfigBits</dfn>			(0x7f &lt;&lt; 9)</u></td></tr>
<tr><th id="409">409</th><td><u>#define	<dfn class="macro" id="_M/TFCSR_DmaCompletionAfterTransmitComplete" data-ref="_M/TFCSR_DmaCompletionAfterTransmitComplete">TFCSR_DmaCompletionAfterTransmitComplete</dfn> (1U &lt;&lt; 8)</u></td></tr>
<tr><th id="410">410</th><td><u>#define	<dfn class="macro" id="_M/TFCSR_TransmitThreshold" data-ref="_M/TFCSR_TransmitThreshold">TFCSR_TransmitThreshold</dfn>(x)		((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="411">411</th><td></td></tr>
<tr><th id="412">412</th><td><u>#define	<dfn class="macro" id="_M/SF_CompletionQueueHighAddr" data-ref="_M/SF_CompletionQueueHighAddr">SF_CompletionQueueHighAddr</dfn> 0xb4</u></td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td><u>#define	<dfn class="macro" id="_M/SF_TxCompletionQueueCtrl" data-ref="_M/SF_TxCompletionQueueCtrl">SF_TxCompletionQueueCtrl</dfn> 0xb8</u></td></tr>
<tr><th id="415">415</th><td><u>#define	<dfn class="macro" id="_M/TCQC_TxCompletionBaseAddress" data-ref="_M/TCQC_TxCompletionBaseAddress">TCQC_TxCompletionBaseAddress</dfn>		0xffffff00</u></td></tr>
<tr><th id="416">416</th><td><u>#define	<dfn class="macro" id="_M/TCQC_TxCompletion64bitAddress" data-ref="_M/TCQC_TxCompletion64bitAddress">TCQC_TxCompletion64bitAddress</dfn>		(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="417">417</th><td><u>#define	<dfn class="macro" id="_M/TCQC_TxCompletionProducerWe" data-ref="_M/TCQC_TxCompletionProducerWe">TCQC_TxCompletionProducerWe</dfn>		(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="418">418</th><td><u>#define	<dfn class="macro" id="_M/TCQC_TxCompletionSize" data-ref="_M/TCQC_TxCompletionSize">TCQC_TxCompletionSize</dfn>			(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="419">419</th><td><u>#define	<dfn class="macro" id="_M/TCQC_CommonQueueMode" data-ref="_M/TCQC_CommonQueueMode">TCQC_CommonQueueMode</dfn>			(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="420">420</th><td><u>#define	<dfn class="macro" id="_M/TCQC_TxCompletionQueueThreshold" data-ref="_M/TCQC_TxCompletionQueueThreshold">TCQC_TxCompletionQueueThreshold</dfn>		((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="421">421</th><td></td></tr>
<tr><th id="422">422</th><td><u>#define	<dfn class="macro" id="_M/SF_RxCompletionQueue1Ctrl" data-ref="_M/SF_RxCompletionQueue1Ctrl">SF_RxCompletionQueue1Ctrl</dfn> 0xbc</u></td></tr>
<tr><th id="423">423</th><td><u>#define	<dfn class="macro" id="_M/RCQ1C_RxCompletionQ1BaseAddress" data-ref="_M/RCQ1C_RxCompletionQ1BaseAddress">RCQ1C_RxCompletionQ1BaseAddress</dfn>		0xffffff00</u></td></tr>
<tr><th id="424">424</th><td><u>#define	<dfn class="macro" id="_M/RCQ1C_RxCompletionQ164bitAddress" data-ref="_M/RCQ1C_RxCompletionQ164bitAddress">RCQ1C_RxCompletionQ164bitAddress</dfn>	(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="425">425</th><td><u>#define	<dfn class="macro" id="_M/RCQ1C_RxCompletionQ1ProducerWe" data-ref="_M/RCQ1C_RxCompletionQ1ProducerWe">RCQ1C_RxCompletionQ1ProducerWe</dfn>		(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="426">426</th><td><u>#define	<dfn class="macro" id="_M/RCQ1C_RxCompletionQ1Type" data-ref="_M/RCQ1C_RxCompletionQ1Type">RCQ1C_RxCompletionQ1Type</dfn>(x)		((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="427">427</th><td><u>#define	<dfn class="macro" id="_M/RCQ1C_RxCompletionQ1Threshold" data-ref="_M/RCQ1C_RxCompletionQ1Threshold">RCQ1C_RxCompletionQ1Threshold</dfn>(x)	((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="428">428</th><td></td></tr>
<tr><th id="429">429</th><td><u>#define	<dfn class="macro" id="_M/SF_RxCompletionQueue2Ctrl" data-ref="_M/SF_RxCompletionQueue2Ctrl">SF_RxCompletionQueue2Ctrl</dfn> 0xc0</u></td></tr>
<tr><th id="430">430</th><td><u>#define	<dfn class="macro" id="_M/RCQ1C_RxCompletionQ2BaseAddress" data-ref="_M/RCQ1C_RxCompletionQ2BaseAddress">RCQ1C_RxCompletionQ2BaseAddress</dfn>		0xffffff00</u></td></tr>
<tr><th id="431">431</th><td><u>#define	<dfn class="macro" id="_M/RCQ1C_RxCompletionQ264bitAddress" data-ref="_M/RCQ1C_RxCompletionQ264bitAddress">RCQ1C_RxCompletionQ264bitAddress</dfn>	(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="432">432</th><td><u>#define	<dfn class="macro" id="_M/RCQ1C_RxCompletionQ2ProducerWe" data-ref="_M/RCQ1C_RxCompletionQ2ProducerWe">RCQ1C_RxCompletionQ2ProducerWe</dfn>		(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="433">433</th><td><u>#define	<dfn class="macro" id="_M/RCQ1C_RxCompletionQ2Type" data-ref="_M/RCQ1C_RxCompletionQ2Type">RCQ1C_RxCompletionQ2Type</dfn>(x)		((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="434">434</th><td><u>#define	<dfn class="macro" id="_M/RCQ1C_RxCompletionQ2Threshold" data-ref="_M/RCQ1C_RxCompletionQ2Threshold">RCQ1C_RxCompletionQ2Threshold</dfn>(x)	((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="435">435</th><td></td></tr>
<tr><th id="436">436</th><td><u>#define	<dfn class="macro" id="_M/SF_CompletionQueueConsumerIndex" data-ref="_M/SF_CompletionQueueConsumerIndex">SF_CompletionQueueConsumerIndex</dfn> 0xc4</u></td></tr>
<tr><th id="437">437</th><td><u>#define	<dfn class="macro" id="_M/CQCI_TxCompletionThresholdMode" data-ref="_M/CQCI_TxCompletionThresholdMode">CQCI_TxCompletionThresholdMode</dfn>		(1U &lt;&lt; 31)</u></td></tr>
<tr><th id="438">438</th><td><u>#define	<dfn class="macro" id="_M/CQCI_TxCompletionConsumerIndex" data-ref="_M/CQCI_TxCompletionConsumerIndex">CQCI_TxCompletionConsumerIndex</dfn>(x)	((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="439">439</th><td><u>#define	<dfn class="macro" id="_M/CQCI_TxCompletionConsumerIndex_get" data-ref="_M/CQCI_TxCompletionConsumerIndex_get">CQCI_TxCompletionConsumerIndex_get</dfn>(x)	(((x) &gt;&gt; 16) &amp; 0x7ff)</u></td></tr>
<tr><th id="440">440</th><td><u>#define	<dfn class="macro" id="_M/CQCI_RxCompletionQ1ThresholdMode" data-ref="_M/CQCI_RxCompletionQ1ThresholdMode">CQCI_RxCompletionQ1ThresholdMode</dfn>	(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="441">441</th><td><u>#define	<dfn class="macro" id="_M/CQCI_RxCompletionQ1ConsumerIndex" data-ref="_M/CQCI_RxCompletionQ1ConsumerIndex">CQCI_RxCompletionQ1ConsumerIndex</dfn>(x)	((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="442">442</th><td><u>#define	<dfn class="macro" id="_M/CQCI_RxCompletionQ1ConsumerIndex_get" data-ref="_M/CQCI_RxCompletionQ1ConsumerIndex_get">CQCI_RxCompletionQ1ConsumerIndex_get</dfn>(x)	((x) &amp; 0x7ff)</u></td></tr>
<tr><th id="443">443</th><td></td></tr>
<tr><th id="444">444</th><td><u>#define	<dfn class="macro" id="_M/SF_CompletionQueueProducerIndex" data-ref="_M/SF_CompletionQueueProducerIndex">SF_CompletionQueueProducerIndex</dfn> 0xc8</u></td></tr>
<tr><th id="445">445</th><td><u>#define	<dfn class="macro" id="_M/CQPI_TxCompletionProducerIndex" data-ref="_M/CQPI_TxCompletionProducerIndex">CQPI_TxCompletionProducerIndex</dfn>(x)	((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="446">446</th><td><u>#define	<dfn class="macro" id="_M/CQPI_TxCompletionProducerIndex_get" data-ref="_M/CQPI_TxCompletionProducerIndex_get">CQPI_TxCompletionProducerIndex_get</dfn>(x)	(((x) &gt;&gt; 16) &amp; 0x7ff)</u></td></tr>
<tr><th id="447">447</th><td><u>#define	<dfn class="macro" id="_M/CQPI_RxCompletionQ1ProducerIndex" data-ref="_M/CQPI_RxCompletionQ1ProducerIndex">CQPI_RxCompletionQ1ProducerIndex</dfn>(x)	((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="448">448</th><td><u>#define	<dfn class="macro" id="_M/CQPI_RxCompletionQ1ProducerIndex_get" data-ref="_M/CQPI_RxCompletionQ1ProducerIndex_get">CQPI_RxCompletionQ1ProducerIndex_get</dfn>(x)	((x) &amp; 0x7ff)</u></td></tr>
<tr><th id="449">449</th><td></td></tr>
<tr><th id="450">450</th><td><u>#define	<dfn class="macro" id="_M/SF_RxHiPrCompletionPtrs" data-ref="_M/SF_RxHiPrCompletionPtrs">SF_RxHiPrCompletionPtrs</dfn>	0xcc</u></td></tr>
<tr><th id="451">451</th><td><u>#define	<dfn class="macro" id="_M/RHPCP_RxCompletionQ2ProducerIndex" data-ref="_M/RHPCP_RxCompletionQ2ProducerIndex">RHPCP_RxCompletionQ2ProducerIndex</dfn>(x)	((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="452">452</th><td><u>#define	<dfn class="macro" id="_M/RHPCP_RxCompletionQ2ThresholdMode" data-ref="_M/RHPCP_RxCompletionQ2ThresholdMode">RHPCP_RxCompletionQ2ThresholdMode</dfn>	(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="453">453</th><td><u>#define	<dfn class="macro" id="_M/RHPCP_RxCompletionQ2ConsumerIndex" data-ref="_M/RHPCP_RxCompletionQ2ConsumerIndex">RHPCP_RxCompletionQ2ConsumerIndex</dfn>(x)	((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="454">454</th><td></td></tr>
<tr><th id="455">455</th><td><u>#define	<dfn class="macro" id="_M/SF_RxDmaCtrl" data-ref="_M/SF_RxDmaCtrl">SF_RxDmaCtrl</dfn>		0xd0</u></td></tr>
<tr><th id="456">456</th><td><u>#define	<dfn class="macro" id="_M/RDC_RxReportBadFrames" data-ref="_M/RDC_RxReportBadFrames">RDC_RxReportBadFrames</dfn>			(1U &lt;&lt; 31)</u></td></tr>
<tr><th id="457">457</th><td><u>#define	<dfn class="macro" id="_M/RDC_RxDmaShortFrames" data-ref="_M/RDC_RxDmaShortFrames">RDC_RxDmaShortFrames</dfn>			(1U &lt;&lt; 30)</u></td></tr>
<tr><th id="458">458</th><td><u>#define	<dfn class="macro" id="_M/RDC_RxDmaBadFrames" data-ref="_M/RDC_RxDmaBadFrames">RDC_RxDmaBadFrames</dfn>			(1U &lt;&lt; 29)</u></td></tr>
<tr><th id="459">459</th><td><u>#define	<dfn class="macro" id="_M/RDC_RxDmaCrcErrorFrames" data-ref="_M/RDC_RxDmaCrcErrorFrames">RDC_RxDmaCrcErrorFrames</dfn>			(1U &lt;&lt; 28)</u></td></tr>
<tr><th id="460">460</th><td><u>#define	<dfn class="macro" id="_M/RDC_RxDmaControlFrame" data-ref="_M/RDC_RxDmaControlFrame">RDC_RxDmaControlFrame</dfn>			(1U &lt;&lt; 27)</u></td></tr>
<tr><th id="461">461</th><td><u>#define	<dfn class="macro" id="_M/RDC_RxDmaPauseFrame" data-ref="_M/RDC_RxDmaPauseFrame">RDC_RxDmaPauseFrame</dfn>			(1U &lt;&lt; 26)</u></td></tr>
<tr><th id="462">462</th><td><u>#define	<dfn class="macro" id="_M/RDC_RxChecksumMode" data-ref="_M/RDC_RxChecksumMode">RDC_RxChecksumMode</dfn>(x)			((x) &lt;&lt; 24)</u></td></tr>
<tr><th id="463">463</th><td><u>#define	<dfn class="macro" id="_M/RDC_RxCompletionQ2Enable" data-ref="_M/RDC_RxCompletionQ2Enable">RDC_RxCompletionQ2Enable</dfn>		(1U &lt;&lt; 23)</u></td></tr>
<tr><th id="464">464</th><td><u>#define	<dfn class="macro" id="_M/RDC_RxDmaQueueMode" data-ref="_M/RDC_RxDmaQueueMode">RDC_RxDmaQueueMode</dfn>(x)			((x) &lt;&lt; 20)</u></td></tr>
<tr><th id="465">465</th><td><u>#define	<dfn class="macro" id="_M/RDC_RxUseBackupQueue" data-ref="_M/RDC_RxUseBackupQueue">RDC_RxUseBackupQueue</dfn>			(1U &lt;&lt; 19)</u></td></tr>
<tr><th id="466">466</th><td><u>#define	<dfn class="macro" id="_M/RDC_RxDmaCrc" data-ref="_M/RDC_RxDmaCrc">RDC_RxDmaCrc</dfn>				(1U &lt;&lt; 18)</u></td></tr>
<tr><th id="467">467</th><td><u>#define	<dfn class="macro" id="_M/RDC_RxEarlyIntThreshold" data-ref="_M/RDC_RxEarlyIntThreshold">RDC_RxEarlyIntThreshold</dfn>(x)		((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="468">468</th><td><u>#define	<dfn class="macro" id="_M/RDC_RxHighPriorityThreshold" data-ref="_M/RDC_RxHighPriorityThreshold">RDC_RxHighPriorityThreshold</dfn>(x)		((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="469">469</th><td><u>#define	<dfn class="macro" id="_M/RDC_RxBurstSize" data-ref="_M/RDC_RxBurstSize">RDC_RxBurstSize</dfn>(x)			((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="470">470</th><td></td></tr>
<tr><th id="471">471</th><td><u>#define	<dfn class="macro" id="_M/SF_RxDescQueue1Ctrl" data-ref="_M/SF_RxDescQueue1Ctrl">SF_RxDescQueue1Ctrl</dfn>	0xd4</u></td></tr>
<tr><th id="472">472</th><td><u>#define	<dfn class="macro" id="_M/RDQ1C_RxQ1BufferLength" data-ref="_M/RDQ1C_RxQ1BufferLength">RDQ1C_RxQ1BufferLength</dfn>(x)		((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="473">473</th><td><u>#define	<dfn class="macro" id="_M/RDQ1C_RxPrefetchDescriptorsMode" data-ref="_M/RDQ1C_RxPrefetchDescriptorsMode">RDQ1C_RxPrefetchDescriptorsMode</dfn>		(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="474">474</th><td><u>#define	<dfn class="macro" id="_M/RDQ1C_RxDescQ1Entries" data-ref="_M/RDQ1C_RxDescQ1Entries">RDQ1C_RxDescQ1Entries</dfn>			(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="475">475</th><td><u>#define	<dfn class="macro" id="_M/RDQ1C_RxVariableSizeQueues" data-ref="_M/RDQ1C_RxVariableSizeQueues">RDQ1C_RxVariableSizeQueues</dfn>		(1U &lt;&lt; 13)</u></td></tr>
<tr><th id="476">476</th><td><u>#define	<dfn class="macro" id="_M/RDQ1C_Rx64bitBufferAddresses" data-ref="_M/RDQ1C_Rx64bitBufferAddresses">RDQ1C_Rx64bitBufferAddresses</dfn>		(1U &lt;&lt; 12)</u></td></tr>
<tr><th id="477">477</th><td><u>#define	<dfn class="macro" id="_M/RDQ1C_Rx64bitDescQueueAddress" data-ref="_M/RDQ1C_Rx64bitDescQueueAddress">RDQ1C_Rx64bitDescQueueAddress</dfn>		(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="478">478</th><td><u>#define	<dfn class="macro" id="_M/RDQ1C_RxDescSpacing" data-ref="_M/RDQ1C_RxDescSpacing">RDQ1C_RxDescSpacing</dfn>(x)			((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="479">479</th><td><u>#define	<dfn class="macro" id="_M/RDQ1C_RxQ1ConsumerWe" data-ref="_M/RDQ1C_RxQ1ConsumerWe">RDQ1C_RxQ1ConsumerWe</dfn>			(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="480">480</th><td><u>#define	<dfn class="macro" id="_M/RDQ1C_RxQ1MinDescriptorsThreshold" data-ref="_M/RDQ1C_RxQ1MinDescriptorsThreshold">RDQ1C_RxQ1MinDescriptorsThreshold</dfn>(x)	((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="481">481</th><td></td></tr>
<tr><th id="482">482</th><td><u>#define	<dfn class="macro" id="_M/SF_RxDescQueue2Ctrl" data-ref="_M/SF_RxDescQueue2Ctrl">SF_RxDescQueue2Ctrl</dfn>	0xd8</u></td></tr>
<tr><th id="483">483</th><td><u>#define	<dfn class="macro" id="_M/RDQ2C_RxQ2BufferLength" data-ref="_M/RDQ2C_RxQ2BufferLength">RDQ2C_RxQ2BufferLength</dfn>(x)		((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="484">484</th><td><u>#define	<dfn class="macro" id="_M/RDQ2C_RxDescQ2Entries" data-ref="_M/RDQ2C_RxDescQ2Entries">RDQ2C_RxDescQ2Entries</dfn>			(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="485">485</th><td><u>#define	<dfn class="macro" id="_M/RDQ2C_RxQ2MinDescriptorsThreshold" data-ref="_M/RDQ2C_RxQ2MinDescriptorsThreshold">RDQ2C_RxQ2MinDescriptorsThreshold</dfn>(x)	((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="486">486</th><td></td></tr>
<tr><th id="487">487</th><td><u>#define	<dfn class="macro" id="_M/SF_RxDescQueueHighAddress" data-ref="_M/SF_RxDescQueueHighAddress">SF_RxDescQueueHighAddress</dfn> 0xdc</u></td></tr>
<tr><th id="488">488</th><td></td></tr>
<tr><th id="489">489</th><td><u>#define	<dfn class="macro" id="_M/SF_RxDescQueue1LowAddress" data-ref="_M/SF_RxDescQueue1LowAddress">SF_RxDescQueue1LowAddress</dfn> 0xe0</u></td></tr>
<tr><th id="490">490</th><td></td></tr>
<tr><th id="491">491</th><td><u>#define	<dfn class="macro" id="_M/SF_RxDescQueue2LowAddress" data-ref="_M/SF_RxDescQueue2LowAddress">SF_RxDescQueue2LowAddress</dfn> 0xe4</u></td></tr>
<tr><th id="492">492</th><td></td></tr>
<tr><th id="493">493</th><td><u>#define	<dfn class="macro" id="_M/SF_RxDescQueue1Ptrs" data-ref="_M/SF_RxDescQueue1Ptrs">SF_RxDescQueue1Ptrs</dfn>	0xe8</u></td></tr>
<tr><th id="494">494</th><td><u>#define	<dfn class="macro" id="_M/RXQ1P_RxDescQ1Consumer" data-ref="_M/RXQ1P_RxDescQ1Consumer">RXQ1P_RxDescQ1Consumer</dfn>(x)		((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="495">495</th><td><u>#define	<dfn class="macro" id="_M/RXQ1P_RxDescQ1Producer" data-ref="_M/RXQ1P_RxDescQ1Producer">RXQ1P_RxDescQ1Producer</dfn>(x)		((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="496">496</th><td><u>#define	<dfn class="macro" id="_M/RXQ1P_RxDescQ1Producer_get" data-ref="_M/RXQ1P_RxDescQ1Producer_get">RXQ1P_RxDescQ1Producer_get</dfn>(x)		((x) &amp; 0x7ff)</u></td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><u>#define	<dfn class="macro" id="_M/SF_RxDescQueue2Ptrs" data-ref="_M/SF_RxDescQueue2Ptrs">SF_RxDescQueue2Ptrs</dfn>	0xec</u></td></tr>
<tr><th id="499">499</th><td><u>#define	<dfn class="macro" id="_M/RXQ2P_RxDescQ2Consumer" data-ref="_M/RXQ2P_RxDescQ2Consumer">RXQ2P_RxDescQ2Consumer</dfn>(x)		((x) &lt;&lt; 16)</u></td></tr>
<tr><th id="500">500</th><td><u>#define	<dfn class="macro" id="_M/RXQ2P_RxDescQ2Producer" data-ref="_M/RXQ2P_RxDescQ2Producer">RXQ2P_RxDescQ2Producer</dfn>(x)		((x) &lt;&lt; 0)</u></td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td><u>#define	<dfn class="macro" id="_M/SF_RxDmaStatus" data-ref="_M/SF_RxDmaStatus">SF_RxDmaStatus</dfn>		0xf0</u></td></tr>
<tr><th id="503">503</th><td><u>#define	<dfn class="macro" id="_M/RDS_RxFramesLostCount" data-ref="_M/RDS_RxFramesLostCount">RDS_RxFramesLostCount</dfn>(x)		((x) &amp; 0xffff)</u></td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td><u>#define	<dfn class="macro" id="_M/SF_RxAddressFilteringCtl" data-ref="_M/SF_RxAddressFilteringCtl">SF_RxAddressFilteringCtl</dfn> 0xf4</u></td></tr>
<tr><th id="506">506</th><td><u>#define	<dfn class="macro" id="_M/RAFC_PerfectAddressPriority" data-ref="_M/RAFC_PerfectAddressPriority">RAFC_PerfectAddressPriority</dfn>(x)		(1U &lt;&lt; ((x) + 16))</u></td></tr>
<tr><th id="507">507</th><td><u>#define	<dfn class="macro" id="_M/RAFC_MinVlanPriority" data-ref="_M/RAFC_MinVlanPriority">RAFC_MinVlanPriority</dfn>(x)			((x) &lt;&lt; 13)</u></td></tr>
<tr><th id="508">508</th><td><u>#define	<dfn class="macro" id="_M/RAFC_PassMulticastExceptBroadcast" data-ref="_M/RAFC_PassMulticastExceptBroadcast">RAFC_PassMulticastExceptBroadcast</dfn>	(1U &lt;&lt; 12)</u></td></tr>
<tr><th id="509">509</th><td><u>#define	<dfn class="macro" id="_M/RAFC_WakeupMode" data-ref="_M/RAFC_WakeupMode">RAFC_WakeupMode</dfn>(x)			((x) &lt;&lt; 10)</u></td></tr>
<tr><th id="510">510</th><td><u>#define	<dfn class="macro" id="_M/RAFC_VlanMode" data-ref="_M/RAFC_VlanMode">RAFC_VlanMode</dfn>(x)			((x) &lt;&lt; 8)</u></td></tr>
<tr><th id="511">511</th><td><u>#define	<dfn class="macro" id="_M/RAFC_PerfectFilteringMode" data-ref="_M/RAFC_PerfectFilteringMode">RAFC_PerfectFilteringMode</dfn>(x)		((x) &lt;&lt; 6)</u></td></tr>
<tr><th id="512">512</th><td><u>#define	<dfn class="macro" id="_M/RAFC_HashFilteringMode" data-ref="_M/RAFC_HashFilteringMode">RAFC_HashFilteringMode</dfn>(x)		((x) &lt;&lt; 4)</u></td></tr>
<tr><th id="513">513</th><td><u>#define	<dfn class="macro" id="_M/RAFC_HashPriorityEnable" data-ref="_M/RAFC_HashPriorityEnable">RAFC_HashPriorityEnable</dfn>			(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="514">514</th><td><u>#define	<dfn class="macro" id="_M/RAFC_PassBroadcast" data-ref="_M/RAFC_PassBroadcast">RAFC_PassBroadcast</dfn>			(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="515">515</th><td><u>#define	<dfn class="macro" id="_M/RAFC_PassMulticast" data-ref="_M/RAFC_PassMulticast">RAFC_PassMulticast</dfn>			(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="516">516</th><td><u>#define	<dfn class="macro" id="_M/RAFC_PromiscuousMode" data-ref="_M/RAFC_PromiscuousMode">RAFC_PromiscuousMode</dfn>			(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="517">517</th><td></td></tr>
<tr><th id="518">518</th><td><u>#define	<dfn class="macro" id="_M/SF_RxFrameTestOut" data-ref="_M/SF_RxFrameTestOut">SF_RxFrameTestOut</dfn>	0xf8</u></td></tr>
<tr><th id="519">519</th><td></td></tr>
<tr><th id="520">520</th><td><i>/*</i></td></tr>
<tr><th id="521">521</th><td><i> * Additional PCI registers.  To access these registers via I/O space,</i></td></tr>
<tr><th id="522">522</th><td><i> * indirect access must be used.</i></td></tr>
<tr><th id="523">523</th><td><i> */</i></td></tr>
<tr><th id="524">524</th><td><u>#define	<dfn class="macro" id="_M/SF_PciTargetStatus" data-ref="_M/SF_PciTargetStatus">SF_PciTargetStatus</dfn>	0x100</u></td></tr>
<tr><th id="525">525</th><td></td></tr>
<tr><th id="526">526</th><td><u>#define	<dfn class="macro" id="_M/SF_PciMasterStatus1" data-ref="_M/SF_PciMasterStatus1">SF_PciMasterStatus1</dfn>	0x104</u></td></tr>
<tr><th id="527">527</th><td></td></tr>
<tr><th id="528">528</th><td><u>#define	<dfn class="macro" id="_M/SF_PciMasterStatus2" data-ref="_M/SF_PciMasterStatus2">SF_PciMasterStatus2</dfn>	0x108</u></td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td><u>#define	<dfn class="macro" id="_M/SF_PciDmaLowHostAddr" data-ref="_M/SF_PciDmaLowHostAddr">SF_PciDmaLowHostAddr</dfn>	0x10c</u></td></tr>
<tr><th id="531">531</th><td></td></tr>
<tr><th id="532">532</th><td><u>#define	<dfn class="macro" id="_M/SF_BacDmaDiagnostic0" data-ref="_M/SF_BacDmaDiagnostic0">SF_BacDmaDiagnostic0</dfn>	0x110</u></td></tr>
<tr><th id="533">533</th><td></td></tr>
<tr><th id="534">534</th><td><u>#define	<dfn class="macro" id="_M/SF_BacDmaDiagnostic1" data-ref="_M/SF_BacDmaDiagnostic1">SF_BacDmaDiagnostic1</dfn>	0x114</u></td></tr>
<tr><th id="535">535</th><td></td></tr>
<tr><th id="536">536</th><td><u>#define	<dfn class="macro" id="_M/SF_BacDmaDiagnostic2" data-ref="_M/SF_BacDmaDiagnostic2">SF_BacDmaDiagnostic2</dfn>	0x118</u></td></tr>
<tr><th id="537">537</th><td></td></tr>
<tr><th id="538">538</th><td><u>#define	<dfn class="macro" id="_M/SF_BacDmaDiagnostic3" data-ref="_M/SF_BacDmaDiagnostic3">SF_BacDmaDiagnostic3</dfn>	0x11c</u></td></tr>
<tr><th id="539">539</th><td></td></tr>
<tr><th id="540">540</th><td><u>#define	<dfn class="macro" id="_M/SF_MacAddr1" data-ref="_M/SF_MacAddr1">SF_MacAddr1</dfn>		0x120</u></td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td><u>#define	<dfn class="macro" id="_M/SF_MacAddr2" data-ref="_M/SF_MacAddr2">SF_MacAddr2</dfn>		0x124</u></td></tr>
<tr><th id="543">543</th><td></td></tr>
<tr><th id="544">544</th><td><u>#define	<dfn class="macro" id="_M/SF_FunctionEvent" data-ref="_M/SF_FunctionEvent">SF_FunctionEvent</dfn>	0x130</u></td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td><u>#define	<dfn class="macro" id="_M/SF_FunctionEventMask" data-ref="_M/SF_FunctionEventMask">SF_FunctionEventMask</dfn>	0x134</u></td></tr>
<tr><th id="547">547</th><td></td></tr>
<tr><th id="548">548</th><td><u>#define	<dfn class="macro" id="_M/SF_FunctionPresentState" data-ref="_M/SF_FunctionPresentState">SF_FunctionPresentState</dfn>	0x138</u></td></tr>
<tr><th id="549">549</th><td></td></tr>
<tr><th id="550">550</th><td><u>#define	<dfn class="macro" id="_M/SF_ForceFunction" data-ref="_M/SF_ForceFunction">SF_ForceFunction</dfn>	0x13c</u></td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td><u>#define	<dfn class="macro" id="_M/SF_EEPROM_BASE" data-ref="_M/SF_EEPROM_BASE">SF_EEPROM_BASE</dfn>		0x1000</u></td></tr>
<tr><th id="553">553</th><td></td></tr>
<tr><th id="554">554</th><td><u>#define	<dfn class="macro" id="_M/SF_MII_BASE" data-ref="_M/SF_MII_BASE">SF_MII_BASE</dfn>		0x2000</u></td></tr>
<tr><th id="555">555</th><td><u>#define	<dfn class="macro" id="_M/MiiDataValid" data-ref="_M/MiiDataValid">MiiDataValid</dfn>		(1U &lt;&lt; 31)</u></td></tr>
<tr><th id="556">556</th><td><u>#define	<dfn class="macro" id="_M/MiiBusy" data-ref="_M/MiiBusy">MiiBusy</dfn>			(1U &lt;&lt; 30)</u></td></tr>
<tr><th id="557">557</th><td><u>#define	<dfn class="macro" id="_M/MiiRegDataPort" data-ref="_M/MiiRegDataPort">MiiRegDataPort</dfn>(x)	((x) &amp; 0xffff)</u></td></tr>
<tr><th id="558">558</th><td></td></tr>
<tr><th id="559">559</th><td><u>#define	<dfn class="macro" id="_M/SF_MII_PHY_REG" data-ref="_M/SF_MII_PHY_REG">SF_MII_PHY_REG</dfn>(p, r)	(SF_MII_BASE +				\</u></td></tr>
<tr><th id="560">560</th><td><u>				 ((p) * 32 * sizeof(uint32_t)) +	\</u></td></tr>
<tr><th id="561">561</th><td><u>				 ((r) * sizeof(uint32_t)))</u></td></tr>
<tr><th id="562">562</th><td></td></tr>
<tr><th id="563">563</th><td><u>#define	<dfn class="macro" id="_M/SF_TestMode" data-ref="_M/SF_TestMode">SF_TestMode</dfn>		0x4000</u></td></tr>
<tr><th id="564">564</th><td></td></tr>
<tr><th id="565">565</th><td><u>#define	<dfn class="macro" id="_M/SF_RxFrameProcessorCtrl" data-ref="_M/SF_RxFrameProcessorCtrl">SF_RxFrameProcessorCtrl</dfn>	0x4004</u></td></tr>
<tr><th id="566">566</th><td></td></tr>
<tr><th id="567">567</th><td><u>#define	<dfn class="macro" id="_M/SF_TxFrameProcessorCtrl" data-ref="_M/SF_TxFrameProcessorCtrl">SF_TxFrameProcessorCtrl</dfn>	0x4008</u></td></tr>
<tr><th id="568">568</th><td></td></tr>
<tr><th id="569">569</th><td><u>#define	<dfn class="macro" id="_M/SF_MacConfig1" data-ref="_M/SF_MacConfig1">SF_MacConfig1</dfn>		0x5000</u></td></tr>
<tr><th id="570">570</th><td><u>#define	<dfn class="macro" id="_M/MC1_SoftRst" data-ref="_M/MC1_SoftRst">MC1_SoftRst</dfn>			(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="571">571</th><td><u>#define	<dfn class="macro" id="_M/MC1_MiiLoopBack" data-ref="_M/MC1_MiiLoopBack">MC1_MiiLoopBack</dfn>			(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="572">572</th><td><u>#define	<dfn class="macro" id="_M/MC1_TestMode" data-ref="_M/MC1_TestMode">MC1_TestMode</dfn>(x)			((x) &lt;&lt; 12)</u></td></tr>
<tr><th id="573">573</th><td><u>#define	<dfn class="macro" id="_M/MC1_TxFlowEn" data-ref="_M/MC1_TxFlowEn">MC1_TxFlowEn</dfn>			(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="574">574</th><td><u>#define	<dfn class="macro" id="_M/MC1_RxFlowEn" data-ref="_M/MC1_RxFlowEn">MC1_RxFlowEn</dfn>			(1U &lt;&lt; 10)</u></td></tr>
<tr><th id="575">575</th><td><u>#define	<dfn class="macro" id="_M/MC1_PreambleDetectCount" data-ref="_M/MC1_PreambleDetectCount">MC1_PreambleDetectCount</dfn>		(1U &lt;&lt; 9)</u></td></tr>
<tr><th id="576">576</th><td><u>#define	<dfn class="macro" id="_M/MC1_PassAllRxPackets" data-ref="_M/MC1_PassAllRxPackets">MC1_PassAllRxPackets</dfn>		(1U &lt;&lt; 8)</u></td></tr>
<tr><th id="577">577</th><td><u>#define	<dfn class="macro" id="_M/MC1_PurePreamble" data-ref="_M/MC1_PurePreamble">MC1_PurePreamble</dfn>		(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="578">578</th><td><u>#define	<dfn class="macro" id="_M/MC1_LengthCheck" data-ref="_M/MC1_LengthCheck">MC1_LengthCheck</dfn>			(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="579">579</th><td><u>#define	<dfn class="macro" id="_M/MC1_NoBackoff" data-ref="_M/MC1_NoBackoff">MC1_NoBackoff</dfn>			(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="580">580</th><td><u>#define	<dfn class="macro" id="_M/MC1_DelayCRC" data-ref="_M/MC1_DelayCRC">MC1_DelayCRC</dfn>			(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="581">581</th><td><u>#define	<dfn class="macro" id="_M/MC1_TxHalfDuplexJam" data-ref="_M/MC1_TxHalfDuplexJam">MC1_TxHalfDuplexJam</dfn>		(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="582">582</th><td><u>#define	<dfn class="macro" id="_M/MC1_PadEn" data-ref="_M/MC1_PadEn">MC1_PadEn</dfn>			(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="583">583</th><td><u>#define	<dfn class="macro" id="_M/MC1_FullDuplex" data-ref="_M/MC1_FullDuplex">MC1_FullDuplex</dfn>			(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="584">584</th><td><u>#define	<dfn class="macro" id="_M/MC1_HugeFrame" data-ref="_M/MC1_HugeFrame">MC1_HugeFrame</dfn>			(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="585">585</th><td></td></tr>
<tr><th id="586">586</th><td><u>#define	<dfn class="macro" id="_M/SF_MacConfig2" data-ref="_M/SF_MacConfig2">SF_MacConfig2</dfn>		0x5004</u></td></tr>
<tr><th id="587">587</th><td><u>#define	<dfn class="macro" id="_M/MC2_TxCRCerr" data-ref="_M/MC2_TxCRCerr">MC2_TxCRCerr</dfn>			(1U &lt;&lt; 15)</u></td></tr>
<tr><th id="588">588</th><td><u>#define	<dfn class="macro" id="_M/MC2_TxIslCRCerr" data-ref="_M/MC2_TxIslCRCerr">MC2_TxIslCRCerr</dfn>			(1U &lt;&lt; 14)</u></td></tr>
<tr><th id="589">589</th><td><u>#define	<dfn class="macro" id="_M/MC2_RxCRCerr" data-ref="_M/MC2_RxCRCerr">MC2_RxCRCerr</dfn>			(1U &lt;&lt; 13)</u></td></tr>
<tr><th id="590">590</th><td><u>#define	<dfn class="macro" id="_M/MC2_RxIslCRCerr" data-ref="_M/MC2_RxIslCRCerr">MC2_RxIslCRCerr</dfn>			(1U &lt;&lt; 12)</u></td></tr>
<tr><th id="591">591</th><td><u>#define	<dfn class="macro" id="_M/MC2_TXCF" data-ref="_M/MC2_TXCF">MC2_TXCF</dfn>			(1U &lt;&lt; 11)</u></td></tr>
<tr><th id="592">592</th><td><u>#define	<dfn class="macro" id="_M/MC2_CtlSoftRst" data-ref="_M/MC2_CtlSoftRst">MC2_CtlSoftRst</dfn>			(1U &lt;&lt; 10)</u></td></tr>
<tr><th id="593">593</th><td><u>#define	<dfn class="macro" id="_M/MC2_RxSoftRst" data-ref="_M/MC2_RxSoftRst">MC2_RxSoftRst</dfn>			(1U &lt;&lt; 9)</u></td></tr>
<tr><th id="594">594</th><td><u>#define	<dfn class="macro" id="_M/MC2_TxSoftRst" data-ref="_M/MC2_TxSoftRst">MC2_TxSoftRst</dfn>			(1U &lt;&lt; 8)</u></td></tr>
<tr><th id="595">595</th><td><u>#define	<dfn class="macro" id="_M/MC2_RxISLEn" data-ref="_M/MC2_RxISLEn">MC2_RxISLEn</dfn>			(1U &lt;&lt; 7)</u></td></tr>
<tr><th id="596">596</th><td><u>#define	<dfn class="macro" id="_M/MC2_BackPressureNoBackOff" data-ref="_M/MC2_BackPressureNoBackOff">MC2_BackPressureNoBackOff</dfn>	(1U &lt;&lt; 6)</u></td></tr>
<tr><th id="597">597</th><td><u>#define	<dfn class="macro" id="_M/MC2_AutoVlanPad" data-ref="_M/MC2_AutoVlanPad">MC2_AutoVlanPad</dfn>			(1U &lt;&lt; 5)</u></td></tr>
<tr><th id="598">598</th><td><u>#define	<dfn class="macro" id="_M/MC2_MandatoryVLANPad" data-ref="_M/MC2_MandatoryVLANPad">MC2_MandatoryVLANPad</dfn>		(1U &lt;&lt; 4)</u></td></tr>
<tr><th id="599">599</th><td><u>#define	<dfn class="macro" id="_M/MC2_TxISLAppen" data-ref="_M/MC2_TxISLAppen">MC2_TxISLAppen</dfn>			(1U &lt;&lt; 3)</u></td></tr>
<tr><th id="600">600</th><td><u>#define	<dfn class="macro" id="_M/MC2_TxISLEn" data-ref="_M/MC2_TxISLEn">MC2_TxISLEn</dfn>			(1U &lt;&lt; 2)</u></td></tr>
<tr><th id="601">601</th><td><u>#define	<dfn class="macro" id="_M/MC2_SimuRst" data-ref="_M/MC2_SimuRst">MC2_SimuRst</dfn>			(1U &lt;&lt; 1)</u></td></tr>
<tr><th id="602">602</th><td><u>#define	<dfn class="macro" id="_M/MC2_TxXmtEn" data-ref="_M/MC2_TxXmtEn">MC2_TxXmtEn</dfn>			(1U &lt;&lt; 0)</u></td></tr>
<tr><th id="603">603</th><td></td></tr>
<tr><th id="604">604</th><td><u>#define	<dfn class="macro" id="_M/SF_BkToBkIPG" data-ref="_M/SF_BkToBkIPG">SF_BkToBkIPG</dfn>		0x5008</u></td></tr>
<tr><th id="605">605</th><td></td></tr>
<tr><th id="606">606</th><td><u>#define	<dfn class="macro" id="_M/SF_NonBkToBkIPG" data-ref="_M/SF_NonBkToBkIPG">SF_NonBkToBkIPG</dfn>		0x500c</u></td></tr>
<tr><th id="607">607</th><td></td></tr>
<tr><th id="608">608</th><td><u>#define	<dfn class="macro" id="_M/SF_ColRetry" data-ref="_M/SF_ColRetry">SF_ColRetry</dfn>		0x5010</u></td></tr>
<tr><th id="609">609</th><td></td></tr>
<tr><th id="610">610</th><td><u>#define	<dfn class="macro" id="_M/SF_MaxLength" data-ref="_M/SF_MaxLength">SF_MaxLength</dfn>		0x5014</u></td></tr>
<tr><th id="611">611</th><td></td></tr>
<tr><th id="612">612</th><td><u>#define	<dfn class="macro" id="_M/SF_TxNibbleCnt" data-ref="_M/SF_TxNibbleCnt">SF_TxNibbleCnt</dfn>		0x5018</u></td></tr>
<tr><th id="613">613</th><td></td></tr>
<tr><th id="614">614</th><td><u>#define	<dfn class="macro" id="_M/SF_TxByteCnt" data-ref="_M/SF_TxByteCnt">SF_TxByteCnt</dfn>		0x501c</u></td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td><u>#define	<dfn class="macro" id="_M/SF_ReTxCnt" data-ref="_M/SF_ReTxCnt">SF_ReTxCnt</dfn>		0x5020</u></td></tr>
<tr><th id="617">617</th><td></td></tr>
<tr><th id="618">618</th><td><u>#define	<dfn class="macro" id="_M/SF_RandomNumGen" data-ref="_M/SF_RandomNumGen">SF_RandomNumGen</dfn>		0x5024</u></td></tr>
<tr><th id="619">619</th><td></td></tr>
<tr><th id="620">620</th><td><u>#define	<dfn class="macro" id="_M/SF_MskRandomNum" data-ref="_M/SF_MskRandomNum">SF_MskRandomNum</dfn>		0x5028</u></td></tr>
<tr><th id="621">621</th><td></td></tr>
<tr><th id="622">622</th><td><u>#define	<dfn class="macro" id="_M/SF_TotalTxCnt" data-ref="_M/SF_TotalTxCnt">SF_TotalTxCnt</dfn>		0x5034</u></td></tr>
<tr><th id="623">623</th><td></td></tr>
<tr><th id="624">624</th><td><u>#define	<dfn class="macro" id="_M/SF_RxByteCnt" data-ref="_M/SF_RxByteCnt">SF_RxByteCnt</dfn>		0x5040</u></td></tr>
<tr><th id="625">625</th><td></td></tr>
<tr><th id="626">626</th><td><u>#define	<dfn class="macro" id="_M/SF_TxPauseTimer" data-ref="_M/SF_TxPauseTimer">SF_TxPauseTimer</dfn>		0x5060</u></td></tr>
<tr><th id="627">627</th><td></td></tr>
<tr><th id="628">628</th><td><u>#define	<dfn class="macro" id="_M/SF_VLANType" data-ref="_M/SF_VLANType">SF_VLANType</dfn>		0x5064</u></td></tr>
<tr><th id="629">629</th><td></td></tr>
<tr><th id="630">630</th><td><u>#define	<dfn class="macro" id="_M/SF_MiiStatus" data-ref="_M/SF_MiiStatus">SF_MiiStatus</dfn>		0x5070</u></td></tr>
<tr><th id="631">631</th><td></td></tr>
<tr><th id="632">632</th><td><u>#define	<dfn class="macro" id="_M/SF_PERFECT_BASE" data-ref="_M/SF_PERFECT_BASE">SF_PERFECT_BASE</dfn>		0x6000</u></td></tr>
<tr><th id="633">633</th><td><u>#define	<dfn class="macro" id="_M/SF_PERFECT_SIZE" data-ref="_M/SF_PERFECT_SIZE">SF_PERFECT_SIZE</dfn>		0x100</u></td></tr>
<tr><th id="634">634</th><td></td></tr>
<tr><th id="635">635</th><td><u>#define	<dfn class="macro" id="_M/SF_HASH_BASE" data-ref="_M/SF_HASH_BASE">SF_HASH_BASE</dfn>		0x6100</u></td></tr>
<tr><th id="636">636</th><td><u>#define	<dfn class="macro" id="_M/SF_HASH_SIZE" data-ref="_M/SF_HASH_SIZE">SF_HASH_SIZE</dfn>		0x200</u></td></tr>
<tr><th id="637">637</th><td></td></tr>
<tr><th id="638">638</th><td><u>#define	<dfn class="macro" id="_M/SF_STATS_BASE" data-ref="_M/SF_STATS_BASE">SF_STATS_BASE</dfn>		0x7000</u></td></tr>
<tr><th id="639">639</th><td><b>struct</b> <dfn class="type def" id="sf_stats" title='sf_stats' data-ref="sf_stats" data-ref-filename="sf_stats">sf_stats</dfn> {</td></tr>
<tr><th id="640">640</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::TransmitOKFrames" title='sf_stats::TransmitOKFrames' data-ref="sf_stats::TransmitOKFrames" data-ref-filename="sf_stats..TransmitOKFrames">TransmitOKFrames</dfn>;</td></tr>
<tr><th id="641">641</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::SingleCollisionFrames" title='sf_stats::SingleCollisionFrames' data-ref="sf_stats::SingleCollisionFrames" data-ref-filename="sf_stats..SingleCollisionFrames">SingleCollisionFrames</dfn>;</td></tr>
<tr><th id="642">642</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::MultipleCollisionFrames" title='sf_stats::MultipleCollisionFrames' data-ref="sf_stats::MultipleCollisionFrames" data-ref-filename="sf_stats..MultipleCollisionFrames">MultipleCollisionFrames</dfn>;</td></tr>
<tr><th id="643">643</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::TransmitCRCErrors" title='sf_stats::TransmitCRCErrors' data-ref="sf_stats::TransmitCRCErrors" data-ref-filename="sf_stats..TransmitCRCErrors">TransmitCRCErrors</dfn>;</td></tr>
<tr><th id="644">644</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::TransmitOKOctets" title='sf_stats::TransmitOKOctets' data-ref="sf_stats::TransmitOKOctets" data-ref-filename="sf_stats..TransmitOKOctets">TransmitOKOctets</dfn>;</td></tr>
<tr><th id="645">645</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::TransmitDeferredFrames" title='sf_stats::TransmitDeferredFrames' data-ref="sf_stats::TransmitDeferredFrames" data-ref-filename="sf_stats..TransmitDeferredFrames">TransmitDeferredFrames</dfn>;</td></tr>
<tr><th id="646">646</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::TransmitLateCollisionCount" title='sf_stats::TransmitLateCollisionCount' data-ref="sf_stats::TransmitLateCollisionCount" data-ref-filename="sf_stats..TransmitLateCollisionCount">TransmitLateCollisionCount</dfn>;</td></tr>
<tr><th id="647">647</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::TransmitPauseControlFrames" title='sf_stats::TransmitPauseControlFrames' data-ref="sf_stats::TransmitPauseControlFrames" data-ref-filename="sf_stats..TransmitPauseControlFrames">TransmitPauseControlFrames</dfn>;</td></tr>
<tr><th id="648">648</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::TransmitControlFrames" title='sf_stats::TransmitControlFrames' data-ref="sf_stats::TransmitControlFrames" data-ref-filename="sf_stats..TransmitControlFrames">TransmitControlFrames</dfn>;</td></tr>
<tr><th id="649">649</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::TransmitAbortDueToExcessiveCollisions" title='sf_stats::TransmitAbortDueToExcessiveCollisions' data-ref="sf_stats::TransmitAbortDueToExcessiveCollisions" data-ref-filename="sf_stats..TransmitAbortDueToExcessiveCollisions">TransmitAbortDueToExcessiveCollisions</dfn>;</td></tr>
<tr><th id="650">650</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::TransmitAbortDueToExcessingDeferral" title='sf_stats::TransmitAbortDueToExcessingDeferral' data-ref="sf_stats::TransmitAbortDueToExcessingDeferral" data-ref-filename="sf_stats..TransmitAbortDueToExcessingDeferral">TransmitAbortDueToExcessingDeferral</dfn>;</td></tr>
<tr><th id="651">651</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::MulticastFramesTransmittedOK" title='sf_stats::MulticastFramesTransmittedOK' data-ref="sf_stats::MulticastFramesTransmittedOK" data-ref-filename="sf_stats..MulticastFramesTransmittedOK">MulticastFramesTransmittedOK</dfn>;</td></tr>
<tr><th id="652">652</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::BroadcastFramesTransmittedOK" title='sf_stats::BroadcastFramesTransmittedOK' data-ref="sf_stats::BroadcastFramesTransmittedOK" data-ref-filename="sf_stats..BroadcastFramesTransmittedOK">BroadcastFramesTransmittedOK</dfn>;</td></tr>
<tr><th id="653">653</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::FramesLostDueToInternalTransmitErrors" title='sf_stats::FramesLostDueToInternalTransmitErrors' data-ref="sf_stats::FramesLostDueToInternalTransmitErrors" data-ref-filename="sf_stats..FramesLostDueToInternalTransmitErrors">FramesLostDueToInternalTransmitErrors</dfn>;</td></tr>
<tr><th id="654">654</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::ReceiveOKFrames" title='sf_stats::ReceiveOKFrames' data-ref="sf_stats::ReceiveOKFrames" data-ref-filename="sf_stats..ReceiveOKFrames">ReceiveOKFrames</dfn>;</td></tr>
<tr><th id="655">655</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::ReceiveCRCErrors" title='sf_stats::ReceiveCRCErrors' data-ref="sf_stats::ReceiveCRCErrors" data-ref-filename="sf_stats..ReceiveCRCErrors">ReceiveCRCErrors</dfn>;</td></tr>
<tr><th id="656">656</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::AlignmentErrors" title='sf_stats::AlignmentErrors' data-ref="sf_stats::AlignmentErrors" data-ref-filename="sf_stats..AlignmentErrors">AlignmentErrors</dfn>;</td></tr>
<tr><th id="657">657</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::ReceiveOKOctets" title='sf_stats::ReceiveOKOctets' data-ref="sf_stats::ReceiveOKOctets" data-ref-filename="sf_stats..ReceiveOKOctets">ReceiveOKOctets</dfn>;</td></tr>
<tr><th id="658">658</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::PauseFramesReceivedOK" title='sf_stats::PauseFramesReceivedOK' data-ref="sf_stats::PauseFramesReceivedOK" data-ref-filename="sf_stats..PauseFramesReceivedOK">PauseFramesReceivedOK</dfn>;</td></tr>
<tr><th id="659">659</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::ControlFramesReceivedOK" title='sf_stats::ControlFramesReceivedOK' data-ref="sf_stats::ControlFramesReceivedOK" data-ref-filename="sf_stats..ControlFramesReceivedOK">ControlFramesReceivedOK</dfn>;</td></tr>
<tr><th id="660">660</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::ControlFramesReceivedWithUnsupportedOpcode" title='sf_stats::ControlFramesReceivedWithUnsupportedOpcode' data-ref="sf_stats::ControlFramesReceivedWithUnsupportedOpcode" data-ref-filename="sf_stats..ControlFramesReceivedWithUnsupportedOpcode">ControlFramesReceivedWithUnsupportedOpcode</dfn>;</td></tr>
<tr><th id="661">661</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::ReceiveFramesTooLong" title='sf_stats::ReceiveFramesTooLong' data-ref="sf_stats::ReceiveFramesTooLong" data-ref-filename="sf_stats..ReceiveFramesTooLong">ReceiveFramesTooLong</dfn>;</td></tr>
<tr><th id="662">662</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::ReceiveFramesTooShort" title='sf_stats::ReceiveFramesTooShort' data-ref="sf_stats::ReceiveFramesTooShort" data-ref-filename="sf_stats..ReceiveFramesTooShort">ReceiveFramesTooShort</dfn>;</td></tr>
<tr><th id="663">663</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::ReceiveFramesJabbersError" title='sf_stats::ReceiveFramesJabbersError' data-ref="sf_stats::ReceiveFramesJabbersError" data-ref-filename="sf_stats..ReceiveFramesJabbersError">ReceiveFramesJabbersError</dfn>;</td></tr>
<tr><th id="664">664</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::ReceiveFramesFragments" title='sf_stats::ReceiveFramesFragments' data-ref="sf_stats::ReceiveFramesFragments" data-ref-filename="sf_stats..ReceiveFramesFragments">ReceiveFramesFragments</dfn>;</td></tr>
<tr><th id="665">665</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::ReceivePackets64Bytes" title='sf_stats::ReceivePackets64Bytes' data-ref="sf_stats::ReceivePackets64Bytes" data-ref-filename="sf_stats..ReceivePackets64Bytes">ReceivePackets64Bytes</dfn>;</td></tr>
<tr><th id="666">666</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::ReceivePackets127Bytes" title='sf_stats::ReceivePackets127Bytes' data-ref="sf_stats::ReceivePackets127Bytes" data-ref-filename="sf_stats..ReceivePackets127Bytes">ReceivePackets127Bytes</dfn>;</td></tr>
<tr><th id="667">667</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::ReceivePackets255Bytes" title='sf_stats::ReceivePackets255Bytes' data-ref="sf_stats::ReceivePackets255Bytes" data-ref-filename="sf_stats..ReceivePackets255Bytes">ReceivePackets255Bytes</dfn>;</td></tr>
<tr><th id="668">668</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::ReceivePackets511Bytes" title='sf_stats::ReceivePackets511Bytes' data-ref="sf_stats::ReceivePackets511Bytes" data-ref-filename="sf_stats..ReceivePackets511Bytes">ReceivePackets511Bytes</dfn>;</td></tr>
<tr><th id="669">669</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::ReceivePackets1023Bytes" title='sf_stats::ReceivePackets1023Bytes' data-ref="sf_stats::ReceivePackets1023Bytes" data-ref-filename="sf_stats..ReceivePackets1023Bytes">ReceivePackets1023Bytes</dfn>;</td></tr>
<tr><th id="670">670</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::ReceivePackets1518Bytes" title='sf_stats::ReceivePackets1518Bytes' data-ref="sf_stats::ReceivePackets1518Bytes" data-ref-filename="sf_stats..ReceivePackets1518Bytes">ReceivePackets1518Bytes</dfn>;</td></tr>
<tr><th id="671">671</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::FramesLostDueToInternalReceiveErrors" title='sf_stats::FramesLostDueToInternalReceiveErrors' data-ref="sf_stats::FramesLostDueToInternalReceiveErrors" data-ref-filename="sf_stats..FramesLostDueToInternalReceiveErrors">FramesLostDueToInternalReceiveErrors</dfn>;</td></tr>
<tr><th id="672">672</th><td>	<a class="typedef" href="../../sys/stdint.h.html#uint32_t" title='uint32_t' data-type='__uint32_t' data-ref="uint32_t" data-ref-filename="uint32_t">uint32_t</a>	<dfn class="decl field" id="sf_stats::TransmitFifoUnderflowCounts" title='sf_stats::TransmitFifoUnderflowCounts' data-ref="sf_stats::TransmitFifoUnderflowCounts" data-ref-filename="sf_stats..TransmitFifoUnderflowCounts">TransmitFifoUnderflowCounts</dfn>;</td></tr>
<tr><th id="673">673</th><td>};</td></tr>
<tr><th id="674">674</th><td></td></tr>
<tr><th id="675">675</th><td><u>#define	<dfn class="macro" id="_M/SF_TxGfpMem" data-ref="_M/SF_TxGfpMem">SF_TxGfpMem</dfn>		0x8000</u></td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td><u>#define	<dfn class="macro" id="_M/SF_RxGfpMem" data-ref="_M/SF_RxGfpMem">SF_RxGfpMem</dfn>		0xa000</u></td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td><u>#<span data-ppcond="32">endif</span> /* _DEV_IC_AIC6915REG_H_ */</u></td></tr>
<tr><th id="680">680</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='aic6915.c.html'>netbsd/sys/dev/ic/aic6915.c</a><br/>Generated on <em>2019-Jul-19</em> from project netbsd revision <em>f9da89e0d</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
