A substantial current exists in the input terminal of the TTL inverter for both input states

<center><em>Summary of TTL prototype inverter characteristics</em></center>

![[Pasted image 20230415172912.png]]

This input current limits the number of gates that can be connected to the output of an individual TTL logic gate. Both logic states must be checked to see which set of conditions actually limits the fanout of the gate.


1. [[Fanout Limit for Output voltage = V_L]]