

================================================================
== Vitis HLS Report for 'loop_uhat_sparse'
================================================================
* Date:           Fri Aug  2 15:04:20 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sparsefpgaimp
* Solution:       loop_uhat_sparse_imp (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z007s-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.787 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |                                                      |                                           |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
        |                       Instance                       |                   Module                  |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-------+-------+---------+
        |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271  |loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1  |    85247|    85247|  0.852 ms|  0.852 ms|  85247|  85247|       no|
        |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288  |loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3  |    17145|    17145|  0.171 ms|  0.171 ms|  17145|  17145|       no|
        |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320  |loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6  |    17052|    17052|  0.171 ms|  0.171 ms|  17052|  17052|       no|
        |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333  |loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5  |        ?|        ?|         ?|         ?|      ?|      ?|       no|
        |grp_pow_generic_double_s_fu_344                       |pow_generic_double_s                       |       87|       87|  0.870 us|  0.870 us|      1|      1|      yes|
        +------------------------------------------------------+-------------------------------------------+---------+---------+----------+----------+-------+-------+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_66_2   |        ?|        ?|         ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_74_4  |        ?|        ?|         ?|          -|          -|  17048|        no|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+-------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF  |  LUT  | URAM|
+-----------------+---------+-----+-------+-------+-----+
|DSP              |        -|    -|      -|      -|    -|
|Expression       |        -|    -|      0|    244|    -|
|FIFO             |        -|    -|      -|      -|    -|
|Instance         |       30|   99|  17375|  17063|    -|
|Memory           |      734|    -|      0|      0|    0|
|Multiplexer      |        -|    -|      -|   1193|    -|
|Register         |        -|    -|    938|      -|    -|
+-----------------+---------+-----+-------+-------+-----+
|Total            |      764|   99|  18313|  18500|    0|
+-----------------+---------+-----+-------+-------+-----+
|Available        |      100|   66|  28800|  14400|    0|
+-----------------+---------+-----+-------+-------+-----+
|Utilization (%)  |      764|  150|     63|    128|    0|
+-----------------+---------+-----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------+-------------------------------------------+---------+----+-------+-------+-----+
    |                       Instance                       |                   Module                  | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +------------------------------------------------------+-------------------------------------------+---------+----+-------+-------+-----+
    |CTRL_BUS_s_axi_U                                      |CTRL_BUS_s_axi                             |        0|   0|    284|    488|    0|
    |dadddsub_64ns_64ns_64_7_full_dsp_1_U76                |dadddsub_64ns_64ns_64_7_full_dsp_1         |        0|   3|    630|   1141|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U78                       |dcmp_64ns_64ns_1_2_no_dsp_1                |        0|   0|      0|      0|    0|
    |dmul_64ns_64ns_64_7_max_dsp_1_U77                     |dmul_64ns_64ns_64_7_max_dsp_1              |        0|  11|    342|    586|    0|
    |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271  |loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1  |        0|   0|    120|    159|    0|
    |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288  |loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3  |        0|   0|    480|    110|    0|
    |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333  |loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5  |        0|   0|    526|    258|    0|
    |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320  |loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6  |        0|   0|    172|    902|    0|
    |grp_pow_generic_double_s_fu_344                       |pow_generic_double_s                       |       30|  85|  14821|  13419|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+-------+-------+-----+
    |Total                                                 |                                           |       30|  99|  17375|  17063|    0|
    +------------------------------------------------------+-------------------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+-----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |         Memory        |               Module              | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------------+-----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |input_data_colIndex_U  |input_data_colIndex_RAM_AUTO_1R1W  |       30|  0|   0|    0|  17048|   15|     1|       255720|
    |input_data_rowStart_U  |input_data_rowStart_RAM_AUTO_1R1W  |       64|  0|   0|    0|  17048|   32|     1|       545536|
    |input_data_value_U     |input_data_value_RAM_AUTO_1R1W     |      128|  0|   0|    0|  17048|   64|     1|      1091072|
    |input_data_L_U         |input_data_value_RAM_AUTO_1R1W     |      128|  0|   0|    0|  17048|   64|     1|      1091072|
    |input_data_R_U         |input_data_value_RAM_AUTO_1R1W     |      128|  0|   0|    0|  17048|   64|     1|      1091072|
    |output_data_U          |input_data_value_RAM_AUTO_1R1W     |      128|  0|   0|    0|  17048|   64|     1|      1091072|
    |integral_U             |input_data_value_RAM_AUTO_1R1W     |      128|  0|   0|    0|  17048|   64|     1|      1091072|
    +-----------------------+-----------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total                  |                                   |      734|  0|   0|    0| 119336|  367|     7|      6256616|
    +-----------------------+-----------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                             Variable Name                             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln78_fu_495_p2                                                     |         +|   0|  0|  20|          15|           1|
    |and_ln66_1_fu_483_p2                                                   |       and|   0|  0|   2|           1|           1|
    |and_ln66_fu_478_p2                                                     |       and|   0|  0|   2|           1|           1|
    |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_outStream_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln66_1_fu_468_p2                                                  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln66_2_fu_417_p2                                                  |      icmp|   0|  0|  12|          11|           2|
    |icmp_ln66_3_fu_423_p2                                                  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln66_fu_462_p2                                                    |      icmp|   0|  0|  12|          11|           2|
    |icmp_ln74_fu_489_p2                                                    |      icmp|   0|  0|  20|          15|          15|
    |icmp_ln77_fu_506_p2                                                    |      icmp|   0|  0|  20|          15|          15|
    |or_ln66_1_fu_429_p2                                                    |        or|   0|  0|   2|           1|           1|
    |or_ln66_fu_474_p2                                                      |        or|   0|  0|   2|           1|           1|
    |e_max_1_fu_522_p3                                                      |    select|   0|  0|  32|           1|          32|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                  |          |   0|  0| 244|         177|          74|
    +-----------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------+-----+-----------+-----+-----------+
    |                   Name                   | LUT | Input Size| Bits| Total Bits|
    +------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                 |  715|        134|    1|        134|
    |error_1_fu_142                            |    9|          2|   64|        128|
    |error_2_reg_259                           |    9|          2|   64|        128|
    |grp_fu_374_ce                             |   14|          3|    1|          3|
    |grp_fu_374_opcode                         |   20|          4|    2|          8|
    |grp_fu_374_p0                             |   25|          5|   64|        320|
    |grp_fu_374_p1                             |   20|          4|   64|        256|
    |grp_fu_380_ce                             |   14|          3|    1|          3|
    |grp_fu_380_p0                             |   25|          5|   64|        320|
    |grp_fu_380_p1                             |   25|          5|   64|        320|
    |grp_pow_generic_double_s_fu_344_ap_start  |    9|          2|    1|          2|
    |grp_pow_generic_double_s_fu_344_base_r    |   14|          3|   64|        192|
    |grp_pow_generic_double_s_fu_344_exp       |   14|          3|   64|        192|
    |i_3_reg_248                               |    9|          2|   15|         30|
    |inStream_TREADY_int_regslice              |    9|          2|    1|          2|
    |input_data_L_address0                     |   14|          3|   15|         45|
    |input_data_L_ce0                          |   14|          3|    1|          3|
    |input_data_L_we0                          |    9|          2|    1|          2|
    |input_data_R_address0                     |   14|          3|   15|         45|
    |input_data_R_ce0                          |   14|          3|    1|          3|
    |input_data_R_we0                          |    9|          2|    1|          2|
    |input_data_colIndex_address0              |   14|          3|   15|         45|
    |input_data_colIndex_ce0                   |   14|          3|    1|          3|
    |input_data_colIndex_we0                   |    9|          2|    1|          2|
    |input_data_rowStart_address0              |   14|          3|   15|         45|
    |input_data_rowStart_ce0                   |   14|          3|    1|          3|
    |input_data_rowStart_we0                   |    9|          2|    1|          2|
    |input_data_value_address0                 |   14|          3|   15|         45|
    |input_data_value_ce0                      |   14|          3|    1|          3|
    |input_data_value_we0                      |    9|          2|    1|          2|
    |integral_address0                         |   14|          3|   15|         45|
    |integral_ce0                              |   14|          3|    1|          3|
    |integral_we0                              |    9|          2|    1|          2|
    |output_data_address0                      |   20|          4|   15|         60|
    |output_data_ce0                           |   20|          4|    1|          4|
    +------------------------------------------+-----+-----------+-----+-----------+
    |Total                                     | 1193|        235|  652|       2402|
    +------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------+-----+----+-----+-----------+
    |                                Name                               |  FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------------------+-----+----+-----+-----------+
    |ELEMENTS_read_reg_557                                              |   32|   0|   32|          0|
    |L_exp_read_reg_545                                                 |   64|   0|   64|          0|
    |R_exp_read_reg_540                                                 |   64|   0|   64|          0|
    |add_ln78_reg_592                                                   |   15|   0|   15|          0|
    |ap_CS_fsm                                                          |  133|   0|  133|          0|
    |e_max_1_reg_618                                                    |   32|   0|   32|          0|
    |e_reg_623                                                          |   32|   0|   32|          0|
    |error_1_fu_142                                                     |   64|   0|   64|          0|
    |error_2_reg_259                                                    |   64|   0|   64|          0|
    |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_57_1_fu_271_ap_start_reg  |    1|   0|    1|          0|
    |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_70_3_fu_288_ap_start_reg  |    1|   0|    1|          0|
    |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_83_5_fu_333_ap_start_reg  |    1|   0|    1|          0|
    |grp_loop_uhat_sparse_Pipeline_VITIS_LOOP_96_6_fu_320_ap_start_reg  |    1|   0|    1|          0|
    |grp_pow_generic_double_s_fu_344_ap_start_reg                       |    1|   0|    1|          0|
    |i_3_reg_248                                                        |   15|   0|   15|          0|
    |icmp_ln66_1_reg_581                                                |    1|   0|    1|          0|
    |icmp_ln66_reg_576                                                  |    1|   0|    1|          0|
    |icmp_ln77_reg_603                                                  |    1|   0|    1|          0|
    |input_data_L_load_reg_638                                          |   64|   0|   64|          0|
    |or_ln66_1_reg_568                                                  |    1|   0|    1|          0|
    |output_data_addr_reg_633                                           |   15|   0|   15|          0|
    |output_data_load_reg_648                                           |   64|   0|   64|          0|
    |reg_388                                                            |   64|   0|   64|          0|
    |reg_394                                                            |   64|   0|   64|          0|
    |tmp_7_reg_643                                                      |   64|   0|   64|          0|
    |tol_read_reg_550                                                   |   64|   0|   64|          0|
    |zext_ln74_reg_597                                                  |   15|   0|   64|         49|
    +-------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                              |  938|   0|  987|         49|
    +-------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |   in|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_AWREADY  |  out|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_AWADDR   |   in|    6|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_WVALID   |   in|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_WREADY   |  out|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_WDATA    |   in|   32|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_WSTRB    |   in|    4|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_ARVALID  |   in|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_ARREADY  |  out|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_ARADDR   |   in|    6|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_RVALID   |  out|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_RREADY   |   in|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_RDATA    |  out|   32|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_RRESP    |  out|    2|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_BVALID   |  out|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_BREADY   |   in|    1|       s_axi|            CTRL_BUS|        scalar|
|s_axi_CTRL_BUS_BRESP    |  out|    2|       s_axi|            CTRL_BUS|        scalar|
|ap_clk                  |   in|    1|  ap_ctrl_hs|    loop_uhat_sparse|  return value|
|ap_rst_n                |   in|    1|  ap_ctrl_hs|    loop_uhat_sparse|  return value|
|interrupt               |  out|    1|  ap_ctrl_hs|    loop_uhat_sparse|  return value|
|inStream_TDATA          |   in|   64|        axis|   inStream_V_data_V|       pointer|
|inStream_TVALID         |   in|    1|        axis|   inStream_V_last_V|       pointer|
|inStream_TREADY         |  out|    1|        axis|   inStream_V_last_V|       pointer|
|inStream_TLAST          |   in|    1|        axis|   inStream_V_last_V|       pointer|
|inStream_TKEEP          |   in|    8|        axis|   inStream_V_keep_V|       pointer|
|inStream_TSTRB          |   in|    8|        axis|   inStream_V_strb_V|       pointer|
|outStream_TDATA         |  out|   64|        axis|  outStream_V_data_V|       pointer|
|outStream_TVALID        |  out|    1|        axis|  outStream_V_last_V|       pointer|
|outStream_TREADY        |   in|    1|        axis|  outStream_V_last_V|       pointer|
|outStream_TLAST         |  out|    1|        axis|  outStream_V_last_V|       pointer|
|outStream_TKEEP         |  out|    8|        axis|  outStream_V_keep_V|       pointer|
|outStream_TSTRB         |  out|    8|        axis|  outStream_V_strb_V|       pointer|
+------------------------+-----+-----+------------+--------------------+--------------+

