<html>

<head>
    <meta charset="utf-8" />
<meta name="description" content="" />
<meta name="viewport" content="width=device-width, initial-scale=1" />
<title>
    Verilog HDL | 1/2顶点
</title>
<link rel="shortcut icon" href="https://halftop.github.io/favicon.ico?v=1561363853244">
<!-- <link rel="stylesheet" href="https://use.fontawesome.com/releases/v5.7.2/css/all.css" integrity="sha384-fnmOCqbTlWIlj8LyTjo7mOUStjsKC4pOpQbqyi7RrhN7udi9RwhKkMHpvLbHG9Sr" crossorigin="anonymous"> -->
<link href="https://cdn.bootcss.com/font-awesome/4.7.0/css/font-awesome.min.css" rel="stylesheet">
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.10.0/katex.min.css">
<link rel="stylesheet" href="https://halftop.github.io/styles/main.css">
<!-- js -->
<script src="https://cdn.bootcss.com/jquery/3.4.1/jquery.min.js"></script>
<script src="https://halftop.github.io/media/js/jquery.sticky-sidebar.min.js"></script>
<script src="https://cdn.bootcss.com/highlight.js/9.12.0/highlight.min.js"></script>
<script src="https://cdn.bootcss.com/moment.js/2.23.0/moment.min.js"></script>


</head>

<body>
    <div class="main">
        <div class="header">
    <div class="nav">
        <div class="logo">
            <a href="https://halftop.github.io">
                <img class="avatar" src="https://halftop.github.io/images/avatar.png?v=1561363853244" alt="">
            </a>
            <div class="site-title">
                <h1>
                    1/2顶点
                </h1>
            </div>
        </div>
        <span class="menu-btn fa fa-align-justify"></span>
        <div class="menu-container">
            <ul>
                
                    
                            <li>
                                <a href="/" class="menu">
                                    首页
                                </a>
                            </li>
                            
                                
                    
                            <li>
                                <a href="/archives" class="menu">
                                    归档
                                </a>
                            </li>
                            
                                
                    
                            <li>
                                <a href="/tags" class="menu">
                                    标签
                                </a>
                            </li>
                            
                                
                    
                            <li>
                                <a href="/post/about" class="menu">
                                    关于
                                </a>
                            </li>
                            
                                
            </ul>
        </div>
    </div>
</div>

<script>
    $(document).ready(function() {
        $(".menu-btn").click(function() {
            $(".menu-container").slideToggle();
        });
        $(window).resize(function() {

            if (window.matchMedia('(min-width: 960px)').matches) {
                $(".menu-container").css('display', 'block')
            } else {
                $(".menu-container").css('display', 'none')
            }

        });
    });
</script>

            <div id="main-content" class="post-container main-container">
                <div id="content" class="main-container-left">
                    
    <div class="i-card">
        <b>标签：#
        Verilog HDL</b>
    </div>
    
        
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog-day9">
                        Verilog没有葵花宝典——day9（按键防抖）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-05-07</time>
                    
                        <a href="https://halftop.github.io/tag/eBG9zXtcm" class="post-tag i-tag
                            i-tag-error">
            #Verilog没有葵花宝典
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-banana">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-success">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog-day9" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/05/07/5cd1814a74fa3.png) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>用verilog实现按键抖动消除电路，抖动小于15ms，输入时钟12MHz。</li>
<li>记录题目1中用到的工具，操作步骤，遇到的错误和提示信息。</li>
</ol>
</blockquote>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog-day9">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog-day8">
                        Verilog没有葵花宝典——day8（计数器）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-05-06</time>
                    
                        <a href="https://halftop.github.io/tag/eBG9zXtcm" class="post-tag i-tag
                            i-tag-other_2">
            #Verilog没有葵花宝典
        </a>
                        
                        <a href="https://halftop.github.io/tag/9rG5j0Nww" class="post-tag i-tag
                            i-tag-warning">
            #FPGA
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-other_4">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-info">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog-day8" class="post-feature-image" style="background-image:url(https://upload.wikimedia.org/wikipedia/commons/e/e8/JohnsonCounter2.png) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>用verilog实现一个4bit二进制计数器。
a) 异步复位
b) 同步复位
input clk, rst_n;
output [3:0] o_cnt;</li>
<li>用verilog实现4bit约翰逊(Johnson)计数器。</li>
<li>用verilog实现4bit环形计数器：复位有效时输出0001，复位释放后依次输出0010，0100，1000，0001，0010...</li>
<li>比较一下以上三种计数器的特点。</li>
<li>记录1,2,3题目使用的工具，操作步骤，以及出现的错误和提示信息。</li>
</ol>
</blockquote>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog-day8">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog99_38to42">
                        Verilog99题——38-42题（Fir滤波器）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-05-05</time>
                    
                        <a href="https://halftop.github.io/tag/DztcUtg4_" class="post-tag i-tag
                            i-tag-">
            #Verilog99题
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-other_2">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-error">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="前言">前言</h2>
<p><a href="https://mp.weixin.qq.com/s/prdZKHbKTFMH80eRnr7mLQ">不忘出芯veriloig99题</a>的38-42题是Fir滤波器的Verilog实现</p>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog99_38to42">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog99_31to37">
                        Verilog99题——31-37题（存储相关）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-05-04</time>
                    
                        <a href="https://halftop.github.io/tag/DztcUtg4_" class="post-tag i-tag
                            i-tag-error">
            #Verilog99题
        </a>
                        
                        <a href="https://halftop.github.io/tag/f0tARmjal" class="post-tag i-tag
                            i-tag-other_4">
            #IC
        </a>
                        
                        <a href="https://halftop.github.io/tag/9rG5j0Nww" class="post-tag i-tag
                            i-tag-banana">
            #FPGA
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-other_3">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-success">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog99_31to37" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/05/05/5cce53c62ccaa.jpeg) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="前言">前言</h2>
<p><a href="https://mp.weixin.qq.com/s/prdZKHbKTFMH80eRnr7mLQ">不忘出芯veriloig99题</a>的31-37题是存储相关。</p>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog99_31to37">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog-day7">
                        Verilog没有葵花宝典——day7（串并转换）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-05-02</time>
                    
                        <a href="https://halftop.github.io/tag/eBG9zXtcm" class="post-tag i-tag
                            i-tag-other_3">
            #Verilog没有葵花宝典
        </a>
                        
                        <a href="https://halftop.github.io/tag/9rG5j0Nww" class="post-tag i-tag
                            i-tag-banana">
            #FPGA
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-other_1">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-error">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog-day7" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/05/03/5ccb9ecb61930.jpg) ">
                        </a>
                        
                            <div class="post-content">
                                
                                        <div class="post-content-content">
                                            题目


复习verilog语法【选做题】

文件操作fopen fdisplay fwrite fclose
生成随机数 random
初始化 readmemh readmemb
finish stop

用verilog实现串并变换。

mode 0 ：串行输入data_in[0]，并行输出data_out[3:0]
mode 1 ：并行输入data_in[3:0]，串行输出data_out[0]
mode 2 ：并行输入data_in[3:0]，并行输出data_out[3:0]，延迟1个时钟周期
mode 3 ：并行输入data_in[3:0]，并行反序输出data_out[3:0]，延迟1个时钟周期并且交换bit
附加要求【选做】
将输入输出的位宽做成参数化

记录一下第2题中用到的工具，包括工具版本，操作步骤或命令选项，遇到的错误，提示信息等。比较一下，与昨天的记录有何相同，有何不同。





题目

1.复习verilog语法
2. 用verilog实现串并变换。【选做】 将输入输出的位宽做成参数化
3. 记录一下第2题中用到的工具。。。。。。






1.复习verilog语法


文件操作fopen fdisplay fwrite fclose
integer fileunder;
fileunder = $fopen(&amp;quot;FileName&amp;quot;);//打开文件，返回一个整型，会清空文件
$fdisplay(fileunder,&amp;quot;%d&amp;quot;,mumber);//写入操作，写完换行
$fwrite(fileunder,&amp;quot;%d&amp;quot;,mumber);//写入操作，写完不换行
$fclose(fileunder);//关闭文件



生成随机数random
每次调用$random任务时，它返回一个32位带符号的随机整数。将$random放入{}内，可以得到非负整数。$random(seed)中的seed是一个整数，用于指出随机数的取值范围。
rand = $random % 60;//给出了一个范围在－59到59之间的随机数。
rand = {$random} % 60;//通过位并接操作产生一个值在0到59之间的数。
rand = min+{$random} % (max-min+1);//产生一个在min, max之间随机数的例子。



初始化 readmemh readmemb
把文本文件的数据读到存储器阵列中，以对存储器阵列完成初始化。
$readmemb(&amp;quot;&amp;lt;数据文件名&amp;gt;&amp;quot;,&amp;lt;存储器名&amp;gt;);
$readmemb(&amp;quot;&amp;lt;数据文件名&amp;gt;&amp;quot;,&amp;lt;存储器名&amp;gt;,&amp;lt;起始地址&amp;gt;);
$readmemb(&amp;quot;&amp;lt;数据文件名&amp;gt;&amp;quot;,&amp;lt;存储器名&amp;gt;,&amp;lt;起始地址&amp;gt;,&amp;lt;终止地址&amp;gt;);

$readmemh(&amp;quot;&amp;lt;数据文件名&amp;gt;&amp;quot;,&amp;lt;存储器名&amp;gt;);
$readmemh(&amp;quot;&amp;lt;数据文件名&amp;gt;&amp;quot;,&amp;lt;存储器名&amp;gt;,&amp;lt;起始地址&amp;gt;);
$readmemh(&amp;quot;&amp;lt;数据文件名&amp;gt;&amp;quot;,&amp;lt;存储器名&amp;gt;,&amp;lt;起始地址&amp;gt;,&amp;lt;终止地址&amp;gt;);

$readmemb中要求数据必须为二进制，$readmemh要求数据必须为十六进制



finish stop
$stop：用于在仿真时，暂停仿真。运行到$stop的时候，仿真会暂停；此时可以在命令行输入run继续运行仿真。
$finish：仿真停止。运行到$finish的时候，仿真停止退出，此时不可以再继续运行


2. 用verilog实现串并变换。【选做】 将输入输出的位宽做成参数化
借鉴了部分代码，用Vivado+modelsim仿了一下，功能没有问题，但是觉得写的一般。期待其他小伙伴的答案。
module s_p_conver
#(
	parameter	WIDTH	=	4
)
(
	input						clk			,
	input						rst_n		,
	input		[WIDTH-1:0]		data_in		,
	output	reg	[WIDTH-1:0]		data_out	,
	input		[1:0]			mode		
);

localparam CNT_WIDTH = clogb2(WIDTH);

reg	[WIDTH-1:0]	data_out_r;

reg	[CNT_WIDTH-1:0]	cnt;
reg   [1:0] mode_r;
wire change;

always @(posedge clk or negedge rst_n)begin
    if(!rst_n)
      mode_r &amp;lt;= 2&#39;b00;
    else 
      mode_r &amp;lt;= mode;
end
assign change = (mode_r ^ mode)? 1&#39;b1: 1&#39;b0;

always @(posedge clk or negedge rst_n)begin
    if(!rst_n)
      cnt &amp;lt;= &#39;d0;
    else if(change == 1&#39;b1)
      cnt &amp;lt;= &#39;d0;
    else if(mode[1] == 1&#39;b0) begin
		case (mode[0])
          1&#39;b0: if(cnt == WIDTH) cnt &amp;lt;= &#39;d1;else cnt &amp;lt;= cnt + 1&#39;b1;
          1&#39;b1: if(cnt == WIDTH-1) cnt &amp;lt;= &#39;d0;else cnt &amp;lt;= cnt + 1&#39;b1;
			default: cnt &amp;lt;= cnt;
		endcase
	end
	else
		cnt &amp;lt;= cnt;
end
//serial_parallel_convertion
always @(posedge clk or negedge rst_n) begin
	if (!rst_n) begin
		data_out_r &amp;lt;= &#39;d0;
	end else begin:s_p
		integer i;
		case (mode)
			2&#39;b00: begin
				for (i = WIDTH-1; i&amp;gt;0; i=i-1) begin
					data_out_r[i] &amp;lt;= data_out_r[i-1];
				end
				data_out_r[0] &amp;lt;= data_in[0];
			end
			2&#39;b01: begin
              if(cnt == &#39;d0)
              data_out_r &amp;lt;= data_in;
              else
              data_out_r &amp;lt;= {1&#39;b0,data_out_r[WIDTH-1:1]};
			end
			2&#39;b10: begin
				/* for (i = 0; i&amp;lt;=WIDTH-1; i=i+1) begin
					data_out_r[i] &amp;lt;= data_in[i];
				end */
				data_out_r &amp;lt;= data_in;
			end
			2&#39;b11: begin
				for (i = 0; i&amp;lt;=WIDTH-1; i=i+1) begin
					data_out_r[WIDTH-1-i] &amp;lt;= data_in[i];
				end
			end
			default: data_out_r &amp;lt;= data_out_r;
		endcase
	end
end
//output
always @(*) begin
	case (mode)
        2&#39;b00: data_out = (cnt == &#39;d1) ? data_out_r : data_out;//latch
		2&#39;b01: data_out = data_out_r;
		default: data_out = data_out_r;
	endcase
end

function integer clogb2 (input integer depth);
	begin
      for(clogb2=0; depth&amp;gt;0; clogb2=clogb2+1)
		depth = depth &amp;gt;&amp;gt; 1;
	end
endfunction

endmodule

3. 记录一下第2题中用到的工具。。。。。。
这次使用vivado2017.4+modelsim调试。

                                        </div>
                                        
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog-day7">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog-day6">
                        Verilog没有葵花宝典——day6（边沿检测）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-04-29</time>
                    
                        <a href="https://halftop.github.io/tag/eBG9zXtcm" class="post-tag i-tag
                            i-tag-error">
            #Verilog没有葵花宝典
        </a>
                        
                        <a href="https://halftop.github.io/tag/9rG5j0Nww" class="post-tag i-tag
                            i-tag-primary">
            #FPGA
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-info">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-error">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog-day6" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/05/03/5ccb9f5ac0190.jpg) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>复习verilog语法【选做题】</li>
</ol>
<ul>
<li>reg和wire的区别</li>
<li>阻塞赋值与非阻塞赋值的区别</li>
<li>parameter与define的区别</li>
<li>task与function的区别</li>
</ul>
<ol start="2">
<li>
<p>用verilog实现边沿检测电路：上升沿，下降沿，双沿(上升或下降沿)。</p>
</li>
<li>
<p>记录一下第2题中用到的工具，包括工具版本，操作步骤或命令选项，遇到的错误，提示信息等。</p>
</li>
</ol>
</blockquote>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog-day6">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog99_22to30">
                        Verilog99题——22-30题（时序逻辑基础）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-04-27</time>
                    
                        <a href="https://halftop.github.io/tag/DztcUtg4_" class="post-tag i-tag
                            i-tag-error">
            #Verilog99题
        </a>
                        
                        <a href="https://halftop.github.io/tag/9rG5j0Nww" class="post-tag i-tag
                            i-tag-other_1">
            #FPGA
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-success">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-banana">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog99_22to30" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/05/03/5ccba016365b7.jpg) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="前言">前言</h2>
<p><a href="https://mp.weixin.qq.com/s/prdZKHbKTFMH80eRnr7mLQ">不忘出芯veriloig99题</a>的22-30题是时序逻辑基础相关。</p>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog99_22to30">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog-day5">
                        Verilog没有葵花宝典——day5（时序逻辑）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-04-26</time>
                    
                        <a href="https://halftop.github.io/tag/eBG9zXtcm" class="post-tag i-tag
                            i-tag-success">
            #Verilog没有葵花宝典
        </a>
                        
                        <a href="https://halftop.github.io/tag/9rG5j0Nww" class="post-tag i-tag
                            i-tag-other_3">
            #FPGA
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-warning">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-banana">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog-day5" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/05/03/5ccba0745769c.jpg) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>dff和latch有什么区别。</li>
<li>什么是同步电路和异步电路。</li>
<li>什么是setup time和 hold time。</li>
<li>设计一个101序列检测器。要画出状态转移图，写verilog，并仿真测试。</li>
</ol>
</blockquote>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog-day5">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog-day4">
                        Verilog没有葵花宝典——day4（组合逻辑）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-04-25</time>
                    
                        <a href="https://halftop.github.io/tag/eBG9zXtcm" class="post-tag i-tag
                            i-tag-primary">
            #Verilog没有葵花宝典
        </a>
                        
                        <a href="https://halftop.github.io/tag/f0tARmjal" class="post-tag i-tag
                            i-tag-warning">
            #IC
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-success">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-info">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog-day4" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/04/25/5cc1d3dce9134.jpg) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>什么是竞争和冒险？</li>
<li>设计一个2-4译码器。</li>
<li>输入一个8bit数，输出其中1的个数。如果只能使用1bit全加器，最少需要几个？</li>
<li>如果一个标准单元库只有三个cell：2输入mux(o = s ？a ：b;)，TIEH(输出常数1)，TIEL(输出常数0)，如何实现以下功能？
<ol>
<li>反相器inv</li>
<li>缓冲器buffer</li>
<li>两输入与门and2</li>
<li>两输入或门or2</li>
<li>四输入的mux  mux4</li>
<li>一位全加器 fa</li>
</ol>
</li>
</ol>
</blockquote>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog-day4">Read More ~</a>
                            </div>
                </div>
            </article>
            
            <article class="post i-card">
                <h2 class="post-title">
                    <a href="https://halftop.github.io/post/verilog-day1">
                        Verilog没有葵花宝典——day1（进制与编码）
                    </a>
                </h2>
                <div class="post-info">
                    <time class="post-time">2019-04-22</time>
                    
                        <a href="https://halftop.github.io/tag/eBG9zXtcm" class="post-tag i-tag
                            i-tag-info">
            #Verilog没有葵花宝典
        </a>
                        
                        <a href="https://halftop.github.io/tag/f0tARmjal" class="post-tag i-tag
                            i-tag-">
            #IC
        </a>
                        
                        <a href="https://halftop.github.io/tag/ADa051R6R" class="post-tag i-tag
                            i-tag-other_3">
            #Verilog HDL
        </a>
                        
                        <a href="https://halftop.github.io/tag/bwS6E4Jqc" class="post-tag i-tag
                            i-tag-">
            #学习笔记
        </a>
                        
                </div>
                <div class="post-article">
                    
                        <a href="https://halftop.github.io/post/verilog-day1" class="post-feature-image" style="background-image:url(https://i.loli.net/2019/04/25/5cc1d354629e4.jpg) ">
                        </a>
                        
                            <div class="post-content">
                                
                                    <div class="post-content-abstract">
                                        <h2 id="题目">题目</h2>
<blockquote>
<ol>
<li>bit, byte, word, dword, qword的区别。</li>
<li>什么是原码，反码，补码，符号-数值码。以8bit为例，给出各自表示的数值范围。</li>
<li>十进制转换为二进制编码： 127， （-127），127.375，（-127.375）</li>
<li>设计BCD译码器，输入0~9。采用verilog描述并画出门级电路图。</li>
<li>异步FIFO深度为17，如何设计地址格雷码？</li>
</ol>
</blockquote>

                                    </div>
                                    
                                            <a class="btn btn-text" href="https://halftop.github.io/post/verilog-day1">Read More ~</a>
                            </div>
                </div>
            </article>
            
                <!-- 翻页 -->
                
    <div class="pagination-container">
        
            <a href="https://halftop.github.io/tag/ADa051R6R/" class="page-btn btn">上一页</a>
            
                
                    <a href="https://halftop.github.io/tag/ADa051R6R//page/3/" class="page-btn btn">下一页</a>
                    
    </div>
    
                </div>
                <!--  -->
                <div class="main-container-middle"></div>
                <!--  -->
                <div id="sidebar" class="main-container-right">

                    <!-- 个人信息 -->
                    
    <div class="id_card i-card">
        <div class="id_card-avatar" style="background-image: url(https://halftop.github.io/images/avatar.png?v=1561363853244)">
        </div>
        <h1 class="id_card-title">
            1/2顶点
        </h1>
        <h2 class="id_card-description">
                有输入有输出，才是正确的学习方式    
        </h2>
        <!--  -->
        <div class="id_card-sns">
            <!-- github -->
            
                <a href="https://github.com/halftop" target="_blank" rel="noopener noreferrer"><i
                class="fa fa-github"></i></a>
                
                    <!-- twitter -->
                    
                            <!-- weibo -->
                            
                                    <!-- facebook -->
                                    

        </div>
    </div>
    

                        <!-- 公告栏 -->
                        

                </div>
            </div>



            <div class="site-footer">
  <center>
 <img src="https://i.loli.net/2019/05/11/5cd67babc54e9.gif" alt="fighting and confidence" title="fighting and confidence" width="300"> 
</center> | 
  <a class="rss" href="https://halftop.github.io/atom.xml" target="_blank">RSS</a>
</div>

<script>
  hljs.initHighlightingOnLoad()
</script>

    </div>
    <script>
        $('#sidebar').stickySidebar({
            topSpacing: 80,
            // bottomSpacing: 60
        });
    </script>
</body>

</html>