{
  "module_name": "fw.h",
  "hash_id": "cd005e8e02b5fa390a7a8ce49186066969f8f4adfaee143889d88401b050f204",
  "original_prompt": "Ingested from linux-6.6.14/drivers/net/wireless/realtek/rtw89/fw.h",
  "human_readable_source": " \n \n\n#ifndef __RTW89_FW_H__\n#define __RTW89_FW_H__\n\n#include \"core.h\"\n\nenum rtw89_fw_dl_status {\n\tRTW89_FWDL_INITIAL_STATE = 0,\n\tRTW89_FWDL_FWDL_ONGOING = 1,\n\tRTW89_FWDL_CHECKSUM_FAIL = 2,\n\tRTW89_FWDL_SECURITY_FAIL = 3,\n\tRTW89_FWDL_CV_NOT_MATCH = 4,\n\tRTW89_FWDL_RSVD0 = 5,\n\tRTW89_FWDL_WCPU_FWDL_RDY = 6,\n\tRTW89_FWDL_WCPU_FW_INIT_RDY = 7\n};\n\nstruct rtw89_c2hreg_hdr {\n\tu32 w0;\n};\n\n#define RTW89_C2HREG_HDR_FUNC_MASK GENMASK(6, 0)\n#define RTW89_C2HREG_HDR_ACK BIT(7)\n#define RTW89_C2HREG_HDR_LEN_MASK GENMASK(11, 8)\n#define RTW89_C2HREG_HDR_SEQ_MASK GENMASK(15, 12)\n\nstruct rtw89_c2hreg_phycap {\n\tu32 w0;\n\tu32 w1;\n\tu32 w2;\n\tu32 w3;\n} __packed;\n\n#define RTW89_C2HREG_PHYCAP_W0_FUNC GENMASK(6, 0)\n#define RTW89_C2HREG_PHYCAP_W0_ACK BIT(7)\n#define RTW89_C2HREG_PHYCAP_W0_LEN GENMASK(11, 8)\n#define RTW89_C2HREG_PHYCAP_W0_SEQ GENMASK(15, 12)\n#define RTW89_C2HREG_PHYCAP_W0_RX_NSS GENMASK(23, 16)\n#define RTW89_C2HREG_PHYCAP_W0_BW GENMASK(31, 24)\n#define RTW89_C2HREG_PHYCAP_W1_TX_NSS GENMASK(7, 0)\n#define RTW89_C2HREG_PHYCAP_W1_PROT GENMASK(15, 8)\n#define RTW89_C2HREG_PHYCAP_W1_NIC GENMASK(23, 16)\n#define RTW89_C2HREG_PHYCAP_W1_WL_FUNC GENMASK(31, 24)\n#define RTW89_C2HREG_PHYCAP_W2_HW_TYPE GENMASK(7, 0)\n#define RTW89_C2HREG_PHYCAP_W3_ANT_TX_NUM GENMASK(15, 8)\n#define RTW89_C2HREG_PHYCAP_W3_ANT_RX_NUM GENMASK(23, 16)\n\nstruct rtw89_h2creg_hdr {\n\tu32 w0;\n};\n\n#define RTW89_H2CREG_HDR_FUNC_MASK GENMASK(6, 0)\n#define RTW89_H2CREG_HDR_LEN_MASK GENMASK(11, 8)\n\nstruct rtw89_h2creg_sch_tx_en {\n\tu32 w0;\n\tu32 w1;\n} __packed;\n\n#define RTW89_H2CREG_SCH_TX_EN_W0_EN GENMASK(31, 16)\n#define RTW89_H2CREG_SCH_TX_EN_W1_MASK GENMASK(15, 0)\n#define RTW89_H2CREG_SCH_TX_EN_W1_BAND BIT(16)\n\n#define RTW89_H2CREG_MAX 4\n#define RTW89_C2HREG_MAX 4\n#define RTW89_C2HREG_HDR_LEN 2\n#define RTW89_H2CREG_HDR_LEN 2\n#define RTW89_C2H_TIMEOUT 1000000\nstruct rtw89_mac_c2h_info {\n\tu8 id;\n\tu8 content_len;\n\tunion {\n\t\tu32 c2hreg[RTW89_C2HREG_MAX];\n\t\tstruct rtw89_c2hreg_hdr hdr;\n\t\tstruct rtw89_c2hreg_phycap phycap;\n\t} u;\n};\n\nstruct rtw89_mac_h2c_info {\n\tu8 id;\n\tu8 content_len;\n\tunion {\n\t\tu32 h2creg[RTW89_H2CREG_MAX];\n\t\tstruct rtw89_h2creg_hdr hdr;\n\t\tstruct rtw89_h2creg_sch_tx_en sch_tx_en;\n\t} u;\n};\n\nenum rtw89_mac_h2c_type {\n\tRTW89_FWCMD_H2CREG_FUNC_H2CREG_LB = 0,\n\tRTW89_FWCMD_H2CREG_FUNC_CNSL_CMD,\n\tRTW89_FWCMD_H2CREG_FUNC_FWERR,\n\tRTW89_FWCMD_H2CREG_FUNC_GET_FEATURE,\n\tRTW89_FWCMD_H2CREG_FUNC_GETPKT_INFORM,\n\tRTW89_FWCMD_H2CREG_FUNC_SCH_TX_EN\n};\n\nenum rtw89_mac_c2h_type {\n\tRTW89_FWCMD_C2HREG_FUNC_C2HREG_LB = 0,\n\tRTW89_FWCMD_C2HREG_FUNC_ERR_RPT,\n\tRTW89_FWCMD_C2HREG_FUNC_ERR_MSG,\n\tRTW89_FWCMD_C2HREG_FUNC_PHY_CAP,\n\tRTW89_FWCMD_C2HREG_FUNC_TX_PAUSE_RPT,\n\tRTW89_FWCMD_C2HREG_FUNC_NULL = 0xFF\n};\n\nenum rtw89_fw_c2h_category {\n\tRTW89_C2H_CAT_TEST,\n\tRTW89_C2H_CAT_MAC,\n\tRTW89_C2H_CAT_OUTSRC,\n};\n\nenum rtw89_fw_log_level {\n\tRTW89_FW_LOG_LEVEL_OFF,\n\tRTW89_FW_LOG_LEVEL_CRT,\n\tRTW89_FW_LOG_LEVEL_SER,\n\tRTW89_FW_LOG_LEVEL_WARN,\n\tRTW89_FW_LOG_LEVEL_LOUD,\n\tRTW89_FW_LOG_LEVEL_TR,\n};\n\nenum rtw89_fw_log_path {\n\tRTW89_FW_LOG_LEVEL_UART,\n\tRTW89_FW_LOG_LEVEL_C2H,\n\tRTW89_FW_LOG_LEVEL_SNI,\n};\n\nenum rtw89_fw_log_comp {\n\tRTW89_FW_LOG_COMP_VER,\n\tRTW89_FW_LOG_COMP_INIT,\n\tRTW89_FW_LOG_COMP_TASK,\n\tRTW89_FW_LOG_COMP_CNS,\n\tRTW89_FW_LOG_COMP_H2C,\n\tRTW89_FW_LOG_COMP_C2H,\n\tRTW89_FW_LOG_COMP_TX,\n\tRTW89_FW_LOG_COMP_RX,\n\tRTW89_FW_LOG_COMP_IPSEC,\n\tRTW89_FW_LOG_COMP_TIMER,\n\tRTW89_FW_LOG_COMP_DBGPKT,\n\tRTW89_FW_LOG_COMP_PS,\n\tRTW89_FW_LOG_COMP_ERROR,\n\tRTW89_FW_LOG_COMP_WOWLAN,\n\tRTW89_FW_LOG_COMP_SECURE_BOOT,\n\tRTW89_FW_LOG_COMP_BTC,\n\tRTW89_FW_LOG_COMP_BB,\n\tRTW89_FW_LOG_COMP_TWT,\n\tRTW89_FW_LOG_COMP_RF,\n\tRTW89_FW_LOG_COMP_MCC = 20,\n};\n\nenum rtw89_pkt_offload_op {\n\tRTW89_PKT_OFLD_OP_ADD,\n\tRTW89_PKT_OFLD_OP_DEL,\n\tRTW89_PKT_OFLD_OP_READ,\n\n\tNUM_OF_RTW89_PKT_OFFLOAD_OP,\n};\n\n#define RTW89_PKT_OFLD_WAIT_TAG(pkt_id, pkt_op) \\\n\t((pkt_id) * NUM_OF_RTW89_PKT_OFFLOAD_OP + (pkt_op))\n\nenum rtw89_scanofld_notify_reason {\n\tRTW89_SCAN_DWELL_NOTIFY,\n\tRTW89_SCAN_PRE_TX_NOTIFY,\n\tRTW89_SCAN_POST_TX_NOTIFY,\n\tRTW89_SCAN_ENTER_CH_NOTIFY,\n\tRTW89_SCAN_LEAVE_CH_NOTIFY,\n\tRTW89_SCAN_END_SCAN_NOTIFY,\n};\n\nenum rtw89_chan_type {\n\tRTW89_CHAN_OPERATE = 0,\n\tRTW89_CHAN_ACTIVE,\n\tRTW89_CHAN_DFS,\n};\n\nenum rtw89_p2pps_action {\n\tRTW89_P2P_ACT_INIT = 0,\n\tRTW89_P2P_ACT_UPDATE = 1,\n\tRTW89_P2P_ACT_REMOVE = 2,\n\tRTW89_P2P_ACT_TERMINATE = 3,\n};\n\nenum rtw89_bcn_fltr_offload_mode {\n\tRTW89_BCN_FLTR_OFFLOAD_MODE_0 = 0,\n\tRTW89_BCN_FLTR_OFFLOAD_MODE_1,\n\tRTW89_BCN_FLTR_OFFLOAD_MODE_2,\n\tRTW89_BCN_FLTR_OFFLOAD_MODE_3,\n\n\tRTW89_BCN_FLTR_OFFLOAD_MODE_DEFAULT = RTW89_BCN_FLTR_OFFLOAD_MODE_0,\n};\n\nenum rtw89_bcn_fltr_type {\n\tRTW89_BCN_FLTR_BEACON_LOSS,\n\tRTW89_BCN_FLTR_RSSI,\n\tRTW89_BCN_FLTR_NOTIFY,\n};\n\nenum rtw89_bcn_fltr_rssi_event {\n\tRTW89_BCN_FLTR_RSSI_NOT_CHANGED,\n\tRTW89_BCN_FLTR_RSSI_HIGH,\n\tRTW89_BCN_FLTR_RSSI_LOW,\n};\n\n#define FWDL_SECTION_MAX_NUM 10\n#define FWDL_SECTION_CHKSUM_LEN\t8\n#define FWDL_SECTION_PER_PKT_LEN 2020\n\nstruct rtw89_fw_hdr_section_info {\n\tu8 redl;\n\tconst u8 *addr;\n\tu32 len;\n\tu32 dladdr;\n\tu32 mssc;\n\tu8 type;\n};\n\nstruct rtw89_fw_bin_info {\n\tu8 section_num;\n\tu32 hdr_len;\n\tbool dynamic_hdr_en;\n\tu32 dynamic_hdr_len;\n\tstruct rtw89_fw_hdr_section_info section_info[FWDL_SECTION_MAX_NUM];\n};\n\nstruct rtw89_fw_macid_pause_grp {\n\t__le32 pause_grp[4];\n\t__le32 mask_grp[4];\n} __packed;\n\n#define RTW89_H2C_MAX_SIZE 2048\n#define RTW89_CHANNEL_TIME 45\n#define RTW89_CHANNEL_TIME_6G 20\n#define RTW89_DFS_CHAN_TIME 105\n#define RTW89_OFF_CHAN_TIME 100\n#define RTW89_DWELL_TIME 20\n#define RTW89_DWELL_TIME_6G 10\n#define RTW89_SCAN_WIDTH 0\n#define RTW89_SCANOFLD_MAX_SSID 8\n#define RTW89_SCANOFLD_MAX_IE_LEN 512\n#define RTW89_SCANOFLD_PKT_NONE 0xFF\n#define RTW89_SCANOFLD_DEBUG_MASK 0x1F\n#define RTW89_MAC_CHINFO_SIZE 28\n#define RTW89_SCAN_LIST_GUARD 4\n#define RTW89_SCAN_LIST_LIMIT \\\n\t\t((RTW89_H2C_MAX_SIZE / RTW89_MAC_CHINFO_SIZE) - RTW89_SCAN_LIST_GUARD)\n\n#define RTW89_BCN_LOSS_CNT 10\n\nstruct rtw89_mac_chinfo {\n\tu8 period;\n\tu8 dwell_time;\n\tu8 central_ch;\n\tu8 pri_ch;\n\tu8 bw:3;\n\tu8 notify_action:5;\n\tu8 num_pkt:4;\n\tu8 tx_pkt:1;\n\tu8 pause_data:1;\n\tu8 ch_band:2;\n\tu8 probe_id;\n\tu8 dfs_ch:1;\n\tu8 tx_null:1;\n\tu8 rand_seq_num:1;\n\tu8 cfg_tx_pwr:1;\n\tu8 rsvd0: 4;\n\tu8 pkt_id[RTW89_SCANOFLD_MAX_SSID];\n\tu16 tx_pwr_idx;\n\tu8 rsvd1;\n\tstruct list_head list;\n\tbool is_psc;\n};\n\nstruct rtw89_scan_option {\n\tbool enable;\n\tbool target_ch_mode;\n};\n\nstruct rtw89_pktofld_info {\n\tstruct list_head list;\n\tu8 id;\n\n\t \n\tu8 ssid[IEEE80211_MAX_SSID_LEN];\n\tu8 ssid_len;\n\tu8 bssid[ETH_ALEN];\n\tu16 channel_6ghz;\n\tbool cancel;\n};\n\nstruct rtw89_h2c_ra {\n\t__le32 w0;\n\t__le32 w1;\n\t__le32 w2;\n\t__le32 w3;\n} __packed;\n\n#define RTW89_H2C_RA_W0_IS_DIS BIT(0)\n#define RTW89_H2C_RA_W0_MODE GENMASK(5, 1)\n#define RTW89_H2C_RA_W0_BW_CAP GENMASK(7, 6)\n#define RTW89_H2C_RA_W0_MACID GENMASK(15, 8)\n#define RTW89_H2C_RA_W0_DCM BIT(16)\n#define RTW89_H2C_RA_W0_ER BIT(17)\n#define RTW89_H2C_RA_W0_INIT_RATE_LV GENMASK(19, 18)\n#define RTW89_H2C_RA_W0_UPD_ALL BIT(20)\n#define RTW89_H2C_RA_W0_SGI BIT(21)\n#define RTW89_H2C_RA_W0_LDPC BIT(22)\n#define RTW89_H2C_RA_W0_STBC BIT(23)\n#define RTW89_H2C_RA_W0_SS_NUM GENMASK(26, 24)\n#define RTW89_H2C_RA_W0_GILTF GENMASK(29, 27)\n#define RTW89_H2C_RA_W0_UPD_BW_NSS_MASK BIT(30)\n#define RTW89_H2C_RA_W0_UPD_MASK BIT(31)\n#define RTW89_H2C_RA_W1_RAMASK_LO32 GENMASK(31, 0)\n#define RTW89_H2C_RA_W2_RAMASK_HI32 GENMASK(30, 0)\n#define RTW89_H2C_RA_W2_BFEE_CSI_CTL BIT(31)\n#define RTW89_H2C_RA_W3_BAND_NUM GENMASK(7, 0)\n#define RTW89_H2C_RA_W3_RA_CSI_RATE_EN BIT(8)\n#define RTW89_H2C_RA_W3_FIXED_CSI_RATE_EN BIT(9)\n#define RTW89_H2C_RA_W3_CR_TBL_SEL BIT(10)\n#define RTW89_H2C_RA_W3_FIX_GILTF_EN BIT(11)\n#define RTW89_H2C_RA_W3_FIX_GILTF GENMASK(14, 12)\n#define RTW89_H2C_RA_W3_FIXED_CSI_MCS_SS_IDX GENMASK(23, 16)\n#define RTW89_H2C_RA_W3_FIXED_CSI_MODE GENMASK(25, 24)\n#define RTW89_H2C_RA_W3_FIXED_CSI_GI_LTF GENMASK(28, 26)\n#define RTW89_H2C_RA_W3_FIXED_CSI_BW GENMASK(31, 29)\n\nstruct rtw89_h2c_ra_v1 {\n\tstruct rtw89_h2c_ra v0;\n\t__le32 w4;\n\t__le32 w5;\n} __packed;\n\n#define RTW89_H2C_RA_V1_W4_MODE_EHT GENMASK(6, 0)\n#define RTW89_H2C_RA_V1_W4_BW_EHT GENMASK(10, 8)\n#define RTW89_H2C_RA_V1_W4_RAMASK_UHL16 GENMASK(31, 16)\n#define RTW89_H2C_RA_V1_W5_RAMASK_UHH16 GENMASK(15, 0)\n\nstatic inline void RTW89_SET_FWCMD_SEC_IDX(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(cmd) + 0x00, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_SEC_OFFSET(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(cmd) + 0x00, val, GENMASK(15, 8));\n}\n\nstatic inline void RTW89_SET_FWCMD_SEC_LEN(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(cmd) + 0x00, val, GENMASK(23, 16));\n}\n\nstatic inline void RTW89_SET_FWCMD_SEC_TYPE(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(cmd) + 0x01, val, GENMASK(3, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_SEC_EXT_KEY(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(cmd) + 0x01, val, BIT(4));\n}\n\nstatic inline void RTW89_SET_FWCMD_SEC_SPP_MODE(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(cmd) + 0x01, val, BIT(5));\n}\n\nstatic inline void RTW89_SET_FWCMD_SEC_KEY0(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(cmd) + 0x02, val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_SEC_KEY1(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(cmd) + 0x03, val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_SEC_KEY2(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(cmd) + 0x04, val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_SEC_KEY3(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(cmd) + 0x05, val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_EDCA_SEL(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(cmd) + 0x00, val, GENMASK(1, 0));\n}\n\nstatic inline void RTW89_SET_EDCA_BAND(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(cmd) + 0x00, val, BIT(3));\n}\n\nstatic inline void RTW89_SET_EDCA_WMM(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(cmd) + 0x00, val, BIT(4));\n}\n\nstatic inline void RTW89_SET_EDCA_AC(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(cmd) + 0x00, val, GENMASK(6, 5));\n}\n\nstatic inline void RTW89_SET_EDCA_PARAM(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(cmd) + 0x01, val, GENMASK(31, 0));\n}\n#define FW_EDCA_PARAM_TXOPLMT_MSK GENMASK(26, 16)\n#define FW_EDCA_PARAM_CWMAX_MSK GENMASK(15, 12)\n#define FW_EDCA_PARAM_CWMIN_MSK GENMASK(11, 8)\n#define FW_EDCA_PARAM_AIFS_MSK GENMASK(7, 0)\n\n#define FWDL_SECURITY_SECTION_TYPE 9\n#define FWDL_SECURITY_SIGLEN 512\n\nstruct rtw89_fw_dynhdr_sec {\n\t__le32 w0;\n\tu8 content[];\n} __packed;\n\nstruct rtw89_fw_dynhdr_hdr {\n\t__le32 hdr_len;\n\t__le32 setcion_count;\n\t \n} __packed;\n\nstruct rtw89_fw_hdr_section {\n\t__le32 w0;\n\t__le32 w1;\n\t__le32 w2;\n\t__le32 w3;\n} __packed;\n\n#define FWSECTION_HDR_W0_DL_ADDR GENMASK(31, 0)\n#define FWSECTION_HDR_W1_METADATA GENMASK(31, 24)\n#define FWSECTION_HDR_W1_SECTIONTYPE GENMASK(27, 24)\n#define FWSECTION_HDR_W1_SEC_SIZE GENMASK(23, 0)\n#define FWSECTION_HDR_W1_CHECKSUM BIT(28)\n#define FWSECTION_HDR_W1_REDL BIT(29)\n#define FWSECTION_HDR_W2_MSSC GENMASK(31, 0)\n\nstruct rtw89_fw_hdr {\n\t__le32 w0;\n\t__le32 w1;\n\t__le32 w2;\n\t__le32 w3;\n\t__le32 w4;\n\t__le32 w5;\n\t__le32 w6;\n\t__le32 w7;\n\tstruct rtw89_fw_hdr_section sections[];\n\t \n} __packed;\n\n#define FW_HDR_W1_MAJOR_VERSION GENMASK(7, 0)\n#define FW_HDR_W1_MINOR_VERSION GENMASK(15, 8)\n#define FW_HDR_W1_SUBVERSION GENMASK(23, 16)\n#define FW_HDR_W1_SUBINDEX GENMASK(31, 24)\n#define FW_HDR_W2_COMMITID GENMASK(31, 0)\n#define FW_HDR_W3_LEN GENMASK(23, 16)\n#define FW_HDR_W3_HDR_VER GENMASK(31, 24)\n#define FW_HDR_W4_MONTH GENMASK(7, 0)\n#define FW_HDR_W4_DATE GENMASK(15, 8)\n#define FW_HDR_W4_HOUR GENMASK(23, 16)\n#define FW_HDR_W4_MIN GENMASK(31, 24)\n#define FW_HDR_W5_YEAR GENMASK(31, 0)\n#define FW_HDR_W6_SEC_NUM GENMASK(15, 8)\n#define FW_HDR_W7_DYN_HDR BIT(16)\n#define FW_HDR_W7_CMD_VERSERION GENMASK(31, 24)\n\nstruct rtw89_fw_hdr_section_v1 {\n\t__le32 w0;\n\t__le32 w1;\n\t__le32 w2;\n\t__le32 w3;\n} __packed;\n\n#define FWSECTION_HDR_V1_W0_DL_ADDR GENMASK(31, 0)\n#define FWSECTION_HDR_V1_W1_METADATA GENMASK(31, 24)\n#define FWSECTION_HDR_V1_W1_SECTIONTYPE GENMASK(27, 24)\n#define FWSECTION_HDR_V1_W1_SEC_SIZE GENMASK(23, 0)\n#define FWSECTION_HDR_V1_W1_CHECKSUM BIT(28)\n#define FWSECTION_HDR_V1_W1_REDL BIT(29)\n#define FWSECTION_HDR_V1_W2_MSSC GENMASK(7, 0)\n#define FWSECTION_HDR_V1_W2_BBMCU_IDX GENMASK(27, 24)\n\nstruct rtw89_fw_hdr_v1 {\n\t__le32 w0;\n\t__le32 w1;\n\t__le32 w2;\n\t__le32 w3;\n\t__le32 w4;\n\t__le32 w5;\n\t__le32 w6;\n\t__le32 w7;\n\t__le32 w8;\n\t__le32 w9;\n\t__le32 w10;\n\t__le32 w11;\n\tstruct rtw89_fw_hdr_section_v1 sections[];\n} __packed;\n\n#define FW_HDR_V1_W1_MAJOR_VERSION GENMASK(7, 0)\n#define FW_HDR_V1_W1_MINOR_VERSION GENMASK(15, 8)\n#define FW_HDR_V1_W1_SUBVERSION GENMASK(23, 16)\n#define FW_HDR_V1_W1_SUBINDEX GENMASK(31, 24)\n#define FW_HDR_V1_W2_COMMITID GENMASK(31, 0)\n#define FW_HDR_V1_W3_CMD_VERSERION GENMASK(23, 16)\n#define FW_HDR_V1_W3_HDR_VER GENMASK(31, 24)\n#define FW_HDR_V1_W4_MONTH GENMASK(7, 0)\n#define FW_HDR_V1_W4_DATE GENMASK(15, 8)\n#define FW_HDR_V1_W4_HOUR GENMASK(23, 16)\n#define FW_HDR_V1_W4_MIN GENMASK(31, 24)\n#define FW_HDR_V1_W5_YEAR GENMASK(15, 0)\n#define FW_HDR_V1_W5_HDR_SIZE GENMASK(31, 16)\n#define FW_HDR_V1_W6_SEC_NUM GENMASK(15, 8)\n#define FW_HDR_V1_W7_DYN_HDR BIT(16)\n\nstatic inline void SET_FW_HDR_PART_SIZE(void *fwhdr, u32 val)\n{\n\tle32p_replace_bits((__le32 *)fwhdr + 7, val, GENMASK(15, 0));\n}\n\nstatic inline void SET_CTRL_INFO_MACID(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 0, val, GENMASK(6, 0));\n}\n\nstatic inline void SET_CTRL_INFO_OPERATION(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 0, val, BIT(7));\n}\n#define SET_CMC_TBL_MASK_DATARATE GENMASK(8, 0)\nstatic inline void SET_CMC_TBL_DATARATE(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 1, val, GENMASK(8, 0));\n\tle32p_replace_bits((__le32 *)(table) + 9, SET_CMC_TBL_MASK_DATARATE,\n\t\t\t   GENMASK(8, 0));\n}\n#define SET_CMC_TBL_MASK_FORCE_TXOP BIT(0)\nstatic inline void SET_CMC_TBL_FORCE_TXOP(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 1, val, BIT(9));\n\tle32p_replace_bits((__le32 *)(table) + 9, SET_CMC_TBL_MASK_FORCE_TXOP,\n\t\t\t   BIT(9));\n}\n#define SET_CMC_TBL_MASK_DATA_BW GENMASK(1, 0)\nstatic inline void SET_CMC_TBL_DATA_BW(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 1, val, GENMASK(11, 10));\n\tle32p_replace_bits((__le32 *)(table) + 9, SET_CMC_TBL_MASK_DATA_BW,\n\t\t\t   GENMASK(11, 10));\n}\n#define SET_CMC_TBL_MASK_DATA_GI_LTF GENMASK(2, 0)\nstatic inline void SET_CMC_TBL_DATA_GI_LTF(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 1, val, GENMASK(14, 12));\n\tle32p_replace_bits((__le32 *)(table) + 9, SET_CMC_TBL_MASK_DATA_GI_LTF,\n\t\t\t   GENMASK(14, 12));\n}\n#define SET_CMC_TBL_MASK_DARF_TC_INDEX BIT(0)\nstatic inline void SET_CMC_TBL_DARF_TC_INDEX(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 1, val, BIT(15));\n\tle32p_replace_bits((__le32 *)(table) + 9, SET_CMC_TBL_MASK_DARF_TC_INDEX,\n\t\t\t   BIT(15));\n}\n#define SET_CMC_TBL_MASK_ARFR_CTRL GENMASK(3, 0)\nstatic inline void SET_CMC_TBL_ARFR_CTRL(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 1, val, GENMASK(19, 16));\n\tle32p_replace_bits((__le32 *)(table) + 9, SET_CMC_TBL_MASK_ARFR_CTRL,\n\t\t\t   GENMASK(19, 16));\n}\n#define SET_CMC_TBL_MASK_ACQ_RPT_EN BIT(0)\nstatic inline void SET_CMC_TBL_ACQ_RPT_EN(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 1, val, BIT(20));\n\tle32p_replace_bits((__le32 *)(table) + 9, SET_CMC_TBL_MASK_ACQ_RPT_EN,\n\t\t\t   BIT(20));\n}\n#define SET_CMC_TBL_MASK_MGQ_RPT_EN BIT(0)\nstatic inline void SET_CMC_TBL_MGQ_RPT_EN(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 1, val, BIT(21));\n\tle32p_replace_bits((__le32 *)(table) + 9, SET_CMC_TBL_MASK_MGQ_RPT_EN,\n\t\t\t   BIT(21));\n}\n#define SET_CMC_TBL_MASK_ULQ_RPT_EN BIT(0)\nstatic inline void SET_CMC_TBL_ULQ_RPT_EN(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 1, val, BIT(22));\n\tle32p_replace_bits((__le32 *)(table) + 9, SET_CMC_TBL_MASK_ULQ_RPT_EN,\n\t\t\t   BIT(22));\n}\n#define SET_CMC_TBL_MASK_TWTQ_RPT_EN BIT(0)\nstatic inline void SET_CMC_TBL_TWTQ_RPT_EN(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 1, val, BIT(23));\n\tle32p_replace_bits((__le32 *)(table) + 9, SET_CMC_TBL_MASK_TWTQ_RPT_EN,\n\t\t\t   BIT(23));\n}\n#define SET_CMC_TBL_MASK_DISRTSFB BIT(0)\nstatic inline void SET_CMC_TBL_DISRTSFB(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 1, val, BIT(25));\n\tle32p_replace_bits((__le32 *)(table) + 9, SET_CMC_TBL_MASK_DISRTSFB,\n\t\t\t   BIT(25));\n}\n#define SET_CMC_TBL_MASK_DISDATAFB BIT(0)\nstatic inline void SET_CMC_TBL_DISDATAFB(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 1, val, BIT(26));\n\tle32p_replace_bits((__le32 *)(table) + 9, SET_CMC_TBL_MASK_DISDATAFB,\n\t\t\t   BIT(26));\n}\n#define SET_CMC_TBL_MASK_TRYRATE BIT(0)\nstatic inline void SET_CMC_TBL_TRYRATE(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 1, val, BIT(27));\n\tle32p_replace_bits((__le32 *)(table) + 9, SET_CMC_TBL_MASK_TRYRATE,\n\t\t\t   BIT(27));\n}\n#define SET_CMC_TBL_MASK_AMPDU_DENSITY GENMASK(3, 0)\nstatic inline void SET_CMC_TBL_AMPDU_DENSITY(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 1, val, GENMASK(31, 28));\n\tle32p_replace_bits((__le32 *)(table) + 9, SET_CMC_TBL_MASK_AMPDU_DENSITY,\n\t\t\t   GENMASK(31, 28));\n}\n#define SET_CMC_TBL_MASK_DATA_RTY_LOWEST_RATE GENMASK(8, 0)\nstatic inline void SET_CMC_TBL_DATA_RTY_LOWEST_RATE(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 2, val, GENMASK(8, 0));\n\tle32p_replace_bits((__le32 *)(table) + 10, SET_CMC_TBL_MASK_DATA_RTY_LOWEST_RATE,\n\t\t\t   GENMASK(8, 0));\n}\n#define SET_CMC_TBL_MASK_AMPDU_TIME_SEL BIT(0)\nstatic inline void SET_CMC_TBL_AMPDU_TIME_SEL(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 2, val, BIT(9));\n\tle32p_replace_bits((__le32 *)(table) + 10, SET_CMC_TBL_MASK_AMPDU_TIME_SEL,\n\t\t\t   BIT(9));\n}\n#define SET_CMC_TBL_MASK_AMPDU_LEN_SEL BIT(0)\nstatic inline void SET_CMC_TBL_AMPDU_LEN_SEL(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 2, val, BIT(10));\n\tle32p_replace_bits((__le32 *)(table) + 10, SET_CMC_TBL_MASK_AMPDU_LEN_SEL,\n\t\t\t   BIT(10));\n}\n#define SET_CMC_TBL_MASK_RTS_TXCNT_LMT_SEL BIT(0)\nstatic inline void SET_CMC_TBL_RTS_TXCNT_LMT_SEL(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 2, val, BIT(11));\n\tle32p_replace_bits((__le32 *)(table) + 10, SET_CMC_TBL_MASK_RTS_TXCNT_LMT_SEL,\n\t\t\t   BIT(11));\n}\n#define SET_CMC_TBL_MASK_RTS_TXCNT_LMT GENMASK(3, 0)\nstatic inline void SET_CMC_TBL_RTS_TXCNT_LMT(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 2, val, GENMASK(15, 12));\n\tle32p_replace_bits((__le32 *)(table) + 10, SET_CMC_TBL_MASK_RTS_TXCNT_LMT,\n\t\t\t   GENMASK(15, 12));\n}\n#define SET_CMC_TBL_MASK_RTSRATE GENMASK(8, 0)\nstatic inline void SET_CMC_TBL_RTSRATE(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 2, val, GENMASK(24, 16));\n\tle32p_replace_bits((__le32 *)(table) + 10, SET_CMC_TBL_MASK_RTSRATE,\n\t\t\t   GENMASK(24, 16));\n}\n#define SET_CMC_TBL_MASK_VCS_STBC BIT(0)\nstatic inline void SET_CMC_TBL_VCS_STBC(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 2, val, BIT(27));\n\tle32p_replace_bits((__le32 *)(table) + 10, SET_CMC_TBL_MASK_VCS_STBC,\n\t\t\t   BIT(27));\n}\n#define SET_CMC_TBL_MASK_RTS_RTY_LOWEST_RATE GENMASK(3, 0)\nstatic inline void SET_CMC_TBL_RTS_RTY_LOWEST_RATE(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 2, val, GENMASK(31, 28));\n\tle32p_replace_bits((__le32 *)(table) + 10, SET_CMC_TBL_MASK_RTS_RTY_LOWEST_RATE,\n\t\t\t   GENMASK(31, 28));\n}\n#define SET_CMC_TBL_MASK_DATA_TX_CNT_LMT GENMASK(5, 0)\nstatic inline void SET_CMC_TBL_DATA_TX_CNT_LMT(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 3, val, GENMASK(5, 0));\n\tle32p_replace_bits((__le32 *)(table) + 11, SET_CMC_TBL_MASK_DATA_TX_CNT_LMT,\n\t\t\t   GENMASK(5, 0));\n}\n#define SET_CMC_TBL_MASK_DATA_TXCNT_LMT_SEL BIT(0)\nstatic inline void SET_CMC_TBL_DATA_TXCNT_LMT_SEL(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 3, val, BIT(6));\n\tle32p_replace_bits((__le32 *)(table) + 11, SET_CMC_TBL_MASK_DATA_TXCNT_LMT_SEL,\n\t\t\t   BIT(6));\n}\n#define SET_CMC_TBL_MASK_MAX_AGG_NUM_SEL BIT(0)\nstatic inline void SET_CMC_TBL_MAX_AGG_NUM_SEL(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 3, val, BIT(7));\n\tle32p_replace_bits((__le32 *)(table) + 11, SET_CMC_TBL_MASK_MAX_AGG_NUM_SEL,\n\t\t\t   BIT(7));\n}\n#define SET_CMC_TBL_MASK_RTS_EN BIT(0)\nstatic inline void SET_CMC_TBL_RTS_EN(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 3, val, BIT(8));\n\tle32p_replace_bits((__le32 *)(table) + 11, SET_CMC_TBL_MASK_RTS_EN,\n\t\t\t   BIT(8));\n}\n#define SET_CMC_TBL_MASK_CTS2SELF_EN BIT(0)\nstatic inline void SET_CMC_TBL_CTS2SELF_EN(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 3, val, BIT(9));\n\tle32p_replace_bits((__le32 *)(table) + 11, SET_CMC_TBL_MASK_CTS2SELF_EN,\n\t\t\t   BIT(9));\n}\n#define SET_CMC_TBL_MASK_CCA_RTS GENMASK(1, 0)\nstatic inline void SET_CMC_TBL_CCA_RTS(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 3, val, GENMASK(11, 10));\n\tle32p_replace_bits((__le32 *)(table) + 11, SET_CMC_TBL_MASK_CCA_RTS,\n\t\t\t   GENMASK(11, 10));\n}\n#define SET_CMC_TBL_MASK_HW_RTS_EN BIT(0)\nstatic inline void SET_CMC_TBL_HW_RTS_EN(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 3, val, BIT(12));\n\tle32p_replace_bits((__le32 *)(table) + 11, SET_CMC_TBL_MASK_HW_RTS_EN,\n\t\t\t   BIT(12));\n}\n#define SET_CMC_TBL_MASK_RTS_DROP_DATA_MODE GENMASK(1, 0)\nstatic inline void SET_CMC_TBL_RTS_DROP_DATA_MODE(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 3, val, GENMASK(14, 13));\n\tle32p_replace_bits((__le32 *)(table) + 11, SET_CMC_TBL_MASK_RTS_DROP_DATA_MODE,\n\t\t\t   GENMASK(14, 13));\n}\n#define SET_CMC_TBL_MASK_AMPDU_MAX_LEN GENMASK(10, 0)\nstatic inline void SET_CMC_TBL_AMPDU_MAX_LEN(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 3, val, GENMASK(26, 16));\n\tle32p_replace_bits((__le32 *)(table) + 11, SET_CMC_TBL_MASK_AMPDU_MAX_LEN,\n\t\t\t   GENMASK(26, 16));\n}\n#define SET_CMC_TBL_MASK_UL_MU_DIS BIT(0)\nstatic inline void SET_CMC_TBL_UL_MU_DIS(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 3, val, BIT(27));\n\tle32p_replace_bits((__le32 *)(table) + 11, SET_CMC_TBL_MASK_UL_MU_DIS,\n\t\t\t   BIT(27));\n}\n#define SET_CMC_TBL_MASK_AMPDU_MAX_TIME GENMASK(3, 0)\nstatic inline void SET_CMC_TBL_AMPDU_MAX_TIME(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 3, val, GENMASK(31, 28));\n\tle32p_replace_bits((__le32 *)(table) + 11, SET_CMC_TBL_MASK_AMPDU_MAX_TIME,\n\t\t\t   GENMASK(31, 28));\n}\n#define SET_CMC_TBL_MASK_MAX_AGG_NUM GENMASK(7, 0)\nstatic inline void SET_CMC_TBL_MAX_AGG_NUM(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 4, val, GENMASK(7, 0));\n\tle32p_replace_bits((__le32 *)(table) + 12, SET_CMC_TBL_MASK_MAX_AGG_NUM,\n\t\t\t   GENMASK(7, 0));\n}\n#define SET_CMC_TBL_MASK_BA_BMAP GENMASK(1, 0)\nstatic inline void SET_CMC_TBL_BA_BMAP(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 4, val, GENMASK(9, 8));\n\tle32p_replace_bits((__le32 *)(table) + 12, SET_CMC_TBL_MASK_BA_BMAP,\n\t\t\t   GENMASK(9, 8));\n}\n#define SET_CMC_TBL_MASK_VO_LFTIME_SEL GENMASK(2, 0)\nstatic inline void SET_CMC_TBL_VO_LFTIME_SEL(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 4, val, GENMASK(18, 16));\n\tle32p_replace_bits((__le32 *)(table) + 12, SET_CMC_TBL_MASK_VO_LFTIME_SEL,\n\t\t\t   GENMASK(18, 16));\n}\n#define SET_CMC_TBL_MASK_VI_LFTIME_SEL GENMASK(2, 0)\nstatic inline void SET_CMC_TBL_VI_LFTIME_SEL(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 4, val, GENMASK(21, 19));\n\tle32p_replace_bits((__le32 *)(table) + 12, SET_CMC_TBL_MASK_VI_LFTIME_SEL,\n\t\t\t   GENMASK(21, 19));\n}\n#define SET_CMC_TBL_MASK_BE_LFTIME_SEL GENMASK(2, 0)\nstatic inline void SET_CMC_TBL_BE_LFTIME_SEL(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 4, val, GENMASK(24, 22));\n\tle32p_replace_bits((__le32 *)(table) + 12, SET_CMC_TBL_MASK_BE_LFTIME_SEL,\n\t\t\t   GENMASK(24, 22));\n}\n#define SET_CMC_TBL_MASK_BK_LFTIME_SEL GENMASK(2, 0)\nstatic inline void SET_CMC_TBL_BK_LFTIME_SEL(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 4, val, GENMASK(27, 25));\n\tle32p_replace_bits((__le32 *)(table) + 12, SET_CMC_TBL_MASK_BK_LFTIME_SEL,\n\t\t\t   GENMASK(27, 25));\n}\n#define SET_CMC_TBL_MASK_SECTYPE GENMASK(3, 0)\nstatic inline void SET_CMC_TBL_SECTYPE(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 4, val, GENMASK(31, 28));\n\tle32p_replace_bits((__le32 *)(table) + 12, SET_CMC_TBL_MASK_SECTYPE,\n\t\t\t   GENMASK(31, 28));\n}\n#define SET_CMC_TBL_MASK_MULTI_PORT_ID GENMASK(2, 0)\nstatic inline void SET_CMC_TBL_MULTI_PORT_ID(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, GENMASK(2, 0));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_CMC_TBL_MASK_MULTI_PORT_ID,\n\t\t\t   GENMASK(2, 0));\n}\n#define SET_CMC_TBL_MASK_BMC BIT(0)\nstatic inline void SET_CMC_TBL_BMC(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, BIT(3));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_CMC_TBL_MASK_BMC,\n\t\t\t   BIT(3));\n}\n#define SET_CMC_TBL_MASK_MBSSID GENMASK(3, 0)\nstatic inline void SET_CMC_TBL_MBSSID(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, GENMASK(7, 4));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_CMC_TBL_MASK_MBSSID,\n\t\t\t   GENMASK(7, 4));\n}\n#define SET_CMC_TBL_MASK_NAVUSEHDR BIT(0)\nstatic inline void SET_CMC_TBL_NAVUSEHDR(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, BIT(8));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_CMC_TBL_MASK_NAVUSEHDR,\n\t\t\t   BIT(8));\n}\n#define SET_CMC_TBL_MASK_TXPWR_MODE GENMASK(2, 0)\nstatic inline void SET_CMC_TBL_TXPWR_MODE(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, GENMASK(11, 9));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_CMC_TBL_MASK_TXPWR_MODE,\n\t\t\t   GENMASK(11, 9));\n}\n#define SET_CMC_TBL_MASK_DATA_DCM BIT(0)\nstatic inline void SET_CMC_TBL_DATA_DCM(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, BIT(12));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_CMC_TBL_MASK_DATA_DCM,\n\t\t\t   BIT(12));\n}\n#define SET_CMC_TBL_MASK_DATA_ER BIT(0)\nstatic inline void SET_CMC_TBL_DATA_ER(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, BIT(13));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_CMC_TBL_MASK_DATA_ER,\n\t\t\t   BIT(13));\n}\n#define SET_CMC_TBL_MASK_DATA_LDPC BIT(0)\nstatic inline void SET_CMC_TBL_DATA_LDPC(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, BIT(14));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_CMC_TBL_MASK_DATA_LDPC,\n\t\t\t   BIT(14));\n}\n#define SET_CMC_TBL_MASK_DATA_STBC BIT(0)\nstatic inline void SET_CMC_TBL_DATA_STBC(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, BIT(15));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_CMC_TBL_MASK_DATA_STBC,\n\t\t\t   BIT(15));\n}\n#define SET_CMC_TBL_MASK_A_CTRL_BQR BIT(0)\nstatic inline void SET_CMC_TBL_A_CTRL_BQR(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, BIT(16));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_CMC_TBL_MASK_A_CTRL_BQR,\n\t\t\t   BIT(16));\n}\n#define SET_CMC_TBL_MASK_A_CTRL_UPH BIT(0)\nstatic inline void SET_CMC_TBL_A_CTRL_UPH(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, BIT(17));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_CMC_TBL_MASK_A_CTRL_UPH,\n\t\t\t   BIT(17));\n}\n#define SET_CMC_TBL_MASK_A_CTRL_BSR BIT(0)\nstatic inline void SET_CMC_TBL_A_CTRL_BSR(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, BIT(18));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_CMC_TBL_MASK_A_CTRL_BSR,\n\t\t\t   BIT(18));\n}\n#define SET_CMC_TBL_MASK_A_CTRL_CAS BIT(0)\nstatic inline void SET_CMC_TBL_A_CTRL_CAS(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, BIT(19));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_CMC_TBL_MASK_A_CTRL_CAS,\n\t\t\t   BIT(19));\n}\n#define SET_CMC_TBL_MASK_DATA_BW_ER BIT(0)\nstatic inline void SET_CMC_TBL_DATA_BW_ER(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, BIT(20));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_CMC_TBL_MASK_DATA_BW_ER,\n\t\t\t   BIT(20));\n}\n#define SET_CMC_TBL_MASK_LSIG_TXOP_EN BIT(0)\nstatic inline void SET_CMC_TBL_LSIG_TXOP_EN(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, BIT(21));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_CMC_TBL_MASK_LSIG_TXOP_EN,\n\t\t\t   BIT(21));\n}\n#define SET_CMC_TBL_MASK_CTRL_CNT_VLD BIT(0)\nstatic inline void SET_CMC_TBL_CTRL_CNT_VLD(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, BIT(27));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_CMC_TBL_MASK_CTRL_CNT_VLD,\n\t\t\t   BIT(27));\n}\n#define SET_CMC_TBL_MASK_CTRL_CNT GENMASK(3, 0)\nstatic inline void SET_CMC_TBL_CTRL_CNT(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, GENMASK(31, 28));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_CMC_TBL_MASK_CTRL_CNT,\n\t\t\t   GENMASK(31, 28));\n}\n#define SET_CMC_TBL_MASK_RESP_REF_RATE GENMASK(8, 0)\nstatic inline void SET_CMC_TBL_RESP_REF_RATE(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 6, val, GENMASK(8, 0));\n\tle32p_replace_bits((__le32 *)(table) + 14, SET_CMC_TBL_MASK_RESP_REF_RATE,\n\t\t\t   GENMASK(8, 0));\n}\n#define SET_CMC_TBL_MASK_ALL_ACK_SUPPORT BIT(0)\nstatic inline void SET_CMC_TBL_ALL_ACK_SUPPORT(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 6, val, BIT(12));\n\tle32p_replace_bits((__le32 *)(table) + 14, SET_CMC_TBL_MASK_ALL_ACK_SUPPORT,\n\t\t\t   BIT(12));\n}\n#define SET_CMC_TBL_MASK_BSR_QUEUE_SIZE_FORMAT BIT(0)\nstatic inline void SET_CMC_TBL_BSR_QUEUE_SIZE_FORMAT(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 6, val, BIT(13));\n\tle32p_replace_bits((__le32 *)(table) + 14, SET_CMC_TBL_MASK_BSR_QUEUE_SIZE_FORMAT,\n\t\t\t   BIT(13));\n}\n#define SET_CMC_TBL_MASK_NTX_PATH_EN GENMASK(3, 0)\nstatic inline void SET_CMC_TBL_NTX_PATH_EN(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 6, val, GENMASK(19, 16));\n\tle32p_replace_bits((__le32 *)(table) + 14, SET_CMC_TBL_MASK_NTX_PATH_EN,\n\t\t\t   GENMASK(19, 16));\n}\n#define SET_CMC_TBL_MASK_PATH_MAP_A GENMASK(1, 0)\nstatic inline void SET_CMC_TBL_PATH_MAP_A(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 6, val, GENMASK(21, 20));\n\tle32p_replace_bits((__le32 *)(table) + 14, SET_CMC_TBL_MASK_PATH_MAP_A,\n\t\t\t   GENMASK(21, 20));\n}\n#define SET_CMC_TBL_MASK_PATH_MAP_B GENMASK(1, 0)\nstatic inline void SET_CMC_TBL_PATH_MAP_B(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 6, val, GENMASK(23, 22));\n\tle32p_replace_bits((__le32 *)(table) + 14, SET_CMC_TBL_MASK_PATH_MAP_B,\n\t\t\t   GENMASK(23, 22));\n}\n#define SET_CMC_TBL_MASK_PATH_MAP_C GENMASK(1, 0)\nstatic inline void SET_CMC_TBL_PATH_MAP_C(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 6, val, GENMASK(25, 24));\n\tle32p_replace_bits((__le32 *)(table) + 14, SET_CMC_TBL_MASK_PATH_MAP_C,\n\t\t\t   GENMASK(25, 24));\n}\n#define SET_CMC_TBL_MASK_PATH_MAP_D GENMASK(1, 0)\nstatic inline void SET_CMC_TBL_PATH_MAP_D(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 6, val, GENMASK(27, 26));\n\tle32p_replace_bits((__le32 *)(table) + 14, SET_CMC_TBL_MASK_PATH_MAP_D,\n\t\t\t   GENMASK(27, 26));\n}\n#define SET_CMC_TBL_MASK_ANTSEL_A BIT(0)\nstatic inline void SET_CMC_TBL_ANTSEL_A(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 6, val, BIT(28));\n\tle32p_replace_bits((__le32 *)(table) + 14, SET_CMC_TBL_MASK_ANTSEL_A,\n\t\t\t   BIT(28));\n}\n#define SET_CMC_TBL_MASK_ANTSEL_B BIT(0)\nstatic inline void SET_CMC_TBL_ANTSEL_B(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 6, val, BIT(29));\n\tle32p_replace_bits((__le32 *)(table) + 14, SET_CMC_TBL_MASK_ANTSEL_B,\n\t\t\t   BIT(29));\n}\n#define SET_CMC_TBL_MASK_ANTSEL_C BIT(0)\nstatic inline void SET_CMC_TBL_ANTSEL_C(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 6, val, BIT(30));\n\tle32p_replace_bits((__le32 *)(table) + 14, SET_CMC_TBL_MASK_ANTSEL_C,\n\t\t\t   BIT(30));\n}\n#define SET_CMC_TBL_MASK_ANTSEL_D BIT(0)\nstatic inline void SET_CMC_TBL_ANTSEL_D(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 6, val, BIT(31));\n\tle32p_replace_bits((__le32 *)(table) + 14, SET_CMC_TBL_MASK_ANTSEL_D,\n\t\t\t   BIT(31));\n}\n\n#define SET_CMC_TBL_MASK_NOMINAL_PKT_PADDING GENMASK(1, 0)\nstatic inline void SET_CMC_TBL_NOMINAL_PKT_PADDING_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 7, val, GENMASK(1, 0));\n\tle32p_replace_bits((__le32 *)(table) + 15, SET_CMC_TBL_MASK_NOMINAL_PKT_PADDING,\n\t\t\t   GENMASK(1, 0));\n}\n\nstatic inline void SET_CMC_TBL_NOMINAL_PKT_PADDING40_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 7, val, GENMASK(3, 2));\n\tle32p_replace_bits((__le32 *)(table) + 15, SET_CMC_TBL_MASK_NOMINAL_PKT_PADDING,\n\t\t\t   GENMASK(3, 2));\n}\n\nstatic inline void SET_CMC_TBL_NOMINAL_PKT_PADDING80_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 7, val, GENMASK(5, 4));\n\tle32p_replace_bits((__le32 *)(table) + 15, SET_CMC_TBL_MASK_NOMINAL_PKT_PADDING,\n\t\t\t   GENMASK(5, 4));\n}\n\nstatic inline void SET_CMC_TBL_NOMINAL_PKT_PADDING160_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 7, val, GENMASK(7, 6));\n\tle32p_replace_bits((__le32 *)(table) + 15, SET_CMC_TBL_MASK_NOMINAL_PKT_PADDING,\n\t\t\t   GENMASK(7, 6));\n}\n\n#define SET_CMC_TBL_MASK_ADDR_CAM_INDEX GENMASK(7, 0)\nstatic inline void SET_CMC_TBL_ADDR_CAM_INDEX(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 7, val, GENMASK(7, 0));\n\tle32p_replace_bits((__le32 *)(table) + 15, SET_CMC_TBL_MASK_ADDR_CAM_INDEX,\n\t\t\t   GENMASK(7, 0));\n}\n#define SET_CMC_TBL_MASK_PAID GENMASK(8, 0)\nstatic inline void SET_CMC_TBL_PAID(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 7, val, GENMASK(16, 8));\n\tle32p_replace_bits((__le32 *)(table) + 15, SET_CMC_TBL_MASK_PAID,\n\t\t\t   GENMASK(16, 8));\n}\n#define SET_CMC_TBL_MASK_ULDL BIT(0)\nstatic inline void SET_CMC_TBL_ULDL(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 7, val, BIT(17));\n\tle32p_replace_bits((__le32 *)(table) + 15, SET_CMC_TBL_MASK_ULDL,\n\t\t\t   BIT(17));\n}\n#define SET_CMC_TBL_MASK_DOPPLER_CTRL GENMASK(1, 0)\nstatic inline void SET_CMC_TBL_DOPPLER_CTRL(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 7, val, GENMASK(19, 18));\n\tle32p_replace_bits((__le32 *)(table) + 15, SET_CMC_TBL_MASK_DOPPLER_CTRL,\n\t\t\t   GENMASK(19, 18));\n}\nstatic inline void SET_CMC_TBL_NOMINAL_PKT_PADDING(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 7, val, GENMASK(21, 20));\n\tle32p_replace_bits((__le32 *)(table) + 15, SET_CMC_TBL_MASK_NOMINAL_PKT_PADDING,\n\t\t\t   GENMASK(21, 20));\n}\n\nstatic inline void SET_CMC_TBL_NOMINAL_PKT_PADDING40(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 7, val, GENMASK(23, 22));\n\tle32p_replace_bits((__le32 *)(table) + 15, SET_CMC_TBL_MASK_NOMINAL_PKT_PADDING,\n\t\t\t   GENMASK(23, 22));\n}\n#define SET_CMC_TBL_MASK_TXPWR_TOLERENCE GENMASK(3, 0)\nstatic inline void SET_CMC_TBL_TXPWR_TOLERENCE(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 7, val, GENMASK(27, 24));\n\tle32p_replace_bits((__le32 *)(table) + 15, SET_CMC_TBL_MASK_TXPWR_TOLERENCE,\n\t\t\t   GENMASK(27, 24));\n}\n\nstatic inline void SET_CMC_TBL_NOMINAL_PKT_PADDING80(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 7, val, GENMASK(31, 30));\n\tle32p_replace_bits((__le32 *)(table) + 15, SET_CMC_TBL_MASK_NOMINAL_PKT_PADDING,\n\t\t\t   GENMASK(31, 30));\n}\n#define SET_CMC_TBL_MASK_NC GENMASK(2, 0)\nstatic inline void SET_CMC_TBL_NC(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 8, val, GENMASK(2, 0));\n\tle32p_replace_bits((__le32 *)(table) + 16, SET_CMC_TBL_MASK_NC,\n\t\t\t   GENMASK(2, 0));\n}\n#define SET_CMC_TBL_MASK_NR GENMASK(2, 0)\nstatic inline void SET_CMC_TBL_NR(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 8, val, GENMASK(5, 3));\n\tle32p_replace_bits((__le32 *)(table) + 16, SET_CMC_TBL_MASK_NR,\n\t\t\t   GENMASK(5, 3));\n}\n#define SET_CMC_TBL_MASK_NG GENMASK(1, 0)\nstatic inline void SET_CMC_TBL_NG(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 8, val, GENMASK(7, 6));\n\tle32p_replace_bits((__le32 *)(table) + 16, SET_CMC_TBL_MASK_NG,\n\t\t\t   GENMASK(7, 6));\n}\n#define SET_CMC_TBL_MASK_CB GENMASK(1, 0)\nstatic inline void SET_CMC_TBL_CB(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 8, val, GENMASK(9, 8));\n\tle32p_replace_bits((__le32 *)(table) + 16, SET_CMC_TBL_MASK_CB,\n\t\t\t   GENMASK(9, 8));\n}\n#define SET_CMC_TBL_MASK_CS GENMASK(1, 0)\nstatic inline void SET_CMC_TBL_CS(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 8, val, GENMASK(11, 10));\n\tle32p_replace_bits((__le32 *)(table) + 16, SET_CMC_TBL_MASK_CS,\n\t\t\t   GENMASK(11, 10));\n}\n#define SET_CMC_TBL_MASK_CSI_TXBF_EN BIT(0)\nstatic inline void SET_CMC_TBL_CSI_TXBF_EN(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 8, val, BIT(12));\n\tle32p_replace_bits((__le32 *)(table) + 16, SET_CMC_TBL_MASK_CSI_TXBF_EN,\n\t\t\t   BIT(12));\n}\n#define SET_CMC_TBL_MASK_CSI_STBC_EN BIT(0)\nstatic inline void SET_CMC_TBL_CSI_STBC_EN(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 8, val, BIT(13));\n\tle32p_replace_bits((__le32 *)(table) + 16, SET_CMC_TBL_MASK_CSI_STBC_EN,\n\t\t\t   BIT(13));\n}\n#define SET_CMC_TBL_MASK_CSI_LDPC_EN BIT(0)\nstatic inline void SET_CMC_TBL_CSI_LDPC_EN(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 8, val, BIT(14));\n\tle32p_replace_bits((__le32 *)(table) + 16, SET_CMC_TBL_MASK_CSI_LDPC_EN,\n\t\t\t   BIT(14));\n}\n#define SET_CMC_TBL_MASK_CSI_PARA_EN BIT(0)\nstatic inline void SET_CMC_TBL_CSI_PARA_EN(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 8, val, BIT(15));\n\tle32p_replace_bits((__le32 *)(table) + 16, SET_CMC_TBL_MASK_CSI_PARA_EN,\n\t\t\t   BIT(15));\n}\n#define SET_CMC_TBL_MASK_CSI_FIX_RATE GENMASK(8, 0)\nstatic inline void SET_CMC_TBL_CSI_FIX_RATE(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 8, val, GENMASK(24, 16));\n\tle32p_replace_bits((__le32 *)(table) + 16, SET_CMC_TBL_MASK_CSI_FIX_RATE,\n\t\t\t   GENMASK(24, 16));\n}\n#define SET_CMC_TBL_MASK_CSI_GI_LTF GENMASK(2, 0)\nstatic inline void SET_CMC_TBL_CSI_GI_LTF(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 8, val, GENMASK(27, 25));\n\tle32p_replace_bits((__le32 *)(table) + 16, SET_CMC_TBL_MASK_CSI_GI_LTF,\n\t\t\t   GENMASK(27, 25));\n}\n\nstatic inline void SET_CMC_TBL_NOMINAL_PKT_PADDING160(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 8, val, GENMASK(29, 28));\n\tle32p_replace_bits((__le32 *)(table) + 16, SET_CMC_TBL_MASK_NOMINAL_PKT_PADDING,\n\t\t\t   GENMASK(29, 28));\n}\n\n#define SET_CMC_TBL_MASK_CSI_BW GENMASK(1, 0)\nstatic inline void SET_CMC_TBL_CSI_BW(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 8, val, GENMASK(31, 30));\n\tle32p_replace_bits((__le32 *)(table) + 16, SET_CMC_TBL_MASK_CSI_BW,\n\t\t\t   GENMASK(31, 30));\n}\n\nstatic inline void SET_DCTL_MACID_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 0, val, GENMASK(6, 0));\n}\n\nstatic inline void SET_DCTL_OPERATION_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 0, val, BIT(7));\n}\n\n#define SET_DCTL_MASK_QOS_FIELD_V1 GENMASK(7, 0)\nstatic inline void SET_DCTL_QOS_FIELD_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 1, val, GENMASK(7, 0));\n\tle32p_replace_bits((__le32 *)(table) + 9, SET_DCTL_MASK_QOS_FIELD_V1,\n\t\t\t   GENMASK(7, 0));\n}\n\n#define SET_DCTL_MASK_SET_DCTL_HW_EXSEQ_MACID GENMASK(6, 0)\nstatic inline void SET_DCTL_HW_EXSEQ_MACID_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 1, val, GENMASK(14, 8));\n\tle32p_replace_bits((__le32 *)(table) + 9, SET_DCTL_MASK_SET_DCTL_HW_EXSEQ_MACID,\n\t\t\t   GENMASK(14, 8));\n}\n\n#define SET_DCTL_MASK_QOS_DATA BIT(0)\nstatic inline void SET_DCTL_QOS_DATA_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 1, val, BIT(15));\n\tle32p_replace_bits((__le32 *)(table) + 9, SET_DCTL_MASK_QOS_DATA,\n\t\t\t   BIT(15));\n}\n\n#define SET_DCTL_MASK_AES_IV_L GENMASK(15, 0)\nstatic inline void SET_DCTL_AES_IV_L_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 1, val, GENMASK(31, 16));\n\tle32p_replace_bits((__le32 *)(table) + 9, SET_DCTL_MASK_AES_IV_L,\n\t\t\t   GENMASK(31, 16));\n}\n\n#define SET_DCTL_MASK_AES_IV_H GENMASK(31, 0)\nstatic inline void SET_DCTL_AES_IV_H_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 2, val, GENMASK(31, 0));\n\tle32p_replace_bits((__le32 *)(table) + 10, SET_DCTL_MASK_AES_IV_H,\n\t\t\t   GENMASK(31, 0));\n}\n\n#define SET_DCTL_MASK_SEQ0 GENMASK(11, 0)\nstatic inline void SET_DCTL_SEQ0_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 3, val, GENMASK(11, 0));\n\tle32p_replace_bits((__le32 *)(table) + 11, SET_DCTL_MASK_SEQ0,\n\t\t\t   GENMASK(11, 0));\n}\n\n#define SET_DCTL_MASK_SEQ1 GENMASK(11, 0)\nstatic inline void SET_DCTL_SEQ1_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 3, val, GENMASK(23, 12));\n\tle32p_replace_bits((__le32 *)(table) + 11, SET_DCTL_MASK_SEQ1,\n\t\t\t   GENMASK(23, 12));\n}\n\n#define SET_DCTL_MASK_AMSDU_MAX_LEN GENMASK(2, 0)\nstatic inline void SET_DCTL_AMSDU_MAX_LEN_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 3, val, GENMASK(26, 24));\n\tle32p_replace_bits((__le32 *)(table) + 11, SET_DCTL_MASK_AMSDU_MAX_LEN,\n\t\t\t   GENMASK(26, 24));\n}\n\n#define SET_DCTL_MASK_STA_AMSDU_EN BIT(0)\nstatic inline void SET_DCTL_STA_AMSDU_EN_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 3, val, BIT(27));\n\tle32p_replace_bits((__le32 *)(table) + 11, SET_DCTL_MASK_STA_AMSDU_EN,\n\t\t\t   BIT(27));\n}\n\n#define SET_DCTL_MASK_CHKSUM_OFLD_EN BIT(0)\nstatic inline void SET_DCTL_CHKSUM_OFLD_EN_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 3, val, BIT(28));\n\tle32p_replace_bits((__le32 *)(table) + 11, SET_DCTL_MASK_CHKSUM_OFLD_EN,\n\t\t\t   BIT(28));\n}\n\n#define SET_DCTL_MASK_WITH_LLC BIT(0)\nstatic inline void SET_DCTL_WITH_LLC_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 3, val, BIT(29));\n\tle32p_replace_bits((__le32 *)(table) + 11, SET_DCTL_MASK_WITH_LLC,\n\t\t\t   BIT(29));\n}\n\n#define SET_DCTL_MASK_SEQ2 GENMASK(11, 0)\nstatic inline void SET_DCTL_SEQ2_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 4, val, GENMASK(11, 0));\n\tle32p_replace_bits((__le32 *)(table) + 12, SET_DCTL_MASK_SEQ2,\n\t\t\t   GENMASK(11, 0));\n}\n\n#define SET_DCTL_MASK_SEQ3 GENMASK(11, 0)\nstatic inline void SET_DCTL_SEQ3_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 4, val, GENMASK(23, 12));\n\tle32p_replace_bits((__le32 *)(table) + 12, SET_DCTL_MASK_SEQ3,\n\t\t\t   GENMASK(23, 12));\n}\n\n#define SET_DCTL_MASK_TGT_IND GENMASK(3, 0)\nstatic inline void SET_DCTL_TGT_IND_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 4, val, GENMASK(27, 24));\n\tle32p_replace_bits((__le32 *)(table) + 12, SET_DCTL_MASK_TGT_IND,\n\t\t\t   GENMASK(27, 24));\n}\n\n#define SET_DCTL_MASK_TGT_IND_EN BIT(0)\nstatic inline void SET_DCTL_TGT_IND_EN_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 4, val, BIT(28));\n\tle32p_replace_bits((__le32 *)(table) + 12, SET_DCTL_MASK_TGT_IND_EN,\n\t\t\t   BIT(28));\n}\n\n#define SET_DCTL_MASK_HTC_LB GENMASK(2, 0)\nstatic inline void SET_DCTL_HTC_LB_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 4, val, GENMASK(31, 29));\n\tle32p_replace_bits((__le32 *)(table) + 12, SET_DCTL_MASK_HTC_LB,\n\t\t\t   GENMASK(31, 29));\n}\n\n#define SET_DCTL_MASK_MHDR_LEN GENMASK(4, 0)\nstatic inline void SET_DCTL_MHDR_LEN_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, GENMASK(4, 0));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_DCTL_MASK_MHDR_LEN,\n\t\t\t   GENMASK(4, 0));\n}\n\n#define SET_DCTL_MASK_VLAN_TAG_VALID BIT(0)\nstatic inline void SET_DCTL_VLAN_TAG_VALID_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, BIT(5));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_DCTL_MASK_VLAN_TAG_VALID,\n\t\t\t   BIT(5));\n}\n\n#define SET_DCTL_MASK_VLAN_TAG_SEL GENMASK(1, 0)\nstatic inline void SET_DCTL_VLAN_TAG_SEL_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, GENMASK(7, 6));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_DCTL_MASK_VLAN_TAG_SEL,\n\t\t\t   GENMASK(7, 6));\n}\n\n#define SET_DCTL_MASK_HTC_ORDER BIT(0)\nstatic inline void SET_DCTL_HTC_ORDER_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, BIT(8));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_DCTL_MASK_HTC_ORDER,\n\t\t\t   BIT(8));\n}\n\n#define SET_DCTL_MASK_SEC_KEY_ID GENMASK(1, 0)\nstatic inline void SET_DCTL_SEC_KEY_ID_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, GENMASK(10, 9));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_DCTL_MASK_SEC_KEY_ID,\n\t\t\t   GENMASK(10, 9));\n}\n\n#define SET_DCTL_MASK_WAPI BIT(0)\nstatic inline void SET_DCTL_WAPI_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, BIT(15));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_DCTL_MASK_WAPI,\n\t\t\t   BIT(15));\n}\n\n#define SET_DCTL_MASK_SEC_ENT_MODE GENMASK(1, 0)\nstatic inline void SET_DCTL_SEC_ENT_MODE_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, GENMASK(17, 16));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_DCTL_MASK_SEC_ENT_MODE,\n\t\t\t   GENMASK(17, 16));\n}\n\n#define SET_DCTL_MASK_SEC_ENTX_KEYID GENMASK(1, 0)\nstatic inline void SET_DCTL_SEC_ENT0_KEYID_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, GENMASK(19, 18));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_DCTL_MASK_SEC_ENTX_KEYID,\n\t\t\t   GENMASK(19, 18));\n}\n\nstatic inline void SET_DCTL_SEC_ENT1_KEYID_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, GENMASK(21, 20));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_DCTL_MASK_SEC_ENTX_KEYID,\n\t\t\t   GENMASK(21, 20));\n}\n\nstatic inline void SET_DCTL_SEC_ENT2_KEYID_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, GENMASK(23, 22));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_DCTL_MASK_SEC_ENTX_KEYID,\n\t\t\t   GENMASK(23, 22));\n}\n\nstatic inline void SET_DCTL_SEC_ENT3_KEYID_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, GENMASK(25, 24));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_DCTL_MASK_SEC_ENTX_KEYID,\n\t\t\t   GENMASK(25, 24));\n}\n\nstatic inline void SET_DCTL_SEC_ENT4_KEYID_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, GENMASK(27, 26));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_DCTL_MASK_SEC_ENTX_KEYID,\n\t\t\t   GENMASK(27, 26));\n}\n\nstatic inline void SET_DCTL_SEC_ENT5_KEYID_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, GENMASK(29, 28));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_DCTL_MASK_SEC_ENTX_KEYID,\n\t\t\t   GENMASK(29, 28));\n}\n\nstatic inline void SET_DCTL_SEC_ENT6_KEYID_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 5, val, GENMASK(31, 30));\n\tle32p_replace_bits((__le32 *)(table) + 13, SET_DCTL_MASK_SEC_ENTX_KEYID,\n\t\t\t   GENMASK(31, 30));\n}\n\n#define SET_DCTL_MASK_SEC_ENT_VALID GENMASK(7, 0)\nstatic inline void SET_DCTL_SEC_ENT_VALID_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 6, val, GENMASK(7, 0));\n\tle32p_replace_bits((__le32 *)(table) + 14, SET_DCTL_MASK_SEC_ENT_VALID,\n\t\t\t   GENMASK(7, 0));\n}\n\n#define SET_DCTL_MASK_SEC_ENTX GENMASK(7, 0)\nstatic inline void SET_DCTL_SEC_ENT0_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 6, val, GENMASK(15, 8));\n\tle32p_replace_bits((__le32 *)(table) + 14, SET_DCTL_MASK_SEC_ENTX,\n\t\t\t   GENMASK(15, 8));\n}\n\nstatic inline void SET_DCTL_SEC_ENT1_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 6, val, GENMASK(23, 16));\n\tle32p_replace_bits((__le32 *)(table) + 14, SET_DCTL_MASK_SEC_ENTX,\n\t\t\t   GENMASK(23, 16));\n}\n\nstatic inline void SET_DCTL_SEC_ENT2_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 6, val, GENMASK(31, 24));\n\tle32p_replace_bits((__le32 *)(table) + 14, SET_DCTL_MASK_SEC_ENTX,\n\t\t\t   GENMASK(31, 24));\n}\n\nstatic inline void SET_DCTL_SEC_ENT3_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 7, val, GENMASK(7, 0));\n\tle32p_replace_bits((__le32 *)(table) + 15, SET_DCTL_MASK_SEC_ENTX,\n\t\t\t   GENMASK(7, 0));\n}\n\nstatic inline void SET_DCTL_SEC_ENT4_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 7, val, GENMASK(15, 8));\n\tle32p_replace_bits((__le32 *)(table) + 15, SET_DCTL_MASK_SEC_ENTX,\n\t\t\t   GENMASK(15, 8));\n}\n\nstatic inline void SET_DCTL_SEC_ENT5_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 7, val, GENMASK(23, 16));\n\tle32p_replace_bits((__le32 *)(table) + 15, SET_DCTL_MASK_SEC_ENTX,\n\t\t\t   GENMASK(23, 16));\n}\n\nstatic inline void SET_DCTL_SEC_ENT6_V1(void *table, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(table) + 7, val, GENMASK(31, 24));\n\tle32p_replace_bits((__le32 *)(table) + 15, SET_DCTL_MASK_SEC_ENTX,\n\t\t\t   GENMASK(31, 24));\n}\n\nstatic inline void SET_BCN_UPD_PORT(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(7, 0));\n}\n\nstatic inline void SET_BCN_UPD_MBSSID(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(15, 8));\n}\n\nstatic inline void SET_BCN_UPD_BAND(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(23, 16));\n}\n\nstatic inline void SET_BCN_UPD_GRP_IE_OFST(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, (val - 24) | BIT(7), GENMASK(31, 24));\n}\n\nstatic inline void SET_BCN_UPD_MACID(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 1, val, GENMASK(7, 0));\n}\n\nstatic inline void SET_BCN_UPD_SSN_SEL(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 1, val, GENMASK(9, 8));\n}\n\nstatic inline void SET_BCN_UPD_SSN_MODE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 1, val, GENMASK(11, 10));\n}\n\nstatic inline void SET_BCN_UPD_RATE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 1, val, GENMASK(20, 12));\n}\n\nstatic inline void SET_BCN_UPD_TXPWR(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 1, val, GENMASK(23, 21));\n}\n\nstatic inline void SET_BCN_UPD_TXINFO_CTRL_EN(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 2, val, BIT(0));\n}\n\nstatic inline void SET_BCN_UPD_NTX_PATH_EN(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 2, val,  GENMASK(4, 1));\n}\n\nstatic inline void SET_BCN_UPD_PATH_MAP_A(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 2, val,  GENMASK(6, 5));\n}\n\nstatic inline void SET_BCN_UPD_PATH_MAP_B(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 2, val,  GENMASK(8, 7));\n}\n\nstatic inline void SET_BCN_UPD_PATH_MAP_C(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 2, val,  GENMASK(10, 9));\n}\n\nstatic inline void SET_BCN_UPD_PATH_MAP_D(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 2, val,  GENMASK(12, 11));\n}\n\nstatic inline void SET_BCN_UPD_PATH_ANTSEL_A(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 2, val,  BIT(13));\n}\n\nstatic inline void SET_BCN_UPD_PATH_ANTSEL_B(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 2, val,  BIT(14));\n}\n\nstatic inline void SET_BCN_UPD_PATH_ANTSEL_C(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 2, val,  BIT(15));\n}\n\nstatic inline void SET_BCN_UPD_PATH_ANTSEL_D(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 2, val,  BIT(16));\n}\n\nstatic inline void SET_BCN_UPD_CSA_OFST(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 2, val,  GENMASK(31, 17));\n}\n\nstatic inline void SET_FWROLE_MAINTAIN_MACID(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(7, 0));\n}\n\nstatic inline void SET_FWROLE_MAINTAIN_SELF_ROLE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(9, 8));\n}\n\nstatic inline void SET_FWROLE_MAINTAIN_UPD_MODE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(12, 10));\n}\n\nstatic inline void SET_FWROLE_MAINTAIN_WIFI_ROLE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(16, 13));\n}\n\nstatic inline void SET_JOININFO_MACID(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(7, 0));\n}\n\nstatic inline void SET_JOININFO_OP(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, BIT(8));\n}\n\nstatic inline void SET_JOININFO_BAND(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, BIT(9));\n}\n\nstatic inline void SET_JOININFO_WMM(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(11, 10));\n}\n\nstatic inline void SET_JOININFO_TGR(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, BIT(12));\n}\n\nstatic inline void SET_JOININFO_ISHESTA(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, BIT(13));\n}\n\nstatic inline void SET_JOININFO_DLBW(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(15, 14));\n}\n\nstatic inline void SET_JOININFO_TF_MAC_PAD(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(17, 16));\n}\n\nstatic inline void SET_JOININFO_DL_T_PE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(20, 18));\n}\n\nstatic inline void SET_JOININFO_PORT_ID(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(23, 21));\n}\n\nstatic inline void SET_JOININFO_NET_TYPE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(25, 24));\n}\n\nstatic inline void SET_JOININFO_WIFI_ROLE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(29, 26));\n}\n\nstatic inline void SET_JOININFO_SELF_ROLE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(31, 30));\n}\n\nstatic inline void SET_GENERAL_PKT_MACID(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(7, 0));\n}\n\nstatic inline void SET_GENERAL_PKT_PROBRSP_ID(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(15, 8));\n}\n\nstatic inline void SET_GENERAL_PKT_PSPOLL_ID(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(23, 16));\n}\n\nstatic inline void SET_GENERAL_PKT_NULL_ID(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(31, 24));\n}\n\nstatic inline void SET_GENERAL_PKT_QOS_NULL_ID(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 1, val, GENMASK(7, 0));\n}\n\nstatic inline void SET_GENERAL_PKT_CTS2SELF_ID(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 1, val, GENMASK(15, 8));\n}\n\nstatic inline void SET_LOG_CFG_LEVEL(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(7, 0));\n}\n\nstatic inline void SET_LOG_CFG_PATH(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(15, 8));\n}\n\nstatic inline void SET_LOG_CFG_COMP(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 1, val, GENMASK(31, 0));\n}\n\nstatic inline void SET_LOG_CFG_COMP_EXT(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 2, val, GENMASK(31, 0));\n}\n\nstatic inline void SET_BA_CAM_VALID(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, BIT(0));\n}\n\nstatic inline void SET_BA_CAM_INIT_REQ(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, BIT(1));\n}\n\nstatic inline void SET_BA_CAM_ENTRY_IDX(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(3, 2));\n}\n\nstatic inline void SET_BA_CAM_TID(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(7, 4));\n}\n\nstatic inline void SET_BA_CAM_MACID(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(15, 8));\n}\n\nstatic inline void SET_BA_CAM_BMAP_SIZE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(19, 16));\n}\n\nstatic inline void SET_BA_CAM_SSN(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(31, 20));\n}\n\nstatic inline void SET_BA_CAM_UID(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c + 1, val, GENMASK(7, 0));\n}\n\nstatic inline void SET_BA_CAM_STD_EN(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c + 1, val, BIT(8));\n}\n\nstatic inline void SET_BA_CAM_BAND(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c + 1, val, BIT(9));\n}\n\nstatic inline void SET_BA_CAM_ENTRY_IDX_V1(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c + 1, val, GENMASK(31, 28));\n}\n\nstatic inline void SET_LPS_PARM_MACID(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(7, 0));\n}\n\nstatic inline void SET_LPS_PARM_PSMODE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(15, 8));\n}\n\nstatic inline void SET_LPS_PARM_RLBM(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(19, 16));\n}\n\nstatic inline void SET_LPS_PARM_SMARTPS(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(23, 20));\n}\n\nstatic inline void SET_LPS_PARM_AWAKEINTERVAL(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(31, 24));\n}\n\nstatic inline void SET_LPS_PARM_VOUAPSD(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 1, val, BIT(0));\n}\n\nstatic inline void SET_LPS_PARM_VIUAPSD(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 1, val, BIT(1));\n}\n\nstatic inline void SET_LPS_PARM_BEUAPSD(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 1, val, BIT(2));\n}\n\nstatic inline void SET_LPS_PARM_BKUAPSD(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 1, val, BIT(3));\n}\n\nstatic inline void SET_LPS_PARM_LASTRPWM(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 1, val, GENMASK(15, 8));\n}\n\nstatic inline void RTW89_SET_FWCMD_CPU_EXCEPTION_TYPE(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_PKT_DROP_SEL(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_PKT_DROP_MACID(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(15, 8));\n}\n\nstatic inline void RTW89_SET_FWCMD_PKT_DROP_BAND(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(23, 16));\n}\n\nstatic inline void RTW89_SET_FWCMD_PKT_DROP_PORT(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(31, 24));\n}\n\nstatic inline void RTW89_SET_FWCMD_PKT_DROP_MBSSID(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 1, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_PKT_DROP_ROLE_A_INFO_TF_TRS(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 1, val, GENMASK(15, 8));\n}\n\nstatic inline void RTW89_SET_FWCMD_PKT_DROP_MACID_BAND_SEL_0(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 2, val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_PKT_DROP_MACID_BAND_SEL_1(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 3, val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_PKT_DROP_MACID_BAND_SEL_2(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 4, val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_PKT_DROP_MACID_BAND_SEL_3(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 5, val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_KEEP_ALIVE_ENABLE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(1, 0));\n}\n\nstatic inline void RTW89_SET_KEEP_ALIVE_PKT_NULL_ID(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(15, 8));\n}\n\nstatic inline void RTW89_SET_KEEP_ALIVE_PERIOD(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(24, 16));\n}\n\nstatic inline void RTW89_SET_KEEP_ALIVE_MACID(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(31, 24));\n}\n\nstatic inline void RTW89_SET_DISCONNECT_DETECT_ENABLE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, BIT(0));\n}\n\nstatic inline void RTW89_SET_DISCONNECT_DETECT_TRYOK_BCNFAIL_COUNT_EN(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, BIT(1));\n}\n\nstatic inline void RTW89_SET_DISCONNECT_DETECT_DISCONNECT(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, BIT(2));\n}\n\nstatic inline void RTW89_SET_DISCONNECT_DETECT_MAC_ID(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(15, 8));\n}\n\nstatic inline void RTW89_SET_DISCONNECT_DETECT_CHECK_PERIOD(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(23, 16));\n}\n\nstatic inline void RTW89_SET_DISCONNECT_DETECT_TRY_PKT_COUNT(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(31, 24));\n}\n\nstatic inline void RTW89_SET_DISCONNECT_DETECT_TRYOK_BCNFAIL_COUNT_LIMIT(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 1, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_WOW_GLOBAL_ENABLE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, BIT(0));\n}\n\nstatic inline void RTW89_SET_WOW_GLOBAL_DROP_ALL_PKT(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, BIT(1));\n}\n\nstatic inline void RTW89_SET_WOW_GLOBAL_RX_PARSE_AFTER_WAKE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, BIT(2));\n}\n\nstatic inline void RTW89_SET_WOW_GLOBAL_WAKE_BAR_PULLED(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, BIT(3));\n}\n\nstatic inline void RTW89_SET_WOW_GLOBAL_MAC_ID(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(15, 8));\n}\n\nstatic inline void RTW89_SET_WOW_GLOBAL_PAIRWISE_SEC_ALGO(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(23, 16));\n}\n\nstatic inline void RTW89_SET_WOW_GLOBAL_GROUP_SEC_ALGO(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(31, 24));\n}\n\nstatic inline void RTW89_SET_WOW_GLOBAL_REMOTECTRL_INFO_CONTENT(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(h2c) + 1, val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_WOW_WAKEUP_CTRL_PATTERN_MATCH_ENABLE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, BIT(0));\n}\n\nstatic inline void RTW89_SET_WOW_WAKEUP_CTRL_MAGIC_ENABLE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, BIT(1));\n}\n\nstatic inline void RTW89_SET_WOW_WAKEUP_CTRL_HW_UNICAST_ENABLE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, BIT(2));\n}\n\nstatic inline void RTW89_SET_WOW_WAKEUP_CTRL_FW_UNICAST_ENABLE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, BIT(3));\n}\n\nstatic inline void RTW89_SET_WOW_WAKEUP_CTRL_DEAUTH_ENABLE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, BIT(4));\n}\n\nstatic inline void RTW89_SET_WOW_WAKEUP_CTRL_REKEYP_ENABLE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, BIT(5));\n}\n\nstatic inline void RTW89_SET_WOW_WAKEUP_CTRL_EAP_ENABLE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, BIT(6));\n}\n\nstatic inline void RTW89_SET_WOW_WAKEUP_CTRL_ALL_DATA_ENABLE(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, BIT(7));\n}\n\nstatic inline void RTW89_SET_WOW_WAKEUP_CTRL_MAC_ID(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(31, 24));\n}\n\nstatic inline void RTW89_SET_WOW_CAM_UPD_R_W(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, BIT(0));\n}\n\nstatic inline void RTW89_SET_WOW_CAM_UPD_IDX(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c, val, GENMASK(7, 1));\n}\n\nstatic inline void RTW89_SET_WOW_CAM_UPD_WKFM1(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c + 1, val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_WOW_CAM_UPD_WKFM2(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c + 2, val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_WOW_CAM_UPD_WKFM3(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c + 3, val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_WOW_CAM_UPD_WKFM4(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c + 4, val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_WOW_CAM_UPD_CRC(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c + 5, val, GENMASK(15, 0));\n}\n\nstatic inline void RTW89_SET_WOW_CAM_UPD_NEGATIVE_PATTERN_MATCH(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c + 5, val, BIT(22));\n}\n\nstatic inline void RTW89_SET_WOW_CAM_UPD_SKIP_MAC_HDR(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c + 5, val, BIT(23));\n}\n\nstatic inline void RTW89_SET_WOW_CAM_UPD_UC(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c + 5, val, BIT(24));\n}\n\nstatic inline void RTW89_SET_WOW_CAM_UPD_MC(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c + 5, val, BIT(25));\n}\n\nstatic inline void RTW89_SET_WOW_CAM_UPD_BC(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c + 5, val, BIT(26));\n}\n\nstatic inline void RTW89_SET_WOW_CAM_UPD_VALID(void *h2c, u32 val)\n{\n\tle32p_replace_bits((__le32 *)h2c + 5, val, BIT(31));\n}\n\nenum rtw89_btc_btf_h2c_class {\n\tBTFC_SET = 0x10,\n\tBTFC_GET = 0x11,\n\tBTFC_FW_EVENT = 0x12,\n};\n\nenum rtw89_btc_btf_set {\n\tSET_REPORT_EN = 0x0,\n\tSET_SLOT_TABLE,\n\tSET_MREG_TABLE,\n\tSET_CX_POLICY,\n\tSET_GPIO_DBG,\n\tSET_DRV_INFO,\n\tSET_DRV_EVENT,\n\tSET_BT_WREG_ADDR,\n\tSET_BT_WREG_VAL,\n\tSET_BT_RREG_ADDR,\n\tSET_BT_WL_CH_INFO,\n\tSET_BT_INFO_REPORT,\n\tSET_BT_IGNORE_WLAN_ACT,\n\tSET_BT_TX_PWR,\n\tSET_BT_LNA_CONSTRAIN,\n\tSET_BT_GOLDEN_RX_RANGE,\n\tSET_BT_PSD_REPORT,\n\tSET_H2C_TEST,\n\tSET_MAX1,\n};\n\nenum rtw89_btc_cxdrvinfo {\n\tCXDRVINFO_INIT = 0,\n\tCXDRVINFO_ROLE,\n\tCXDRVINFO_DBCC,\n\tCXDRVINFO_SMAP,\n\tCXDRVINFO_RFK,\n\tCXDRVINFO_RUN,\n\tCXDRVINFO_CTRL,\n\tCXDRVINFO_SCAN,\n\tCXDRVINFO_TRX,   \n\tCXDRVINFO_MAX,\n};\n\nenum rtw89_scan_mode {\n\tRTW89_SCAN_IMMEDIATE,\n};\n\nenum rtw89_scan_type {\n\tRTW89_SCAN_ONCE,\n};\n\nstatic inline void RTW89_SET_FWCMD_CXHDR_TYPE(void *cmd, u8 val)\n{\n\tu8p_replace_bits((u8 *)(cmd) + 0, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXHDR_LEN(void *cmd, u8 val)\n{\n\tu8p_replace_bits((u8 *)(cmd) + 1, val, GENMASK(7, 0));\n}\n\nstruct rtw89_h2c_cxhdr {\n\tu8 type;\n\tu8 len;\n} __packed;\n\n#define H2C_LEN_CXDRVHDR sizeof(struct rtw89_h2c_cxhdr)\n\nstruct rtw89_h2c_cxinit {\n\tstruct rtw89_h2c_cxhdr hdr;\n\tu8 ant_type;\n\tu8 ant_num;\n\tu8 ant_iso;\n\tu8 ant_info;\n\tu8 mod_rfe;\n\tu8 mod_cv;\n\tu8 mod_info;\n\tu8 mod_adie_kt;\n\tu8 wl_gch;\n\tu8 info;\n\tu8 rsvd;\n\tu8 rsvd1;\n} __packed;\n\n#define RTW89_H2C_CXINIT_ANT_INFO_POS BIT(0)\n#define RTW89_H2C_CXINIT_ANT_INFO_DIVERSITY BIT(1)\n#define RTW89_H2C_CXINIT_ANT_INFO_BTG_POS GENMASK(3, 2)\n#define RTW89_H2C_CXINIT_ANT_INFO_STREAM_CNT GENMASK(7, 4)\n\n#define RTW89_H2C_CXINIT_MOD_INFO_BT_SOLO BIT(0)\n#define RTW89_H2C_CXINIT_MOD_INFO_BT_POS BIT(1)\n#define RTW89_H2C_CXINIT_MOD_INFO_SW_TYPE BIT(2)\n#define RTW89_H2C_CXINIT_MOD_INFO_WA_TYPE GENMASK(5, 3)\n\n#define RTW89_H2C_CXINIT_INFO_WL_ONLY BIT(0)\n#define RTW89_H2C_CXINIT_INFO_WL_INITOK BIT(1)\n#define RTW89_H2C_CXINIT_INFO_DBCC_EN BIT(2)\n#define RTW89_H2C_CXINIT_INFO_CX_OTHER BIT(3)\n#define RTW89_H2C_CXINIT_INFO_BT_ONLY BIT(4)\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_CONNECT_CNT(void *cmd, u8 val)\n{\n\tu8p_replace_bits((u8 *)(cmd) + 2, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_LINK_MODE(void *cmd, u8 val)\n{\n\tu8p_replace_bits((u8 *)(cmd) + 3, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ROLE_NONE(void *cmd, u16 val)\n{\n\tle16p_replace_bits((__le16 *)((u8 *)(cmd) + 4), val, BIT(0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ROLE_STA(void *cmd, u16 val)\n{\n\tle16p_replace_bits((__le16 *)((u8 *)(cmd) + 4), val, BIT(1));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ROLE_AP(void *cmd, u16 val)\n{\n\tle16p_replace_bits((__le16 *)((u8 *)(cmd) + 4), val, BIT(2));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ROLE_VAP(void *cmd, u16 val)\n{\n\tle16p_replace_bits((__le16 *)((u8 *)(cmd) + 4), val, BIT(3));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ROLE_ADHOC(void *cmd, u16 val)\n{\n\tle16p_replace_bits((__le16 *)((u8 *)(cmd) + 4), val, BIT(4));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ROLE_ADHOC_MASTER(void *cmd, u16 val)\n{\n\tle16p_replace_bits((__le16 *)((u8 *)(cmd) + 4), val, BIT(5));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ROLE_MESH(void *cmd, u16 val)\n{\n\tle16p_replace_bits((__le16 *)((u8 *)(cmd) + 4), val, BIT(6));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ROLE_MONITOR(void *cmd, u16 val)\n{\n\tle16p_replace_bits((__le16 *)((u8 *)(cmd) + 4), val, BIT(7));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ROLE_P2P_DEV(void *cmd, u16 val)\n{\n\tle16p_replace_bits((__le16 *)((u8 *)(cmd) + 4), val, BIT(8));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ROLE_P2P_GC(void *cmd, u16 val)\n{\n\tle16p_replace_bits((__le16 *)((u8 *)(cmd) + 4), val, BIT(9));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ROLE_P2P_GO(void *cmd, u16 val)\n{\n\tle16p_replace_bits((__le16 *)((u8 *)(cmd) + 4), val, BIT(10));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ROLE_NAN(void *cmd, u16 val)\n{\n\tle16p_replace_bits((__le16 *)((u8 *)(cmd) + 4), val, BIT(11));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_CONNECTED(void *cmd, u8 val, int n, u8 offset)\n{\n\tu8p_replace_bits((u8 *)cmd + (6 + (12 + offset) * n), val, BIT(0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_PID(void *cmd, u8 val, int n, u8 offset)\n{\n\tu8p_replace_bits((u8 *)cmd + (6 + (12 + offset) * n), val, GENMASK(3, 1));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_PHY(void *cmd, u8 val, int n, u8 offset)\n{\n\tu8p_replace_bits((u8 *)cmd + (6 + (12 + offset) * n), val, BIT(4));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_NOA(void *cmd, u8 val, int n, u8 offset)\n{\n\tu8p_replace_bits((u8 *)cmd + (6 + (12 + offset) * n), val, BIT(5));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_BAND(void *cmd, u8 val, int n, u8 offset)\n{\n\tu8p_replace_bits((u8 *)cmd + (6 + (12 + offset) * n), val, GENMASK(7, 6));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_CLIENT_PS(void *cmd, u8 val, int n, u8 offset)\n{\n\tu8p_replace_bits((u8 *)cmd + (7 + (12 + offset) * n), val, BIT(0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_BW(void *cmd, u8 val, int n, u8 offset)\n{\n\tu8p_replace_bits((u8 *)cmd + (7 + (12 + offset) * n), val, GENMASK(7, 1));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_ROLE(void *cmd, u8 val, int n, u8 offset)\n{\n\tu8p_replace_bits((u8 *)cmd + (8 + (12 + offset) * n), val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_CH(void *cmd, u8 val, int n, u8 offset)\n{\n\tu8p_replace_bits((u8 *)cmd + (9 + (12 + offset) * n), val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_TX_LVL(void *cmd, u16 val, int n, u8 offset)\n{\n\tle16p_replace_bits((__le16 *)((u8 *)cmd + (10 + (12 + offset) * n)), val, GENMASK(15, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_RX_LVL(void *cmd, u16 val, int n, u8 offset)\n{\n\tle16p_replace_bits((__le16 *)((u8 *)cmd + (12 + (12 + offset) * n)), val, GENMASK(15, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_TX_RATE(void *cmd, u16 val, int n, u8 offset)\n{\n\tle16p_replace_bits((__le16 *)((u8 *)cmd + (14 + (12 + offset) * n)), val, GENMASK(15, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_RX_RATE(void *cmd, u16 val, int n, u8 offset)\n{\n\tle16p_replace_bits((__le16 *)((u8 *)cmd + (16 + (12 + offset) * n)), val, GENMASK(15, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_NOA_DUR(void *cmd, u32 val, int n, u8 offset)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)cmd + (20 + (12 + offset) * n)), val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_CONNECTED_V2(void *cmd, u8 val, int n, u8 offset)\n{\n\tu8p_replace_bits((u8 *)cmd + (6 + (12 + offset) * n), val, BIT(0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_PID_V2(void *cmd, u8 val, int n, u8 offset)\n{\n\tu8p_replace_bits((u8 *)cmd + (6 + (12 + offset) * n), val, GENMASK(3, 1));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_PHY_V2(void *cmd, u8 val, int n, u8 offset)\n{\n\tu8p_replace_bits((u8 *)cmd + (6 + (12 + offset) * n), val, BIT(4));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_NOA_V2(void *cmd, u8 val, int n, u8 offset)\n{\n\tu8p_replace_bits((u8 *)cmd + (6 + (12 + offset) * n), val, BIT(5));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_BAND_V2(void *cmd, u8 val, int n, u8 offset)\n{\n\tu8p_replace_bits((u8 *)cmd + (6 + (12 + offset) * n), val, GENMASK(7, 6));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_CLIENT_PS_V2(void *cmd, u8 val, int n, u8 offset)\n{\n\tu8p_replace_bits((u8 *)cmd + (7 + (12 + offset) * n), val, BIT(0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_BW_V2(void *cmd, u8 val, int n, u8 offset)\n{\n\tu8p_replace_bits((u8 *)cmd + (7 + (12 + offset) * n), val, GENMASK(7, 1));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_ROLE_V2(void *cmd, u8 val, int n, u8 offset)\n{\n\tu8p_replace_bits((u8 *)cmd + (8 + (12 + offset) * n), val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_CH_V2(void *cmd, u8 val, int n, u8 offset)\n{\n\tu8p_replace_bits((u8 *)cmd + (9 + (12 + offset) * n), val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_ACT_NOA_DUR_V2(void *cmd, u32 val, int n, u8 offset)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)cmd + (10 + (12 + offset) * n)), val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_MROLE_TYPE(void *cmd, u32 val, u8 offset)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)cmd + offset), val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_MROLE_NOA(void *cmd, u32 val, u8 offset)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)cmd + offset + 4), val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_DBCC_EN(void *cmd, u32 val, u8 offset)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)cmd + offset + 8), val, BIT(0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_DBCC_CHG(void *cmd, u32 val, u8 offset)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)cmd + offset + 8), val, BIT(1));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_DBCC_2G_PHY(void *cmd, u32 val, u8 offset)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)cmd + offset + 8), val, GENMASK(3, 2));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXROLE_LINK_MODE_CHG(void *cmd, u32 val, u8 offset)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)cmd + offset + 8), val, BIT(4));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXCTRL_MANUAL(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 2), val, BIT(0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXCTRL_IGNORE_BT(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 2), val, BIT(1));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXCTRL_ALWAYS_FREERUN(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 2), val, BIT(2));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXCTRL_TRACE_STEP(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 2), val, GENMASK(18, 3));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXTRX_TXLV(void *cmd, u8 val)\n{\n\tu8p_replace_bits((u8 *)cmd + 2, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXTRX_RXLV(void *cmd, u8 val)\n{\n\tu8p_replace_bits((u8 *)cmd + 3, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXTRX_WLRSSI(void *cmd, u8 val)\n{\n\tu8p_replace_bits((u8 *)cmd + 4, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXTRX_BTRSSI(void *cmd, u8 val)\n{\n\tu8p_replace_bits((u8 *)cmd + 5, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXTRX_TXPWR(void *cmd, s8 val)\n{\n\tu8p_replace_bits((u8 *)cmd + 6, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXTRX_RXGAIN(void *cmd, s8 val)\n{\n\tu8p_replace_bits((u8 *)cmd + 7, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXTRX_BTTXPWR(void *cmd, s8 val)\n{\n\tu8p_replace_bits((u8 *)cmd + 8, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXTRX_BTRXGAIN(void *cmd, s8 val)\n{\n\tu8p_replace_bits((u8 *)cmd + 9, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXTRX_CN(void *cmd, u8 val)\n{\n\tu8p_replace_bits((u8 *)cmd + 10, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXTRX_NHM(void *cmd, s8 val)\n{\n\tu8p_replace_bits((u8 *)cmd + 11, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXTRX_BTPROFILE(void *cmd, u8 val)\n{\n\tu8p_replace_bits((u8 *)cmd + 12, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXTRX_RSVD2(void *cmd, u8 val)\n{\n\tu8p_replace_bits((u8 *)cmd + 13, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXTRX_TXRATE(void *cmd, u16 val)\n{\n\tle16p_replace_bits((__le16 *)((u8 *)cmd + 14), val, GENMASK(15, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXTRX_RXRATE(void *cmd, u16 val)\n{\n\tle16p_replace_bits((__le16 *)((u8 *)cmd + 16), val, GENMASK(15, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXTRX_TXTP(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)cmd + 18), val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXTRX_RXTP(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)cmd + 22), val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXTRX_RXERRRA(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)cmd + 26), val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXRFK_STATE(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 2), val, GENMASK(1, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXRFK_PATH_MAP(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 2), val, GENMASK(5, 2));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXRFK_PHY_MAP(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 2), val, GENMASK(7, 6));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXRFK_BAND(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 2), val, GENMASK(9, 8));\n}\n\nstatic inline void RTW89_SET_FWCMD_CXRFK_TYPE(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 2), val, GENMASK(17, 10));\n}\n\nstatic inline void RTW89_SET_FWCMD_PACKET_OFLD_PKT_IDX(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd)), val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_PACKET_OFLD_PKT_OP(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd)), val, GENMASK(10, 8));\n}\n\nstatic inline void RTW89_SET_FWCMD_PACKET_OFLD_PKT_LENGTH(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd)), val, GENMASK(31, 16));\n}\n\nstatic inline void RTW89_SET_FWCMD_SCANOFLD_CH_NUM(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd)), val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_SCANOFLD_CH_SIZE(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd)), val, GENMASK(15, 8));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_PERIOD(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd)), val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_DWELL(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd)), val, GENMASK(15, 8));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_CENTER_CH(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd)), val, GENMASK(23, 16));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_PRI_CH(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd)), val, GENMASK(31, 24));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_BW(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 4), val, GENMASK(2, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_ACTION(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 4), val, GENMASK(7, 3));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_NUM_PKT(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 4), val, GENMASK(11, 8));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_TX(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 4), val, BIT(12));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_PAUSE_DATA(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 4), val, BIT(13));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_BAND(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 4), val, GENMASK(15, 14));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_PKT_ID(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 4), val, GENMASK(23, 16));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_DFS(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 4), val, BIT(24));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_TX_NULL(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 4), val, BIT(25));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_RANDOM(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 4), val, BIT(26));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_CFG_TX(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 4), val, BIT(27));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_PKT0(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 8), val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_PKT1(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 8), val, GENMASK(15, 8));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_PKT2(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 8), val, GENMASK(23, 16));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_PKT3(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 8), val, GENMASK(31, 24));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_PKT4(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 12), val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_PKT5(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 12), val, GENMASK(15, 8));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_PKT6(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 12), val, GENMASK(23, 16));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_PKT7(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 12), val, GENMASK(31, 24));\n}\n\nstatic inline void RTW89_SET_FWCMD_CHINFO_POWER_IDX(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)((u8 *)(cmd) + 16), val, GENMASK(15, 0));\n}\n\nstruct rtw89_h2c_scanofld {\n\t__le32 w0;\n\t__le32 w1;\n\t__le32 w2;\n\t__le32 tsf_high;\n\t__le32 tsf_low;\n\t__le32 w5;\n\t__le32 w6;\n} __packed;\n\n#define RTW89_H2C_SCANOFLD_W0_MACID GENMASK(7, 0)\n#define RTW89_H2C_SCANOFLD_W0_NORM_CY GENMASK(15, 8)\n#define RTW89_H2C_SCANOFLD_W0_PORT_ID GENMASK(18, 16)\n#define RTW89_H2C_SCANOFLD_W0_BAND BIT(19)\n#define RTW89_H2C_SCANOFLD_W0_OPERATION GENMASK(21, 20)\n#define RTW89_H2C_SCANOFLD_W0_TARGET_CH_BAND GENMASK(23, 22)\n#define RTW89_H2C_SCANOFLD_W1_NOTIFY_END BIT(0)\n#define RTW89_H2C_SCANOFLD_W1_TARGET_CH_MODE BIT(1)\n#define RTW89_H2C_SCANOFLD_W1_START_MODE BIT(2)\n#define RTW89_H2C_SCANOFLD_W1_SCAN_TYPE GENMASK(4, 3)\n#define RTW89_H2C_SCANOFLD_W1_TARGET_CH_BW GENMASK(7, 5)\n#define RTW89_H2C_SCANOFLD_W1_TARGET_PRI_CH GENMASK(15, 8)\n#define RTW89_H2C_SCANOFLD_W1_TARGET_CENTRAL_CH GENMASK(23, 16)\n#define RTW89_H2C_SCANOFLD_W1_PROBE_REQ_PKT_ID GENMASK(31, 24)\n#define RTW89_H2C_SCANOFLD_W2_NORM_PD GENMASK(15, 0)\n#define RTW89_H2C_SCANOFLD_W2_SLOW_PD GENMASK(23, 16)\n\nstatic inline void RTW89_SET_FWCMD_P2P_MACID(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_P2P_P2PID(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(11, 8));\n}\n\nstatic inline void RTW89_SET_FWCMD_P2P_NOAID(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(15, 12));\n}\n\nstatic inline void RTW89_SET_FWCMD_P2P_ACT(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(19, 16));\n}\n\nstatic inline void RTW89_SET_FWCMD_P2P_TYPE(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, BIT(20));\n}\n\nstatic inline void RTW89_SET_FWCMD_P2P_ALL_SLEP(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, BIT(21));\n}\n\nstatic inline void RTW89_SET_FWCMD_NOA_START_TIME(void *cmd, __le32 val)\n{\n\t*((__le32 *)cmd + 1) = val;\n}\n\nstatic inline void RTW89_SET_FWCMD_NOA_INTERVAL(void *cmd, __le32 val)\n{\n\t*((__le32 *)cmd + 2) = val;\n}\n\nstatic inline void RTW89_SET_FWCMD_NOA_DURATION(void *cmd, __le32 val)\n{\n\t*((__le32 *)cmd + 3) = val;\n}\n\nstatic inline void RTW89_SET_FWCMD_NOA_COUNT(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)(cmd) + 4, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_NOA_CTWINDOW(void *cmd, u32 val)\n{\n\tu8 ctwnd;\n\n\tif (!(val & IEEE80211_P2P_OPPPS_ENABLE_BIT))\n\t\treturn;\n\tctwnd = FIELD_GET(IEEE80211_P2P_OPPPS_CTWINDOW_MASK, val);\n\tle32p_replace_bits((__le32 *)(cmd) + 4, ctwnd, GENMASK(23, 8));\n}\n\nstatic inline void RTW89_SET_FWCMD_TSF32_TOGL_BAND(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, BIT(0));\n}\n\nstatic inline void RTW89_SET_FWCMD_TSF32_TOGL_EN(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, BIT(1));\n}\n\nstatic inline void RTW89_SET_FWCMD_TSF32_TOGL_PORT(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(4, 2));\n}\n\nstatic inline void RTW89_SET_FWCMD_TSF32_TOGL_EARLY(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(31, 16));\n}\n\nenum rtw89_fw_mcc_c2h_rpt_cfg {\n\tRTW89_FW_MCC_C2H_RPT_OFF\t= 0,\n\tRTW89_FW_MCC_C2H_RPT_FAIL_ONLY\t= 1,\n\tRTW89_FW_MCC_C2H_RPT_ALL\t= 2,\n};\n\nstruct rtw89_fw_mcc_add_req {\n\tu8 macid;\n\tu8 central_ch_seg0;\n\tu8 central_ch_seg1;\n\tu8 primary_ch;\n\tenum rtw89_bandwidth bandwidth: 4;\n\tu32 group: 2;\n\tu32 c2h_rpt: 2;\n\tu32 dis_tx_null: 1;\n\tu32 dis_sw_retry: 1;\n\tu32 in_curr_ch: 1;\n\tu32 sw_retry_count: 3;\n\tu32 tx_null_early: 4;\n\tu32 btc_in_2g: 1;\n\tu32 pta_en: 1;\n\tu32 rfk_by_pass: 1;\n\tu32 ch_band_type: 2;\n\tu32 rsvd0: 9;\n\tu32 duration;\n\tu8 courtesy_en;\n\tu8 courtesy_num;\n\tu8 courtesy_target;\n\tu8 rsvd1;\n};\n\nstatic inline void RTW89_SET_FWCMD_ADD_MCC_MACID(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_ADD_MCC_CENTRAL_CH_SEG0(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(15, 8));\n}\n\nstatic inline void RTW89_SET_FWCMD_ADD_MCC_CENTRAL_CH_SEG1(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(23, 16));\n}\n\nstatic inline void RTW89_SET_FWCMD_ADD_MCC_PRIMARY_CH(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(31, 24));\n}\n\nstatic inline void RTW89_SET_FWCMD_ADD_MCC_BANDWIDTH(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 1, val, GENMASK(3, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_ADD_MCC_GROUP(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 1, val, GENMASK(5, 4));\n}\n\nstatic inline void RTW89_SET_FWCMD_ADD_MCC_C2H_RPT(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 1, val, GENMASK(7, 6));\n}\n\nstatic inline void RTW89_SET_FWCMD_ADD_MCC_DIS_TX_NULL(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 1, val, BIT(8));\n}\n\nstatic inline void RTW89_SET_FWCMD_ADD_MCC_DIS_SW_RETRY(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 1, val, BIT(9));\n}\n\nstatic inline void RTW89_SET_FWCMD_ADD_MCC_IN_CURR_CH(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 1, val, BIT(10));\n}\n\nstatic inline void RTW89_SET_FWCMD_ADD_MCC_SW_RETRY_COUNT(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 1, val, GENMASK(13, 11));\n}\n\nstatic inline void RTW89_SET_FWCMD_ADD_MCC_TX_NULL_EARLY(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 1, val, GENMASK(17, 14));\n}\n\nstatic inline void RTW89_SET_FWCMD_ADD_MCC_BTC_IN_2G(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 1, val, BIT(18));\n}\n\nstatic inline void RTW89_SET_FWCMD_ADD_MCC_PTA_EN(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 1, val, BIT(19));\n}\n\nstatic inline void RTW89_SET_FWCMD_ADD_MCC_RFK_BY_PASS(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 1, val, BIT(20));\n}\n\nstatic inline void RTW89_SET_FWCMD_ADD_MCC_CH_BAND_TYPE(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 1, val, GENMASK(22, 21));\n}\n\nstatic inline void RTW89_SET_FWCMD_ADD_MCC_DURATION(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 2, val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_ADD_MCC_COURTESY_EN(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 3, val, BIT(0));\n}\n\nstatic inline void RTW89_SET_FWCMD_ADD_MCC_COURTESY_NUM(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 3, val, GENMASK(15, 8));\n}\n\nstatic inline void RTW89_SET_FWCMD_ADD_MCC_COURTESY_TARGET(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 3, val, GENMASK(23, 16));\n}\n\nstruct rtw89_fw_mcc_start_req {\n\tu32 group: 2;\n\tu32 btc_in_group: 1;\n\tu32 old_group_action: 2;\n\tu32 old_group: 2;\n\tu32 rsvd0: 9;\n\tu32 notify_cnt: 3;\n\tu32 rsvd1: 2;\n\tu32 notify_rxdbg_en: 1;\n\tu32 rsvd2: 2;\n\tu32 macid: 8;\n\tu32 tsf_low;\n\tu32 tsf_high;\n};\n\nstatic inline void RTW89_SET_FWCMD_START_MCC_GROUP(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(1, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_START_MCC_BTC_IN_GROUP(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, BIT(2));\n}\n\nstatic inline void RTW89_SET_FWCMD_START_MCC_OLD_GROUP_ACTION(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(4, 3));\n}\n\nstatic inline void RTW89_SET_FWCMD_START_MCC_OLD_GROUP(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(6, 5));\n}\n\nstatic inline void RTW89_SET_FWCMD_START_MCC_NOTIFY_CNT(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(18, 16));\n}\n\nstatic inline void RTW89_SET_FWCMD_START_MCC_NOTIFY_RXDBG_EN(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, BIT(21));\n}\n\nstatic inline void RTW89_SET_FWCMD_START_MCC_MACID(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(31, 24));\n}\n\nstatic inline void RTW89_SET_FWCMD_START_MCC_TSF_LOW(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 1, val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_START_MCC_TSF_HIGH(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 2, val, GENMASK(31, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_STOP_MCC_MACID(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(7, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_STOP_MCC_GROUP(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(9, 8));\n}\n\nstatic inline void RTW89_SET_FWCMD_STOP_MCC_PREV_GROUPS(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, BIT(10));\n}\n\nstatic inline void RTW89_SET_FWCMD_DEL_MCC_GROUP_GROUP(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(1, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_DEL_MCC_GROUP_PREV_GROUPS(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, BIT(2));\n}\n\nstatic inline void RTW89_SET_FWCMD_RESET_MCC_GROUP_GROUP(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(1, 0));\n}\n\nstruct rtw89_fw_mcc_tsf_req {\n\tu8 group: 2;\n\tu8 rsvd0: 6;\n\tu8 macid_x;\n\tu8 macid_y;\n\tu8 rsvd1;\n};\n\nstatic inline void RTW89_SET_FWCMD_MCC_REQ_TSF_GROUP(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(1, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_MCC_REQ_TSF_MACID_X(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(15, 8));\n}\n\nstatic inline void RTW89_SET_FWCMD_MCC_REQ_TSF_MACID_Y(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(23, 16));\n}\n\nstatic inline void RTW89_SET_FWCMD_MCC_MACID_BITMAP_GROUP(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(1, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_MCC_MACID_BITMAP_MACID(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(15, 8));\n}\n\nstatic inline void RTW89_SET_FWCMD_MCC_MACID_BITMAP_BITMAP_LENGTH(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(23, 16));\n}\n\nstatic inline void RTW89_SET_FWCMD_MCC_MACID_BITMAP_BITMAP(void *cmd,\n\t\t\t\t\t\t\t   u8 *bitmap, u8 len)\n{\n\tmemcpy((__le32 *)cmd + 1, bitmap, len);\n}\n\nstatic inline void RTW89_SET_FWCMD_MCC_SYNC_GROUP(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(1, 0));\n}\n\nstatic inline void RTW89_SET_FWCMD_MCC_SYNC_MACID_SOURCE(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(15, 8));\n}\n\nstatic inline void RTW89_SET_FWCMD_MCC_SYNC_MACID_TARGET(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(23, 16));\n}\n\nstatic inline void RTW89_SET_FWCMD_MCC_SYNC_SYNC_OFFSET(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(31, 24));\n}\n\nstruct rtw89_fw_mcc_duration {\n\tu32 group: 2;\n\tu32 btc_in_group: 1;\n\tu32 rsvd0: 5;\n\tu32 start_macid: 8;\n\tu32 macid_x: 8;\n\tu32 macid_y: 8;\n\tu32 start_tsf_low;\n\tu32 start_tsf_high;\n\tu32 duration_x;\n\tu32 duration_y;\n};\n\nstatic inline void RTW89_SET_FWCMD_MCC_SET_DURATION_GROUP(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(1, 0));\n}\n\nstatic\ninline void RTW89_SET_FWCMD_MCC_SET_DURATION_BTC_IN_GROUP(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, BIT(2));\n}\n\nstatic\ninline void RTW89_SET_FWCMD_MCC_SET_DURATION_START_MACID(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(15, 8));\n}\n\nstatic inline void RTW89_SET_FWCMD_MCC_SET_DURATION_MACID_X(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(23, 16));\n}\n\nstatic inline void RTW89_SET_FWCMD_MCC_SET_DURATION_MACID_Y(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd, val, GENMASK(31, 24));\n}\n\nstatic\ninline void RTW89_SET_FWCMD_MCC_SET_DURATION_START_TSF_LOW(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 1, val, GENMASK(31, 0));\n}\n\nstatic\ninline void RTW89_SET_FWCMD_MCC_SET_DURATION_START_TSF_HIGH(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 2, val, GENMASK(31, 0));\n}\n\nstatic\ninline void RTW89_SET_FWCMD_MCC_SET_DURATION_DURATION_X(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 3, val, GENMASK(31, 0));\n}\n\nstatic\ninline void RTW89_SET_FWCMD_MCC_SET_DURATION_DURATION_Y(void *cmd, u32 val)\n{\n\tle32p_replace_bits((__le32 *)cmd + 4, val, GENMASK(31, 0));\n}\n\n#define RTW89_C2H_HEADER_LEN 8\n\nstruct rtw89_c2h_hdr {\n\t__le32 w0;\n\t__le32 w1;\n} __packed;\n\n#define RTW89_C2H_HDR_W0_CATEGORY GENMASK(1, 0)\n#define RTW89_C2H_HDR_W0_CLASS GENMASK(7, 2)\n#define RTW89_C2H_HDR_W0_FUNC GENMASK(15, 8)\n#define RTW89_C2H_HDR_W1_LEN GENMASK(13, 0)\n\nstruct rtw89_fw_c2h_attr {\n\tu8 category;\n\tu8 class;\n\tu8 func;\n\tu16 len;\n};\n\nstatic inline struct rtw89_fw_c2h_attr *RTW89_SKB_C2H_CB(struct sk_buff *skb)\n{\n\tstatic_assert(sizeof(skb->cb) >= sizeof(struct rtw89_fw_c2h_attr));\n\n\treturn (struct rtw89_fw_c2h_attr *)skb->cb;\n}\n\nstruct rtw89_c2h_done_ack {\n\t__le32 w0;\n\t__le32 w1;\n\t__le32 w2;\n} __packed;\n\n#define RTW89_C2H_DONE_ACK_W2_CAT GENMASK(1, 0)\n#define RTW89_C2H_DONE_ACK_W2_CLASS GENMASK(7, 2)\n#define RTW89_C2H_DONE_ACK_W2_FUNC GENMASK(15, 8)\n#define RTW89_C2H_DONE_ACK_W2_H2C_RETURN GENMASK(23, 16)\n#define RTW89_C2H_DONE_ACK_W2_H2C_SEQ GENMASK(31, 24)\n\n#define RTW89_GET_MAC_C2H_REV_ACK_CAT(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 2), GENMASK(1, 0))\n#define RTW89_GET_MAC_C2H_REV_ACK_CLASS(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 2), GENMASK(7, 2))\n#define RTW89_GET_MAC_C2H_REV_ACK_FUNC(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 2), GENMASK(15, 8))\n#define RTW89_GET_MAC_C2H_REV_ACK_H2C_SEQ(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 2), GENMASK(23, 16))\n\nstruct rtw89_fw_c2h_log_fmt {\n\t__le16 signature;\n\tu8 feature;\n\tu8 syntax;\n\t__le32 fmt_id;\n\tu8 file_num;\n\t__le16 line_num;\n\tu8 argc;\n\tunion {\n\t\tDECLARE_FLEX_ARRAY(u8, raw);\n\t\tDECLARE_FLEX_ARRAY(__le32, argv);\n\t} __packed u;\n} __packed;\n\n#define RTW89_C2H_FW_FORMATTED_LOG_MIN_LEN 11\n#define RTW89_C2H_FW_LOG_FEATURE_PARA_INT BIT(2)\n#define RTW89_C2H_FW_LOG_MAX_PARA_NUM 16\n#define RTW89_C2H_FW_LOG_SIGNATURE 0xA5A5\n#define RTW89_C2H_FW_LOG_STR_BUF_SIZE 512\n\nstruct rtw89_c2h_mac_bcnfltr_rpt {\n\t__le32 w0;\n\t__le32 w1;\n\t__le32 w2;\n} __packed;\n\n#define RTW89_C2H_MAC_BCNFLTR_RPT_W2_MACID GENMASK(7, 0)\n#define RTW89_C2H_MAC_BCNFLTR_RPT_W2_TYPE GENMASK(9, 8)\n#define RTW89_C2H_MAC_BCNFLTR_RPT_W2_EVENT GENMASK(11, 10)\n#define RTW89_C2H_MAC_BCNFLTR_RPT_W2_MA GENMASK(23, 16)\n\nstruct rtw89_c2h_ra_rpt {\n\tstruct rtw89_c2h_hdr hdr;\n\t__le32 w2;\n\t__le32 w3;\n} __packed;\n\n#define RTW89_C2H_RA_RPT_W2_MACID GENMASK(15, 0)\n#define RTW89_C2H_RA_RPT_W2_RETRY_RATIO GENMASK(23, 16)\n#define RTW89_C2H_RA_RPT_W2_MCSNSS_B7 BIT(31)\n#define RTW89_C2H_RA_RPT_W3_MCSNSS GENMASK(6, 0)\n#define RTW89_C2H_RA_RPT_W3_MD_SEL GENMASK(9, 8)\n#define RTW89_C2H_RA_RPT_W3_GILTF GENMASK(12, 10)\n#define RTW89_C2H_RA_RPT_W3_BW GENMASK(14, 13)\n#define RTW89_C2H_RA_RPT_W3_MD_SEL_B2 BIT(15)\n#define RTW89_C2H_RA_RPT_W3_BW_B2 BIT(16)\n\n \n#define RTW89_RA_RATE_MASK_NSS GENMASK(6, 4)\n#define RTW89_RA_RATE_MASK_MCS GENMASK(3, 0)\n#define RTW89_RA_RATE_MASK_NSS_V1 GENMASK(7, 5)\n#define RTW89_RA_RATE_MASK_MCS_V1 GENMASK(4, 0)\n#define RTW89_RA_RATE_MASK_HT_MCS GENMASK(4, 0)\n#define RTW89_MK_HT_RATE(nss, mcs) (FIELD_PREP(GENMASK(4, 3), nss) | \\\n\t\t\t\t    FIELD_PREP(GENMASK(2, 0), mcs))\n\n#define RTW89_GET_MAC_C2H_PKTOFLD_ID(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 2), GENMASK(7, 0))\n#define RTW89_GET_MAC_C2H_PKTOFLD_OP(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 2), GENMASK(10, 8))\n#define RTW89_GET_MAC_C2H_PKTOFLD_LEN(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 2), GENMASK(31, 16))\n\n#define RTW89_GET_MAC_C2H_SCANOFLD_PRI_CH(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 2), GENMASK(7, 0))\n#define RTW89_GET_MAC_C2H_SCANOFLD_RSP(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 2), GENMASK(19, 16))\n#define RTW89_GET_MAC_C2H_SCANOFLD_STATUS(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 2), GENMASK(23, 20))\n#define RTW89_GET_MAC_C2H_ACTUAL_PERIOD(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 2), GENMASK(31, 24))\n#define RTW89_GET_MAC_C2H_SCANOFLD_TX_FAIL(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 5), GENMASK(3, 0))\n#define RTW89_GET_MAC_C2H_SCANOFLD_AIR_DENSITY(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 5), GENMASK(7, 4))\n#define RTW89_GET_MAC_C2H_SCANOFLD_BAND(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 5), GENMASK(25, 24))\n\n#define RTW89_GET_MAC_C2H_MCC_RCV_ACK_GROUP(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 2), GENMASK(1, 0))\n#define RTW89_GET_MAC_C2H_MCC_RCV_ACK_H2C_FUNC(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 2), GENMASK(15, 8))\n\n#define RTW89_GET_MAC_C2H_MCC_REQ_ACK_GROUP(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 2), GENMASK(1, 0))\n#define RTW89_GET_MAC_C2H_MCC_REQ_ACK_H2C_RETURN(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 2), GENMASK(7, 2))\n#define RTW89_GET_MAC_C2H_MCC_REQ_ACK_H2C_FUNC(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 2), GENMASK(15, 8))\n\nstruct rtw89_mac_mcc_tsf_rpt {\n\tu32 macid_x;\n\tu32 macid_y;\n\tu32 tsf_x_low;\n\tu32 tsf_x_high;\n\tu32 tsf_y_low;\n\tu32 tsf_y_high;\n};\n\nstatic_assert(sizeof(struct rtw89_mac_mcc_tsf_rpt) <= RTW89_COMPLETION_BUF_SIZE);\n\n#define RTW89_GET_MAC_C2H_MCC_TSF_RPT_MACID_X(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 2), GENMASK(7, 0))\n#define RTW89_GET_MAC_C2H_MCC_TSF_RPT_MACID_Y(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 2), GENMASK(15, 8))\n#define RTW89_GET_MAC_C2H_MCC_TSF_RPT_GROUP(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 2), GENMASK(17, 16))\n#define RTW89_GET_MAC_C2H_MCC_TSF_RPT_TSF_LOW_X(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 3), GENMASK(31, 0))\n#define RTW89_GET_MAC_C2H_MCC_TSF_RPT_TSF_HIGH_X(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 4), GENMASK(31, 0))\n#define RTW89_GET_MAC_C2H_MCC_TSF_RPT_TSF_LOW_Y(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 5), GENMASK(31, 0))\n#define RTW89_GET_MAC_C2H_MCC_TSF_RPT_TSF_HIGH_Y(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 6), GENMASK(31, 0))\n\n#define RTW89_GET_MAC_C2H_MCC_STATUS_RPT_STATUS(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 2), GENMASK(5, 0))\n#define RTW89_GET_MAC_C2H_MCC_STATUS_RPT_GROUP(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 2), GENMASK(7, 6))\n#define RTW89_GET_MAC_C2H_MCC_STATUS_RPT_MACID(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 2), GENMASK(15, 8))\n#define RTW89_GET_MAC_C2H_MCC_STATUS_RPT_TSF_LOW(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 3), GENMASK(31, 0))\n#define RTW89_GET_MAC_C2H_MCC_STATUS_RPT_TSF_HIGH(c2h) \\\n\tle32_get_bits(*((const __le32 *)(c2h) + 4), GENMASK(31, 0))\n\nstruct rtw89_c2h_pkt_ofld_rsp {\n\t__le32 w0;\n\t__le32 w1;\n\t__le32 w2;\n} __packed;\n\n#define RTW89_C2H_PKT_OFLD_RSP_W2_PTK_ID GENMASK(7, 0)\n#define RTW89_C2H_PKT_OFLD_RSP_W2_PTK_OP GENMASK(10, 8)\n#define RTW89_C2H_PKT_OFLD_RSP_W2_PTK_LEN GENMASK(31, 16)\n\nstruct rtw89_h2c_bcnfltr {\n\t__le32 w0;\n} __packed;\n\n#define RTW89_H2C_BCNFLTR_W0_MON_RSSI BIT(0)\n#define RTW89_H2C_BCNFLTR_W0_MON_BCN BIT(1)\n#define RTW89_H2C_BCNFLTR_W0_MON_EN BIT(2)\n#define RTW89_H2C_BCNFLTR_W0_MODE GENMASK(4, 3)\n#define RTW89_H2C_BCNFLTR_W0_BCN_LOSS_CNT GENMASK(11, 8)\n#define RTW89_H2C_BCNFLTR_W0_RSSI_HYST GENMASK(15, 12)\n#define RTW89_H2C_BCNFLTR_W0_RSSI_THRESHOLD GENMASK(23, 16)\n#define RTW89_H2C_BCNFLTR_W0_MAC_ID GENMASK(31, 24)\n\nstruct rtw89_h2c_ofld_rssi {\n\t__le32 w0;\n\t__le32 w1;\n} __packed;\n\n#define RTW89_H2C_OFLD_RSSI_W0_MACID GENMASK(7, 0)\n#define RTW89_H2C_OFLD_RSSI_W0_NUM GENMASK(15, 8)\n#define RTW89_H2C_OFLD_RSSI_W1_VAL GENMASK(7, 0)\n\nstruct rtw89_h2c_ofld {\n\t__le32 w0;\n} __packed;\n\n#define RTW89_H2C_OFLD_W0_MAC_ID GENMASK(7, 0)\n#define RTW89_H2C_OFLD_W0_TX_TP GENMASK(17, 8)\n#define RTW89_H2C_OFLD_W0_RX_TP GENMASK(27, 18)\n\n#define RTW89_MFW_SIG\t0xFF\n\nstruct rtw89_mfw_info {\n\tu8 cv;\n\tu8 type;  \n\tu8 mp;\n\tu8 rsvd;\n\t__le32 shift;\n\t__le32 size;\n\tu8 rsvd2[4];\n} __packed;\n\nstruct rtw89_mfw_hdr {\n\tu8 sig;\t \n\tu8 fw_nr;\n\tu8 rsvd0[2];\n\tstruct {\n\t\tu8 major;\n\t\tu8 minor;\n\t\tu8 sub;\n\t\tu8 idx;\n\t} ver;\n\tu8 rsvd1[8];\n\tstruct rtw89_mfw_info info[];\n} __packed;\n\nstruct rtw89_fw_logsuit_hdr {\n\t__le32 rsvd;\n\t__le32 count;\n\t__le32 ids[];\n} __packed;\n\n#define RTW89_FW_ELEMENT_ALIGN 16\n\nenum rtw89_fw_element_id {\n\tRTW89_FW_ELEMENT_ID_BBMCU0 = 0,\n\tRTW89_FW_ELEMENT_ID_BBMCU1 = 1,\n\tRTW89_FW_ELEMENT_ID_BB_REG = 2,\n\tRTW89_FW_ELEMENT_ID_BB_GAIN = 3,\n\tRTW89_FW_ELEMENT_ID_RADIO_A = 4,\n\tRTW89_FW_ELEMENT_ID_RADIO_B = 5,\n\tRTW89_FW_ELEMENT_ID_RADIO_C = 6,\n\tRTW89_FW_ELEMENT_ID_RADIO_D = 7,\n\tRTW89_FW_ELEMENT_ID_RF_NCTL = 8,\n\n\tRTW89_FW_ELEMENT_ID_NUM,\n};\n\nstruct rtw89_fw_element_hdr {\n\t__le32 id;  \n\t__le32 size;  \n\tu8 ver[4];\n\t__le32 rsvd0;\n\t__le32 rsvd1;\n\t__le32 rsvd2;\n\tunion {\n\t\tstruct {\n\t\t\tu8 priv[8];\n\t\t\tu8 contents[];\n\t\t} __packed common;\n\t\tstruct {\n\t\t\tu8 idx;\n\t\t\tu8 rsvd[7];\n\t\t\tstruct {\n\t\t\t\t__le32 addr;\n\t\t\t\t__le32 data;\n\t\t\t} __packed regs[];\n\t\t} __packed reg2;\n\t} __packed u;\n} __packed;\n\nstruct fwcmd_hdr {\n\t__le32 hdr0;\n\t__le32 hdr1;\n};\n\nunion rtw89_compat_fw_hdr {\n\tstruct rtw89_mfw_hdr mfw_hdr;\n\tstruct rtw89_fw_hdr fw_hdr;\n};\n\nstatic inline u32 rtw89_compat_fw_hdr_ver_code(const void *fw_buf)\n{\n\tconst union rtw89_compat_fw_hdr *compat = (typeof(compat))fw_buf;\n\n\tif (compat->mfw_hdr.sig == RTW89_MFW_SIG)\n\t\treturn RTW89_MFW_HDR_VER_CODE(&compat->mfw_hdr);\n\telse\n\t\treturn RTW89_FW_HDR_VER_CODE(&compat->fw_hdr);\n}\n\nstatic inline void rtw89_fw_get_filename(char *buf, size_t size,\n\t\t\t\t\t const char *fw_basename, int fw_format)\n{\n\tif (fw_format <= 0)\n\t\tsnprintf(buf, size, \"%s.bin\", fw_basename);\n\telse\n\t\tsnprintf(buf, size, \"%s-%d.bin\", fw_basename, fw_format);\n}\n\n#define RTW89_H2C_RF_PAGE_SIZE 500\n#define RTW89_H2C_RF_PAGE_NUM 3\nstruct rtw89_fw_h2c_rf_reg_info {\n\tenum rtw89_rf_path rf_path;\n\t__le32 rtw89_phy_config_rf_h2c[RTW89_H2C_RF_PAGE_NUM][RTW89_H2C_RF_PAGE_SIZE];\n\tu16 curr_idx;\n};\n\n#define H2C_SEC_CAM_LEN\t\t\t24\n\n#define H2C_HEADER_LEN\t\t\t8\n#define H2C_HDR_CAT\t\t\tGENMASK(1, 0)\n#define H2C_HDR_CLASS\t\t\tGENMASK(7, 2)\n#define H2C_HDR_FUNC\t\t\tGENMASK(15, 8)\n#define H2C_HDR_DEL_TYPE\t\tGENMASK(19, 16)\n#define H2C_HDR_H2C_SEQ\t\t\tGENMASK(31, 24)\n#define H2C_HDR_TOTAL_LEN\t\tGENMASK(13, 0)\n#define H2C_HDR_REC_ACK\t\t\tBIT(14)\n#define H2C_HDR_DONE_ACK\t\tBIT(15)\n\n#define FWCMD_TYPE_H2C\t\t\t0\n\n#define H2C_CAT_TEST\t\t0x0\n\n \n#define H2C_CL_FW_STATUS_TEST\t\t0x5\n#define H2C_FUNC_CPU_EXCEPTION\t\t0x1\n\n#define H2C_CAT_MAC\t\t0x1\n\n \n#define H2C_CL_FW_INFO\t\t\t0x0\n#define H2C_FUNC_LOG_CFG\t\t0x0\n#define H2C_FUNC_MAC_GENERAL_PKT\t0x1\n\n \n#define H2C_CL_MAC_WOW\t\t\t0x1\n#define H2C_FUNC_KEEP_ALIVE\t\t0x0\n#define H2C_FUNC_DISCONNECT_DETECT\t0x1\n#define H2C_FUNC_WOW_GLOBAL\t\t0x2\n#define H2C_FUNC_WAKEUP_CTRL\t\t0x8\n#define H2C_FUNC_WOW_CAM_UPD\t\t0xC\n\n \n#define H2C_CL_MAC_PS\t\t\t0x2\n#define H2C_FUNC_MAC_LPS_PARM\t\t0x0\n#define H2C_FUNC_P2P_ACT\t\t0x1\n\n \n#define H2C_CL_MAC_FWDL\t\t0x3\n#define H2C_FUNC_MAC_FWHDR_DL\t\t0x0\n\n \n#define H2C_CL_MAC_FR_EXCHG\t\t0x5\n#define H2C_FUNC_MAC_CCTLINFO_UD\t0x2\n#define H2C_FUNC_MAC_BCN_UPD\t\t0x5\n#define H2C_FUNC_MAC_DCTLINFO_UD_V1\t0x9\n#define H2C_FUNC_MAC_CCTLINFO_UD_V1\t0xa\n\n \n#define H2C_CL_MAC_ADDR_CAM_UPDATE\t0x6\n#define H2C_FUNC_MAC_ADDR_CAM_UPD\t0x0\n\n \n#define H2C_CL_MAC_MEDIA_RPT\t\t0x8\n#define H2C_FUNC_MAC_JOININFO\t\t0x0\n#define H2C_FUNC_MAC_FWROLE_MAINTAIN\t0x4\n\n \n#define H2C_CL_MAC_FW_OFLD\t\t0x9\nenum rtw89_fw_ofld_h2c_func {\n\tH2C_FUNC_PACKET_OFLD\t\t= 0x1,\n\tH2C_FUNC_MAC_MACID_PAUSE\t= 0x8,\n\tH2C_FUNC_USR_EDCA\t\t= 0xF,\n\tH2C_FUNC_TSF32_TOGL\t\t= 0x10,\n\tH2C_FUNC_OFLD_CFG\t\t= 0x14,\n\tH2C_FUNC_ADD_SCANOFLD_CH\t= 0x16,\n\tH2C_FUNC_SCANOFLD\t\t= 0x17,\n\tH2C_FUNC_PKT_DROP\t\t= 0x1b,\n\tH2C_FUNC_CFG_BCNFLTR\t\t= 0x1e,\n\tH2C_FUNC_OFLD_RSSI\t\t= 0x1f,\n\tH2C_FUNC_OFLD_TP\t\t= 0x20,\n\n\tNUM_OF_RTW89_FW_OFLD_H2C_FUNC,\n};\n\n#define RTW89_FW_OFLD_WAIT_COND(tag, func) \\\n\t((tag) * NUM_OF_RTW89_FW_OFLD_H2C_FUNC + (func))\n\n#define RTW89_FW_OFLD_WAIT_COND_PKT_OFLD(pkt_id, pkt_op) \\\n\tRTW89_FW_OFLD_WAIT_COND(RTW89_PKT_OFLD_WAIT_TAG(pkt_id, pkt_op), \\\n\t\t\t\tH2C_FUNC_PACKET_OFLD)\n\n \n#define H2C_CL_MAC_SEC_CAM\t\t0xa\n#define H2C_FUNC_MAC_SEC_UPD\t\t0x1\n\n \n#define H2C_CL_BA_CAM\t\t\t0xc\n#define H2C_FUNC_MAC_BA_CAM\t\t0x0\n\n \n#define H2C_CL_MCC\t\t\t0xe\nenum rtw89_mcc_h2c_func {\n\tH2C_FUNC_ADD_MCC\t\t= 0x0,\n\tH2C_FUNC_START_MCC\t\t= 0x1,\n\tH2C_FUNC_STOP_MCC\t\t= 0x2,\n\tH2C_FUNC_DEL_MCC_GROUP\t\t= 0x3,\n\tH2C_FUNC_RESET_MCC_GROUP\t= 0x4,\n\tH2C_FUNC_MCC_REQ_TSF\t\t= 0x5,\n\tH2C_FUNC_MCC_MACID_BITMAP\t= 0x6,\n\tH2C_FUNC_MCC_SYNC\t\t= 0x7,\n\tH2C_FUNC_MCC_SET_DURATION\t= 0x8,\n\n\tNUM_OF_RTW89_MCC_H2C_FUNC,\n};\n\n#define RTW89_MCC_WAIT_COND(group, func) \\\n\t((group) * NUM_OF_RTW89_MCC_H2C_FUNC + (func))\n\n#define H2C_CAT_OUTSRC\t\t\t0x2\n\n#define H2C_CL_OUTSRC_RA\t\t0x1\n#define H2C_FUNC_OUTSRC_RA_MACIDCFG\t0x0\n\n#define H2C_CL_OUTSRC_RF_REG_A\t\t0x8\n#define H2C_CL_OUTSRC_RF_REG_B\t\t0x9\n#define H2C_CL_OUTSRC_RF_FW_NOTIFY\t0xa\n#define H2C_FUNC_OUTSRC_RF_GET_MCCCH\t0x2\n\nstruct rtw89_fw_h2c_rf_get_mccch {\n\t__le32 ch_0;\n\t__le32 ch_1;\n\t__le32 band_0;\n\t__le32 band_1;\n\t__le32 current_channel;\n\t__le32 current_band_type;\n} __packed;\n\n#define RTW89_FW_RSVD_PLE_SIZE 0x800\n\n#define RTW89_WCPU_BASE_MASK GENMASK(27, 0)\n\n#define RTW89_FW_BACKTRACE_INFO_SIZE 8\n#define RTW89_VALID_FW_BACKTRACE_SIZE(_size) \\\n\t((_size) % RTW89_FW_BACKTRACE_INFO_SIZE == 0)\n\n#define RTW89_FW_BACKTRACE_MAX_SIZE 512  \n#define RTW89_FW_BACKTRACE_KEY 0xBACEBACE\n\nint rtw89_fw_check_rdy(struct rtw89_dev *rtwdev);\nint rtw89_fw_recognize(struct rtw89_dev *rtwdev);\nint rtw89_fw_recognize_elements(struct rtw89_dev *rtwdev);\nconst struct firmware *\nrtw89_early_fw_feature_recognize(struct device *device,\n\t\t\t\t const struct rtw89_chip_info *chip,\n\t\t\t\t struct rtw89_fw_info *early_fw,\n\t\t\t\t int *used_fw_format);\nint rtw89_fw_download(struct rtw89_dev *rtwdev, enum rtw89_fw_type type);\nvoid rtw89_load_firmware_work(struct work_struct *work);\nvoid rtw89_unload_firmware(struct rtw89_dev *rtwdev);\nint rtw89_wait_firmware_completion(struct rtw89_dev *rtwdev);\nint rtw89_fw_log_prepare(struct rtw89_dev *rtwdev);\nvoid rtw89_fw_log_dump(struct rtw89_dev *rtwdev, u8 *buf, u32 len);\nvoid rtw89_h2c_pkt_set_hdr(struct rtw89_dev *rtwdev, struct sk_buff *skb,\n\t\t\t   u8 type, u8 cat, u8 class, u8 func,\n\t\t\t   bool rack, bool dack, u32 len);\nint rtw89_fw_h2c_default_cmac_tbl(struct rtw89_dev *rtwdev,\n\t\t\t\t  struct rtw89_vif *rtwvif);\nint rtw89_fw_h2c_assoc_cmac_tbl(struct rtw89_dev *rtwdev,\n\t\t\t\tstruct ieee80211_vif *vif,\n\t\t\t\tstruct ieee80211_sta *sta);\nint rtw89_fw_h2c_txtime_cmac_tbl(struct rtw89_dev *rtwdev,\n\t\t\t\t struct rtw89_sta *rtwsta);\nint rtw89_fw_h2c_txpath_cmac_tbl(struct rtw89_dev *rtwdev,\n\t\t\t\t struct rtw89_sta *rtwsta);\nint rtw89_fw_h2c_update_beacon(struct rtw89_dev *rtwdev,\n\t\t\t       struct rtw89_vif *rtwvif);\nint rtw89_fw_h2c_cam(struct rtw89_dev *rtwdev, struct rtw89_vif *vif,\n\t\t     struct rtw89_sta *rtwsta, const u8 *scan_mac_addr);\nint rtw89_fw_h2c_dctl_sec_cam_v1(struct rtw89_dev *rtwdev,\n\t\t\t\t struct rtw89_vif *rtwvif,\n\t\t\t\t struct rtw89_sta *rtwsta);\nvoid rtw89_fw_c2h_irqsafe(struct rtw89_dev *rtwdev, struct sk_buff *c2h);\nvoid rtw89_fw_c2h_work(struct work_struct *work);\nint rtw89_fw_h2c_role_maintain(struct rtw89_dev *rtwdev,\n\t\t\t       struct rtw89_vif *rtwvif,\n\t\t\t       struct rtw89_sta *rtwsta,\n\t\t\t       enum rtw89_upd_mode upd_mode);\nint rtw89_fw_h2c_join_info(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif,\n\t\t\t   struct rtw89_sta *rtwsta, bool dis_conn);\nint rtw89_fw_h2c_macid_pause(struct rtw89_dev *rtwdev, u8 sh, u8 grp,\n\t\t\t     bool pause);\nint rtw89_fw_h2c_set_edca(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif,\n\t\t\t  u8 ac, u32 val);\nint rtw89_fw_h2c_set_ofld_cfg(struct rtw89_dev *rtwdev);\nint rtw89_fw_h2c_set_bcn_fltr_cfg(struct rtw89_dev *rtwdev,\n\t\t\t\t  struct ieee80211_vif *vif,\n\t\t\t\t  bool connect);\nint rtw89_fw_h2c_rssi_offload(struct rtw89_dev *rtwdev,\n\t\t\t      struct rtw89_rx_phy_ppdu *phy_ppdu);\nint rtw89_fw_h2c_tp_offload(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif);\nint rtw89_fw_h2c_ra(struct rtw89_dev *rtwdev, struct rtw89_ra_info *ra, bool csi);\nint rtw89_fw_h2c_cxdrv_init(struct rtw89_dev *rtwdev);\nint rtw89_fw_h2c_cxdrv_role(struct rtw89_dev *rtwdev);\nint rtw89_fw_h2c_cxdrv_role_v1(struct rtw89_dev *rtwdev);\nint rtw89_fw_h2c_cxdrv_role_v2(struct rtw89_dev *rtwdev);\nint rtw89_fw_h2c_cxdrv_ctrl(struct rtw89_dev *rtwdev);\nint rtw89_fw_h2c_cxdrv_trx(struct rtw89_dev *rtwdev);\nint rtw89_fw_h2c_cxdrv_rfk(struct rtw89_dev *rtwdev);\nint rtw89_fw_h2c_del_pkt_offload(struct rtw89_dev *rtwdev, u8 id);\nint rtw89_fw_h2c_add_pkt_offload(struct rtw89_dev *rtwdev, u8 *id,\n\t\t\t\t struct sk_buff *skb_ofld);\nint rtw89_fw_h2c_scan_list_offload(struct rtw89_dev *rtwdev, int len,\n\t\t\t\t   struct list_head *chan_list);\nint rtw89_fw_h2c_scan_offload(struct rtw89_dev *rtwdev,\n\t\t\t      struct rtw89_scan_option *opt,\n\t\t\t      struct rtw89_vif *vif);\nint rtw89_fw_h2c_rf_reg(struct rtw89_dev *rtwdev,\n\t\t\tstruct rtw89_fw_h2c_rf_reg_info *info,\n\t\t\tu16 len, u8 page);\nint rtw89_fw_h2c_rf_ntfy_mcc(struct rtw89_dev *rtwdev);\nint rtw89_fw_h2c_raw_with_hdr(struct rtw89_dev *rtwdev,\n\t\t\t      u8 h2c_class, u8 h2c_func, u8 *buf, u16 len,\n\t\t\t      bool rack, bool dack);\nint rtw89_fw_h2c_raw(struct rtw89_dev *rtwdev, const u8 *buf, u16 len);\nvoid rtw89_fw_send_all_early_h2c(struct rtw89_dev *rtwdev);\nvoid rtw89_fw_free_all_early_h2c(struct rtw89_dev *rtwdev);\nint rtw89_fw_h2c_general_pkt(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif,\n\t\t\t     u8 macid);\nvoid rtw89_fw_release_general_pkt_list_vif(struct rtw89_dev *rtwdev,\n\t\t\t\t\t   struct rtw89_vif *rtwvif, bool notify_fw);\nvoid rtw89_fw_release_general_pkt_list(struct rtw89_dev *rtwdev, bool notify_fw);\nint rtw89_fw_h2c_ba_cam(struct rtw89_dev *rtwdev, struct rtw89_sta *rtwsta,\n\t\t\tbool valid, struct ieee80211_ampdu_params *params);\nvoid rtw89_fw_h2c_init_dynamic_ba_cam_v0_ext(struct rtw89_dev *rtwdev);\n\nint rtw89_fw_h2c_lps_parm(struct rtw89_dev *rtwdev,\n\t\t\t  struct rtw89_lps_parm *lps_param);\nstruct sk_buff *rtw89_fw_h2c_alloc_skb_with_hdr(struct rtw89_dev *rtwdev, u32 len);\nstruct sk_buff *rtw89_fw_h2c_alloc_skb_no_hdr(struct rtw89_dev *rtwdev, u32 len);\nint rtw89_fw_msg_reg(struct rtw89_dev *rtwdev,\n\t\t     struct rtw89_mac_h2c_info *h2c_info,\n\t\t     struct rtw89_mac_c2h_info *c2h_info);\nint rtw89_fw_h2c_fw_log(struct rtw89_dev *rtwdev, bool enable);\nvoid rtw89_fw_st_dbg_dump(struct rtw89_dev *rtwdev);\nvoid rtw89_hw_scan_start(struct rtw89_dev *rtwdev, struct ieee80211_vif *vif,\n\t\t\t struct ieee80211_scan_request *req);\nvoid rtw89_hw_scan_complete(struct rtw89_dev *rtwdev, struct ieee80211_vif *vif,\n\t\t\t    bool aborted);\nint rtw89_hw_scan_offload(struct rtw89_dev *rtwdev, struct ieee80211_vif *vif,\n\t\t\t  bool enable);\nvoid rtw89_hw_scan_abort(struct rtw89_dev *rtwdev, struct ieee80211_vif *vif);\nint rtw89_fw_h2c_trigger_cpu_exception(struct rtw89_dev *rtwdev);\nint rtw89_fw_h2c_pkt_drop(struct rtw89_dev *rtwdev,\n\t\t\t  const struct rtw89_pkt_drop_params *params);\nint rtw89_fw_h2c_p2p_act(struct rtw89_dev *rtwdev, struct ieee80211_vif *vif,\n\t\t\t struct ieee80211_p2p_noa_desc *desc,\n\t\t\t u8 act, u8 noa_id);\nint rtw89_fw_h2c_tsf32_toggle(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif,\n\t\t\t      bool en);\nint rtw89_fw_h2c_wow_global(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif,\n\t\t\t    bool enable);\nint rtw89_fw_h2c_wow_wakeup_ctrl(struct rtw89_dev *rtwdev,\n\t\t\t\t struct rtw89_vif *rtwvif, bool enable);\nint rtw89_fw_h2c_keep_alive(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif,\n\t\t\t    bool enable);\nint rtw89_fw_h2c_disconnect_detect(struct rtw89_dev *rtwdev,\n\t\t\t\t   struct rtw89_vif *rtwvif, bool enable);\nint rtw89_fw_h2c_wow_global(struct rtw89_dev *rtwdev, struct rtw89_vif *rtwvif,\n\t\t\t    bool enable);\nint rtw89_fw_h2c_wow_wakeup_ctrl(struct rtw89_dev *rtwdev,\n\t\t\t\t struct rtw89_vif *rtwvif, bool enable);\nint rtw89_fw_wow_cam_update(struct rtw89_dev *rtwdev,\n\t\t\t    struct rtw89_wow_cam_info *cam_info);\nint rtw89_fw_h2c_add_mcc(struct rtw89_dev *rtwdev,\n\t\t\t const struct rtw89_fw_mcc_add_req *p);\nint rtw89_fw_h2c_start_mcc(struct rtw89_dev *rtwdev,\n\t\t\t   const struct rtw89_fw_mcc_start_req *p);\nint rtw89_fw_h2c_stop_mcc(struct rtw89_dev *rtwdev, u8 group, u8 macid,\n\t\t\t  bool prev_groups);\nint rtw89_fw_h2c_del_mcc_group(struct rtw89_dev *rtwdev, u8 group,\n\t\t\t       bool prev_groups);\nint rtw89_fw_h2c_reset_mcc_group(struct rtw89_dev *rtwdev, u8 group);\nint rtw89_fw_h2c_mcc_req_tsf(struct rtw89_dev *rtwdev,\n\t\t\t     const struct rtw89_fw_mcc_tsf_req *req,\n\t\t\t     struct rtw89_mac_mcc_tsf_rpt *rpt);\nint rtw89_fw_h2c_mcc_macid_bitamp(struct rtw89_dev *rtwdev, u8 group, u8 macid,\n\t\t\t\t  u8 *bitmap);\nint rtw89_fw_h2c_mcc_sync(struct rtw89_dev *rtwdev, u8 group, u8 source,\n\t\t\t  u8 target, u8 offset);\nint rtw89_fw_h2c_mcc_set_duration(struct rtw89_dev *rtwdev,\n\t\t\t\t  const struct rtw89_fw_mcc_duration *p);\n\nstatic inline void rtw89_fw_h2c_init_ba_cam(struct rtw89_dev *rtwdev)\n{\n\tconst struct rtw89_chip_info *chip = rtwdev->chip;\n\n\tif (chip->bacam_ver == RTW89_BACAM_V0_EXT)\n\t\trtw89_fw_h2c_init_dynamic_ba_cam_v0_ext(rtwdev);\n}\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}