// Seed: 4042920730
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_8;
  ;
  logic id_9;
  ;
endmodule
module module_1 #(
    parameter id_11 = 32'd18,
    parameter id_3  = 32'd28
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  output wire id_19;
  input wire id_18;
  input wire id_17;
  output logic [7:0] id_16;
  output logic [7:0] id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire _id_11;
  output wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire _id_3;
  module_0 modCall_1 (
      id_1,
      id_8,
      id_2,
      id_1,
      id_17,
      id_4,
      id_8
  );
  inout wire id_2;
  inout wire id_1;
  tri1 id_20;
  assign id_20 = -1;
  logic id_21 = id_1;
  integer [id_11 : id_11  &  {  1  ,  -1 'b0 }] id_22;
endmodule
