;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.1
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2017 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* ADC_SAR_1_ADC_SAR */
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_SAR_1_IRQ */
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__INDEX EQU 0x05
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x20
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x20

/* Buzzer */
Buzzer__0__INTTYPE EQU CYREG_PICU5_INTTYPE3
Buzzer__0__MASK EQU 0x08
Buzzer__0__PC EQU CYREG_PRT5_PC3
Buzzer__0__PORT EQU 5
Buzzer__0__SHIFT EQU 3
Buzzer__AG EQU CYREG_PRT5_AG
Buzzer__AMUX EQU CYREG_PRT5_AMUX
Buzzer__BIE EQU CYREG_PRT5_BIE
Buzzer__BIT_MASK EQU CYREG_PRT5_BIT_MASK
Buzzer__BYP EQU CYREG_PRT5_BYP
Buzzer__CTL EQU CYREG_PRT5_CTL
Buzzer__DM0 EQU CYREG_PRT5_DM0
Buzzer__DM1 EQU CYREG_PRT5_DM1
Buzzer__DM2 EQU CYREG_PRT5_DM2
Buzzer__DR EQU CYREG_PRT5_DR
Buzzer__INP_DIS EQU CYREG_PRT5_INP_DIS
Buzzer__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
Buzzer__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
Buzzer__LCD_EN EQU CYREG_PRT5_LCD_EN
Buzzer__MASK EQU 0x08
Buzzer__PORT EQU 5
Buzzer__PRT EQU CYREG_PRT5_PRT
Buzzer__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
Buzzer__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
Buzzer__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
Buzzer__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
Buzzer__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
Buzzer__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
Buzzer__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
Buzzer__PS EQU CYREG_PRT5_PS
Buzzer__SHIFT EQU 3
Buzzer__SLW EQU CYREG_PRT5_SLW

/* I2C */
I2C_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_I2C_FF__D EQU CYREG_I2C_D
I2C_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_I2C_FF__XCFG EQU CYREG_I2C_XCFG
I2C_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_I2C_IRQ__INTC_NUMBER EQU 15
I2C_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
I2C_SCL__0__INTTYPE EQU CYREG_PICU2_INTTYPE2
I2C_SCL__0__MASK EQU 0x04
I2C_SCL__0__PC EQU CYREG_PRT2_PC2
I2C_SCL__0__PORT EQU 2
I2C_SCL__0__SHIFT EQU 2
I2C_SCL__AG EQU CYREG_PRT2_AG
I2C_SCL__AMUX EQU CYREG_PRT2_AMUX
I2C_SCL__BIE EQU CYREG_PRT2_BIE
I2C_SCL__BIT_MASK EQU CYREG_PRT2_BIT_MASK
I2C_SCL__BYP EQU CYREG_PRT2_BYP
I2C_SCL__CTL EQU CYREG_PRT2_CTL
I2C_SCL__DM0 EQU CYREG_PRT2_DM0
I2C_SCL__DM1 EQU CYREG_PRT2_DM1
I2C_SCL__DM2 EQU CYREG_PRT2_DM2
I2C_SCL__DR EQU CYREG_PRT2_DR
I2C_SCL__INP_DIS EQU CYREG_PRT2_INP_DIS
I2C_SCL__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
I2C_SCL__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
I2C_SCL__LCD_EN EQU CYREG_PRT2_LCD_EN
I2C_SCL__MASK EQU 0x04
I2C_SCL__PORT EQU 2
I2C_SCL__PRT EQU CYREG_PRT2_PRT
I2C_SCL__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
I2C_SCL__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
I2C_SCL__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
I2C_SCL__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
I2C_SCL__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
I2C_SCL__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
I2C_SCL__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
I2C_SCL__PS EQU CYREG_PRT2_PS
I2C_SCL__SHIFT EQU 2
I2C_SCL__SLW EQU CYREG_PRT2_SLW
I2C_SDA__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
I2C_SDA__0__MASK EQU 0x20
I2C_SDA__0__PC EQU CYREG_PRT12_PC5
I2C_SDA__0__PORT EQU 12
I2C_SDA__0__SHIFT EQU 5
I2C_SDA__AG EQU CYREG_PRT12_AG
I2C_SDA__BIE EQU CYREG_PRT12_BIE
I2C_SDA__BIT_MASK EQU CYREG_PRT12_BIT_MASK
I2C_SDA__BYP EQU CYREG_PRT12_BYP
I2C_SDA__DM0 EQU CYREG_PRT12_DM0
I2C_SDA__DM1 EQU CYREG_PRT12_DM1
I2C_SDA__DM2 EQU CYREG_PRT12_DM2
I2C_SDA__DR EQU CYREG_PRT12_DR
I2C_SDA__INP_DIS EQU CYREG_PRT12_INP_DIS
I2C_SDA__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
I2C_SDA__MASK EQU 0x20
I2C_SDA__PORT EQU 12
I2C_SDA__PRT EQU CYREG_PRT12_PRT
I2C_SDA__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
I2C_SDA__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
I2C_SDA__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
I2C_SDA__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
I2C_SDA__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
I2C_SDA__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
I2C_SDA__PS EQU CYREG_PRT12_PS
I2C_SDA__SHIFT EQU 5
I2C_SDA__SIO_CFG EQU CYREG_PRT12_SIO_CFG
I2C_SDA__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
I2C_SDA__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
I2C_SDA__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
I2C_SDA__SLW EQU CYREG_PRT12_SLW
I2CM_bI2C_UDB_Master_ClkGen_u0__16BIT_A0_REG EQU CYREG_B0_UDB04_05_A0
I2CM_bI2C_UDB_Master_ClkGen_u0__16BIT_A1_REG EQU CYREG_B0_UDB04_05_A1
I2CM_bI2C_UDB_Master_ClkGen_u0__16BIT_D0_REG EQU CYREG_B0_UDB04_05_D0
I2CM_bI2C_UDB_Master_ClkGen_u0__16BIT_D1_REG EQU CYREG_B0_UDB04_05_D1
I2CM_bI2C_UDB_Master_ClkGen_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
I2CM_bI2C_UDB_Master_ClkGen_u0__16BIT_F0_REG EQU CYREG_B0_UDB04_05_F0
I2CM_bI2C_UDB_Master_ClkGen_u0__16BIT_F1_REG EQU CYREG_B0_UDB04_05_F1
I2CM_bI2C_UDB_Master_ClkGen_u0__A0_A1_REG EQU CYREG_B0_UDB04_A0_A1
I2CM_bI2C_UDB_Master_ClkGen_u0__A0_REG EQU CYREG_B0_UDB04_A0
I2CM_bI2C_UDB_Master_ClkGen_u0__A1_REG EQU CYREG_B0_UDB04_A1
I2CM_bI2C_UDB_Master_ClkGen_u0__D0_D1_REG EQU CYREG_B0_UDB04_D0_D1
I2CM_bI2C_UDB_Master_ClkGen_u0__D0_REG EQU CYREG_B0_UDB04_D0
I2CM_bI2C_UDB_Master_ClkGen_u0__D1_REG EQU CYREG_B0_UDB04_D1
I2CM_bI2C_UDB_Master_ClkGen_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
I2CM_bI2C_UDB_Master_ClkGen_u0__F0_F1_REG EQU CYREG_B0_UDB04_F0_F1
I2CM_bI2C_UDB_Master_ClkGen_u0__F0_REG EQU CYREG_B0_UDB04_F0
I2CM_bI2C_UDB_Master_ClkGen_u0__F1_REG EQU CYREG_B0_UDB04_F1
I2CM_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
I2CM_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
I2CM_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
I2CM_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
I2CM_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
I2CM_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
I2CM_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
I2CM_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
I2CM_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B0_UDB03_A0
I2CM_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B0_UDB03_A1
I2CM_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
I2CM_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B0_UDB03_D0
I2CM_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B0_UDB03_D1
I2CM_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
I2CM_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
I2CM_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B0_UDB03_F0
I2CM_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B0_UDB03_F1
I2CM_bI2C_UDB_Shifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
I2CM_bI2C_UDB_Shifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
I2CM_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2CM_bI2C_UDB_StsReg__0__POS EQU 0
I2CM_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2CM_bI2C_UDB_StsReg__1__POS EQU 1
I2CM_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
I2CM_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
I2CM_bI2C_UDB_StsReg__2__MASK EQU 0x04
I2CM_bI2C_UDB_StsReg__2__POS EQU 2
I2CM_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2CM_bI2C_UDB_StsReg__3__POS EQU 3
I2CM_bI2C_UDB_StsReg__4__MASK EQU 0x10
I2CM_bI2C_UDB_StsReg__4__POS EQU 4
I2CM_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2CM_bI2C_UDB_StsReg__5__POS EQU 5
I2CM_bI2C_UDB_StsReg__MASK EQU 0x3F
I2CM_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B0_UDB02_MSK
I2CM_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
I2CM_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B0_UDB02_ST
I2CM_bI2C_UDB_SyncCtl_CtrlReg__1__MASK EQU 0x02
I2CM_bI2C_UDB_SyncCtl_CtrlReg__1__POS EQU 1
I2CM_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
I2CM_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
I2CM_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
I2CM_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
I2CM_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
I2CM_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
I2CM_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
I2CM_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
I2CM_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
I2CM_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2CM_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2CM_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2CM_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2CM_bI2C_UDB_SyncCtl_CtrlReg__5__MASK EQU 0x20
I2CM_bI2C_UDB_SyncCtl_CtrlReg__5__POS EQU 5
I2CM_bI2C_UDB_SyncCtl_CtrlReg__6__MASK EQU 0x40
I2CM_bI2C_UDB_SyncCtl_CtrlReg__6__POS EQU 6
I2CM_bI2C_UDB_SyncCtl_CtrlReg__7__MASK EQU 0x80
I2CM_bI2C_UDB_SyncCtl_CtrlReg__7__POS EQU 7
I2CM_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
I2CM_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
I2CM_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
I2CM_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B0_UDB03_CTL
I2CM_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
I2CM_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0xF6
I2CM_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
I2CM_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
I2CM_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
I2CM_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2CM_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2CM_I2C_IRQ__INTC_MASK EQU 0x10
I2CM_I2C_IRQ__INTC_NUMBER EQU 4
I2CM_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2CM_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_4
I2CM_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2CM_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
I2CM_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
I2CM_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
I2CM_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
I2CM_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
I2CM_IntClock__INDEX EQU 0x03
I2CM_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2CM_IntClock__PM_ACT_MSK EQU 0x08
I2CM_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2CM_IntClock__PM_STBY_MSK EQU 0x08
I2CS_bI2C_UDB_Shifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB07_08_A0
I2CS_bI2C_UDB_Shifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB07_08_A1
I2CS_bI2C_UDB_Shifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB07_08_D0
I2CS_bI2C_UDB_Shifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB07_08_D1
I2CS_bI2C_UDB_Shifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
I2CS_bI2C_UDB_Shifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB07_08_F0
I2CS_bI2C_UDB_Shifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB07_08_F1
I2CS_bI2C_UDB_Shifter_u0__A0_A1_REG EQU CYREG_B1_UDB07_A0_A1
I2CS_bI2C_UDB_Shifter_u0__A0_REG EQU CYREG_B1_UDB07_A0
I2CS_bI2C_UDB_Shifter_u0__A1_REG EQU CYREG_B1_UDB07_A1
I2CS_bI2C_UDB_Shifter_u0__D0_D1_REG EQU CYREG_B1_UDB07_D0_D1
I2CS_bI2C_UDB_Shifter_u0__D0_REG EQU CYREG_B1_UDB07_D0
I2CS_bI2C_UDB_Shifter_u0__D1_REG EQU CYREG_B1_UDB07_D1
I2CS_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
I2CS_bI2C_UDB_Shifter_u0__F0_F1_REG EQU CYREG_B1_UDB07_F0_F1
I2CS_bI2C_UDB_Shifter_u0__F0_REG EQU CYREG_B1_UDB07_F0
I2CS_bI2C_UDB_Shifter_u0__F1_REG EQU CYREG_B1_UDB07_F1
I2CS_bI2C_UDB_Slave_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
I2CS_bI2C_UDB_Slave_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
I2CS_bI2C_UDB_Slave_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
I2CS_bI2C_UDB_Slave_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
I2CS_bI2C_UDB_Slave_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
I2CS_bI2C_UDB_Slave_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
I2CS_bI2C_UDB_Slave_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
I2CS_bI2C_UDB_Slave_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
I2CS_bI2C_UDB_Slave_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
I2CS_bI2C_UDB_Slave_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
I2CS_bI2C_UDB_Slave_BitCounter__CONTROL_REG EQU CYREG_B1_UDB06_CTL
I2CS_bI2C_UDB_Slave_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
I2CS_bI2C_UDB_Slave_BitCounter__COUNT_REG EQU CYREG_B1_UDB06_CTL
I2CS_bI2C_UDB_Slave_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
I2CS_bI2C_UDB_Slave_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
I2CS_bI2C_UDB_Slave_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
I2CS_bI2C_UDB_Slave_BitCounter__PERIOD_REG EQU CYREG_B1_UDB06_MSK
I2CS_bI2C_UDB_Slave_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
I2CS_bI2C_UDB_Slave_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
I2CS_bI2C_UDB_Slave_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
I2CS_bI2C_UDB_Slave_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
I2CS_bI2C_UDB_Slave_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
I2CS_bI2C_UDB_Slave_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
I2CS_bI2C_UDB_Slave_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
I2CS_bI2C_UDB_Slave_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
I2CS_bI2C_UDB_Slave_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB06_ST
I2CS_bI2C_UDB_StsReg__0__MASK EQU 0x01
I2CS_bI2C_UDB_StsReg__0__POS EQU 0
I2CS_bI2C_UDB_StsReg__1__MASK EQU 0x02
I2CS_bI2C_UDB_StsReg__1__POS EQU 1
I2CS_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
I2CS_bI2C_UDB_StsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
I2CS_bI2C_UDB_StsReg__3__MASK EQU 0x08
I2CS_bI2C_UDB_StsReg__3__POS EQU 3
I2CS_bI2C_UDB_StsReg__5__MASK EQU 0x20
I2CS_bI2C_UDB_StsReg__5__POS EQU 5
I2CS_bI2C_UDB_StsReg__MASK EQU 0x2B
I2CS_bI2C_UDB_StsReg__MASK_REG EQU CYREG_B0_UDB06_MSK
I2CS_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
I2CS_bI2C_UDB_StsReg__STATUS_REG EQU CYREG_B0_UDB06_ST
I2CS_bI2C_UDB_SyncCtl_CtrlReg__0__MASK EQU 0x01
I2CS_bI2C_UDB_SyncCtl_CtrlReg__0__POS EQU 0
I2CS_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
I2CS_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
I2CS_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
I2CS_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
I2CS_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
I2CS_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
I2CS_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
I2CS_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
I2CS_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
I2CS_bI2C_UDB_SyncCtl_CtrlReg__2__MASK EQU 0x04
I2CS_bI2C_UDB_SyncCtl_CtrlReg__2__POS EQU 2
I2CS_bI2C_UDB_SyncCtl_CtrlReg__3__MASK EQU 0x08
I2CS_bI2C_UDB_SyncCtl_CtrlReg__3__POS EQU 3
I2CS_bI2C_UDB_SyncCtl_CtrlReg__4__MASK EQU 0x10
I2CS_bI2C_UDB_SyncCtl_CtrlReg__4__POS EQU 4
I2CS_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
I2CS_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
I2CS_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
I2CS_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG EQU CYREG_B1_UDB05_CTL
I2CS_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
I2CS_bI2C_UDB_SyncCtl_CtrlReg__MASK EQU 0x1D
I2CS_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
I2CS_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
I2CS_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG EQU CYREG_B1_UDB05_MSK
I2CS_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2CS_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2CS_I2C_IRQ__INTC_MASK EQU 0x20
I2CS_I2C_IRQ__INTC_NUMBER EQU 5
I2CS_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2CS_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_5
I2CS_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2CS_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
I2CS_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
I2CS_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
I2CS_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
I2CS_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
I2CS_IntClock__INDEX EQU 0x04
I2CS_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
I2CS_IntClock__PM_ACT_MSK EQU 0x10
I2CS_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
I2CS_IntClock__PM_STBY_MSK EQU 0x10

/* PWM */
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
PWM_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB08_CTL
PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB08_CTL
PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB08_MSK
PWM_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_PWMUDB_genblk8_stsreg__1__MASK EQU 0x02
PWM_PWMUDB_genblk8_stsreg__1__POS EQU 1
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
PWM_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_PWMUDB_genblk8_stsreg__MASK EQU 0x0F
PWM_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB08_MSK
PWM_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
PWM_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB08_ST
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB08_09_A0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB08_09_A1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB08_09_D0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB08_09_D1
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB08_09_F0
PWM_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB08_09_F1
PWM_PWMUDB_sP8_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB08_A0_A1
PWM_PWMUDB_sP8_pwmdp_u0__A0_REG EQU CYREG_B1_UDB08_A0
PWM_PWMUDB_sP8_pwmdp_u0__A1_REG EQU CYREG_B1_UDB08_A1
PWM_PWMUDB_sP8_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB08_D0_D1
PWM_PWMUDB_sP8_pwmdp_u0__D0_REG EQU CYREG_B1_UDB08_D0
PWM_PWMUDB_sP8_pwmdp_u0__D1_REG EQU CYREG_B1_UDB08_D1
PWM_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB08_F0_F1
PWM_PWMUDB_sP8_pwmdp_u0__F0_REG EQU CYREG_B1_UDB08_F0
PWM_PWMUDB_sP8_pwmdp_u0__F1_REG EQU CYREG_B1_UDB08_F1
PWM_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
PWM_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL

/* RTC */
RTC_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
RTC_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
RTC_isr__INTC_MASK EQU 0x4000
RTC_isr__INTC_NUMBER EQU 14
RTC_isr__INTC_PRIOR_NUM EQU 7
RTC_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_14
RTC_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
RTC_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* R_CS */
R_CS__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
R_CS__0__MASK EQU 0x10
R_CS__0__PC EQU CYREG_PRT12_PC4
R_CS__0__PORT EQU 12
R_CS__0__SHIFT EQU 4
R_CS__AG EQU CYREG_PRT12_AG
R_CS__BIE EQU CYREG_PRT12_BIE
R_CS__BIT_MASK EQU CYREG_PRT12_BIT_MASK
R_CS__BYP EQU CYREG_PRT12_BYP
R_CS__DM0 EQU CYREG_PRT12_DM0
R_CS__DM1 EQU CYREG_PRT12_DM1
R_CS__DM2 EQU CYREG_PRT12_DM2
R_CS__DR EQU CYREG_PRT12_DR
R_CS__INP_DIS EQU CYREG_PRT12_INP_DIS
R_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
R_CS__MASK EQU 0x10
R_CS__PORT EQU 12
R_CS__PRT EQU CYREG_PRT12_PRT
R_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
R_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
R_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
R_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
R_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
R_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
R_CS__PS EQU CYREG_PRT12_PS
R_CS__SHIFT EQU 4
R_CS__SIO_CFG EQU CYREG_PRT12_SIO_CFG
R_CS__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
R_CS__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
R_CS__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
R_CS__SLW EQU CYREG_PRT12_SLW

/* R_MISO */
R_MISO__0__INTTYPE EQU CYREG_PICU2_INTTYPE7
R_MISO__0__MASK EQU 0x80
R_MISO__0__PC EQU CYREG_PRT2_PC7
R_MISO__0__PORT EQU 2
R_MISO__0__SHIFT EQU 7
R_MISO__AG EQU CYREG_PRT2_AG
R_MISO__AMUX EQU CYREG_PRT2_AMUX
R_MISO__BIE EQU CYREG_PRT2_BIE
R_MISO__BIT_MASK EQU CYREG_PRT2_BIT_MASK
R_MISO__BYP EQU CYREG_PRT2_BYP
R_MISO__CTL EQU CYREG_PRT2_CTL
R_MISO__DM0 EQU CYREG_PRT2_DM0
R_MISO__DM1 EQU CYREG_PRT2_DM1
R_MISO__DM2 EQU CYREG_PRT2_DM2
R_MISO__DR EQU CYREG_PRT2_DR
R_MISO__INP_DIS EQU CYREG_PRT2_INP_DIS
R_MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
R_MISO__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
R_MISO__LCD_EN EQU CYREG_PRT2_LCD_EN
R_MISO__MASK EQU 0x80
R_MISO__PORT EQU 2
R_MISO__PRT EQU CYREG_PRT2_PRT
R_MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
R_MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
R_MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
R_MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
R_MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
R_MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
R_MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
R_MISO__PS EQU CYREG_PRT2_PS
R_MISO__SHIFT EQU 7
R_MISO__SLW EQU CYREG_PRT2_SLW

/* R_MOSI */
R_MOSI__0__INTTYPE EQU CYREG_PICU2_INTTYPE6
R_MOSI__0__MASK EQU 0x40
R_MOSI__0__PC EQU CYREG_PRT2_PC6
R_MOSI__0__PORT EQU 2
R_MOSI__0__SHIFT EQU 6
R_MOSI__AG EQU CYREG_PRT2_AG
R_MOSI__AMUX EQU CYREG_PRT2_AMUX
R_MOSI__BIE EQU CYREG_PRT2_BIE
R_MOSI__BIT_MASK EQU CYREG_PRT2_BIT_MASK
R_MOSI__BYP EQU CYREG_PRT2_BYP
R_MOSI__CTL EQU CYREG_PRT2_CTL
R_MOSI__DM0 EQU CYREG_PRT2_DM0
R_MOSI__DM1 EQU CYREG_PRT2_DM1
R_MOSI__DM2 EQU CYREG_PRT2_DM2
R_MOSI__DR EQU CYREG_PRT2_DR
R_MOSI__INP_DIS EQU CYREG_PRT2_INP_DIS
R_MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
R_MOSI__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
R_MOSI__LCD_EN EQU CYREG_PRT2_LCD_EN
R_MOSI__MASK EQU 0x40
R_MOSI__PORT EQU 2
R_MOSI__PRT EQU CYREG_PRT2_PRT
R_MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
R_MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
R_MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
R_MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
R_MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
R_MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
R_MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
R_MOSI__PS EQU CYREG_PRT2_PS
R_MOSI__SHIFT EQU 6
R_MOSI__SLW EQU CYREG_PRT2_SLW

/* R_SCLK */
R_SCLK__0__INTTYPE EQU CYREG_PICU2_INTTYPE5
R_SCLK__0__MASK EQU 0x20
R_SCLK__0__PC EQU CYREG_PRT2_PC5
R_SCLK__0__PORT EQU 2
R_SCLK__0__SHIFT EQU 5
R_SCLK__AG EQU CYREG_PRT2_AG
R_SCLK__AMUX EQU CYREG_PRT2_AMUX
R_SCLK__BIE EQU CYREG_PRT2_BIE
R_SCLK__BIT_MASK EQU CYREG_PRT2_BIT_MASK
R_SCLK__BYP EQU CYREG_PRT2_BYP
R_SCLK__CTL EQU CYREG_PRT2_CTL
R_SCLK__DM0 EQU CYREG_PRT2_DM0
R_SCLK__DM1 EQU CYREG_PRT2_DM1
R_SCLK__DM2 EQU CYREG_PRT2_DM2
R_SCLK__DR EQU CYREG_PRT2_DR
R_SCLK__INP_DIS EQU CYREG_PRT2_INP_DIS
R_SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
R_SCLK__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
R_SCLK__LCD_EN EQU CYREG_PRT2_LCD_EN
R_SCLK__MASK EQU 0x20
R_SCLK__PORT EQU 2
R_SCLK__PRT EQU CYREG_PRT2_PRT
R_SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
R_SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
R_SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
R_SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
R_SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
R_SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
R_SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
R_SCLK__PS EQU CYREG_PRT2_PS
R_SCLK__SHIFT EQU 5
R_SCLK__SLW EQU CYREG_PRT2_SLW

/* SCLM */
SCLM__0__INTTYPE EQU CYREG_PICU4_INTTYPE2
SCLM__0__MASK EQU 0x04
SCLM__0__PC EQU CYREG_PRT4_PC2
SCLM__0__PORT EQU 4
SCLM__0__SHIFT EQU 2
SCLM__AG EQU CYREG_PRT4_AG
SCLM__AMUX EQU CYREG_PRT4_AMUX
SCLM__BIE EQU CYREG_PRT4_BIE
SCLM__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SCLM__BYP EQU CYREG_PRT4_BYP
SCLM__CTL EQU CYREG_PRT4_CTL
SCLM__DM0 EQU CYREG_PRT4_DM0
SCLM__DM1 EQU CYREG_PRT4_DM1
SCLM__DM2 EQU CYREG_PRT4_DM2
SCLM__DR EQU CYREG_PRT4_DR
SCLM__INP_DIS EQU CYREG_PRT4_INP_DIS
SCLM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SCLM__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SCLM__LCD_EN EQU CYREG_PRT4_LCD_EN
SCLM__MASK EQU 0x04
SCLM__PORT EQU 4
SCLM__PRT EQU CYREG_PRT4_PRT
SCLM__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SCLM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SCLM__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SCLM__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SCLM__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SCLM__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SCLM__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SCLM__PS EQU CYREG_PRT4_PS
SCLM__SHIFT EQU 2
SCLM__SLW EQU CYREG_PRT4_SLW

/* SCLS */
SCLS__0__INTTYPE EQU CYREG_PICU3_INTTYPE1
SCLS__0__MASK EQU 0x02
SCLS__0__PC EQU CYREG_PRT3_PC1
SCLS__0__PORT EQU 3
SCLS__0__SHIFT EQU 1
SCLS__AG EQU CYREG_PRT3_AG
SCLS__AMUX EQU CYREG_PRT3_AMUX
SCLS__BIE EQU CYREG_PRT3_BIE
SCLS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SCLS__BYP EQU CYREG_PRT3_BYP
SCLS__CTL EQU CYREG_PRT3_CTL
SCLS__DM0 EQU CYREG_PRT3_DM0
SCLS__DM1 EQU CYREG_PRT3_DM1
SCLS__DM2 EQU CYREG_PRT3_DM2
SCLS__DR EQU CYREG_PRT3_DR
SCLS__INP_DIS EQU CYREG_PRT3_INP_DIS
SCLS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SCLS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SCLS__LCD_EN EQU CYREG_PRT3_LCD_EN
SCLS__MASK EQU 0x02
SCLS__PORT EQU 3
SCLS__PRT EQU CYREG_PRT3_PRT
SCLS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SCLS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SCLS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SCLS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SCLS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SCLS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SCLS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SCLS__PS EQU CYREG_PRT3_PS
SCLS__SHIFT EQU 1
SCLS__SLW EQU CYREG_PRT3_SLW

/* SDAM */
SDAM__0__INTTYPE EQU CYREG_PICU4_INTTYPE3
SDAM__0__MASK EQU 0x08
SDAM__0__PC EQU CYREG_PRT4_PC3
SDAM__0__PORT EQU 4
SDAM__0__SHIFT EQU 3
SDAM__AG EQU CYREG_PRT4_AG
SDAM__AMUX EQU CYREG_PRT4_AMUX
SDAM__BIE EQU CYREG_PRT4_BIE
SDAM__BIT_MASK EQU CYREG_PRT4_BIT_MASK
SDAM__BYP EQU CYREG_PRT4_BYP
SDAM__CTL EQU CYREG_PRT4_CTL
SDAM__DM0 EQU CYREG_PRT4_DM0
SDAM__DM1 EQU CYREG_PRT4_DM1
SDAM__DM2 EQU CYREG_PRT4_DM2
SDAM__DR EQU CYREG_PRT4_DR
SDAM__INP_DIS EQU CYREG_PRT4_INP_DIS
SDAM__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU4_BASE
SDAM__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
SDAM__LCD_EN EQU CYREG_PRT4_LCD_EN
SDAM__MASK EQU 0x08
SDAM__PORT EQU 4
SDAM__PRT EQU CYREG_PRT4_PRT
SDAM__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
SDAM__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
SDAM__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
SDAM__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
SDAM__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
SDAM__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
SDAM__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
SDAM__PS EQU CYREG_PRT4_PS
SDAM__SHIFT EQU 3
SDAM__SLW EQU CYREG_PRT4_SLW

/* SDAS */
SDAS__0__INTTYPE EQU CYREG_PICU3_INTTYPE2
SDAS__0__MASK EQU 0x04
SDAS__0__PC EQU CYREG_PRT3_PC2
SDAS__0__PORT EQU 3
SDAS__0__SHIFT EQU 2
SDAS__AG EQU CYREG_PRT3_AG
SDAS__AMUX EQU CYREG_PRT3_AMUX
SDAS__BIE EQU CYREG_PRT3_BIE
SDAS__BIT_MASK EQU CYREG_PRT3_BIT_MASK
SDAS__BYP EQU CYREG_PRT3_BYP
SDAS__CTL EQU CYREG_PRT3_CTL
SDAS__DM0 EQU CYREG_PRT3_DM0
SDAS__DM1 EQU CYREG_PRT3_DM1
SDAS__DM2 EQU CYREG_PRT3_DM2
SDAS__DR EQU CYREG_PRT3_DR
SDAS__INP_DIS EQU CYREG_PRT3_INP_DIS
SDAS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
SDAS__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
SDAS__LCD_EN EQU CYREG_PRT3_LCD_EN
SDAS__MASK EQU 0x04
SDAS__PORT EQU 3
SDAS__PRT EQU CYREG_PRT3_PRT
SDAS__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
SDAS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
SDAS__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
SDAS__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
SDAS__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
SDAS__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
SDAS__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
SDAS__PS EQU CYREG_PRT3_PS
SDAS__SHIFT EQU 2
SDAS__SLW EQU CYREG_PRT3_SLW

/* SD_CS */
SD_CS__0__INTTYPE EQU CYREG_PICU6_INTTYPE3
SD_CS__0__MASK EQU 0x08
SD_CS__0__PC EQU CYREG_PRT6_PC3
SD_CS__0__PORT EQU 6
SD_CS__0__SHIFT EQU 3
SD_CS__AG EQU CYREG_PRT6_AG
SD_CS__AMUX EQU CYREG_PRT6_AMUX
SD_CS__BIE EQU CYREG_PRT6_BIE
SD_CS__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SD_CS__BYP EQU CYREG_PRT6_BYP
SD_CS__CTL EQU CYREG_PRT6_CTL
SD_CS__DM0 EQU CYREG_PRT6_DM0
SD_CS__DM1 EQU CYREG_PRT6_DM1
SD_CS__DM2 EQU CYREG_PRT6_DM2
SD_CS__DR EQU CYREG_PRT6_DR
SD_CS__INP_DIS EQU CYREG_PRT6_INP_DIS
SD_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
SD_CS__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SD_CS__LCD_EN EQU CYREG_PRT6_LCD_EN
SD_CS__MASK EQU 0x08
SD_CS__PORT EQU 6
SD_CS__PRT EQU CYREG_PRT6_PRT
SD_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SD_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SD_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SD_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SD_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SD_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SD_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SD_CS__PS EQU CYREG_PRT6_PS
SD_CS__SHIFT EQU 3
SD_CS__SLW EQU CYREG_PRT6_SLW

/* SD_MISO */
SD_MISO__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
SD_MISO__0__MASK EQU 0x10
SD_MISO__0__PC EQU CYREG_IO_PC_PRT15_PC4
SD_MISO__0__PORT EQU 15
SD_MISO__0__SHIFT EQU 4
SD_MISO__AG EQU CYREG_PRT15_AG
SD_MISO__AMUX EQU CYREG_PRT15_AMUX
SD_MISO__BIE EQU CYREG_PRT15_BIE
SD_MISO__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SD_MISO__BYP EQU CYREG_PRT15_BYP
SD_MISO__CTL EQU CYREG_PRT15_CTL
SD_MISO__DM0 EQU CYREG_PRT15_DM0
SD_MISO__DM1 EQU CYREG_PRT15_DM1
SD_MISO__DM2 EQU CYREG_PRT15_DM2
SD_MISO__DR EQU CYREG_PRT15_DR
SD_MISO__INP_DIS EQU CYREG_PRT15_INP_DIS
SD_MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
SD_MISO__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SD_MISO__LCD_EN EQU CYREG_PRT15_LCD_EN
SD_MISO__MASK EQU 0x10
SD_MISO__PORT EQU 15
SD_MISO__PRT EQU CYREG_PRT15_PRT
SD_MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SD_MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SD_MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SD_MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SD_MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SD_MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SD_MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SD_MISO__PS EQU CYREG_PRT15_PS
SD_MISO__SHIFT EQU 4
SD_MISO__SLW EQU CYREG_PRT15_SLW

/* SD_MOSI */
SD_MOSI__0__INTTYPE EQU CYREG_PICU6_INTTYPE2
SD_MOSI__0__MASK EQU 0x04
SD_MOSI__0__PC EQU CYREG_PRT6_PC2
SD_MOSI__0__PORT EQU 6
SD_MOSI__0__SHIFT EQU 2
SD_MOSI__AG EQU CYREG_PRT6_AG
SD_MOSI__AMUX EQU CYREG_PRT6_AMUX
SD_MOSI__BIE EQU CYREG_PRT6_BIE
SD_MOSI__BIT_MASK EQU CYREG_PRT6_BIT_MASK
SD_MOSI__BYP EQU CYREG_PRT6_BYP
SD_MOSI__CTL EQU CYREG_PRT6_CTL
SD_MOSI__DM0 EQU CYREG_PRT6_DM0
SD_MOSI__DM1 EQU CYREG_PRT6_DM1
SD_MOSI__DM2 EQU CYREG_PRT6_DM2
SD_MOSI__DR EQU CYREG_PRT6_DR
SD_MOSI__INP_DIS EQU CYREG_PRT6_INP_DIS
SD_MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
SD_MOSI__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
SD_MOSI__LCD_EN EQU CYREG_PRT6_LCD_EN
SD_MOSI__MASK EQU 0x04
SD_MOSI__PORT EQU 6
SD_MOSI__PRT EQU CYREG_PRT6_PRT
SD_MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
SD_MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
SD_MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
SD_MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
SD_MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
SD_MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
SD_MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
SD_MOSI__PS EQU CYREG_PRT6_PS
SD_MOSI__SHIFT EQU 2
SD_MOSI__SLW EQU CYREG_PRT6_SLW

/* SD_SCLK */
SD_SCLK__0__INTTYPE EQU CYREG_PICU2_INTTYPE1
SD_SCLK__0__MASK EQU 0x02
SD_SCLK__0__PC EQU CYREG_PRT2_PC1
SD_SCLK__0__PORT EQU 2
SD_SCLK__0__SHIFT EQU 1
SD_SCLK__AG EQU CYREG_PRT2_AG
SD_SCLK__AMUX EQU CYREG_PRT2_AMUX
SD_SCLK__BIE EQU CYREG_PRT2_BIE
SD_SCLK__BIT_MASK EQU CYREG_PRT2_BIT_MASK
SD_SCLK__BYP EQU CYREG_PRT2_BYP
SD_SCLK__CTL EQU CYREG_PRT2_CTL
SD_SCLK__DM0 EQU CYREG_PRT2_DM0
SD_SCLK__DM1 EQU CYREG_PRT2_DM1
SD_SCLK__DM2 EQU CYREG_PRT2_DM2
SD_SCLK__DR EQU CYREG_PRT2_DR
SD_SCLK__INP_DIS EQU CYREG_PRT2_INP_DIS
SD_SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
SD_SCLK__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
SD_SCLK__LCD_EN EQU CYREG_PRT2_LCD_EN
SD_SCLK__MASK EQU 0x02
SD_SCLK__PORT EQU 2
SD_SCLK__PRT EQU CYREG_PRT2_PRT
SD_SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
SD_SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
SD_SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
SD_SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
SD_SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
SD_SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
SD_SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
SD_SCLK__PS EQU CYREG_PRT2_PS
SD_SCLK__SHIFT EQU 1
SD_SCLK__SLW EQU CYREG_PRT2_SLW

/* SPI1_BSPIM */
SPI1_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SPI1_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
SPI1_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
SPI1_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
SPI1_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
SPI1_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
SPI1_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
SPI1_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
SPI1_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
SPI1_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SPI1_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB12_CTL
SPI1_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
SPI1_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB12_CTL
SPI1_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
SPI1_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SPI1_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SPI1_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB12_MSK
SPI1_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SPI1_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
SPI1_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB12_MSK
SPI1_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SPI1_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SPI1_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SPI1_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
SPI1_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
SPI1_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB12_ST
SPI1_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPI1_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB13_14_ST
SPI1_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI1_BSPIM_RxStsReg__4__POS EQU 4
SPI1_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI1_BSPIM_RxStsReg__5__POS EQU 5
SPI1_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI1_BSPIM_RxStsReg__6__POS EQU 6
SPI1_BSPIM_RxStsReg__MASK EQU 0x70
SPI1_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB13_MSK
SPI1_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPI1_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB13_ST
SPI1_BSPIM_sR16_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
SPI1_BSPIM_sR16_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
SPI1_BSPIM_sR16_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
SPI1_BSPIM_sR16_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
SPI1_BSPIM_sR16_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
SPI1_BSPIM_sR16_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
SPI1_BSPIM_sR16_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
SPI1_BSPIM_sR16_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
SPI1_BSPIM_sR16_Dp_u0__A0_REG EQU CYREG_B0_UDB12_A0
SPI1_BSPIM_sR16_Dp_u0__A1_REG EQU CYREG_B0_UDB12_A1
SPI1_BSPIM_sR16_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
SPI1_BSPIM_sR16_Dp_u0__D0_REG EQU CYREG_B0_UDB12_D0
SPI1_BSPIM_sR16_Dp_u0__D1_REG EQU CYREG_B0_UDB12_D1
SPI1_BSPIM_sR16_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
SPI1_BSPIM_sR16_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
SPI1_BSPIM_sR16_Dp_u0__F0_REG EQU CYREG_B0_UDB12_F0
SPI1_BSPIM_sR16_Dp_u0__F1_REG EQU CYREG_B0_UDB12_F1
SPI1_BSPIM_sR16_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SPI1_BSPIM_sR16_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
SPI1_BSPIM_sR16_Dp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
SPI1_BSPIM_sR16_Dp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
SPI1_BSPIM_sR16_Dp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
SPI1_BSPIM_sR16_Dp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
SPI1_BSPIM_sR16_Dp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
SPI1_BSPIM_sR16_Dp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
SPI1_BSPIM_sR16_Dp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
SPI1_BSPIM_sR16_Dp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
SPI1_BSPIM_sR16_Dp_u1__A0_REG EQU CYREG_B0_UDB13_A0
SPI1_BSPIM_sR16_Dp_u1__A1_REG EQU CYREG_B0_UDB13_A1
SPI1_BSPIM_sR16_Dp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
SPI1_BSPIM_sR16_Dp_u1__D0_REG EQU CYREG_B0_UDB13_D0
SPI1_BSPIM_sR16_Dp_u1__D1_REG EQU CYREG_B0_UDB13_D1
SPI1_BSPIM_sR16_Dp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
SPI1_BSPIM_sR16_Dp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
SPI1_BSPIM_sR16_Dp_u1__F0_REG EQU CYREG_B0_UDB13_F0
SPI1_BSPIM_sR16_Dp_u1__F1_REG EQU CYREG_B0_UDB13_F1
SPI1_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI1_BSPIM_TxStsReg__0__POS EQU 0
SPI1_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI1_BSPIM_TxStsReg__1__POS EQU 1
SPI1_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI1_BSPIM_TxStsReg__2__POS EQU 2
SPI1_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI1_BSPIM_TxStsReg__3__POS EQU 3
SPI1_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI1_BSPIM_TxStsReg__4__POS EQU 4
SPI1_BSPIM_TxStsReg__MASK EQU 0x1F
SPI1_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB15_MSK
SPI1_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
SPI1_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB15_ST

/* SPI1_IntClock */
SPI1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
SPI1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
SPI1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
SPI1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPI1_IntClock__INDEX EQU 0x00
SPI1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPI1_IntClock__PM_ACT_MSK EQU 0x01
SPI1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPI1_IntClock__PM_STBY_MSK EQU 0x01

/* SPI_RP_BSPIM */
SPI_RP_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPI_RP_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
SPI_RP_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
SPI_RP_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
SPI_RP_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
SPI_RP_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
SPI_RP_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
SPI_RP_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
SPI_RP_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
SPI_RP_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPI_RP_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B1_UDB10_CTL
SPI_RP_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
SPI_RP_BSPIM_BitCounter__COUNT_REG EQU CYREG_B1_UDB10_CTL
SPI_RP_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
SPI_RP_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SPI_RP_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SPI_RP_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B1_UDB10_MSK
SPI_RP_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPI_RP_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
SPI_RP_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B1_UDB10_MSK
SPI_RP_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SPI_RP_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SPI_RP_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPI_RP_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
SPI_RP_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
SPI_RP_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B1_UDB10_ST
SPI_RP_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
SPI_RP_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
SPI_RP_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI_RP_BSPIM_RxStsReg__4__POS EQU 4
SPI_RP_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI_RP_BSPIM_RxStsReg__5__POS EQU 5
SPI_RP_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI_RP_BSPIM_RxStsReg__6__POS EQU 6
SPI_RP_BSPIM_RxStsReg__MASK EQU 0x70
SPI_RP_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB14_MSK
SPI_RP_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
SPI_RP_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB14_ST
SPI_RP_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
SPI_RP_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
SPI_RP_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
SPI_RP_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
SPI_RP_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
SPI_RP_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
SPI_RP_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
SPI_RP_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
SPI_RP_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B1_UDB10_A0
SPI_RP_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B1_UDB10_A1
SPI_RP_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
SPI_RP_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B1_UDB10_D0
SPI_RP_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B1_UDB10_D1
SPI_RP_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
SPI_RP_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
SPI_RP_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B1_UDB10_F0
SPI_RP_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B1_UDB10_F1
SPI_RP_BSPIM_sR8_Dp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SPI_RP_BSPIM_sR8_Dp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
SPI_RP_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI_RP_BSPIM_TxStsReg__0__POS EQU 0
SPI_RP_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI_RP_BSPIM_TxStsReg__1__POS EQU 1
SPI_RP_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
SPI_RP_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B1_UDB09_10_ST
SPI_RP_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI_RP_BSPIM_TxStsReg__2__POS EQU 2
SPI_RP_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI_RP_BSPIM_TxStsReg__3__POS EQU 3
SPI_RP_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI_RP_BSPIM_TxStsReg__4__POS EQU 4
SPI_RP_BSPIM_TxStsReg__MASK EQU 0x1F
SPI_RP_BSPIM_TxStsReg__MASK_REG EQU CYREG_B1_UDB09_MSK
SPI_RP_BSPIM_TxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPI_RP_BSPIM_TxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
SPI_RP_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
SPI_RP_BSPIM_TxStsReg__STATUS_CNT_REG EQU CYREG_B1_UDB09_ST_CTL
SPI_RP_BSPIM_TxStsReg__STATUS_CONTROL_REG EQU CYREG_B1_UDB09_ST_CTL
SPI_RP_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B1_UDB09_ST

/* SPI_RP_IntClock */
SPI_RP_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
SPI_RP_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
SPI_RP_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
SPI_RP_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPI_RP_IntClock__INDEX EQU 0x01
SPI_RP_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPI_RP_IntClock__PM_ACT_MSK EQU 0x02
SPI_RP_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPI_RP_IntClock__PM_STBY_MSK EQU 0x02

/* SPI_SD_BSPIM */
SPI_SD_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPI_SD_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
SPI_SD_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
SPI_SD_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB11_12_CTL
SPI_SD_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB11_12_CTL
SPI_SD_BSPIM_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB11_12_MSK
SPI_SD_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
SPI_SD_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB11_12_MSK
SPI_SD_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB11_12_MSK
SPI_SD_BSPIM_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPI_SD_BSPIM_BitCounter__CONTROL_REG EQU CYREG_B0_UDB11_CTL
SPI_SD_BSPIM_BitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB11_ST_CTL
SPI_SD_BSPIM_BitCounter__COUNT_REG EQU CYREG_B0_UDB11_CTL
SPI_SD_BSPIM_BitCounter__COUNT_ST_REG EQU CYREG_B0_UDB11_ST_CTL
SPI_SD_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPI_SD_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPI_SD_BSPIM_BitCounter__PERIOD_REG EQU CYREG_B0_UDB11_MSK
SPI_SD_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPI_SD_BSPIM_BitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
SPI_SD_BSPIM_BitCounter_ST__MASK_REG EQU CYREG_B0_UDB11_MSK
SPI_SD_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPI_SD_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB11_MSK_ACTL
SPI_SD_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPI_SD_BSPIM_BitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB11_ST_CTL
SPI_SD_BSPIM_BitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB11_ST_CTL
SPI_SD_BSPIM_BitCounter_ST__STATUS_REG EQU CYREG_B0_UDB11_ST
SPI_SD_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
SPI_SD_BSPIM_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
SPI_SD_BSPIM_RxStsReg__4__MASK EQU 0x10
SPI_SD_BSPIM_RxStsReg__4__POS EQU 4
SPI_SD_BSPIM_RxStsReg__5__MASK EQU 0x20
SPI_SD_BSPIM_RxStsReg__5__POS EQU 5
SPI_SD_BSPIM_RxStsReg__6__MASK EQU 0x40
SPI_SD_BSPIM_RxStsReg__6__POS EQU 6
SPI_SD_BSPIM_RxStsReg__MASK EQU 0x70
SPI_SD_BSPIM_RxStsReg__MASK_REG EQU CYREG_B0_UDB07_MSK
SPI_SD_BSPIM_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
SPI_SD_BSPIM_RxStsReg__STATUS_REG EQU CYREG_B0_UDB07_ST
SPI_SD_BSPIM_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB08_09_A0
SPI_SD_BSPIM_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB08_09_A1
SPI_SD_BSPIM_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB08_09_D0
SPI_SD_BSPIM_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB08_09_D1
SPI_SD_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPI_SD_BSPIM_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB08_09_F0
SPI_SD_BSPIM_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB08_09_F1
SPI_SD_BSPIM_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB08_A0_A1
SPI_SD_BSPIM_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB08_A0
SPI_SD_BSPIM_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB08_A1
SPI_SD_BSPIM_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB08_D0_D1
SPI_SD_BSPIM_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB08_D0
SPI_SD_BSPIM_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB08_D1
SPI_SD_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPI_SD_BSPIM_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB08_F0_F1
SPI_SD_BSPIM_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB08_F0
SPI_SD_BSPIM_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB08_F1
SPI_SD_BSPIM_TxStsReg__0__MASK EQU 0x01
SPI_SD_BSPIM_TxStsReg__0__POS EQU 0
SPI_SD_BSPIM_TxStsReg__1__MASK EQU 0x02
SPI_SD_BSPIM_TxStsReg__1__POS EQU 1
SPI_SD_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
SPI_SD_BSPIM_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
SPI_SD_BSPIM_TxStsReg__2__MASK EQU 0x04
SPI_SD_BSPIM_TxStsReg__2__POS EQU 2
SPI_SD_BSPIM_TxStsReg__3__MASK EQU 0x08
SPI_SD_BSPIM_TxStsReg__3__POS EQU 3
SPI_SD_BSPIM_TxStsReg__4__MASK EQU 0x10
SPI_SD_BSPIM_TxStsReg__4__POS EQU 4
SPI_SD_BSPIM_TxStsReg__MASK EQU 0x1F
SPI_SD_BSPIM_TxStsReg__MASK_REG EQU CYREG_B0_UDB08_MSK
SPI_SD_BSPIM_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
SPI_SD_BSPIM_TxStsReg__STATUS_REG EQU CYREG_B0_UDB08_ST

/* SPI_SD_IntClock */
SPI_SD_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
SPI_SD_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
SPI_SD_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
SPI_SD_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPI_SD_IntClock__INDEX EQU 0x02
SPI_SD_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPI_SD_IntClock__PM_ACT_MSK EQU 0x04
SPI_SD_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPI_SD_IntClock__PM_STBY_MSK EQU 0x04

/* TFT_CS */
TFT_CS__0__INTTYPE EQU CYREG_PICU6_INTTYPE7
TFT_CS__0__MASK EQU 0x80
TFT_CS__0__PC EQU CYREG_PRT6_PC7
TFT_CS__0__PORT EQU 6
TFT_CS__0__SHIFT EQU 7
TFT_CS__AG EQU CYREG_PRT6_AG
TFT_CS__AMUX EQU CYREG_PRT6_AMUX
TFT_CS__BIE EQU CYREG_PRT6_BIE
TFT_CS__BIT_MASK EQU CYREG_PRT6_BIT_MASK
TFT_CS__BYP EQU CYREG_PRT6_BYP
TFT_CS__CTL EQU CYREG_PRT6_CTL
TFT_CS__DM0 EQU CYREG_PRT6_DM0
TFT_CS__DM1 EQU CYREG_PRT6_DM1
TFT_CS__DM2 EQU CYREG_PRT6_DM2
TFT_CS__DR EQU CYREG_PRT6_DR
TFT_CS__INP_DIS EQU CYREG_PRT6_INP_DIS
TFT_CS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
TFT_CS__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
TFT_CS__LCD_EN EQU CYREG_PRT6_LCD_EN
TFT_CS__MASK EQU 0x80
TFT_CS__PORT EQU 6
TFT_CS__PRT EQU CYREG_PRT6_PRT
TFT_CS__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
TFT_CS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
TFT_CS__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
TFT_CS__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
TFT_CS__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
TFT_CS__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
TFT_CS__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
TFT_CS__PS EQU CYREG_PRT6_PS
TFT_CS__SHIFT EQU 7
TFT_CS__SLW EQU CYREG_PRT6_SLW

/* TFT_LED_PWR */
TFT_LED_PWR__0__INTTYPE EQU CYREG_PICU5_INTTYPE1
TFT_LED_PWR__0__MASK EQU 0x02
TFT_LED_PWR__0__PC EQU CYREG_PRT5_PC1
TFT_LED_PWR__0__PORT EQU 5
TFT_LED_PWR__0__SHIFT EQU 1
TFT_LED_PWR__AG EQU CYREG_PRT5_AG
TFT_LED_PWR__AMUX EQU CYREG_PRT5_AMUX
TFT_LED_PWR__BIE EQU CYREG_PRT5_BIE
TFT_LED_PWR__BIT_MASK EQU CYREG_PRT5_BIT_MASK
TFT_LED_PWR__BYP EQU CYREG_PRT5_BYP
TFT_LED_PWR__CTL EQU CYREG_PRT5_CTL
TFT_LED_PWR__DM0 EQU CYREG_PRT5_DM0
TFT_LED_PWR__DM1 EQU CYREG_PRT5_DM1
TFT_LED_PWR__DM2 EQU CYREG_PRT5_DM2
TFT_LED_PWR__DR EQU CYREG_PRT5_DR
TFT_LED_PWR__INP_DIS EQU CYREG_PRT5_INP_DIS
TFT_LED_PWR__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU5_BASE
TFT_LED_PWR__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
TFT_LED_PWR__LCD_EN EQU CYREG_PRT5_LCD_EN
TFT_LED_PWR__MASK EQU 0x02
TFT_LED_PWR__PORT EQU 5
TFT_LED_PWR__PRT EQU CYREG_PRT5_PRT
TFT_LED_PWR__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
TFT_LED_PWR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
TFT_LED_PWR__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
TFT_LED_PWR__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
TFT_LED_PWR__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
TFT_LED_PWR__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
TFT_LED_PWR__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
TFT_LED_PWR__PS EQU CYREG_PRT5_PS
TFT_LED_PWR__SHIFT EQU 1
TFT_LED_PWR__SLW EQU CYREG_PRT5_SLW

/* TFT_MISO */
TFT_MISO__0__INTTYPE EQU CYREG_PICU6_INTTYPE4
TFT_MISO__0__MASK EQU 0x10
TFT_MISO__0__PC EQU CYREG_PRT6_PC4
TFT_MISO__0__PORT EQU 6
TFT_MISO__0__SHIFT EQU 4
TFT_MISO__AG EQU CYREG_PRT6_AG
TFT_MISO__AMUX EQU CYREG_PRT6_AMUX
TFT_MISO__BIE EQU CYREG_PRT6_BIE
TFT_MISO__BIT_MASK EQU CYREG_PRT6_BIT_MASK
TFT_MISO__BYP EQU CYREG_PRT6_BYP
TFT_MISO__CTL EQU CYREG_PRT6_CTL
TFT_MISO__DM0 EQU CYREG_PRT6_DM0
TFT_MISO__DM1 EQU CYREG_PRT6_DM1
TFT_MISO__DM2 EQU CYREG_PRT6_DM2
TFT_MISO__DR EQU CYREG_PRT6_DR
TFT_MISO__INP_DIS EQU CYREG_PRT6_INP_DIS
TFT_MISO__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
TFT_MISO__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
TFT_MISO__LCD_EN EQU CYREG_PRT6_LCD_EN
TFT_MISO__MASK EQU 0x10
TFT_MISO__PORT EQU 6
TFT_MISO__PRT EQU CYREG_PRT6_PRT
TFT_MISO__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
TFT_MISO__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
TFT_MISO__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
TFT_MISO__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
TFT_MISO__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
TFT_MISO__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
TFT_MISO__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
TFT_MISO__PS EQU CYREG_PRT6_PS
TFT_MISO__SHIFT EQU 4
TFT_MISO__SLW EQU CYREG_PRT6_SLW

/* TFT_MOSI */
TFT_MOSI__0__INTTYPE EQU CYREG_PICU6_INTTYPE6
TFT_MOSI__0__MASK EQU 0x40
TFT_MOSI__0__PC EQU CYREG_PRT6_PC6
TFT_MOSI__0__PORT EQU 6
TFT_MOSI__0__SHIFT EQU 6
TFT_MOSI__AG EQU CYREG_PRT6_AG
TFT_MOSI__AMUX EQU CYREG_PRT6_AMUX
TFT_MOSI__BIE EQU CYREG_PRT6_BIE
TFT_MOSI__BIT_MASK EQU CYREG_PRT6_BIT_MASK
TFT_MOSI__BYP EQU CYREG_PRT6_BYP
TFT_MOSI__CTL EQU CYREG_PRT6_CTL
TFT_MOSI__DM0 EQU CYREG_PRT6_DM0
TFT_MOSI__DM1 EQU CYREG_PRT6_DM1
TFT_MOSI__DM2 EQU CYREG_PRT6_DM2
TFT_MOSI__DR EQU CYREG_PRT6_DR
TFT_MOSI__INP_DIS EQU CYREG_PRT6_INP_DIS
TFT_MOSI__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
TFT_MOSI__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
TFT_MOSI__LCD_EN EQU CYREG_PRT6_LCD_EN
TFT_MOSI__MASK EQU 0x40
TFT_MOSI__PORT EQU 6
TFT_MOSI__PRT EQU CYREG_PRT6_PRT
TFT_MOSI__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
TFT_MOSI__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
TFT_MOSI__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
TFT_MOSI__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
TFT_MOSI__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
TFT_MOSI__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
TFT_MOSI__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
TFT_MOSI__PS EQU CYREG_PRT6_PS
TFT_MOSI__SHIFT EQU 6
TFT_MOSI__SLW EQU CYREG_PRT6_SLW

/* TFT_SCLK */
TFT_SCLK__0__INTTYPE EQU CYREG_PICU6_INTTYPE5
TFT_SCLK__0__MASK EQU 0x20
TFT_SCLK__0__PC EQU CYREG_PRT6_PC5
TFT_SCLK__0__PORT EQU 6
TFT_SCLK__0__SHIFT EQU 5
TFT_SCLK__AG EQU CYREG_PRT6_AG
TFT_SCLK__AMUX EQU CYREG_PRT6_AMUX
TFT_SCLK__BIE EQU CYREG_PRT6_BIE
TFT_SCLK__BIT_MASK EQU CYREG_PRT6_BIT_MASK
TFT_SCLK__BYP EQU CYREG_PRT6_BYP
TFT_SCLK__CTL EQU CYREG_PRT6_CTL
TFT_SCLK__DM0 EQU CYREG_PRT6_DM0
TFT_SCLK__DM1 EQU CYREG_PRT6_DM1
TFT_SCLK__DM2 EQU CYREG_PRT6_DM2
TFT_SCLK__DR EQU CYREG_PRT6_DR
TFT_SCLK__INP_DIS EQU CYREG_PRT6_INP_DIS
TFT_SCLK__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU6_BASE
TFT_SCLK__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
TFT_SCLK__LCD_EN EQU CYREG_PRT6_LCD_EN
TFT_SCLK__MASK EQU 0x20
TFT_SCLK__PORT EQU 6
TFT_SCLK__PRT EQU CYREG_PRT6_PRT
TFT_SCLK__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
TFT_SCLK__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
TFT_SCLK__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
TFT_SCLK__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
TFT_SCLK__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
TFT_SCLK__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
TFT_SCLK__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
TFT_SCLK__PS EQU CYREG_PRT6_PS
TFT_SCLK__SHIFT EQU 5
TFT_SCLK__SLW EQU CYREG_PRT6_SLW

/* USBUART */
USBUART_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_arb_int__INTC_MASK EQU 0x400000
USBUART_arb_int__INTC_NUMBER EQU 22
USBUART_arb_int__INTC_PRIOR_NUM EQU 7
USBUART_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBUART_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_bus_reset__INTC_MASK EQU 0x800000
USBUART_bus_reset__INTC_NUMBER EQU 23
USBUART_bus_reset__INTC_PRIOR_NUM EQU 7
USBUART_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBUART_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBUART_Dm__0__MASK EQU 0x80
USBUART_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBUART_Dm__0__PORT EQU 15
USBUART_Dm__0__SHIFT EQU 7
USBUART_Dm__AG EQU CYREG_PRT15_AG
USBUART_Dm__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dm__BIE EQU CYREG_PRT15_BIE
USBUART_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dm__BYP EQU CYREG_PRT15_BYP
USBUART_Dm__CTL EQU CYREG_PRT15_CTL
USBUART_Dm__DM0 EQU CYREG_PRT15_DM0
USBUART_Dm__DM1 EQU CYREG_PRT15_DM1
USBUART_Dm__DM2 EQU CYREG_PRT15_DM2
USBUART_Dm__DR EQU CYREG_PRT15_DR
USBUART_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dm__MASK EQU 0x80
USBUART_Dm__PORT EQU 15
USBUART_Dm__PRT EQU CYREG_PRT15_PRT
USBUART_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dm__PS EQU CYREG_PRT15_PS
USBUART_Dm__SHIFT EQU 7
USBUART_Dm__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBUART_Dp__0__MASK EQU 0x40
USBUART_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBUART_Dp__0__PORT EQU 15
USBUART_Dp__0__SHIFT EQU 6
USBUART_Dp__AG EQU CYREG_PRT15_AG
USBUART_Dp__AMUX EQU CYREG_PRT15_AMUX
USBUART_Dp__BIE EQU CYREG_PRT15_BIE
USBUART_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBUART_Dp__BYP EQU CYREG_PRT15_BYP
USBUART_Dp__CTL EQU CYREG_PRT15_CTL
USBUART_Dp__DM0 EQU CYREG_PRT15_DM0
USBUART_Dp__DM1 EQU CYREG_PRT15_DM1
USBUART_Dp__DM2 EQU CYREG_PRT15_DM2
USBUART_Dp__DR EQU CYREG_PRT15_DR
USBUART_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBUART_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBUART_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBUART_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBUART_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBUART_Dp__MASK EQU 0x40
USBUART_Dp__PORT EQU 15
USBUART_Dp__PRT EQU CYREG_PRT15_PRT
USBUART_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBUART_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBUART_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBUART_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBUART_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBUART_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBUART_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBUART_Dp__PS EQU CYREG_PRT15_PS
USBUART_Dp__SHIFT EQU 6
USBUART_Dp__SLW EQU CYREG_PRT15_SLW
USBUART_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBUART_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_dp_int__INTC_MASK EQU 0x2000
USBUART_dp_int__INTC_NUMBER EQU 13
USBUART_dp_int__INTC_PRIOR_NUM EQU 7
USBUART_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_13
USBUART_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_0__INTC_MASK EQU 0x1000000
USBUART_ep_0__INTC_NUMBER EQU 24
USBUART_ep_0__INTC_PRIOR_NUM EQU 7
USBUART_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBUART_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_1__INTC_MASK EQU 0x02
USBUART_ep_1__INTC_NUMBER EQU 1
USBUART_ep_1__INTC_PRIOR_NUM EQU 7
USBUART_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBUART_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_2__INTC_MASK EQU 0x04
USBUART_ep_2__INTC_NUMBER EQU 2
USBUART_ep_2__INTC_PRIOR_NUM EQU 7
USBUART_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
USBUART_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_ep_3__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_ep_3__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_ep_3__INTC_MASK EQU 0x08
USBUART_ep_3__INTC_NUMBER EQU 3
USBUART_ep_3__INTC_PRIOR_NUM EQU 7
USBUART_ep_3__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_3
USBUART_ep_3__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_ep_3__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBUART_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBUART_sof_int__INTC_MASK EQU 0x200000
USBUART_sof_int__INTC_NUMBER EQU 21
USBUART_sof_int__INTC_PRIOR_NUM EQU 7
USBUART_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBUART_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBUART_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBUART_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBUART_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBUART_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBUART_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBUART_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBUART_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBUART_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBUART_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBUART_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBUART_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBUART_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBUART_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBUART_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBUART_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBUART_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBUART_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBUART_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBUART_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBUART_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBUART_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBUART_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBUART_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBUART_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBUART_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBUART_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBUART_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBUART_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBUART_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBUART_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBUART_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBUART_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBUART_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBUART_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBUART_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBUART_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBUART_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBUART_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBUART_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBUART_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBUART_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBUART_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBUART_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBUART_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBUART_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBUART_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBUART_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBUART_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBUART_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBUART_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBUART_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBUART_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBUART_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBUART_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBUART_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBUART_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBUART_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBUART_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBUART_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBUART_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBUART_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBUART_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBUART_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBUART_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBUART_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBUART_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBUART_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBUART_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBUART_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBUART_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBUART_USB__CR0 EQU CYREG_USB_CR0
USBUART_USB__CR1 EQU CYREG_USB_CR1
USBUART_USB__CWA EQU CYREG_USB_CWA
USBUART_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBUART_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBUART_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBUART_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBUART_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBUART_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBUART_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBUART_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBUART_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBUART_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBUART_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBUART_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBUART_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBUART_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBUART_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBUART_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBUART_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBUART_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBUART_USB__PM_ACT_MSK EQU 0x01
USBUART_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBUART_USB__PM_STBY_MSK EQU 0x01
USBUART_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBUART_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBUART_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBUART_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBUART_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBUART_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBUART_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBUART_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBUART_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBUART_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBUART_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBUART_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBUART_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBUART_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBUART_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBUART_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBUART_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBUART_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBUART_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBUART_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBUART_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBUART_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBUART_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBUART_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBUART_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBUART_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBUART_USB__SOF0 EQU CYREG_USB_SOF0
USBUART_USB__SOF1 EQU CYREG_USB_SOF1
USBUART_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBUART_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBUART_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

/* act8600_i2c_en */
act8600_i2c_en_Sync_ctrl_reg__0__MASK EQU 0x01
act8600_i2c_en_Sync_ctrl_reg__0__POS EQU 0
act8600_i2c_en_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
act8600_i2c_en_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
act8600_i2c_en_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
act8600_i2c_en_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
act8600_i2c_en_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
act8600_i2c_en_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
act8600_i2c_en_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
act8600_i2c_en_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
act8600_i2c_en_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
act8600_i2c_en_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
act8600_i2c_en_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
act8600_i2c_en_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
act8600_i2c_en_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
act8600_i2c_en_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
act8600_i2c_en_Sync_ctrl_reg__MASK EQU 0x01
act8600_i2c_en_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
act8600_i2c_en_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
act8600_i2c_en_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

/* act_i2c_clk */
act_i2c_clk__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
act_i2c_clk__0__MASK EQU 0x80
act_i2c_clk__0__PC EQU CYREG_PRT12_PC7
act_i2c_clk__0__PORT EQU 12
act_i2c_clk__0__SHIFT EQU 7
act_i2c_clk__AG EQU CYREG_PRT12_AG
act_i2c_clk__BIE EQU CYREG_PRT12_BIE
act_i2c_clk__BIT_MASK EQU CYREG_PRT12_BIT_MASK
act_i2c_clk__BYP EQU CYREG_PRT12_BYP
act_i2c_clk__DM0 EQU CYREG_PRT12_DM0
act_i2c_clk__DM1 EQU CYREG_PRT12_DM1
act_i2c_clk__DM2 EQU CYREG_PRT12_DM2
act_i2c_clk__DR EQU CYREG_PRT12_DR
act_i2c_clk__INP_DIS EQU CYREG_PRT12_INP_DIS
act_i2c_clk__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
act_i2c_clk__MASK EQU 0x80
act_i2c_clk__PORT EQU 12
act_i2c_clk__PRT EQU CYREG_PRT12_PRT
act_i2c_clk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
act_i2c_clk__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
act_i2c_clk__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
act_i2c_clk__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
act_i2c_clk__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
act_i2c_clk__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
act_i2c_clk__PS EQU CYREG_PRT12_PS
act_i2c_clk__SHIFT EQU 7
act_i2c_clk__SIO_CFG EQU CYREG_PRT12_SIO_CFG
act_i2c_clk__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
act_i2c_clk__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
act_i2c_clk__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
act_i2c_clk__SLW EQU CYREG_PRT12_SLW

/* act_i2c_sda */
act_i2c_sda__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
act_i2c_sda__0__MASK EQU 0x40
act_i2c_sda__0__PC EQU CYREG_PRT12_PC6
act_i2c_sda__0__PORT EQU 12
act_i2c_sda__0__SHIFT EQU 6
act_i2c_sda__AG EQU CYREG_PRT12_AG
act_i2c_sda__BIE EQU CYREG_PRT12_BIE
act_i2c_sda__BIT_MASK EQU CYREG_PRT12_BIT_MASK
act_i2c_sda__BYP EQU CYREG_PRT12_BYP
act_i2c_sda__DM0 EQU CYREG_PRT12_DM0
act_i2c_sda__DM1 EQU CYREG_PRT12_DM1
act_i2c_sda__DM2 EQU CYREG_PRT12_DM2
act_i2c_sda__DR EQU CYREG_PRT12_DR
act_i2c_sda__INP_DIS EQU CYREG_PRT12_INP_DIS
act_i2c_sda__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
act_i2c_sda__MASK EQU 0x40
act_i2c_sda__PORT EQU 12
act_i2c_sda__PRT EQU CYREG_PRT12_PRT
act_i2c_sda__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
act_i2c_sda__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
act_i2c_sda__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
act_i2c_sda__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
act_i2c_sda__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
act_i2c_sda__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
act_i2c_sda__PS EQU CYREG_PRT12_PS
act_i2c_sda__SHIFT EQU 6
act_i2c_sda__SIO_CFG EQU CYREG_PRT12_SIO_CFG
act_i2c_sda__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
act_i2c_sda__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
act_i2c_sda__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
act_i2c_sda__SLW EQU CYREG_PRT12_SLW

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 66000000
BCLK__BUS_CLK__KHZ EQU 66000
BCLK__BUS_CLK__MHZ EQU 66
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 16
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E16A069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 16
CYDEV_CHIP_MEMBER_4D EQU 12
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 17
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 15
CYDEV_CHIP_MEMBER_4I EQU 21
CYDEV_CHIP_MEMBER_4J EQU 13
CYDEV_CHIP_MEMBER_4K EQU 14
CYDEV_CHIP_MEMBER_4L EQU 20
CYDEV_CHIP_MEMBER_4M EQU 19
CYDEV_CHIP_MEMBER_4N EQU 9
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 18
CYDEV_CHIP_MEMBER_4Q EQU 11
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 22
CYDEV_CHIP_MEMBER_FM3 EQU 26
CYDEV_CHIP_MEMBER_FM4 EQU 27
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 23
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 24
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 25
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 0
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x4000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008031
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 3300
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 3300
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
