{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666830750097 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666830750098 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 26 18:32:29 2022 " "Processing started: Wed Oct 26 18:32:29 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666830750098 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1666830750098 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ProcesadorVectorial -c ProcesadorVectorial --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ProcesadorVectorial -c ProcesadorVectorial --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1666830750098 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1666830751774 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1666830751774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1 " "Found entity 1: mux_2to1" {  } { { "mux_2to1.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/mux_2to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_tb " "Found entity 1: mux_2to1_tb" {  } { { "mux_2to1_tb.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/mux_2to1_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770397 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "mux_4to1.sv(22) " "Verilog HDL warning at mux_4to1.sv(22): extended using \"x\" or \"z\"" {  } { { "mux_4to1.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/mux_4to1.sv" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1666830770411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1 " "Found entity 1: mux_4to1" {  } { { "mux_4to1.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/mux_4to1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4to1_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_4to1_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4to1_tb " "Found entity 1: mux_4to1_tb" {  } { { "mux_4to1_tb.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/mux_4to1_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_scalar.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_scalar.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_scalar " "Found entity 1: register_scalar" {  } { { "register_scalar.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/register_scalar.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_scalar_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_scalar_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_scalar_tb " "Found entity 1: register_scalar_tb" {  } { { "register_scalar_tb.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/register_scalar_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_vectorial.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_vectorial.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_vectorial " "Found entity 1: register_vectorial" {  } { { "register_vectorial.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/register_vectorial.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_vectorial_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_vectorial_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_vectorial_tb " "Found entity 1: register_vectorial_tb" {  } { { "register_vectorial_tb.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/register_vectorial_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_tb " "Found entity 1: adder_tb" {  } { { "adder_tb.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/adder_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file jump_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jump_unit " "Found entity 1: jump_unit" {  } { { "jump_unit.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/jump_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jump_unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file jump_unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 jump_unit_tb " "Found entity 1: jump_unit_tb" {  } { { "jump_unit_tb.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/jump_unit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "pc_register.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/pc_register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_register_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_register_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register_tb " "Found entity 1: pc_register_tb" {  } { { "pc_register_tb.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/pc_register_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_32b.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1_32b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_32b " "Found entity 1: mux_2to1_32b" {  } { { "mux_2to1_32b.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/mux_2to1_32b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2to1_192b.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux_2to1_192b.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2to1_192b " "Found entity 1: mux_2to1_192b" {  } { { "mux_2to1_192b.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/mux_2to1_192b.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770559 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sign_extend.sv(14) " "Verilog HDL warning at sign_extend.sv(14): extended using \"x\" or \"z\"" {  } { { "sign_extend.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/sign_extend.sv" 14 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1666830770582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/sign_extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend_tb " "Found entity 1: sign_extend_tb" {  } { { "sign_extend_tb.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/sign_extend_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_6lanes.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_6lanes.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_6lanes " "Found entity 1: alu_6lanes" {  } { { "alu_6lanes.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/alu_6lanes.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu_tb " "Found entity 1: alu_tb" {  } { { "alu_tb.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/alu_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_if_id " "Found entity 1: segment_if_id" {  } { { "segment_if_id.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/segment_if_id.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_id_ex " "Found entity 1: segment_id_ex" {  } { { "segment_id_ex.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/segment_id_ex.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_ex_mem " "Found entity 1: segment_ex_mem" {  } { { "segment_ex_mem.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/segment_ex_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "segment_mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file segment_mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 segment_mem_wb " "Found entity 1: segment_mem_wb" {  } { { "segment_mem_wb.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/segment_mem_wb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/control_unit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_tb " "Found entity 1: control_unit_tb" {  } { { "control_unit_tb.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/control_unit_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_ram " "Found entity 1: dmem_ram" {  } { { "dmem_ram.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/dmem_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem_rom " "Found entity 1: dmem_rom" {  } { { "dmem_rom.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/dmem_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memorycontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file memorycontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryController " "Found entity 1: memoryController" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryaccess.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoryaccess.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryAccess " "Found entity 1: memoryAccess" {  } { { "memoryAccess.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryAccess.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoryaccess_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file memoryaccess_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memoryAccess_tb " "Found entity 1: memoryAccess_tb" {  } { { "memoryAccess_tb.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryAccess_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666830770767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1666830770767 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "memoryAccess_tb " "Elaborating entity \"memoryAccess_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1666830770867 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk memoryAccess_tb.sv(57) " "Verilog HDL warning at memoryAccess_tb.sv(57): assignments to clk create a combinational loop" {  } { { "memoryAccess_tb.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryAccess_tb.sv" 57 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Design Software" 0 -1 1666830770876 "|memoryAccess_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryAccess memoryAccess:memory " "Elaborating entity \"memoryAccess\" for hierarchy \"memoryAccess:memory\"" {  } { { "memoryAccess_tb.sv" "memory" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryAccess_tb.sv" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1666830770917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memoryController memoryAccess:memory\|memoryController:memoryControllerUnit " "Elaborating entity \"memoryController\" for hierarchy \"memoryAccess:memory\|memoryController:memoryControllerUnit\"" {  } { { "memoryAccess.sv" "memoryControllerUnit" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryAccess.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1666830770934 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[0\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[0\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770943 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[1\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[1\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770943 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[2\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[2\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770946 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[3\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[3\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770946 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[4\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[4\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770946 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[5\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[5\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770946 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[6\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[6\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770946 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[7\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[7\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770946 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[8\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[8\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770946 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[9\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[9\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770946 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[10\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[10\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770946 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[11\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[11\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770947 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[12\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[12\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770947 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[13\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[13\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770947 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[14\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[14\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770947 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[15\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[15\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770947 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[16\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[16\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770947 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[17\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[17\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770947 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[18\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[18\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770947 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[19\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[19\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770947 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[20\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[20\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770947 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[21\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[21\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770948 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[22\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[22\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770948 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[23\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[23\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770948 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[24\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[24\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770948 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[25\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[25\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770948 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[26\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[26\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770948 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[27\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[27\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770949 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[28\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[28\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770949 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[29\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[29\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770949 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[30\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[30\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770949 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressRAM\[31\] memoryController.sv(30) " "Inferred latch for \"mapAddressRAM\[31\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770949 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[0\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[0\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770949 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[1\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[1\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770949 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[2\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[2\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770949 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[3\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[3\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770949 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[4\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[4\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770949 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[5\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[5\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770950 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[6\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[6\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770950 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[7\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[7\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770950 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[8\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[8\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770950 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[9\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[9\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770950 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[10\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[10\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770950 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[11\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[11\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770950 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[12\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[12\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770950 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[13\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[13\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770950 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[14\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[14\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770950 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[15\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[15\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770952 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[16\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[16\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770952 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[17\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[17\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770952 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[18\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[18\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770952 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[19\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[19\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770952 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[20\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[20\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770952 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[21\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[21\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770952 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[22\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[22\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770952 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[23\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[23\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770952 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[24\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[24\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770953 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[25\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[25\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770953 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[26\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[26\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770953 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[27\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[27\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770953 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[28\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[28\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770953 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[29\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[29\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770953 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[30\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[30\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770953 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressROM\[31\] memoryController.sv(30) " "Inferred latch for \"mapAddressROM\[31\]\" at memoryController.sv(30)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 30 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770953 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[0\] memoryController.sv(16) " "Inferred latch for \"instruction\[0\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770953 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[1\] memoryController.sv(16) " "Inferred latch for \"instruction\[1\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770954 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[2\] memoryController.sv(16) " "Inferred latch for \"instruction\[2\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770954 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[3\] memoryController.sv(16) " "Inferred latch for \"instruction\[3\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770954 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[4\] memoryController.sv(16) " "Inferred latch for \"instruction\[4\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770954 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[5\] memoryController.sv(16) " "Inferred latch for \"instruction\[5\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770954 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[6\] memoryController.sv(16) " "Inferred latch for \"instruction\[6\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770954 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[7\] memoryController.sv(16) " "Inferred latch for \"instruction\[7\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770954 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[8\] memoryController.sv(16) " "Inferred latch for \"instruction\[8\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770954 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[9\] memoryController.sv(16) " "Inferred latch for \"instruction\[9\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770954 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[10\] memoryController.sv(16) " "Inferred latch for \"instruction\[10\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770954 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[11\] memoryController.sv(16) " "Inferred latch for \"instruction\[11\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770954 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[12\] memoryController.sv(16) " "Inferred latch for \"instruction\[12\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770955 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[13\] memoryController.sv(16) " "Inferred latch for \"instruction\[13\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770955 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[14\] memoryController.sv(16) " "Inferred latch for \"instruction\[14\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770955 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[15\] memoryController.sv(16) " "Inferred latch for \"instruction\[15\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770955 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[16\] memoryController.sv(16) " "Inferred latch for \"instruction\[16\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770955 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[17\] memoryController.sv(16) " "Inferred latch for \"instruction\[17\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770955 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[18\] memoryController.sv(16) " "Inferred latch for \"instruction\[18\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770955 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[19\] memoryController.sv(16) " "Inferred latch for \"instruction\[19\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770955 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[20\] memoryController.sv(16) " "Inferred latch for \"instruction\[20\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770955 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[21\] memoryController.sv(16) " "Inferred latch for \"instruction\[21\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770955 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[22\] memoryController.sv(16) " "Inferred latch for \"instruction\[22\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770955 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[23\] memoryController.sv(16) " "Inferred latch for \"instruction\[23\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770956 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[24\] memoryController.sv(16) " "Inferred latch for \"instruction\[24\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770956 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[25\] memoryController.sv(16) " "Inferred latch for \"instruction\[25\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770956 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[26\] memoryController.sv(16) " "Inferred latch for \"instruction\[26\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770956 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[27\] memoryController.sv(16) " "Inferred latch for \"instruction\[27\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770956 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[28\] memoryController.sv(16) " "Inferred latch for \"instruction\[28\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770956 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[29\] memoryController.sv(16) " "Inferred latch for \"instruction\[29\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770956 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[30\] memoryController.sv(16) " "Inferred latch for \"instruction\[30\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770956 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction\[31\] memoryController.sv(16) " "Inferred latch for \"instruction\[31\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770957 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[0\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[0\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770957 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[1\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[1\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770957 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[2\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[2\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770957 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[3\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[3\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770957 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[4\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[4\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770957 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[5\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[5\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770958 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[6\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[6\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770958 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[7\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[7\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770958 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[8\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[8\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770958 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[9\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[9\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770958 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[10\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[10\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770958 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[11\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[11\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770958 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[12\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[12\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770958 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[13\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[13\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770958 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[14\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[14\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770958 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[15\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[15\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770958 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[16\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[16\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770958 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[17\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[17\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770958 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[18\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[18\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770959 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[19\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[19\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770959 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[20\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[20\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770959 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[21\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[21\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770959 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[22\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[22\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770959 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[23\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[23\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770959 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[24\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[24\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770959 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[25\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[25\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770959 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[26\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[26\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770959 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[27\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[27\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770959 "|memoryAccess_tb|memoryAccess:memory|memoryController:memoryControllerUnit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mapAddressInstructions\[28\] memoryController.sv(16) " "Inferred latch for \"mapAddressInstructions\[28\]\" at memoryController.sv(16)" {  } { { "memoryController.sv" "" { Text "C:/MySpot/ComputerArchitecture2.Project2/memoryController.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1666830770960 "|memoryAccess_t