#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Mon May  1 10:26:09 2023
# Process ID: 18116
# Current directory: D:/Github/IIC_FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12416 D:\Github\IIC_FPGA\IIC_FPGA.xpr
# Log file: D:/Github/IIC_FPGA/vivado.log
# Journal file: D:/Github/IIC_FPGA\vivado.jou
# Running On: LAPTOP-U9EM5UJ6, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 17023 MB
#-----------------------------------------------------------
start_gui
open_project D:/Github/IIC_FPGA/IIC_FPGA.xpr
export_ip_user_files -of_objects  [get_files D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_tx.v] -no_script -reset -force -quiet
remove_files  D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_tx.v
add_files -norecurse D:/Github/IIC_FPGA/IIC_FPGA.srcs/sources_1/new/IIC_write.v
file mkdir D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_tb.v w ]
add_files -fileset sim_1 D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_tb.v
export_ip_user_files -of_objects  [get_files D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_tb.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_tb.v
file delete -force D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_tb.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_write_tb.v w ]
add_files -fileset sim_1 D:/Github/IIC_FPGA/IIC_FPGA.srcs/sim_1/new/IIC_write_tb.v
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top IIC_write_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode DisplayOnly [current_project]
launch_simulation
launch_simulation
launch_simulation
source IIC_write_tb.tcl
close_sim
launch_simulation
source IIC_write_tb.tcl
close_sim
