// Seed: 3700484026
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout id_8;
  input id_7;
  inout id_6;
  inout id_5;
  input id_4;
  input id_3;
  inout id_2;
  output id_1;
  assign id_2 = id_4;
endmodule
module module_1 (
    output id_0,
    input logic id_1
    , id_9,
    input id_2,
    input logic id_3
);
  always @(posedge 1'd0);
  logic id_10;
  logic id_11 = 1'b0 & id_1;
endmodule
