
*** Running vivado
    with args -log sh_reg_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sh_reg_0.tcl

awk: cmd. line:1: warning: command line argument `/etc/upstream-release' is a directory: skipped

****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source sh_reg_0.tcl -notrace
Command: synth_design -top sh_reg_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18257 
awk: cmd. line:1: warning: command line argument `/etc/upstream-release' is a directory: skipped
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1190.840 ; gain = 68.996 ; free physical = 2654 ; free virtual = 27110
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sh_reg_0' [/home/szar/drexel/2017-fall/ecec661/assn2/project_1/project_1.srcs/sources_1/ip/sh_reg_0/synth/sh_reg_0.v:56]
INFO: [Synth 8-638] synthesizing module 'sh_reg_v1_0' [/home/szar/drexel/2017-fall/ecec661/assn2/project_1/project_1.srcs/sources_1/ip/sh_reg_0/hdl/sh_reg_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sh_reg_v1_0_S00_AXI' [/home/szar/drexel/2017-fall/ecec661/assn2/project_1/project_1.srcs/sources_1/ip/sh_reg_0/hdl/sh_reg_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/szar/drexel/2017-fall/ecec661/assn2/project_1/project_1.srcs/sources_1/ip/sh_reg_0/hdl/sh_reg_v1_0_S00_AXI.v:231]
INFO: [Synth 8-226] default block is never used [/home/szar/drexel/2017-fall/ecec661/assn2/project_1/project_1.srcs/sources_1/ip/sh_reg_0/hdl/sh_reg_v1_0_S00_AXI.v:372]
WARNING: [Synth 8-6014] Unused sequential element byte_index was removed.  [/home/szar/drexel/2017-fall/ecec661/assn2/project_1/project_1.srcs/sources_1/ip/sh_reg_0/hdl/sh_reg_v1_0_S00_AXI.v:221]
INFO: [Synth 8-256] done synthesizing module 'sh_reg_v1_0_S00_AXI' (1#1) [/home/szar/drexel/2017-fall/ecec661/assn2/project_1/project_1.srcs/sources_1/ip/sh_reg_0/hdl/sh_reg_v1_0_S00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'sh_reg_v1_0' (2#1) [/home/szar/drexel/2017-fall/ecec661/assn2/project_1/project_1.srcs/sources_1/ip/sh_reg_0/hdl/sh_reg_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'sh_reg_0' (3#1) [/home/szar/drexel/2017-fall/ecec661/assn2/project_1/project_1.srcs/sources_1/ip/sh_reg_0/synth/sh_reg_0.v:56]
WARNING: [Synth 8-3331] design sh_reg_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design sh_reg_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design sh_reg_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design sh_reg_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design sh_reg_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design sh_reg_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1231.340 ; gain = 109.496 ; free physical = 2661 ; free virtual = 27118
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1231.340 ; gain = 109.496 ; free physical = 2660 ; free virtual = 27117
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1574.785 ; gain = 1.000 ; free physical = 2307 ; free virtual = 26804
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1574.785 ; gain = 452.941 ; free physical = 2446 ; free virtual = 26956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1574.785 ; gain = 452.941 ; free physical = 2446 ; free virtual = 26956
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1574.785 ; gain = 452.941 ; free physical = 2447 ; free virtual = 26957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1574.785 ; gain = 452.941 ; free physical = 2437 ; free virtual = 26947
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sh_reg_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   4 Input     32 Bit        Muxes := 5     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design sh_reg_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design sh_reg_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design sh_reg_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design sh_reg_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design sh_reg_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design sh_reg_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/sh_reg_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/sh_reg_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sh_reg_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/sh_reg_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/sh_reg_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/sh_reg_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (inst/sh_reg_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module sh_reg_0.
INFO: [Synth 8-3332] Sequential element (inst/sh_reg_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module sh_reg_0.
INFO: [Synth 8-3332] Sequential element (inst/sh_reg_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module sh_reg_0.
INFO: [Synth 8-3332] Sequential element (inst/sh_reg_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module sh_reg_0.
INFO: [Synth 8-3332] Sequential element (inst/sh_reg_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module sh_reg_0.
INFO: [Synth 8-3332] Sequential element (inst/sh_reg_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module sh_reg_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1574.785 ; gain = 452.941 ; free physical = 2426 ; free virtual = 26938
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1574.785 ; gain = 452.941 ; free physical = 2307 ; free virtual = 26827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1574.785 ; gain = 452.941 ; free physical = 2308 ; free virtual = 26828
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 1574.785 ; gain = 452.941 ; free physical = 2307 ; free virtual = 26827
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1574.785 ; gain = 452.941 ; free physical = 2309 ; free virtual = 26828
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1574.785 ; gain = 452.941 ; free physical = 2309 ; free virtual = 26829
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1574.785 ; gain = 452.941 ; free physical = 2308 ; free virtual = 26828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1574.785 ; gain = 452.941 ; free physical = 2309 ; free virtual = 26828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1574.785 ; gain = 452.941 ; free physical = 2309 ; free virtual = 26828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1574.785 ; gain = 452.941 ; free physical = 2308 ; free virtual = 26828
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     1|
|4     |LUT4 |    22|
|5     |LUT6 |    36|
|6     |FDRE |   169|
|7     |FDSE |     1|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------+--------------------+------+
|      |Instance                     |Module              |Cells |
+------+-----------------------------+--------------------+------+
|1     |top                          |                    |   231|
|2     |  inst                       |sh_reg_v1_0         |   231|
|3     |    sh_reg_v1_0_S00_AXI_inst |sh_reg_v1_0_S00_AXI |   231|
+------+-----------------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 1574.785 ; gain = 452.941 ; free physical = 2308 ; free virtual = 26828
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1574.785 ; gain = 109.496 ; free physical = 2363 ; free virtual = 26883
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1574.793 ; gain = 452.941 ; free physical = 2363 ; free virtual = 26883
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

26 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1574.793 ; gain = 465.535 ; free physical = 2328 ; free virtual = 26849
INFO: [Common 17-1381] The checkpoint '/home/szar/drexel/2017-fall/ecec661/assn2/project_1/project_1.runs/sh_reg_0_synth_1/sh_reg_0.dcp' has been generated.
