#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fc06d62e200 .scope module, "Add4" "Add4" 2 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 7 "Q"
    .port_info 1 /INPUT 7 "I"
P_0x7fc06d6495b0 .param/l "number" 0 2 2, +C4<00000000000000000000000000000111>;
o0x103b64008 .functor BUFZ 7, C4<zzzzzzz>; HiZ drive
v0x7fc06d62ef10_0 .net "I", 6 0, o0x103b64008;  0 drivers
v0x7fc06d667d50_0 .net "Q", 6 0, L_0x7fc06d67f970;  1 drivers
L_0x103b96008 .functor BUFT 1, C4<0000100>, C4<0>, C4<0>, C4<0>;
v0x7fc06d667df0_0 .net/2u *"_s0", 6 0, L_0x103b96008;  1 drivers
L_0x7fc06d67f970 .arith/sum 7, o0x103b64008, L_0x103b96008;
S_0x7fc06d62d450 .scope module, "Adder" "Adder" 3 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Q"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
P_0x7fc06d60b1c0 .param/l "size" 0 3 2, +C4<00000000000000000000000000100000>;
o0x103b640f8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc06d667ed0_0 .net "I0", 31 0, o0x103b640f8;  0 drivers
o0x103b64128 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc06d667f80_0 .net "I1", 31 0, o0x103b64128;  0 drivers
v0x7fc06d668030_0 .net "Q", 31 0, L_0x7fc06d67fa70;  1 drivers
L_0x7fc06d67fa70 .arith/sum 32, o0x103b640f8, o0x103b64128;
S_0x7fc06d631e90 .scope module, "maintest" "maintest" 4 1;
 .timescale -9 -12;
v0x7fc06d67e660_0 .net "PCout", 6 0, v0x7fc06d673ab0_0;  1 drivers
v0x7fc06d67e710_0 .var "clk", 0 0;
v0x7fc06d668300_0 .var "count", 6 0;
v0x7fc06d67e7d0_0 .net "mem1", 31 0, L_0x7fc06d6837c0;  1 drivers
v0x7fc06d67e8a0_0 .net "mem2", 31 0, L_0x7fc06d683bb0;  1 drivers
v0x7fc06d67e9b0_0 .net "s0", 31 0, L_0x7fc06d6819f0;  1 drivers
v0x7fc06d67ea80_0 .net "s1", 31 0, L_0x7fc06d681ad0;  1 drivers
v0x7fc06d67eb50_0 .net "s2", 31 0, L_0x7fc06d681b60;  1 drivers
v0x7fc06d67ec20_0 .net "s3", 31 0, L_0x7fc06d681c30;  1 drivers
v0x7fc06d67ed30_0 .net "s4", 31 0, L_0x7fc06d681ca0;  1 drivers
v0x7fc06d67ee00_0 .net "s5", 31 0, L_0x7fc06d681d80;  1 drivers
v0x7fc06d67eed0_0 .net "s6", 31 0, L_0x7fc06d681df0;  1 drivers
v0x7fc06d67efa0_0 .net "s7", 31 0, L_0x7fc06d681d10;  1 drivers
v0x7fc06d67f070_0 .net "t0", 31 0, L_0x7fc06d681670;  1 drivers
v0x7fc06d67f140_0 .net "t1", 31 0, L_0x7fc06d6816e0;  1 drivers
v0x7fc06d67f210_0 .net "t2", 31 0, L_0x7fc06d681750;  1 drivers
v0x7fc06d67f2e0_0 .net "t3", 31 0, L_0x7fc06d6817c0;  1 drivers
v0x7fc06d67f470_0 .net "t4", 31 0, L_0x7fc06d681830;  1 drivers
v0x7fc06d67f500_0 .net "t5", 31 0, L_0x7fc06d6818a0;  1 drivers
v0x7fc06d67f590_0 .net "t6", 31 0, L_0x7fc06d681910;  1 drivers
v0x7fc06d67f660_0 .net "t7", 31 0, L_0x7fc06d681980;  1 drivers
S_0x7fc06d668140 .scope module, "UUT" "main" 4 15, 5 1 0, S_0x7fc06d631e90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 32 "t0"
    .port_info 2 /OUTPUT 32 "t1"
    .port_info 3 /OUTPUT 32 "t2"
    .port_info 4 /OUTPUT 32 "t3"
    .port_info 5 /OUTPUT 32 "t4"
    .port_info 6 /OUTPUT 32 "t5"
    .port_info 7 /OUTPUT 32 "t6"
    .port_info 8 /OUTPUT 32 "t7"
    .port_info 9 /OUTPUT 32 "s0"
    .port_info 10 /OUTPUT 32 "s1"
    .port_info 11 /OUTPUT 32 "s2"
    .port_info 12 /OUTPUT 32 "s3"
    .port_info 13 /OUTPUT 32 "s4"
    .port_info 14 /OUTPUT 32 "s5"
    .port_info 15 /OUTPUT 32 "s6"
    .port_info 16 /OUTPUT 32 "s7"
    .port_info 17 /OUTPUT 7 "PCout"
    .port_info 18 /OUTPUT 32 "mem1"
    .port_info 19 /OUTPUT 32 "mem2"
L_0x7fc06d67fcf0 .functor AND 1, v0x7fc06d66b810_0, L_0x7fc06d681ee0, C4<1>, C4<1>;
L_0x7fc06d67fd60 .functor NOT 1, L_0x7fc06d681ee0, C4<0>, C4<0>, C4<0>;
L_0x7fc06d67fe10 .functor AND 1, v0x7fc06d66b8a0_0, L_0x7fc06d67fd60, C4<1>, C4<1>;
L_0x7fc06d67ff20 .functor OR 1, L_0x7fc06d67fcf0, L_0x7fc06d67fe10, C4<0>, C4<0>;
L_0x7fc06d680050 .functor OR 1, v0x7fc06d66b810_0, v0x7fc06d66b8a0_0, C4<0>, C4<0>;
L_0x7fc06d680130 .functor NOT 1, v0x7fc06d66f560_0, C4<0>, C4<0>, C4<0>;
L_0x7fc06d6801a0 .functor OR 1, L_0x7fc06d67ff20, v0x7fc06d66b940_0, C4<0>, C4<0>;
L_0x7fc06d680250 .functor AND 1, L_0x7fc06d680130, L_0x7fc06d6801a0, C4<1>, C4<1>;
v0x7fc06d6794b0_0 .net "ALUOp", 1 0, v0x7fc06d66b6b0_0;  1 drivers
v0x7fc06d679570_0 .net "ALUSrc", 0 0, v0x7fc06d66b770_0;  1 drivers
v0x7fc06d679620_0 .net "ALUctr", 3 0, v0x7fc06d678e10_0;  1 drivers
v0x7fc06d679710_0 .net "ALUina", 31 0, v0x7fc06d668bf0_0;  1 drivers
v0x7fc06d6797e0_0 .net "ALUinb", 31 0, v0x7fc06d669b10_0;  1 drivers
v0x7fc06d6798f0_0 .net "ALUres", 31 0, v0x7fc06d677ce0_0;  1 drivers
v0x7fc06d6799c0_0 .net "ALUsrcMUXBin0", 31 0, v0x7fc06d669430_0;  1 drivers
v0x7fc06d679a50_0 .net "ALUsrca", 1 0, v0x7fc06d66d1e0_0;  1 drivers
v0x7fc06d679b20_0 .net "ALUsrcb", 1 0, v0x7fc06d66d2b0_0;  1 drivers
v0x7fc06d679c30_0 .net "Baddr", 6 0, L_0x7fc06d681520;  1 drivers
v0x7fc06d679cc0_0 .net "Branch", 0 0, L_0x7fc06d67ff20;  1 drivers
v0x7fc06d679d50_0 .net "BranchEQ", 0 0, v0x7fc06d66b810_0;  1 drivers
v0x7fc06d679de0_0 .net "BranchNE", 0 0, v0x7fc06d66b8a0_0;  1 drivers
v0x7fc06d679e70_0 .net "Cmpina", 31 0, v0x7fc06d66a2c0_0;  1 drivers
v0x7fc06d679f20_0 .net "Cmpinb", 31 0, v0x7fc06d66ab30_0;  1 drivers
v0x7fc06d679fd0_0 .net "Cmpres", 0 0, L_0x7fc06d681ee0;  1 drivers
v0x7fc06d67a060_0 .net "Controlout", 7 0, L_0x7fc06d6821a0;  1 drivers
v0x7fc06d67a210_0 .net "Controlres", 7 0, v0x7fc06d66b1f0_0;  1 drivers
v0x7fc06d67a2a0_0 .net "DMres", 31 0, v0x7fc06d66c6a0_0;  1 drivers
v0x7fc06d67a330_0 .net "EX_MEM_ALUres", 31 0, v0x7fc06d66dce0_0;  1 drivers
v0x7fc06d67a3c0_0 .net "EX_MEM_MEMRead", 0 0, L_0x7fc06d683890;  1 drivers
v0x7fc06d67a4d0_0 .net "EX_MEM_MEMWrite", 0 0, L_0x7fc06d682a60;  1 drivers
v0x7fc06d67a560_0 .net "EX_MEM_MEMctr", 1 0, v0x7fc06d66deb0_0;  1 drivers
v0x7fc06d67a5f0_0 .net "EX_MEM_RegWrite", 0 0, L_0x7fc06d683a90;  1 drivers
v0x7fc06d67a680_0 .net "EX_MEM_WBctr", 1 0, v0x7fc06d66dff0_0;  1 drivers
v0x7fc06d67a710_0 .net "EX_MEM_r2", 31 0, v0x7fc06d66e230_0;  1 drivers
v0x7fc06d67a7e0_0 .net "EX_MEM_regres", 4 0, v0x7fc06d66e3e0_0;  1 drivers
v0x7fc06d67a870_0 .net "EX_MEM_rs", 4 0, v0x7fc06d66e520_0;  1 drivers
v0x7fc06d67a940_0 .net "EX_MEM_rt", 4 0, v0x7fc06d66e690_0;  1 drivers
v0x7fc06d67aa10_0 .net "EX_regres", 4 0, v0x7fc06d676dd0_0;  1 drivers
v0x7fc06d67ab20_0 .net "I", 31 0, v0x7fc06d671ad0_0;  1 drivers
v0x7fc06d67abb0_0 .net "ID_Branch", 0 0, L_0x7fc06d680050;  1 drivers
v0x7fc06d67ac40_0 .net "ID_EX_ALUOp", 1 0, L_0x7fc06d682b20;  1 drivers
v0x7fc06d67a0f0_0 .net "ID_EX_ALUSrc", 0 0, L_0x7fc06d6826f0;  1 drivers
v0x7fc06d67aed0_0 .net "ID_EX_EXctr", 3 0, v0x7fc06d670820_0;  1 drivers
v0x7fc06d67af60_0 .net "ID_EX_MEMRead", 0 0, L_0x7fc06d682830;  1 drivers
v0x7fc06d67aff0_0 .net "ID_EX_MEMctr", 1 0, v0x7fc06d670980_0;  1 drivers
v0x7fc06d67b0c0_0 .net "ID_EX_RegDst", 0 0, L_0x7fc06d682980;  1 drivers
v0x7fc06d67b150_0 .net "ID_EX_RegWrite", 0 0, L_0x7fc06d682790;  1 drivers
v0x7fc06d67b1e0_0 .net "ID_EX_WBctr", 1 0, v0x7fc06d670aa0_0;  1 drivers
v0x7fc06d67b2b0_0 .net "ID_EX_extended", 31 0, v0x7fc06d670cd0_0;  1 drivers
v0x7fc06d67b380_0 .net "ID_EX_r1", 31 0, v0x7fc06d670ea0_0;  1 drivers
v0x7fc06d67b410_0 .net "ID_EX_r2", 31 0, v0x7fc06d671020_0;  1 drivers
v0x7fc06d67b4a0_0 .net "ID_EX_rd", 4 0, v0x7fc06d6711c0_0;  1 drivers
v0x7fc06d67b570_0 .net "ID_EX_rs", 4 0, v0x7fc06d6712e0_0;  1 drivers
v0x7fc06d67b600_0 .net "ID_EX_rt", 4 0, v0x7fc06d671590_0;  1 drivers
v0x7fc06d67b710_0 .net "ID_constant", 15 0, L_0x7fc06d680660;  1 drivers
v0x7fc06d67b7a0_0 .net "ID_extended", 31 0, L_0x7fc06d680e80;  1 drivers
v0x7fc06d67b830_0 .net "ID_rd", 4 0, L_0x7fc06d680500;  1 drivers
v0x7fc06d67b8c0_0 .net "ID_rs", 4 0, L_0x7fc06d680380;  1 drivers
v0x7fc06d67b9d0_0 .net "ID_rt", 4 0, L_0x7fc06d680460;  1 drivers
v0x7fc06d67bae0_0 .net "ID_shifted", 27 0, L_0x7fc06d680700;  1 drivers
v0x7fc06d67bb70_0 .net "IF_flush", 0 0, L_0x7fc06d680250;  1 drivers
v0x7fc06d67bc00_0 .net "IMout", 31 0, v0x7fc06d672530_0;  1 drivers
v0x7fc06d67bcd0_0 .net "Jaddr", 6 0, L_0x7fc06d680ac0;  1 drivers
v0x7fc06d67bd60_0 .net "Jump", 0 0, v0x7fc06d66b940_0;  1 drivers
v0x7fc06d67be30_0 .net "MEM_WB_ALUres", 31 0, v0x7fc06d672c70_0;  1 drivers
v0x7fc06d67bf00_0 .net "MEM_WB_MEMRead", 0 0, L_0x7fc06d683f50;  1 drivers
v0x7fc06d67bfd0_0 .net "MEM_WB_MEMres", 31 0, v0x7fc06d672dc0_0;  1 drivers
v0x7fc06d67c0e0_0 .net "MEM_WB_MemtoReg", 0 0, L_0x7fc06d684050;  1 drivers
v0x7fc06d67c170_0 .net "MEM_WB_RegWrite", 0 0, L_0x7fc06d683cc0;  1 drivers
v0x7fc06d67c280_0 .net "MEM_WB_WBctr", 2 0, v0x7fc06d672f50_0;  1 drivers
v0x7fc06d67c310_0 .net "MEM_WB_regres", 4 0, v0x7fc06d673170_0;  1 drivers
v0x7fc06d67c3a0_0 .net "MEM_WB_res", 31 0, v0x7fc06d6773f0_0;  1 drivers
v0x7fc06d67c4b0_0 .net "MEM_WB_rs", 4 0, v0x7fc06d6733a0_0;  1 drivers
v0x7fc06d67acd0_0 .net "MEM_WB_rt", 4 0, v0x7fc06d6734c0_0;  1 drivers
v0x7fc06d67ad60_0 .net "MemRead", 0 0, v0x7fc06d66ba20_0;  1 drivers
v0x7fc06d67adf0_0 .net "MemWrite", 0 0, v0x7fc06d66bac0_0;  1 drivers
v0x7fc06d67c540_0 .net "MemtoReg", 0 0, v0x7fc06d66bb60_0;  1 drivers
v0x7fc06d67c5d0_0 .net "PC4", 6 0, L_0x7fc06d67fb70;  1 drivers
v0x7fc06d67c660_0 .net "PC4out", 6 0, v0x7fc06d6705c0_0;  1 drivers
v0x7fc06d67c6f0_0 .net "PCBMUXout", 6 0, v0x7fc06d674180_0;  1 drivers
v0x7fc06d67c780_0 .net "PCJMUXout", 6 0, v0x7fc06d6747c0_0;  1 drivers
v0x7fc06d67c850_0 .net "PCout", 6 0, v0x7fc06d673ab0_0;  alias, 1 drivers
v0x7fc06d67c920_0 .net "RegDST", 0 0, v0x7fc06d66bd10_0;  1 drivers
v0x7fc06d67c9b0_0 .net "RegWrite", 0 0, v0x7fc06d66bdb0_0;  1 drivers
v0x7fc06d67ca40_0 .net "Regr1", 31 0, v0x7fc06d675420_0;  1 drivers
v0x7fc06d67cb50_0 .net "Regr2", 31 0, v0x7fc06d6754b0_0;  1 drivers
v0x7fc06d67cc60_0 .net "Zero", 0 0, L_0x7fc06d682c00;  1 drivers
L_0x103b96050 .functor BUFT 1, C4<0000100>, C4<0>, C4<0>, C4<0>;
v0x7fc06d67ccf0_0 .net/2u *"_s0", 6 0, L_0x103b96050;  1 drivers
v0x7fc06d67cd80_0 .net *"_s14", 0 0, L_0x7fc06d680130;  1 drivers
v0x7fc06d67ce10_0 .net *"_s16", 0 0, L_0x7fc06d6801a0;  1 drivers
v0x7fc06d67cea0_0 .net *"_s31", 3 0, L_0x7fc06d680900;  1 drivers
v0x7fc06d67cf30_0 .net *"_s32", 31 0, L_0x7fc06d6809e0;  1 drivers
L_0x103b960e0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x7fc06d67cfc0_0 .net/2u *"_s36", 31 0, L_0x103b960e0;  1 drivers
v0x7fc06d67d070_0 .net *"_s38", 31 0, L_0x7fc06d681180;  1 drivers
v0x7fc06d67d120_0 .net *"_s4", 0 0, L_0x7fc06d67fcf0;  1 drivers
L_0x103b96128 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc06d67d1d0_0 .net *"_s41", 24 0, L_0x103b96128;  1 drivers
v0x7fc06d67d280_0 .net *"_s42", 31 0, L_0x7fc06d681260;  1 drivers
v0x7fc06d67d330_0 .net *"_s44", 31 0, L_0x7fc06d681400;  1 drivers
v0x7fc06d67d3e0_0 .net *"_s6", 0 0, L_0x7fc06d67fd60;  1 drivers
v0x7fc06d67d490_0 .net *"_s8", 0 0, L_0x7fc06d67fe10;  1 drivers
v0x7fc06d67d540_0 .net "clk", 0 0, v0x7fc06d67e710_0;  1 drivers
v0x7fc06d67d5d0_0 .net "mem1", 31 0, L_0x7fc06d6837c0;  alias, 1 drivers
v0x7fc06d67d690_0 .net "mem2", 31 0, L_0x7fc06d683bb0;  alias, 1 drivers
v0x7fc06d67d740_0 .net "r1ctrl", 1 0, v0x7fc06d6701e0_0;  1 drivers
v0x7fc06d67d810_0 .net "r2ctrl", 1 0, v0x7fc06d670270_0;  1 drivers
v0x7fc06d67d8f0_0 .net "s0", 31 0, L_0x7fc06d6819f0;  alias, 1 drivers
v0x7fc06d67d980_0 .net "s1", 31 0, L_0x7fc06d681ad0;  alias, 1 drivers
v0x7fc06d67da30_0 .net "s2", 31 0, L_0x7fc06d681b60;  alias, 1 drivers
v0x7fc06d67dae0_0 .net "s3", 31 0, L_0x7fc06d681c30;  alias, 1 drivers
v0x7fc06d67db90_0 .net "s4", 31 0, L_0x7fc06d681ca0;  alias, 1 drivers
v0x7fc06d67dc40_0 .net "s5", 31 0, L_0x7fc06d681d80;  alias, 1 drivers
v0x7fc06d67dcf0_0 .net "s6", 31 0, L_0x7fc06d681df0;  alias, 1 drivers
v0x7fc06d67dda0_0 .net "s7", 31 0, L_0x7fc06d681d10;  alias, 1 drivers
v0x7fc06d67de50_0 .net "stall", 0 0, v0x7fc06d66f560_0;  1 drivers
v0x7fc06d67df60_0 .net "t0", 31 0, L_0x7fc06d681670;  alias, 1 drivers
v0x7fc06d67e010_0 .net "t1", 31 0, L_0x7fc06d6816e0;  alias, 1 drivers
v0x7fc06d67e0a0_0 .net "t2", 31 0, L_0x7fc06d681750;  alias, 1 drivers
v0x7fc06d67e130_0 .net "t3", 31 0, L_0x7fc06d6817c0;  alias, 1 drivers
v0x7fc06d67e1e0_0 .net "t4", 31 0, L_0x7fc06d681830;  alias, 1 drivers
v0x7fc06d67e290_0 .net "t5", 31 0, L_0x7fc06d6818a0;  alias, 1 drivers
v0x7fc06d67e340_0 .net "t6", 31 0, L_0x7fc06d681910;  alias, 1 drivers
v0x7fc06d67e3f0_0 .net "t7", 31 0, L_0x7fc06d681980;  alias, 1 drivers
L_0x7fc06d67fb70 .arith/sum 7, v0x7fc06d673ab0_0, L_0x103b96050;
L_0x7fc06d680380 .part v0x7fc06d671ad0_0, 21, 5;
L_0x7fc06d680460 .part v0x7fc06d671ad0_0, 16, 5;
L_0x7fc06d680500 .part v0x7fc06d671ad0_0, 11, 5;
L_0x7fc06d680660 .part v0x7fc06d671ad0_0, 0, 16;
L_0x7fc06d680820 .part v0x7fc06d671ad0_0, 0, 26;
L_0x7fc06d680900 .part v0x7fc06d671ad0_0, 28, 4;
L_0x7fc06d6809e0 .concat [ 28 4 0 0], L_0x7fc06d680700, L_0x7fc06d680900;
L_0x7fc06d680ac0 .part L_0x7fc06d6809e0, 0, 7;
L_0x7fc06d681180 .concat [ 7 25 0 0], v0x7fc06d6705c0_0, L_0x103b96128;
L_0x7fc06d681260 .arith/sum 32, L_0x103b960e0, L_0x7fc06d681180;
L_0x7fc06d681400 .shift/l 32, L_0x7fc06d680e80, L_0x7fc06d681260;
L_0x7fc06d681520 .part L_0x7fc06d681400, 0, 7;
L_0x7fc06d681ee0 .cmp/eq 32, v0x7fc06d66a2c0_0, v0x7fc06d66ab30_0;
L_0x7fc06d682000 .part v0x7fc06d671ad0_0, 26, 6;
LS_0x7fc06d6821a0_0_0 .concat [ 1 1 2 1], v0x7fc06d66bd10_0, v0x7fc06d66b770_0, v0x7fc06d66b6b0_0, v0x7fc06d66bac0_0;
LS_0x7fc06d6821a0_0_4 .concat [ 1 1 1 0], v0x7fc06d66ba20_0, v0x7fc06d66bdb0_0, v0x7fc06d66bb60_0;
L_0x7fc06d6821a0 .concat [ 5 3 0 0], LS_0x7fc06d6821a0_0_0, LS_0x7fc06d6821a0_0_4;
L_0x7fc06d682440 .part v0x7fc06d66b1f0_0, 0, 4;
L_0x7fc06d6825b0 .part v0x7fc06d66b1f0_0, 4, 2;
L_0x7fc06d682650 .part v0x7fc06d66b1f0_0, 6, 2;
L_0x7fc06d682790 .part v0x7fc06d670aa0_0, 0, 1;
L_0x7fc06d682830 .part v0x7fc06d670980_0, 1, 1;
L_0x7fc06d6826f0 .part v0x7fc06d670820_0, 1, 1;
L_0x7fc06d682980 .part v0x7fc06d670820_0, 0, 1;
L_0x7fc06d682b20 .part v0x7fc06d670820_0, 2, 2;
L_0x7fc06d683720 .part v0x7fc06d670cd0_0, 0, 6;
L_0x7fc06d683890 .part v0x7fc06d66deb0_0, 1, 1;
L_0x7fc06d682a60 .part v0x7fc06d66deb0_0, 0, 1;
L_0x7fc06d683a90 .part v0x7fc06d66dff0_0, 0, 1;
L_0x7fc06d683c20 .part v0x7fc06d66dce0_0, 0, 7;
L_0x7fc06d683db0 .part v0x7fc06d66dce0_0, 0, 7;
L_0x7fc06d6839b0 .concat [ 2 1 0 0], v0x7fc06d66dff0_0, L_0x7fc06d683890;
L_0x7fc06d684050 .part v0x7fc06d672f50_0, 1, 1;
L_0x7fc06d683cc0 .part v0x7fc06d672f50_0, 0, 1;
L_0x7fc06d683f50 .part v0x7fc06d672f50_0, 2, 1;
S_0x7fc06d668580 .scope module, "ALUsrcForwardA" "MUX_4_1" 5 72, 6 1 0, S_0x7fc06d668140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0"
    .port_info 1 /INPUT 32 "I1"
    .port_info 2 /INPUT 32 "I2"
    .port_info 3 /INPUT 32 "I3"
    .port_info 4 /INPUT 2 "Sel"
    .port_info 5 /OUTPUT 32 "Out"
P_0x7fc06d668740 .param/l "size" 0 6 2, +C4<00000000000000000000000000100000>;
v0x7fc06d668970_0 .net "I0", 31 0, v0x7fc06d670ea0_0;  alias, 1 drivers
v0x7fc06d668a30_0 .net "I1", 31 0, v0x7fc06d670ea0_0;  alias, 1 drivers
v0x7fc06d668ad0_0 .net "I2", 31 0, v0x7fc06d66dce0_0;  alias, 1 drivers
v0x7fc06d668b60_0 .net "I3", 31 0, v0x7fc06d6773f0_0;  alias, 1 drivers
v0x7fc06d668bf0_0 .var "Out", 31 0;
v0x7fc06d668cc0_0 .net "Sel", 1 0, v0x7fc06d66d1e0_0;  alias, 1 drivers
E_0x7fc06d668900/0 .event edge, v0x7fc06d668cc0_0, v0x7fc06d668970_0, v0x7fc06d668970_0, v0x7fc06d668ad0_0;
E_0x7fc06d668900/1 .event edge, v0x7fc06d668b60_0;
E_0x7fc06d668900 .event/or E_0x7fc06d668900/0, E_0x7fc06d668900/1;
S_0x7fc06d668e00 .scope module, "ALUsrcForwardB" "MUX_4_1" 5 73, 6 1 0, S_0x7fc06d668140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0"
    .port_info 1 /INPUT 32 "I1"
    .port_info 2 /INPUT 32 "I2"
    .port_info 3 /INPUT 32 "I3"
    .port_info 4 /INPUT 2 "Sel"
    .port_info 5 /OUTPUT 32 "Out"
P_0x7fc06d668fb0 .param/l "size" 0 6 2, +C4<00000000000000000000000000100000>;
v0x7fc06d6691d0_0 .net "I0", 31 0, v0x7fc06d671020_0;  alias, 1 drivers
v0x7fc06d669270_0 .net "I1", 31 0, v0x7fc06d671020_0;  alias, 1 drivers
v0x7fc06d669310_0 .net "I2", 31 0, v0x7fc06d66dce0_0;  alias, 1 drivers
v0x7fc06d6693a0_0 .net "I3", 31 0, v0x7fc06d6773f0_0;  alias, 1 drivers
v0x7fc06d669430_0 .var "Out", 31 0;
v0x7fc06d669500_0 .net "Sel", 1 0, v0x7fc06d66d2b0_0;  alias, 1 drivers
E_0x7fc06d669170/0 .event edge, v0x7fc06d669500_0, v0x7fc06d6691d0_0, v0x7fc06d6691d0_0, v0x7fc06d668ad0_0;
E_0x7fc06d669170/1 .event edge, v0x7fc06d668b60_0;
E_0x7fc06d669170 .event/or E_0x7fc06d669170/0, E_0x7fc06d669170/1;
S_0x7fc06d669640 .scope module, "ALUsrcMUXB" "MUX_2_1" 5 74, 7 1 0, S_0x7fc06d668140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0"
    .port_info 1 /INPUT 32 "I1"
    .port_info 2 /INPUT 1 "Sel"
    .port_info 3 /OUTPUT 32 "Out"
P_0x7fc06d6697f0 .param/l "size" 0 7 2, +C4<00000000000000000000000000100000>;
v0x7fc06d6699c0_0 .net "I0", 31 0, v0x7fc06d669430_0;  alias, 1 drivers
v0x7fc06d669a80_0 .net "I1", 31 0, v0x7fc06d670cd0_0;  alias, 1 drivers
v0x7fc06d669b10_0 .var "Out", 31 0;
v0x7fc06d669ba0_0 .net "Sel", 0 0, L_0x7fc06d6826f0;  alias, 1 drivers
E_0x7fc06d669970 .event edge, v0x7fc06d669ba0_0, v0x7fc06d669430_0, v0x7fc06d669a80_0;
S_0x7fc06d669c60 .scope module, "CmpinMUXa" "MUX_4_1" 5 54, 6 1 0, S_0x7fc06d668140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0"
    .port_info 1 /INPUT 32 "I1"
    .port_info 2 /INPUT 32 "I2"
    .port_info 3 /INPUT 32 "I3"
    .port_info 4 /INPUT 2 "Sel"
    .port_info 5 /OUTPUT 32 "Out"
P_0x7fc06d669e10 .param/l "size" 0 6 2, +C4<00000000000000000000000000100000>;
v0x7fc06d66a040_0 .net "I0", 31 0, v0x7fc06d675420_0;  alias, 1 drivers
v0x7fc06d66a100_0 .net "I1", 31 0, v0x7fc06d672dc0_0;  alias, 1 drivers
v0x7fc06d66a1a0_0 .net "I2", 31 0, v0x7fc06d66dce0_0;  alias, 1 drivers
v0x7fc06d66a230_0 .net "I3", 31 0, v0x7fc06d675420_0;  alias, 1 drivers
v0x7fc06d66a2c0_0 .var "Out", 31 0;
v0x7fc06d66a3a0_0 .net "Sel", 1 0, v0x7fc06d6701e0_0;  alias, 1 drivers
E_0x7fc06d669fd0/0 .event edge, v0x7fc06d66a3a0_0, v0x7fc06d66a040_0, v0x7fc06d66a100_0, v0x7fc06d668ad0_0;
E_0x7fc06d669fd0/1 .event edge, v0x7fc06d66a040_0;
E_0x7fc06d669fd0 .event/or E_0x7fc06d669fd0/0, E_0x7fc06d669fd0/1;
S_0x7fc06d66a4e0 .scope module, "CmpinMUXb" "MUX_4_1" 5 55, 6 1 0, S_0x7fc06d668140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0"
    .port_info 1 /INPUT 32 "I1"
    .port_info 2 /INPUT 32 "I2"
    .port_info 3 /INPUT 32 "I3"
    .port_info 4 /INPUT 2 "Sel"
    .port_info 5 /OUTPUT 32 "Out"
P_0x7fc06d66a6d0 .param/l "size" 0 6 2, +C4<00000000000000000000000000100000>;
v0x7fc06d66a8c0_0 .net "I0", 31 0, v0x7fc06d6754b0_0;  alias, 1 drivers
v0x7fc06d66a970_0 .net "I1", 31 0, v0x7fc06d672dc0_0;  alias, 1 drivers
v0x7fc06d66aa10_0 .net "I2", 31 0, v0x7fc06d66dce0_0;  alias, 1 drivers
v0x7fc06d66aaa0_0 .net "I3", 31 0, v0x7fc06d6754b0_0;  alias, 1 drivers
v0x7fc06d66ab30_0 .var "Out", 31 0;
v0x7fc06d66ac00_0 .net "Sel", 1 0, v0x7fc06d670270_0;  alias, 1 drivers
E_0x7fc06d66a860/0 .event edge, v0x7fc06d66ac00_0, v0x7fc06d66a8c0_0, v0x7fc06d66a100_0, v0x7fc06d668ad0_0;
E_0x7fc06d66a860/1 .event edge, v0x7fc06d66a8c0_0;
E_0x7fc06d66a860 .event/or E_0x7fc06d66a860/0, E_0x7fc06d66a860/1;
S_0x7fc06d66ad30 .scope module, "ControlMUX" "MUX_2_1" 5 60, 7 1 0, S_0x7fc06d668140;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "I0"
    .port_info 1 /INPUT 8 "I1"
    .port_info 2 /INPUT 1 "Sel"
    .port_info 3 /OUTPUT 8 "Out"
P_0x7fc06d66aee0 .param/l "size" 0 7 2, +C4<00000000000000000000000000001000>;
v0x7fc06d66b090_0 .net "I0", 7 0, L_0x7fc06d6821a0;  alias, 1 drivers
L_0x103b96170 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x7fc06d66b150_0 .net "I1", 7 0, L_0x103b96170;  1 drivers
v0x7fc06d66b1f0_0 .var "Out", 7 0;
v0x7fc06d66b280_0 .net "Sel", 0 0, v0x7fc06d66f560_0;  alias, 1 drivers
E_0x7fc06d66b040 .event edge, v0x7fc06d66b280_0, v0x7fc06d66b090_0, v0x7fc06d66b150_0;
S_0x7fc06d66b340 .scope module, "Controller" "Control" 5 57, 8 1 0, S_0x7fc06d668140;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Opcode"
    .port_info 1 /OUTPUT 1 "RegDST"
    .port_info 2 /OUTPUT 1 "BranchEQ"
    .port_info 3 /OUTPUT 1 "BranchNE"
    .port_info 4 /OUTPUT 1 "MemRead"
    .port_info 5 /OUTPUT 1 "MemWrite"
    .port_info 6 /OUTPUT 1 "MemtoReg"
    .port_info 7 /OUTPUT 2 "ALUOp"
    .port_info 8 /OUTPUT 1 "ALUSrc"
    .port_info 9 /OUTPUT 1 "RegWrite"
    .port_info 10 /OUTPUT 1 "Jump"
v0x7fc06d66b6b0_0 .var "ALUOp", 1 0;
v0x7fc06d66b770_0 .var "ALUSrc", 0 0;
v0x7fc06d66b810_0 .var "BranchEQ", 0 0;
v0x7fc06d66b8a0_0 .var "BranchNE", 0 0;
v0x7fc06d66b940_0 .var "Jump", 0 0;
v0x7fc06d66ba20_0 .var "MemRead", 0 0;
v0x7fc06d66bac0_0 .var "MemWrite", 0 0;
v0x7fc06d66bb60_0 .var "MemtoReg", 0 0;
v0x7fc06d66bc00_0 .net "Opcode", 5 0, L_0x7fc06d682000;  1 drivers
v0x7fc06d66bd10_0 .var "RegDST", 0 0;
v0x7fc06d66bdb0_0 .var "RegWrite", 0 0;
E_0x7fc06d66b660 .event edge, v0x7fc06d66bc00_0;
S_0x7fc06d66bf60 .scope module, "DM" "DMEM" 5 86, 9 1 0, S_0x7fc06d668140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "R_data"
    .port_info 1 /INPUT 7 "R_addr"
    .port_info 2 /INPUT 7 "W_addr"
    .port_info 3 /INPUT 1 "MemWrite"
    .port_info 4 /INPUT 1 "MemRead"
    .port_info 5 /INPUT 32 "W_data"
    .port_info 6 /OUTPUT 32 "mem1"
    .port_info 7 /OUTPUT 32 "mem2"
P_0x7fc06d66c110 .param/l "addrsize" 0 9 2, +C4<00000000000000000000000000000111>;
P_0x7fc06d66c150 .param/l "number" 0 9 3, +C4<00000000000000000000000000100000>;
v0x7fc06d66ca00_1 .array/port v0x7fc06d66ca00, 1;
L_0x7fc06d6837c0 .functor BUFZ 32, v0x7fc06d66ca00_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc06d66ca00_2 .array/port v0x7fc06d66ca00, 2;
L_0x7fc06d683bb0 .functor BUFZ 32, v0x7fc06d66ca00_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc06d66c4c0_0 .net "MemRead", 0 0, L_0x7fc06d683890;  alias, 1 drivers
v0x7fc06d66c570_0 .net "MemWrite", 0 0, L_0x7fc06d682a60;  alias, 1 drivers
v0x7fc06d66c610_0 .net "R_addr", 6 0, L_0x7fc06d683c20;  1 drivers
v0x7fc06d66c6a0_0 .var "R_data", 31 0;
v0x7fc06d66c730_0 .net "W_addr", 6 0, L_0x7fc06d683db0;  1 drivers
v0x7fc06d66c800_0 .net "W_data", 31 0, v0x7fc06d66e230_0;  alias, 1 drivers
v0x7fc06d66c8a0_0 .net "mem1", 31 0, L_0x7fc06d6837c0;  alias, 1 drivers
v0x7fc06d66c950_0 .net "mem2", 31 0, L_0x7fc06d683bb0;  alias, 1 drivers
v0x7fc06d66ca00 .array "memory", 0 31, 31 0;
v0x7fc06d66ca00_0 .array/port v0x7fc06d66ca00, 0;
E_0x7fc06d66c330/0 .event edge, v0x7fc06d66c4c0_0, v0x7fc06d66c610_0, v0x7fc06d66ca00_0, v0x7fc06d66ca00_1;
v0x7fc06d66ca00_3 .array/port v0x7fc06d66ca00, 3;
v0x7fc06d66ca00_4 .array/port v0x7fc06d66ca00, 4;
v0x7fc06d66ca00_5 .array/port v0x7fc06d66ca00, 5;
E_0x7fc06d66c330/1 .event edge, v0x7fc06d66ca00_2, v0x7fc06d66ca00_3, v0x7fc06d66ca00_4, v0x7fc06d66ca00_5;
v0x7fc06d66ca00_6 .array/port v0x7fc06d66ca00, 6;
v0x7fc06d66ca00_7 .array/port v0x7fc06d66ca00, 7;
v0x7fc06d66ca00_8 .array/port v0x7fc06d66ca00, 8;
v0x7fc06d66ca00_9 .array/port v0x7fc06d66ca00, 9;
E_0x7fc06d66c330/2 .event edge, v0x7fc06d66ca00_6, v0x7fc06d66ca00_7, v0x7fc06d66ca00_8, v0x7fc06d66ca00_9;
v0x7fc06d66ca00_10 .array/port v0x7fc06d66ca00, 10;
v0x7fc06d66ca00_11 .array/port v0x7fc06d66ca00, 11;
v0x7fc06d66ca00_12 .array/port v0x7fc06d66ca00, 12;
v0x7fc06d66ca00_13 .array/port v0x7fc06d66ca00, 13;
E_0x7fc06d66c330/3 .event edge, v0x7fc06d66ca00_10, v0x7fc06d66ca00_11, v0x7fc06d66ca00_12, v0x7fc06d66ca00_13;
v0x7fc06d66ca00_14 .array/port v0x7fc06d66ca00, 14;
v0x7fc06d66ca00_15 .array/port v0x7fc06d66ca00, 15;
v0x7fc06d66ca00_16 .array/port v0x7fc06d66ca00, 16;
v0x7fc06d66ca00_17 .array/port v0x7fc06d66ca00, 17;
E_0x7fc06d66c330/4 .event edge, v0x7fc06d66ca00_14, v0x7fc06d66ca00_15, v0x7fc06d66ca00_16, v0x7fc06d66ca00_17;
v0x7fc06d66ca00_18 .array/port v0x7fc06d66ca00, 18;
v0x7fc06d66ca00_19 .array/port v0x7fc06d66ca00, 19;
v0x7fc06d66ca00_20 .array/port v0x7fc06d66ca00, 20;
v0x7fc06d66ca00_21 .array/port v0x7fc06d66ca00, 21;
E_0x7fc06d66c330/5 .event edge, v0x7fc06d66ca00_18, v0x7fc06d66ca00_19, v0x7fc06d66ca00_20, v0x7fc06d66ca00_21;
v0x7fc06d66ca00_22 .array/port v0x7fc06d66ca00, 22;
v0x7fc06d66ca00_23 .array/port v0x7fc06d66ca00, 23;
v0x7fc06d66ca00_24 .array/port v0x7fc06d66ca00, 24;
v0x7fc06d66ca00_25 .array/port v0x7fc06d66ca00, 25;
E_0x7fc06d66c330/6 .event edge, v0x7fc06d66ca00_22, v0x7fc06d66ca00_23, v0x7fc06d66ca00_24, v0x7fc06d66ca00_25;
v0x7fc06d66ca00_26 .array/port v0x7fc06d66ca00, 26;
v0x7fc06d66ca00_27 .array/port v0x7fc06d66ca00, 27;
v0x7fc06d66ca00_28 .array/port v0x7fc06d66ca00, 28;
v0x7fc06d66ca00_29 .array/port v0x7fc06d66ca00, 29;
E_0x7fc06d66c330/7 .event edge, v0x7fc06d66ca00_26, v0x7fc06d66ca00_27, v0x7fc06d66ca00_28, v0x7fc06d66ca00_29;
v0x7fc06d66ca00_30 .array/port v0x7fc06d66ca00, 30;
v0x7fc06d66ca00_31 .array/port v0x7fc06d66ca00, 31;
E_0x7fc06d66c330/8 .event edge, v0x7fc06d66ca00_30, v0x7fc06d66ca00_31;
E_0x7fc06d66c330 .event/or E_0x7fc06d66c330/0, E_0x7fc06d66c330/1, E_0x7fc06d66c330/2, E_0x7fc06d66c330/3, E_0x7fc06d66c330/4, E_0x7fc06d66c330/5, E_0x7fc06d66c330/6, E_0x7fc06d66c330/7, E_0x7fc06d66c330/8;
E_0x7fc06d66c480 .event edge, v0x7fc06d66c730_0, v0x7fc06d66c570_0;
S_0x7fc06d66ce80 .scope module, "EXF" "EXForward" 5 77, 10 1 0, S_0x7fc06d668140;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ID_EX_rs"
    .port_info 1 /INPUT 5 "ID_EX_rt"
    .port_info 2 /INPUT 1 "EX_MEM_RegWrite"
    .port_info 3 /INPUT 1 "EX_MEM_MEMRead"
    .port_info 4 /INPUT 5 "EX_MEM_regres"
    .port_info 5 /INPUT 1 "MEM_WB_RegWrite"
    .port_info 6 /INPUT 5 "MEM_WB_regres"
    .port_info 7 /OUTPUT 2 "ALUsrca"
    .port_info 8 /OUTPUT 2 "ALUsrcb"
v0x7fc06d66d1e0_0 .var "ALUsrca", 1 0;
v0x7fc06d66d2b0_0 .var "ALUsrcb", 1 0;
v0x7fc06d66d360_0 .net "EX_MEM_MEMRead", 0 0, L_0x7fc06d683890;  alias, 1 drivers
v0x7fc06d66d430_0 .net "EX_MEM_RegWrite", 0 0, L_0x7fc06d683a90;  alias, 1 drivers
v0x7fc06d66d4c0_0 .net "EX_MEM_regres", 4 0, v0x7fc06d66e3e0_0;  alias, 1 drivers
v0x7fc06d66d590_0 .net "ID_EX_rs", 4 0, v0x7fc06d6712e0_0;  alias, 1 drivers
v0x7fc06d66d640_0 .net "ID_EX_rt", 4 0, v0x7fc06d671590_0;  alias, 1 drivers
v0x7fc06d66d6f0_0 .net "MEM_WB_RegWrite", 0 0, L_0x7fc06d683cc0;  alias, 1 drivers
v0x7fc06d66d790_0 .net "MEM_WB_regres", 4 0, v0x7fc06d673170_0;  alias, 1 drivers
E_0x7fc06d66c230/0 .event edge, v0x7fc06d66c4c0_0, v0x7fc06d66d430_0, v0x7fc06d66d4c0_0, v0x7fc06d66d590_0;
E_0x7fc06d66c230/1 .event edge, v0x7fc06d66d640_0, v0x7fc06d66d6f0_0, v0x7fc06d66d790_0;
E_0x7fc06d66c230 .event/or E_0x7fc06d66c230/0, E_0x7fc06d66c230/1;
S_0x7fc06d66d980 .scope module, "EX_MEM_REG" "EX_MEM_Reg" 5 80, 11 1 0, S_0x7fc06d668140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "r2in"
    .port_info 1 /INPUT 5 "rsin"
    .port_info 2 /INPUT 5 "rtin"
    .port_info 3 /INPUT 2 "MEMin"
    .port_info 4 /OUTPUT 2 "MEM"
    .port_info 5 /INPUT 2 "WBin"
    .port_info 6 /OUTPUT 2 "WB"
    .port_info 7 /OUTPUT 32 "r2"
    .port_info 8 /OUTPUT 5 "rs"
    .port_info 9 /OUTPUT 5 "rt"
    .port_info 10 /INPUT 5 "regresin"
    .port_info 11 /OUTPUT 5 "regres"
    .port_info 12 /INPUT 32 "ALUresin"
    .port_info 13 /OUTPUT 32 "ALUres"
    .port_info 14 /INPUT 1 "clk"
v0x7fc06d66dce0_0 .var "ALUres", 31 0;
v0x7fc06d66de10_0 .net "ALUresin", 31 0, v0x7fc06d677ce0_0;  alias, 1 drivers
v0x7fc06d66deb0_0 .var "MEM", 1 0;
v0x7fc06d66df40_0 .net "MEMin", 1 0, v0x7fc06d670980_0;  alias, 1 drivers
v0x7fc06d66dff0_0 .var "WB", 1 0;
v0x7fc06d66e0e0_0 .net "WBin", 1 0, v0x7fc06d670aa0_0;  alias, 1 drivers
v0x7fc06d66e190_0 .net "clk", 0 0, v0x7fc06d67e710_0;  alias, 1 drivers
v0x7fc06d66e230_0 .var "r2", 31 0;
v0x7fc06d66e2d0_0 .net "r2in", 31 0, v0x7fc06d669430_0;  alias, 1 drivers
v0x7fc06d66e3e0_0 .var "regres", 4 0;
v0x7fc06d66e480_0 .net "regresin", 4 0, v0x7fc06d676dd0_0;  alias, 1 drivers
v0x7fc06d66e520_0 .var "rs", 4 0;
v0x7fc06d66e5d0_0 .net "rsin", 4 0, v0x7fc06d6712e0_0;  alias, 1 drivers
v0x7fc06d66e690_0 .var "rt", 4 0;
v0x7fc06d66e730_0 .net "rtin", 4 0, v0x7fc06d671590_0;  alias, 1 drivers
E_0x7fc06d66d550 .event posedge, v0x7fc06d66e190_0;
S_0x7fc06d66e950 .scope module, "HD" "HazardDetecter" 5 58, 12 1 0, S_0x7fc06d668140;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "ID_EX_MEMRead"
    .port_info 1 /INPUT 5 "ID_EX_regres"
    .port_info 2 /INPUT 1 "ID_EX_RegWrite"
    .port_info 3 /INPUT 1 "EX_MEM_MEMRead"
    .port_info 4 /INPUT 5 "EX_MEM_regres"
    .port_info 5 /INPUT 1 "EX_MEM_RegWrite"
    .port_info 6 /INPUT 1 "MEM_WB_RegWrite"
    .port_info 7 /INPUT 1 "MEM_WB_MEMRead"
    .port_info 8 /INPUT 5 "MEM_WB_regres"
    .port_info 9 /INPUT 5 "IF_ID_rs"
    .port_info 10 /INPUT 5 "IF_ID_rt"
    .port_info 11 /INPUT 1 "ID_Branch"
    .port_info 12 /OUTPUT 1 "stall"
v0x7fc06d66ed40_0 .net "EX_MEM_MEMRead", 0 0, L_0x7fc06d683890;  alias, 1 drivers
v0x7fc06d66ee20_0 .net "EX_MEM_RegWrite", 0 0, L_0x7fc06d683a90;  alias, 1 drivers
v0x7fc06d66eeb0_0 .net "EX_MEM_regres", 4 0, v0x7fc06d66e3e0_0;  alias, 1 drivers
v0x7fc06d66ef40_0 .net "ID_Branch", 0 0, L_0x7fc06d680050;  alias, 1 drivers
v0x7fc06d66efd0_0 .net "ID_EX_MEMRead", 0 0, L_0x7fc06d682830;  alias, 1 drivers
v0x7fc06d66f0a0_0 .net "ID_EX_RegWrite", 0 0, L_0x7fc06d682790;  alias, 1 drivers
v0x7fc06d66f130_0 .net "ID_EX_regres", 4 0, v0x7fc06d676dd0_0;  alias, 1 drivers
v0x7fc06d66f1c0_0 .net "IF_ID_rs", 4 0, L_0x7fc06d680380;  alias, 1 drivers
v0x7fc06d66f250_0 .net "IF_ID_rt", 4 0, L_0x7fc06d680460;  alias, 1 drivers
v0x7fc06d66f380_0 .net "MEM_WB_MEMRead", 0 0, L_0x7fc06d683f50;  alias, 1 drivers
v0x7fc06d66f420_0 .net "MEM_WB_RegWrite", 0 0, L_0x7fc06d683cc0;  alias, 1 drivers
v0x7fc06d66f4d0_0 .net "MEM_WB_regres", 4 0, v0x7fc06d673170_0;  alias, 1 drivers
v0x7fc06d66f560_0 .var "stall", 0 0;
E_0x7fc06d66ecb0/0 .event edge, v0x7fc06d66ef40_0, v0x7fc06d66efd0_0, v0x7fc06d66f0a0_0, v0x7fc06d66e480_0;
E_0x7fc06d66ecb0/1 .event edge, v0x7fc06d66f1c0_0, v0x7fc06d66f250_0, v0x7fc06d66c4c0_0, v0x7fc06d66d430_0;
E_0x7fc06d66ecb0/2 .event edge, v0x7fc06d66d4c0_0;
E_0x7fc06d66ecb0 .event/or E_0x7fc06d66ecb0/0, E_0x7fc06d66ecb0/1, E_0x7fc06d66ecb0/2;
S_0x7fc06d66f710 .scope module, "IDF" "IDForward" 5 53, 13 1 0, S_0x7fc06d668140;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "EX_MEM_regres"
    .port_info 1 /INPUT 5 "MEM_WB_regres"
    .port_info 2 /INPUT 5 "ID_EX_regres"
    .port_info 3 /INPUT 1 "EX_MEM_MEMRead"
    .port_info 4 /INPUT 1 "MEM_WB_MEMRead"
    .port_info 5 /INPUT 1 "ID_EX_MEMRead"
    .port_info 6 /INPUT 1 "EX_MEM_RegWrite"
    .port_info 7 /INPUT 1 "MEM_WB_RegWrite"
    .port_info 8 /INPUT 5 "IF_ID_rs"
    .port_info 9 /INPUT 5 "IF_ID_rt"
    .port_info 10 /OUTPUT 2 "r1ctrl"
    .port_info 11 /OUTPUT 2 "r2ctrl"
v0x7fc06d66fac0_0 .net "EX_MEM_MEMRead", 0 0, L_0x7fc06d683890;  alias, 1 drivers
v0x7fc06d66fb60_0 .net "EX_MEM_RegWrite", 0 0, L_0x7fc06d683a90;  alias, 1 drivers
v0x7fc06d66fc00_0 .net "EX_MEM_regres", 4 0, v0x7fc06d66e3e0_0;  alias, 1 drivers
v0x7fc06d66fc90_0 .net "ID_EX_MEMRead", 0 0, L_0x7fc06d682830;  alias, 1 drivers
v0x7fc06d66fd20_0 .net "ID_EX_regres", 4 0, v0x7fc06d676dd0_0;  alias, 1 drivers
v0x7fc06d66fe30_0 .net "IF_ID_rs", 4 0, L_0x7fc06d680380;  alias, 1 drivers
v0x7fc06d66fec0_0 .net "IF_ID_rt", 4 0, L_0x7fc06d680460;  alias, 1 drivers
v0x7fc06d66ff50_0 .net "MEM_WB_MEMRead", 0 0, L_0x7fc06d683f50;  alias, 1 drivers
v0x7fc06d670000_0 .net "MEM_WB_RegWrite", 0 0, L_0x7fc06d683cc0;  alias, 1 drivers
v0x7fc06d670110_0 .net "MEM_WB_regres", 4 0, v0x7fc06d673170_0;  alias, 1 drivers
v0x7fc06d6701e0_0 .var "r1ctrl", 1 0;
v0x7fc06d670270_0 .var "r2ctrl", 1 0;
E_0x7fc06d66fa40/0 .event edge, v0x7fc06d66c4c0_0, v0x7fc06d66d430_0, v0x7fc06d66d4c0_0, v0x7fc06d66f1c0_0;
E_0x7fc06d66fa40/1 .event edge, v0x7fc06d66f250_0, v0x7fc06d66f380_0, v0x7fc06d66d6f0_0, v0x7fc06d66d790_0;
E_0x7fc06d66fa40 .event/or E_0x7fc06d66fa40/0, E_0x7fc06d66fa40/1;
S_0x7fc06d670400 .scope module, "ID_EX_REG" "ID_EX_Reg" 5 63, 14 1 0, S_0x7fc06d668140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "r1in"
    .port_info 1 /INPUT 32 "r2in"
    .port_info 2 /INPUT 32 "extendedin"
    .port_info 3 /INPUT 5 "rsin"
    .port_info 4 /INPUT 5 "rtin"
    .port_info 5 /INPUT 5 "rdin"
    .port_info 6 /INPUT 4 "EXin"
    .port_info 7 /OUTPUT 4 "EX"
    .port_info 8 /INPUT 2 "MEMin"
    .port_info 9 /OUTPUT 2 "MEM"
    .port_info 10 /INPUT 2 "WBin"
    .port_info 11 /OUTPUT 2 "WB"
    .port_info 12 /OUTPUT 32 "r1"
    .port_info 13 /OUTPUT 32 "r2"
    .port_info 14 /OUTPUT 5 "rs"
    .port_info 15 /OUTPUT 5 "rt"
    .port_info 16 /OUTPUT 5 "rd"
    .port_info 17 /OUTPUT 32 "extended"
    .port_info 18 /INPUT 1 "clk"
v0x7fc06d670820_0 .var "EX", 3 0;
v0x7fc06d6708e0_0 .net "EXin", 3 0, L_0x7fc06d682440;  1 drivers
v0x7fc06d670980_0 .var "MEM", 1 0;
v0x7fc06d670a10_0 .net "MEMin", 1 0, L_0x7fc06d6825b0;  1 drivers
v0x7fc06d670aa0_0 .var "WB", 1 0;
v0x7fc06d670b80_0 .net "WBin", 1 0, L_0x7fc06d682650;  1 drivers
v0x7fc06d670c20_0 .net "clk", 0 0, v0x7fc06d67e710_0;  alias, 1 drivers
v0x7fc06d670cd0_0 .var "extended", 31 0;
v0x7fc06d670d80_0 .net "extendedin", 31 0, L_0x7fc06d680e80;  alias, 1 drivers
v0x7fc06d670ea0_0 .var "r1", 31 0;
v0x7fc06d670f40_0 .net "r1in", 31 0, v0x7fc06d675420_0;  alias, 1 drivers
v0x7fc06d671020_0 .var "r2", 31 0;
v0x7fc06d6710f0_0 .net "r2in", 31 0, v0x7fc06d6754b0_0;  alias, 1 drivers
v0x7fc06d6711c0_0 .var "rd", 4 0;
v0x7fc06d671250_0 .net "rdin", 4 0, L_0x7fc06d680500;  alias, 1 drivers
v0x7fc06d6712e0_0 .var "rs", 4 0;
v0x7fc06d6713c0_0 .net "rsin", 4 0, L_0x7fc06d680380;  alias, 1 drivers
v0x7fc06d671590_0 .var "rt", 4 0;
v0x7fc06d671620_0 .net "rtin", 4 0, L_0x7fc06d680460;  alias, 1 drivers
S_0x7fc06d671830 .scope module, "IF_ID_REG" "IF_ID_Reg" 5 43, 15 1 0, S_0x7fc06d668140;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "PC4in"
    .port_info 1 /OUTPUT 7 "PC4"
    .port_info 2 /INPUT 32 "Iin"
    .port_info 3 /OUTPUT 32 "I"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "flush"
    .port_info 6 /INPUT 1 "hold"
v0x7fc06d671ad0_0 .var "I", 31 0;
v0x7fc06d671b70_0 .net "Iin", 31 0, v0x7fc06d672530_0;  alias, 1 drivers
v0x7fc06d6705c0_0 .var "PC4", 6 0;
v0x7fc06d671c40_0 .net "PC4in", 6 0, L_0x7fc06d67fb70;  alias, 1 drivers
v0x7fc06d671cf0_0 .net "clk", 0 0, v0x7fc06d67e710_0;  alias, 1 drivers
v0x7fc06d671e00_0 .net "flush", 0 0, L_0x7fc06d680250;  alias, 1 drivers
v0x7fc06d671e90_0 .net "hold", 0 0, v0x7fc06d66f560_0;  alias, 1 drivers
S_0x7fc06d671fe0 .scope module, "IM" "IMEM" 5 35, 16 1 0, S_0x7fc06d668140;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "addr"
    .port_info 1 /OUTPUT 32 "data"
P_0x7fc06d672190 .param/l "addrsize" 0 16 2, +C4<00000000000000000000000000000111>;
P_0x7fc06d6721d0 .param/l "number" 0 16 3, +C4<00000000000000000000000010000000>;
v0x7fc06d672470_0 .net "addr", 6 0, v0x7fc06d673ab0_0;  alias, 1 drivers
v0x7fc06d672530_0 .var "data", 31 0;
v0x7fc06d6725d0 .array "memory", 0 29, 31 0;
v0x7fc06d6725d0_0 .array/port v0x7fc06d6725d0, 0;
v0x7fc06d6725d0_1 .array/port v0x7fc06d6725d0, 1;
v0x7fc06d6725d0_2 .array/port v0x7fc06d6725d0, 2;
E_0x7fc06d672330/0 .event edge, v0x7fc06d672470_0, v0x7fc06d6725d0_0, v0x7fc06d6725d0_1, v0x7fc06d6725d0_2;
v0x7fc06d6725d0_3 .array/port v0x7fc06d6725d0, 3;
v0x7fc06d6725d0_4 .array/port v0x7fc06d6725d0, 4;
v0x7fc06d6725d0_5 .array/port v0x7fc06d6725d0, 5;
v0x7fc06d6725d0_6 .array/port v0x7fc06d6725d0, 6;
E_0x7fc06d672330/1 .event edge, v0x7fc06d6725d0_3, v0x7fc06d6725d0_4, v0x7fc06d6725d0_5, v0x7fc06d6725d0_6;
v0x7fc06d6725d0_7 .array/port v0x7fc06d6725d0, 7;
v0x7fc06d6725d0_8 .array/port v0x7fc06d6725d0, 8;
v0x7fc06d6725d0_9 .array/port v0x7fc06d6725d0, 9;
v0x7fc06d6725d0_10 .array/port v0x7fc06d6725d0, 10;
E_0x7fc06d672330/2 .event edge, v0x7fc06d6725d0_7, v0x7fc06d6725d0_8, v0x7fc06d6725d0_9, v0x7fc06d6725d0_10;
v0x7fc06d6725d0_11 .array/port v0x7fc06d6725d0, 11;
v0x7fc06d6725d0_12 .array/port v0x7fc06d6725d0, 12;
v0x7fc06d6725d0_13 .array/port v0x7fc06d6725d0, 13;
v0x7fc06d6725d0_14 .array/port v0x7fc06d6725d0, 14;
E_0x7fc06d672330/3 .event edge, v0x7fc06d6725d0_11, v0x7fc06d6725d0_12, v0x7fc06d6725d0_13, v0x7fc06d6725d0_14;
v0x7fc06d6725d0_15 .array/port v0x7fc06d6725d0, 15;
v0x7fc06d6725d0_16 .array/port v0x7fc06d6725d0, 16;
v0x7fc06d6725d0_17 .array/port v0x7fc06d6725d0, 17;
v0x7fc06d6725d0_18 .array/port v0x7fc06d6725d0, 18;
E_0x7fc06d672330/4 .event edge, v0x7fc06d6725d0_15, v0x7fc06d6725d0_16, v0x7fc06d6725d0_17, v0x7fc06d6725d0_18;
v0x7fc06d6725d0_19 .array/port v0x7fc06d6725d0, 19;
v0x7fc06d6725d0_20 .array/port v0x7fc06d6725d0, 20;
v0x7fc06d6725d0_21 .array/port v0x7fc06d6725d0, 21;
v0x7fc06d6725d0_22 .array/port v0x7fc06d6725d0, 22;
E_0x7fc06d672330/5 .event edge, v0x7fc06d6725d0_19, v0x7fc06d6725d0_20, v0x7fc06d6725d0_21, v0x7fc06d6725d0_22;
v0x7fc06d6725d0_23 .array/port v0x7fc06d6725d0, 23;
v0x7fc06d6725d0_24 .array/port v0x7fc06d6725d0, 24;
v0x7fc06d6725d0_25 .array/port v0x7fc06d6725d0, 25;
v0x7fc06d6725d0_26 .array/port v0x7fc06d6725d0, 26;
E_0x7fc06d672330/6 .event edge, v0x7fc06d6725d0_23, v0x7fc06d6725d0_24, v0x7fc06d6725d0_25, v0x7fc06d6725d0_26;
v0x7fc06d6725d0_27 .array/port v0x7fc06d6725d0, 27;
v0x7fc06d6725d0_28 .array/port v0x7fc06d6725d0, 28;
v0x7fc06d6725d0_29 .array/port v0x7fc06d6725d0, 29;
E_0x7fc06d672330/7 .event edge, v0x7fc06d6725d0_27, v0x7fc06d6725d0_28, v0x7fc06d6725d0_29;
E_0x7fc06d672330 .event/or E_0x7fc06d672330/0, E_0x7fc06d672330/1, E_0x7fc06d672330/2, E_0x7fc06d672330/3, E_0x7fc06d672330/4, E_0x7fc06d672330/5, E_0x7fc06d672330/6, E_0x7fc06d672330/7;
S_0x7fc06d672910 .scope module, "MEM_WB_REG" "MEM_WB_Reg" 5 89, 17 1 0, S_0x7fc06d668140;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "rsin"
    .port_info 1 /INPUT 5 "rtin"
    .port_info 2 /INPUT 3 "WBin"
    .port_info 3 /OUTPUT 3 "WB"
    .port_info 4 /OUTPUT 5 "rs"
    .port_info 5 /OUTPUT 5 "rt"
    .port_info 6 /INPUT 5 "regresin"
    .port_info 7 /OUTPUT 5 "regres"
    .port_info 8 /INPUT 32 "ALUresin"
    .port_info 9 /OUTPUT 32 "ALUres"
    .port_info 10 /INPUT 32 "MEMresin"
    .port_info 11 /OUTPUT 32 "MEMres"
    .port_info 12 /INPUT 1 "clk"
v0x7fc06d672c70_0 .var "ALUres", 31 0;
v0x7fc06d672d20_0 .net "ALUresin", 31 0, v0x7fc06d66dce0_0;  alias, 1 drivers
v0x7fc06d672dc0_0 .var "MEMres", 31 0;
v0x7fc06d672eb0_0 .net "MEMresin", 31 0, v0x7fc06d66c6a0_0;  alias, 1 drivers
v0x7fc06d672f50_0 .var "WB", 2 0;
v0x7fc06d673030_0 .net "WBin", 2 0, L_0x7fc06d6839b0;  1 drivers
v0x7fc06d6730e0_0 .net "clk", 0 0, v0x7fc06d67e710_0;  alias, 1 drivers
v0x7fc06d673170_0 .var "regres", 4 0;
v0x7fc06d673210_0 .net "regresin", 4 0, v0x7fc06d66e3e0_0;  alias, 1 drivers
v0x7fc06d6733a0_0 .var "rs", 4 0;
v0x7fc06d673430_0 .net "rsin", 4 0, v0x7fc06d66e520_0;  alias, 1 drivers
v0x7fc06d6734c0_0 .var "rt", 4 0;
v0x7fc06d673550_0 .net "rtin", 4 0, v0x7fc06d66e690_0;  alias, 1 drivers
S_0x7fc06d673710 .scope module, "PC" "PCReg" 5 34, 18 1 0, S_0x7fc06d668140;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "I"
    .port_info 1 /OUTPUT 7 "Q"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "hold"
v0x7fc06d673a20_0 .net "I", 6 0, v0x7fc06d6747c0_0;  alias, 1 drivers
v0x7fc06d673ab0_0 .var "Q", 6 0;
v0x7fc06d673b40_0 .net "clk", 0 0, v0x7fc06d67e710_0;  alias, 1 drivers
v0x7fc06d673c50_0 .net "hold", 0 0, v0x7fc06d66f560_0;  alias, 1 drivers
S_0x7fc06d673ce0 .scope module, "PCBMUX" "MUX_2_1" 5 37, 7 1 0, S_0x7fc06d668140;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "I0"
    .port_info 1 /INPUT 7 "I1"
    .port_info 2 /INPUT 1 "Sel"
    .port_info 3 /OUTPUT 7 "Out"
P_0x7fc06d671dc0 .param/l "size" 0 7 2, +C4<00000000000000000000000000000111>;
v0x7fc06d674020_0 .net "I0", 6 0, L_0x7fc06d67fb70;  alias, 1 drivers
v0x7fc06d6740f0_0 .net "I1", 6 0, L_0x7fc06d681520;  alias, 1 drivers
v0x7fc06d674180_0 .var "Out", 6 0;
v0x7fc06d674210_0 .net "Sel", 0 0, L_0x7fc06d67ff20;  alias, 1 drivers
E_0x7fc06d673fd0 .event edge, v0x7fc06d674210_0, v0x7fc06d671c40_0, v0x7fc06d6740f0_0;
S_0x7fc06d6742d0 .scope module, "PCJMUX" "MUX_2_1" 5 38, 7 1 0, S_0x7fc06d668140;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "I0"
    .port_info 1 /INPUT 7 "I1"
    .port_info 2 /INPUT 1 "Sel"
    .port_info 3 /OUTPUT 7 "Out"
P_0x7fc06d674480 .param/l "size" 0 7 2, +C4<00000000000000000000000000000111>;
v0x7fc06d674660_0 .net "I0", 6 0, v0x7fc06d674180_0;  alias, 1 drivers
v0x7fc06d674730_0 .net "I1", 6 0, L_0x7fc06d680ac0;  alias, 1 drivers
v0x7fc06d6747c0_0 .var "Out", 6 0;
v0x7fc06d674850_0 .net "Sel", 0 0, v0x7fc06d66b940_0;  alias, 1 drivers
E_0x7fc06d674600 .event edge, v0x7fc06d66b940_0, v0x7fc06d674180_0, v0x7fc06d674730_0;
S_0x7fc06d674910 .scope module, "RF" "regFile" 5 52, 19 1 0, S_0x7fc06d668140;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "R_data1"
    .port_info 1 /OUTPUT 32 "R_data2"
    .port_info 2 /INPUT 32 "W_data"
    .port_info 3 /INPUT 5 "W_addr"
    .port_info 4 /INPUT 5 "R_addr1"
    .port_info 5 /INPUT 5 "R_addr2"
    .port_info 6 /INPUT 1 "RegWrite"
    .port_info 7 /INPUT 1 "clk"
    .port_info 8 /OUTPUT 32 "t0"
    .port_info 9 /OUTPUT 32 "t1"
    .port_info 10 /OUTPUT 32 "t2"
    .port_info 11 /OUTPUT 32 "t3"
    .port_info 12 /OUTPUT 32 "t4"
    .port_info 13 /OUTPUT 32 "t5"
    .port_info 14 /OUTPUT 32 "t6"
    .port_info 15 /OUTPUT 32 "t7"
    .port_info 16 /OUTPUT 32 "s0"
    .port_info 17 /OUTPUT 32 "s1"
    .port_info 18 /OUTPUT 32 "s2"
    .port_info 19 /OUTPUT 32 "s3"
    .port_info 20 /OUTPUT 32 "s4"
    .port_info 21 /OUTPUT 32 "s5"
    .port_info 22 /OUTPUT 32 "s6"
    .port_info 23 /OUTPUT 32 "s7"
P_0x7fc06d674ac0 .param/l "addr_width" 0 19 3, +C4<00000000000000000000000000000101>;
P_0x7fc06d674b00 .param/l "number" 0 19 4, +C4<00000000000000000000000000100000>;
P_0x7fc06d674b40 .param/l "width" 0 19 2, +C4<00000000000000000000000000100000>;
v0x7fc06d675840_8 .array/port v0x7fc06d675840, 8;
L_0x7fc06d681670 .functor BUFZ 32, v0x7fc06d675840_8, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc06d675840_9 .array/port v0x7fc06d675840, 9;
L_0x7fc06d6816e0 .functor BUFZ 32, v0x7fc06d675840_9, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc06d675840_10 .array/port v0x7fc06d675840, 10;
L_0x7fc06d681750 .functor BUFZ 32, v0x7fc06d675840_10, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc06d675840_11 .array/port v0x7fc06d675840, 11;
L_0x7fc06d6817c0 .functor BUFZ 32, v0x7fc06d675840_11, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc06d675840_12 .array/port v0x7fc06d675840, 12;
L_0x7fc06d681830 .functor BUFZ 32, v0x7fc06d675840_12, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc06d675840_13 .array/port v0x7fc06d675840, 13;
L_0x7fc06d6818a0 .functor BUFZ 32, v0x7fc06d675840_13, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc06d675840_14 .array/port v0x7fc06d675840, 14;
L_0x7fc06d681910 .functor BUFZ 32, v0x7fc06d675840_14, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc06d675840_15 .array/port v0x7fc06d675840, 15;
L_0x7fc06d681980 .functor BUFZ 32, v0x7fc06d675840_15, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc06d675840_16 .array/port v0x7fc06d675840, 16;
L_0x7fc06d6819f0 .functor BUFZ 32, v0x7fc06d675840_16, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc06d675840_17 .array/port v0x7fc06d675840, 17;
L_0x7fc06d681ad0 .functor BUFZ 32, v0x7fc06d675840_17, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc06d675840_18 .array/port v0x7fc06d675840, 18;
L_0x7fc06d681b60 .functor BUFZ 32, v0x7fc06d675840_18, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc06d675840_19 .array/port v0x7fc06d675840, 19;
L_0x7fc06d681c30 .functor BUFZ 32, v0x7fc06d675840_19, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc06d675840_20 .array/port v0x7fc06d675840, 20;
L_0x7fc06d681ca0 .functor BUFZ 32, v0x7fc06d675840_20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc06d675840_21 .array/port v0x7fc06d675840, 21;
L_0x7fc06d681d80 .functor BUFZ 32, v0x7fc06d675840_21, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc06d675840_22 .array/port v0x7fc06d675840, 22;
L_0x7fc06d681df0 .functor BUFZ 32, v0x7fc06d675840_22, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc06d675840_23 .array/port v0x7fc06d675840, 23;
L_0x7fc06d681d10 .functor BUFZ 32, v0x7fc06d675840_23, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fc06d675300_0 .net "R_addr1", 4 0, L_0x7fc06d680380;  alias, 1 drivers
v0x7fc06d675390_0 .net "R_addr2", 4 0, L_0x7fc06d680460;  alias, 1 drivers
v0x7fc06d675420_0 .var "R_data1", 31 0;
v0x7fc06d6754b0_0 .var "R_data2", 31 0;
v0x7fc06d675540_0 .net "RegWrite", 0 0, L_0x7fc06d683cc0;  alias, 1 drivers
v0x7fc06d675610_0 .net "W_addr", 4 0, v0x7fc06d673170_0;  alias, 1 drivers
v0x7fc06d675720_0 .net "W_data", 31 0, v0x7fc06d6773f0_0;  alias, 1 drivers
v0x7fc06d6757b0_0 .net "clk", 0 0, v0x7fc06d67e710_0;  alias, 1 drivers
v0x7fc06d675840 .array "memory", 0 31, 31 0;
v0x7fc06d675c10_0 .net "s0", 31 0, L_0x7fc06d6819f0;  alias, 1 drivers
v0x7fc06d675cc0_0 .net "s1", 31 0, L_0x7fc06d681ad0;  alias, 1 drivers
v0x7fc06d675d70_0 .net "s2", 31 0, L_0x7fc06d681b60;  alias, 1 drivers
v0x7fc06d675e20_0 .net "s3", 31 0, L_0x7fc06d681c30;  alias, 1 drivers
v0x7fc06d675ed0_0 .net "s4", 31 0, L_0x7fc06d681ca0;  alias, 1 drivers
v0x7fc06d675f80_0 .net "s5", 31 0, L_0x7fc06d681d80;  alias, 1 drivers
v0x7fc06d676030_0 .net "s6", 31 0, L_0x7fc06d681df0;  alias, 1 drivers
v0x7fc06d6760e0_0 .net "s7", 31 0, L_0x7fc06d681d10;  alias, 1 drivers
v0x7fc06d676270_0 .net "t0", 31 0, L_0x7fc06d681670;  alias, 1 drivers
v0x7fc06d676300_0 .net "t1", 31 0, L_0x7fc06d6816e0;  alias, 1 drivers
v0x7fc06d6763b0_0 .net "t2", 31 0, L_0x7fc06d681750;  alias, 1 drivers
v0x7fc06d676460_0 .net "t3", 31 0, L_0x7fc06d6817c0;  alias, 1 drivers
v0x7fc06d676510_0 .net "t4", 31 0, L_0x7fc06d681830;  alias, 1 drivers
v0x7fc06d6765c0_0 .net "t5", 31 0, L_0x7fc06d6818a0;  alias, 1 drivers
v0x7fc06d676670_0 .net "t6", 31 0, L_0x7fc06d681910;  alias, 1 drivers
v0x7fc06d676720_0 .net "t7", 31 0, L_0x7fc06d681980;  alias, 1 drivers
E_0x7fc06d675000 .event edge, v0x7fc06d66d6f0_0, v0x7fc06d66d790_0, v0x7fc06d668b60_0;
v0x7fc06d675840_0 .array/port v0x7fc06d675840, 0;
v0x7fc06d675840_1 .array/port v0x7fc06d675840, 1;
v0x7fc06d675840_2 .array/port v0x7fc06d675840, 2;
E_0x7fc06d675060/0 .event edge, v0x7fc06d66f250_0, v0x7fc06d675840_0, v0x7fc06d675840_1, v0x7fc06d675840_2;
v0x7fc06d675840_3 .array/port v0x7fc06d675840, 3;
v0x7fc06d675840_4 .array/port v0x7fc06d675840, 4;
v0x7fc06d675840_5 .array/port v0x7fc06d675840, 5;
v0x7fc06d675840_6 .array/port v0x7fc06d675840, 6;
E_0x7fc06d675060/1 .event edge, v0x7fc06d675840_3, v0x7fc06d675840_4, v0x7fc06d675840_5, v0x7fc06d675840_6;
v0x7fc06d675840_7 .array/port v0x7fc06d675840, 7;
E_0x7fc06d675060/2 .event edge, v0x7fc06d675840_7, v0x7fc06d675840_8, v0x7fc06d675840_9, v0x7fc06d675840_10;
E_0x7fc06d675060/3 .event edge, v0x7fc06d675840_11, v0x7fc06d675840_12, v0x7fc06d675840_13, v0x7fc06d675840_14;
E_0x7fc06d675060/4 .event edge, v0x7fc06d675840_15, v0x7fc06d675840_16, v0x7fc06d675840_17, v0x7fc06d675840_18;
E_0x7fc06d675060/5 .event edge, v0x7fc06d675840_19, v0x7fc06d675840_20, v0x7fc06d675840_21, v0x7fc06d675840_22;
v0x7fc06d675840_24 .array/port v0x7fc06d675840, 24;
v0x7fc06d675840_25 .array/port v0x7fc06d675840, 25;
v0x7fc06d675840_26 .array/port v0x7fc06d675840, 26;
E_0x7fc06d675060/6 .event edge, v0x7fc06d675840_23, v0x7fc06d675840_24, v0x7fc06d675840_25, v0x7fc06d675840_26;
v0x7fc06d675840_27 .array/port v0x7fc06d675840, 27;
v0x7fc06d675840_28 .array/port v0x7fc06d675840, 28;
v0x7fc06d675840_29 .array/port v0x7fc06d675840, 29;
v0x7fc06d675840_30 .array/port v0x7fc06d675840, 30;
E_0x7fc06d675060/7 .event edge, v0x7fc06d675840_27, v0x7fc06d675840_28, v0x7fc06d675840_29, v0x7fc06d675840_30;
v0x7fc06d675840_31 .array/port v0x7fc06d675840, 31;
E_0x7fc06d675060/8 .event edge, v0x7fc06d675840_31;
E_0x7fc06d675060 .event/or E_0x7fc06d675060/0, E_0x7fc06d675060/1, E_0x7fc06d675060/2, E_0x7fc06d675060/3, E_0x7fc06d675060/4, E_0x7fc06d675060/5, E_0x7fc06d675060/6, E_0x7fc06d675060/7, E_0x7fc06d675060/8;
E_0x7fc06d6751a0/0 .event edge, v0x7fc06d66f1c0_0, v0x7fc06d675840_0, v0x7fc06d675840_1, v0x7fc06d675840_2;
E_0x7fc06d6751a0/1 .event edge, v0x7fc06d675840_3, v0x7fc06d675840_4, v0x7fc06d675840_5, v0x7fc06d675840_6;
E_0x7fc06d6751a0/2 .event edge, v0x7fc06d675840_7, v0x7fc06d675840_8, v0x7fc06d675840_9, v0x7fc06d675840_10;
E_0x7fc06d6751a0/3 .event edge, v0x7fc06d675840_11, v0x7fc06d675840_12, v0x7fc06d675840_13, v0x7fc06d675840_14;
E_0x7fc06d6751a0/4 .event edge, v0x7fc06d675840_15, v0x7fc06d675840_16, v0x7fc06d675840_17, v0x7fc06d675840_18;
E_0x7fc06d6751a0/5 .event edge, v0x7fc06d675840_19, v0x7fc06d675840_20, v0x7fc06d675840_21, v0x7fc06d675840_22;
E_0x7fc06d6751a0/6 .event edge, v0x7fc06d675840_23, v0x7fc06d675840_24, v0x7fc06d675840_25, v0x7fc06d675840_26;
E_0x7fc06d6751a0/7 .event edge, v0x7fc06d675840_27, v0x7fc06d675840_28, v0x7fc06d675840_29, v0x7fc06d675840_30;
E_0x7fc06d6751a0/8 .event edge, v0x7fc06d675840_31;
E_0x7fc06d6751a0 .event/or E_0x7fc06d6751a0/0, E_0x7fc06d6751a0/1, E_0x7fc06d6751a0/2, E_0x7fc06d6751a0/3, E_0x7fc06d6751a0/4, E_0x7fc06d6751a0/5, E_0x7fc06d6751a0/6, E_0x7fc06d6751a0/7, E_0x7fc06d6751a0/8;
S_0x7fc06d676a10 .scope module, "RegDstMUX" "MUX_2_1" 5 71, 7 1 0, S_0x7fc06d668140;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "I0"
    .port_info 1 /INPUT 5 "I1"
    .port_info 2 /INPUT 1 "Sel"
    .port_info 3 /OUTPUT 5 "Out"
P_0x7fc06d676b70 .param/l "size" 0 7 2, +C4<00000000000000000000000000000101>;
v0x7fc06d676c90_0 .net "I0", 4 0, v0x7fc06d671590_0;  alias, 1 drivers
v0x7fc06d676d30_0 .net "I1", 4 0, v0x7fc06d6711c0_0;  alias, 1 drivers
v0x7fc06d676dd0_0 .var "Out", 4 0;
v0x7fc06d676e60_0 .net "Sel", 0 0, L_0x7fc06d682980;  alias, 1 drivers
E_0x7fc06d674d80 .event edge, v0x7fc06d676e60_0, v0x7fc06d66d640_0, v0x7fc06d6711c0_0;
S_0x7fc06d676f10 .scope module, "RegresMUX" "MUX_2_1" 5 95, 7 1 0, S_0x7fc06d668140;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "I0"
    .port_info 1 /INPUT 32 "I1"
    .port_info 2 /INPUT 1 "Sel"
    .port_info 3 /OUTPUT 32 "Out"
P_0x7fc06d6770c0 .param/l "size" 0 7 2, +C4<00000000000000000000000000100000>;
v0x7fc06d6772a0_0 .net "I0", 31 0, v0x7fc06d672dc0_0;  alias, 1 drivers
v0x7fc06d677350_0 .net "I1", 31 0, v0x7fc06d672c70_0;  alias, 1 drivers
v0x7fc06d6773f0_0 .var "Out", 31 0;
v0x7fc06d677480_0 .net "Sel", 0 0, L_0x7fc06d684050;  alias, 1 drivers
E_0x7fc06d677240 .event edge, v0x7fc06d677480_0, v0x7fc06d66a100_0, v0x7fc06d672c70_0;
S_0x7fc06d677530 .scope module, "Shifter26" "shifter26" 5 48, 20 1 0, S_0x7fc06d668140;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "I"
    .port_info 1 /OUTPUT 28 "Q"
v0x7fc06d677720_0 .net "I", 25 0, L_0x7fc06d680820;  1 drivers
v0x7fc06d6777e0_0 .net "Q", 27 0, L_0x7fc06d680700;  alias, 1 drivers
L_0x103b96098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc06d677880_0 .net/2u *"_s0", 1 0, L_0x103b96098;  1 drivers
L_0x7fc06d680700 .concat [ 2 26 0 0], L_0x103b96098, L_0x7fc06d680820;
S_0x7fc06d677960 .scope module, "alu" "ALU" 5 75, 21 1 0, S_0x7fc06d668140;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUControl"
    .port_info 1 /INPUT 32 "I0"
    .port_info 2 /INPUT 32 "I1"
    .port_info 3 /OUTPUT 1 "Zero"
    .port_info 4 /OUTPUT 32 "ALUResult"
L_0x103b96200 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fc06d682fe0 .functor XNOR 1, L_0x7fc06d682ec0, L_0x103b96200, C4<0>, C4<0>;
L_0x7fc06d683050 .functor XOR 1, L_0x7fc06d682da0, L_0x7fc06d682fe0, C4<0>, C4<0>;
L_0x7fc06d683280 .functor XOR 1, L_0x7fc06d683100, L_0x7fc06d6831e0, C4<0>, C4<0>;
L_0x7fc06d683370 .functor AND 1, L_0x7fc06d683050, L_0x7fc06d683280, C4<1>, C4<1>;
v0x7fc06d677c20_0 .net "ALUControl", 3 0, v0x7fc06d678e10_0;  alias, 1 drivers
v0x7fc06d677ce0_0 .var "ALUResult", 31 0;
v0x7fc06d677da0_0 .net "Diff", 31 0, L_0x7fc06d682ca0;  1 drivers
v0x7fc06d677e50_0 .net "I0", 31 0, v0x7fc06d668bf0_0;  alias, 1 drivers
v0x7fc06d677f10_0 .net "I1", 31 0, v0x7fc06d669b10_0;  alias, 1 drivers
v0x7fc06d677fe0_0 .net "Zero", 0 0, L_0x7fc06d682c00;  alias, 1 drivers
L_0x103b961b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fc06d678070_0 .net/2u *"_s0", 31 0, L_0x103b961b8;  1 drivers
v0x7fc06d678120_0 .net/2u *"_s10", 0 0, L_0x103b96200;  1 drivers
v0x7fc06d6781d0_0 .net *"_s12", 0 0, L_0x7fc06d682fe0;  1 drivers
v0x7fc06d6782f0_0 .net *"_s14", 0 0, L_0x7fc06d683050;  1 drivers
v0x7fc06d6783a0_0 .net *"_s17", 0 0, L_0x7fc06d683100;  1 drivers
v0x7fc06d678450_0 .net *"_s19", 0 0, L_0x7fc06d6831e0;  1 drivers
v0x7fc06d678500_0 .net *"_s20", 0 0, L_0x7fc06d683280;  1 drivers
v0x7fc06d6785a0_0 .net *"_s22", 0 0, L_0x7fc06d683370;  1 drivers
L_0x103b96248 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fc06d678640_0 .net/2s *"_s24", 1 0, L_0x103b96248;  1 drivers
L_0x103b96290 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc06d6786f0_0 .net/2s *"_s26", 1 0, L_0x103b96290;  1 drivers
v0x7fc06d6787a0_0 .net *"_s28", 1 0, L_0x7fc06d6834e0;  1 drivers
v0x7fc06d678930_0 .net *"_s7", 0 0, L_0x7fc06d682da0;  1 drivers
v0x7fc06d6789c0_0 .net *"_s9", 0 0, L_0x7fc06d682ec0;  1 drivers
v0x7fc06d678a70_0 .net "subof", 0 0, L_0x7fc06d683640;  1 drivers
E_0x7fc06d677bc0/0 .event edge, v0x7fc06d677c20_0, v0x7fc06d668bf0_0, v0x7fc06d669b10_0, v0x7fc06d678a70_0;
E_0x7fc06d677bc0/1 .event edge, v0x7fc06d677da0_0;
E_0x7fc06d677bc0 .event/or E_0x7fc06d677bc0/0, E_0x7fc06d677bc0/1;
L_0x7fc06d682c00 .cmp/eq 32, v0x7fc06d677ce0_0, L_0x103b961b8;
L_0x7fc06d682ca0 .arith/sub 32, v0x7fc06d668bf0_0, v0x7fc06d669b10_0;
L_0x7fc06d682da0 .part v0x7fc06d668bf0_0, 31, 1;
L_0x7fc06d682ec0 .part v0x7fc06d669b10_0, 31, 1;
L_0x7fc06d683100 .part L_0x7fc06d682ca0, 31, 1;
L_0x7fc06d6831e0 .part v0x7fc06d668bf0_0, 31, 1;
L_0x7fc06d6834e0 .functor MUXZ 2, L_0x103b96290, L_0x103b96248, L_0x7fc06d683370, C4<>;
L_0x7fc06d683640 .part L_0x7fc06d6834e0, 0, 1;
S_0x7fc06d678b90 .scope module, "aluControl" "ALUControl" 5 76, 22 1 0, S_0x7fc06d668140;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "ALUOp"
    .port_info 2 /OUTPUT 4 "Out"
v0x7fc06d678d50_0 .net "ALUOp", 1 0, L_0x7fc06d682b20;  alias, 1 drivers
v0x7fc06d678e10_0 .var "Out", 3 0;
v0x7fc06d678ed0_0 .net "funct", 5 0, L_0x7fc06d683720;  1 drivers
E_0x7fc06d677b10 .event edge, v0x7fc06d678d50_0, v0x7fc06d678ed0_0;
S_0x7fc06d678fd0 .scope module, "signEX" "signEx" 5 50, 23 1 0, S_0x7fc06d668140;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "I"
    .port_info 1 /OUTPUT 32 "Q"
v0x7fc06d6791c0_0 .net "I", 15 0, L_0x7fc06d680660;  alias, 1 drivers
v0x7fc06d679280_0 .net "Q", 31 0, L_0x7fc06d680e80;  alias, 1 drivers
v0x7fc06d679320_0 .net *"_s1", 0 0, L_0x7fc06d680c30;  1 drivers
v0x7fc06d6793d0_0 .net *"_s2", 15 0, L_0x7fc06d680cd0;  1 drivers
L_0x7fc06d680c30 .part L_0x7fc06d680660, 15, 1;
LS_0x7fc06d680cd0_0_0 .concat [ 1 1 1 1], L_0x7fc06d680c30, L_0x7fc06d680c30, L_0x7fc06d680c30, L_0x7fc06d680c30;
LS_0x7fc06d680cd0_0_4 .concat [ 1 1 1 1], L_0x7fc06d680c30, L_0x7fc06d680c30, L_0x7fc06d680c30, L_0x7fc06d680c30;
LS_0x7fc06d680cd0_0_8 .concat [ 1 1 1 1], L_0x7fc06d680c30, L_0x7fc06d680c30, L_0x7fc06d680c30, L_0x7fc06d680c30;
LS_0x7fc06d680cd0_0_12 .concat [ 1 1 1 1], L_0x7fc06d680c30, L_0x7fc06d680c30, L_0x7fc06d680c30, L_0x7fc06d680c30;
L_0x7fc06d680cd0 .concat [ 4 4 4 4], LS_0x7fc06d680cd0_0_0, LS_0x7fc06d680cd0_0_4, LS_0x7fc06d680cd0_0_8, LS_0x7fc06d680cd0_0_12;
L_0x7fc06d680e80 .concat [ 16 16 0 0], L_0x7fc06d680660, L_0x7fc06d680cd0;
S_0x7fc06d6303a0 .scope module, "shifter32" "shifter32" 24 21;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "I"
    .port_info 1 /OUTPUT 32 "Q"
o0x103b69738 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fc06d67f730_0 .net "I", 31 0, o0x103b69738;  0 drivers
v0x7fc06d67f7c0_0 .net "Q", 31 0, L_0x7fc06d6842a0;  1 drivers
v0x7fc06d67f850_0 .net *"_s2", 29 0, L_0x7fc06d684200;  1 drivers
L_0x103b962d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fc06d67f8e0_0 .net *"_s4", 1 0, L_0x103b962d8;  1 drivers
L_0x7fc06d684200 .part o0x103b69738, 0, 30;
L_0x7fc06d6842a0 .concat [ 2 30 0 0], L_0x103b962d8, L_0x7fc06d684200;
    .scope S_0x7fc06d673710;
T_0 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fc06d673ab0_0, 0, 7;
    %end;
    .thread T_0;
    .scope S_0x7fc06d673710;
T_1 ;
    %wait E_0x7fc06d66d550;
    %load/vec4 v0x7fc06d673c50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7fc06d673a20_0;
    %assign/vec4 v0x7fc06d673ab0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fc06d671fe0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc06d672530_0, 0, 32;
    %pushi/vec4 537395232, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 537460791, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 17399844, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 17399845, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 2886729732, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 2886205448, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 17401888, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 17403938, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 305266697, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 2349924356, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 842137672, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 305266697, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 2350055432, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 303235082, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 38903850, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 310378511, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 35688480, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 537395200, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 537460736, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 134217759, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 537395201, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 537460737, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 134217759, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 537395202, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 537460738, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 134217759, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 537395203, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 537460739, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %pushi/vec4 134217759, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d6725d0, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x7fc06d671fe0;
T_3 ;
    %wait E_0x7fc06d672330;
    %load/vec4 v0x7fc06d672470_0;
    %parti/s 5, 2, 3;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x7fc06d6725d0, 4;
    %store/vec4 v0x7fc06d672530_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fc06d673ce0;
T_4 ;
    %wait E_0x7fc06d673fd0;
    %load/vec4 v0x7fc06d674210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fc06d674180_0, 0, 7;
    %jmp T_4.3;
T_4.0 ;
    %load/vec4 v0x7fc06d674020_0;
    %store/vec4 v0x7fc06d674180_0, 0, 7;
    %jmp T_4.3;
T_4.1 ;
    %load/vec4 v0x7fc06d6740f0_0;
    %store/vec4 v0x7fc06d674180_0, 0, 7;
    %jmp T_4.3;
T_4.3 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fc06d6742d0;
T_5 ;
    %wait E_0x7fc06d674600;
    %load/vec4 v0x7fc06d674850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fc06d6747c0_0, 0, 7;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x7fc06d674660_0;
    %store/vec4 v0x7fc06d6747c0_0, 0, 7;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x7fc06d674730_0;
    %store/vec4 v0x7fc06d6747c0_0, 0, 7;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7fc06d671830;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc06d671ad0_0, 0, 32;
    %end;
    .thread T_6;
    .scope S_0x7fc06d671830;
T_7 ;
    %wait E_0x7fc06d66d550;
    %load/vec4 v0x7fc06d671e00_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x7fc06d6705c0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fc06d671ad0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fc06d671e90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_7.2, 4;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x7fc06d671c40_0;
    %assign/vec4 v0x7fc06d6705c0_0, 0;
    %load/vec4 v0x7fc06d671b70_0;
    %assign/vec4 v0x7fc06d671ad0_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fc06d674910;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fc06d675840, 4, 0;
    %end;
    .thread T_8;
    .scope S_0x7fc06d674910;
T_9 ;
    %wait E_0x7fc06d6751a0;
    %load/vec4 v0x7fc06d675300_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc06d675420_0, 0, 32;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fc06d675300_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fc06d675840, 4;
    %store/vec4 v0x7fc06d675420_0, 0, 32;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x7fc06d674910;
T_10 ;
    %wait E_0x7fc06d675060;
    %load/vec4 v0x7fc06d675390_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_10.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc06d6754b0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x7fc06d675390_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fc06d675840, 4;
    %store/vec4 v0x7fc06d6754b0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x7fc06d674910;
T_11 ;
    %wait E_0x7fc06d675000;
    %load/vec4 v0x7fc06d675540_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc06d675610_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x7fc06d675720_0;
    %load/vec4 v0x7fc06d675610_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fc06d675840, 4, 0;
T_11.0 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x7fc06d66f710;
T_12 ;
    %wait E_0x7fc06d66fa40;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc06d6701e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc06d670270_0, 0, 2;
    %load/vec4 v0x7fc06d66fac0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fc06d66fb60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc06d66fc00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fc06d66fe30_0;
    %load/vec4 v0x7fc06d66fc00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc06d6701e0_0, 0, 2;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0x7fc06d66fac0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fc06d66fb60_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc06d66fc00_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fc06d66fec0_0;
    %load/vec4 v0x7fc06d66fc00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc06d670270_0, 0, 2;
T_12.2 ;
T_12.1 ;
    %load/vec4 v0x7fc06d66ff50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc06d670000_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc06d670110_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fc06d670110_0;
    %load/vec4 v0x7fc06d66fe30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.4, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc06d6701e0_0, 0, 2;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v0x7fc06d66ff50_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc06d670000_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc06d670110_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fc06d670110_0;
    %load/vec4 v0x7fc06d66fec0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x7fc06d670270_0, 0, 2;
T_12.6 ;
T_12.5 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x7fc06d669c60;
T_13 ;
    %wait E_0x7fc06d669fd0;
    %load/vec4 v0x7fc06d66a3a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v0x7fc06d66a040_0;
    %store/vec4 v0x7fc06d66a2c0_0, 0, 32;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v0x7fc06d66a100_0;
    %store/vec4 v0x7fc06d66a2c0_0, 0, 32;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v0x7fc06d66a1a0_0;
    %store/vec4 v0x7fc06d66a2c0_0, 0, 32;
    %jmp T_13.4;
T_13.3 ;
    %load/vec4 v0x7fc06d66a230_0;
    %store/vec4 v0x7fc06d66a2c0_0, 0, 32;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x7fc06d66a4e0;
T_14 ;
    %wait E_0x7fc06d66a860;
    %load/vec4 v0x7fc06d66ac00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %jmp T_14.4;
T_14.0 ;
    %load/vec4 v0x7fc06d66a8c0_0;
    %store/vec4 v0x7fc06d66ab30_0, 0, 32;
    %jmp T_14.4;
T_14.1 ;
    %load/vec4 v0x7fc06d66a970_0;
    %store/vec4 v0x7fc06d66ab30_0, 0, 32;
    %jmp T_14.4;
T_14.2 ;
    %load/vec4 v0x7fc06d66aa10_0;
    %store/vec4 v0x7fc06d66ab30_0, 0, 32;
    %jmp T_14.4;
T_14.3 ;
    %load/vec4 v0x7fc06d66aaa0_0;
    %store/vec4 v0x7fc06d66ab30_0, 0, 32;
    %jmp T_14.4;
T_14.4 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x7fc06d66b340;
T_15 ;
    %wait E_0x7fc06d66b660;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc06d66bd10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc06d66b810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc06d66b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc06d66ba20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc06d66bac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc06d66bb60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc06d66b770_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc06d66bdb0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc06d66b6b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc06d66b940_0, 0, 1;
    %load/vec4 v0x7fc06d66bc00_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.7, 6;
    %jmp T_15.9;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc06d66bd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc06d66ba20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc06d66bb60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc06d66b770_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc06d66b6b0_0, 0, 2;
    %jmp T_15.9;
T_15.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc06d66bac0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc06d66b770_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc06d66b6b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc06d66bdb0_0, 0, 1;
    %jmp T_15.9;
T_15.2 ;
    %jmp T_15.9;
T_15.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc06d66bd10_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc06d66b6b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc06d66b770_0, 0, 1;
    %jmp T_15.9;
T_15.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc06d66bd10_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc06d66b6b0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc06d66b770_0, 0, 1;
    %jmp T_15.9;
T_15.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc06d66b810_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc06d66bdb0_0, 0, 1;
    %jmp T_15.9;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc06d66b8a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc06d66bdb0_0, 0, 1;
    %jmp T_15.9;
T_15.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc06d66bdb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc06d66b940_0, 0, 1;
    %jmp T_15.9;
T_15.9 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fc06d66e950;
T_16 ;
    %wait E_0x7fc06d66ecb0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc06d66f560_0, 0, 1;
    %load/vec4 v0x7fc06d66ef40_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc06d66efd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc06d66f0a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc06d66f130_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fc06d66f130_0;
    %load/vec4 v0x7fc06d66f1c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc06d66f130_0;
    %load/vec4 v0x7fc06d66f250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc06d66f560_0, 0, 1;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0x7fc06d66ef40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc06d66efd0_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc06d66f0a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc06d66f130_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fc06d66f130_0;
    %load/vec4 v0x7fc06d66f1c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc06d66f130_0;
    %load/vec4 v0x7fc06d66f250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc06d66f560_0, 0, 1;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0x7fc06d66ef40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc06d66ed40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc06d66ee20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc06d66eeb0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fc06d66eeb0_0;
    %load/vec4 v0x7fc06d66f1c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc06d66eeb0_0;
    %load/vec4 v0x7fc06d66f250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc06d66f560_0, 0, 1;
    %jmp T_16.5;
T_16.4 ;
    %load/vec4 v0x7fc06d66ef40_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc06d66efd0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc06d66f0a0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc06d66f130_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fc06d66f130_0;
    %load/vec4 v0x7fc06d66f1c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc06d66f130_0;
    %load/vec4 v0x7fc06d66f250_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fc06d66f560_0, 0, 1;
T_16.6 ;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x7fc06d66ad30;
T_17 ;
    %wait E_0x7fc06d66b040;
    %load/vec4 v0x7fc06d66b280_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x7fc06d66b1f0_0, 0, 8;
    %jmp T_17.3;
T_17.0 ;
    %load/vec4 v0x7fc06d66b090_0;
    %store/vec4 v0x7fc06d66b1f0_0, 0, 8;
    %jmp T_17.3;
T_17.1 ;
    %load/vec4 v0x7fc06d66b150_0;
    %store/vec4 v0x7fc06d66b1f0_0, 0, 8;
    %jmp T_17.3;
T_17.3 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fc06d670400;
T_18 ;
    %wait E_0x7fc06d66d550;
    %load/vec4 v0x7fc06d6708e0_0;
    %assign/vec4 v0x7fc06d670820_0, 0;
    %load/vec4 v0x7fc06d670a10_0;
    %assign/vec4 v0x7fc06d670980_0, 0;
    %load/vec4 v0x7fc06d670b80_0;
    %assign/vec4 v0x7fc06d670aa0_0, 0;
    %load/vec4 v0x7fc06d670f40_0;
    %assign/vec4 v0x7fc06d670ea0_0, 0;
    %load/vec4 v0x7fc06d6710f0_0;
    %assign/vec4 v0x7fc06d671020_0, 0;
    %load/vec4 v0x7fc06d670d80_0;
    %assign/vec4 v0x7fc06d670cd0_0, 0;
    %load/vec4 v0x7fc06d6713c0_0;
    %assign/vec4 v0x7fc06d6712e0_0, 0;
    %load/vec4 v0x7fc06d671250_0;
    %assign/vec4 v0x7fc06d6711c0_0, 0;
    %load/vec4 v0x7fc06d671620_0;
    %assign/vec4 v0x7fc06d671590_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fc06d676a10;
T_19 ;
    %wait E_0x7fc06d674d80;
    %load/vec4 v0x7fc06d676e60_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_19.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_19.1, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fc06d676dd0_0, 0, 5;
    %jmp T_19.3;
T_19.0 ;
    %load/vec4 v0x7fc06d676c90_0;
    %store/vec4 v0x7fc06d676dd0_0, 0, 5;
    %jmp T_19.3;
T_19.1 ;
    %load/vec4 v0x7fc06d676d30_0;
    %store/vec4 v0x7fc06d676dd0_0, 0, 5;
    %jmp T_19.3;
T_19.3 ;
    %pop/vec4 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x7fc06d668580;
T_20 ;
    %wait E_0x7fc06d668900;
    %load/vec4 v0x7fc06d668cc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0x7fc06d668970_0;
    %store/vec4 v0x7fc06d668bf0_0, 0, 32;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0x7fc06d668a30_0;
    %store/vec4 v0x7fc06d668bf0_0, 0, 32;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0x7fc06d668ad0_0;
    %store/vec4 v0x7fc06d668bf0_0, 0, 32;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v0x7fc06d668b60_0;
    %store/vec4 v0x7fc06d668bf0_0, 0, 32;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x7fc06d668e00;
T_21 ;
    %wait E_0x7fc06d669170;
    %load/vec4 v0x7fc06d669500_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_21.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_21.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_21.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_21.3, 6;
    %jmp T_21.4;
T_21.0 ;
    %load/vec4 v0x7fc06d6691d0_0;
    %store/vec4 v0x7fc06d669430_0, 0, 32;
    %jmp T_21.4;
T_21.1 ;
    %load/vec4 v0x7fc06d669270_0;
    %store/vec4 v0x7fc06d669430_0, 0, 32;
    %jmp T_21.4;
T_21.2 ;
    %load/vec4 v0x7fc06d669310_0;
    %store/vec4 v0x7fc06d669430_0, 0, 32;
    %jmp T_21.4;
T_21.3 ;
    %load/vec4 v0x7fc06d6693a0_0;
    %store/vec4 v0x7fc06d669430_0, 0, 32;
    %jmp T_21.4;
T_21.4 ;
    %pop/vec4 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x7fc06d669640;
T_22 ;
    %wait E_0x7fc06d669970;
    %load/vec4 v0x7fc06d669ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_22.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_22.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc06d669b10_0, 0, 32;
    %jmp T_22.3;
T_22.0 ;
    %load/vec4 v0x7fc06d6699c0_0;
    %store/vec4 v0x7fc06d669b10_0, 0, 32;
    %jmp T_22.3;
T_22.1 ;
    %load/vec4 v0x7fc06d669a80_0;
    %store/vec4 v0x7fc06d669b10_0, 0, 32;
    %jmp T_22.3;
T_22.3 ;
    %pop/vec4 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x7fc06d677960;
T_23 ;
    %wait E_0x7fc06d677bc0;
    %load/vec4 v0x7fc06d677c20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_23.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_23.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_23.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_23.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_23.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_23.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc06d677ce0_0, 0, 32;
    %jmp T_23.7;
T_23.0 ;
    %load/vec4 v0x7fc06d677e50_0;
    %load/vec4 v0x7fc06d677f10_0;
    %and;
    %store/vec4 v0x7fc06d677ce0_0, 0, 32;
    %jmp T_23.7;
T_23.1 ;
    %load/vec4 v0x7fc06d677e50_0;
    %load/vec4 v0x7fc06d677f10_0;
    %or;
    %store/vec4 v0x7fc06d677ce0_0, 0, 32;
    %jmp T_23.7;
T_23.2 ;
    %load/vec4 v0x7fc06d677e50_0;
    %load/vec4 v0x7fc06d677f10_0;
    %add;
    %store/vec4 v0x7fc06d677ce0_0, 0, 32;
    %jmp T_23.7;
T_23.3 ;
    %load/vec4 v0x7fc06d677e50_0;
    %load/vec4 v0x7fc06d677f10_0;
    %sub;
    %store/vec4 v0x7fc06d677ce0_0, 0, 32;
    %jmp T_23.7;
T_23.4 ;
    %load/vec4 v0x7fc06d678a70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_23.8, 8;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x7fc06d677da0_0;
    %parti/s 1, 31, 6;
    %inv;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_23.9, 8;
T_23.8 ; End of true expr.
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x7fc06d677da0_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_23.9, 8;
 ; End of false expr.
    %blend;
T_23.9;
    %store/vec4 v0x7fc06d677ce0_0, 0, 32;
    %jmp T_23.7;
T_23.5 ;
    %load/vec4 v0x7fc06d677e50_0;
    %load/vec4 v0x7fc06d677f10_0;
    %or;
    %inv;
    %store/vec4 v0x7fc06d677ce0_0, 0, 32;
    %jmp T_23.7;
T_23.7 ;
    %pop/vec4 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x7fc06d678b90;
T_24 ;
    %wait E_0x7fc06d677b10;
    %load/vec4 v0x7fc06d678d50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_24.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_24.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_24.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_24.3, 6;
    %jmp T_24.4;
T_24.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc06d678e10_0, 0, 4;
    %jmp T_24.4;
T_24.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fc06d678e10_0, 0, 4;
    %jmp T_24.4;
T_24.2 ;
    %load/vec4 v0x7fc06d678ed0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_24.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_24.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_24.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_24.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_24.9, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc06d678e10_0, 0, 4;
    %jmp T_24.11;
T_24.5 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x7fc06d678e10_0, 0, 4;
    %jmp T_24.11;
T_24.6 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x7fc06d678e10_0, 0, 4;
    %jmp T_24.11;
T_24.7 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc06d678e10_0, 0, 4;
    %jmp T_24.11;
T_24.8 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x7fc06d678e10_0, 0, 4;
    %jmp T_24.11;
T_24.9 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x7fc06d678e10_0, 0, 4;
    %jmp T_24.11;
T_24.11 ;
    %pop/vec4 1;
    %jmp T_24.4;
T_24.3 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fc06d678e10_0, 0, 4;
    %jmp T_24.4;
T_24.4 ;
    %pop/vec4 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x7fc06d66ce80;
T_25 ;
    %wait E_0x7fc06d66c230;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc06d66d1e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x7fc06d66d2b0_0, 0, 2;
    %load/vec4 v0x7fc06d66d360_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fc06d66d430_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc06d66d4c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fc06d66d4c0_0;
    %load/vec4 v0x7fc06d66d590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc06d66d1e0_0, 0, 2;
T_25.0 ;
    %load/vec4 v0x7fc06d66d360_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %load/vec4 v0x7fc06d66d430_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc06d66d4c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fc06d66d4c0_0;
    %load/vec4 v0x7fc06d66d640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x7fc06d66d2b0_0, 0, 2;
T_25.2 ;
    %load/vec4 v0x7fc06d66d6f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc06d66d790_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fc06d66d790_0;
    %load/vec4 v0x7fc06d66d590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc06d66d430_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc06d66d4c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fc06d66d4c0_0;
    %load/vec4 v0x7fc06d66d590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.4, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc06d66d1e0_0, 0, 2;
T_25.4 ;
    %load/vec4 v0x7fc06d66d6f0_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc06d66d790_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fc06d66d790_0;
    %load/vec4 v0x7fc06d66d640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x7fc06d66d430_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fc06d66d4c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %load/vec4 v0x7fc06d66d4c0_0;
    %load/vec4 v0x7fc06d66d640_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.6, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x7fc06d66d2b0_0, 0, 2;
T_25.6 ;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x7fc06d66d980;
T_26 ;
    %wait E_0x7fc06d66d550;
    %load/vec4 v0x7fc06d66df40_0;
    %assign/vec4 v0x7fc06d66deb0_0, 0;
    %load/vec4 v0x7fc06d66e0e0_0;
    %assign/vec4 v0x7fc06d66dff0_0, 0;
    %load/vec4 v0x7fc06d66e2d0_0;
    %assign/vec4 v0x7fc06d66e230_0, 0;
    %load/vec4 v0x7fc06d66e5d0_0;
    %assign/vec4 v0x7fc06d66e520_0, 0;
    %load/vec4 v0x7fc06d66e730_0;
    %assign/vec4 v0x7fc06d66e690_0, 0;
    %load/vec4 v0x7fc06d66e480_0;
    %assign/vec4 v0x7fc06d66e3e0_0, 0;
    %load/vec4 v0x7fc06d66de10_0;
    %assign/vec4 v0x7fc06d66dce0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0x7fc06d66bf60;
T_27 ;
    %wait E_0x7fc06d66c480;
    %load/vec4 v0x7fc06d66c570_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_27.0, 4;
    %load/vec4 v0x7fc06d66c800_0;
    %load/vec4 v0x7fc06d66c730_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0x7fc06d66ca00, 4, 0;
T_27.0 ;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_0x7fc06d66bf60;
T_28 ;
    %wait E_0x7fc06d66c330;
    %load/vec4 v0x7fc06d66c4c0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_28.0, 4;
    %load/vec4 v0x7fc06d66c610_0;
    %parti/s 5, 2, 3;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0x7fc06d66ca00, 4;
    %store/vec4 v0x7fc06d66c6a0_0, 0, 32;
    %jmp T_28.1;
T_28.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc06d66c6a0_0, 0, 32;
T_28.1 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0x7fc06d672910;
T_29 ;
    %wait E_0x7fc06d66d550;
    %load/vec4 v0x7fc06d673030_0;
    %assign/vec4 v0x7fc06d672f50_0, 0;
    %load/vec4 v0x7fc06d673430_0;
    %assign/vec4 v0x7fc06d6733a0_0, 0;
    %load/vec4 v0x7fc06d673550_0;
    %assign/vec4 v0x7fc06d6734c0_0, 0;
    %load/vec4 v0x7fc06d673210_0;
    %assign/vec4 v0x7fc06d673170_0, 0;
    %load/vec4 v0x7fc06d672d20_0;
    %assign/vec4 v0x7fc06d672c70_0, 0;
    %load/vec4 v0x7fc06d672eb0_0;
    %assign/vec4 v0x7fc06d672dc0_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0x7fc06d676f10;
T_30 ;
    %wait E_0x7fc06d677240;
    %load/vec4 v0x7fc06d677480_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_30.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_30.1, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fc06d6773f0_0, 0, 32;
    %jmp T_30.3;
T_30.0 ;
    %load/vec4 v0x7fc06d6772a0_0;
    %store/vec4 v0x7fc06d6773f0_0, 0, 32;
    %jmp T_30.3;
T_30.1 ;
    %load/vec4 v0x7fc06d677350_0;
    %store/vec4 v0x7fc06d6773f0_0, 0, 32;
    %jmp T_30.3;
T_30.3 ;
    %pop/vec4 1;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_0x7fc06d631e90;
T_31 ;
    %vpi_call 4 7 "$dumpfile", "test.lxt" {0 0 0};
    %vpi_call 4 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fc06d631e90 {0 0 0};
    %vpi_call 4 10 "$display", "****************************" {0 0 0};
    %vpi_call 4 11 "$monitor", "Time:", $time, " ", "Clk = %d PC = %h \012[t0] = %h, [t1] = %h, [t2] = %h\012[t3] = %h, [t4] = %h, [t5] = %h\012[t6] = %h, [t7] = %h, [s0] = %h\012[s1] = %h, [s2] = %h, [s3] = %h\012[s4] = %h, [s5] = %h, [s6] = %h\012[s7] = %h", v0x7fc06d668300_0, v0x7fc06d67e660_0, v0x7fc06d67f070_0, v0x7fc06d67f140_0, v0x7fc06d67f210_0, v0x7fc06d67f2e0_0, v0x7fc06d67f470_0, v0x7fc06d67f500_0, v0x7fc06d67f590_0, v0x7fc06d67f660_0, v0x7fc06d67e9b0_0, v0x7fc06d67ea80_0, v0x7fc06d67eb50_0, v0x7fc06d67ec20_0, v0x7fc06d67ed30_0, v0x7fc06d67ee00_0, v0x7fc06d67eed0_0, v0x7fc06d67efa0_0 {0 0 0};
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fc06d67e710_0, 0, 1;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x7fc06d668300_0, 0, 7;
    %end;
    .thread T_31;
    .scope S_0x7fc06d631e90;
T_32 ;
    %delay 10000, 0;
    %load/vec4 v0x7fc06d67e710_0;
    %inv;
    %store/vec4 v0x7fc06d67e710_0, 0, 1;
    %load/vec4 v0x7fc06d67e710_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v0x7fc06d668300_0;
    %addi 1, 0, 7;
    %store/vec4 v0x7fc06d668300_0, 0, 7;
T_32.0 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x7fc06d631e90;
T_33 ;
    %delay 590000, 0;
    %vpi_call 4 21 "$finish" {0 0 0};
    %end;
    .thread T_33;
# The file index is used to find the file name in the following table.
:file_names 25;
    "N/A";
    "<interactive>";
    "Add4.v";
    "Adder.v";
    "maintest.v";
    "main.v";
    "MUX_4_1.v";
    "MUX_2_1.v";
    "Control.v";
    "DM.v";
    "EXForward.v";
    "EX_MEM_Reg.v";
    "HazardDetector.v";
    "IDForward.v";
    "ID_EX_Reg.v";
    "IF_ID_Reg.v";
    "IM.v";
    "MEM_WB_Reg.v";
    "PC.v";
    "regFile.v";
    "shifter26.v";
    "ALU.v";
    "ALUControl.v";
    "signEx.v";
    "shifter32.v";
