<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ComSquare: sources/CPU/CPU.hpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ComSquare
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_08d237fc27d4ecd563f71c5d52f2fecc.html">sources</a></li><li class="navelem"><a class="el" href="dir_a65246f7a5288ee65248a0302198d58d.html">CPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">CPU.hpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="CPU_8hpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">// Created by anonymus-raccoon on 1/24/20.</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160; </div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="preprocessor">#ifndef COMSQUARE_CPU_HPP</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="preprocessor">#define COMSQUARE_CPU_HPP</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160; </div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="preprocessor">#include &quot;../Memory/IMemory.hpp&quot;</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;../Memory/MemoryBus.hpp&quot;</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;../Models/Ints.hpp&quot;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceComSquare_1_1CPU.html">ComSquare::CPU</a></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;{</div>
<div class="line"><a name="l00015"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html">   15</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structComSquare_1_1CPU_1_1Registers.html">Registers</a> {</div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;        <span class="keyword">union </span>{</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;            <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00019"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a7c28866ed95425fd60aa4d8886bb8f9f">   19</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a7c28866ed95425fd60aa4d8886bb8f9f">ah</a>;</div>
<div class="line"><a name="l00020"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a127b7752795e4498236f7b01e7498227">   20</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a127b7752795e4498236f7b01e7498227">al</a>;</div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;            };</div>
<div class="line"><a name="l00022"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#aaa8d450e6d4430317e1251313acd11c3">   22</a></span>&#160;            uint16_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#aaa8d450e6d4430317e1251313acd11c3">a</a>;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;        };</div>
<div class="line"><a name="l00025"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#af9d26a8ba0914c825d06db23049433ec">   25</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#af9d26a8ba0914c825d06db23049433ec">dbr</a>;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;        <span class="keyword">union </span>{</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;            <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a1e072edb3788835babe101a874267d84">   29</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a1e072edb3788835babe101a874267d84">dh</a>;</div>
<div class="line"><a name="l00030"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#ac691fbd6e61b3aef8b3464a233f85f6d">   30</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#ac691fbd6e61b3aef8b3464a233f85f6d">dl</a>;</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;            };</div>
<div class="line"><a name="l00032"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#af16407891e835ccbcb0fcb4d19b6081e">   32</a></span>&#160;            uint16_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#af16407891e835ccbcb0fcb4d19b6081e">d</a>;</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;        };</div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a4ec672823a8d45a44282cc04e7b34d58">   35</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a4ec672823a8d45a44282cc04e7b34d58">k</a>;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;        <span class="keyword">union </span>{</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;            <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00039"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a25f950ea41d30db1ec73b8a165e67f51">   39</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a25f950ea41d30db1ec73b8a165e67f51">pch</a>;</div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a277545ef8503238642198f0386d2faaa">   40</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a277545ef8503238642198f0386d2faaa">pcl</a>;</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;            };</div>
<div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a5ff36b8ad167923161b896ae92729111">   42</a></span>&#160;            uint16_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a5ff36b8ad167923161b896ae92729111">pc</a>;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;        };</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;        <span class="keyword">union </span>{</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;            <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a438434360195417afce13220ae856861">   47</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a438434360195417afce13220ae856861">sh</a>;</div>
<div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a19f2b4c328874c2207459bf22b2a76ba">   48</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a19f2b4c328874c2207459bf22b2a76ba">sl</a>;</div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;            };</div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#ad6e42ddbafd6a31ad15df813dee72fa4">   50</a></span>&#160;            uint16_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#ad6e42ddbafd6a31ad15df813dee72fa4">s</a>;</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;        };</div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;        <span class="keyword">union </span>{</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;            <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#acc0e55548baf2ad8a411eb4f782092c3">   55</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#acc0e55548baf2ad8a411eb4f782092c3">xh</a>;</div>
<div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a718d9c2f67935dad3778b0fc03a22030">   56</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a718d9c2f67935dad3778b0fc03a22030">xl</a>;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;            };</div>
<div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a1274f0dbe8e79cd4794f2cc8175a99c3">   58</a></span>&#160;            uint16_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a1274f0dbe8e79cd4794f2cc8175a99c3">x</a>;</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        };</div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        <span class="keyword">union </span>{</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;            <span class="keyword">struct </span>{</div>
<div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#a324dee252472744f2d72fb4ba86c3da1">   63</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#a324dee252472744f2d72fb4ba86c3da1">yh</a>;</div>
<div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#ab1995426df7b4f4500a2576b121824f6">   64</a></span>&#160;                uint8_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#ab1995426df7b4f4500a2576b121824f6">yl</a>;</div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;            };</div>
<div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1Registers.html#ac756a49aa063214449d0ef9be3db38cc">   66</a></span>&#160;            uint16_t <a class="code" href="structComSquare_1_1CPU_1_1Registers.html#ac756a49aa063214449d0ef9be3db38cc">y</a>;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;        };</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160; </div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="unionComSquare_1_1CPU_1_1Registers_1_1p.html">   70</a></span>&#160;        <span class="keyword">union </span><a class="code" href="unionComSquare_1_1CPU_1_1Registers_1_1p.html">p</a> {</div>
<div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#a79fb1e23a5513904a314fa643a5345fa">   72</a></span>&#160;            <span class="keywordtype">bool</span> <a class="code" href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#a79fb1e23a5513904a314fa643a5345fa">n</a> : 1;</div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#ae8da7fb7a0058a9fa21d2e561ba5483d">   74</a></span>&#160;            <span class="keywordtype">bool</span> <a class="code" href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#ae8da7fb7a0058a9fa21d2e561ba5483d">v</a> : 1;</div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#a62692730cec2435e0b8fa60b3f91cef2">   76</a></span>&#160;            <span class="keywordtype">bool</span> <a class="code" href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#a62692730cec2435e0b8fa60b3f91cef2">m</a> : 1;</div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;            <span class="keyword">union </span>{</div>
<div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#a3ec9f5d30896da6de362318a57d41288">   79</a></span>&#160;                <span class="keywordtype">bool</span> <a class="code" href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#a3ec9f5d30896da6de362318a57d41288">x</a> : 1;</div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#a7f78eb7506a2e5215b4716b5ac76361c">   81</a></span>&#160;                <span class="keywordtype">bool</span> <a class="code" href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#a7f78eb7506a2e5215b4716b5ac76361c">b</a> : 1;</div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;            };</div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#a6980012f88ee439133118611b8ae5700">   84</a></span>&#160;            <span class="keywordtype">bool</span> <a class="code" href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#a6980012f88ee439133118611b8ae5700">d</a> : 1;</div>
<div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#a34bc831614cb1f021f3de7e4d7d2001a">   86</a></span>&#160;            <span class="keywordtype">bool</span> <a class="code" href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#a34bc831614cb1f021f3de7e4d7d2001a">i</a> : 1;</div>
<div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#ab378733e206cf5e3609e7ad08c586f6a">   88</a></span>&#160;            <span class="keywordtype">bool</span> <a class="code" href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#ab378733e206cf5e3609e7ad08c586f6a">z</a> : 1;</div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#a0a2e971016ff6468b4d6644e89b3e355">   90</a></span>&#160;            <span class="keywordtype">bool</span> <a class="code" href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#a0a2e971016ff6468b4d6644e89b3e355">c</a> : 1;</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;        };</div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    };</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160; </div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html">   95</a></span>&#160;    <span class="keyword">struct </span><a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html">InternalRegisters</a></div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    {</div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a45c471c6c5cef4d6a117e223b8a19ed1">   98</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a45c471c6c5cef4d6a117e223b8a19ed1">nmitimen</a>;</div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160; </div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#afac8a1b505dff6a6aa9416392e469471">  101</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#afac8a1b505dff6a6aa9416392e469471">wrio</a>;</div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160; </div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a0ec804218ae29f8ad4b8019dd78dc38f">  104</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a0ec804218ae29f8ad4b8019dd78dc38f">wrmpya</a>;</div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a258f0d486b05d1d77f39b3c10f6eaaf5">  106</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a258f0d486b05d1d77f39b3c10f6eaaf5">wrmpyb</a>;</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160; </div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ae98022af2fc7c80062444e9cecf95f0e">  109</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ae98022af2fc7c80062444e9cecf95f0e">wrdivl</a>;</div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa315eec822cf92ec586c2ba918a36e00">  111</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa315eec822cf92ec586c2ba918a36e00">wrdivh</a>;</div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa1466fa14182549898886e3eb3074f36">  113</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa1466fa14182549898886e3eb3074f36">wrdivb</a>;</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160; </div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a030f0f2142ee49187735f82876bd12e8">  116</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a030f0f2142ee49187735f82876bd12e8">htimel</a>;</div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a538141acc2e0eeac8f1e801940929539">  118</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a538141acc2e0eeac8f1e801940929539">htimeh</a>;</div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160; </div>
<div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a6262d0ba292853c4232d24b6142e1acf">  121</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a6262d0ba292853c4232d24b6142e1acf">vtimel</a>;</div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a24e773242680bd43e8d6a0fcd2e1ea48">  123</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a24e773242680bd43e8d6a0fcd2e1ea48">vtimeh</a>;</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160; </div>
<div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ab51577c6d3509770c1144e45932ee38c">  126</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ab51577c6d3509770c1144e45932ee38c">mdmaen</a>;</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160; </div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#af2f3e7f51a783a517b71639de897fc3c">  129</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#af2f3e7f51a783a517b71639de897fc3c">hdmaen</a>;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160; </div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa3dda181d78b6bcd50057d83c97ecb2c">  132</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa3dda181d78b6bcd50057d83c97ecb2c">memsel</a>;</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160; </div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ac49c0aaf5eb44afe572930b1bfe13c00">  135</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ac49c0aaf5eb44afe572930b1bfe13c00">rdnmi</a>;</div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a0058417dd2f115ffd67c909b227552f8">  137</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a0058417dd2f115ffd67c909b227552f8">timeup</a>;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160; </div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ac04e82f935ec316b6d2433dea7df36f0">  140</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ac04e82f935ec316b6d2433dea7df36f0">hvbjoy</a>;</div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160; </div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#acd1644bf64088f00ebeb2d62fe90fbe2">  143</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#acd1644bf64088f00ebeb2d62fe90fbe2">rdio</a>;</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160; </div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a18401a7dbfe4784b6367623cac251a5e">  146</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a18401a7dbfe4784b6367623cac251a5e">rddivl</a>;</div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a70602e356a792a14a1b638d692556e8c">  148</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a70602e356a792a14a1b638d692556e8c">rddivh</a>;</div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a87261625195bb3f38db9354a29334ddf">  151</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a87261625195bb3f38db9354a29334ddf">rdmpyl</a>;</div>
<div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a79c946893be3148b0c72d9da2c8f3428">  153</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a79c946893be3148b0c72d9da2c8f3428">rdmpyh</a>;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ab17acbbf524b6bfb9a8006ce87e9148b">  156</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ab17acbbf524b6bfb9a8006ce87e9148b">joy1l</a>;</div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a5a252a845daf5137bb251933a5812265">  158</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a5a252a845daf5137bb251933a5812265">joy1h</a>;</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a85d9e842e61f9c4ef519b42b4b8748be">  161</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a85d9e842e61f9c4ef519b42b4b8748be">joy2l</a>;</div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#af37f63c18abd719f6a7f6b2cd009b9e5">  163</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#af37f63c18abd719f6a7f6b2cd009b9e5">joy2h</a>;</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ad64b7d047996ea04e65e4e84f341af37">  166</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#ad64b7d047996ea04e65e4e84f341af37">joy3l</a>;</div>
<div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#aaa5a1939600968d066561ea8056cfca9">  168</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#aaa5a1939600968d066561ea8056cfca9">joy3h</a>;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a85afe00843e4f9616fa106c3ae610919">  171</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a85afe00843e4f9616fa106c3ae610919">joy4l</a>;</div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a6bb83a780752963fefbe50be5d3a026d">  173</a></span>&#160;        uint8_t <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html#a6bb83a780752963fefbe50be5d3a026d">joy4h</a>;</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;    };</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="classComSquare_1_1CPU_1_1CPU.html">  177</a></span>&#160;    <span class="keyword">class </span><a class="code" href="classComSquare_1_1CPU_1_1CPU.html">CPU</a> : <span class="keyword">public</span> <a class="code" href="classComSquare_1_1Memory_1_1IMemory.html">Memory::IMemory</a> {</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keyword">private</span>:</div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="classComSquare_1_1CPU_1_1CPU.html#a579c0dd2e1cafca0dd3617c05a33d1f7">  180</a></span>&#160;        <a class="code" href="structComSquare_1_1CPU_1_1Registers.html">Registers</a> <a class="code" href="classComSquare_1_1CPU_1_1CPU.html#a579c0dd2e1cafca0dd3617c05a33d1f7">_registers</a>{};</div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="classComSquare_1_1CPU_1_1CPU.html#ac9c6fa76bf7171654b0b52896f699927">  182</a></span>&#160;        <span class="keywordtype">bool</span> <a class="code" href="classComSquare_1_1CPU_1_1CPU.html#ac9c6fa76bf7171654b0b52896f699927">_isEmulationMode</a> = <span class="keyword">true</span>;</div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="classComSquare_1_1CPU_1_1CPU.html#a4566720e2cf2ce891a1332932c2f1e0e">  184</a></span>&#160;        <a class="code" href="structComSquare_1_1CPU_1_1InternalRegisters.html">InternalRegisters</a> <a class="code" href="classComSquare_1_1CPU_1_1CPU.html#a4566720e2cf2ce891a1332932c2f1e0e">_internalRegisters</a>{};</div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="classComSquare_1_1CPU_1_1CPU.html#a7118a772fbf88584fc671eba1d5c2e3f">  186</a></span>&#160;        std::shared_ptr&lt;Memory::MemoryBus&gt; <a class="code" href="classComSquare_1_1CPU_1_1CPU.html#a7118a772fbf88584fc671eba1d5c2e3f">_bus</a>;</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160; </div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classComSquare_1_1CPU_1_1CPU.html#acb160633242110e7b285ee5a5d5f6ff9">executeInstruction</a>();</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <span class="keyword">public</span>:</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;        <span class="keyword">explicit</span> <a class="code" href="classComSquare_1_1CPU_1_1CPU.html#ae5cb2a71ebba5f4519793582880f31f2">CPU</a>(std::shared_ptr&lt;Memory::MemoryBus&gt; bus);</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;        <span class="keywordtype">int</span> <a class="code" href="classComSquare_1_1CPU_1_1CPU.html#a47ccd3b85569b89baa73679eac513ab0">update</a>();</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        uint8_t <a class="code" href="classComSquare_1_1CPU_1_1CPU.html#a2f5e100896256e62f1995a0172f3a5e5">read</a>(<a class="code" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> addr) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;        <span class="keywordtype">void</span> <a class="code" href="classComSquare_1_1CPU_1_1CPU.html#a98d7a910393934e63f4ea479cea49f2e">write</a>(<a class="code" href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a> addr, uint8_t data) <span class="keyword">override</span>;</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;    };</div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;}</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160; </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="preprocessor">#endif //COMSQUARE_CPU_HPP</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="aunionComSquare_1_1CPU_1_1Registers_1_1p_html_a7f78eb7506a2e5215b4716b5ac76361c"><div class="ttname"><a href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#a7f78eb7506a2e5215b4716b5ac76361c">ComSquare::CPU::Registers::p::b</a></div><div class="ttdeci">bool b</div><div class="ttdoc">The Break flag (in emulation mode only)</div><div class="ttdef"><b>Definition:</b> CPU.hpp:81</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a6bb83a780752963fefbe50be5d3a026d"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a6bb83a780752963fefbe50be5d3a026d">ComSquare::CPU::InternalRegisters::joy4h</a></div><div class="ttdeci">uint8_t joy4h</div><div class="ttdoc">Controller Port Data Registers (Pad 4 - High)</div><div class="ttdef"><b>Definition:</b> CPU.hpp:173</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a438434360195417afce13220ae856861"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a438434360195417afce13220ae856861">ComSquare::CPU::Registers::sh</a></div><div class="ttdeci">uint8_t sh</div><div class="ttdef"><b>Definition:</b> CPU.hpp:47</div></div>
<div class="ttc" id="aunionComSquare_1_1CPU_1_1Registers_1_1p_html_a3ec9f5d30896da6de362318a57d41288"><div class="ttname"><a href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#a3ec9f5d30896da6de362318a57d41288">ComSquare::CPU::Registers::p::x</a></div><div class="ttdeci">bool x</div><div class="ttdoc">The indeX register width flag (in native mode only)</div><div class="ttdef"><b>Definition:</b> CPU.hpp:79</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_ac691fbd6e61b3aef8b3464a233f85f6d"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#ac691fbd6e61b3aef8b3464a233f85f6d">ComSquare::CPU::Registers::dl</a></div><div class="ttdeci">uint8_t dl</div><div class="ttdef"><b>Definition:</b> CPU.hpp:30</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_af16407891e835ccbcb0fcb4d19b6081e"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#af16407891e835ccbcb0fcb4d19b6081e">ComSquare::CPU::Registers::d</a></div><div class="ttdeci">uint16_t d</div><div class="ttdef"><b>Definition:</b> CPU.hpp:32</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a85afe00843e4f9616fa106c3ae610919"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a85afe00843e4f9616fa106c3ae610919">ComSquare::CPU::InternalRegisters::joy4l</a></div><div class="ttdeci">uint8_t joy4l</div><div class="ttdoc">Controller Port Data Registers (Pad 4 - Low)</div><div class="ttdef"><b>Definition:</b> CPU.hpp:171</div></div>
<div class="ttc" id="aunionComSquare_1_1CPU_1_1Registers_1_1p_html_a34bc831614cb1f021f3de7e4d7d2001a"><div class="ttname"><a href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#a34bc831614cb1f021f3de7e4d7d2001a">ComSquare::CPU::Registers::p::i</a></div><div class="ttdeci">bool i</div><div class="ttdoc">The Interrupt disable flag.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:86</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a324dee252472744f2d72fb4ba86c3da1"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a324dee252472744f2d72fb4ba86c3da1">ComSquare::CPU::Registers::yh</a></div><div class="ttdeci">uint8_t yh</div><div class="ttdef"><b>Definition:</b> CPU.hpp:63</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a5ff36b8ad167923161b896ae92729111"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a5ff36b8ad167923161b896ae92729111">ComSquare::CPU::Registers::pc</a></div><div class="ttdeci">uint16_t pc</div><div class="ttdef"><b>Definition:</b> CPU.hpp:42</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_aaa5a1939600968d066561ea8056cfca9"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#aaa5a1939600968d066561ea8056cfca9">ComSquare::CPU::InternalRegisters::joy3h</a></div><div class="ttdeci">uint8_t joy3h</div><div class="ttdoc">Controller Port Data Registers (Pad 3 - High)</div><div class="ttdef"><b>Definition:</b> CPU.hpp:168</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_ad64b7d047996ea04e65e4e84f341af37"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#ad64b7d047996ea04e65e4e84f341af37">ComSquare::CPU::InternalRegisters::joy3l</a></div><div class="ttdeci">uint8_t joy3l</div><div class="ttdoc">Controller Port Data Registers (Pad 3 - Low)</div><div class="ttdef"><b>Definition:</b> CPU.hpp:166</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_acd1644bf64088f00ebeb2d62fe90fbe2"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#acd1644bf64088f00ebeb2d62fe90fbe2">ComSquare::CPU::InternalRegisters::rdio</a></div><div class="ttdeci">uint8_t rdio</div><div class="ttdoc">IO Port Read Register.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:143</div></div>
<div class="ttc" id="aclassComSquare_1_1CPU_1_1CPU_html"><div class="ttname"><a href="classComSquare_1_1CPU_1_1CPU.html">ComSquare::CPU::CPU</a></div><div class="ttdoc">The main CPU.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:177</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_afac8a1b505dff6a6aa9416392e469471"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#afac8a1b505dff6a6aa9416392e469471">ComSquare::CPU::InternalRegisters::wrio</a></div><div class="ttdeci">uint8_t wrio</div><div class="ttdoc">IO Port Write Register.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:101</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a6262d0ba292853c4232d24b6142e1acf"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a6262d0ba292853c4232d24b6142e1acf">ComSquare::CPU::InternalRegisters::vtimel</a></div><div class="ttdeci">uint8_t vtimel</div><div class="ttdoc">IRQ Timer Registers (Vertical - Low)</div><div class="ttdef"><b>Definition:</b> CPU.hpp:121</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_af9d26a8ba0914c825d06db23049433ec"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#af9d26a8ba0914c825d06db23049433ec">ComSquare::CPU::Registers::dbr</a></div><div class="ttdeci">uint8_t dbr</div><div class="ttdoc">The Data Bank Register;.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:25</div></div>
<div class="ttc" id="aunionComSquare_1_1CPU_1_1Registers_1_1p_html_a79fb1e23a5513904a314fa643a5345fa"><div class="ttname"><a href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#a79fb1e23a5513904a314fa643a5345fa">ComSquare::CPU::Registers::p::n</a></div><div class="ttdeci">bool n</div><div class="ttdoc">The Negative flag.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:72</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_acc0e55548baf2ad8a411eb4f782092c3"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#acc0e55548baf2ad8a411eb4f782092c3">ComSquare::CPU::Registers::xh</a></div><div class="ttdeci">uint8_t xh</div><div class="ttdef"><b>Definition:</b> CPU.hpp:55</div></div>
<div class="ttc" id="aclassComSquare_1_1CPU_1_1CPU_html_ac9c6fa76bf7171654b0b52896f699927"><div class="ttname"><a href="classComSquare_1_1CPU_1_1CPU.html#ac9c6fa76bf7171654b0b52896f699927">ComSquare::CPU::CPU::_isEmulationMode</a></div><div class="ttdeci">bool _isEmulationMode</div><div class="ttdoc">Is the CPU running in emulation mode (in 8bits)</div><div class="ttdef"><b>Definition:</b> CPU.hpp:182</div></div>
<div class="ttc" id="aclassComSquare_1_1CPU_1_1CPU_html_a98d7a910393934e63f4ea479cea49f2e"><div class="ttname"><a href="classComSquare_1_1CPU_1_1CPU.html#a98d7a910393934e63f4ea479cea49f2e">ComSquare::CPU::CPU::write</a></div><div class="ttdeci">void write(uint24_t addr, uint8_t data) override</div><div class="ttdoc">Write data to the internal CPU register.</div><div class="ttdef"><b>Definition:</b> CPU.cpp:86</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a25f950ea41d30db1ec73b8a165e67f51"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a25f950ea41d30db1ec73b8a165e67f51">ComSquare::CPU::Registers::pch</a></div><div class="ttdeci">uint8_t pch</div><div class="ttdef"><b>Definition:</b> CPU.hpp:39</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_aa1466fa14182549898886e3eb3074f36"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa1466fa14182549898886e3eb3074f36">ComSquare::CPU::InternalRegisters::wrdivb</a></div><div class="ttdeci">uint8_t wrdivb</div><div class="ttdoc">Divisor &amp; Dividend Registers (B)</div><div class="ttdef"><b>Definition:</b> CPU.hpp:113</div></div>
<div class="ttc" id="anamespaceComSquare_1_1CPU_html"><div class="ttname"><a href="namespaceComSquare_1_1CPU.html">ComSquare::CPU</a></div><div class="ttdef"><b>Definition:</b> CPU.cpp:11</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a18401a7dbfe4784b6367623cac251a5e"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a18401a7dbfe4784b6367623cac251a5e">ComSquare::CPU::InternalRegisters::rddivl</a></div><div class="ttdeci">uint8_t rddivl</div><div class="ttdoc">Divide Result Registers (can sometimes be used as multiplication result register) - LOW.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:146</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_aa315eec822cf92ec586c2ba918a36e00"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa315eec822cf92ec586c2ba918a36e00">ComSquare::CPU::InternalRegisters::wrdivh</a></div><div class="ttdeci">uint8_t wrdivh</div><div class="ttdoc">Divisor &amp; Dividend Registers (A - High)</div><div class="ttdef"><b>Definition:</b> CPU.hpp:111</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a030f0f2142ee49187735f82876bd12e8"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a030f0f2142ee49187735f82876bd12e8">ComSquare::CPU::InternalRegisters::htimel</a></div><div class="ttdeci">uint8_t htimel</div><div class="ttdoc">IRQ Timer Registers (Horizontal - Low)</div><div class="ttdef"><b>Definition:</b> CPU.hpp:116</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_ab17acbbf524b6bfb9a8006ce87e9148b"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#ab17acbbf524b6bfb9a8006ce87e9148b">ComSquare::CPU::InternalRegisters::joy1l</a></div><div class="ttdeci">uint8_t joy1l</div><div class="ttdoc">Controller Port Data Registers (Pad 1 - Low)</div><div class="ttdef"><b>Definition:</b> CPU.hpp:156</div></div>
<div class="ttc" id="aInts_8hpp_html_a89f009aaf5d1964a000f44f09fa0bcf8"><div class="ttname"><a href="Ints_8hpp.html#a89f009aaf5d1964a000f44f09fa0bcf8">uint24_t</a></div><div class="ttdeci">unsigned uint24_t</div><div class="ttdef"><b>Definition:</b> Ints.hpp:8</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a87261625195bb3f38db9354a29334ddf"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a87261625195bb3f38db9354a29334ddf">ComSquare::CPU::InternalRegisters::rdmpyl</a></div><div class="ttdeci">uint8_t rdmpyl</div><div class="ttdoc">Multiplication Result Registers (can sometimes be used as divide result register) - LOW.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:151</div></div>
<div class="ttc" id="aunionComSquare_1_1CPU_1_1Registers_1_1p_html_ae8da7fb7a0058a9fa21d2e561ba5483d"><div class="ttname"><a href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#ae8da7fb7a0058a9fa21d2e561ba5483d">ComSquare::CPU::Registers::p::v</a></div><div class="ttdeci">bool v</div><div class="ttdoc">The oVerflow flag.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:74</div></div>
<div class="ttc" id="aclassComSquare_1_1Memory_1_1IMemory_html"><div class="ttname"><a href="classComSquare_1_1Memory_1_1IMemory.html">ComSquare::Memory::IMemory</a></div><div class="ttdoc">Common interface implemented by all components mapping memory.</div><div class="ttdef"><b>Definition:</b> IMemory.hpp:16</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a0058417dd2f115ffd67c909b227552f8"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a0058417dd2f115ffd67c909b227552f8">ComSquare::CPU::InternalRegisters::timeup</a></div><div class="ttdeci">uint8_t timeup</div><div class="ttdoc">Interrupt Flag Registers - TimeUp.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:137</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a538141acc2e0eeac8f1e801940929539"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a538141acc2e0eeac8f1e801940929539">ComSquare::CPU::InternalRegisters::htimeh</a></div><div class="ttdeci">uint8_t htimeh</div><div class="ttdoc">IRQ Timer Registers (Horizontal - High)</div><div class="ttdef"><b>Definition:</b> CPU.hpp:118</div></div>
<div class="ttc" id="aclassComSquare_1_1CPU_1_1CPU_html_acb160633242110e7b285ee5a5d5f6ff9"><div class="ttname"><a href="classComSquare_1_1CPU_1_1CPU.html#acb160633242110e7b285ee5a5d5f6ff9">ComSquare::CPU::CPU::executeInstruction</a></div><div class="ttdeci">int executeInstruction()</div><div class="ttdoc">Execute a single instruction.</div><div class="ttdef"><b>Definition:</b> CPU.cpp:193</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a4ec672823a8d45a44282cc04e7b34d58"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a4ec672823a8d45a44282cc04e7b34d58">ComSquare::CPU::Registers::k</a></div><div class="ttdeci">uint8_t k</div><div class="ttdoc">The program banK register;.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:35</div></div>
<div class="ttc" id="aunionComSquare_1_1CPU_1_1Registers_1_1p_html_ab378733e206cf5e3609e7ad08c586f6a"><div class="ttname"><a href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#ab378733e206cf5e3609e7ad08c586f6a">ComSquare::CPU::Registers::p::z</a></div><div class="ttdeci">bool z</div><div class="ttdoc">The Zero flag.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:88</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a5a252a845daf5137bb251933a5812265"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a5a252a845daf5137bb251933a5812265">ComSquare::CPU::InternalRegisters::joy1h</a></div><div class="ttdeci">uint8_t joy1h</div><div class="ttdoc">Controller Port Data Registers (Pad 1 - High)</div><div class="ttdef"><b>Definition:</b> CPU.hpp:158</div></div>
<div class="ttc" id="aunionComSquare_1_1CPU_1_1Registers_1_1p_html"><div class="ttname"><a href="unionComSquare_1_1CPU_1_1Registers_1_1p.html">ComSquare::CPU::Registers::p</a></div><div class="ttdoc">The Processor status register;.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:70</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a70602e356a792a14a1b638d692556e8c"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a70602e356a792a14a1b638d692556e8c">ComSquare::CPU::InternalRegisters::rddivh</a></div><div class="ttdeci">uint8_t rddivh</div><div class="ttdoc">Divide Result Registers (can sometimes be used as multiplication result register) - HIGH.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:148</div></div>
<div class="ttc" id="aclassComSquare_1_1CPU_1_1CPU_html_a2f5e100896256e62f1995a0172f3a5e5"><div class="ttname"><a href="classComSquare_1_1CPU_1_1CPU.html#a2f5e100896256e62f1995a0172f3a5e5">ComSquare::CPU::CPU::read</a></div><div class="ttdeci">uint8_t read(uint24_t addr) override</div><div class="ttdoc">Read from the internal CPU register.</div><div class="ttdef"><b>Definition:</b> CPU.cpp:18</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_ae98022af2fc7c80062444e9cecf95f0e"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#ae98022af2fc7c80062444e9cecf95f0e">ComSquare::CPU::InternalRegisters::wrdivl</a></div><div class="ttdeci">uint8_t wrdivl</div><div class="ttdoc">Divisor &amp; Dividend Registers (A - Low)</div><div class="ttdef"><b>Definition:</b> CPU.hpp:109</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_ac04e82f935ec316b6d2433dea7df36f0"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#ac04e82f935ec316b6d2433dea7df36f0">ComSquare::CPU::InternalRegisters::hvbjoy</a></div><div class="ttdeci">uint8_t hvbjoy</div><div class="ttdoc">PPU Status Register.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:140</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html">ComSquare::CPU::InternalRegisters</a></div><div class="ttdoc">Struct containing internal registers of the CPU.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:95</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a19f2b4c328874c2207459bf22b2a76ba"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a19f2b4c328874c2207459bf22b2a76ba">ComSquare::CPU::Registers::sl</a></div><div class="ttdeci">uint8_t sl</div><div class="ttdef"><b>Definition:</b> CPU.hpp:48</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_aa3dda181d78b6bcd50057d83c97ecb2c"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#aa3dda181d78b6bcd50057d83c97ecb2c">ComSquare::CPU::InternalRegisters::memsel</a></div><div class="ttdeci">uint8_t memsel</div><div class="ttdoc">ROM Speed Register.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:132</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a85d9e842e61f9c4ef519b42b4b8748be"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a85d9e842e61f9c4ef519b42b4b8748be">ComSquare::CPU::InternalRegisters::joy2l</a></div><div class="ttdeci">uint8_t joy2l</div><div class="ttdoc">Controller Port Data Registers (Pad 2 - Low)</div><div class="ttdef"><b>Definition:</b> CPU.hpp:161</div></div>
<div class="ttc" id="aclassComSquare_1_1CPU_1_1CPU_html_a4566720e2cf2ce891a1332932c2f1e0e"><div class="ttname"><a href="classComSquare_1_1CPU_1_1CPU.html#a4566720e2cf2ce891a1332932c2f1e0e">ComSquare::CPU::CPU::_internalRegisters</a></div><div class="ttdeci">InternalRegisters _internalRegisters</div><div class="ttdoc">Internal registers of the CPU (accessible from the bus via addr $4200 to $421F).</div><div class="ttdef"><b>Definition:</b> CPU.hpp:184</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_ab51577c6d3509770c1144e45932ee38c"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#ab51577c6d3509770c1144e45932ee38c">ComSquare::CPU::InternalRegisters::mdmaen</a></div><div class="ttdeci">uint8_t mdmaen</div><div class="ttdoc">DMA Enable Register.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:126</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a277545ef8503238642198f0386d2faaa"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a277545ef8503238642198f0386d2faaa">ComSquare::CPU::Registers::pcl</a></div><div class="ttdeci">uint8_t pcl</div><div class="ttdef"><b>Definition:</b> CPU.hpp:40</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a45c471c6c5cef4d6a117e223b8a19ed1"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a45c471c6c5cef4d6a117e223b8a19ed1">ComSquare::CPU::InternalRegisters::nmitimen</a></div><div class="ttdeci">uint8_t nmitimen</div><div class="ttdoc">Interrupt Enable Register.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:98</div></div>
<div class="ttc" id="aclassComSquare_1_1CPU_1_1CPU_html_ae5cb2a71ebba5f4519793582880f31f2"><div class="ttname"><a href="classComSquare_1_1CPU_1_1CPU.html#ae5cb2a71ebba5f4519793582880f31f2">ComSquare::CPU::CPU::CPU</a></div><div class="ttdeci">CPU(std::shared_ptr&lt; Memory::MemoryBus &gt; bus)</div><div class="ttdef"><b>Definition:</b> CPU.cpp:13</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a79c946893be3148b0c72d9da2c8f3428"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a79c946893be3148b0c72d9da2c8f3428">ComSquare::CPU::InternalRegisters::rdmpyh</a></div><div class="ttdeci">uint8_t rdmpyh</div><div class="ttdoc">Multiplication Result Registers (can sometimes be used as divide result register) - HIGH.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:153</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_af37f63c18abd719f6a7f6b2cd009b9e5"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#af37f63c18abd719f6a7f6b2cd009b9e5">ComSquare::CPU::InternalRegisters::joy2h</a></div><div class="ttdeci">uint8_t joy2h</div><div class="ttdoc">Controller Port Data Registers (Pad 2 - High)</div><div class="ttdef"><b>Definition:</b> CPU.hpp:163</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_ab1995426df7b4f4500a2576b121824f6"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#ab1995426df7b4f4500a2576b121824f6">ComSquare::CPU::Registers::yl</a></div><div class="ttdeci">uint8_t yl</div><div class="ttdef"><b>Definition:</b> CPU.hpp:64</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a24e773242680bd43e8d6a0fcd2e1ea48"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a24e773242680bd43e8d6a0fcd2e1ea48">ComSquare::CPU::InternalRegisters::vtimeh</a></div><div class="ttdeci">uint8_t vtimeh</div><div class="ttdoc">IRQ Timer Registers (Vertical - High)</div><div class="ttdef"><b>Definition:</b> CPU.hpp:123</div></div>
<div class="ttc" id="aunionComSquare_1_1CPU_1_1Registers_1_1p_html_a6980012f88ee439133118611b8ae5700"><div class="ttname"><a href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#a6980012f88ee439133118611b8ae5700">ComSquare::CPU::Registers::p::d</a></div><div class="ttdeci">bool d</div><div class="ttdoc">The Decimal mode flag.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:84</div></div>
<div class="ttc" id="aclassComSquare_1_1CPU_1_1CPU_html_a579c0dd2e1cafca0dd3617c05a33d1f7"><div class="ttname"><a href="classComSquare_1_1CPU_1_1CPU.html#a579c0dd2e1cafca0dd3617c05a33d1f7">ComSquare::CPU::CPU::_registers</a></div><div class="ttdeci">Registers _registers</div><div class="ttdoc">All the registers of the CPU.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:180</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html">ComSquare::CPU::Registers</a></div><div class="ttdoc">Struct containing registers for the main CPU.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:15</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a1274f0dbe8e79cd4794f2cc8175a99c3"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a1274f0dbe8e79cd4794f2cc8175a99c3">ComSquare::CPU::Registers::x</a></div><div class="ttdeci">uint16_t x</div><div class="ttdef"><b>Definition:</b> CPU.hpp:58</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a1e072edb3788835babe101a874267d84"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a1e072edb3788835babe101a874267d84">ComSquare::CPU::Registers::dh</a></div><div class="ttdeci">uint8_t dh</div><div class="ttdef"><b>Definition:</b> CPU.hpp:29</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_ac756a49aa063214449d0ef9be3db38cc"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#ac756a49aa063214449d0ef9be3db38cc">ComSquare::CPU::Registers::y</a></div><div class="ttdeci">uint16_t y</div><div class="ttdef"><b>Definition:</b> CPU.hpp:66</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a7c28866ed95425fd60aa4d8886bb8f9f"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a7c28866ed95425fd60aa4d8886bb8f9f">ComSquare::CPU::Registers::ah</a></div><div class="ttdeci">uint8_t ah</div><div class="ttdef"><b>Definition:</b> CPU.hpp:19</div></div>
<div class="ttc" id="aunionComSquare_1_1CPU_1_1Registers_1_1p_html_a62692730cec2435e0b8fa60b3f91cef2"><div class="ttname"><a href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#a62692730cec2435e0b8fa60b3f91cef2">ComSquare::CPU::Registers::p::m</a></div><div class="ttdeci">bool m</div><div class="ttdoc">The accumulator and Memory width flag (in native mode only)</div><div class="ttdef"><b>Definition:</b> CPU.hpp:76</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a127b7752795e4498236f7b01e7498227"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a127b7752795e4498236f7b01e7498227">ComSquare::CPU::Registers::al</a></div><div class="ttdeci">uint8_t al</div><div class="ttdef"><b>Definition:</b> CPU.hpp:20</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a258f0d486b05d1d77f39b3c10f6eaaf5"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a258f0d486b05d1d77f39b3c10f6eaaf5">ComSquare::CPU::InternalRegisters::wrmpyb</a></div><div class="ttdeci">uint8_t wrmpyb</div><div class="ttdoc">Multiplicand Register B.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:106</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_ac49c0aaf5eb44afe572930b1bfe13c00"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#ac49c0aaf5eb44afe572930b1bfe13c00">ComSquare::CPU::InternalRegisters::rdnmi</a></div><div class="ttdeci">uint8_t rdnmi</div><div class="ttdoc">Interrupt Flag Registers.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:135</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_af2f3e7f51a783a517b71639de897fc3c"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#af2f3e7f51a783a517b71639de897fc3c">ComSquare::CPU::InternalRegisters::hdmaen</a></div><div class="ttdeci">uint8_t hdmaen</div><div class="ttdoc">HDMA Enable Register.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:129</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_ad6e42ddbafd6a31ad15df813dee72fa4"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#ad6e42ddbafd6a31ad15df813dee72fa4">ComSquare::CPU::Registers::s</a></div><div class="ttdeci">uint16_t s</div><div class="ttdef"><b>Definition:</b> CPU.hpp:50</div></div>
<div class="ttc" id="aunionComSquare_1_1CPU_1_1Registers_1_1p_html_a0a2e971016ff6468b4d6644e89b3e355"><div class="ttname"><a href="unionComSquare_1_1CPU_1_1Registers_1_1p.html#a0a2e971016ff6468b4d6644e89b3e355">ComSquare::CPU::Registers::p::c</a></div><div class="ttdeci">bool c</div><div class="ttdoc">The Carry flag.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:90</div></div>
<div class="ttc" id="aclassComSquare_1_1CPU_1_1CPU_html_a47ccd3b85569b89baa73679eac513ab0"><div class="ttname"><a href="classComSquare_1_1CPU_1_1CPU.html#a47ccd3b85569b89baa73679eac513ab0">ComSquare::CPU::CPU::update</a></div><div class="ttdeci">int update()</div><div class="ttdoc">This function continue to execute the Cartridge code.</div><div class="ttdef"><b>Definition:</b> CPU.cpp:184</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_aaa8d450e6d4430317e1251313acd11c3"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#aaa8d450e6d4430317e1251313acd11c3">ComSquare::CPU::Registers::a</a></div><div class="ttdeci">uint16_t a</div><div class="ttdef"><b>Definition:</b> CPU.hpp:22</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1Registers_html_a718d9c2f67935dad3778b0fc03a22030"><div class="ttname"><a href="structComSquare_1_1CPU_1_1Registers.html#a718d9c2f67935dad3778b0fc03a22030">ComSquare::CPU::Registers::xl</a></div><div class="ttdeci">uint8_t xl</div><div class="ttdef"><b>Definition:</b> CPU.hpp:56</div></div>
<div class="ttc" id="astructComSquare_1_1CPU_1_1InternalRegisters_html_a0ec804218ae29f8ad4b8019dd78dc38f"><div class="ttname"><a href="structComSquare_1_1CPU_1_1InternalRegisters.html#a0ec804218ae29f8ad4b8019dd78dc38f">ComSquare::CPU::InternalRegisters::wrmpya</a></div><div class="ttdeci">uint8_t wrmpya</div><div class="ttdoc">Multiplicand Register A.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:104</div></div>
<div class="ttc" id="aclassComSquare_1_1CPU_1_1CPU_html_a7118a772fbf88584fc671eba1d5c2e3f"><div class="ttname"><a href="classComSquare_1_1CPU_1_1CPU.html#a7118a772fbf88584fc671eba1d5c2e3f">ComSquare::CPU::CPU::_bus</a></div><div class="ttdeci">std::shared_ptr&lt; Memory::MemoryBus &gt; _bus</div><div class="ttdoc">The memory bus to use for read/write.</div><div class="ttdef"><b>Definition:</b> CPU.hpp:186</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
