<!-- HTML header for doxygen 1.8.14-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>BT AUDIO SDK: sdk/inc/rtl87x3d/platform/rtl876x.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="customdoxygen.css" rel="stylesheet" type="text/css" />
<link href="my_customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="bbpro-h55px.jpg"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">BT AUDIO SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,true,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_243a4ba6b4f893d71afbb5a3e90552fa.html">sdk</a></li><li class="navelem"><a class="el" href="dir_4b32f0b8d8b8575ac29719fa14db2e24.html">inc</a></li><li class="navelem"><a class="el" href="dir_32936dbc9a96cf4a14b0cf5d892261bb.html">rtl87x3d</a></li><li class="navelem"><a class="el" href="dir_f57197ed849a3b875bbf95e0c76f4dac.html">platform</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">rtl876x.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#ifndef RTL876X_H</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define RTL876X_H</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;compiler_abstraction.h&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="comment">/* ----------------Configuration of the cm4 Processor and Core Peripherals---------------- */</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="group__x3d___configuration__of___c_m_s_i_s.html#ga45a97e4bb8b6ce7c334acc5f45ace3ba">   54</a></span>&#160;<span class="preprocessor">#define __CM4_REV                      0x0001U    </span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="group__x3d___configuration__of___c_m_s_i_s.html#ga4127d1b31aaf336fab3d7329d117f448">   55</a></span>&#160;<span class="preprocessor">#define __MPU_PRESENT                  1          </span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="group__x3d___configuration__of___c_m_s_i_s.html#gac1ba8a48ca926bddc88be9bfd7d42641">   56</a></span>&#160;<span class="preprocessor">#define __FPU_PRESENT                  1          </span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="group__x3d___configuration__of___c_m_s_i_s.html#gae3fe3587d5100c787e02102ce3944460">   57</a></span>&#160;<span class="preprocessor">#define __NVIC_PRIO_BITS               3          </span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="group__x3d___configuration__of___c_m_s_i_s.html#gab58771b4ec03f9bdddc84770f7c95c68">   58</a></span>&#160;<span class="preprocessor">#define __Vendor_SysTickConfig         0          </span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor"> </span><span class="comment">/* End of group 87x3d_Configuration_of_CMSIS */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="comment">/*============================================================================*</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"> *                              Types</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">*============================================================================*/</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga666eb0caeb12ec0e281415592ae89083">   71</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> <a class="code" href="group__x3d___r_t_l876x___exported__types.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;{</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <span class="comment">/* -------------------  Cortex-M4 Processor Exceptions Numbers  ------------------- */</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">   74</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a>           = -14,      </div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">   75</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a>                = -13,      </div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">   76</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a>         = -12,      </div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">   77</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a>                 = -11,      </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">   78</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a>               = -10,      </div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">   79</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a>                   =  -5,      </div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">   80</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a>             =  -4,      </div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">   81</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a>                   =  -2,      </div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">   82</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a>                  =  -1,      </div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    <span class="comment">/* -------------------  external interrupts --------------------------------------- */</span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5827a2b634cbd1972cfaef13d7663c91">   84</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5827a2b634cbd1972cfaef13d7663c91">System_IRQn</a> = 0,            </div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a500fd9e7e64d92dee247c6b77aa9b2f0">   85</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a500fd9e7e64d92dee247c6b77aa9b2f0">WDG_IRQn</a>,                   </div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa853674b1d857bdc362116aee03b9990">   86</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa853674b1d857bdc362116aee03b9990">BTMAC_IRQn</a>,                 </div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4aea24a1545962381d29d4f25774c323">   87</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4aea24a1545962381d29d4f25774c323">USB_IP_IRQn</a>,                </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">   88</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a>,                  </div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1d89716aa581db90de1862c2c603ec37">   89</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1d89716aa581db90de1862c2c603ec37">Platform_IRQn</a>,              </div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa7a9e3a6dc5be0cc2f8bd4db9bb1b95d">   90</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa7a9e3a6dc5be0cc2f8bd4db9bb1b95d">I2S0_TX_IRQn</a>,               </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a42dcc995181be63f6facec79e39b8e1b">   91</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a42dcc995181be63f6facec79e39b8e1b">I2S0_RX_IRQn</a>,               </div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5">   92</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5">UART2_IRQn</a>,                 </div><div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a872d39c782a7745a3f84ede43a24dfa9">   93</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a872d39c782a7745a3f84ede43a24dfa9">GPIO_A0_IRQn</a>,                </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5201cf969214df11d76fe44b4a733a18">   94</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5201cf969214df11d76fe44b4a733a18">GPIO_A1_IRQn</a>,                </div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4">   95</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a>,                 </div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">   96</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a>,                 </div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">   97</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a>,                   </div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">   98</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a>,                  </div><div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">   99</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a>,                  </div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">  100</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a>,                  </div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">  101</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a>,                  </div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">  102</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">ADC_IRQn</a>,                   </div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a85c32cb93e9ec684d169a6928d1717fc">  103</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a85c32cb93e9ec684d169a6928d1717fc">Peripheral_IRQn</a>,            </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a044012cc98c2cfb96b052c45a187d595">  104</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a044012cc98c2cfb96b052c45a187d595">GDMA0_Channel0_IRQn</a>,        </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad0309d73d5637537132284c4ebb69ab0">  105</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad0309d73d5637537132284c4ebb69ab0">GDMA0_Channel1_IRQn</a>,        </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5736bd0f644ff34a233813abb6637624">  106</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5736bd0f644ff34a233813abb6637624">GDMA0_Channel2_IRQn</a>,        </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a043ba8ef1695c40c114d973588c5d6cd">  107</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a043ba8ef1695c40c114d973588c5d6cd">GDMA0_Channel3_IRQn</a>,        </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6ed23cf438372436b42d44603153c69a">  108</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6ed23cf438372436b42d44603153c69a">GDMA0_Channel4_IRQn</a>,        </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad103aa783b929093781f0e255e2dc596">  109</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad103aa783b929093781f0e255e2dc596">GDMA0_Channel5_IRQn</a>,        </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa1bd789646140c7acbbab235b78b3545">  110</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa1bd789646140c7acbbab235b78b3545">KeyScan_IRQn</a>,               </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a59082da14040ed6cf7410cc2d0909c42">  111</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a59082da14040ed6cf7410cc2d0909c42">QDEC_IRQn</a>,                  </div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083abeeba60b6f454bd82431ed946d20c4f6">  112</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083abeeba60b6f454bd82431ed946d20c4f6">IR_IRQn</a>,                    </div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6ae5ba88b7ef0593fbc93bc37408035f">  113</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6ae5ba88b7ef0593fbc93bc37408035f">DSP_IRQn</a>,                   </div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7652506bb47883d39a3c7d4e1ea09dec">  114</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7652506bb47883d39a3c7d4e1ea09dec">GDMA0_Channel6_IRQn</a>,        </div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8dd195ffe956f85f6c4286c9e0e3c045">  115</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8dd195ffe956f85f6c4286c9e0e3c045">GDMA0_Channel7_IRQn</a>,        </div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7178aec39509023099462ff9713a2dde">  116</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7178aec39509023099462ff9713a2dde">GDMA0_Channel8_IRQn</a>,        </div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a2e7af0784be3db31167afa23f987fd98">  117</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a2e7af0784be3db31167afa23f987fd98">GDMA0_Channel9_IRQn</a>,        </div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7a0a1c50ab3ee8e1cf2396e9a1abe877">  118</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7a0a1c50ab3ee8e1cf2396e9a1abe877">GDMA0_Channel10_IRQn</a>,       </div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4b5fa4fa09b3119bb0f1fdd49707ec09">  119</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4b5fa4fa09b3119bb0f1fdd49707ec09">GDMA0_Channel11_IRQn</a>,       </div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1249335cf092d9505a70077447723c66">  120</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1249335cf092d9505a70077447723c66">GDMA0_Channel12_IRQn</a>,       </div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a494b3166224448dfbc044c6b04c355e0">  121</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a494b3166224448dfbc044c6b04c355e0">GDMA0_Channel13_IRQn</a>,       </div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a133e573c15e5119524969dea50584f08">  122</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a133e573c15e5119524969dea50584f08">GDMA0_Channel14_IRQn</a>,       </div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6d9523781651886c92e23335ec011751">  123</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6d9523781651886c92e23335ec011751">GDMA0_Channel15_IRQn</a>,       </div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">  124</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a>,                  </div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">  125</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a>,                  </div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">  126</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a>,                  </div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a99bd6662671832371d7c727046b147b2">  127</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a>,                  </div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">  128</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a>,                  </div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3">  129</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3">TRNG_IRQn</a>,                  </div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a82a0cdfed2a1885933daf7b65317309a">  130</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a82a0cdfed2a1885933daf7b65317309a">GPIO_A_9_IRQn</a>,              </div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7d83c5a3ed6d35eab8fa9173a5ebde8b">  131</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7d83c5a3ed6d35eab8fa9173a5ebde8b">GPIO_A_16_IRQn</a>,             </div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a59c1a091755f651454d0a8c74cdbe6df">  132</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a59c1a091755f651454d0a8c74cdbe6df">GPIO_A_2_7_IRQn</a>,           </div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a390c8aae26385df4d5b68d56fbadfd73">  133</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a390c8aae26385df4d5b68d56fbadfd73">GPIO_A_8_15_IRQn</a>,       </div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa733f0833a9efd7263af92bf34238f5f">  134</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa733f0833a9efd7263af92bf34238f5f">GPIO_A_16_23_IRQn</a>,         </div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6dc685356a62f8c9ad22aa14e6532917">  135</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6dc685356a62f8c9ad22aa14e6532917">GPIO_A_24_31_IRQn</a>,         </div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a00c918b1fb5768041e80db49c18bf6a2">  136</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a00c918b1fb5768041e80db49c18bf6a2">GPIO_B_0to7_IRQn</a>,           </div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa463cd4df704701dc3a2a971f8dc1c31">  137</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa463cd4df704701dc3a2a971f8dc1c31">GPIO_B_8to15_IRQn</a>,          </div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a72d89fd38ddb95638a0351afac57bfcd">  138</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a72d89fd38ddb95638a0351afac57bfcd">GPIO_B_16to23_IRQn</a>,         </div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a85f860247278a8c83566f115e6c55608">  139</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a85f860247278a8c83566f115e6c55608">GPIO_B_24to31_IRQn</a>,         </div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358">  140</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358">UART3_IRQn</a>,                 </div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">  141</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a>,                  </div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d">  142</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a>,                  </div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1102034f6f28d721ccbcd4284fa0d5b2">  143</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1102034f6f28d721ccbcd4284fa0d5b2">DSP_Event_1_IRQn</a>,           </div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083abb4ccd44e027230ff5102f0f7f84a804">  144</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083abb4ccd44e027230ff5102f0f7f84a804">DSP_Event_2_IRQn</a>,           </div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7b935de90959d993f05e2b4b3aea995e">  145</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7b935de90959d993f05e2b4b3aea995e">SHA256_IRQn</a>,                </div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a81ccffb1a52ff39f22264f3b858f1e6c">  146</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a81ccffb1a52ff39f22264f3b858f1e6c">USB_ISOC_IRQn</a>,              </div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a62c8bc1a3a3de12f5b28413e05046a2d">  147</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a62c8bc1a3a3de12f5b28413e05046a2d">BT_CLK_compare_IRQn</a>,        </div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1e4623f2db1c106ae4d47b1e77199fe6">  148</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1e4623f2db1c106ae4d47b1e77199fe6">HW_RSA_IRQn</a>,                </div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a3240f66bd05471bfa3444969412c37a0">  149</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a3240f66bd05471bfa3444969412c37a0">PSRAMC_IRQn</a>,                 </div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a87882a67932e4114f1d38202bbead345">  150</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a87882a67932e4114f1d38202bbead345">Compare_clk_4_IRQn</a>,         </div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa1a7e92ffc5bd8cdf1a8f04b52018b16">  151</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa1a7e92ffc5bd8cdf1a8f04b52018b16">Compare_clk_5_IRQn</a>,         </div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a000478c38309e77661fe61ce8c54fd9c">  152</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a000478c38309e77661fe61ce8c54fd9c">dspdma_int_all_host_IRQn</a>,   </div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5e16f61d816a707816662794ef6d5119">  153</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5e16f61d816a707816662794ef6d5119">NNA_IRQn</a>,                   </div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad3325a43f3d0b7c67cec0e25ca9625fa">  154</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad3325a43f3d0b7c67cec0e25ca9625fa">Compare_clk_9_IRQn</a>,         </div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083affa54e8b3cf266d565375cf2de81c0ba">  155</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083affa54e8b3cf266d565375cf2de81c0ba">Compare_clk_10_IRQn</a>,        </div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1f121f7780fad65f5081eb82a87c7f23">  156</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1f121f7780fad65f5081eb82a87c7f23">GPIO_C_0to7_IRQn</a>,           </div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7ff82ea51f704ccf510c4dbce046d103">  157</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7ff82ea51f704ccf510c4dbce046d103">GPIO_C_8to15_IRQn</a>,          </div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a088f35b3a13c49ea815e00708af38f89">  158</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a088f35b3a13c49ea815e00708af38f89">GPIO_C_16_IRQn</a>,             </div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7b3114094079b40a6510d993cd86c8cb">  159</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7b3114094079b40a6510d993cd86c8cb">RSVD5_IRQn</a>,                 </div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083adc2a2d7f1284fd308dd0895a736dfb89">  160</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083adc2a2d7f1284fd308dd0895a736dfb89">TIM8_IRQn</a>,                  </div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af7dd6ab0916846014b6ab0b0268ea66b">  161</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af7dd6ab0916846014b6ab0b0268ea66b">TIM9_IRQn</a>,                  </div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a685a55b2faf733279cc119cb226414ab">  162</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a685a55b2faf733279cc119cb226414ab">TIM10_IRQn</a>,                 </div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aaa6029fc5b60dd418567194c5190eb4e">  163</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aaa6029fc5b60dd418567194c5190eb4e">TIM11_IRQn</a>,                 </div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7154e3b4ac190ef2ad83ef2f51fd0787">  164</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7154e3b4ac190ef2ad83ef2f51fd0787">TIM12_IRQn</a>,                 </div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a80f2859ba927482198af10dadcc9138a">  165</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a80f2859ba927482198af10dadcc9138a">TIM13_IRQn</a>,                 </div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad1f8257995120fd90b0d4c177a02de5f">  166</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a>,                 </div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a26432264ae205fe79a9f9255f961bc84">  167</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a26432264ae205fe79a9f9255f961bc84">TIM15_IRQn</a>,                 </div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0ffa7b84fb64c4ea0b485ee6e156db4c">  168</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0ffa7b84fb64c4ea0b485ee6e156db4c">SPIC0_IRQn</a>,                 </div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7b5e4c65b24c17cc8228eac680dd16fe">  169</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7b5e4c65b24c17cc8228eac680dd16fe">SPIC1_IRQn</a>,                 </div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083abdebd2da33fa21182173ad39b5d7b3ff">  170</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083abdebd2da33fa21182173ad39b5d7b3ff">SPIC2_IRQn</a>,                 </div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ac0abc3db038c0f8473f5d98e1c0a5c09">  171</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ac0abc3db038c0f8473f5d98e1c0a5c09">SPIC3_IRQn</a>,                 </div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad6801ec326d10c78b93d08ac548ab467">  172</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad6801ec326d10c78b93d08ac548ab467">SDIO_HOST_IRQn</a>,             </div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aac21f1028efa1ce7b53a15df81b48f39">  173</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aac21f1028efa1ce7b53a15df81b48f39">SPIC4_IRQn</a>,                 </div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a09e5805f6c58a0738d0ffeaf41492f25">  174</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a09e5805f6c58a0738d0ffeaf41492f25">ERR_CORR_CODE_IRQn</a>,         </div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ac90c223e2cf02f712da2d83ce000666d">  175</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ac90c223e2cf02f712da2d83ce000666d">SLAVE_PORT_MONITOR_IRQn</a>,    </div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <span class="comment">//  interrupts belong to Peripheral_IRQn, not directly connect to NVIC</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083acc19b5a8901ff01d534babd9e34be6e4">  178</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083acc19b5a8901ff01d534babd9e34be6e4">RESERVED0_IRQn</a>,             </div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a79abcc897700c93d7d105cdca2ea2fb0">  179</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a79abcc897700c93d7d105cdca2ea2fb0">RESERVED1_IRQn</a>,             </div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a681e3802118367a2d356c0bbd5b0f0db">  180</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a681e3802118367a2d356c0bbd5b0f0db">RESERVED2_IRQn</a>,             </div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad9fca67dad6fa7003deb5e850793bf3e">  181</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad9fca67dad6fa7003deb5e850793bf3e">RESERVED3_IRQn</a>,             </div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5338ee5180094665ff1587c6ed400e71">  182</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5338ee5180094665ff1587c6ed400e71">RESERVED4_IRQn</a>,             </div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a17c5b077084a009884a61585c2241537">  183</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a17c5b077084a009884a61585c2241537">RESERVED5_IRQn</a>,             </div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ae7042e832c63b05dfc6e1782fd5f510e">  184</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ae7042e832c63b05dfc6e1782fd5f510e">RESERVED6_IRQn</a>,             </div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a196c40800f5aff0af71e5fc9d7ff11b9">  185</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a196c40800f5aff0af71e5fc9d7ff11b9">SPDIF_RX_IRQn</a>,              </div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8da03b5128dcd2dccaf7e71fc7f7e1c9">  186</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8da03b5128dcd2dccaf7e71fc7f7e1c9">SPDIF_TX_IRQn</a>,              </div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a46482f513ee00df0c29fddd13f59a091">  187</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a46482f513ee00df0c29fddd13f59a091">MFB_DET_L_IRQn</a>,             </div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad5b94e60c9838787c544da1417534888">  188</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad5b94e60c9838787c544da1417534888">SPI2W_IRQn</a>,                 </div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af7f33fa618072c354353e433d357124e">  189</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af7f33fa618072c354353e433d357124e">LPCOMP_IRQn</a>,                </div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a565401bbe19acbeea6a01e2cba77669f">  190</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a565401bbe19acbeea6a01e2cba77669f">MBIAS_VBAT_DET_IRQn</a>,        </div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4012ddfd2274e226b2938e252c0089c4">  191</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4012ddfd2274e226b2938e252c0089c4">MBIAS_ADP_DET_IRQn</a>,         </div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a345b2353dfb85d439a2c87a5ac9ab83f">  192</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a345b2353dfb85d439a2c87a5ac9ab83f">HW_ASRC1_IRQn</a>,              </div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7b163fb3ba55b963262b5335aeb407e8">  193</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7b163fb3ba55b963262b5335aeb407e8">HW_ASRC2_IRQn</a>,              </div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aab613a74d2e1c125f0cb6e8a2e52ebea">  194</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aab613a74d2e1c125f0cb6e8a2e52ebea">VADBUF_IRQn</a>,                </div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a630756d9a816603f9bd5cec82ec5dd6d">  195</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a630756d9a816603f9bd5cec82ec5dd6d">PTA_Mailbox_IRQn</a>,           </div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab9d0251c46f7065806eec92b65d6e875">  196</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab9d0251c46f7065806eec92b65d6e875">DSP2MCU_IRQn</a>,               </div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a67602badbb22d7d299478dcd19f15821">  197</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a67602badbb22d7d299478dcd19f15821">SPORT2_TX_IRQn</a>,             </div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1ad818ca808cbbf83843205ec8e51b7a">  198</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1ad818ca808cbbf83843205ec8e51b7a">SPORT2_RX_IRQn</a>,             </div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7240f4a03256a1d692be9e2a2e2e60cc">  199</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7240f4a03256a1d692be9e2a2e2e60cc">SPORT3_TX_IRQn</a>,             </div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083add0615b0d60d226eb631a0b1e0111d3b">  200</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083add0615b0d60d226eb631a0b1e0111d3b">SPORT3_RX_IRQn</a>,             </div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083acf4bd0215a8973918e575916c7348906">  201</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083acf4bd0215a8973918e575916c7348906">VAD_IRQn</a>,                   </div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a01326a8440251bda2a21a1fad7446994">  202</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a01326a8440251bda2a21a1fad7446994">ANC_IRQn</a>,                   </div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af8426e47af735aaafb74e1e649112568">  203</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af8426e47af735aaafb74e1e649112568">SPORT0_TX_IRQn</a>,             </div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a188ce125cbfdae9a544c17a69bb71ef4">  204</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a188ce125cbfdae9a544c17a69bb71ef4">SPORT0_RX_IRQn</a>,             </div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af8ec732cd2b509ea2ee6ee6a383ed07f">  205</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af8ec732cd2b509ea2ee6ee6a383ed07f">SPORT1_TX_IRQn</a>,             </div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a11f4cd3d22cb5c075735627a655577fc">  206</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a11f4cd3d22cb5c075735627a655577fc">SPORT1_RX_IRQn</a>,             </div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1262890b2c0f3f380913e71be9c66588">  207</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1262890b2c0f3f380913e71be9c66588">USB_UTMI_SUSPEND_N_IRQn</a>,    </div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a26e2d70354e520fe4afd0364208580bd">  208</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a26e2d70354e520fe4afd0364208580bd">USB_DLPS_RESUME_IRQn</a>,       </div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aaa35d77a8881471f8c9ab970233a4f30">  209</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aaa35d77a8881471f8c9ab970233a4f30">RESERVED7_IRQn</a>,             </div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;} <a class="code" href="group__x3d___r_t_l876x___exported__types.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a>, *<a class="code" href="group__x3d___r_t_l876x___exported__types.html#gaa6e16842d2327b6d105cef5c172bb97b">PIRQn_Type</a>;</div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga1c256a792332bb7548f1d6ecbf2239a7">  211</a></span>&#160;<span class="preprocessor">#define PERIPHERAL_1ST_IRQ  RESERVED0_IRQn</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">// for BBPRO compatible</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga12a68d3509c4487868a0f8f73e6b663e">  214</a></span>&#160;<span class="preprocessor">#define GPIO_B_0_7_IRQn     GPIO_B_0to7_IRQn</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gaa36c24146cf8d2b646098200e59e79cf">  215</a></span>&#160;<span class="preprocessor">#define GPIO_B_8_15_IRQn    GPIO_B_8to15_IRQn</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gae0e0806d15d98b06fb215ba6f2c42204">  216</a></span>&#160;<span class="preprocessor">#define GPIO_B_16_23_IRQn   GPIO_B_16to23_IRQn</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gaa391dfce0c820a60c61097264cec8664">  217</a></span>&#160;<span class="preprocessor">#define GPIO_B_24_31_IRQn   GPIO_B_24to31_IRQn</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gacff5107ec055e6cebcaf950a55ee9c7b">  218</a></span>&#160;<span class="preprocessor">#define GPIO0_IRQn              GPIO_A0_IRQn</span></div><div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga196707655d660ea4ebd759f4a4335c24">  219</a></span>&#160;<span class="preprocessor">#define GPIO1_IRQn              GPIO_A1_IRQn</span></div><div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga503fce1407c662ac496bd4c3ac2be69f">  220</a></span>&#160;<span class="preprocessor">#define GPIO2_IRQn              GPIO_A_2_7_IRQn</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gad4b4b16a8d103781489c68f020271c32">  221</a></span>&#160;<span class="preprocessor">#define GPIO3_IRQn              GPIO_A_2_7_IRQn</span></div><div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gabb64baf2a141241fadfb06bf8860058a">  222</a></span>&#160;<span class="preprocessor">#define GPIO4_IRQn              GPIO_A_2_7_IRQn</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga3cc5c44d5201953d21f8825cbedb9e9b">  223</a></span>&#160;<span class="preprocessor">#define GPIO5_IRQn              GPIO_A_2_7_IRQn</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga448c06f0aac5d66dab4c0bb56aab25b7">  224</a></span>&#160;<span class="preprocessor">#define GPIO6_IRQn              GPIO_A_2_7_IRQn</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga5a503cc4f32e8d921a04736b577cb6bc">  225</a></span>&#160;<span class="preprocessor">#define GPIO7_IRQn              GPIO_A_2_7_IRQn</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga3572dcd70ea89d973eadbc4d83efa992">  226</a></span>&#160;<span class="preprocessor">#define GPIO8_IRQn              GPIO_A_8_15_IRQn</span></div><div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gac100b77d3154d4efc6b91d7d8ddf25e2">  227</a></span>&#160;<span class="preprocessor">#define GPIO9_IRQn              GPIO_A_9_IRQn</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga77c9def479b933052790b48bd1b678d0">  228</a></span>&#160;<span class="preprocessor">#define GPIO10_IRQn             GPIO_A_8_15_IRQn</span></div><div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga1122c59e4479e790aea720793dc80833">  229</a></span>&#160;<span class="preprocessor">#define GPIO11_IRQn             GPIO_A_8_15_IRQn</span></div><div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga1c0b04c4076c53417c987b6564418489">  230</a></span>&#160;<span class="preprocessor">#define GPIO12_IRQn             GPIO_A_8_15_IRQn</span></div><div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gae29c6783c1b67701daf91669949da755">  231</a></span>&#160;<span class="preprocessor">#define GPIO13_IRQn             GPIO_A_8_15_IRQn</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga9f647abb886e1b0364d3f0e065b5a840">  232</a></span>&#160;<span class="preprocessor">#define GPIO14_IRQn             GPIO_A_8_15_IRQn</span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gabd2db090e5c75095311d8bf509126e3d">  233</a></span>&#160;<span class="preprocessor">#define GPIO15_IRQn             GPIO_A_8_15_IRQn</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga44b10927f8f271805aa3f6e0a79661a0">  234</a></span>&#160;<span class="preprocessor">#define GPIO16_IRQn             GPIO_A_16_IRQn</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga8eb3b173fbcad3acab0c4e6b5ee7fda1">  235</a></span>&#160;<span class="preprocessor">#define GPIO17_IRQn             GPIO_A_16_23_IRQn</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga8b00343a14e1268c016dfa1e2682e7ce">  236</a></span>&#160;<span class="preprocessor">#define GPIO18_IRQn             GPIO_A_16_23_IRQn</span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga671aeacbe8c3aa3d09852337f5ad83f9">  237</a></span>&#160;<span class="preprocessor">#define GPIO19_IRQn             GPIO_A_16_23_IRQn</span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga28f6b17f25090ef2f026d28c878e596c">  238</a></span>&#160;<span class="preprocessor">#define GPIO20_IRQn             GPIO_A_16_23_IRQn</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga20283afac7727d6b03d4d3f9ca50dd6b">  239</a></span>&#160;<span class="preprocessor">#define GPIO21_IRQn             GPIO_A_16_23_IRQn</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gab8ba6987afca6aa7e5f215a6215b6c23">  240</a></span>&#160;<span class="preprocessor">#define GPIO22_IRQn             GPIO_A_16_23_IRQn</span></div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gae5a49f44d7b970963eba3cbe7cdf4c46">  241</a></span>&#160;<span class="preprocessor">#define GPIO23_IRQn             GPIO_A_16_23_IRQn</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gaac15ea555c504025ec5750ea44801c5a">  242</a></span>&#160;<span class="preprocessor">#define GPIO24_IRQn             GPIO_A_24_31_IRQn</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga80451dbcdf039d84d874c4b7c659dc5d">  243</a></span>&#160;<span class="preprocessor">#define GPIO25_IRQn             GPIO_A_24_31_IRQn</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga850985aa320ae65ae34c401287653aee">  244</a></span>&#160;<span class="preprocessor">#define GPIO26_IRQn             GPIO_A_24_31_IRQn</span></div><div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gac874e66d6809a79d4a9a7fe493107d51">  245</a></span>&#160;<span class="preprocessor">#define GPIO27_IRQn             GPIO_A_24_31_IRQn</span></div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga285eb0306c90c0ff55b6189268e87d6e">  246</a></span>&#160;<span class="preprocessor">#define GPIO28_IRQn             GPIO_A_24_31_IRQn</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga15f7c9e5d1173d952325c38c98bdf8c9">  247</a></span>&#160;<span class="preprocessor">#define GPIO29_IRQn             GPIO_A_24_31_IRQn</span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga425879433588ba614245ffa03dd0c7a4">  248</a></span>&#160;<span class="preprocessor">#define GPIO30_IRQn             GPIO_A_24_31_IRQn</span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga65c363a732ef5e448f3c318c0d8235cc">  249</a></span>&#160;<span class="preprocessor">#define GPIO31_IRQn             GPIO_A_24_31_IRQn</span></div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga627a02407362910b9d1177003372fc6e">  251</a></span>&#160;<span class="preprocessor">#define  GPIO32_IRQn        GPIO_B_0to7_IRQn</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gaa01d8aa683c21eb127e986aabb34a1ad">  252</a></span>&#160;<span class="preprocessor">#define  GPIO33_IRQn        GPIO_B_0to7_IRQn</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gac841012f25f0e20a7a030c4a9c916fea">  253</a></span>&#160;<span class="preprocessor">#define  GPIO34_IRQn        GPIO_B_0to7_IRQn</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga5e9b8c13931239c962f9fd2fb37d2a78">  254</a></span>&#160;<span class="preprocessor">#define  GPIO35_IRQn        GPIO_B_0to7_IRQn</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga087a29b8e59c89dfe09777fb19d2842b">  255</a></span>&#160;<span class="preprocessor">#define  GPIO36_IRQn        GPIO_B_0to7_IRQn</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga7033c02289e889a63e347cb0daff4f75">  256</a></span>&#160;<span class="preprocessor">#define  GPIO37_IRQn        GPIO_B_0to7_IRQn</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga89b3f0115e2f8fb726b53b739f244e5b">  257</a></span>&#160;<span class="preprocessor">#define  GPIO38_IRQn        GPIO_B_0to7_IRQn</span></div><div class="line"><a name="l00258"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga59fb19770277feb74c8ff74634b8df79">  258</a></span>&#160;<span class="preprocessor">#define  GPIO39_IRQn        GPIO_B_0to7_IRQn</span></div><div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gaad4008acdffe9cf66026f033ffa121c8">  259</a></span>&#160;<span class="preprocessor">#define  GPIO40_IRQn        GPIO_B_8to15_IRQn</span></div><div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gaeeda59ed2a00bb6b33d3dbabaa5b882e">  260</a></span>&#160;<span class="preprocessor">#define  GPIO41_IRQn        GPIO_B_8to15_IRQn</span></div><div class="line"><a name="l00261"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga607aafa9eda7b3aae327c94c9a7e5326">  261</a></span>&#160;<span class="preprocessor">#define  GPIO42_IRQn        GPIO_B_8to15_IRQn</span></div><div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga333c2bf94b41ff3e92d9308a733ba580">  262</a></span>&#160;<span class="preprocessor">#define  GPIO43_IRQn        GPIO_B_8to15_IRQn</span></div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga4267f9ea0e2b0cd8bcac6f8d9f20f944">  263</a></span>&#160;<span class="preprocessor">#define  GPIO44_IRQn        GPIO_B_8to15_IRQn</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gacd80de463fccf2a17b3595b881b5c748">  264</a></span>&#160;<span class="preprocessor">#define  GPIO45_IRQn        GPIO_B_8to15_IRQn</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga061bdc89c9037a964bfc0811357f550a">  265</a></span>&#160;<span class="preprocessor">#define  GPIO46_IRQn        GPIO_B_8to15_IRQn</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga3bebf6b15ee25ee40c5b910e5e86e3cb">  266</a></span>&#160;<span class="preprocessor">#define  GPIO47_IRQn        GPIO_B_8to15_IRQn</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga2a59bafba4b5780c63e8f10e17d72b45">  267</a></span>&#160;<span class="preprocessor">#define  GPIO48_IRQn        GPIO_B_16to23_IRQn</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga9599d87b7e6c21d8c8d71b9fcfa1808a">  268</a></span>&#160;<span class="preprocessor">#define  GPIO49_IRQn        GPIO_B_16to23_IRQn</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga758009e01eca0fe6d5b085665bd5b47b">  269</a></span>&#160;<span class="preprocessor">#define  GPIO50_IRQn        GPIO_B_16to23_IRQn</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gad7828c9b8eee194ce140bba7f84597b5">  270</a></span>&#160;<span class="preprocessor">#define  GPIO51_IRQn        GPIO_B_16to23_IRQn</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gabac8f18cea0c9bb46a6203607541f842">  271</a></span>&#160;<span class="preprocessor">#define  GPIO52_IRQn        GPIO_B_16to23_IRQn</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga0984a5777dc41a331c5a443b99f68342">  272</a></span>&#160;<span class="preprocessor">#define  GPIO53_IRQn        GPIO_B_16to23_IRQn</span></div><div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gaae0a2d92a8df7b622d5abf2e1c9b80dc">  273</a></span>&#160;<span class="preprocessor">#define  GPIO54_IRQn        GPIO_B_16to23_IRQn</span></div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga4be5067e5ece02e7e5831d44d78994ae">  274</a></span>&#160;<span class="preprocessor">#define  GPIO55_IRQn        GPIO_B_16to23_IRQn</span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gac96059364a12148b51931d34b539f03e">  275</a></span>&#160;<span class="preprocessor">#define  GPIO56_IRQn        GPIO_B_24to31_IRQn</span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gad2fb4a56c0a62349d4b69d171e31e427">  276</a></span>&#160;<span class="preprocessor">#define  GPIO57_IRQn        GPIO_B_24to31_IRQn</span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga1f8bc07b4f5b200b00e1bd4c560f5e3d">  277</a></span>&#160;<span class="preprocessor">#define  GPIO58_IRQn        GPIO_B_24to31_IRQn</span></div><div class="line"><a name="l00278"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gacf4c069d4ea52f925f66bea6782c8245">  278</a></span>&#160;<span class="preprocessor">#define  GPIO59_IRQn        GPIO_B_24to31_IRQn</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga06395037eff5467b919e602e2522db5b">  279</a></span>&#160;<span class="preprocessor">#define  GPIO60_IRQn        GPIO_B_24to31_IRQn</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga9b1099b8ee37a99188977662c6a8beb2">  280</a></span>&#160;<span class="preprocessor">#define  GPIO61_IRQn        GPIO_B_24to31_IRQn</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga9b36f9ed9e234bca3be77d024159bebb">  281</a></span>&#160;<span class="preprocessor">#define  GPIO62_IRQn        GPIO_B_24to31_IRQn</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga313f37eb88086c163183ee827db25eec">  282</a></span>&#160;<span class="preprocessor">#define  GPIO63_IRQn        GPIO_B_24to31_IRQn</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga20919ab893f9af9e702f104042e71bd1">  283</a></span>&#160;<span class="preprocessor">#define  GPIO64_IRQn        GPIO_C_0to7_IRQn</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gaa0359834934d388648e410c3e1dc6236">  284</a></span>&#160;<span class="preprocessor">#define  GPIO65_IRQn        GPIO_C_0to7_IRQn</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gaec14ac0cdc499b57a81b067aa7820d4b">  285</a></span>&#160;<span class="preprocessor">#define  GPIO66_IRQn        GPIO_C_0to7_IRQn</span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gad26459feeb4e011e2cd75ccbb9c751e1">  286</a></span>&#160;<span class="preprocessor">#define  GPIO67_IRQn        GPIO_C_0to7_IRQn</span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gacc5e6bbc0e8ee58ec94a903674c4656c">  287</a></span>&#160;<span class="preprocessor">#define  GPIO68_IRQn        GPIO_C_0to7_IRQn</span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gad891cfbccb46a1afba51e1899c8fa7cd">  288</a></span>&#160;<span class="preprocessor">#define  GPIO69_IRQn        GPIO_C_0to7_IRQn</span></div><div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga3a0e6e1ed62d99141324a4fa4f2b22fa">  289</a></span>&#160;<span class="preprocessor">#define  GPIO70_IRQn        GPIO_C_0to7_IRQn</span></div><div class="line"><a name="l00290"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga62e3cc804f1156258c58774691848fc3">  290</a></span>&#160;<span class="preprocessor">#define  GPIO71_IRQn        GPIO_C_0to7_IRQn</span></div><div class="line"><a name="l00291"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga1644b98cf330eb19195f543b1d535378">  291</a></span>&#160;<span class="preprocessor">#define  GPIO72_IRQn        GPIO_C_8to15_IRQn</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gaff29c2127bb033d8debcae1e6e7f4382">  292</a></span>&#160;<span class="preprocessor">#define  GPIO73_IRQn        GPIO_C_8to15_IRQn</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gae8cfda1c8123e5795a91d2ad81fe9061">  293</a></span>&#160;<span class="preprocessor">#define  GPIO74_IRQn        GPIO_C_8to15_IRQn</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga73ec5e2a1a8e4fbeedbc5433134bb20e">  294</a></span>&#160;<span class="preprocessor">#define  GPIO75_IRQn        GPIO_C_8to15_IRQn</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gaeb0664e53cb7720f56965b373af519db">  295</a></span>&#160;<span class="preprocessor">#define  GPIO76_IRQn        GPIO_C_8to15_IRQn</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga4fa6d9cfb4728f9da92e554fc209d624">  296</a></span>&#160;<span class="preprocessor">#define  GPIO77_IRQn        GPIO_C_8to15_IRQn</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gac9cd38fa03642823cb44f5592b4c1298">  297</a></span>&#160;<span class="preprocessor">#define  GPIO78_IRQn        GPIO_C_8to15_IRQn</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga8a7903c1fa1ee5f446ce6199dc5b969e">  298</a></span>&#160;<span class="preprocessor">#define  GPIO79_IRQn        GPIO_C_8to15_IRQn</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#ga1f6acec539839d30c5bca6b87a158ebe">  299</a></span>&#160;<span class="preprocessor">#define  GPIO80_IRQn        GPIO_C_16_IRQn</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">/*============================================================================*</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment"> *                               Header Files</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">*============================================================================*/</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="preprocessor">#include &quot;core_cm4.h&quot;</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876x___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">  306</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {<a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a> = 0, <a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a> = !<a class="code" href="group__x3e___r_t_l876x___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>} <a class="code" href="group__x3d___r_t_l876x___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>, <a class="code" href="group__x3d___r_t_l876x___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a>;</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">  308</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span> {<a class="code" href="group__x3e___r_t_l876x___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a> = 0, <a class="code" href="group__x3e___r_t_l876x___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a> = !<a class="code" href="group__x3e___r_t_l876x___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>} <a class="code" href="group__x3d___r_t_l876x___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a>;</div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876x___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">  309</a></span>&#160;<span class="preprocessor">#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))</span></div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;<span class="comment">//typedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus; /* End of group 87x3d_RTL876x_Exported_types */</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga188735bd8812ee242324075c9cae4e0e">  317</a></span>&#160;<span class="preprocessor">#define P0_0        0       </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga6e605c856305ec72ac000d8cc45ab0b9">  318</a></span>&#160;<span class="preprocessor">#define P0_1        1       </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga876e3d0917cea9d0a75b2f6df2c3f1d4">  319</a></span>&#160;<span class="preprocessor">#define P0_2        2       </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gab73f15237a6f8860438ba0359b283686">  320</a></span>&#160;<span class="preprocessor">#define P0_3        3       </span></div><div class="line"><a name="l00322"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga3218b7341a4f084375bade756f108940">  322</a></span>&#160;<span class="preprocessor">#define P0_4        4       </span></div><div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gaa1681f3dab52db87cd32f77b20352770">  323</a></span>&#160;<span class="preprocessor">#define P0_5        5       </span></div><div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga990dc4ba08ec342d0bfa50f99d9e1868">  324</a></span>&#160;<span class="preprocessor">#define P0_6        6       </span></div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga34087bca5283adcf7cc7c810f30eab80">  325</a></span>&#160;<span class="preprocessor">#define P0_7        7       </span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga0a5c0ef038f9728173ca136eed5c9cd2">  327</a></span>&#160;<span class="preprocessor">#define P1_0        8       </span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gaa7c3cebcd9dc4598bb69e51ecee85bd0">  328</a></span>&#160;<span class="preprocessor">#define P1_1        9       </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga071e0091581eba3bdf70559d215cda5d">  329</a></span>&#160;<span class="preprocessor">#define P1_2        10      </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gad2a4d881a3a72ead238fcf2a4aea88bf">  330</a></span>&#160;<span class="preprocessor">#define P1_3        11      </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gab65ddc9251137261c8c17b03a415e831">  332</a></span>&#160;<span class="preprocessor">#define P1_4        12      </span></div><div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gaf610a6265a7bc9f5c44efa18219c5e96">  333</a></span>&#160;<span class="preprocessor">#define P1_5        13      </span></div><div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga9e219f75c65aa5b19d59bd1596b3e548">  334</a></span>&#160;<span class="preprocessor">#define P1_6        14      </span></div><div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga59e6507c1874213b84ae809c24c3a76e">  335</a></span>&#160;<span class="preprocessor">#define P1_7        15      </span></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga5b005e989c9ae92562196f830232dc1a">  337</a></span>&#160;<span class="preprocessor">#define P2_0        16      </span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gaaae6a77f4b93ec74cb11947217dd8fd1">  338</a></span>&#160;<span class="preprocessor">#define P2_1        17      </span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga9216eb7ac06cf1906b8c3e6884943b5e">  339</a></span>&#160;<span class="preprocessor">#define P2_2        18      </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga98005d211f8692aa984d81e1b1cefd67">  340</a></span>&#160;<span class="preprocessor">#define P2_3        19      </span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga541f1278e79f6ce8b83f48b5f3e1c177">  342</a></span>&#160;<span class="preprocessor">#define P2_4        20      </span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gacf47cd715ad993d583a85ef8fcac6b3e">  343</a></span>&#160;<span class="preprocessor">#define P2_5        21      </span></div><div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gaaf264201304e2d44dc57b61eaf041654">  344</a></span>&#160;<span class="preprocessor">#define P2_6        22      </span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga4f3e81fec0b7d90e9ff61bae35882c8a">  345</a></span>&#160;<span class="preprocessor">#define P2_7        23      </span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga335073a6b45e1affb80cb03be0aebd28">  347</a></span>&#160;<span class="preprocessor">#define P3_0        24      </span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gaa56aef7e8461bcefa151ed84ab438dd9">  348</a></span>&#160;<span class="preprocessor">#define P3_1        25      </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga7060bd469f1a43b0d5c130d35f291687">  349</a></span>&#160;<span class="preprocessor">#define P3_2        26      </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga3394fd21eaccbcd6bfb4cc9a20a93f63">  350</a></span>&#160;<span class="preprocessor">#define P3_3        27      </span></div><div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga444f7e1de792cb878057f9fedf8c1e92">  352</a></span>&#160;<span class="preprocessor">#define P3_4        28      </span></div><div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gadd5e9628720a9e18e34d148c5e4386ae">  353</a></span>&#160;<span class="preprocessor">#define P3_5        29      </span></div><div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga5f901ec132df36067c1aebb4f0f5e99e">  354</a></span>&#160;<span class="preprocessor">#define P3_6        30      </span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga1f282bc8f04faf3b85e6aee0891fd9ea">  355</a></span>&#160;<span class="preprocessor">#define P3_7        31      </span></div><div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga7d02796f1733eadcc315008ac83e939a">  357</a></span>&#160;<span class="preprocessor">#define P4_0        32      </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gadbc665f56899cd3fa782adc76a77087f">  358</a></span>&#160;<span class="preprocessor">#define P4_1        33      </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gaef67ce6b9c7f16a266927b0545631bc2">  359</a></span>&#160;<span class="preprocessor">#define P4_2        34      </span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga57a1bc2364d61983bdf84d6e8a7cda5b">  360</a></span>&#160;<span class="preprocessor">#define P4_3        35      </span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gacefb8edcc0cfd596683c3936d70045f3">  362</a></span>&#160;<span class="preprocessor">#define P4_4        36      </span></div><div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga5c377041cd591cac2023bfadfb870c02">  363</a></span>&#160;<span class="preprocessor">#define P4_5        37      </span></div><div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gaf635e5f062246f82e14430fd5b7a37a1">  364</a></span>&#160;<span class="preprocessor">#define P4_6        38      </span></div><div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga32a4e75f5c818be26a6dc9e43942fc28">  365</a></span>&#160;<span class="preprocessor">#define P4_7        39      </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gae2df503cdc1c77adb2d1580335feb8f5">  367</a></span>&#160;<span class="preprocessor">#define P5_0        40      </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gaaec8c9b05d0535f709f9e40ededd5ae8">  368</a></span>&#160;<span class="preprocessor">#define P5_1        41      </span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gae908c3f54860d6e0d70a10bbc5b19aae">  369</a></span>&#160;<span class="preprocessor">#define P5_2        42      </span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga7a4467dbbab48a7c9ad76582e617b0dd">  370</a></span>&#160;<span class="preprocessor">#define P5_3        43      </span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gaab394dcb2ec36fea0ce24796706fd674">  372</a></span>&#160;<span class="preprocessor">#define P5_4        44      </span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga72ec4d5f289f6ce9cc73197b8ff69847">  373</a></span>&#160;<span class="preprocessor">#define P5_5        45      </span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gac5ae5e9f17ebefe7fd99c62410fb29f7">  374</a></span>&#160;<span class="preprocessor">#define P5_6        46      </span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga0e7b711978feec1b1081f899e35e733c">  375</a></span>&#160;<span class="preprocessor">#define P5_7        47      </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gab138af2ef513e31f72e0eb3c15415c16">  377</a></span>&#160;<span class="preprocessor">#define P6_0        48      </span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gaf718f3ffb7b29dda41400081d8c39fe5">  378</a></span>&#160;<span class="preprocessor">#define P6_1        49      </span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga35c27acf45d20d65e807b359fdee217d">  380</a></span>&#160;<span class="preprocessor">#define LOUT_N      50      </span></div><div class="line"><a name="l00381"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gac9fac14b04c74114ba959068cc8aae70">  381</a></span>&#160;<span class="preprocessor">#define P_UART      51      </span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gaf7ca62cbcefd7dfd9c1921285e45219f">  382</a></span>&#160;<span class="preprocessor">#define ROUT_N      52      </span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gac67003f5becc03e1ea5827bf7d12fa96">  383</a></span>&#160;<span class="preprocessor">#define ROUT_P      53      </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga4f4f83f5ecc2b118b0ec8828cc996ed8">  385</a></span>&#160;<span class="preprocessor">#define MIC1_N      54      </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga54eb2ac02c2a398347ea0c206c6e7188">  386</a></span>&#160;<span class="preprocessor">#define MIC1_P      55      </span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gadb28449b7acfc03521e04e9e2d068de0">  387</a></span>&#160;<span class="preprocessor">#define MIC2_N      56      </span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gacc891eba2785d765e7f83a2d75158af3">  388</a></span>&#160;<span class="preprocessor">#define MIC2_P      57      </span></div><div class="line"><a name="l00389"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga4e8c7ddd08af9989de5e22986961ceea">  389</a></span>&#160;<span class="preprocessor">#define MIC3_N      58      </span></div><div class="line"><a name="l00390"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga97104ebea7a26f5f7cb3b43889ee7aa6">  390</a></span>&#160;<span class="preprocessor">#define MIC3_P      59      </span></div><div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga2497dba30ef129be91ad2bcdbdcad696">  391</a></span>&#160;<span class="preprocessor">#define MIC4_N      60      </span></div><div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga6d6b932ed7798029625618276bf23628">  392</a></span>&#160;<span class="preprocessor">#define MIC4_P      61      </span></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga28bb77e992ac86edfec740c663934eb9">  393</a></span>&#160;<span class="preprocessor">#define MIC5_N      62</span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gafd84e104036ed7ecaedadd1853ebb9f7">  394</a></span>&#160;<span class="preprocessor">#define MIC5_P      63</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga853a4e95ae286251e55dce10dbcd37bc">  395</a></span>&#160;<span class="preprocessor">#define MIC6_N      64</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga16442bea886896a27c1198adafd3058b">  396</a></span>&#160;<span class="preprocessor">#define MIC6_P      65</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gafa0f4a3fade5f58c137507e704d1054e">  398</a></span>&#160;<span class="preprocessor">#define AUX_R       66      </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gadd25f27dd75ab350c1c5ff772c1b47ad">  399</a></span>&#160;<span class="preprocessor">#define AUX_L       67      </span></div><div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gaf61dadf194031aa5b73cd036fec71808">  400</a></span>&#160;<span class="preprocessor">#define MICBIAS     68      </span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="preprocessor">//#define RESEVED_PIN  69</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga8660e4f215ddb551e600f3606759b676">  403</a></span>&#160;<span class="preprocessor">#define XI_32K      70      </span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gac50588ebc0eefc9c1273430700a9264e">  404</a></span>&#160;<span class="preprocessor">#define XO_32K      71      </span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;<span class="preprocessor"></span><span class="comment">/*The below pins  asle is called PAD_LPC pins*/</span><span class="preprocessor"></span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga106310233e1c55e02634f43b461342b6">  407</a></span>&#160;<span class="preprocessor">#define P6_2        72      </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga2e9a52f7ca28ac87076e180001d328e1">  408</a></span>&#160;<span class="preprocessor">#define P6_3        73      </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga4f71151e2704238eca74acd651186997">  409</a></span>&#160;<span class="preprocessor">#define P6_4        74      </span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga130567ee98be683fe6f1f726f9446d6c">  410</a></span>&#160;<span class="preprocessor">#define P6_5        75      </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga63c2878cb1bb26b97a50cbbf75f6c87e">  411</a></span>&#160;<span class="preprocessor">#define P6_6        76      </span></div><div class="line"><a name="l00412"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gaa6d134e0c1a86dcc7af38fc81025ba79">  412</a></span>&#160;<span class="preprocessor">#define P6_7        77      </span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga3e7831712fce0e5bed27b0f10d398138">  414</a></span>&#160;<span class="preprocessor">#define P7_0        78      </span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gac372dcfaf7c262b9c3a6a8098a449944">  415</a></span>&#160;<span class="preprocessor">#define P7_1        79      </span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga0878dac76551e9d725850af8fcd1a4a6">  416</a></span>&#160;<span class="preprocessor">#define P7_2        80      </span></div><div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gabff6873e818564215a355a4eb5d1196e">  417</a></span>&#160;<span class="preprocessor">#define P7_3        81      </span></div><div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga0050eb943971937ee46a80e7eeffa668">  418</a></span>&#160;<span class="preprocessor">#define P7_4        82      </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gac8829ed3231c45500d50bb4e3bad5220">  419</a></span>&#160;<span class="preprocessor">#define P7_5        83      </span></div><div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gabfe6c0a921f3e06d597b2c4772d54265">  420</a></span>&#160;<span class="preprocessor">#define P7_6        84      </span></div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gabb7338c42360a1a1430a407cf5a6cce3">  421</a></span>&#160;<span class="preprocessor">#define P7_7        85</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga5cbcaa568e20fcd4cc9325927d370860">  423</a></span>&#160;<span class="preprocessor">#define ADC_0       P0_0    </span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga3d767e16f12a6ee542079f3c9677192c">  424</a></span>&#160;<span class="preprocessor">#define ADC_1       P0_1    </span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga01ac9d2f00660408bcc8c809020904f9">  425</a></span>&#160;<span class="preprocessor">#define ADC_2       P0_2    </span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga474279f28350114950d862951d72de66">  426</a></span>&#160;<span class="preprocessor">#define ADC_3       P0_3    </span></div><div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga1d0bc863ec3717e7ed493491c0f82b24">  427</a></span>&#160;<span class="preprocessor">#define ADC_4       P0_4    </span></div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga482794539449d37c65de123d0d629acb">  428</a></span>&#160;<span class="preprocessor">#define ADC_5       P0_5    </span></div><div class="line"><a name="l00429"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga11092789cb59e14976636d00760ed45f">  429</a></span>&#160;<span class="preprocessor">#define ADC_6       P0_6    </span></div><div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#gaa8ade7e32d46ae622ee886a90b1ea9c8">  430</a></span>&#160;<span class="preprocessor">#define ADC_7       P0_7    </span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___pin___number.html#ga34a3c6cd4eb09e375e33cf6600c83b7d">  432</a></span>&#160;<span class="preprocessor">#define  TOTAL_PIN_NUM             86</span></div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160; <span class="comment">/* End of group 87x3d_RTL876X_Pin_Number */</span></div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">/* ================    Peripheral Registers Structures Section     ================ */</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;<span class="comment">/* ================                      UART                      ================ */</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;</div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html">  452</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                                      </span></div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;{</div><div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#ae2249b8b2ab54c7bd62ee83cd78f9bca">  454</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#ae2249b8b2ab54c7bd62ee83cd78f9bca">DLL</a>;                             </div><div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#af4715e9678050a46bd3c3419bfd9aaac">  455</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#af4715e9678050a46bd3c3419bfd9aaac">DLH_INTCR</a>;                       </div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a677dd4c1ee90a2a3cb0ebaed7b0a8b27">  456</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#a677dd4c1ee90a2a3cb0ebaed7b0a8b27">INTID_FCR</a>;                       </div><div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a982bb8011be2ffc1dd0d4379012b816e">  457</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#a982bb8011be2ffc1dd0d4379012b816e">LCR</a>;                             </div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">  458</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">MCR</a>;                             </div><div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a8387dc0dc9f45c8a81cfc98bfff7ae32">  459</a></span>&#160;    __I   uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#a8387dc0dc9f45c8a81cfc98bfff7ae32">LSR</a>;                             </div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#abfc6b26f316e5df5ed4648b0d9eab433">  460</a></span>&#160;    __I   uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#abfc6b26f316e5df5ed4648b0d9eab433">MSR</a>;                             </div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#aa087085bb6aef1785f70f7127f8019f6">  461</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#aa087085bb6aef1785f70f7127f8019f6">SPR</a>;                             </div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#ab3258ba3f47a2446435debef8ea72836">  462</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#ab3258ba3f47a2446435debef8ea72836">STSR</a>;                            </div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a93ba497548d745d24595d5a186ec7ff4">  463</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#a93ba497548d745d24595d5a186ec7ff4">RB_THR</a>;                          </div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a79cfb7aeb4446da7c6f6b837438afbe5">  464</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#a79cfb7aeb4446da7c6f6b837438afbe5">MISCR</a>;                           </div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a8bd049e73cf13a7d04e38dbe3aa46fc9">  465</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#a8bd049e73cf13a7d04e38dbe3aa46fc9">TXPLSR</a>;                          </div><div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#af9b521a5654758d640fe83700cdf900c">  466</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#af9b521a5654758d640fe83700cdf900c">RSVD0</a>;                           </div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#adfe27c72bb77307ea3d19b52f534be8a">  467</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#adfe27c72bb77307ea3d19b52f534be8a">BaudMONR</a>;                        </div><div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a55a58c2fb9ede5a9d5ce21ea2fda1889">  468</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#a55a58c2fb9ede5a9d5ce21ea2fda1889">RSVD1</a>;                           </div><div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a69d36b7b38f053b6c149683e0a2b8dd2">  469</a></span>&#160;    __I   uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#a69d36b7b38f053b6c149683e0a2b8dd2">DBG_UART</a>;                        </div><div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a75cdf7365ddb1bdc90bb4d71392b4a8f">  470</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#a75cdf7365ddb1bdc90bb4d71392b4a8f">RX_IDLE_INTTCR</a>;                  </div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a4ebcae525f86a6c370aa617550478929">  471</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#a4ebcae525f86a6c370aa617550478929">RX_IDLE_SR</a>;                      </div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#a3c5cffaafbdcd31a648a289978271666">  472</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#a3c5cffaafbdcd31a648a289978271666">RXIDLE_INTCR</a>;                    </div><div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#ae07424b1f1bc2ffc284349fd95737f8b">  473</a></span>&#160;    __I   uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#ae07424b1f1bc2ffc284349fd95737f8b">FIFO_LEVEL</a>;                      </div><div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#aad97e1c00e85eb7e21325b713fcf9901">  474</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#aad97e1c00e85eb7e21325b713fcf9901">REG_INT_MASK</a>;                    </div><div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#aafb83abba53d14db86fc949eafb1a776">  475</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#aafb83abba53d14db86fc949eafb1a776">REG_TXDONE_INT</a>;                  </div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="struct_u_a_r_t___type_def.html#aa781014a58dc9bad4b33d8ab9a86cab6">  476</a></span>&#160;    __I   uint32_t <a class="code" href="struct_u_a_r_t___type_def.html#aa781014a58dc9bad4b33d8ab9a86cab6">REG_TX_THD_INT</a>;                  </div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;} <a class="code" href="struct_u_a_r_t___type_def.html">UART_TypeDef</a>;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga685e1ee960344dd13b05415e1a54867e">  479</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;{</div><div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eae9f8f4ee789d94a674dfb0f3139aab17">  481</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eae9f8f4ee789d94a674dfb0f3139aab17">BAUD_RATE_1200</a>,</div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea5c09d714c6010352674bea38d9de4b62">  482</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea5c09d714c6010352674bea38d9de4b62">BAUD_RATE_9600</a>,</div><div class="line"><a name="l00483"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eac08edbb5a7b57249f66cf6c6c24273d5">  483</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eac08edbb5a7b57249f66cf6c6c24273d5">BAUD_RATE_14400</a>,</div><div class="line"><a name="l00484"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea05fd7cf85d4ba3a0301af895d42b01be">  484</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea05fd7cf85d4ba3a0301af895d42b01be">BAUD_RATE_19200</a>,</div><div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eac44a478bdcb0f3f8473af689b5b23f49">  485</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eac44a478bdcb0f3f8473af689b5b23f49">BAUD_RATE_28800</a>,</div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea76ef282d40787af349176b37788120db">  486</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea76ef282d40787af349176b37788120db">BAUD_RATE_38400</a>,</div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea09515a49cc1f73a8a497ff9dc97536e6">  487</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea09515a49cc1f73a8a497ff9dc97536e6">BAUD_RATE_57600</a>,</div><div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eafd6531f426e039a98d4615e3e9e8bd8e">  488</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eafd6531f426e039a98d4615e3e9e8bd8e">BAUD_RATE_76800</a>,</div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eadb1db8d5e6fa7532419e3f2dd8a0effd">  489</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eadb1db8d5e6fa7532419e3f2dd8a0effd">BAUD_RATE_115200</a>,</div><div class="line"><a name="l00490"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea11b0905436d9fd5de2f5cfecba8852db">  490</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea11b0905436d9fd5de2f5cfecba8852db">BAUD_RATE_128000</a>,</div><div class="line"><a name="l00491"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea6cc95bf7a72ce1fa9633bf6cae378136">  491</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea6cc95bf7a72ce1fa9633bf6cae378136">BAUD_RATE_153600</a>,</div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea5b6b6cc02cacb2890cdc116e7f598ce2">  492</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea5b6b6cc02cacb2890cdc116e7f598ce2">BAUD_RATE_230400</a>,</div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea652a6b9f89804a7251051e4c05ee154c">  493</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea652a6b9f89804a7251051e4c05ee154c">BAUD_RATE_460800</a>,</div><div class="line"><a name="l00494"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eadd189193c654eba24f8d7d4888f220a7">  494</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eadd189193c654eba24f8d7d4888f220a7">BAUD_RATE_500000</a>,</div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea65695377d1cb4abc7bf24a726e32e013">  495</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea65695377d1cb4abc7bf24a726e32e013">BAUD_RATE_921600</a>,</div><div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ead26ea8b0c5b86824d7a6911f63be18dc">  496</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ead26ea8b0c5b86824d7a6911f63be18dc">BAUD_RATE_1000000</a>,</div><div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea898ba6663d6d3d352b2419e6e2d7459a">  497</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea898ba6663d6d3d352b2419e6e2d7459a">BAUD_RATE_1382400</a>,</div><div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea54ca2dd6690cb30ad6bb63a73b9fcc95">  498</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea54ca2dd6690cb30ad6bb63a73b9fcc95">BAUD_RATE_1444400</a>,</div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea7ad76e8c0baf862e0e47e8440ff5488a">  499</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea7ad76e8c0baf862e0e47e8440ff5488a">BAUD_RATE_1500000</a>,</div><div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea97ebd9bb25ab39cfd3d28cecd38d19ca">  500</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea97ebd9bb25ab39cfd3d28cecd38d19ca">BAUD_RATE_1843200</a>,</div><div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea3674db60b2ecd1e2efa8042305639957">  501</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea3674db60b2ecd1e2efa8042305639957">BAUD_RATE_2000000</a>,</div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea7896ffb5822484cb4fcbf11d86d05485">  502</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea7896ffb5822484cb4fcbf11d86d05485">BAUD_RATE_3000000</a>,</div><div class="line"><a name="l00503"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eab8776142ecbd12a5eae60605bba9ffc6">  503</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eab8776142ecbd12a5eae60605bba9ffc6">BAUD_RATE_4000000</a>,</div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea9a5e406172011cd269146c2fe0a62b69">  504</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea9a5e406172011cd269146c2fe0a62b69">BAUD_RATE_6000000</a></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;} <a class="code" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga685e1ee960344dd13b05415e1a54867e">UartBaudRate_TypeDef</a>;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;</div><div class="line"><a name="l00507"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga8e8f38ab746d5e0b897699dbdf49a5be">  507</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;{</div><div class="line"><a name="l00509"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga8e8f38ab746d5e0b897699dbdf49a5bea3d82355def5ad20aab9d23ba647b62cc">  509</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga8e8f38ab746d5e0b897699dbdf49a5bea3d82355def5ad20aab9d23ba647b62cc">LOG_CHANNEL_UART0</a>,</div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga8e8f38ab746d5e0b897699dbdf49a5bea135880b1264fb9758f44473bcfc5b839">  510</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga8e8f38ab746d5e0b897699dbdf49a5bea135880b1264fb9758f44473bcfc5b839">LOG_CHANNEL_UART1</a>,</div><div class="line"><a name="l00511"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga8e8f38ab746d5e0b897699dbdf49a5bea49723973edfcc54cf1909e82be2fe07c">  511</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga8e8f38ab746d5e0b897699dbdf49a5bea49723973edfcc54cf1909e82be2fe07c">LOG_CHANNEL_UART2</a>,</div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga8e8f38ab746d5e0b897699dbdf49a5bea8188f86b655ba1b2a0a823e2c6166eb8">  512</a></span>&#160;    <a class="code" href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga8e8f38ab746d5e0b897699dbdf49a5bea8188f86b655ba1b2a0a823e2c6166eb8">LOG_CHANNEL_UART3</a></div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;} <a class="code" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga8e8f38ab746d5e0b897699dbdf49a5be">LogChannel_TypeDef</a>;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">/* ================                 2WIRE_SPI                      ================ */</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno"><a class="line" href="struct_s_p_i3_w_i_r_e___type_def.html">  523</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                                      </span></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;{</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;    __IO  uint32_t</div><div class="line"><a name="l00526"></a><span class="lineno"><a class="line" href="struct_s_p_i3_w_i_r_e___type_def.html#a74ba2bef95223644fd9f397588123b76">  526</a></span>&#160;    RSVD0[12];                           </div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;    __IO  uint32_t</div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="struct_s_p_i3_w_i_r_e___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">  528</a></span>&#160;    <a class="code" href="struct_s_p_i3_w_i_r_e___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">CFGR</a>;                                 </div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="struct_s_p_i3_w_i_r_e___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  529</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_s_p_i3_w_i_r_e___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;</div><div class="line"><a name="l00530"></a><span class="lineno"><a class="line" href="struct_s_p_i3_w_i_r_e___type_def.html#a515d20f78b8fc1271f842e8d8faf5826">  530</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_s_p_i3_w_i_r_e___type_def.html#a515d20f78b8fc1271f842e8d8faf5826">INTCR</a>;</div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="struct_s_p_i3_w_i_r_e___type_def.html#aa4e5f09c578d8d5c138b41a1e740df3f">  531</a></span>&#160;    __I   uint32_t <a class="code" href="struct_s_p_i3_w_i_r_e___type_def.html#aa4e5f09c578d8d5c138b41a1e740df3f">SR</a>;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;    __IO  uint32_t</div><div class="line"><a name="l00533"></a><span class="lineno"><a class="line" href="struct_s_p_i3_w_i_r_e___type_def.html#a088cc19c5cfcebd5f0d75fbb0049788c">  533</a></span>&#160;    <a class="code" href="struct_s_p_i3_w_i_r_e___type_def.html#a088cc19c5cfcebd5f0d75fbb0049788c">RD0</a>;                                 </div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="struct_s_p_i3_w_i_r_e___type_def.html#a41d0935cfd00c638f1667187758578a2">  534</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_s_p_i3_w_i_r_e___type_def.html#a41d0935cfd00c638f1667187758578a2">RD1</a>;</div><div class="line"><a name="l00535"></a><span class="lineno"><a class="line" href="struct_s_p_i3_w_i_r_e___type_def.html#a3b1c52aef9ecd844a249637290998fa8">  535</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_s_p_i3_w_i_r_e___type_def.html#a3b1c52aef9ecd844a249637290998fa8">RD2</a>;</div><div class="line"><a name="l00536"></a><span class="lineno"><a class="line" href="struct_s_p_i3_w_i_r_e___type_def.html#aa399f9a411f624fce593da5613db7a83">  536</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_s_p_i3_w_i_r_e___type_def.html#aa399f9a411f624fce593da5613db7a83">RD3</a>;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;} <a class="code" href="struct_s_p_i3_w_i_r_e___type_def.html">SPI3WIRE_TypeDef</a>;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">/* ================                 IR                             ================ */</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="struct_i_r___type_def.html">  547</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                                      </span></div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;{</div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="struct_i_r___type_def.html#ab65b511aa273e5d74ac7f82b7bd9347d">  549</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_i_r___type_def.html#ab65b511aa273e5d74ac7f82b7bd9347d">CLK_DIV</a>;                 </div><div class="line"><a name="l00550"></a><span class="lineno"><a class="line" href="struct_i_r___type_def.html#ad5cb4f1af50b7fc934328675b46ee36d">  550</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_i_r___type_def.html#ad5cb4f1af50b7fc934328675b46ee36d">TX_CONFIG</a>;               </div><div class="line"><a name="l00551"></a><span class="lineno"><a class="line" href="struct_i_r___type_def.html#a79306403503cb304fa07e09aecf3de32">  551</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_i_r___type_def.html#a79306403503cb304fa07e09aecf3de32">TX_SR</a>;                   </div><div class="line"><a name="l00552"></a><span class="lineno"><a class="line" href="struct_i_r___type_def.html#af8970c784a73918e6e7c7dce4fd6fbef">  552</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_i_r___type_def.html#af8970c784a73918e6e7c7dce4fd6fbef">RESERVER</a>;                </div><div class="line"><a name="l00553"></a><span class="lineno"><a class="line" href="struct_i_r___type_def.html#a9c21dce6dfba22b945c799f395bbcbe4">  553</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_i_r___type_def.html#a9c21dce6dfba22b945c799f395bbcbe4">TX_INT_CLR</a>;              </div><div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="struct_i_r___type_def.html#aead75ee79e311162fae05b93ea5fc4c4">  554</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_i_r___type_def.html#aead75ee79e311162fae05b93ea5fc4c4">TX_FIFO</a>;                 </div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="struct_i_r___type_def.html#a9b1a173b5c8cb4b91806a9fb2b484060">  555</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_i_r___type_def.html#a9b1a173b5c8cb4b91806a9fb2b484060">RX_CONFIG</a>;               </div><div class="line"><a name="l00556"></a><span class="lineno"><a class="line" href="struct_i_r___type_def.html#ad448ea342fbaf6b906a99a6eb89fa095">  556</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_i_r___type_def.html#ad448ea342fbaf6b906a99a6eb89fa095">RX_SR</a>;                   </div><div class="line"><a name="l00557"></a><span class="lineno"><a class="line" href="struct_i_r___type_def.html#a4d14f567569019541fb679761958bf1d">  557</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_i_r___type_def.html#a4d14f567569019541fb679761958bf1d">RX_INT_CLR</a>;              </div><div class="line"><a name="l00558"></a><span class="lineno"><a class="line" href="struct_i_r___type_def.html#a807888a496f90ecffb7c0e4c38dedf2f">  558</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_i_r___type_def.html#a807888a496f90ecffb7c0e4c38dedf2f">RX_CNT_INT_SEL</a>;          </div><div class="line"><a name="l00559"></a><span class="lineno"><a class="line" href="struct_i_r___type_def.html#a08b6aea6ccb20821ac880c772e97767c">  559</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_i_r___type_def.html#a08b6aea6ccb20821ac880c772e97767c">RX_FIFO</a>;                 </div><div class="line"><a name="l00560"></a><span class="lineno"><a class="line" href="struct_i_r___type_def.html#ae33b9004cc89ec6c7daed76ebb3c34d9">  560</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_i_r___type_def.html#ae33b9004cc89ec6c7daed76ebb3c34d9">IR_VERSION</a>;              </div><div class="line"><a name="l00561"></a><span class="lineno"><a class="line" href="struct_i_r___type_def.html#a59f55e800274ed870db25d0880fc6326">  561</a></span>&#160;    __IO  uint32_t REVD[4];</div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="struct_i_r___type_def.html#a2cdd48d4d4b6bdb9d4ec70a34807905b">  562</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_i_r___type_def.html#a2cdd48d4d4b6bdb9d4ec70a34807905b">TX_TIME</a>;                 </div><div class="line"><a name="l00563"></a><span class="lineno"><a class="line" href="struct_i_r___type_def.html#a3207d9c46e33dd09f97ab6e01ad7c83e">  563</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_i_r___type_def.html#a3207d9c46e33dd09f97ab6e01ad7c83e">RX_TIME</a>;                 </div><div class="line"><a name="l00564"></a><span class="lineno"><a class="line" href="struct_i_r___type_def.html#afc79df0f105ef2004d47d322919f0bfb">  564</a></span>&#160;    __IO  uint32_t <a class="code" href="struct_i_r___type_def.html#afc79df0f105ef2004d47d322919f0bfb">IR_TX_COMPE</a>;             </div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;} <a class="code" href="struct_i_r___type_def.html">IR_TypeDef</a>;</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">/* ================                       SPI                      ================ */</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00574"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html">  574</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                                          </span></div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;{</div><div class="line"><a name="l00576"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a33d8df4720b6e9909eee766ac1dd47b2">  576</a></span>&#160;    __IO  uint32_t    <a class="code" href="struct_s_p_i___type_def.html#a33d8df4720b6e9909eee766ac1dd47b2">CTRLR0</a>;                              </div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a225a46e03b9685fdfa2958b26125841d">  577</a></span>&#160;    __IO  uint32_t    <a class="code" href="struct_s_p_i___type_def.html#a225a46e03b9685fdfa2958b26125841d">CTRLR1</a>;                              </div><div class="line"><a name="l00578"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a14a8692c85c31cb4d5203c35a420a58b">  578</a></span>&#160;    __IO  uint32_t    <a class="code" href="struct_s_p_i___type_def.html#a14a8692c85c31cb4d5203c35a420a58b">SSIENR</a>;                              </div><div class="line"><a name="l00579"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a850c55c27f32b6c924cee4fe6d2e8503">  579</a></span>&#160;    __IO  uint32_t    <a class="code" href="struct_s_p_i___type_def.html#a850c55c27f32b6c924cee4fe6d2e8503">RSVD_0C</a>;                             </div><div class="line"><a name="l00580"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#adf4542ea05a0b470ea36390d18618664">  580</a></span>&#160;    __IO  uint32_t    <a class="code" href="struct_s_p_i___type_def.html#adf4542ea05a0b470ea36390d18618664">SER</a>;                                 </div><div class="line"><a name="l00581"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a61cca814e7ffac031c0579b6b5d80db9">  581</a></span>&#160;    __IO  uint32_t    <a class="code" href="struct_s_p_i___type_def.html#a61cca814e7ffac031c0579b6b5d80db9">BAUDR</a>;                               </div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ab5895366695d9b04a9e9bad36a609040">  582</a></span>&#160;    __IO  uint32_t    <a class="code" href="struct_s_p_i___type_def.html#ab5895366695d9b04a9e9bad36a609040">TXFTLR</a>;                              </div><div class="line"><a name="l00583"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a8e0a880b08b40567894bf3c10493951b">  583</a></span>&#160;    __IO  uint32_t    <a class="code" href="struct_s_p_i___type_def.html#a8e0a880b08b40567894bf3c10493951b">RXFTLR</a>;                              </div><div class="line"><a name="l00584"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a2910fd4cc1c6cf4bb860f4bd015e4900">  584</a></span>&#160;    __I  uint32_t     <a class="code" href="struct_s_p_i___type_def.html#a2910fd4cc1c6cf4bb860f4bd015e4900">TXFLR</a>;                               </div><div class="line"><a name="l00585"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a7978473042014f3cb061faa15ac8eead">  585</a></span>&#160;    __I  uint32_t     <a class="code" href="struct_s_p_i___type_def.html#a7978473042014f3cb061faa15ac8eead">RXFLR</a>;                               </div><div class="line"><a name="l00586"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#aa4e5f09c578d8d5c138b41a1e740df3f">  586</a></span>&#160;    __I  uint32_t     <a class="code" href="struct_s_p_i___type_def.html#aa4e5f09c578d8d5c138b41a1e740df3f">SR</a>;                                  </div><div class="line"><a name="l00587"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ae845b86e973b4bf8a33c447c261633f6">  587</a></span>&#160;    __IO  uint32_t    <a class="code" href="struct_s_p_i___type_def.html#ae845b86e973b4bf8a33c447c261633f6">IMR</a>;                                 </div><div class="line"><a name="l00588"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ae7d7b764cbe4179192a3c269c22a3d90">  588</a></span>&#160;    __I  uint32_t     <a class="code" href="struct_s_p_i___type_def.html#ae7d7b764cbe4179192a3c269c22a3d90">ISR</a>;                                 </div><div class="line"><a name="l00589"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a288b765b7b1a17c1a5fb38454098621d">  589</a></span>&#160;    __I  uint32_t     <a class="code" href="struct_s_p_i___type_def.html#a288b765b7b1a17c1a5fb38454098621d">RISR</a>;                                </div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#aef1a1c69b57a5bb4bf28fcdcf3f17958">  590</a></span>&#160;    __I  uint32_t     <a class="code" href="struct_s_p_i___type_def.html#aef1a1c69b57a5bb4bf28fcdcf3f17958">TXOICR</a>;                              </div><div class="line"><a name="l00591"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a1d14d4f5b2f950aa60cf56e2248c020a">  591</a></span>&#160;    __I  uint32_t     <a class="code" href="struct_s_p_i___type_def.html#a1d14d4f5b2f950aa60cf56e2248c020a">RXOICR</a>;                              </div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a5811d60655addf741605a5c18530949d">  592</a></span>&#160;    __I  uint32_t     <a class="code" href="struct_s_p_i___type_def.html#a5811d60655addf741605a5c18530949d">RXUICR</a>;                              </div><div class="line"><a name="l00593"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#af20df5c223f8941b65da2c042dbcd1db">  593</a></span>&#160;    __I  uint32_t     <a class="code" href="struct_s_p_i___type_def.html#af20df5c223f8941b65da2c042dbcd1db">FAEICR</a>;<span class="comment">/*RSVD_44;*/</span>                  </div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a04b04a38147baa70675bc6d859fcbcbc">  594</a></span>&#160;    __I  uint32_t     <a class="code" href="struct_s_p_i___type_def.html#a04b04a38147baa70675bc6d859fcbcbc">ICR</a>;                                 </div><div class="line"><a name="l00595"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a082219a924d748e9c6092582aec06226">  595</a></span>&#160;    __IO  uint32_t    <a class="code" href="struct_s_p_i___type_def.html#a082219a924d748e9c6092582aec06226">DMACR</a>;                               </div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ae4899370382897b0d2128ca5791eb78a">  596</a></span>&#160;    __IO  uint32_t    <a class="code" href="struct_s_p_i___type_def.html#ae4899370382897b0d2128ca5791eb78a">DMATDLR</a>;                             </div><div class="line"><a name="l00597"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#aa8276fbf90c537c2b8bdb6d72ba26b62">  597</a></span>&#160;    __IO  uint32_t    <a class="code" href="struct_s_p_i___type_def.html#aa8276fbf90c537c2b8bdb6d72ba26b62">DMARDLR</a>;                             </div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a9f4022b3f63e3424c49dbbbee27a2cda">  598</a></span>&#160;    __I  uint32_t     <a class="code" href="struct_s_p_i___type_def.html#a9f4022b3f63e3424c49dbbbee27a2cda">TXUICR</a>;<span class="comment">/*IDR;*/</span>                      </div><div class="line"><a name="l00599"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ad830418987b80fa8bd4484b06ca0704e">  599</a></span>&#160;    __I  uint32_t     <a class="code" href="struct_s_p_i___type_def.html#ad830418987b80fa8bd4484b06ca0704e">SSRICR</a>;                              </div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#ac5758e92db8d2772dde09afecbfb1a85">  600</a></span>&#160;    __IO  uint32_t    DR[36];                              </div><div class="line"><a name="l00601"></a><span class="lineno"><a class="line" href="struct_s_p_i___type_def.html#a4f8dc231c02d3b20afa5d20584247102">  601</a></span>&#160;    __IO  uint32_t    <a class="code" href="struct_s_p_i___type_def.html#a4f8dc231c02d3b20afa5d20584247102">RX_SAMPLE_DLY</a>;                       </div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;} <a class="code" href="struct_s_p_i___type_def.html">SPI_TypeDef</a>;</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment">/* ================                      SD host Interface                    ================= */</span></div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;</div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html">  608</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;{</div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a462e237af053431a96e0d972bb90424a">  610</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a462e237af053431a96e0d972bb90424a">SDMA_SYS_ADDR</a>;      </div><div class="line"><a name="l00611"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a0cece602a362bcab75cc682aff283bc9">  611</a></span>&#160;    __IO uint16_t <a class="code" href="struct_s_d_i_o___type_def.html#a0cece602a362bcab75cc682aff283bc9">BLK_SIZE</a>;           </div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a6175b44e2c8598d8804130a1875c7557">  612</a></span>&#160;    __IO uint16_t <a class="code" href="struct_s_d_i_o___type_def.html#a6175b44e2c8598d8804130a1875c7557">BLK_CNT</a>;            </div><div class="line"><a name="l00613"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a07d4e63efcbde252c667e64a8d818aa9">  613</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a07d4e63efcbde252c667e64a8d818aa9">ARG</a>;                </div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a4cd4651ed8967b0f4649dea32ff77b5c">  614</a></span>&#160;    __IO uint16_t <a class="code" href="struct_s_d_i_o___type_def.html#a4cd4651ed8967b0f4649dea32ff77b5c">TF_MODE</a>;            </div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#ab22a68b31a6f64b5c786996a2a2217d1">  615</a></span>&#160;    __IO uint16_t <a class="code" href="struct_s_d_i_o___type_def.html#ab22a68b31a6f64b5c786996a2a2217d1">CMD</a>;                </div><div class="line"><a name="l00616"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#ad7d654ade328fd10a705ec94712e7c17">  616</a></span>&#160;    __I  uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#ad7d654ade328fd10a705ec94712e7c17">RSP0</a>;               </div><div class="line"><a name="l00617"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a23d830d80345985944e07f56f360ba24">  617</a></span>&#160;    __I  uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a23d830d80345985944e07f56f360ba24">RSP2</a>;               </div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a3707398e49333d274699beb3bee2e257">  618</a></span>&#160;    __I  uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a3707398e49333d274699beb3bee2e257">RSP4</a>;               </div><div class="line"><a name="l00619"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a4bda7405a1d1ec630e54e82663a906fe">  619</a></span>&#160;    __I  uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a4bda7405a1d1ec630e54e82663a906fe">RSP6</a>;               </div><div class="line"><a name="l00620"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a51baa4ba79ec54558f2bddb18d11a7c5">  620</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a51baa4ba79ec54558f2bddb18d11a7c5">BUF_DATA_PORT</a>;      </div><div class="line"><a name="l00621"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#ac13eee50785313d69939fa156c438b75">  621</a></span>&#160;    __I  uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#ac13eee50785313d69939fa156c438b75">PRESENT_STATE</a>;      </div><div class="line"><a name="l00622"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a47005dbaac86978ec4b5095f2cb62bbc">  622</a></span>&#160;    __IO uint8_t  <a class="code" href="struct_s_d_i_o___type_def.html#a47005dbaac86978ec4b5095f2cb62bbc">HOST_CTRL</a>;          </div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#af0e62008ec542f30c0886e8cfb1350cb">  623</a></span>&#160;    __IO uint8_t  <a class="code" href="struct_s_d_i_o___type_def.html#af0e62008ec542f30c0886e8cfb1350cb">PWR_CTRL</a>;           </div><div class="line"><a name="l00624"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a4931473f68ec4ca2aa0d553804009835">  624</a></span>&#160;    __IO uint8_t  <a class="code" href="struct_s_d_i_o___type_def.html#a4931473f68ec4ca2aa0d553804009835">BLK_GAP_CTRL</a>;       </div><div class="line"><a name="l00625"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a6b2d8ba4bda417e649603614ee545879">  625</a></span>&#160;    __IO uint8_t  <a class="code" href="struct_s_d_i_o___type_def.html#a6b2d8ba4bda417e649603614ee545879">WAKEUP_CTRL</a>;        </div><div class="line"><a name="l00626"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a61d7f540ee33caa902a782739e7415d8">  626</a></span>&#160;    __IO uint16_t <a class="code" href="struct_s_d_i_o___type_def.html#a61d7f540ee33caa902a782739e7415d8">CLK_CTRL</a>;           </div><div class="line"><a name="l00627"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a878adcac72e4d05521e87ae61a19d94e">  627</a></span>&#160;    __IO uint8_t  <a class="code" href="struct_s_d_i_o___type_def.html#a878adcac72e4d05521e87ae61a19d94e">TIMEOUT_CTRL</a>;       </div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a3f60e810c162ab26fbde3c4c934609cf">  628</a></span>&#160;    __IO uint8_t  <a class="code" href="struct_s_d_i_o___type_def.html#a3f60e810c162ab26fbde3c4c934609cf">SW_RESET</a>;           </div><div class="line"><a name="l00629"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a3a888147cc8ecd93023923b5f2c06cf6">  629</a></span>&#160;    __IO uint16_t <a class="code" href="struct_s_d_i_o___type_def.html#a3a888147cc8ecd93023923b5f2c06cf6">NORMAL_INTR_SR</a>;     </div><div class="line"><a name="l00630"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a2e9abc1716126c79fc0f59e83654ef2d">  630</a></span>&#160;    __IO uint16_t <a class="code" href="struct_s_d_i_o___type_def.html#a2e9abc1716126c79fc0f59e83654ef2d">ERR_INTR_SR</a>;        </div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a2b3aad1b89bc955610152d610b49f6ff">  631</a></span>&#160;    __IO uint16_t <a class="code" href="struct_s_d_i_o___type_def.html#a2b3aad1b89bc955610152d610b49f6ff">NORMAL_INTR_SR_EN</a>;  </div><div class="line"><a name="l00632"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a34bd426284f22ba47d23712d2a3dafa2">  632</a></span>&#160;    __IO uint16_t <a class="code" href="struct_s_d_i_o___type_def.html#a34bd426284f22ba47d23712d2a3dafa2">ERR_INTR_SR_EN</a>;     </div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a825ed447265399af3ac8e20ed4a0ee9f">  633</a></span>&#160;    __IO uint16_t <a class="code" href="struct_s_d_i_o___type_def.html#a825ed447265399af3ac8e20ed4a0ee9f">NORMAL_INTR_SIG_EN</a>; </div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a4d17663aa77e3cc8a6835efaafd8c76a">  634</a></span>&#160;    __IO uint16_t <a class="code" href="struct_s_d_i_o___type_def.html#a4d17663aa77e3cc8a6835efaafd8c76a">ERR_INTR_SIG_EN</a>;    </div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a23efe26174eef24b911378e276b15331">  635</a></span>&#160;    __I  uint16_t <a class="code" href="struct_s_d_i_o___type_def.html#a23efe26174eef24b911378e276b15331">CMD12_ERR_SR</a>;       </div><div class="line"><a name="l00636"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#aa23c7b07cc47aaff80f0dcd0bdd021cd">  636</a></span>&#160;    __I  uint16_t <a class="code" href="struct_s_d_i_o___type_def.html#aa23c7b07cc47aaff80f0dcd0bdd021cd">RSVD0</a>;              </div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#ae92eeaa3fd88ef29da4b528930c8330f">  637</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#ae92eeaa3fd88ef29da4b528930c8330f">CAPABILITIES_L</a>;     </div><div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a29ee97ce9eb68f1c145282a1be4b9b1d">  638</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a29ee97ce9eb68f1c145282a1be4b9b1d">CAPABILITIES_H</a>;     </div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a71d7c32432652727373b6a547e38a9c3">  639</a></span>&#160;    __I  uint32_t RSVD1[4];           </div><div class="line"><a name="l00640"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a007c12e418bd72acdd0209f451e6b2ab">  640</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a007c12e418bd72acdd0209f451e6b2ab">ADMA_SYS_ADDR_L</a>;    </div><div class="line"><a name="l00641"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#ad1ee6d7510578118327eeede085c8b0c">  641</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#ad1ee6d7510578118327eeede085c8b0c">ADMA_SYS_ADDR_H</a>;    </div><div class="line"><a name="l00642"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a2dfa4c8138a0fcbf6de17997a7b73d08">  642</a></span>&#160;    __I  uint32_t RSVD2[1000];        </div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a5a0631da4e4860d3b05ef68b9ef84874">  643</a></span>&#160;    __IO uint8_t  <a class="code" href="struct_s_d_i_o___type_def.html#a5a0631da4e4860d3b05ef68b9ef84874">CAPABILITY_CTRL</a>;    </div><div class="line"><a name="l00644"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#acf937c81ee69d5e932e788ff5ba5a07d">  644</a></span>&#160;    __IO uint8_t  <a class="code" href="struct_s_d_i_o___type_def.html#acf937c81ee69d5e932e788ff5ba5a07d">SYSTEM_CTRL</a>;        </div><div class="line"><a name="l00645"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a8ec4efe4f77547b40412421c63e048bc">  645</a></span>&#160;    __IO uint8_t  <a class="code" href="struct_s_d_i_o___type_def.html#a8ec4efe4f77547b40412421c63e048bc">LOOPBACK_CTRL</a>;      </div><div class="line"><a name="l00646"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a306350156b44eac3f4b4232b29496142">  646</a></span>&#160;    __I  uint8_t  <a class="code" href="struct_s_d_i_o___type_def.html#a306350156b44eac3f4b4232b29496142">DEBUG_INFO</a>;         </div><div class="line"><a name="l00647"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a1658c2e10d8dde8fa845a85d2ac69f3c">  647</a></span>&#160;    __I  uint8_t  <a class="code" href="struct_s_d_i_o___type_def.html#a1658c2e10d8dde8fa845a85d2ac69f3c">DEBUG_INFO2</a>;        </div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a8d75933f3322831d8252e000edaa574a">  648</a></span>&#160;    __I  uint8_t  RSVD3[3];           </div><div class="line"><a name="l00649"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a149f5d52c5bd6d6d3eca599db80ad5db">  649</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a149f5d52c5bd6d6d3eca599db80ad5db">DMA_CTRL</a>;           </div><div class="line"><a name="l00650"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#a611c42d84c8cdc21878f78fec333ff95">  650</a></span>&#160;    __I  uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#a611c42d84c8cdc21878f78fec333ff95">RSVD4</a>;              </div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="struct_s_d_i_o___type_def.html#aac244f9ab9d99c3898dc910f4cb09b67">  651</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_d_i_o___type_def.html#aac244f9ab9d99c3898dc910f4cb09b67">BUS_DLY_SEL</a>;        </div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;} <a class="code" href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a>;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="comment">/* ================                      I2C                      ================= */</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;</div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html">  661</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;{</div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#afad3c0f544ccbff6b050d1bbe44c4f2e">  663</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#afad3c0f544ccbff6b050d1bbe44c4f2e">IC_CON</a>;                     </div><div class="line"><a name="l00664"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a5487e9266bdb7c0fc41eef2eb6036b7b">  664</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#a5487e9266bdb7c0fc41eef2eb6036b7b">IC_TAR</a>;                     </div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a835d0e138d3cfa3d36e440e429c9c951">  665</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#a835d0e138d3cfa3d36e440e429c9c951">IC_SAR</a>;                     </div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a19cf79827541ba1a1a446af7b28eef74">  666</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#a19cf79827541ba1a1a446af7b28eef74">IC_HS_MADDR</a>;                </div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a76d05963226d5d650ce93fc768f6eb23">  667</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#a76d05963226d5d650ce93fc768f6eb23">IC_DATA_CMD</a>;                </div><div class="line"><a name="l00668"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a72f47c8a04cd6e18ff1f7e93301c3cc9">  668</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#a72f47c8a04cd6e18ff1f7e93301c3cc9">IC_SS_SCL_HCNT</a>;             </div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a759962071b5a33b2b1fe2609afc1a612">  669</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#a759962071b5a33b2b1fe2609afc1a612">IC_SS_SCL_LCNT</a>;             </div><div class="line"><a name="l00670"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#aa308644a60b5370d26c6ef01f166dc44">  670</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#aa308644a60b5370d26c6ef01f166dc44">IC_FS_SCL_HCNT</a>;             </div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a2caee3019362ce4e4081328554d8feb5">  671</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#a2caee3019362ce4e4081328554d8feb5">IC_FS_SCL_LCNT</a>;             </div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#abb3031c80bcd086508b1a1ef73d08040">  672</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#abb3031c80bcd086508b1a1ef73d08040">IC_HS_SCL_HCNT</a>;             </div><div class="line"><a name="l00673"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ae5e26659547be57d2b7aea1b6fcb7281">  673</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#ae5e26659547be57d2b7aea1b6fcb7281">IC_HS_SCL_LCNT</a>;             </div><div class="line"><a name="l00674"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a4d10783c082f07bd162caa4fb2162d83">  674</a></span>&#160;    __I uint32_t <a class="code" href="struct_i2_c___type_def.html#a4d10783c082f07bd162caa4fb2162d83">IC_INTR_STAT</a>;                </div><div class="line"><a name="l00675"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ae303db95ca14fcb5d3d8dd56191423f8">  675</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#ae303db95ca14fcb5d3d8dd56191423f8">IC_INTR_MASK</a>;               </div><div class="line"><a name="l00676"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ae4cd27d14939f040beb68575defcd23f">  676</a></span>&#160;    __I uint32_t <a class="code" href="struct_i2_c___type_def.html#ae4cd27d14939f040beb68575defcd23f">IC_RAW_INTR_STAT</a>;            </div><div class="line"><a name="l00677"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#abfbbb9ba3789703e88036720b9a741f4">  677</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#abfbbb9ba3789703e88036720b9a741f4">IC_RX_TL</a>;                   </div><div class="line"><a name="l00678"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a1335582274a1866ba1f524a70730723a">  678</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#a1335582274a1866ba1f524a70730723a">IC_TX_TL</a>;                   </div><div class="line"><a name="l00679"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a825f3814bc86a236f277e4e89ad31b94">  679</a></span>&#160;    __I uint32_t <a class="code" href="struct_i2_c___type_def.html#a825f3814bc86a236f277e4e89ad31b94">IC_CLR_INTR</a>;                 </div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a494cbb7272f4f4366ecfd16652921531">  680</a></span>&#160;    __I uint32_t <a class="code" href="struct_i2_c___type_def.html#a494cbb7272f4f4366ecfd16652921531">IC_CLR_RX_UNDER</a>;             </div><div class="line"><a name="l00681"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a693a0e7bab49493b46691aa9d4b84d4f">  681</a></span>&#160;    __I uint32_t <a class="code" href="struct_i2_c___type_def.html#a693a0e7bab49493b46691aa9d4b84d4f">IC_CLR_RX_OVER</a>;              </div><div class="line"><a name="l00682"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a14e3968c4a9735d1ceff3d37bc471c3c">  682</a></span>&#160;    __I uint32_t <a class="code" href="struct_i2_c___type_def.html#a14e3968c4a9735d1ceff3d37bc471c3c">IC_CLR_TX_OVER</a>;              </div><div class="line"><a name="l00683"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ad746eb84fcc266dd4a1bb19d9856bc8f">  683</a></span>&#160;    __I uint32_t <a class="code" href="struct_i2_c___type_def.html#ad746eb84fcc266dd4a1bb19d9856bc8f">IC_CLR_RD_REQ</a>;               </div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ad3a250824a46c9ef849a5f330b7eaa2f">  684</a></span>&#160;    __I uint32_t <a class="code" href="struct_i2_c___type_def.html#ad3a250824a46c9ef849a5f330b7eaa2f">IC_CLR_TX_ABRT</a>;              </div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#aee1b990e431e639c482fceb902efbf87">  685</a></span>&#160;    __I uint32_t <a class="code" href="struct_i2_c___type_def.html#aee1b990e431e639c482fceb902efbf87">IC_CLR_RX_DONE</a>;              </div><div class="line"><a name="l00686"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a5c4c67bb16f8ba32db6de65e533d894f">  686</a></span>&#160;    __I uint32_t <a class="code" href="struct_i2_c___type_def.html#a5c4c67bb16f8ba32db6de65e533d894f">IC_CLR_ACTIVITY</a>;             </div><div class="line"><a name="l00687"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a50c088a6d7fba8a2934bcd0d67fc1a8a">  687</a></span>&#160;    __I uint32_t <a class="code" href="struct_i2_c___type_def.html#a50c088a6d7fba8a2934bcd0d67fc1a8a">IC_CLR_STOP_DET</a>;             </div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ab8bf83684a301fa4299b6b34788a0ff9">  688</a></span>&#160;    __I uint32_t <a class="code" href="struct_i2_c___type_def.html#ab8bf83684a301fa4299b6b34788a0ff9">IC_CLR_START_DET</a>;            </div><div class="line"><a name="l00689"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a30af65a95acaf0cd35faa9ae2ed67a22">  689</a></span>&#160;    __I uint32_t <a class="code" href="struct_i2_c___type_def.html#a30af65a95acaf0cd35faa9ae2ed67a22">IC_CLR_GEN_CALL</a>;             </div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#af4e1fcd5aa6b95987054ab87d79984c3">  690</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#af4e1fcd5aa6b95987054ab87d79984c3">IC_ENABLE</a>;                  </div><div class="line"><a name="l00691"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ae06fab5599b55fd0e01922a664cdafd9">  691</a></span>&#160;    __I uint32_t <a class="code" href="struct_i2_c___type_def.html#ae06fab5599b55fd0e01922a664cdafd9">IC_STATUS</a>;                   </div><div class="line"><a name="l00692"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a2ade8f47f8ed03f57da87b5ecdd538a2">  692</a></span>&#160;    __I uint32_t <a class="code" href="struct_i2_c___type_def.html#a2ade8f47f8ed03f57da87b5ecdd538a2">IC_TXFLR</a>;                    </div><div class="line"><a name="l00693"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#aa2635657edff625b0baafb6963e8d015">  693</a></span>&#160;    __I uint32_t <a class="code" href="struct_i2_c___type_def.html#aa2635657edff625b0baafb6963e8d015">IC_RXFLR</a>;                    </div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a9abc34b211eaad27e614e65e300cdf30">  694</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#a9abc34b211eaad27e614e65e300cdf30">IC_SDA_HOLD</a>;                </div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ae08e978a54ad58e39ed6b3199ccbf9db">  695</a></span>&#160;    __I uint32_t <a class="code" href="struct_i2_c___type_def.html#ae08e978a54ad58e39ed6b3199ccbf9db">IC_TX_ABRT_SOURCE</a>;           </div><div class="line"><a name="l00696"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a7bfc5b4522de39a8de6b0d1c6a4ce1fd">  696</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#a7bfc5b4522de39a8de6b0d1c6a4ce1fd">IC_SLV_DATA_NACK_ONLY</a>;      </div><div class="line"><a name="l00697"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#ac79d9b71180c265cf64280e8a34f2a59">  697</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#ac79d9b71180c265cf64280e8a34f2a59">IC_DMA_CR</a>;                  </div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a3fef18f6aba5325889179894367ebf82">  698</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#a3fef18f6aba5325889179894367ebf82">IC_DMA_TDLR</a>;                </div><div class="line"><a name="l00699"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a5ef4b2deaf6b7aad7452f0ce8d01f19a">  699</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#a5ef4b2deaf6b7aad7452f0ce8d01f19a">IC_DMA_RDLR</a>;                </div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a0717543d92cd210038515347ee2c87fb">  700</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#a0717543d92cd210038515347ee2c87fb">IC_SDA_SETUP</a>;               </div><div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a858e56934061d6887fd611417e7c9da9">  701</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#a858e56934061d6887fd611417e7c9da9">IC_ACK_GENERAL_CALL</a>;        </div><div class="line"><a name="l00702"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a54ab06cc03c33e193116f32e1f24eae0">  702</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#a54ab06cc03c33e193116f32e1f24eae0">IC_ENABLE_STATUS</a>;           </div><div class="line"><a name="l00703"></a><span class="lineno"><a class="line" href="struct_i2_c___type_def.html#a51e1decfe78d0f453e6dfc287c42dfc3">  703</a></span>&#160;    __IO uint32_t <a class="code" href="struct_i2_c___type_def.html#a51e1decfe78d0f453e6dfc287c42dfc3">IC_FS_SPKLEN</a>;               </div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;} <a class="code" href="struct_i2_c___type_def.html">I2C_TypeDef</a>;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">/* ================                       ADC                      ================ */</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;</div><div class="line"><a name="l00714"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html">  714</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                                      </span></div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;{</div><div class="line"><a name="l00716"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a9d0779054210b8d7109f51a05d70206c">  716</a></span>&#160;    __O  uint32_t <a class="code" href="struct_a_d_c___type_def.html#a9d0779054210b8d7109f51a05d70206c">FIFO</a>;        </div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">  717</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;          </div><div class="line"><a name="l00718"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a457bb9afa2773a0235b9ee561987f3d7">  718</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a457bb9afa2773a0235b9ee561987f3d7">SCHCR</a>;       </div><div class="line"><a name="l00719"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a515d20f78b8fc1271f842e8d8faf5826">  719</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a515d20f78b8fc1271f842e8d8faf5826">INTCR</a>;       </div><div class="line"><a name="l00720"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ad0ac35be8cb9af20a90c1c817dd19513">  720</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#ad0ac35be8cb9af20a90c1c817dd19513">SCHTAB0</a>;     </div><div class="line"><a name="l00721"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a8b344b268d41ca5c35300fb0abef8e56">  721</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a8b344b268d41ca5c35300fb0abef8e56">SCHTAB1</a>;     </div><div class="line"><a name="l00722"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a408c8e83d79bd296e2cc578a2b129187">  722</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a408c8e83d79bd296e2cc578a2b129187">SCHTAB2</a>;     </div><div class="line"><a name="l00723"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ab4315c95bdec9dfd8223b4324eced28d">  723</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#ab4315c95bdec9dfd8223b4324eced28d">SCHTAB3</a>;     </div><div class="line"><a name="l00724"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a00b69601209e2cbe57482a96b86ce15c">  724</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a00b69601209e2cbe57482a96b86ce15c">SCHTAB4</a>;     </div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a4810238204cd84a25c24c595ae651a64">  725</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a4810238204cd84a25c24c595ae651a64">SCHTAB5</a>;     </div><div class="line"><a name="l00726"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a33a830c75dc9ea98ab59cb3259615c6a">  726</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a33a830c75dc9ea98ab59cb3259615c6a">SCHTAB6</a>;     </div><div class="line"><a name="l00727"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ad4cd3d14622ac728f59e6306c80c6834">  727</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#ad4cd3d14622ac728f59e6306c80c6834">SCHTAB7</a>;     </div><div class="line"><a name="l00728"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ab037cb41fe74e45779ec893c1e46f286">  728</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#ab037cb41fe74e45779ec893c1e46f286">SCHD0</a>;       </div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a64c6ec9de8e55f26f600a74e711ca21b">  729</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a64c6ec9de8e55f26f600a74e711ca21b">SCHD1</a>;       </div><div class="line"><a name="l00730"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#adb27382b06ba7a037cc61b75399440a9">  730</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#adb27382b06ba7a037cc61b75399440a9">SCHD2</a>;       </div><div class="line"><a name="l00731"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a8c67a32a7a1db4958ca71f601294d866">  731</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a8c67a32a7a1db4958ca71f601294d866">SCHD3</a>;       </div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a9ac48a47006d2aa0d50be1d5b809607a">  732</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a9ac48a47006d2aa0d50be1d5b809607a">SCHD4</a>;       </div><div class="line"><a name="l00733"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a2b568e29831d4e7556ea7b35ce339bcb">  733</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a2b568e29831d4e7556ea7b35ce339bcb">SCHD5</a>;       </div><div class="line"><a name="l00734"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a8977081858d02088208c590d032a345c">  734</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a8977081858d02088208c590d032a345c">SCHD6</a>;       </div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a891a2cf96603e6aa9ccc042a25fff43f">  735</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a891a2cf96603e6aa9ccc042a25fff43f">SCHD7</a>;       </div><div class="line"><a name="l00736"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#aec4325e9ec19941c937c6dcdcbf6125e">  736</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#aec4325e9ec19941c937c6dcdcbf6125e">PWRDLY</a>;      </div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#aa8c3882f1e5944ad156f88eadf37cebb">  737</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#aa8c3882f1e5944ad156f88eadf37cebb">DATCLK</a>;      </div><div class="line"><a name="l00738"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ae864f223b093d7c5ffc28d06aae613df">  738</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#ae864f223b093d7c5ffc28d06aae613df">ANACTL</a>;      </div><div class="line"><a name="l00739"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#a03718560d290538e2fc6972ad6f03e24">  739</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#a03718560d290538e2fc6972ad6f03e24">REG_5C_CLK</a>;  </div><div class="line"><a name="l00740"></a><span class="lineno"><a class="line" href="struct_a_d_c___type_def.html#ae2803e0fb49fe5541e526df059bde11e">  740</a></span>&#160;    __IO uint32_t <a class="code" href="struct_a_d_c___type_def.html#ae2803e0fb49fe5541e526df059bde11e">RTLVER</a>;      </div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;} <a class="code" href="struct_a_d_c___type_def.html">ADC_TypeDef</a>;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">/* ================                      TIM                      ================ */</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00750"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html">  750</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;{</div><div class="line"><a name="l00752"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a6071a25e33951592f46f07abdbc1b9d6">  752</a></span>&#160;    __IO uint32_t <a class="code" href="struct_t_i_m___type_def.html#a6071a25e33951592f46f07abdbc1b9d6">LoadCount</a>;                        </div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a313d7f07b5cf63cce5624566447427ed">  753</a></span>&#160;    __I  uint32_t <a class="code" href="struct_t_i_m___type_def.html#a313d7f07b5cf63cce5624566447427ed">CurrentValue</a>;                     </div><div class="line"><a name="l00754"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a9fec21e8ecd7dfc6296a6c5d3bec6c2e">  754</a></span>&#160;    __IO uint32_t <a class="code" href="struct_t_i_m___type_def.html#a9fec21e8ecd7dfc6296a6c5d3bec6c2e">ControlReg</a>;                       </div><div class="line"><a name="l00755"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a06e62e68f56905651c6d9699d0f4786b">  755</a></span>&#160;    __I  uint32_t <a class="code" href="struct_t_i_m___type_def.html#a06e62e68f56905651c6d9699d0f4786b">EOI</a>;                              </div><div class="line"><a name="l00756"></a><span class="lineno"><a class="line" href="struct_t_i_m___type_def.html#a7f005f1d85f85d5b1d0fc959a5cac009">  756</a></span>&#160;    __I  uint32_t <a class="code" href="struct_t_i_m___type_def.html#a7f005f1d85f85d5b1d0fc959a5cac009">IntStatus</a>;                        </div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;} <a class="code" href="struct_t_i_m___type_def.html">TIM_TypeDef</a>;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;</div><div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="struct_t_i_m___channels_type_def.html">  759</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;{</div><div class="line"><a name="l00761"></a><span class="lineno"><a class="line" href="struct_t_i_m___channels_type_def.html#aedba987d7cc17025a3d82ffb5288f050">  761</a></span>&#160;    __I uint32_t <a class="code" href="struct_t_i_m___channels_type_def.html#aedba987d7cc17025a3d82ffb5288f050">TimersIntStatus</a>;        </div><div class="line"><a name="l00762"></a><span class="lineno"><a class="line" href="struct_t_i_m___channels_type_def.html#a1aa2d5d539e809e3bdcc32a5cdaa5bf3">  762</a></span>&#160;    __I uint32_t <a class="code" href="struct_t_i_m___channels_type_def.html#a1aa2d5d539e809e3bdcc32a5cdaa5bf3">TimersEOI</a>;              </div><div class="line"><a name="l00763"></a><span class="lineno"><a class="line" href="struct_t_i_m___channels_type_def.html#ad44415fb1152a704bc0484894e7fc7b1">  763</a></span>&#160;    __I uint32_t <a class="code" href="struct_t_i_m___channels_type_def.html#ad44415fb1152a704bc0484894e7fc7b1">TimersRawIntStatus</a>;     </div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;} <a class="code" href="struct_t_i_m___channels_type_def.html">TIM_ChannelsTypeDef</a>;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;<span class="comment">/* ================                      GDMA                      ================ */</span></div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html">  772</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;{</div><div class="line"><a name="l00774"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#ad3ed8783f9736cd09c80c67828a475f5">  774</a></span>&#160;    __I uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#ad3ed8783f9736cd09c80c67828a475f5">RAW_TFR</a>;                       </div><div class="line"><a name="l00775"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a09861ebc5f718f46394bf5aa71b63f3a">  775</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a09861ebc5f718f46394bf5aa71b63f3a">RSVD0</a>;</div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a65977faaccb29add971bcd4e12824e87">  776</a></span>&#160;    __I uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a65977faaccb29add971bcd4e12824e87">RAW_BLOCK</a>;                     </div><div class="line"><a name="l00777"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#af847f236caadf27237a39fac5385a7a0">  777</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#af847f236caadf27237a39fac5385a7a0">RSVD1</a>;</div><div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a91aa8b2482adb0a445293e8ae1212cb3">  778</a></span>&#160;    __I uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a91aa8b2482adb0a445293e8ae1212cb3">RAW_SRC_TRAN</a>;                  </div><div class="line"><a name="l00779"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a2b1944623ffdb6a39c87f7e6c56bed85">  779</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a2b1944623ffdb6a39c87f7e6c56bed85">RSVD2</a>;</div><div class="line"><a name="l00780"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#ac261b65f054a6befdb769934328e05e3">  780</a></span>&#160;    __I uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#ac261b65f054a6befdb769934328e05e3">RAW_DST_TRAN</a>;                  </div><div class="line"><a name="l00781"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a3ee266d287913a823ab788ab058ee7e9">  781</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a3ee266d287913a823ab788ab058ee7e9">RSVD3</a>;</div><div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a5ce6c366d25dbf9980c1f3335b3bc639">  782</a></span>&#160;    __I uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a5ce6c366d25dbf9980c1f3335b3bc639">RAW_ERR</a>;                       </div><div class="line"><a name="l00783"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a768c59ebf25fcd86bf2d2f5666b8d65c">  783</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a768c59ebf25fcd86bf2d2f5666b8d65c">RSVD4</a>;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a16bd32885555057addc5e151d68c08d8">  785</a></span>&#160;    __I uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a16bd32885555057addc5e151d68c08d8">STATUS_TFR</a>;                    </div><div class="line"><a name="l00786"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a9498bfd998f842f379b9a04578d9e8cc">  786</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a9498bfd998f842f379b9a04578d9e8cc">RSVD5</a>;</div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#af39a0e93c61900f904c6cece8d1cf7cf">  787</a></span>&#160;    __I uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#af39a0e93c61900f904c6cece8d1cf7cf">STATUS_BLOCK</a>;                  </div><div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a7f69c298e41512e78dd4c9233cb6255f">  788</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a7f69c298e41512e78dd4c9233cb6255f">RSVD6</a>;</div><div class="line"><a name="l00789"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#abd90adde6687cb70bfedd5944f175841">  789</a></span>&#160;    __I uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#abd90adde6687cb70bfedd5944f175841">STATUS_SRC_TRAN</a>;               </div><div class="line"><a name="l00790"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#ac4c6d4c3385048f9a4699c7c24196f19">  790</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#ac4c6d4c3385048f9a4699c7c24196f19">RSVD7</a>;</div><div class="line"><a name="l00791"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#ac87377a9e808ccf040a9980111ce3431">  791</a></span>&#160;    __I uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#ac87377a9e808ccf040a9980111ce3431">STATUS_DST_TRAN</a>;               </div><div class="line"><a name="l00792"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a0c39a60879641661939ff96923649391">  792</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a0c39a60879641661939ff96923649391">RSVD8</a>;</div><div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#ac9a869130fd7822cb19303c334cf299b">  793</a></span>&#160;    __I uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#ac9a869130fd7822cb19303c334cf299b">STATUS_ERR</a>;                    </div><div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#aafa5f0aded812c5efe90073cede841fc">  794</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#aafa5f0aded812c5efe90073cede841fc">RSVD9</a>;</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;</div><div class="line"><a name="l00796"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a153b43b22b31ef8a4ef5abd7ac40d100">  796</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a153b43b22b31ef8a4ef5abd7ac40d100">MASK_TFR</a>;                     </div><div class="line"><a name="l00797"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a0251e3a006bb17039ee59e97b3af4d45">  797</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a0251e3a006bb17039ee59e97b3af4d45">RSVD10</a>;</div><div class="line"><a name="l00798"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a2e1a61e30eb4c5aea2da2d946735ce46">  798</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a2e1a61e30eb4c5aea2da2d946735ce46">MASK_BLOCK</a>;                   </div><div class="line"><a name="l00799"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#ab9182b9af0df4efc9b6add15f1891895">  799</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#ab9182b9af0df4efc9b6add15f1891895">RSVD11</a>;</div><div class="line"><a name="l00800"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a0248f113841d9e87413187dd796bb815">  800</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a0248f113841d9e87413187dd796bb815">MASK_SRC_TRAN</a>;                </div><div class="line"><a name="l00801"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#ab5c9d9ca1a494d566177af867c8cf499">  801</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#ab5c9d9ca1a494d566177af867c8cf499">RSVD12</a>;</div><div class="line"><a name="l00802"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#af7e81917ca4f0b47ac922157c9e8dead">  802</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#af7e81917ca4f0b47ac922157c9e8dead">MASK_DST_TRAN</a>;                </div><div class="line"><a name="l00803"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#add907da9759c54c39b1f8a5c78951246">  803</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#add907da9759c54c39b1f8a5c78951246">RSVD13</a>;</div><div class="line"><a name="l00804"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#aeb70b69d1032774abb8cfd32f021707d">  804</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#aeb70b69d1032774abb8cfd32f021707d">MASK_ERR</a>;                     </div><div class="line"><a name="l00805"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a873c816569ae1d72186e957628d1a02f">  805</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a873c816569ae1d72186e957628d1a02f">RSVD14</a>;</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;</div><div class="line"><a name="l00807"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a098957a75c5aa9be5fc8b2d8b0b5fd0c">  807</a></span>&#160;    __O uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a098957a75c5aa9be5fc8b2d8b0b5fd0c">CLEAR_TFR</a>;                     </div><div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a1aca5ce99051c2c14f0321c32cafcadf">  808</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a1aca5ce99051c2c14f0321c32cafcadf">RSVD15</a>;</div><div class="line"><a name="l00809"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#ac61e6f24c168dd05bc69765bc3f22b86">  809</a></span>&#160;    __O uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#ac61e6f24c168dd05bc69765bc3f22b86">CLEAR_BLOCK</a>;                   </div><div class="line"><a name="l00810"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#af2be30b6042cc2e65d5490cc17097e7e">  810</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#af2be30b6042cc2e65d5490cc17097e7e">RSVD16</a>;</div><div class="line"><a name="l00811"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a55e076f049b2e279e4751ba18ad52e07">  811</a></span>&#160;    __O uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a55e076f049b2e279e4751ba18ad52e07">CLEAR_SRC_TRAN</a>;                </div><div class="line"><a name="l00812"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#ad1e8f2ff67c2a78b95b36c6ca1da1fe5">  812</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#ad1e8f2ff67c2a78b95b36c6ca1da1fe5">RSVD17</a>;</div><div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a6037cc1d9b95c78d3e03ac2383aeefff">  813</a></span>&#160;    __O uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a6037cc1d9b95c78d3e03ac2383aeefff">CLEAR_DST_TRAN</a>;                </div><div class="line"><a name="l00814"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a25426f9898d33d3e56b519a37aed0685">  814</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a25426f9898d33d3e56b519a37aed0685">RSVD18</a>;</div><div class="line"><a name="l00815"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#acc033bbc82c29cb2bbd2440e3e844806">  815</a></span>&#160;    __O uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#acc033bbc82c29cb2bbd2440e3e844806">CLEAR_ERR</a>;                     </div><div class="line"><a name="l00816"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#abcea46928d46a69f9c71f0affc54bf56">  816</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#abcea46928d46a69f9c71f0affc54bf56">RSVD19</a>;</div><div class="line"><a name="l00817"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#af815a98b5d25db51c737900521e40330">  817</a></span>&#160;    __O uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#af815a98b5d25db51c737900521e40330">StatusInt</a>;                     </div><div class="line"><a name="l00818"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a3b540c2ecd84274600838c397c40367b">  818</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a3b540c2ecd84274600838c397c40367b">RSVD191</a>;</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;</div><div class="line"><a name="l00820"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a2cc1046c7c0e37fc15a51d210692b8e1">  820</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a2cc1046c7c0e37fc15a51d210692b8e1">ReqSrcReg</a>;                    </div><div class="line"><a name="l00821"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a43d53088d9860f5dc3d6a989f2f2c8cb">  821</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a43d53088d9860f5dc3d6a989f2f2c8cb">RSVD20</a>;</div><div class="line"><a name="l00822"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#ad750a9563e2c713a2fbe87ae48439d1d">  822</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#ad750a9563e2c713a2fbe87ae48439d1d">ReqDstReg</a>;                    </div><div class="line"><a name="l00823"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#aa7b04a2db98b22ab99d8a487ce9f84ea">  823</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#aa7b04a2db98b22ab99d8a487ce9f84ea">RSVD21</a>;</div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a4f8758c1f5f90c22e01060fb95f454c9">  824</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a4f8758c1f5f90c22e01060fb95f454c9">SglReqSrcReg</a>;                 </div><div class="line"><a name="l00825"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a4f2f0beed8ced4c3843517e197379059">  825</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a4f2f0beed8ced4c3843517e197379059">RSVD22</a>;</div><div class="line"><a name="l00826"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a934007753c996ef8931ec7cee83e8157">  826</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a934007753c996ef8931ec7cee83e8157">SglReqDstReg</a>;                 </div><div class="line"><a name="l00827"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a20d423004260f1dc4a2f4c3106f26b5a">  827</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a20d423004260f1dc4a2f4c3106f26b5a">RSVD23</a>;</div><div class="line"><a name="l00828"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a35231d91d856f38ae277a4cfc27d24ec">  828</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a35231d91d856f38ae277a4cfc27d24ec">LstSrcReg</a>;                    </div><div class="line"><a name="l00829"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#af5ea014ad0d6da90f38c327390061f3a">  829</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#af5ea014ad0d6da90f38c327390061f3a">RSVD24</a>;</div><div class="line"><a name="l00830"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a17bb0da547a76391879a1c6da4ab19e9">  830</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a17bb0da547a76391879a1c6da4ab19e9">LstDstReg</a>;                    </div><div class="line"><a name="l00831"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a3f4b7ad9c10f3a3b12e53db95905f241">  831</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a3f4b7ad9c10f3a3b12e53db95905f241">RSVD25</a>;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a2d12031317dea96810a702e7f186afd6">  833</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a2d12031317dea96810a702e7f186afd6">DmaCfgReg</a>;                    </div><div class="line"><a name="l00834"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#af5a7e1d72f469c7575c64560666f7567">  834</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#af5a7e1d72f469c7575c64560666f7567">RSVD26</a>;</div><div class="line"><a name="l00835"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a18a79d3b203707268e710b78bfcf847b">  835</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a18a79d3b203707268e710b78bfcf847b">ChEnReg</a>;                      </div><div class="line"><a name="l00836"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#ab5e53e6d9698d2d86dd1d54f417124ec">  836</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#ab5e53e6d9698d2d86dd1d54f417124ec">RSVD27</a>;</div><div class="line"><a name="l00837"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a81225378b7c8590955aa2b155324f4f8">  837</a></span>&#160;    __I uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a81225378b7c8590955aa2b155324f4f8">DmaIdReg</a>;                      </div><div class="line"><a name="l00838"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a90bb1423d9559f42635186110029e181">  838</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a90bb1423d9559f42635186110029e181">RSVD28</a>;</div><div class="line"><a name="l00839"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a6b3fdc1ffbf805e81c4365d5d625a464">  839</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a6b3fdc1ffbf805e81c4365d5d625a464">DmaTestReg</a>;                   </div><div class="line"><a name="l00840"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a8e1471bcaa5fae60a6d381f35e75baaa">  840</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a8e1471bcaa5fae60a6d381f35e75baaa">DmaOsNum</a>;                     </div><div class="line"><a name="l00841"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___type_def.html#a729d31521b04c36a96b9f2beafe3839a">  841</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___type_def.html#a729d31521b04c36a96b9f2beafe3839a">RSVD30</a>;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;} <a class="code" href="struct_g_d_m_a___type_def.html">GDMA_TypeDef</a>;</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;</div><div class="line"><a name="l00844"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html">  844</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;{</div><div class="line"><a name="l00846"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html#a03a428b9768794844191fe61a3e27f87">  846</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___channel_type_def.html#a03a428b9768794844191fe61a3e27f87">SAR</a>;                  </div><div class="line"><a name="l00847"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html#a09861ebc5f718f46394bf5aa71b63f3a">  847</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___channel_type_def.html#a09861ebc5f718f46394bf5aa71b63f3a">RSVD0</a>;</div><div class="line"><a name="l00848"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html#a5c5e4c91ad6bcfad9dae85c6c206234d">  848</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___channel_type_def.html#a5c5e4c91ad6bcfad9dae85c6c206234d">DAR</a>;                  </div><div class="line"><a name="l00849"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html#af847f236caadf27237a39fac5385a7a0">  849</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___channel_type_def.html#af847f236caadf27237a39fac5385a7a0">RSVD1</a>;</div><div class="line"><a name="l00850"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html#abc8ed2697e246a39b08b4daaaec6ad50">  850</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___channel_type_def.html#abc8ed2697e246a39b08b4daaaec6ad50">LLP</a>;                  </div><div class="line"><a name="l00851"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html#a2b1944623ffdb6a39c87f7e6c56bed85">  851</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___channel_type_def.html#a2b1944623ffdb6a39c87f7e6c56bed85">RSVD2</a>;</div><div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html#a7d5a993c7d467fdf15dbcb4c0c9a8559">  852</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___channel_type_def.html#a7d5a993c7d467fdf15dbcb4c0c9a8559">CTL_LOW</a>;              </div><div class="line"><a name="l00853"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html#aface769987f98c0f2cf5fad3cedaf81f">  853</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___channel_type_def.html#aface769987f98c0f2cf5fad3cedaf81f">CTL_HIGH</a>;             </div><div class="line"><a name="l00854"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html#a1436bc1c924bfe9b2604737845e9a980">  854</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___channel_type_def.html#a1436bc1c924bfe9b2604737845e9a980">SSTAT</a>;                </div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html#a768c59ebf25fcd86bf2d2f5666b8d65c">  855</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___channel_type_def.html#a768c59ebf25fcd86bf2d2f5666b8d65c">RSVD4</a>;</div><div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html#a490138be98e11dc58ee53d44384741ca">  856</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___channel_type_def.html#a490138be98e11dc58ee53d44384741ca">DSTAT</a>;                </div><div class="line"><a name="l00857"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html#a9498bfd998f842f379b9a04578d9e8cc">  857</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___channel_type_def.html#a9498bfd998f842f379b9a04578d9e8cc">RSVD5</a>;</div><div class="line"><a name="l00858"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html#a7d9da9223a9c993b84c786a5352f8a93">  858</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___channel_type_def.html#a7d9da9223a9c993b84c786a5352f8a93">SSTATAR</a>;              </div><div class="line"><a name="l00859"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html#a7f69c298e41512e78dd4c9233cb6255f">  859</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___channel_type_def.html#a7f69c298e41512e78dd4c9233cb6255f">RSVD6</a>;</div><div class="line"><a name="l00860"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html#ac4495267e413f9eb2687fc982dc4660b">  860</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___channel_type_def.html#ac4495267e413f9eb2687fc982dc4660b">DSTATAR</a>;              </div><div class="line"><a name="l00861"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html#ac4c6d4c3385048f9a4699c7c24196f19">  861</a></span>&#160;    uint32_t <a class="code" href="struct_g_d_m_a___channel_type_def.html#ac4c6d4c3385048f9a4699c7c24196f19">RSVD7</a>;</div><div class="line"><a name="l00862"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html#a6b79dee94ed36d09efd3d7f840caa681">  862</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___channel_type_def.html#a6b79dee94ed36d09efd3d7f840caa681">CFG_LOW</a>;              </div><div class="line"><a name="l00863"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html#ab01450109538c893e09102dfb9776895">  863</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___channel_type_def.html#ab01450109538c893e09102dfb9776895">CFG_HIGH</a>;</div><div class="line"><a name="l00864"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html#a81f9f8192eff4d56d2a72d4485b0b5ee">  864</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___channel_type_def.html#a81f9f8192eff4d56d2a72d4485b0b5ee">SGR_LOW</a>;                  </div><div class="line"><a name="l00865"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html#afbdaeb701af91da00562d5af557fafa8">  865</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___channel_type_def.html#afbdaeb701af91da00562d5af557fafa8">SGR_HIGH</a>;</div><div class="line"><a name="l00866"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html#a9c391a42b2ee056fa7cfd3e724b111ff">  866</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___channel_type_def.html#a9c391a42b2ee056fa7cfd3e724b111ff">DSR_LOW</a>;                  </div><div class="line"><a name="l00867"></a><span class="lineno"><a class="line" href="struct_g_d_m_a___channel_type_def.html#a975f6db3ca9672ff749d74029d7f0d90">  867</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_d_m_a___channel_type_def.html#a975f6db3ca9672ff749d74029d7f0d90">DSR_HIGH</a>;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;} <a class="code" href="struct_g_d_m_a___channel_type_def.html">GDMA_ChannelTypeDef</a>;</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;</div><div class="line"><a name="l00870"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga4c0c255b178e90403620fdce376f46c3">  870</a></span>&#160;<span class="preprocessor">#define GDMA0_CH_NUM0           0//GDMA0</span></div><div class="line"><a name="l00871"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#gaf384ec77a68719a6a58805c7de8f7cf4">  871</a></span>&#160;<span class="preprocessor">#define GDMA0_CH_NUM1           1</span></div><div class="line"><a name="l00872"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#gac17cc277bdbe01b76ccc3b0fed773737">  872</a></span>&#160;<span class="preprocessor">#define GDMA0_CH_NUM2           2</span></div><div class="line"><a name="l00873"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#gaa09230858c977ac0f79a2776dbc2fb8a">  873</a></span>&#160;<span class="preprocessor">#define GDMA0_CH_NUM3           3</span></div><div class="line"><a name="l00874"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga0f2f137f6b58cf5255046367e620ce30">  874</a></span>&#160;<span class="preprocessor">#define GDMA0_CH_NUM4           4</span></div><div class="line"><a name="l00875"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga727be1cbca99de941ca5d3c9c20047fc">  875</a></span>&#160;<span class="preprocessor">#define GDMA0_CH_NUM5           5</span></div><div class="line"><a name="l00876"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga81e0533398bc6fbb8e1881b88db548ad">  876</a></span>&#160;<span class="preprocessor">#define GDMA0_CH_NUM6           6</span></div><div class="line"><a name="l00877"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga81d1752ac100729df5d6f4d56a81bcb2">  877</a></span>&#160;<span class="preprocessor">#define GDMA0_CH_NUM7           7</span></div><div class="line"><a name="l00878"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga5eb69df80c6b011cac827c9227ff79b5">  878</a></span>&#160;<span class="preprocessor">#define GDMA0_CH_NUM8           8</span></div><div class="line"><a name="l00879"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#gaefdfa1e1f08a47644defb63b63107906">  879</a></span>&#160;<span class="preprocessor">#define GDMA0_CH_NUM9           9</span></div><div class="line"><a name="l00880"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga633052b837ebd1bb799520724770a386">  880</a></span>&#160;<span class="preprocessor">#define GDMA0_CH_NUM10          10</span></div><div class="line"><a name="l00881"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga9d977a9cf913e81ed6e3c4b6756245a8">  881</a></span>&#160;<span class="preprocessor">#define GDMA0_CH_NUM11          11</span></div><div class="line"><a name="l00882"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#gae7273b2f1ca52c28cf1b8e9ccee2e6cf">  882</a></span>&#160;<span class="preprocessor">#define GDMA0_CH_NUM12          12</span></div><div class="line"><a name="l00883"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga7f0770ca17ddbf71b2c3a2ea39862b9d">  883</a></span>&#160;<span class="preprocessor">#define GDMA0_CH_NUM13          13</span></div><div class="line"><a name="l00884"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#gafac224f0295cbf8c889cc316343470e9">  884</a></span>&#160;<span class="preprocessor">#define GDMA0_CH_NUM14          14</span></div><div class="line"><a name="l00885"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga6b28643c27bbf378971cef038d4b0844">  885</a></span>&#160;<span class="preprocessor">#define GDMA0_CH_NUM15          15</span></div><div class="line"><a name="l00886"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga7613a75d91398ca3e5dc7ea3e87ec2dd">  886</a></span>&#160;<span class="preprocessor">#define GDMA1_CH_NUM0           16//GDMA1 reserved for DSP&#39;s GDMA</span></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#gab67cf83e98dca8e57d6b7d3358ffe97a">  887</a></span>&#160;<span class="preprocessor">#define GDMA1_CH_NUM1           17</span></div><div class="line"><a name="l00888"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga06cfd246c613c268be9d037eb5be188c">  888</a></span>&#160;<span class="preprocessor">#define GDMA1_CH_NUM2           18</span></div><div class="line"><a name="l00889"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#gae4640df48b395ff026d2fb6de2861e4c">  889</a></span>&#160;<span class="preprocessor">#define GDMA1_CH_NUM3           19</span></div><div class="line"><a name="l00890"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#gae333f132ad861827b125bdffb1e133d6">  890</a></span>&#160;<span class="preprocessor">#define GDMA1_CH_NUM4           20</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga95dfca111e4db4f37741a6b84f40fbbd">  891</a></span>&#160;<span class="preprocessor">#define GDMA1_CH_NUM5           21</span></div><div class="line"><a name="l00892"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga5fa0bac3f2d6f2c6880d6f18d4dd4617">  892</a></span>&#160;<span class="preprocessor">#define GDMA1_CH_NUM6           22</span></div><div class="line"><a name="l00893"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga5e6ea1dbdd5949e7810e606b6f81f980">  893</a></span>&#160;<span class="preprocessor">#define GDMA1_CH_NUM7           23</span></div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;<span class="comment">/* ================                       RTC                      ================ */</span></div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html">  903</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;{</div><div class="line"><a name="l00905"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a8fe50f18067c0ecfea3157c1720a671f">  905</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a8fe50f18067c0ecfea3157c1720a671f">CR0</a>;                                                       </div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#afaacffb4f67efcb63a0372140c4e50cb">  906</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#afaacffb4f67efcb63a0372140c4e50cb">INT_MASK</a>;                                                  </div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aeed54242e722176e67cefe61bc62fab4">  907</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#aeed54242e722176e67cefe61bc62fab4">INT_SR</a>;                                                    </div><div class="line"><a name="l00908"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ac561ccb3be770569a3b3b5dea9f91016">  908</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#ac561ccb3be770569a3b3b5dea9f91016">PRESCALER</a>;                                                 </div><div class="line"><a name="l00909"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a00be2e0bf3e38ab6f33f8349d9e7a200">  909</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a00be2e0bf3e38ab6f33f8349d9e7a200">COMP0</a>;                                                     </div><div class="line"><a name="l00910"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a711f336367372393a5f874e5c46e2b95">  910</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a711f336367372393a5f874e5c46e2b95">COMP1</a>;                                                     </div><div class="line"><a name="l00911"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a5f159cd97def70baad2faa8d250bb86a">  911</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a5f159cd97def70baad2faa8d250bb86a">COMP2</a>;                                                     </div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a923d50abd92dbc50ef2983770489eafd">  912</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a923d50abd92dbc50ef2983770489eafd">COMP3</a>;                                                     </div><div class="line"><a name="l00913"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#ab00950d7386da1d761d895e1358d5448">  913</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#ab00950d7386da1d761d895e1358d5448">COMP0GT</a>;                                                   </div><div class="line"><a name="l00914"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#af387d4c306321cffdcaa1da97e4f4b02">  914</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#af387d4c306321cffdcaa1da97e4f4b02">COMP1GT</a>;                                                   </div><div class="line"><a name="l00915"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a79449921fd5d72efdf0024715cb99887">  915</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a79449921fd5d72efdf0024715cb99887">COMP2GT</a>;                                                   </div><div class="line"><a name="l00916"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#aa53b7a0023bee82998a46d29e29e7b29">  916</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#aa53b7a0023bee82998a46d29e29e7b29">COMP3GT</a>;                                                   </div><div class="line"><a name="l00917"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a5a2def14363813fcf6287e3edd1104bf">  917</a></span>&#160;    __I  uint32_t <a class="code" href="struct_r_t_c___type_def.html#a5a2def14363813fcf6287e3edd1104bf">CNT</a>;                                                       </div><div class="line"><a name="l00918"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a22992ddb2eb5823f7e9cd8aebdcf1457">  918</a></span>&#160;    __I  uint32_t <a class="code" href="struct_r_t_c___type_def.html#a22992ddb2eb5823f7e9cd8aebdcf1457">PRESCALE_CNT</a>;                                              </div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a8c7ec3c5b69c3281318457e87f00636a">  919</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a8c7ec3c5b69c3281318457e87f00636a">PRESCALE_CMP</a>;                                              </div><div class="line"><a name="l00920"></a><span class="lineno"><a class="line" href="struct_r_t_c___type_def.html#a7cdf2ce6918e0cda325c255b7c67bb19">  920</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___type_def.html#a7cdf2ce6918e0cda325c255b7c67bb19">BACKUP</a>;                                                    </div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;} <a class="code" href="struct_r_t_c___type_def.html">RTC_TypeDef</a>;</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;</div><div class="line"><a name="l00923"></a><span class="lineno"><a class="line" href="struct_p_f___r_t_c___type_def.html">  923</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;{</div><div class="line"><a name="l00925"></a><span class="lineno"><a class="line" href="struct_p_f___r_t_c___type_def.html#a8fe50f18067c0ecfea3157c1720a671f">  925</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_f___r_t_c___type_def.html#a8fe50f18067c0ecfea3157c1720a671f">CR0</a>;</div><div class="line"><a name="l00926"></a><span class="lineno"><a class="line" href="struct_p_f___r_t_c___type_def.html#a00be2e0bf3e38ab6f33f8349d9e7a200">  926</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_f___r_t_c___type_def.html#a00be2e0bf3e38ab6f33f8349d9e7a200">COMP0</a>;</div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="struct_p_f___r_t_c___type_def.html#a711f336367372393a5f874e5c46e2b95">  927</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_f___r_t_c___type_def.html#a711f336367372393a5f874e5c46e2b95">COMP1</a>;</div><div class="line"><a name="l00928"></a><span class="lineno"><a class="line" href="struct_p_f___r_t_c___type_def.html#ab00950d7386da1d761d895e1358d5448">  928</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_f___r_t_c___type_def.html#ab00950d7386da1d761d895e1358d5448">COMP0GT</a>;</div><div class="line"><a name="l00929"></a><span class="lineno"><a class="line" href="struct_p_f___r_t_c___type_def.html#af387d4c306321cffdcaa1da97e4f4b02">  929</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_f___r_t_c___type_def.html#af387d4c306321cffdcaa1da97e4f4b02">COMP1GT</a>;</div><div class="line"><a name="l00930"></a><span class="lineno"><a class="line" href="struct_p_f___r_t_c___type_def.html#a7cdf2ce6918e0cda325c255b7c67bb19">  930</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_f___r_t_c___type_def.html#a7cdf2ce6918e0cda325c255b7c67bb19">BACKUP</a>;</div><div class="line"><a name="l00931"></a><span class="lineno"><a class="line" href="struct_p_f___r_t_c___type_def.html#a5a2def14363813fcf6287e3edd1104bf">  931</a></span>&#160;    __I  uint32_t <a class="code" href="struct_p_f___r_t_c___type_def.html#a5a2def14363813fcf6287e3edd1104bf">CNT</a>;</div><div class="line"><a name="l00932"></a><span class="lineno"><a class="line" href="struct_p_f___r_t_c___type_def.html#a58e2c820c768bbc57fcb85a02d0073cd">  932</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_f___r_t_c___type_def.html#a58e2c820c768bbc57fcb85a02d0073cd">INT_CLR</a>;</div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="struct_p_f___r_t_c___type_def.html#aeed54242e722176e67cefe61bc62fab4">  933</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_f___r_t_c___type_def.html#aeed54242e722176e67cefe61bc62fab4">INT_SR</a>;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;} <a class="code" href="struct_p_f___r_t_c___type_def.html">PF_RTC_TypeDef</a>;</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno"><a class="line" href="struct_l_p_c___type_def.html">  939</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;{</div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="struct_l_p_c___type_def.html#aafced9164da098fb2aee2d63a0ca7ea8">  941</a></span>&#160;    __IO uint32_t <a class="code" href="struct_l_p_c___type_def.html#aafced9164da098fb2aee2d63a0ca7ea8">LPC_CR0</a>;</div><div class="line"><a name="l00942"></a><span class="lineno"><a class="line" href="struct_l_p_c___type_def.html#abcde2a0e023daf649f837dfb148b994c">  942</a></span>&#160;    __IO uint32_t <a class="code" href="struct_l_p_c___type_def.html#abcde2a0e023daf649f837dfb148b994c">LPC_SR</a>;</div><div class="line"><a name="l00943"></a><span class="lineno"><a class="line" href="struct_l_p_c___type_def.html#afc6ccae720927b8f9c829e57dfce7848">  943</a></span>&#160;    __IO uint32_t <a class="code" href="struct_l_p_c___type_def.html#afc6ccae720927b8f9c829e57dfce7848">LPC_CMP_LOAD</a>;</div><div class="line"><a name="l00944"></a><span class="lineno"><a class="line" href="struct_l_p_c___type_def.html#abe64681b0297bcd3c08374c43229ea81">  944</a></span>&#160;    __IO uint32_t <a class="code" href="struct_l_p_c___type_def.html#abe64681b0297bcd3c08374c43229ea81">LPC_CMP_CNT</a>;</div><div class="line"><a name="l00945"></a><span class="lineno"><a class="line" href="struct_l_p_c___type_def.html#a00c7347a69995b2794de958840ec6007">  945</a></span>&#160;    __IO uint32_t <a class="code" href="struct_l_p_c___type_def.html#a00c7347a69995b2794de958840ec6007">LPC_SR_IN_SLEEP_MODE</a>;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;} <a class="code" href="struct_l_p_c___type_def.html">LPC_TypeDef</a>;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;<span class="comment">/* 0x190 (AON_WDT_CRT)</span></div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="comment">    01:00    rw  00/01/11: turn on AON Watchdog 10: turn off AON Watchdog                                   2&#39;b10</span></div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<span class="comment">    02       rw  1: WDG countine count in DLPS 0:WDG stop count in DLPS                                     1&#39;b0</span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="comment">    03       rw  1: reset whole chip            0: reset whole chip - (AON register and RTC)                1&#39;b0</span></div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;<span class="comment">    04       rw  when  reg_aon_wdt_cnt_ctl == 0                                                             1&#39;b0</span></div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;<span class="comment">                 1:relaod counter when exit DLPS 0:not reload counter when exit DLPS</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;<span class="comment">    07:04    rw</span></div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="comment">    25:08    rw  Set the period of AON watchdog (unit:1/450Hz ~ 1/2.3KHz)                                   8&#39;hff</span></div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;<span class="comment">    31:26    rw</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00962"></a><span class="lineno"><a class="line" href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html">  962</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union</span></div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;{</div><div class="line"><a name="l00964"></a><span class="lineno"><a class="line" href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#a134240bc6149d901e426171a82068094">  964</a></span>&#160;    uint32_t <a class="code" href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#a134240bc6149d901e426171a82068094">d32</a>;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;    <span class="keyword">struct</span></div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    {</div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#ab4a2715748985e185d456ae9075beb3b">  967</a></span>&#160;        uint32_t <a class="code" href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#ab4a2715748985e185d456ae9075beb3b">reg_aon_wdt_en</a>: 2;            <span class="comment">// 01:00</span></div><div class="line"><a name="l00968"></a><span class="lineno"><a class="line" href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#ad95672df41873dcf1839ebb4f4cdfa40">  968</a></span>&#160;        uint32_t <a class="code" href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#ad95672df41873dcf1839ebb4f4cdfa40">reg_aon_wdt_cnt_ctl</a>: 1;       <span class="comment">// 02</span></div><div class="line"><a name="l00969"></a><span class="lineno"><a class="line" href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#af04d8aba1dd24c49bd1b7c97f8365e87">  969</a></span>&#160;        uint32_t <a class="code" href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#af04d8aba1dd24c49bd1b7c97f8365e87">reg_aon_wdt_rst_lv_sel</a>: 1;    <span class="comment">// 03</span></div><div class="line"><a name="l00970"></a><span class="lineno"><a class="line" href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#a247e5f58722d9e448fc407bbaec6f7cd">  970</a></span>&#160;        uint32_t <a class="code" href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#a247e5f58722d9e448fc407bbaec6f7cd">reg_aon_wdt_cnt_reload</a>: 1;    <span class="comment">// 04</span></div><div class="line"><a name="l00971"></a><span class="lineno"><a class="line" href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#a6c6bfd6626cf591e245c5306a0944d7f">  971</a></span>&#160;        uint32_t <a class="code" href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#a6c6bfd6626cf591e245c5306a0944d7f">rsvd0</a>: 3;                     <span class="comment">// 07:05</span></div><div class="line"><a name="l00972"></a><span class="lineno"><a class="line" href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#a893879510f373175012ff1fecf3a81e2">  972</a></span>&#160;        uint32_t <a class="code" href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#a893879510f373175012ff1fecf3a81e2">reg_aon_wdt_comp</a>: 18;         <span class="comment">// 25:08</span></div><div class="line"><a name="l00973"></a><span class="lineno"><a class="line" href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#af1ea752d393d8f7e1a3466ff7e470a52">  973</a></span>&#160;        uint32_t <a class="code" href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#af1ea752d393d8f7e1a3466ff7e470a52">rsvd1</a>: 6;                     <span class="comment">// 31:26</span></div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    };</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;} <a class="code" href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html">RTC_AON_WDT_CRT_TYPE</a>;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment">/* 0x198 &amp; 0x1a4(AON_WDT_CRT)</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;<span class="comment">    00    rw  write_protect 1:enable 0:disable               1&#39;b0</span></div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;<span class="comment">    01    rw  wdt_disable                                    1&#39;b0                                 8&#39;hff</span></div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;<span class="comment">    31:02    rw</span></div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00982"></a><span class="lineno"><a class="line" href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t___c_o_n_t_r_o_l.html">  982</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;{</div><div class="line"><a name="l00984"></a><span class="lineno"><a class="line" href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t___c_o_n_t_r_o_l.html#ad21f47b416034e3e86d293066037de8a">  984</a></span>&#160;    uint32_t <a class="code" href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t___c_o_n_t_r_o_l.html#ad21f47b416034e3e86d293066037de8a">write_protect</a> : 1;</div><div class="line"><a name="l00985"></a><span class="lineno"><a class="line" href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t___c_o_n_t_r_o_l.html#af7e865edfb64eab7925e8c1cf3b47baa">  985</a></span>&#160;    uint32_t <a class="code" href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t___c_o_n_t_r_o_l.html#af7e865edfb64eab7925e8c1cf3b47baa">wdt_disable</a> : 1;</div><div class="line"><a name="l00986"></a><span class="lineno"><a class="line" href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t___c_o_n_t_r_o_l.html#aa43c4c21b173ada1b6b7568956f0d650">  986</a></span>&#160;    uint32_t <a class="code" href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t___c_o_n_t_r_o_l.html#aa43c4c21b173ada1b6b7568956f0d650">reserved</a>: 30;</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;} <a class="code" href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t___c_o_n_t_r_o_l.html">BTAON_FAST_RTC_AON_WDT_CONTROL</a>;</div><div class="line"><a name="l00988"></a><span class="lineno"><a class="line" href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t.html">  988</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;{</div><div class="line"><a name="l00990"></a><span class="lineno"><a class="line" href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t.html#a7c15a1d23fecde0a75e7da96abf6e8d2">  990</a></span>&#160;    <a class="code" href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html">RTC_AON_WDT_CRT_TYPE</a> <a class="code" href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t.html#a7c15a1d23fecde0a75e7da96abf6e8d2">aon_wdg_crt</a>;</div><div class="line"><a name="l00991"></a><span class="lineno"><a class="line" href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t.html#a5706f4618411ec4a864a5e3fb6676087">  991</a></span>&#160;    uint32_t <a class="code" href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t.html#a5706f4618411ec4a864a5e3fb6676087">aon_wdg_clr</a>;</div><div class="line"><a name="l00992"></a><span class="lineno"><a class="line" href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t.html#a1dc37ba047053805d13e76dd4d5c3584">  992</a></span>&#160;    <a class="code" href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t___c_o_n_t_r_o_l.html">BTAON_FAST_RTC_AON_WDT_CONTROL</a> <a class="code" href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t.html#a1dc37ba047053805d13e76dd4d5c3584">aon_wdg_wp</a>;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;} <a class="code" href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t.html">BTAON_FAST_RTC_AON_WDT</a>;</div><div class="line"><a name="l00998"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html">  998</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;{</div><div class="line"><a name="l01000"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a03dc396f8ba055e898decefcc73fac03"> 1000</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a03dc396f8ba055e898decefcc73fac03">S_LED_CR</a>;         </div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a409d5fb01466af7629ff71beb8c4c59f"> 1001</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a409d5fb01466af7629ff71beb8c4c59f">S_LED_CH0_CR0</a>;    </div><div class="line"><a name="l01002"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a1894662f200da837dbbee4c8ee4f4a64"> 1002</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a1894662f200da837dbbee4c8ee4f4a64">S_LED_CH0_CR1</a>;    </div><div class="line"><a name="l01003"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#ac16ce1e961f5f5782bd7065068ab43fd"> 1003</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#ac16ce1e961f5f5782bd7065068ab43fd">S_LED_CH0_P1_CR</a>;  </div><div class="line"><a name="l01004"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#aa9992cba2d60589dd1d8f160809ade6d"> 1004</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#aa9992cba2d60589dd1d8f160809ade6d">S_LED_CH0_P2_CR</a>;  </div><div class="line"><a name="l01005"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#af9ef8573ed9e2503054d4dac93c39cb6"> 1005</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#af9ef8573ed9e2503054d4dac93c39cb6">S_LED_CH0_P3_CR</a>;  </div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a58c09d15204caec6f4a662f57796910c"> 1006</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a58c09d15204caec6f4a662f57796910c">S_LED_CH0_P4_CR</a>;  </div><div class="line"><a name="l01007"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a4acbe2bdf0c34ebcce053050cc516778"> 1007</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a4acbe2bdf0c34ebcce053050cc516778">S_LED_CH0_P5_CR</a>;  </div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a41d8d0f21a5c6909ec3bfb49ef2b7c0d"> 1008</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a41d8d0f21a5c6909ec3bfb49ef2b7c0d">S_LED_CH0_P6_CR</a>;  </div><div class="line"><a name="l01009"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a9326f3ecda7f4a469d58de0cfa3906ca"> 1009</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a9326f3ecda7f4a469d58de0cfa3906ca">S_LED_CH0_P7_CR</a>;  </div><div class="line"><a name="l01010"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a4f681a980afb6ee5657b8546025e3a54"> 1010</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a4f681a980afb6ee5657b8546025e3a54">S_LED_CH0_P8_CR</a>;  </div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;</div><div class="line"><a name="l01012"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a5dda6f30acfb446a1f4000c4c576d9f4"> 1012</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a5dda6f30acfb446a1f4000c4c576d9f4">RSV0</a>;             </div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#aafa977e5da0f6ae0aed5ed47786252a3"> 1014</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#aafa977e5da0f6ae0aed5ed47786252a3">S_LED_CH1_CR0</a>;    </div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a151f23858aab0d27ba2ce9bcd1e3800d"> 1015</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a151f23858aab0d27ba2ce9bcd1e3800d">S_LED_CH1_CR1</a>;    </div><div class="line"><a name="l01016"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a2ebdd701d5464676d9e09d06c1181563"> 1016</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a2ebdd701d5464676d9e09d06c1181563">S_LED_CH1_P1_CR</a>;  </div><div class="line"><a name="l01017"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#ade4f35a8885902d735e208a1e747a9fe"> 1017</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#ade4f35a8885902d735e208a1e747a9fe">S_LED_CH1_P2_CR</a>;  </div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a5368df56c0eade312f8aa8e2a33fb423"> 1018</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a5368df56c0eade312f8aa8e2a33fb423">S_LED_CH1_P3_CR</a>;  </div><div class="line"><a name="l01019"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a7979a25219400eb861d98722625fa57d"> 1019</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a7979a25219400eb861d98722625fa57d">S_LED_CH1_P4_CR</a>;  </div><div class="line"><a name="l01020"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#af7e766b3da72618e49b7678950d6b494"> 1020</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#af7e766b3da72618e49b7678950d6b494">S_LED_CH1_P5_CR</a>;  </div><div class="line"><a name="l01021"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a44c99cfc4320a83791c763949454d57c"> 1021</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a44c99cfc4320a83791c763949454d57c">S_LED_CH1_P6_CR</a>;  </div><div class="line"><a name="l01022"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#ae53e8584501160bfd70aad706f650ca5"> 1022</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#ae53e8584501160bfd70aad706f650ca5">S_LED_CH1_P7_CR</a>;  </div><div class="line"><a name="l01023"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a9449d4b8878d8ca15f4a162e91351acb"> 1023</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a9449d4b8878d8ca15f4a162e91351acb">S_LED_CH1_P8_CR</a>;  </div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div><div class="line"><a name="l01025"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a45904ba9b3396691a6d401fcd8ae9cc7"> 1025</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a45904ba9b3396691a6d401fcd8ae9cc7">RSV1</a>;             </div><div class="line"><a name="l01026"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a39482bd6f7ec372503cc0a2e6b3ccef1"> 1026</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a39482bd6f7ec372503cc0a2e6b3ccef1">RSV2</a>;             </div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div><div class="line"><a name="l01028"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a3c2c2db308d1e609f5612b0bbc79b5dd"> 1028</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a3c2c2db308d1e609f5612b0bbc79b5dd">S_LED_CH2_CR0</a>;    </div><div class="line"><a name="l01029"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#af7bbdcc4b2cd6392d295c5fc7d48c4ad"> 1029</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#af7bbdcc4b2cd6392d295c5fc7d48c4ad">S_LED_CH2_CR1</a>;    </div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a0940c9484cda9bc45c8137ca55d1da66"> 1030</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a0940c9484cda9bc45c8137ca55d1da66">S_LED_CH2_P1_CR</a>;  </div><div class="line"><a name="l01031"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a6de2f882056c95e851122810811a509a"> 1031</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a6de2f882056c95e851122810811a509a">S_LED_CH2_P2_CR</a>;  </div><div class="line"><a name="l01032"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a1a608e9265e9064d47413b202650f62d"> 1032</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a1a608e9265e9064d47413b202650f62d">S_LED_CH2_P3_CR</a>;  </div><div class="line"><a name="l01033"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#ac6805b8c2c793c4cfd90e4461ba3b107"> 1033</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#ac6805b8c2c793c4cfd90e4461ba3b107">S_LED_CH2_P4_CR</a>;  </div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a62e363c50f0792d6bf8a3ccc1545f6f9"> 1034</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a62e363c50f0792d6bf8a3ccc1545f6f9">S_LED_CH2_P5_CR</a>;  </div><div class="line"><a name="l01035"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a2b0e7b827ec498ec72361dc4797e4ac6"> 1035</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a2b0e7b827ec498ec72361dc4797e4ac6">S_LED_CH2_P6_CR</a>;  </div><div class="line"><a name="l01036"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#ae3a4860161c4d47270690b6088301931"> 1036</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#ae3a4860161c4d47270690b6088301931">S_LED_CH2_P7_CR</a>;  </div><div class="line"><a name="l01037"></a><span class="lineno"><a class="line" href="struct_r_t_c___l_e_d___type_def.html#a7c78181367d52024895c967e1c7a9930"> 1037</a></span>&#160;    __IO uint32_t <a class="code" href="struct_r_t_c___l_e_d___type_def.html#a7c78181367d52024895c967e1c7a9930">S_LED_CH2_P8_CR</a>;  </div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;} <a class="code" href="struct_r_t_c___l_e_d___type_def.html">RTC_LED_TypeDef</a>;</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment">/* ================                      QDEC                      ================ */</span></div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div><div class="line"><a name="l01048"></a><span class="lineno"><a class="line" href="struct_q_d_e_c___type_def.html"> 1048</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                                      </span></div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;{</div><div class="line"><a name="l01050"></a><span class="lineno"><a class="line" href="struct_q_d_e_c___type_def.html#a4faec2f9bf9b5efa2375e18bf440060b"> 1050</a></span>&#160;    __IO uint32_t   <a class="code" href="struct_q_d_e_c___type_def.html#a4faec2f9bf9b5efa2375e18bf440060b">REG_DIV</a>;                       </div><div class="line"><a name="l01051"></a><span class="lineno"><a class="line" href="struct_q_d_e_c___type_def.html#aab9cbeefbcc18d4b5a04fcf5cf83e78e"> 1051</a></span>&#160;    __IO uint32_t   <a class="code" href="struct_q_d_e_c___type_def.html#aab9cbeefbcc18d4b5a04fcf5cf83e78e">REG_CR_X</a>;                      </div><div class="line"><a name="l01052"></a><span class="lineno"><a class="line" href="struct_q_d_e_c___type_def.html#a032e1c5bff29d8afca23e142ef8e365d"> 1052</a></span>&#160;    __IO uint32_t   <a class="code" href="struct_q_d_e_c___type_def.html#a032e1c5bff29d8afca23e142ef8e365d">REG_SR_X</a>;                      </div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="struct_q_d_e_c___type_def.html#ade113abbe9b865a9b9e756fd26797a29"> 1053</a></span>&#160;    __IO uint32_t   <a class="code" href="struct_q_d_e_c___type_def.html#ade113abbe9b865a9b9e756fd26797a29">REG_CR_Y</a>;                      </div><div class="line"><a name="l01054"></a><span class="lineno"><a class="line" href="struct_q_d_e_c___type_def.html#a779560c0e7ebe22863a5c271ed528aea"> 1054</a></span>&#160;    __IO uint32_t   <a class="code" href="struct_q_d_e_c___type_def.html#a779560c0e7ebe22863a5c271ed528aea">REG_SR_Y</a>;                      </div><div class="line"><a name="l01055"></a><span class="lineno"><a class="line" href="struct_q_d_e_c___type_def.html#ac85dd92bbbbd88e862602974f05f00de"> 1055</a></span>&#160;    __IO uint32_t   <a class="code" href="struct_q_d_e_c___type_def.html#ac85dd92bbbbd88e862602974f05f00de">REG_CR_Z</a>;                      </div><div class="line"><a name="l01056"></a><span class="lineno"><a class="line" href="struct_q_d_e_c___type_def.html#a5cf556800b3d98377c6370984248b172"> 1056</a></span>&#160;    __IO uint32_t   <a class="code" href="struct_q_d_e_c___type_def.html#a5cf556800b3d98377c6370984248b172">REG_SR_Z</a>;                      </div><div class="line"><a name="l01057"></a><span class="lineno"><a class="line" href="struct_q_d_e_c___type_def.html#afaacffb4f67efcb63a0372140c4e50cb"> 1057</a></span>&#160;    __IO uint32_t   <a class="code" href="struct_q_d_e_c___type_def.html#afaacffb4f67efcb63a0372140c4e50cb">INT_MASK</a>;                      </div><div class="line"><a name="l01058"></a><span class="lineno"><a class="line" href="struct_q_d_e_c___type_def.html#aeed54242e722176e67cefe61bc62fab4"> 1058</a></span>&#160;    __IO uint32_t   <a class="code" href="struct_q_d_e_c___type_def.html#aeed54242e722176e67cefe61bc62fab4">INT_SR</a>;                        </div><div class="line"><a name="l01059"></a><span class="lineno"><a class="line" href="struct_q_d_e_c___type_def.html#a58e2c820c768bbc57fcb85a02d0073cd"> 1059</a></span>&#160;    __IO uint32_t   <a class="code" href="struct_q_d_e_c___type_def.html#a58e2c820c768bbc57fcb85a02d0073cd">INT_CLR</a>;                       </div><div class="line"><a name="l01060"></a><span class="lineno"><a class="line" href="struct_q_d_e_c___type_def.html#a7646c64e79d9a3db7e06cf7148b7b959"> 1060</a></span>&#160;    __IO uint32_t   <a class="code" href="struct_q_d_e_c___type_def.html#a7646c64e79d9a3db7e06cf7148b7b959">REG_DBG</a>;                       </div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="struct_q_d_e_c___type_def.html#a0893c96dff03f5a33de868ddfcb8fe68"> 1061</a></span>&#160;    __IO uint32_t   <a class="code" href="struct_q_d_e_c___type_def.html#a0893c96dff03f5a33de868ddfcb8fe68">REG_VERSION</a>;                   </div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;} <a class="code" href="struct_q_d_e_c___type_def.html">QDEC_TypeDef</a>;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;<span class="comment">/* ================                     Watch Dog                     ================ */</span></div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"><a class="line" href="struct_w_d_g___type_def.html"> 1072</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;{</div><div class="line"><a name="l01074"></a><span class="lineno"><a class="line" href="struct_w_d_g___type_def.html#a0c0c66ecf8d787862c89fa8ed3eebd00"> 1074</a></span>&#160;    __IO uint32_t <a class="code" href="struct_w_d_g___type_def.html#a0c0c66ecf8d787862c89fa8ed3eebd00">WDG_CTL</a>;                          </div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;}   <a class="code" href="struct_w_d_g___type_def.html">WDG_TypeDef</a>;</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;<span class="comment">/* ================            System Block Control            ================ */</span></div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;</div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html"> 1085</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;{</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    <span class="comment">/* 0x0200       0x4000_0200</span></div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;<span class="comment">        0       R/W    r_cpu_slow_en                   1&#39;h0</span></div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;<span class="comment">        1       R/W    r_cpu_slow_opt_wfi              1&#39;h0</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="comment">        2       R/W    r_cpu_slow_opt_dsp              1&#39;h0</span></div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="comment">        3       R/W    r_dsp_slow_en                   1&#39;h0</span></div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;<span class="comment">        4       R/W    r_dsp_slow_opt_dsp              1&#39;h0</span></div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;<span class="comment">        5       R/W    r_bus2dspram_fast_clk_en        1&#39;h1</span></div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;<span class="comment">        6       R/W    r_clk_cpu_f1m_en                1&#39;h0</span></div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;<span class="comment">        7       R/W    r_clk_cpu_32k_en                1&#39;h0</span></div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;<span class="comment">        8       R/W    r_aon_rd_opt                    1&#39;h0</span></div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;<span class="comment">        9       R/W    r_pll_clk_src_sel               1&#39;h0</span></div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;<span class="comment">        10      R/W    r_dsp_auto_slow_filter_en       1&#39;h1</span></div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;<span class="comment">        18:11   R/W    r_bus2dspram_ext_num            8&#39;h3</span></div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;<span class="comment">        25:19   R/W    r_bt_ahb_wait_cnt               7&#39;hc</span></div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;<span class="comment">        26      R/W    r_cpu_slow_opt_at_tx            1&#39;h1</span></div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;<span class="comment">        27      R/W    r_cpu_slow_opt_at_rx            1&#39;h1</span></div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;<span class="comment">        31:28   R/W    r_cpu_low_rate_valid_num        4&#39;h3</span></div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;    {</div><div class="line"><a name="l01107"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a51fe95c38e7dc37a8412061919257ab0"> 1107</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a51fe95c38e7dc37a8412061919257ab0">REG_PERION_REG_SYS_CLK_SEL</a>;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;        {</div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2d66577368e20bd9f6f8808e46e31228"> 1110</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2d66577368e20bd9f6f8808e46e31228">r_cpu_slow_en</a>: 1;</div><div class="line"><a name="l01111"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aff357bf30b621cd334712d50ec3ec7b7"> 1111</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aff357bf30b621cd334712d50ec3ec7b7">r_cpu_slow_opt_wfi</a>: 1;</div><div class="line"><a name="l01112"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ace82ef1072a61aa266bd381d7ed8ff1e"> 1112</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ace82ef1072a61aa266bd381d7ed8ff1e">r_cpu_slow_opt_dsp</a>: 1;</div><div class="line"><a name="l01113"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3561221d61267ad72e3be8832808bf47"> 1113</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3561221d61267ad72e3be8832808bf47">r_dsp_slow_en</a>: 1;</div><div class="line"><a name="l01114"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a045821d6241f6c151f6932e4325294a6"> 1114</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a045821d6241f6c151f6932e4325294a6">r_dsp_slow_opt_dsp</a>: 1;</div><div class="line"><a name="l01115"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad7e729359bc3d8a36aecd9fc9845ee48"> 1115</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad7e729359bc3d8a36aecd9fc9845ee48">r_bus2dspram_fast_clk_en</a>: 1;</div><div class="line"><a name="l01116"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a15d01235fec04a4ad5f5e027de1aee65"> 1116</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a15d01235fec04a4ad5f5e027de1aee65">r_clk_cpu_f1m_en</a>: 1;</div><div class="line"><a name="l01117"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6a24bbeac2240c34b0d1496ed110656c"> 1117</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6a24bbeac2240c34b0d1496ed110656c">r_clk_cpu_32k_en</a>: 1;</div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af7ddd8bdcaaca87c9210ebc01eb8d5c7"> 1118</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af7ddd8bdcaaca87c9210ebc01eb8d5c7">r_aon_rd_opt</a>: 1;</div><div class="line"><a name="l01119"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a34fdb16e16870135e48b28e08756da6e"> 1119</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a34fdb16e16870135e48b28e08756da6e">r_dsp_pll_src_sel1</a>: 1;</div><div class="line"><a name="l01120"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af7a877204d440fd84bb1f06d51177796"> 1120</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af7a877204d440fd84bb1f06d51177796">r_dsp_auto_slow_filter_en</a>: 1;</div><div class="line"><a name="l01121"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a702fa264a6b74a66423caded3cd1cde1"> 1121</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a702fa264a6b74a66423caded3cd1cde1">r_bus2dspram_ext_num</a>: 8;</div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae6d7076522164c9fe90ea6323baae63a"> 1122</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae6d7076522164c9fe90ea6323baae63a">r_bt_ahb_wait_cnt</a>: 7;</div><div class="line"><a name="l01123"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a251da9d06689822c6f168faecf5503fa"> 1123</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a251da9d06689822c6f168faecf5503fa">r_cpu_slow_opt_at_tx</a>: 1;</div><div class="line"><a name="l01124"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a097e70f7d4dfeb29436c6f63c88f07f8"> 1124</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a097e70f7d4dfeb29436c6f63c88f07f8">r_cpu_slow_opt_at_rx</a>: 1;</div><div class="line"><a name="l01125"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a63969d35d33b46e87e940aa46e103679"> 1125</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a63969d35d33b46e87e940aa46e103679">r_cpu_low_rate_valid_num</a>: 4;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;        } BITS_200;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    } u_200;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    <span class="comment">/* 0x0204       0x4000_0204</span></div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;<span class="comment">        3:0     R      RF_RL_ID                        4&#39;h0</span></div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;<span class="comment">        7:4     R      RF_RTL_ID                       4&#39;h0</span></div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;<span class="comment">        8       R/W    r_flash3_pll_src_sel            1&#39;h0</span></div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;<span class="comment">        9       R/W    r_btaon_acc_no_block            1&#39;h0</span></div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;<span class="comment">        10      R/W    r_psram_pll_src_sel             1&#39;h0</span></div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="comment">        11      R/W    r_flash2_pll_src_sel            1&#39;h0</span></div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="comment">        12      R/W    r_flash1_pll_src_sel            1&#39;h0</span></div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;<span class="comment">        13      R/W    r_flash_pll_src_sel             1&#39;h0</span></div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment">        14      R/W    r_dsp_pll_src_sel               1&#39;h0</span></div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">        15      R/W    bzdma_autoslow_eco_disable      1&#39;h0</span></div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">        16      R/W    r_cpu_auto_slow_opt2            1&#39;h0</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment">        17      R/W    r_cpu_auto_slow_opt1            1&#39;h0</span></div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;<span class="comment">        18      R/W    DUMMY                           1&#39;h0</span></div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;<span class="comment">        19      R/W    r_cpu_slow_opt_dma              1&#39;h0</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;<span class="comment">        20      R/W    r_cpu_slow_opt_sdio             1&#39;h0</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;<span class="comment">        21      R/W    r_cpu_slow_opt_usb              1&#39;h0</span></div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;<span class="comment">        22      R/W    r_cpu_slow_opt_bt_sram_1        1&#39;h0</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;<span class="comment">        23      R/W    r_cpu_slow_opt_bt_sram_2        1&#39;h0</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;<span class="comment">        24      R/W    r_dsp_slow_opt_dspram_wbuf      1&#39;h0</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;<span class="comment">        25      R/W    r_cpu_slow_opt_dspram_wbuf      1&#39;h0</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;<span class="comment">        26      R/W    r_dsp_slow_opt_at_tx            1&#39;h1</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;<span class="comment">        27      R/W    r_dsp_slow_opt_at_rx            1&#39;h1</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;<span class="comment">        31:28   R/W    r_dsp_low_rate_valid_num        4&#39;h3</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    {</div><div class="line"><a name="l01156"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2595bb4c4d0906c2b3252bfdc162d18e"> 1156</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2595bb4c4d0906c2b3252bfdc162d18e">REG_PERION_REG_DSP_CLK_MISC</a>;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;        {</div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aba6cc8ef1ad4e828d038d472b6bff77c"> 1159</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aba6cc8ef1ad4e828d038d472b6bff77c">RF_RL_ID</a>: 4;</div><div class="line"><a name="l01160"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afa8f20df83dd42e533941a9cb536255a"> 1160</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afa8f20df83dd42e533941a9cb536255a">RF_RTL_ID</a>: 4;</div><div class="line"><a name="l01161"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0854374229c08b4b30c7a3953957a1aa"> 1161</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0854374229c08b4b30c7a3953957a1aa">r_flash3_pll_src_sel</a>: 1;</div><div class="line"><a name="l01162"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a905a86ef2a337f30456dfce059a609f8"> 1162</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a905a86ef2a337f30456dfce059a609f8">r_btaon_acc_no_block</a>: 1;</div><div class="line"><a name="l01163"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acda31eda81f987c81a759eb73422c2bd"> 1163</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acda31eda81f987c81a759eb73422c2bd">r_psram_pll_src_sel</a>: 1;</div><div class="line"><a name="l01164"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa95c2fe34d330c38a7ab308628263748"> 1164</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa95c2fe34d330c38a7ab308628263748">r_flash2_pll_src_sel</a>: 1;</div><div class="line"><a name="l01165"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5c6433912a77aa26c5a4f54bdfa3a3ef"> 1165</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5c6433912a77aa26c5a4f54bdfa3a3ef">r_flash1_pll_src_sel</a>: 1;</div><div class="line"><a name="l01166"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a10ea0330c6b8dfcc0c890782171627fc"> 1166</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a10ea0330c6b8dfcc0c890782171627fc">r_flash_pll_src_sel</a>: 1;</div><div class="line"><a name="l01167"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a14becf81cdcfc7e4251ee6d12a386c3e"> 1167</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a14becf81cdcfc7e4251ee6d12a386c3e">r_dsp_pll_src_sel</a>: 1;</div><div class="line"><a name="l01168"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a28b0588f86e73869a7a5613fbe0677aa"> 1168</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a28b0588f86e73869a7a5613fbe0677aa">bzdma_autoslow_eco_disable</a>: 1;</div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6cb725ca016430e77b2b0c00e4a5f9af"> 1169</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6cb725ca016430e77b2b0c00e4a5f9af">r_cpu_auto_slow_opt2</a>: 1;</div><div class="line"><a name="l01170"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8172f3709b875490e110c9b20b2156ba"> 1170</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8172f3709b875490e110c9b20b2156ba">r_cpu_auto_slow_opt1</a>: 1;</div><div class="line"><a name="l01171"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7529aed61fd602d85d4ef7d37189667a"> 1171</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7529aed61fd602d85d4ef7d37189667a">RESERVED_0</a>: 1;</div><div class="line"><a name="l01172"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8d419c390a892a1c55ae57cf945d6a35"> 1172</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8d419c390a892a1c55ae57cf945d6a35">r_cpu_slow_opt_dma</a>: 1;</div><div class="line"><a name="l01173"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3e3f219748b22a56016c53551c86826a"> 1173</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3e3f219748b22a56016c53551c86826a">r_cpu_slow_opt_sdio</a>: 1;</div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a645f51796ee6bf2a176015ef152ac716"> 1174</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a645f51796ee6bf2a176015ef152ac716">r_cpu_slow_opt_usb</a>: 1;</div><div class="line"><a name="l01175"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a621e663e10f9664f17a86f8f9ff1850d"> 1175</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a621e663e10f9664f17a86f8f9ff1850d">r_cpu_slow_opt_bt_sram_1</a>: 1;</div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac1b4ed6c568f4f7dbc38d22cfdf6b022"> 1176</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac1b4ed6c568f4f7dbc38d22cfdf6b022">r_cpu_slow_opt_bt_sram_2</a>: 1;</div><div class="line"><a name="l01177"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a070f031cee65c042c6bf10bade8ac9c3"> 1177</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a070f031cee65c042c6bf10bade8ac9c3">r_dsp_slow_opt_dspram_wbuf</a>: 1;</div><div class="line"><a name="l01178"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2c3bf1bf4ce8e50004bc83b0350950a2"> 1178</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2c3bf1bf4ce8e50004bc83b0350950a2">r_cpu_slow_opt_dspram_wbuf</a>: 1;</div><div class="line"><a name="l01179"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aebe9610bfed9567b280e3c28dbe985ba"> 1179</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aebe9610bfed9567b280e3c28dbe985ba">r_dsp_slow_opt_at_tx</a>: 1;</div><div class="line"><a name="l01180"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4ee21fee0528f13ff140c0ed9cada44f"> 1180</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4ee21fee0528f13ff140c0ed9cada44f">r_dsp_slow_opt_at_rx</a>: 1;</div><div class="line"><a name="l01181"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac39c4a354fc04e63efce3f37ffbbc64f"> 1181</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac39c4a354fc04e63efce3f37ffbbc64f">r_dsp_low_rate_valid_num</a>: 4;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;        } BITS_204;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;    } u_204;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    <span class="comment">/* 0x0208       0x4000_0208</span></div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;<span class="comment">        3:0     R/W    r_cpu_div_sel                   4&#39;h4</span></div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;<span class="comment">        7:4     R/W    r_cpu_div_sel_slow              4&#39;h4</span></div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;<span class="comment">        8       R/W    r_cpu_div_en                    1&#39;h1</span></div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="comment">        9       R/W    r_CPU_CLK_SRC_EN                1&#39;h1</span></div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="comment">        10      R/W    r_cpu_auto_slow_filter_en       1&#39;h1</span></div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;<span class="comment">        11      R/W    r_cpu_slow_opt_spi2             1&#39;h0</span></div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;<span class="comment">        12      R/W    r_cpu_pll_clk_cg_en             1&#39;h1</span></div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;<span class="comment">        13      R/W    r_cpu_xtal_clk_cg_en            1&#39;h1</span></div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;<span class="comment">        14      R/W    r_cpu_osc40_clk_cg_en           1&#39;h1</span></div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;<span class="comment">        15      R/W    r_cpu_div_en_slow               1&#39;h1</span></div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;<span class="comment">        19:16   R/W    r_dsp_div_sel                   4&#39;h0</span></div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="comment">        23:20   R/W    r_dsp_div_sel_slow              4&#39;h0</span></div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<span class="comment">        24      R/W    r_dsp_div_en                    1&#39;h0</span></div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;<span class="comment">        25      R/W    r_DSP_CLK_SRC_EN                1&#39;h1</span></div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;<span class="comment">        26      R/W    r_dsp_clk_src_sel_1             1&#39;h1</span></div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;<span class="comment">        27      R/W    r_dsp_clk_src_sel_0             1&#39;h0</span></div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;<span class="comment">        28      R/W    r_dsp_pll_clk_cg_en             1&#39;h0</span></div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;<span class="comment">        29      R/W    r_dsp_xtal_clk_cg_en            1&#39;h0</span></div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;<span class="comment">        30      R/W    r_dsp_osc40_clk_cg_en           1&#39;h0</span></div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="comment">        31      R/W    r_dsp_div_en_slow               1&#39;h0</span></div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;    {</div><div class="line"><a name="l01209"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abd3927d758bf2ed69366ed1a7ec63529"> 1209</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abd3927d758bf2ed69366ed1a7ec63529">REG_PERION_REG_SYS_CLK_SEL_1</a>;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;        {</div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3c755259f4ef00c17739427262a9b6d1"> 1212</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3c755259f4ef00c17739427262a9b6d1">r_cpu_div_sel</a>: 4;</div><div class="line"><a name="l01213"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2034fd660be384a00f49372d0c015d51"> 1213</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2034fd660be384a00f49372d0c015d51">r_cpu_div_sel_slow</a>: 4;</div><div class="line"><a name="l01214"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad07e073f1f0ddd333efed23b3bf7a9ee"> 1214</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad07e073f1f0ddd333efed23b3bf7a9ee">r_cpu_div_en</a>: 1;</div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abe407d0191e5b57c735c56268c990535"> 1215</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abe407d0191e5b57c735c56268c990535">r_CPU_CLK_SRC_EN</a>: 1;</div><div class="line"><a name="l01216"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a041296c23f587e9aaf955bdd424772bb"> 1216</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a041296c23f587e9aaf955bdd424772bb">r_cpu_auto_slow_filter_en</a>: 1;</div><div class="line"><a name="l01217"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae79a18d9262c23866d80579e91bb1f4e"> 1217</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae79a18d9262c23866d80579e91bb1f4e">r_cpu_slow_opt_spi2</a>: 1;</div><div class="line"><a name="l01218"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acfca55e40053785b13c2af4de73c0f07"> 1218</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acfca55e40053785b13c2af4de73c0f07">r_cpu_pll_clk_cg_en</a>: 1;</div><div class="line"><a name="l01219"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa445d418bad3517c8674be057963b86b"> 1219</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa445d418bad3517c8674be057963b86b">r_cpu_xtal_clk_cg_en</a>: 1;</div><div class="line"><a name="l01220"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab263bb20bccf8f37fedf9a44cf24e887"> 1220</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab263bb20bccf8f37fedf9a44cf24e887">r_cpu_osc40_clk_cg_en</a>: 1;</div><div class="line"><a name="l01221"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3ee3313fe23bf91c79f95b30e180ab56"> 1221</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3ee3313fe23bf91c79f95b30e180ab56">r_cpu_div_en_slow</a>: 1;</div><div class="line"><a name="l01222"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aabf49e7ee5f020720eca44c4dc3a50c2"> 1222</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aabf49e7ee5f020720eca44c4dc3a50c2">r_dsp_div_sel</a>: 4;</div><div class="line"><a name="l01223"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6d811eab998a523a8645f91037d93ce8"> 1223</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6d811eab998a523a8645f91037d93ce8">r_dsp_div_sel_slow</a>: 4;</div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab0fb7f3991326c132835f878723024d2"> 1224</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab0fb7f3991326c132835f878723024d2">r_dsp_div_en</a>: 1;</div><div class="line"><a name="l01225"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abf2bd3f5b5e9523e34c5b76a9b061c5c"> 1225</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abf2bd3f5b5e9523e34c5b76a9b061c5c">r_DSP_CLK_SRC_EN</a>: 1;</div><div class="line"><a name="l01226"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae7d18244f7a1113b01a14609122cdc5d"> 1226</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae7d18244f7a1113b01a14609122cdc5d">r_dsp_clk_src_sel_1</a>: 1;</div><div class="line"><a name="l01227"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a39fa79436b5edeed02dbe5f6043978b4"> 1227</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a39fa79436b5edeed02dbe5f6043978b4">r_dsp_clk_src_sel_0</a>: 1;</div><div class="line"><a name="l01228"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afd3ee7b5f281204c9ad6c4394dc52f06"> 1228</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afd3ee7b5f281204c9ad6c4394dc52f06">r_dsp_pll_clk_cg_en</a>: 1;</div><div class="line"><a name="l01229"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9c931ca9da22b6879f8ebaa4ae524aa9"> 1229</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9c931ca9da22b6879f8ebaa4ae524aa9">r_dsp_xtal_clk_cg_en</a>: 1;</div><div class="line"><a name="l01230"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3047d7411eda7243dc2e94f9f8e24218"> 1230</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3047d7411eda7243dc2e94f9f8e24218">r_dsp_osc40_clk_cg_en</a>: 1;</div><div class="line"><a name="l01231"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a58d5ad3b58cc5004d232846f420bfc60"> 1231</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a58d5ad3b58cc5004d232846f420bfc60">r_dsp_div_en_slow</a>: 1;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;        } BITS_208;</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    } u_208;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;    <span class="comment">/* 0x020C       0x4000_020c</span></div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;<span class="comment">        3:0     R/W    r_flash_div_sel                 4&#39;h0</span></div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;<span class="comment">        4       R/W    r_flash_div_en                  1&#39;h0</span></div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;<span class="comment">        5       R/W    r_FLASH_CLK_SRC_EN              1&#39;h1</span></div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="comment">        6       R/W    r_flash_clk_src_sel_1           1&#39;h0</span></div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="comment">        7       R/W    r_flash_clk_src_sel_0           1&#39;h0</span></div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;<span class="comment">        8       R/W    r_flash_mux_1_clk_cg_en         1&#39;h1</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;<span class="comment">        9       R/W    r_rng_sfosc_sel                 1&#39;h0</span></div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;<span class="comment">        12:10   R/W    r_rng_sfosc_div_sel             3&#39;h0</span></div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;<span class="comment">        15:13   R/W    DUMMY                           3&#39;h0</span></div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;<span class="comment">        18:16   R/W    r_40m_div_sel                   3&#39;h0</span></div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;<span class="comment">        19      R/W    DUMMY                           1&#39;h0</span></div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;<span class="comment">        20      R/W    r_40m_div_en                    1&#39;h0</span></div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="comment">        21      R/W    r_CLK_40M_DIV_CG_EN             1&#39;h1</span></div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="comment">        22      R/W    r_CLK_40M_SRC_EN                1&#39;h1</span></div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;<span class="comment">        23      R/W    r_40m_clk_src_sel_1             1&#39;h0</span></div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;<span class="comment">        24      R/W    r_40m_clk_src_sel_0             1&#39;h1</span></div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;<span class="comment">        25      R/W    r_f40m_pll_clk_cg_en            1&#39;h0</span></div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;<span class="comment">        26      R/W    r_CLK_40M_SRC_DIV_EN            1&#39;h1</span></div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;<span class="comment">        27      R/W    r_CLK_20M_SRC_EN                1&#39;h0</span></div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;<span class="comment">        28      R/W    r_CLK_10M_SRC_EN                1&#39;h1</span></div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;<span class="comment">        29      R/W    r_CLK_5M_SRC_EN                 1&#39;h0</span></div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="comment">        30      R/W    r_CLK_1M_SRC_EN                 1&#39;h0</span></div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<span class="comment">        31      R/W    DUMMY                           1&#39;h0</span></div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    {</div><div class="line"><a name="l01262"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad57ae72c44de48174c35a98405e962d9"> 1262</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad57ae72c44de48174c35a98405e962d9">REG_PERION_REG_SYS_CLK_SEL_2</a>;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;        {</div><div class="line"><a name="l01265"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af825ca880ea5c671e65c2dfb900f878f"> 1265</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af825ca880ea5c671e65c2dfb900f878f">r_flash_div_sel</a>: 4;</div><div class="line"><a name="l01266"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afbedfe4dd1030dea020fb431c8c09391"> 1266</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afbedfe4dd1030dea020fb431c8c09391">r_flash_div_en</a>: 1;</div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adbf4ba00fe548985fbbd13169713c41b"> 1267</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adbf4ba00fe548985fbbd13169713c41b">r_FLASH_CLK_SRC_EN</a>: 1;</div><div class="line"><a name="l01268"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56f9d7621a3eb581edb3f4c4787cf1b9"> 1268</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56f9d7621a3eb581edb3f4c4787cf1b9">r_flash_clk_src_sel_1</a>: 1;</div><div class="line"><a name="l01269"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad2fcd5a756cd8da4c9999f163810edfe"> 1269</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad2fcd5a756cd8da4c9999f163810edfe">r_flash_clk_src_sel_0</a>: 1;</div><div class="line"><a name="l01270"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a637194d7d21aec35827dfdfd9633ac97"> 1270</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a637194d7d21aec35827dfdfd9633ac97">r_flash_mux_1_clk_cg_en</a>: 1;</div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9ad3898c3313418e3f160e9c806529fa"> 1271</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9ad3898c3313418e3f160e9c806529fa">r_rng_sfosc_sel</a>: 1;</div><div class="line"><a name="l01272"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aced5af07b8d4f40a5f4110720865ebfe"> 1272</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aced5af07b8d4f40a5f4110720865ebfe">r_rng_sfosc_div_sel</a>: 3;</div><div class="line"><a name="l01273"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a54aed6c80813feb7e2904ba82805948e"> 1273</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a54aed6c80813feb7e2904ba82805948e">RESERVED_2</a>: 3;</div><div class="line"><a name="l01274"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a666924c25229317fc470fb994655193c"> 1274</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a666924c25229317fc470fb994655193c">r_40m_div_sel</a>: 3;</div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa12368d3c1d13e34271db1395befa260"> 1275</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa12368d3c1d13e34271db1395befa260">RESERVED_1</a>: 1;</div><div class="line"><a name="l01276"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aed0be9e35c465a177d50184f8e326c4c"> 1276</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aed0be9e35c465a177d50184f8e326c4c">r_40m_div_en</a>: 1;</div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a07dbe72f05e5e49c95bb049dd4ad286e"> 1277</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a07dbe72f05e5e49c95bb049dd4ad286e">r_CLK_40M_DIV_CG_EN</a>: 1;</div><div class="line"><a name="l01278"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a74062d34277d8a332f2a01e6c703a516"> 1278</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a74062d34277d8a332f2a01e6c703a516">r_CLK_40M_SRC_EN</a>: 1;</div><div class="line"><a name="l01279"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4db51a166ea5ee1edea49f364ff7a135"> 1279</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4db51a166ea5ee1edea49f364ff7a135">r_40m_clk_src_sel_1</a>: 1;</div><div class="line"><a name="l01280"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a072064900aad4e400494e4e2ef6c311d"> 1280</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a072064900aad4e400494e4e2ef6c311d">r_40m_clk_src_sel_0</a>: 1;</div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afc258b300cee70ef5f740fc0c908716f"> 1281</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afc258b300cee70ef5f740fc0c908716f">r_f40m_pll_clk_cg_en</a>: 1;</div><div class="line"><a name="l01282"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ade84bb4878ffe88c8572a2fd2c85e19e"> 1282</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ade84bb4878ffe88c8572a2fd2c85e19e">r_CLK_40M_SRC_DIV_EN</a>: 1;</div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0d912bc60cf9322416b9fd60b0c3a905"> 1283</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0d912bc60cf9322416b9fd60b0c3a905">r_CLK_20M_SRC_EN</a>: 1;</div><div class="line"><a name="l01284"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a69c281d2464cfe9f77e37a30ece48685"> 1284</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a69c281d2464cfe9f77e37a30ece48685">r_CLK_10M_SRC_EN</a>: 1;</div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a94b01455e85d9ede7388407da1b4d4a0"> 1285</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a94b01455e85d9ede7388407da1b4d4a0">r_CLK_5M_SRC_EN</a>: 1;</div><div class="line"><a name="l01286"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2c9b991bcc54296287a1032b29c1fd5d"> 1286</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2c9b991bcc54296287a1032b29c1fd5d">r_CLK_1M_SRC_EN</a>: 1;</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;            __IO uint32_t RESERVED_0: 1;</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;        } BITS_20C;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;    } u_20C;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    <span class="comment">/* 0x0210       0x4000_0210</span></div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;<span class="comment">        0       R/W    DUMMY                           1&#39;h0</span></div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment">        1       R/W    DUMMY                           1&#39;h0</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">        2       R/W    BIT_SOC_BTBUS_EN                1&#39;h1</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment">        3       R/W    BIT_SOC_FLASH1_EN               1&#39;h0</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;<span class="comment">        4       R/W    BIT_SOC_FLASH_EN                1&#39;h1</span></div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="comment">        5       R/W    BIT_SOC_FLASH2_EN               1&#39;h0</span></div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="comment">        6       R/W    BIT_SOC_FLASH3_EN               1&#39;h0</span></div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;<span class="comment">        11:7    R/W    DUMMY                           6&#39;h0</span></div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;<span class="comment">        12      R/W    BIT_SOC_LOG_UART_EN             1&#39;h0</span></div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;<span class="comment">        13      R/W    BIT_SOC_GDMA0_EN                1&#39;h0</span></div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;<span class="comment">        14      R/W    BIT_SOC_SDH_EN                  1&#39;h0</span></div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;<span class="comment">        15      R/W    BIT_SOC_USB_EN                  1&#39;h0</span></div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;<span class="comment">        16      R/W    BIT_SOC_GTIMERA_EN              1&#39;h0</span></div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;<span class="comment">        17      R/W    BIT_SOC_GTIMERB_EN              1&#39;h0</span></div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="comment">        18      R/W    BIT_SOC_SWR_SS_EN               1&#39;h0</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="comment">        19      R/W    BIT_SOC_ASRC2_EN                1&#39;h0</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;<span class="comment">        31:20   R/W    DUMMY                           12&#39;h0</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    {</div><div class="line"><a name="l01312"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a702bb094f73e3bdc516dc3357df99c10"> 1312</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a702bb094f73e3bdc516dc3357df99c10">REG_PERION_REG_SOC_FUNC_EN</a>;</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;        {</div><div class="line"><a name="l01315"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abcfee0fc93fef6c6afd39d6b9f69b1d5"> 1315</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abcfee0fc93fef6c6afd39d6b9f69b1d5">RESERVED_3</a>: 1;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;            __IO uint32_t RESERVED_2: 1;</div><div class="line"><a name="l01317"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8b29bd29bcea8d71c76bb1c359803b5e"> 1317</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8b29bd29bcea8d71c76bb1c359803b5e">BIT_SOC_BTBUS_EN</a>: 1;</div><div class="line"><a name="l01318"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4646c5ecb2858439ff6ccdb0cabf9736"> 1318</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4646c5ecb2858439ff6ccdb0cabf9736">BIT_SOC_FLASH1_EN</a>: 1;</div><div class="line"><a name="l01319"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a177d055c7f06b6f68d4aa11890be39a7"> 1319</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a177d055c7f06b6f68d4aa11890be39a7">BIT_SOC_FLASH_EN</a>: 1;</div><div class="line"><a name="l01320"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9d9be84be566d5ae662dedd53ee8ed9d"> 1320</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9d9be84be566d5ae662dedd53ee8ed9d">BIT_SOC_FLASH2_EN</a>: 1;</div><div class="line"><a name="l01321"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aff3d60ce35c3d176a14f90a482a165fc"> 1321</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aff3d60ce35c3d176a14f90a482a165fc">BIT_SOC_FLASH3_EN</a>: 1;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;            __IO uint32_t RESERVED_1: 5;</div><div class="line"><a name="l01323"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56fee22553a4e5d84e7675dad79af4cf"> 1323</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56fee22553a4e5d84e7675dad79af4cf">BIT_SOC_LOG_UART_EN</a>: 1;</div><div class="line"><a name="l01324"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a44dba1e4a2f1a8c41438145552c35b8f"> 1324</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a44dba1e4a2f1a8c41438145552c35b8f">BIT_SOC_GDMA0_EN</a>: 1;</div><div class="line"><a name="l01325"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad1c503d4e99efd8f63d989ff19ad007d"> 1325</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad1c503d4e99efd8f63d989ff19ad007d">BIT_SOC_SDH_EN</a>: 1;</div><div class="line"><a name="l01326"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac24e72cf9eb3f74783dd9b8505ba2921"> 1326</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac24e72cf9eb3f74783dd9b8505ba2921">BIT_SOC_USB_EN</a>: 1;</div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a012a2946921970541e0c837619b6d4b8"> 1327</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a012a2946921970541e0c837619b6d4b8">BIT_SOC_GTIMERA_EN</a>: 1;</div><div class="line"><a name="l01328"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7cb7050d5785016d6d49f1c66795d77a"> 1328</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7cb7050d5785016d6d49f1c66795d77a">BIT_SOC_GTIMERB_EN</a>: 1;</div><div class="line"><a name="l01329"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afcbea220c6262b43070cf9d5a10e7601"> 1329</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afcbea220c6262b43070cf9d5a10e7601">BIT_SOC_SWR_SS_EN</a>: 1;</div><div class="line"><a name="l01330"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa8faf3fdca324fbf9717c5ddb0a45484"> 1330</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa8faf3fdca324fbf9717c5ddb0a45484">BIT_SOC_ASRC2_EN</a>: 1;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;            __IO uint32_t RESERVED_0: 12;</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;        } BITS_210;</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    } u_210;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;    <span class="comment">/* 0x0214       0x4000_0214</span></div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="comment">        31:0    R      RSVD                            32&#39;h0</span></div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2dd98763c960dc56828b387adeabba76"> 1338</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2dd98763c960dc56828b387adeabba76">REG_PERION_REG_0x0214</a>;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    <span class="comment">/* 0x0218       0x4000_0218</span></div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;<span class="comment">        0       R/W    BIT_PERI_UART0_EN               1&#39;h0</span></div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;<span class="comment">        1       R/W    BIT_PERI_UART2_EN               1&#39;h0</span></div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;<span class="comment">        2       R/W    BIT_PERI_AES_EN                 1&#39;h0</span></div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;<span class="comment">        3       R/W    BIT_PERI_RNG_EN                 1&#39;h0</span></div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;<span class="comment">        4       R/W    BIT_PERI_UART3_EN               1&#39;h0</span></div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="comment">        5       R/W    BIT_PERI_DSP2_WDT_EN            1&#39;h0</span></div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="comment">        6       R/W    BIT_PERI_DSP_TIMER_EN           1&#39;h0</span></div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;<span class="comment">        7       R/W    BIT_PERI_SPI2_EN                1&#39;h0</span></div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;<span class="comment">        8       R/W    BIT_PERI_SPI0_EN                1&#39;h0</span></div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;<span class="comment">        9       R/W    BIT_PERI_SPI1_EN                1&#39;h0</span></div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;<span class="comment">        10      R/W    BIT_PERI_IR_EN                  1&#39;h0</span></div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;<span class="comment">        11      R/W    BIT_PERI_DSP_DMA_EN             1&#39;h0</span></div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;<span class="comment">        12      R/W    BIT_PERI_DSP_PERI_EN            1&#39;h0</span></div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;<span class="comment">        13      R/W    BIT_PERI_DSP_SYS_RAM_EN         1&#39;h0</span></div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;<span class="comment">        14      R/W    BIT_PERI_DSP_BUS_EN             1&#39;h0</span></div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="comment">        15      R/W    BIT_PERI_I2C2_EN                1&#39;h0</span></div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="comment">        16      R/W    BIT_PERI_I2C0_EN                1&#39;h0</span></div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;<span class="comment">        17      R/W    BIT_PERI_I2C1_EN                1&#39;h0</span></div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;<span class="comment">        18      R/W    BIT_PERI_QDECODE_EN             1&#39;h0</span></div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;<span class="comment">        19      R/W    BIT_PERI_KEYSCAN_EN             1&#39;h0</span></div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;<span class="comment">        20      R/W    BIT_PERI_DSP2_CORE_EN           1&#39;h0</span></div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;<span class="comment">        21      R/W    BIT_PERI_DSP2_MEM_EN            1&#39;h0</span></div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;<span class="comment">        22      R/W    BIT_PERI_PSRAM_EN               1&#39;h0</span></div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;<span class="comment">        23      R/W    BIT_PERI_RSA_EN                 1&#39;h0</span></div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;<span class="comment">        24      R/W    BIT_PERI_SPI2W_EN               1&#39;h0</span></div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="comment">        25      R/W    BIT_DSP_CORE_EN                 1&#39;h1</span></div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="comment">        26      R/W    BIT_DSP_H2D_D2H                 1&#39;h1</span></div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;<span class="comment">        27      R/W    BIT_DSP_MEM                     1&#39;h1</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;<span class="comment">        28      R/W    BIT_ASRC_EN                     1&#39;h0</span></div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;<span class="comment">        29      R/W    BIT_DSP_WDT_EN                  1&#39;h0</span></div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;<span class="comment">        30      R/W    BIT_EFUSE_EN                    1&#39;h0</span></div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;<span class="comment">        31      R/W    BIT_SHA256_EN                   1&#39;h0</span></div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;    {</div><div class="line"><a name="l01376"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3846ca66b65a6424fb6d4900bafc2d72"> 1376</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3846ca66b65a6424fb6d4900bafc2d72">REG_PERION_REG_SOC_PERI_FUNC0_EN</a>;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;        {</div><div class="line"><a name="l01379"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a082ddbace495b7187e40a9a0c0155b0a"> 1379</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a082ddbace495b7187e40a9a0c0155b0a">BIT_PERI_UART0_EN</a>: 1;</div><div class="line"><a name="l01380"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aea3649fa2cd0fdcdcdca808cbf189cf9"> 1380</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aea3649fa2cd0fdcdcdca808cbf189cf9">BIT_PERI_UART2_EN</a>: 1;</div><div class="line"><a name="l01381"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a199b33cb35b4611837ddf06a9f8f8dc0"> 1381</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a199b33cb35b4611837ddf06a9f8f8dc0">BIT_PERI_AES_EN</a>: 1;</div><div class="line"><a name="l01382"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a04391fea583217bd15dcdfe0bcafbc45"> 1382</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a04391fea583217bd15dcdfe0bcafbc45">BIT_PERI_RNG_EN</a>: 1;</div><div class="line"><a name="l01383"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a23730549ab3a23aa79b1c928835313fc"> 1383</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a23730549ab3a23aa79b1c928835313fc">BIT_PERI_UART3_EN</a>: 1;</div><div class="line"><a name="l01384"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6fb786bcd0fe62fe9d616ac4a7e89b3f"> 1384</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6fb786bcd0fe62fe9d616ac4a7e89b3f">BIT_PERI_DSP2_WDT_EN</a>: 1;</div><div class="line"><a name="l01385"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9d6449046f6251cdfaf6b074926e5805"> 1385</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9d6449046f6251cdfaf6b074926e5805">BIT_PERI_DSP_TIMER_EN</a>: 1;</div><div class="line"><a name="l01386"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3eeedf5b6d8bc1a5bf0b4e688425508f"> 1386</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3eeedf5b6d8bc1a5bf0b4e688425508f">BIT_PERI_SPI2_EN</a>: 1;</div><div class="line"><a name="l01387"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab71bcf920be89177d8afc8daa7e5ca1c"> 1387</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab71bcf920be89177d8afc8daa7e5ca1c">BIT_PERI_SPI0_EN</a>: 1;</div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a89d12a33a57bee834f6d4dc6dd93e57f"> 1388</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a89d12a33a57bee834f6d4dc6dd93e57f">BIT_PERI_SPI1_EN</a>: 1;</div><div class="line"><a name="l01389"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a571d5eb8a2384b14c57f5e573b41170e"> 1389</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a571d5eb8a2384b14c57f5e573b41170e">BIT_PERI_IR_EN</a>: 1;</div><div class="line"><a name="l01390"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8f0795dbebd590d5603a5c007f6533ad"> 1390</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8f0795dbebd590d5603a5c007f6533ad">BIT_PERI_DSP_DMA_EN</a>: 1;</div><div class="line"><a name="l01391"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1f95743e5b59fea6b92d759186c2be5f"> 1391</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1f95743e5b59fea6b92d759186c2be5f">BIT_PERI_DSP_PERI_EN</a>: 1;</div><div class="line"><a name="l01392"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a449bc6b66362e331d4e457a88e5453cf"> 1392</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a449bc6b66362e331d4e457a88e5453cf">BIT_PERI_DSP_SYS_RAM_EN</a>: 1;</div><div class="line"><a name="l01393"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af2687b1e89a4b14ffeb071498c6eded6"> 1393</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af2687b1e89a4b14ffeb071498c6eded6">BIT_PERI_DSP_BUS_EN</a>: 1;</div><div class="line"><a name="l01394"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afa864c53282ba146d86b0dca61d98c8a"> 1394</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afa864c53282ba146d86b0dca61d98c8a">BIT_PERI_I2C2_EN</a>: 1;</div><div class="line"><a name="l01395"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a298150fff7410572f6d578e20ccf24c7"> 1395</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a298150fff7410572f6d578e20ccf24c7">BIT_PERI_I2C0_EN</a>: 1;</div><div class="line"><a name="l01396"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5e34f958ba1053ed147a9177a0e3dc3d"> 1396</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5e34f958ba1053ed147a9177a0e3dc3d">BIT_PERI_I2C1_EN</a>: 1;</div><div class="line"><a name="l01397"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa066032034042f48163c155dab8b53dd"> 1397</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa066032034042f48163c155dab8b53dd">BIT_PERI_QDECODE_EN</a>: 1;</div><div class="line"><a name="l01398"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4f4b5ce49a6bc8a092f364405b69e0a7"> 1398</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4f4b5ce49a6bc8a092f364405b69e0a7">BIT_PERI_KEYSCAN_EN</a>: 1;</div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a18c88f710fadade9ba184341b405d612"> 1399</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a18c88f710fadade9ba184341b405d612">BIT_PERI_DSP2_CORE_EN</a>: 1;</div><div class="line"><a name="l01400"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af9ec411d65e83dbfef0ff674a72b7b13"> 1400</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af9ec411d65e83dbfef0ff674a72b7b13">BIT_PERI_DSP2_MEM_EN</a>: 1;</div><div class="line"><a name="l01401"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac3f7617be4fef37d1ebccc793dabbbe5"> 1401</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac3f7617be4fef37d1ebccc793dabbbe5">BIT_PERI_PSRAM_EN</a>: 1;</div><div class="line"><a name="l01402"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac46eab48212473d2af32a9cd16a0e734"> 1402</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac46eab48212473d2af32a9cd16a0e734">BIT_PERI_RSA_EN</a>: 1;</div><div class="line"><a name="l01403"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5682e0c43508f075fcc6559e172c7f26"> 1403</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5682e0c43508f075fcc6559e172c7f26">BIT_PERI_SPI2W_EN</a>: 1;</div><div class="line"><a name="l01404"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0219ff14dac2718bfb876f35f6996c9e"> 1404</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0219ff14dac2718bfb876f35f6996c9e">BIT_DSP_CORE_EN</a>: 1;</div><div class="line"><a name="l01405"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a357d52f0991a7891d54e59b437b1fbce"> 1405</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a357d52f0991a7891d54e59b437b1fbce">BIT_DSP_H2D_D2H</a>: 1;</div><div class="line"><a name="l01406"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab3a0854d059eec5d5ec536612f27b864"> 1406</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab3a0854d059eec5d5ec536612f27b864">BIT_DSP_MEM</a>: 1;</div><div class="line"><a name="l01407"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a139beea10b6bfa623eb81681c01c1239"> 1407</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a139beea10b6bfa623eb81681c01c1239">BIT_ASRC_EN</a>: 1;</div><div class="line"><a name="l01408"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa494008a3a0a350ec1aeb7b72c9465f3"> 1408</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa494008a3a0a350ec1aeb7b72c9465f3">BIT_DSP_WDT_EN</a>: 1;</div><div class="line"><a name="l01409"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a068a77f934f63fb986c68e78c2f237a5"> 1409</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a068a77f934f63fb986c68e78c2f237a5">BIT_EFUSE_EN</a>: 1;</div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1e84c6de6fe691c311ac425a6765121b"> 1410</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1e84c6de6fe691c311ac425a6765121b">BIT_SHA256_EN</a>: 1;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;        } BITS_218;</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;    } u_218;</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;    <span class="comment">/* 0x021C       0x4000_021c</span></div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;<span class="comment">        0       R/W    BIT_PERI_ADC_EN                 1&#39;h0</span></div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;<span class="comment">        7:1     R/W    DUMMY                           7&#39;h0</span></div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;<span class="comment">        8       R/W    BIT_PERI_GPIOA_EN               1&#39;h0</span></div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;<span class="comment">        9       R/W    BIT_PERI_GPIOB_EN               1&#39;h0</span></div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="comment">        10      R/W    BIT_PERI_GPIOC_EN               1&#39;h0</span></div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="comment">        11      R/W    BIT_PERI_APSRAM_EN              1&#39;h0</span></div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;<span class="comment">        12      R/W    BIT_PERI_ECC_EN                 1&#39;h0</span></div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;<span class="comment">        13      R/W    BIT_CKE_ECC_EN                  1&#39;h0</span></div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;<span class="comment">        31 :14  R/W    DUMMY                           18&#39;h0</span></div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    {</div><div class="line"><a name="l01427"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2647abf59f0bef6ee05d80b755a6ce7b"> 1427</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2647abf59f0bef6ee05d80b755a6ce7b">REG_PERION_REG_SOC_PERI_FUNC1_EN</a>;</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;        {</div><div class="line"><a name="l01430"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a28b90a704f9fe5ff150bcfb872b9620e"> 1430</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a28b90a704f9fe5ff150bcfb872b9620e">BIT_PERI_ADC_EN</a>: 1;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;            __IO uint32_t RESERVED_1: 7;</div><div class="line"><a name="l01432"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adf655547fa9f07ca27df72239a9030d1"> 1432</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adf655547fa9f07ca27df72239a9030d1">BIT_PERI_GPIOA_EN</a>: 1;</div><div class="line"><a name="l01433"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7d7dbaf85bbf57c5fe2ea6b6d11d4eec"> 1433</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7d7dbaf85bbf57c5fe2ea6b6d11d4eec">BIT_PERI_GPIOB_EN</a>: 1;</div><div class="line"><a name="l01434"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeb3dac6ed2200f29e8a97f9e5ad4e01b"> 1434</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeb3dac6ed2200f29e8a97f9e5ad4e01b">BIT_PERI_GPIOC_EN</a>: 1;</div><div class="line"><a name="l01435"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9b934f88bb87f04cd8ce3da23baed245"> 1435</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9b934f88bb87f04cd8ce3da23baed245">BIT_PERI_APSRAM_EN</a>: 1;</div><div class="line"><a name="l01436"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8eea517df148594a654ee1246a7dccd7"> 1436</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8eea517df148594a654ee1246a7dccd7">BIT_PERI_ECC_EN</a>: 1;</div><div class="line"><a name="l01437"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad9bb21a4feb70a8025c4012962f5eaab"> 1437</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad9bb21a4feb70a8025c4012962f5eaab">BIT_CKE_ECC_EN</a>: 1;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;            __IO uint32_t RESERVED_0: 18;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;        } BITS_21C;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;    } u_21C;</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;    <span class="comment">/* 0x0220       0x4000_0220</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;<span class="comment">        0       R/W    BIT_PERI_AUDIO_EN               1&#39;h0</span></div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;<span class="comment">        1       R/W    BIT_PERI_SPORT0_EN              1&#39;h0</span></div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;<span class="comment">        2       R/W    BIT_PERI_SPORT1_EN              1&#39;h0</span></div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;<span class="comment">        3       R/W    BIT_PERI_SPDIF_EN               1&#39;h0</span></div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;<span class="comment">        4       R/W    BIT_CKE_AUDIO_EN                1&#39;h0</span></div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;<span class="comment">        5       R/W    BIT_CKE_SPORT0_EN               1&#39;h0</span></div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="comment">        6       R/W    BIT_CKE_SPORT1_EN               1&#39;h0</span></div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="comment">        7       R/W    BIT_CKE_SPDIF_EN                1&#39;h0</span></div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;<span class="comment">        8       R/W    BIT_CKE_SPORT40M_EN             1&#39;h0</span></div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;<span class="comment">        9       R/W    BIT_CKE_AUDIOREG_EN             1&#39;h1</span></div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;<span class="comment">        10      R/W    BIT_PERI_SPORT2_EN              1&#39;h0</span></div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;<span class="comment">        11      R/W    BIT_PERI_SPORT3_EN              1&#39;h0</span></div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;<span class="comment">        12      R/W    BIT_CKE_SPORT2_EN               1&#39;h0</span></div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;<span class="comment">        13      R/W    BIT_CKE_SPORT3_EN               1&#39;h0</span></div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;<span class="comment">        31:14   R/W    DUMMY                           18&#39;h0</span></div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;    {</div><div class="line"><a name="l01461"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1baf568f4995154e6051129b920301f3"> 1461</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1baf568f4995154e6051129b920301f3">REG_PERION_REG_SOC_AUDIO_IF_EN</a>;</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;        {</div><div class="line"><a name="l01464"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7251d4d5fa96f2c309030a232faf1bc7"> 1464</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7251d4d5fa96f2c309030a232faf1bc7">BIT_PERI_AUDIO_EN</a>: 1;</div><div class="line"><a name="l01465"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad0dafec5e0b55c82d7f7aae43e768618"> 1465</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad0dafec5e0b55c82d7f7aae43e768618">BIT_PERI_SPORT0_EN</a>: 1;</div><div class="line"><a name="l01466"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac9ffd6c2bba8c0321372a4afc2b852ce"> 1466</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac9ffd6c2bba8c0321372a4afc2b852ce">BIT_PERI_SPORT1_EN</a>: 1;</div><div class="line"><a name="l01467"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a26b8ec10362e451b75b5c730c80dd411"> 1467</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a26b8ec10362e451b75b5c730c80dd411">BIT_PERI_SPDIF_EN</a>: 1;</div><div class="line"><a name="l01468"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab855661bd8a732a1950b5b5aa406c397"> 1468</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab855661bd8a732a1950b5b5aa406c397">BIT_CKE_AUDIO_EN</a>: 1;</div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afbadd948e860e419d693d5c888ebfb1c"> 1469</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afbadd948e860e419d693d5c888ebfb1c">BIT_CKE_SPORT0_EN</a>: 1;</div><div class="line"><a name="l01470"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2cd485f0f088168349b062c8314048ce"> 1470</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2cd485f0f088168349b062c8314048ce">BIT_CKE_SPORT1_EN</a>: 1;</div><div class="line"><a name="l01471"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8751780b0502260b112a14179018d0b5"> 1471</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8751780b0502260b112a14179018d0b5">BIT_CKE_SPDIF_EN</a>: 1;</div><div class="line"><a name="l01472"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0782ee7bda05747ce975257866a2203c"> 1472</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0782ee7bda05747ce975257866a2203c">BIT_CKE_SPORT40M_EN</a>: 1;</div><div class="line"><a name="l01473"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa3e504db4a2eb010a339d0c0eed6c321"> 1473</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa3e504db4a2eb010a339d0c0eed6c321">BIT_CKE_AUDIOREG_EN</a>: 1;</div><div class="line"><a name="l01474"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6afeae0aa7156690a675fb7e335161bb"> 1474</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6afeae0aa7156690a675fb7e335161bb">BIT_PERI_SPORT2_EN</a>: 1;</div><div class="line"><a name="l01475"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7089b11dcf956ad8eb4a78b0236ddcd8"> 1475</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7089b11dcf956ad8eb4a78b0236ddcd8">BIT_PERI_SPORT3_EN</a>: 1;</div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a67e227c20bfd0d84110407cc0ec00851"> 1476</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a67e227c20bfd0d84110407cc0ec00851">BIT_CKE_SPORT2_EN</a>: 1;</div><div class="line"><a name="l01477"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af359dbd57e7180f909d0290623eaeff7"> 1477</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af359dbd57e7180f909d0290623eaeff7">BIT_CKE_SPORT3_EN</a>: 1;</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;            __IO uint32_t RESERVED_0: 18;</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;        } BITS_220;</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;    } u_220;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;    <span class="comment">/* 0x0224       0x4000_0224</span></div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;<span class="comment">        31:0    R/W    DUMMY                           32&#39;h44</span></div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01485"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7874723d96ba65b60e8b8bebe1c8c47e"> 1485</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7874723d96ba65b60e8b8bebe1c8c47e">REG_PERION_REG_SOC_AUDIO_CLK_CTRL_A</a>;</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;    <span class="comment">/* 0x0228       0x4000_0228</span></div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="comment">        31:0    R/W    DUMMY                           32h48001</span></div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9945402d4daa825ff523bca16816d13c"> 1490</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9945402d4daa825ff523bca16816d13c">REG_PERION_REG_SOC_AUDIO_CLK_CTRL_B</a>;</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;    <span class="comment">/* 0x022C       0x4000_022c</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;<span class="comment">        0       R/W    r_AUDIO_XTAL_SEL                1&#39;h0</span></div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;<span class="comment">        31:1    R/W    DUMMY                           31&#39;h72</span></div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    {</div><div class="line"><a name="l01498"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5538e12edf5cd063f6a3afec5644da0d"> 1498</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5538e12edf5cd063f6a3afec5644da0d">REG_PERION_REG_SOC_AUDIO_CLK_CTRL_C</a>;</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;        {</div><div class="line"><a name="l01501"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a08990418f79bfad6035c8f02002ac53f"> 1501</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a08990418f79bfad6035c8f02002ac53f">r_AUDIO_XTAL_SEL</a>: 1;</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;            __IO uint32_t RESERVED_0: 31;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;        } BITS_22C;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;    } u_22C;</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;    <span class="comment">/* 0x0230       0x4000_0230</span></div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;<span class="comment">        0       R/W    BIT_CKE_HWSPI                   1&#39;h1</span></div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;<span class="comment">        1       R/W    BIT_CKE_CORDIC                  1&#39;h0</span></div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;<span class="comment">        2       R/W    BIT_SOC_CKE_PLFM                1&#39;h1</span></div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;<span class="comment">        3       R/W    BIT_CKE_EFC                     1&#39;h1</span></div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;<span class="comment">        4       R/W    BIT_CKE_BUS_RAM_SLP             1&#39;h0</span></div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="comment">        5       R/W    BIT_CKE_BT_VEN                  1&#39;h1</span></div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="comment">        6       R/W    BIT_SOC_ACTCK_VENDOR_REG_EN     1&#39;h0</span></div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;<span class="comment">        7       R/W    BIT_SOC_SLPCK_VENDOR_REG_EN     1&#39;h0</span></div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;<span class="comment">        8       R/W    BIT_SOC_ACTCK_FLASH_EN          1&#39;h1</span></div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;<span class="comment">        9       R/W    BIT_SOC_SLPCK_FLASH_EN          1&#39;h0</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;<span class="comment">        10      R/W    BIT_SOC_ACTCK_UART2_EN          1&#39;h0</span></div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;<span class="comment">        11      R/W    BIT_SOC_SLPCK_UART2_EN          1&#39;h0</span></div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;<span class="comment">        12      R/W    BIT_SOC_ACTCK_UART1_EN          1&#39;h0</span></div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;<span class="comment">        13      R/W    BIT_SOC_SLPCK_UART1_EN          1&#39;h0</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;<span class="comment">        14      R/W    BIT_SOC_ACTCK_TIMER0_EN         1&#39;h0</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;<span class="comment">        15      R/W    BIT_SOC_SLPCK_TIMER0_EN         1&#39;h0</span></div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;<span class="comment">        16      R/W    BIT_SOC_ACTCK_GDMA0_EN          1&#39;h0</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;<span class="comment">        17      R/W    BIT_SOC_SLPCK_GDMA0_EN          1&#39;h0</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;<span class="comment">        18      R/W    BIT_SOC_ACTCK_UART3_EN          1&#39;h0</span></div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;<span class="comment">        19      R/W    BIT_SOC_SLPCK_UART3_EN          1&#39;h0</span></div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;<span class="comment">        20      R/W    BIT_SOC_ACTCK_TIMER1_EN         1&#39;h0</span></div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;<span class="comment">        21      R/W    BIT_SOC_SLPCK_TIMER1_EN         1&#39;h0</span></div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;<span class="comment">        22      R/W    BIT_SOC_ACTCK_GPIOB_EN          1&#39;h0</span></div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;<span class="comment">        23      R/W    BIT_SOC_SLPCK_GPIOB_EN          1&#39;h0</span></div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;<span class="comment">        24      R/W    BIT_SOC_ACTCK_GPIOA_EN          1&#39;h0</span></div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;<span class="comment">        25      R/W    BIT_SOC_SLPCK_GPIOA_EN          1&#39;h0</span></div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="comment">        26      R/W    BIT_SOC_ACTCK_SDH_EN            1&#39;h0</span></div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="comment">        27      R/W    BIT_SOC_SLPCK_SDH_EN            1&#39;h0</span></div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;<span class="comment">        28      R/W    BIT_SOC_ACTCK_USB_EN            1&#39;h0</span></div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;<span class="comment">        29      R/W    BIT_SOC_SLPCK_USB_EN            1&#39;h0</span></div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;<span class="comment">        30      R/W    BIT_CKE_COM_RAM                 1&#39;h1</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;<span class="comment">        31      R/W    BIT_CKE_BUS_COM_RAM_SLP         1&#39;h0</span></div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    {</div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aea5fb32f9c1b85fc432bdb2fb5ea721d"> 1542</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aea5fb32f9c1b85fc432bdb2fb5ea721d">REG_PERION_REG_PESOC_CLK_CTRL</a>;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;        {</div><div class="line"><a name="l01545"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac5b7b41a0feb5c6d534d15b8790bbd8d"> 1545</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac5b7b41a0feb5c6d534d15b8790bbd8d">BIT_CKE_HWSPI</a>: 1;</div><div class="line"><a name="l01546"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a86996cbd9ad64f98f2ae2aea86b98dc0"> 1546</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a86996cbd9ad64f98f2ae2aea86b98dc0">BIT_CKE_CORDIC</a>: 1;</div><div class="line"><a name="l01547"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aca82e1802aa5faeb5ed0b07552958939"> 1547</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aca82e1802aa5faeb5ed0b07552958939">BIT_SOC_CKE_PLFM</a>: 1;</div><div class="line"><a name="l01548"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae3475fe747e30ed275042c5455091351"> 1548</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae3475fe747e30ed275042c5455091351">BIT_CKE_EFC</a>: 1;</div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a333b150950f7195b24a18607e1cc5eb3"> 1549</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a333b150950f7195b24a18607e1cc5eb3">BIT_CKE_BUS_RAM_SLP</a>: 1;</div><div class="line"><a name="l01550"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac398baa55c3ee3b106fec14f0fbea55c"> 1550</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac398baa55c3ee3b106fec14f0fbea55c">BIT_CKE_BT_VEN</a>: 1;</div><div class="line"><a name="l01551"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a34ca6ce7937909defa074326ef703fba"> 1551</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a34ca6ce7937909defa074326ef703fba">BIT_SOC_ACTCK_VENDOR_REG_EN</a>: 1;</div><div class="line"><a name="l01552"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa75ea2ebed06657c70dd662025239270"> 1552</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa75ea2ebed06657c70dd662025239270">BIT_SOC_SLPCK_VENDOR_REG_EN</a>: 1;</div><div class="line"><a name="l01553"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a30bbe3f2be68f346eac962be5eaf7f33"> 1553</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a30bbe3f2be68f346eac962be5eaf7f33">BIT_SOC_ACTCK_FLASH_EN</a>: 1;</div><div class="line"><a name="l01554"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae232c998a02bd661ca4e651f5608a98a"> 1554</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae232c998a02bd661ca4e651f5608a98a">BIT_SOC_SLPCK_FLASH_EN</a>: 1;</div><div class="line"><a name="l01555"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac03a90d0fe8c9412e958a8ad1177886d"> 1555</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac03a90d0fe8c9412e958a8ad1177886d">BIT_SOC_ACTCK_UART2_EN</a>: 1;</div><div class="line"><a name="l01556"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2aed2b98ccd2d42c13e2d23c405efd5d"> 1556</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2aed2b98ccd2d42c13e2d23c405efd5d">BIT_SOC_SLPCK_UART2_EN</a>: 1;</div><div class="line"><a name="l01557"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6e5acb238eab6bed851c7907098f43a0"> 1557</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6e5acb238eab6bed851c7907098f43a0">BIT_SOC_ACTCK_UART1_EN</a>: 1;</div><div class="line"><a name="l01558"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a98765e42700c984bdc6712d1d55dad9d"> 1558</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a98765e42700c984bdc6712d1d55dad9d">BIT_SOC_SLPCK_UART1_EN</a>: 1;</div><div class="line"><a name="l01559"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae74b5321cdc05f171d18e509ecb9a0f3"> 1559</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae74b5321cdc05f171d18e509ecb9a0f3">BIT_SOC_ACTCK_TIMER0_EN</a>: 1;</div><div class="line"><a name="l01560"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a112f741462b744f360a5d328c9e9b67a"> 1560</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a112f741462b744f360a5d328c9e9b67a">BIT_SOC_SLPCK_TIMER0_EN</a>: 1;</div><div class="line"><a name="l01561"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0a66825f3725c991a944e69084ca4e39"> 1561</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0a66825f3725c991a944e69084ca4e39">BIT_SOC_ACTCK_GDMA0_EN</a>: 1;</div><div class="line"><a name="l01562"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a17b2bd83a3fe2328254b3a76cfcfe451"> 1562</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a17b2bd83a3fe2328254b3a76cfcfe451">BIT_SOC_SLPCK_GDMA0_EN</a>: 1;</div><div class="line"><a name="l01563"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5c08285185bb7d219095e097702e4557"> 1563</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5c08285185bb7d219095e097702e4557">BIT_SOC_ACTCK_UART3_EN</a>: 1;</div><div class="line"><a name="l01564"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1cbc145e8b1246a19ff98685f9983676"> 1564</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1cbc145e8b1246a19ff98685f9983676">BIT_SOC_SLPCK_UART3_EN</a>: 1;</div><div class="line"><a name="l01565"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8d01c226a7aa88b80e5c3e7d728283bc"> 1565</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8d01c226a7aa88b80e5c3e7d728283bc">BIT_SOC_ACTCK_TIMER1_EN</a>: 1;</div><div class="line"><a name="l01566"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab99cd519a409eca92c329c04eb82cacc"> 1566</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab99cd519a409eca92c329c04eb82cacc">BIT_SOC_SLPCK_TIMER1_EN</a>: 1;</div><div class="line"><a name="l01567"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a61384f8d4f4858c22375144a73893936"> 1567</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a61384f8d4f4858c22375144a73893936">BIT_SOC_ACTCK_GPIOB_EN</a>: 1;</div><div class="line"><a name="l01568"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1cbeb421ee0426c8ad14757ee7cb82db"> 1568</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1cbeb421ee0426c8ad14757ee7cb82db">BIT_SOC_SLPCK_GPIOB_EN</a>: 1;</div><div class="line"><a name="l01569"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae5b550bfdaeee78478621a96644727c2"> 1569</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae5b550bfdaeee78478621a96644727c2">BIT_SOC_ACTCK_GPIOA_EN</a>: 1;</div><div class="line"><a name="l01570"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af8b577fec15b6d01a610814aa1b1bbb7"> 1570</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af8b577fec15b6d01a610814aa1b1bbb7">BIT_SOC_SLPCK_GPIOA_EN</a>: 1;</div><div class="line"><a name="l01571"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#addd200b4707af4efe6f77d44c02e10cf"> 1571</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#addd200b4707af4efe6f77d44c02e10cf">BIT_SOC_ACTCK_SDH_EN</a>: 1;</div><div class="line"><a name="l01572"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a413c4731d8857b1890602efbbcc4c429"> 1572</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a413c4731d8857b1890602efbbcc4c429">BIT_SOC_SLPCK_SDH_EN</a>: 1;</div><div class="line"><a name="l01573"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8ef3714ed6d07a2103e5cb4af712537a"> 1573</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8ef3714ed6d07a2103e5cb4af712537a">BIT_SOC_ACTCK_USB_EN</a>: 1;</div><div class="line"><a name="l01574"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aad7e80c9a28a0c783e3c7918bdbbcd9a"> 1574</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aad7e80c9a28a0c783e3c7918bdbbcd9a">BIT_SOC_SLPCK_USB_EN</a>: 1;</div><div class="line"><a name="l01575"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8f7a97cd51ce51e86e4d3c59ddd68d03"> 1575</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8f7a97cd51ce51e86e4d3c59ddd68d03">BIT_CKE_COM_RAM</a>: 1;</div><div class="line"><a name="l01576"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acbd814c864a8a8450b215c8bb37aef9f"> 1576</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acbd814c864a8a8450b215c8bb37aef9f">BIT_CKE_BUS_COM_RAM_SLP</a>: 1;</div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;        } BITS_230;</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;    } u_230;</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;    <span class="comment">/* 0x0234       0x4000_0234</span></div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;<span class="comment">        0       R/W    BIT_SOC_ACTCK_UART0_DATA_EN     1&#39;h0</span></div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;<span class="comment">        1       R/W    BIT_SOC_SLPCK_UART0_DATA_EN     1&#39;h0</span></div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;<span class="comment">        2       R/W    BIT_SOC_ACTCK_UART1_HCI_EN      1&#39;h0</span></div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;<span class="comment">        3       R/W    BIT_SOC_SLPCK_UART1_HCI_EN      1&#39;h0</span></div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;<span class="comment">        4       R/W    BIT_CKE_MODEM                   1&#39;h1</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;<span class="comment">        5       R/W    BIT_CKE_CAL32K                  1&#39;h0</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;<span class="comment">        6       R/W    BIT_CKE_SWR_SS                  1&#39;h0</span></div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;<span class="comment">        7       R/W    BIT_CKE_RSA                     1&#39;h0</span></div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;<span class="comment">        8       R/W    BIT_CKE_RNG                     1&#39;h0</span></div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;<span class="comment">        9       R/W    BIT_CKE_PSRAM                   1&#39;h1</span></div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;<span class="comment">        10      R/W    BIT_CKE_DSP_TIMER               1&#39;h0</span></div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="comment">        11      R/W    BIT_CKE_DSP_SYNC                1&#39;h1</span></div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="comment">        12      R/W    BIT_CKE_DSP2_WDT                1&#39;h0</span></div><div class="line"><a name="l01594"></a><span class="lineno"> 1594</span>&#160;<span class="comment">        13      R/W    BIT_CKE_ASRC2                   1&#39;h0</span></div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;<span class="comment">        14      R/W    BIT_SOC_ACTCK_SPI2_EN           1&#39;h0</span></div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;<span class="comment">        15      R/W    BIT_SOC_SLPCK_SPI2_EN           1&#39;h0</span></div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;<span class="comment">        16      R/W    BIT_SOC_ACTCK_SPI0_EN           1&#39;h0</span></div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;<span class="comment">        17      R/W    BIT_SOC_SLPCK_SPI0_EN           1&#39;h0</span></div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;<span class="comment">        18      R/W    BIT_SOC_ACTCK_SPI1_EN           1&#39;h0</span></div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;<span class="comment">        19      R/W    BIT_SOC_SLPCK_SPI1_EN           1&#39;h0</span></div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;<span class="comment">        20      R/W    BIT_SOC_ACTCK_IR_EN             1&#39;h0</span></div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;<span class="comment">        21      R/W    BIT_SOC_SLPCK_IR_EN             1&#39;h0</span></div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;<span class="comment">        22      R/W    BIT_SOC_ACTCK_SHA_EN            1&#39;h0</span></div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;<span class="comment">        23      R/W    BIT_SOC_SLPCK_SHA_EN            1&#39;h0</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;<span class="comment">        24      R/W    BIT_SOC_ACTCK_FLASH1_EN         1&#39;h0</span></div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;<span class="comment">        25      R/W    BIT_SOC_SLPCK_FLASH1_EN         1&#39;h0</span></div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;<span class="comment">        26      R/W    BIT_SOC_ACTCK_FLASH2_EN         1&#39;h0</span></div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;<span class="comment">        27      R/W    BIT_SOC_SLPCK_FLASH2_EN         1&#39;h0</span></div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;<span class="comment">        28      R/W    BIT_SOC_ACTCK_FLASH3_EN         1&#39;h0</span></div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;<span class="comment">        29      R/W    BIT_SOC_SLPCK_FLASH3_EN         1&#39;h0</span></div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;<span class="comment">        30      R/W    BIT_CKE_COM2_RAM                1&#39;h0</span></div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;<span class="comment">        31      R/W    BIT_CKE_BUS_COM2_RAM_SLP        1&#39;h0</span></div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;    {</div><div class="line"><a name="l01616"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6294b03e6d90cff2e2e17c1aaad82144"> 1616</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6294b03e6d90cff2e2e17c1aaad82144">REG_PERION_REG_PESOC_PERI_CLK_CTRL0</a>;</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;        {</div><div class="line"><a name="l01619"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6aacdf9911443c5e1c0a4012ba7a494c"> 1619</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6aacdf9911443c5e1c0a4012ba7a494c">BIT_SOC_ACTCK_UART0_DATA_EN</a>: 1;</div><div class="line"><a name="l01620"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0577f97372dce2b35c2a5dbbfd595f5d"> 1620</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0577f97372dce2b35c2a5dbbfd595f5d">BIT_SOC_SLPCK_UART0_DATA_EN</a>: 1;</div><div class="line"><a name="l01621"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a369b92b7c89d58d7df9c79aa4cf42987"> 1621</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a369b92b7c89d58d7df9c79aa4cf42987">BIT_SOC_ACTCK_UART1_HCI_EN</a>: 1;</div><div class="line"><a name="l01622"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a019a4dd9f996235c9994928a4635f6ab"> 1622</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a019a4dd9f996235c9994928a4635f6ab">BIT_SOC_SLPCK_UART1_HCI_EN</a>: 1;</div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3c100d47ff6084197df2651361918ee9"> 1623</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3c100d47ff6084197df2651361918ee9">BIT_CKE_MODEM</a>: 1;</div><div class="line"><a name="l01624"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae5a2c8657b439b7232627780ddb813a2"> 1624</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae5a2c8657b439b7232627780ddb813a2">BIT_CKE_CAL32K</a>: 1;</div><div class="line"><a name="l01625"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adcca916c69e21b3e0130d4ea9245f7cd"> 1625</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adcca916c69e21b3e0130d4ea9245f7cd">BIT_CKE_SWR_SS</a>: 1;</div><div class="line"><a name="l01626"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1c3949fe345f86b23731e3c7cd8076d7"> 1626</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1c3949fe345f86b23731e3c7cd8076d7">BIT_CKE_RSA</a>: 1;</div><div class="line"><a name="l01627"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a65724d2d48c9bd20b66f85514a638cf9"> 1627</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a65724d2d48c9bd20b66f85514a638cf9">BIT_CKE_RNG</a>: 1;</div><div class="line"><a name="l01628"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a79dbe46464a4f557c60464164a474878"> 1628</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a79dbe46464a4f557c60464164a474878">BIT_CKE_PSRAM</a>: 1;</div><div class="line"><a name="l01629"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a28811c4875be52fcb599b4663a925ee9"> 1629</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a28811c4875be52fcb599b4663a925ee9">BIT_CKE_DSP_TIMER</a>: 1;</div><div class="line"><a name="l01630"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a84aa4f03ce2909873cd44c64fbb941e9"> 1630</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a84aa4f03ce2909873cd44c64fbb941e9">BIT_CKE_DSP_SYNC</a>: 1;</div><div class="line"><a name="l01631"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a726cb439e00e711214e5e31a324c840c"> 1631</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a726cb439e00e711214e5e31a324c840c">BIT_CKE_DSP2_WDT</a>: 1;</div><div class="line"><a name="l01632"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ade75bb5b69461668fb5a034a0ce0e566"> 1632</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ade75bb5b69461668fb5a034a0ce0e566">BIT_CKE_ASRC2</a>: 1;</div><div class="line"><a name="l01633"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aede157b3db8749a0d6971d1c1112f763"> 1633</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aede157b3db8749a0d6971d1c1112f763">BIT_SOC_ACTCK_SPI2_EN</a>: 1;</div><div class="line"><a name="l01634"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa0e9219057902de7cc42bd7fdbc9f9f1"> 1634</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa0e9219057902de7cc42bd7fdbc9f9f1">BIT_SOC_SLPCK_SPI2_EN</a>: 1;</div><div class="line"><a name="l01635"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad5ccff0cd59611b152edd1d31226a9b8"> 1635</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad5ccff0cd59611b152edd1d31226a9b8">BIT_SOC_ACTCK_SPI0_EN</a>: 1;</div><div class="line"><a name="l01636"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a64ce5cdd604e7bf4024da4f2a1548c72"> 1636</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a64ce5cdd604e7bf4024da4f2a1548c72">BIT_SOC_SLPCK_SPI0_EN</a>: 1;</div><div class="line"><a name="l01637"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a065cbb85cfa5ee837111ba867291e8b8"> 1637</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a065cbb85cfa5ee837111ba867291e8b8">BIT_SOC_ACTCK_SPI1_EN</a>: 1;</div><div class="line"><a name="l01638"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3be3f146ff44878368b0ae708d363cad"> 1638</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3be3f146ff44878368b0ae708d363cad">BIT_SOC_SLPCK_SPI1_EN</a>: 1;</div><div class="line"><a name="l01639"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acb5d8fa11697d3aa790d81a134b6b154"> 1639</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acb5d8fa11697d3aa790d81a134b6b154">BIT_SOC_ACTCK_IR_EN</a>: 1;</div><div class="line"><a name="l01640"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aca5999099b2f4de32f3a176f019b5aa0"> 1640</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aca5999099b2f4de32f3a176f019b5aa0">BIT_SOC_SLPCK_IR_EN</a>: 1;</div><div class="line"><a name="l01641"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab7a8265d75fc0a74510bd60fb662b821"> 1641</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab7a8265d75fc0a74510bd60fb662b821">BIT_SOC_ACTCK_SHA_EN</a>: 1;</div><div class="line"><a name="l01642"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad33904a643e8ff93deca1533cfbc89a4"> 1642</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad33904a643e8ff93deca1533cfbc89a4">BIT_SOC_SLPCK_SHA_EN</a>: 1;</div><div class="line"><a name="l01643"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aefc45052eb39c842735d70f6d364c564"> 1643</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aefc45052eb39c842735d70f6d364c564">BIT_SOC_ACTCK_FLASH1_EN</a>: 1;</div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a520d3cbc6ed9744ca63681f24291544d"> 1644</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a520d3cbc6ed9744ca63681f24291544d">BIT_SOC_SLPCK_FLASH1_EN</a>: 1;</div><div class="line"><a name="l01645"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad5d5a72d6c87f18df0c032ae616d32d7"> 1645</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad5d5a72d6c87f18df0c032ae616d32d7">BIT_SOC_ACTCK_FLASH2_EN</a>: 1;</div><div class="line"><a name="l01646"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a71d6d7a04b778895860d7a5f1ea9b0aa"> 1646</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a71d6d7a04b778895860d7a5f1ea9b0aa">BIT_SOC_SLPCK_FLASH2_EN</a>: 1;</div><div class="line"><a name="l01647"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aadc1047e5fc988cb2b260796d413a701"> 1647</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aadc1047e5fc988cb2b260796d413a701">BIT_SOC_ACTCK_FLASH3_EN</a>: 1;</div><div class="line"><a name="l01648"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa338af75d1752bfae9f4a74970905d27"> 1648</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa338af75d1752bfae9f4a74970905d27">BIT_SOC_SLPCK_FLASH3_EN</a>: 1;</div><div class="line"><a name="l01649"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56452a981b2af3506b06cff54fd297a0"> 1649</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56452a981b2af3506b06cff54fd297a0">BIT_CKE_COM2_RAM</a>: 1;</div><div class="line"><a name="l01650"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abaccb8aa475a25fe2905aea8f8a9d88c"> 1650</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abaccb8aa475a25fe2905aea8f8a9d88c">BIT_CKE_BUS_COM2_RAM_SLP</a>: 1;</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;        } BITS_234;</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;    } u_234;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;    <span class="comment">/* 0x0238       0x4000_0238</span></div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;<span class="comment">        0       R/W    BIT_SOC_ACTCK_I2C0_EN           1&#39;h0</span></div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;<span class="comment">        1       R/W    BIT_SOC_SLPCK_I2C0_EN           1&#39;h0</span></div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;<span class="comment">        2       R/W    BIT_SOC_ACTCK_I2C1_EN           1&#39;h0</span></div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;<span class="comment">        3       R/W    BIT_SOC_SLPCK_I2C1_EN           1&#39;h0</span></div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;<span class="comment">        4       R/W    BIT_SOC_ACTCK_QDECODE_EN        1&#39;h0</span></div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment">        5       R/W    BIT_SOC_SLPCK_QDECODE_EN        1&#39;h0</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment">        6       R/W    BIT_SOC_ACTCK_KEYSCAN_EN        1&#39;h0</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="comment">        7       R/W    BIT_SOC_SLPCK_KEYSCAN_EN        1&#39;h0</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="comment">        8       R/W    BIT_SOC_ACTCK_AES_EN            1&#39;h0</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="comment">        9       R/W    BIT_SOC_SLPCK_AES_EN            1&#39;h0</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="comment">        10      R/W    BIT_SOC_ACTCK_I2C2_EN           1&#39;h0</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment">        11      R/W    BIT_SOC_SLPCK_I2C2_EN           1&#39;h0</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment">        12      R/W    BIT_SOC_ACTCKE_DSP_DMA          1&#39;h0</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="comment">        13      R/W    BIT_SOC_ACTCKE_DSP_PERI         1&#39;h0</span></div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="comment">        14      R/W    BIT_SOC_ACTCKE_DSP_SYS_RAM      1&#39;h0</span></div><div class="line"><a name="l01670"></a><span class="lineno"> 1670</span>&#160;<span class="comment">        15      R/W    BIT_SOC_ACTCKE_DSP_BUS          1&#39;h0</span></div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;<span class="comment">        16      R/W    BIT_SOC_ACTCK_SPI_3WIRE_EN      1&#39;h0</span></div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;<span class="comment">        17      R/W    BIT_SOC_SLPCK_SPI_3WIRE_EN      1&#39;h0</span></div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;<span class="comment">        18      R/W    BIT_SOC_ACTCKE_DSP2_MEM         1&#39;h0</span></div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;<span class="comment">        19      R/W    BIT_SOC_ACTCKE_DSP2             1&#39;h0</span></div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;<span class="comment">        20      R/W    BIT_SOC_ACTCKE_ASRC             1&#39;h0</span></div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;<span class="comment">        21      R/W    BIT_SOC_SLPCKE_ASRC             1&#39;h0</span></div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;<span class="comment">        22      R/W    BIT_SOC_ACTCKE_DSP_MEM          1&#39;h0</span></div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;<span class="comment">        23      R/W    BIT_SOC_SLPCKE_DSP_MEM          1&#39;h0</span></div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;<span class="comment">        24      R/W    BIT_SOC_ACTCK_ADC_EN            1&#39;h0</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;<span class="comment">        25      R/W    BIT_SOC_SLPCK_ADC_EN            1&#39;h0</span></div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;<span class="comment">        26      R/W    BIT_SOC_ACTCKE_H2D_D2H          1&#39;h0</span></div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;<span class="comment">        27      R/W    BIT_SOC_SLPCKE_H2D_D2H          1&#39;h0</span></div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;<span class="comment">        28      R/W    BIT_SOC_ACTCKE_DSP              1&#39;h0</span></div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;<span class="comment">        29      R/W    BIT_SOC_SLPCKE_DSP              1&#39;h0</span></div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;<span class="comment">        30      R/W    BIT_SOC_CKE_DSP_WDT             1&#39;h0</span></div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;<span class="comment">        31      R/W    BIT_SOC_CLK_EFUSE               1&#39;h0</span></div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;    {</div><div class="line"><a name="l01690"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a379e2a8d6edf3b16a5b1254705cfe7c9"> 1690</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a379e2a8d6edf3b16a5b1254705cfe7c9">REG_PERION_REG_PESOC_PERI_CLK_CTRL1</a>;</div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;        {</div><div class="line"><a name="l01693"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a168d1ae162d6f11c93b8089cda132067"> 1693</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a168d1ae162d6f11c93b8089cda132067">BIT_SOC_ACTCK_I2C0_EN</a>: 1;</div><div class="line"><a name="l01694"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af13bcd5a6c99cba044a0fc27dcecb9d2"> 1694</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af13bcd5a6c99cba044a0fc27dcecb9d2">BIT_SOC_SLPCK_I2C0_EN</a>: 1;</div><div class="line"><a name="l01695"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afcefaa6545850ea20368b37e5061a7be"> 1695</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afcefaa6545850ea20368b37e5061a7be">BIT_SOC_ACTCK_I2C1_EN</a>: 1;</div><div class="line"><a name="l01696"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab9ed462cc8cb575fd5db57f1e57061ce"> 1696</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab9ed462cc8cb575fd5db57f1e57061ce">BIT_SOC_SLPCK_I2C1_EN</a>: 1;</div><div class="line"><a name="l01697"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7a46a4f1da2a441cb8a198d12ee4fa88"> 1697</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7a46a4f1da2a441cb8a198d12ee4fa88">BIT_SOC_ACTCK_QDECODE_EN</a>: 1;</div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4b67bd12e307598820a5658cfa492360"> 1698</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4b67bd12e307598820a5658cfa492360">BIT_SOC_SLPCK_QDECODE_EN</a>: 1;</div><div class="line"><a name="l01699"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af2ee44beb80a9a434a366426a0dcaa59"> 1699</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af2ee44beb80a9a434a366426a0dcaa59">BIT_SOC_ACTCK_KEYSCAN_EN</a>: 1;</div><div class="line"><a name="l01700"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a85c19ea57d164fff0fc25758815e5b25"> 1700</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a85c19ea57d164fff0fc25758815e5b25">BIT_SOC_SLPCK_KEYSCAN_EN</a>: 1;</div><div class="line"><a name="l01701"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad017dc02c27b5f6d56976f38b7dd3fd7"> 1701</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad017dc02c27b5f6d56976f38b7dd3fd7">BIT_SOC_ACTCK_AES_EN</a>: 1;</div><div class="line"><a name="l01702"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a66eda89c9cb43c7c6641733ce2753a61"> 1702</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a66eda89c9cb43c7c6641733ce2753a61">BIT_SOC_SLPCK_AES_EN</a>: 1;</div><div class="line"><a name="l01703"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af7563f765a63802df461307353c59acc"> 1703</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af7563f765a63802df461307353c59acc">BIT_SOC_ACTCK_I2C2_EN</a>: 1;</div><div class="line"><a name="l01704"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab5e212398fd822a9411a494d3dc6c25f"> 1704</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab5e212398fd822a9411a494d3dc6c25f">BIT_SOC_SLPCK_I2C2_EN</a>: 1;</div><div class="line"><a name="l01705"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4a403a9dea2b314143eeda3a1c94ad57"> 1705</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4a403a9dea2b314143eeda3a1c94ad57">BIT_SOC_ACTCKE_DSP_DMA</a>: 1;</div><div class="line"><a name="l01706"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad781e6d554fc3b296b2117fdaee7bd4b"> 1706</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad781e6d554fc3b296b2117fdaee7bd4b">BIT_SOC_ACTCKE_DSP_PERI</a>: 1;</div><div class="line"><a name="l01707"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a375335385c72e77bddafaf263100cc64"> 1707</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a375335385c72e77bddafaf263100cc64">BIT_SOC_ACTCKE_DSP_SYS_RAM</a>: 1;</div><div class="line"><a name="l01708"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a465753a651b05ea3b68cdffcb22201c7"> 1708</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a465753a651b05ea3b68cdffcb22201c7">BIT_SOC_ACTCKE_DSP_BUS</a>: 1;</div><div class="line"><a name="l01709"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3b27cd03f41fbc9183436754ab78ae6f"> 1709</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3b27cd03f41fbc9183436754ab78ae6f">BIT_SOC_ACTCK_SPI_3WIRE_EN</a>: 1;</div><div class="line"><a name="l01710"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ada75b38d74ae148defa5e582deacab74"> 1710</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ada75b38d74ae148defa5e582deacab74">BIT_SOC_SLPCK_SPI_3WIRE_EN</a>: 1;</div><div class="line"><a name="l01711"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a32f87c58d0c236353fb93fc723d3c1fc"> 1711</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a32f87c58d0c236353fb93fc723d3c1fc">BIT_SOC_ACTCKE_DSP2_MEM</a>: 1;</div><div class="line"><a name="l01712"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a583dc784c345792abc18cdf8489762ad"> 1712</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a583dc784c345792abc18cdf8489762ad">BIT_SOC_ACTCKE_DSP2</a>: 1;</div><div class="line"><a name="l01713"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a92998bed360f4aa612a57e75c3fb0a5c"> 1713</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a92998bed360f4aa612a57e75c3fb0a5c">BIT_SOC_ACTCKE_ASRC</a>: 1;</div><div class="line"><a name="l01714"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7d56552a9a26227c6a1c88a2afcaa982"> 1714</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7d56552a9a26227c6a1c88a2afcaa982">BIT_SOC_SLPCKE_ASRC</a>: 1;</div><div class="line"><a name="l01715"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a495a036be8cb024e03c94f0a1b0334ab"> 1715</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a495a036be8cb024e03c94f0a1b0334ab">BIT_SOC_ACTCKE_DSP_MEM</a>: 1;</div><div class="line"><a name="l01716"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9dd22011275d494e5d6cd823965cdc23"> 1716</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9dd22011275d494e5d6cd823965cdc23">BIT_SOC_SLPCKE_DSP_MEM</a>: 1;</div><div class="line"><a name="l01717"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ace350fd67e32eb6402859b2393e3b67a"> 1717</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ace350fd67e32eb6402859b2393e3b67a">BIT_SOC_ACTCK_ADC_EN</a>: 1;</div><div class="line"><a name="l01718"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ade539190a5f9ac6164588098b423aee1"> 1718</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ade539190a5f9ac6164588098b423aee1">BIT_SOC_SLPCK_ADC_EN</a>: 1;</div><div class="line"><a name="l01719"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a11793a29b3567a18300cbde43ecd731e"> 1719</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a11793a29b3567a18300cbde43ecd731e">BIT_SOC_ACTCKE_H2D_D2H</a>: 1;</div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa99d5580b0a6cc36fa5b71620d8266e5"> 1720</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa99d5580b0a6cc36fa5b71620d8266e5">BIT_SOC_SLPCKE_H2D_D2H</a>: 1;</div><div class="line"><a name="l01721"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a100b1e8df2c91c5823c0b2e5be3a970d"> 1721</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a100b1e8df2c91c5823c0b2e5be3a970d">BIT_SOC_ACTCKE_DSP</a>: 1;</div><div class="line"><a name="l01722"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6f0ef7f0e1f59bbb412936c5de4681ea"> 1722</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6f0ef7f0e1f59bbb412936c5de4681ea">BIT_SOC_SLPCKE_DSP</a>: 1;</div><div class="line"><a name="l01723"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa64e1ec5555b9c9e1a1b55aa5cf61b2c"> 1723</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa64e1ec5555b9c9e1a1b55aa5cf61b2c">BIT_SOC_CKE_DSP_WDT</a>: 1;</div><div class="line"><a name="l01724"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a24d65aeedc22bbbaf9b364a83eed53a5"> 1724</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a24d65aeedc22bbbaf9b364a83eed53a5">BIT_SOC_CLK_EFUSE</a>: 1;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;        } BITS_238;</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;    } u_238;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    <span class="comment">/* 0x023C       0x4000_023c</span></div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;<span class="comment">        0       R/W    r_epalna_od                     1&#39;h0</span></div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;<span class="comment">        31:1    R/W    DUMMY                           31&#39;h0</span></div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01733"></a><span class="lineno"> 1733</span>&#160;    {</div><div class="line"><a name="l01734"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a164b0e265eae184642a979fdf74ec0d5"> 1734</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a164b0e265eae184642a979fdf74ec0d5">REG_PERION_REG_0x023C</a>;</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;        {</div><div class="line"><a name="l01737"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad6f55a443c6b0c948ad57e859018d906"> 1737</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad6f55a443c6b0c948ad57e859018d906">r_epalna_od</a>: 1;</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;            __IO uint32_t RESERVED_0: 31;</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;        } BITS_23C;</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    } u_23C;</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;    <span class="comment">/* 0x0240       0x4000_0240</span></div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;<span class="comment">        0       R/W    BIT_SOC_ACTCK_GPIOC_EN          1&#39;h0</span></div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;<span class="comment">        1       R/W    BIT_SOC_SLPCK_GPIOC_EN          1&#39;h0</span></div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="comment">        7:2     R/W    DUMMY                           6&#39;h0</span></div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="comment">        8       R/W    BIT_SOC_CK_APSRAM_EN            1&#39;h0</span></div><div class="line"><a name="l01747"></a><span class="lineno"> 1747</span>&#160;<span class="comment">        31:9    R/W    DUMMY                           23&#39;h0</span></div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;    {</div><div class="line"><a name="l01751"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab48fd6a73e8b0a92da51ddd40e43c4dc"> 1751</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab48fd6a73e8b0a92da51ddd40e43c4dc">REG_PERION_REG_0x0240</a>;</div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;        {</div><div class="line"><a name="l01754"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aca93a48a11f4681b103122ad87003617"> 1754</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aca93a48a11f4681b103122ad87003617">BIT_SOC_ACTCK_GPIOC_EN</a>: 1;</div><div class="line"><a name="l01755"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a55da710f9e8801f6aedbb9a7746f008b"> 1755</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a55da710f9e8801f6aedbb9a7746f008b">BIT_SOC_SLPCK_GPIOC_EN</a>: 1;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;            __IO uint32_t RESERVED_1: 6;</div><div class="line"><a name="l01757"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1f2f1a0c3d4ad6575889cf35dcc846b4"> 1757</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1f2f1a0c3d4ad6575889cf35dcc846b4">BIT_SOC_CK_APSRAM_EN</a>: 1;</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;            __IO uint32_t RESERVED_0: 23;</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;        } BITS_240;</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;    } u_240;</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;    <span class="comment">/* 0x0244       0x4000_0244</span></div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="comment">        0       R/W    BIT_SOC_ACTCK_BTBUS_EN          1</span></div><div class="line"><a name="l01764"></a><span class="lineno"> 1764</span>&#160;<span class="comment">        1       R/W    BIT_SOC_SLPCK_BTBUS_EN          1</span></div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;<span class="comment">        31:2    R/W    DUMMY                           30&#39;h0</span></div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;    {</div><div class="line"><a name="l01769"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a985fb4760583007534b2ce1aac1742db"> 1769</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a985fb4760583007534b2ce1aac1742db">REG_PERION_REG_PESOC_COM_CLK_CTRL1_REG_OFF_MEM_PWR_CRTL</a>;</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;        {</div><div class="line"><a name="l01772"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a00a709b84826f2fc851bf4735cbc49eb"> 1772</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a00a709b84826f2fc851bf4735cbc49eb">BIT_SOC_ACTCK_BTBUS_EN</a>: 1;</div><div class="line"><a name="l01773"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa2579f44ff8e2e3d1de70954dd53d781"> 1773</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa2579f44ff8e2e3d1de70954dd53d781">BIT_SOC_SLPCK_BTBUS_EN</a>: 1;</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;            __IO uint32_t RESERVED_0: 30;</div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;        } BITS_244;</div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;    } u_244;</div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;</div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;    <span class="comment">/* 0x0248       0x4000_0248</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;<span class="comment">        0       R/W    r_cpu_auto_slow_force_update    0</span></div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;<span class="comment">        1       R/W    r_mcu_fft1_cken                 1&#39;h0</span></div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;<span class="comment">        2       R/W    r_mcu_fft2_cken                 1&#39;h0</span></div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="comment">        3       R/W    r_mcu_fft1_fen                  1&#39;h0</span></div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="comment">        4       R/W    r_mcu_fft2_fen                  1&#39;h0</span></div><div class="line"><a name="l01784"></a><span class="lineno"> 1784</span>&#160;<span class="comment">        7:5     R/W    DUMMY                           3&#39;h0</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="comment">        10:8    R/W    r_swr_ss_div_sel                3&#39;h0</span></div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;<span class="comment">        15:11   R/W    DUMMY                           5&#39;h0</span></div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;<span class="comment">        16      R/W    r_phy_gpio1_reg_1               1&#39;h0</span></div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;<span class="comment">        17      R/W    r_phy_gpio1_sel0                1&#39;h0</span></div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="comment">        19:18   R/W    r_phy_gpio1_sel1                2&#39;h0</span></div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="comment">        21:20   R/W    r_phy_gpio1_sel2                2&#39;h0</span></div><div class="line"><a name="l01791"></a><span class="lineno"> 1791</span>&#160;<span class="comment">        22      R/W    r_phy_gpio2_reg_2               1&#39;h0</span></div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;<span class="comment">        23      R/W    r_phy_gpio2_sel0                1&#39;h0</span></div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;<span class="comment">        25:24   R/W    r_phy_gpio2_sel1                2&#39;h0</span></div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;<span class="comment">        27:26   R/W    r_phy_gpio2_sel2                2&#39;h0</span></div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;<span class="comment">        28      R/W    DUMMY                           1&#39;h0</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;<span class="comment">        29      R/W    r_clk_dsp1_en                   1&#39;h1</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;<span class="comment">        30      R/W    r_clk_dsp2_en                   1&#39;h1</span></div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;<span class="comment">        31      R/W    r_clk_dspb_en                   1&#39;h1</span></div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;    {</div><div class="line"><a name="l01802"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a61351ccb258138e09b913eefc53b472d"> 1802</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a61351ccb258138e09b913eefc53b472d">REG_PERION_REG_0x0248</a>;</div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;        {</div><div class="line"><a name="l01805"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af1b56c832bb2b57fd97ed8e41f51147d"> 1805</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af1b56c832bb2b57fd97ed8e41f51147d">r_cpu_auto_slow_force_update</a>: 1;</div><div class="line"><a name="l01806"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2182bd26eac082f531c74d2b9afa274b"> 1806</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2182bd26eac082f531c74d2b9afa274b">r_mcu_fft1_cken</a>: 1;</div><div class="line"><a name="l01807"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a84c4ae3b2b3d32ced065d13695724d82"> 1807</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a84c4ae3b2b3d32ced065d13695724d82">r_mcu_fft2_cken</a>: 1;</div><div class="line"><a name="l01808"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aabd5e05762869c7003b3c49b09b78ec3"> 1808</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aabd5e05762869c7003b3c49b09b78ec3">r_mcu_fft1_fen</a>: 1;</div><div class="line"><a name="l01809"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3174574f7588eb904be19540f153a672"> 1809</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3174574f7588eb904be19540f153a672">r_mcu_fft2_fen</a>: 1;</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;            __IO uint32_t RESERVED_2: 3;</div><div class="line"><a name="l01811"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9f60741dbbf1a3ac3d46af7b1e770e37"> 1811</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9f60741dbbf1a3ac3d46af7b1e770e37">r_swr_ss_div_sel</a>: 3;</div><div class="line"><a name="l01812"></a><span class="lineno"> 1812</span>&#160;            __IO uint32_t RESERVED_1: 5;</div><div class="line"><a name="l01813"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a11e6e9b7fd3ac7de7247460d71d076c5"> 1813</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a11e6e9b7fd3ac7de7247460d71d076c5">r_phy_gpio1_reg_1</a>: 1;</div><div class="line"><a name="l01814"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7c3b47539b40fd412099a94813e42417"> 1814</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7c3b47539b40fd412099a94813e42417">r_phy_gpio1_sel0</a>: 1;</div><div class="line"><a name="l01815"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a96c44f312e9a7bd4a4476d92feb1c961"> 1815</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a96c44f312e9a7bd4a4476d92feb1c961">r_phy_gpio1_sel1</a>: 2;</div><div class="line"><a name="l01816"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a48f9b17dd84f3c6e2c6b0d1fbfb03939"> 1816</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a48f9b17dd84f3c6e2c6b0d1fbfb03939">r_phy_gpio1_sel2</a>: 2;</div><div class="line"><a name="l01817"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa7f914b0d8021ee92de4fca913984ae8"> 1817</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa7f914b0d8021ee92de4fca913984ae8">r_phy_gpio2_reg_2</a>: 1;</div><div class="line"><a name="l01818"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adb7efa036c879766b331fa84da00c30a"> 1818</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adb7efa036c879766b331fa84da00c30a">r_phy_gpio2_sel0</a>: 1;</div><div class="line"><a name="l01819"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa1634f0d11dc1327d5bae7635b93dc19"> 1819</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa1634f0d11dc1327d5bae7635b93dc19">r_phy_gpio2_sel1</a>: 2;</div><div class="line"><a name="l01820"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a039661a2b10385d9b26209ed5fc4c701"> 1820</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a039661a2b10385d9b26209ed5fc4c701">r_phy_gpio2_sel2</a>: 2;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;            __IO uint32_t RESERVED_0: 1;</div><div class="line"><a name="l01822"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5daba2811acf0b3ae476f38a4761e5af"> 1822</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5daba2811acf0b3ae476f38a4761e5af">r_clk_dsp1_en</a>: 1;</div><div class="line"><a name="l01823"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a11b50bd92f2981d6e0a8ead5e1d22528"> 1823</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a11b50bd92f2981d6e0a8ead5e1d22528">r_clk_dsp2_en</a>: 1;</div><div class="line"><a name="l01824"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a817b040946d42d76dc62b465c5320ef3"> 1824</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a817b040946d42d76dc62b465c5320ef3">r_clk_dspb_en</a>: 1;</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;        } BITS_248;</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;    } u_248;</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;    <span class="comment">/* 0x024C       0x4000_024c</span></div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;<span class="comment">        31:0    R/W    r_slow_debug_sel_1_0            32&#39;h0</span></div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;    {</div><div class="line"><a name="l01833"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac64eeda90f6e0a778749f19257d7cb69"> 1833</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac64eeda90f6e0a778749f19257d7cb69">REG_PERION_REG_SLOW_DEBUG_1_0</a>;</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;        {</div><div class="line"><a name="l01836"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab657e31e3587a5b2d8c6016b60dafb4b"> 1836</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab657e31e3587a5b2d8c6016b60dafb4b">r_slow_debug_sel_1_0</a>: 32;</div><div class="line"><a name="l01837"></a><span class="lineno"> 1837</span>&#160;        } BITS_24C;</div><div class="line"><a name="l01838"></a><span class="lineno"> 1838</span>&#160;    } u_24C;</div><div class="line"><a name="l01839"></a><span class="lineno"> 1839</span>&#160;</div><div class="line"><a name="l01840"></a><span class="lineno"> 1840</span>&#160;    <span class="comment">/* 0x0250       0x4000_0250</span></div><div class="line"><a name="l01841"></a><span class="lineno"> 1841</span>&#160;<span class="comment">        31:0    R/W    r_slow_debug_sel_1_1            32&#39;h0</span></div><div class="line"><a name="l01842"></a><span class="lineno"> 1842</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01843"></a><span class="lineno"> 1843</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01844"></a><span class="lineno"> 1844</span>&#160;    {</div><div class="line"><a name="l01845"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a31b3666fc7f0847eca549f9e78fcb846"> 1845</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a31b3666fc7f0847eca549f9e78fcb846">REG_PERION_REG_SLOW_DEBUG_1_1</a>;</div><div class="line"><a name="l01846"></a><span class="lineno"> 1846</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01847"></a><span class="lineno"> 1847</span>&#160;        {</div><div class="line"><a name="l01848"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abd59a1320a98f93ee13bf0f3fd90a9b1"> 1848</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abd59a1320a98f93ee13bf0f3fd90a9b1">r_slow_debug_sel_1_1</a>: 32;</div><div class="line"><a name="l01849"></a><span class="lineno"> 1849</span>&#160;        } BITS_250;</div><div class="line"><a name="l01850"></a><span class="lineno"> 1850</span>&#160;    } u_250;</div><div class="line"><a name="l01851"></a><span class="lineno"> 1851</span>&#160;</div><div class="line"><a name="l01852"></a><span class="lineno"> 1852</span>&#160;    <span class="comment">/* 0x0254       0x4000_0254</span></div><div class="line"><a name="l01853"></a><span class="lineno"> 1853</span>&#160;<span class="comment">        0       R/W    DSP_RUN_STALL                   1&#39;h1</span></div><div class="line"><a name="l01854"></a><span class="lineno"> 1854</span>&#160;<span class="comment">        1       R/W    DSP_STAT_VECTOR_SEL             1&#39;h0</span></div><div class="line"><a name="l01855"></a><span class="lineno"> 1855</span>&#160;<span class="comment">        2       R/W    reg_bypass_pipe                 1&#39;h0</span></div><div class="line"><a name="l01856"></a><span class="lineno"> 1856</span>&#160;<span class="comment">        3       R/W    DUMMY                           1&#39;h0</span></div><div class="line"><a name="l01857"></a><span class="lineno"> 1857</span>&#160;<span class="comment">        4       R/W    DSP2_RUN_STALL                  1&#39;h1</span></div><div class="line"><a name="l01858"></a><span class="lineno"> 1858</span>&#160;<span class="comment">        5       R/W    DSP2_STAT_VECTOR_SEL            1&#39;h0</span></div><div class="line"><a name="l01859"></a><span class="lineno"> 1859</span>&#160;<span class="comment">        15:6    R/W    DUMMY                           10&#39;h0</span></div><div class="line"><a name="l01860"></a><span class="lineno"> 1860</span>&#160;<span class="comment">        19:16   R/W    r_cpu_low_rate_valid_num1       4&#39;h3</span></div><div class="line"><a name="l01861"></a><span class="lineno"> 1861</span>&#160;<span class="comment">        23:20   R/W    r_dsp_low_rate_valid_num1       4&#39;h3</span></div><div class="line"><a name="l01862"></a><span class="lineno"> 1862</span>&#160;<span class="comment">        24      R/W    r_cpu_auto_slow_filter1_en      1&#39;h1</span></div><div class="line"><a name="l01863"></a><span class="lineno"> 1863</span>&#160;<span class="comment">        25      R/W    r_dsp_auto_slow_filter1_en      1&#39;h1</span></div><div class="line"><a name="l01864"></a><span class="lineno"> 1864</span>&#160;<span class="comment">        31:26   R/W    DUMMY                           6&#39;h0</span></div><div class="line"><a name="l01865"></a><span class="lineno"> 1865</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01866"></a><span class="lineno"> 1866</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01867"></a><span class="lineno"> 1867</span>&#160;    {</div><div class="line"><a name="l01868"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae9bbad025e3522983d782450a9b6e1fc"> 1868</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae9bbad025e3522983d782450a9b6e1fc">REG_PERION_REG_DSP_TOP_CTRL</a>;</div><div class="line"><a name="l01869"></a><span class="lineno"> 1869</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01870"></a><span class="lineno"> 1870</span>&#160;        {</div><div class="line"><a name="l01871"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab689dcef58b2b9df6239d660c709aeb1"> 1871</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab689dcef58b2b9df6239d660c709aeb1">DSP_RUN_STALL</a>: 1;</div><div class="line"><a name="l01872"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa954ad5b7f8a3531ae28812bed9538d3"> 1872</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa954ad5b7f8a3531ae28812bed9538d3">DSP_STAT_VECTOR_SEL</a>: 1;</div><div class="line"><a name="l01873"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2b52573fc0d8337ab9a6200ed8a52af6"> 1873</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2b52573fc0d8337ab9a6200ed8a52af6">reg_bypass_pipe</a>: 1;</div><div class="line"><a name="l01874"></a><span class="lineno"> 1874</span>&#160;            __IO uint32_t RESERVED_2: 1;</div><div class="line"><a name="l01875"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ada17b2943e060f163f693b3ec30e93a3"> 1875</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ada17b2943e060f163f693b3ec30e93a3">DSP2_RUN_STALL</a>: 1;</div><div class="line"><a name="l01876"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5eabe059d682bb78e00e769635c9a820"> 1876</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5eabe059d682bb78e00e769635c9a820">DSP2_STAT_VECTOR_SEL</a>: 1;</div><div class="line"><a name="l01877"></a><span class="lineno"> 1877</span>&#160;            __IO uint32_t RESERVED_1: 10;</div><div class="line"><a name="l01878"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1b60c2226d077f73dd2fe31b37b24207"> 1878</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1b60c2226d077f73dd2fe31b37b24207">r_cpu_low_rate_valid_num1</a>: 4;</div><div class="line"><a name="l01879"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af4b4f09e54d2d11b9a6332329a152680"> 1879</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af4b4f09e54d2d11b9a6332329a152680">r_dsp_low_rate_valid_num1</a>: 4;</div><div class="line"><a name="l01880"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8a03d5c8b182b50100d555c607617151"> 1880</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8a03d5c8b182b50100d555c607617151">r_cpu_auto_slow_filter1_en</a>: 1;</div><div class="line"><a name="l01881"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9ff45fc44c1c9efd35c82ff2cab21d8f"> 1881</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9ff45fc44c1c9efd35c82ff2cab21d8f">r_dsp_auto_slow_filter1_en</a>: 1;</div><div class="line"><a name="l01882"></a><span class="lineno"> 1882</span>&#160;            __IO uint32_t RESERVED_0: 6;</div><div class="line"><a name="l01883"></a><span class="lineno"> 1883</span>&#160;        } BITS_254;</div><div class="line"><a name="l01884"></a><span class="lineno"> 1884</span>&#160;    } u_254;</div><div class="line"><a name="l01885"></a><span class="lineno"> 1885</span>&#160;</div><div class="line"><a name="l01886"></a><span class="lineno"> 1886</span>&#160;    <span class="comment">/* 0x0258       0x4000_0258</span></div><div class="line"><a name="l01887"></a><span class="lineno"> 1887</span>&#160;<span class="comment">        31:0    R/W    r_slow_debug_sel_2_0            32&#39;h0</span></div><div class="line"><a name="l01888"></a><span class="lineno"> 1888</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01889"></a><span class="lineno"> 1889</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01890"></a><span class="lineno"> 1890</span>&#160;    {</div><div class="line"><a name="l01891"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9329d6bf45c02e1053389a89e8cc3cd6"> 1891</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9329d6bf45c02e1053389a89e8cc3cd6">REG_PERION_REG_SLOW_DEBUG_2_0</a>;</div><div class="line"><a name="l01892"></a><span class="lineno"> 1892</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01893"></a><span class="lineno"> 1893</span>&#160;        {</div><div class="line"><a name="l01894"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab892d221818cef3f499d7c8bfba3a1dc"> 1894</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab892d221818cef3f499d7c8bfba3a1dc">r_slow_debug_sel_2_0</a>: 32;</div><div class="line"><a name="l01895"></a><span class="lineno"> 1895</span>&#160;        } BITS_258;</div><div class="line"><a name="l01896"></a><span class="lineno"> 1896</span>&#160;    } u_258;</div><div class="line"><a name="l01897"></a><span class="lineno"> 1897</span>&#160;</div><div class="line"><a name="l01898"></a><span class="lineno"> 1898</span>&#160;    <span class="comment">/* 0x025C       0x4000_025c</span></div><div class="line"><a name="l01899"></a><span class="lineno"> 1899</span>&#160;<span class="comment">        31:0    R/W    r_slow_debug_sel_2_1            32&#39;h0</span></div><div class="line"><a name="l01900"></a><span class="lineno"> 1900</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01901"></a><span class="lineno"> 1901</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01902"></a><span class="lineno"> 1902</span>&#160;    {</div><div class="line"><a name="l01903"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a64eed10049234d584e330be8e287d7cc"> 1903</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a64eed10049234d584e330be8e287d7cc">REG_PERION_REG_SLOW_DEBUG_2_1</a>;</div><div class="line"><a name="l01904"></a><span class="lineno"> 1904</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01905"></a><span class="lineno"> 1905</span>&#160;        {</div><div class="line"><a name="l01906"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5df106c0ee2d2261450252673b50548f"> 1906</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5df106c0ee2d2261450252673b50548f">r_slow_debug_sel_2_1</a>: 32;</div><div class="line"><a name="l01907"></a><span class="lineno"> 1907</span>&#160;        } BITS_25C;</div><div class="line"><a name="l01908"></a><span class="lineno"> 1908</span>&#160;    } u_25C;</div><div class="line"><a name="l01909"></a><span class="lineno"> 1909</span>&#160;</div><div class="line"><a name="l01910"></a><span class="lineno"> 1910</span>&#160;    <span class="comment">/* 0x0260       0x4000_0260</span></div><div class="line"><a name="l01911"></a><span class="lineno"> 1911</span>&#160;<span class="comment">        31:0    R      RSVD                            32&#39;hEAEAEAEA</span></div><div class="line"><a name="l01912"></a><span class="lineno"> 1912</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01913"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeee7150360693e82505d860558c3e0a9"> 1913</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeee7150360693e82505d860558c3e0a9">REG_PERION_REG_0x0260</a>;</div><div class="line"><a name="l01914"></a><span class="lineno"> 1914</span>&#160;</div><div class="line"><a name="l01915"></a><span class="lineno"> 1915</span>&#160;    <span class="comment">/* 0x0264       0x4000_0264</span></div><div class="line"><a name="l01916"></a><span class="lineno"> 1916</span>&#160;<span class="comment">        31:0    R      RSVD                            32&#39;hEAEAEAEA</span></div><div class="line"><a name="l01917"></a><span class="lineno"> 1917</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01918"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acdff2f027a4388d0307131c91aaa8d3b"> 1918</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acdff2f027a4388d0307131c91aaa8d3b">REG_PERION_REG_0x0264</a>;</div><div class="line"><a name="l01919"></a><span class="lineno"> 1919</span>&#160;</div><div class="line"><a name="l01920"></a><span class="lineno"> 1920</span>&#160;    <span class="comment">/* 0x0268       0x4000_0268</span></div><div class="line"><a name="l01921"></a><span class="lineno"> 1921</span>&#160;<span class="comment">        31:0    R      RSVD                            32&#39;hEAEAEAEA</span></div><div class="line"><a name="l01922"></a><span class="lineno"> 1922</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01923"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a565ac0d3257531c8b229d446aac9c0a6"> 1923</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a565ac0d3257531c8b229d446aac9c0a6">REG_PERION_REG_0x0268</a>;</div><div class="line"><a name="l01924"></a><span class="lineno"> 1924</span>&#160;</div><div class="line"><a name="l01925"></a><span class="lineno"> 1925</span>&#160;    <span class="comment">/* 0x026C       0x4000_026c</span></div><div class="line"><a name="l01926"></a><span class="lineno"> 1926</span>&#160;<span class="comment">        31:0    R      RSVD                            32&#39;hEAEAEAEA</span></div><div class="line"><a name="l01927"></a><span class="lineno"> 1927</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01928"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aba5c5dad2ec9bae3a87ecd03a7b0deae"> 1928</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aba5c5dad2ec9bae3a87ecd03a7b0deae">REG_PERION_REG_0x026C</a>;</div><div class="line"><a name="l01929"></a><span class="lineno"> 1929</span>&#160;</div><div class="line"><a name="l01930"></a><span class="lineno"> 1930</span>&#160;    <span class="comment">/* 0x0270       0x4000_0270</span></div><div class="line"><a name="l01931"></a><span class="lineno"> 1931</span>&#160;<span class="comment">        31:0    R      RSVD                            32&#39;hEAEAEAEA</span></div><div class="line"><a name="l01932"></a><span class="lineno"> 1932</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01933"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae6dd09857d86b748e2226ad0c4779cc0"> 1933</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae6dd09857d86b748e2226ad0c4779cc0">REG_PERION_REG_0x0270</a>;</div><div class="line"><a name="l01934"></a><span class="lineno"> 1934</span>&#160;</div><div class="line"><a name="l01935"></a><span class="lineno"> 1935</span>&#160;    <span class="comment">/* 0x0274       0x4000_0274</span></div><div class="line"><a name="l01936"></a><span class="lineno"> 1936</span>&#160;<span class="comment">        19:0    R/W    r_dss_data_in                   20&#39;h0</span></div><div class="line"><a name="l01937"></a><span class="lineno"> 1937</span>&#160;<span class="comment">        22:20   R/W    r_dss_ro_sel                    3&#39;h0</span></div><div class="line"><a name="l01938"></a><span class="lineno"> 1938</span>&#160;<span class="comment">        23      R/W    r_dss_wire_sel                  0</span></div><div class="line"><a name="l01939"></a><span class="lineno"> 1939</span>&#160;<span class="comment">        24      R/W    r_dss_clk_en                    0</span></div><div class="line"><a name="l01940"></a><span class="lineno"> 1940</span>&#160;<span class="comment">        25      R/W    r_dss_speed_en                  0</span></div><div class="line"><a name="l01941"></a><span class="lineno"> 1941</span>&#160;<span class="comment">        26      R/W    r_FEN_DSS                       0</span></div><div class="line"><a name="l01942"></a><span class="lineno"> 1942</span>&#160;<span class="comment">        31:27   R/W    DUMMY                           5&#39;h0</span></div><div class="line"><a name="l01943"></a><span class="lineno"> 1943</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01944"></a><span class="lineno"> 1944</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01945"></a><span class="lineno"> 1945</span>&#160;    {</div><div class="line"><a name="l01946"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5abcaa32f99452f57377f2fd3144d11d"> 1946</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5abcaa32f99452f57377f2fd3144d11d">REG_PERION_REG_DSS_CTRL</a>;</div><div class="line"><a name="l01947"></a><span class="lineno"> 1947</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01948"></a><span class="lineno"> 1948</span>&#160;        {</div><div class="line"><a name="l01949"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2507fbf3d433cb66348de7452b3d3211"> 1949</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2507fbf3d433cb66348de7452b3d3211">r_dss_data_in</a>: 20;</div><div class="line"><a name="l01950"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a05f9bc382ffd52125604261a459c8292"> 1950</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a05f9bc382ffd52125604261a459c8292">r_dss_ro_sel</a>: 3;</div><div class="line"><a name="l01951"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaf1d4a117d66b080351678c0caeef8f2"> 1951</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaf1d4a117d66b080351678c0caeef8f2">r_dss_wire_sel</a>: 1;</div><div class="line"><a name="l01952"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4d3ff8d3c3a8d5b99c07e86efa2e68ff"> 1952</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4d3ff8d3c3a8d5b99c07e86efa2e68ff">r_dss_clk_en</a>: 1;</div><div class="line"><a name="l01953"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7415cbecd39e65e7db833f1c6e79d7a4"> 1953</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7415cbecd39e65e7db833f1c6e79d7a4">r_dss_speed_en</a>: 1;</div><div class="line"><a name="l01954"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a224a222f359721c6121005a0eee975c8"> 1954</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a224a222f359721c6121005a0eee975c8">r_FEN_DSS</a>: 1;</div><div class="line"><a name="l01955"></a><span class="lineno"> 1955</span>&#160;            __IO uint32_t RESERVED_0: 5;</div><div class="line"><a name="l01956"></a><span class="lineno"> 1956</span>&#160;        } BITS_274;</div><div class="line"><a name="l01957"></a><span class="lineno"> 1957</span>&#160;    } u_274;</div><div class="line"><a name="l01958"></a><span class="lineno"> 1958</span>&#160;</div><div class="line"><a name="l01959"></a><span class="lineno"> 1959</span>&#160;    <span class="comment">/* 0x0278       0x4000_0278</span></div><div class="line"><a name="l01960"></a><span class="lineno"> 1960</span>&#160;<span class="comment">        19:0    R      bset_dss_count_out              20&#39;h0</span></div><div class="line"><a name="l01961"></a><span class="lineno"> 1961</span>&#160;<span class="comment">        20      R      bset_dss_wsort_go               0</span></div><div class="line"><a name="l01962"></a><span class="lineno"> 1962</span>&#160;<span class="comment">        21      R      bset_dss_ready                  0</span></div><div class="line"><a name="l01963"></a><span class="lineno"> 1963</span>&#160;<span class="comment">        31:22   R      RSVD                            10&#39;h0</span></div><div class="line"><a name="l01964"></a><span class="lineno"> 1964</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01965"></a><span class="lineno"> 1965</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01966"></a><span class="lineno"> 1966</span>&#160;    {</div><div class="line"><a name="l01967"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5ef2b1cd7a57153cccfc66e18091d759"> 1967</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5ef2b1cd7a57153cccfc66e18091d759">REG_PERION_REG_BEST_DSS_RD</a>;</div><div class="line"><a name="l01968"></a><span class="lineno"> 1968</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01969"></a><span class="lineno"> 1969</span>&#160;        {</div><div class="line"><a name="l01970"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a784281cd249faf7df17250d630dba202"> 1970</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a784281cd249faf7df17250d630dba202">bset_dss_count_out</a>: 20;</div><div class="line"><a name="l01971"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a94df5f765ee3b1e6b2832824fb327c5e"> 1971</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a94df5f765ee3b1e6b2832824fb327c5e">bset_dss_wsort_go</a>: 1;</div><div class="line"><a name="l01972"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1ccc42d00ad129d21ded2f9355628bcd"> 1972</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1ccc42d00ad129d21ded2f9355628bcd">bset_dss_ready</a>: 1;</div><div class="line"><a name="l01973"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abcaaf72e5e847d5459d34f02015b8733"> 1973</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abcaaf72e5e847d5459d34f02015b8733">RESERVED_0</a>: 10;</div><div class="line"><a name="l01974"></a><span class="lineno"> 1974</span>&#160;        } BITS_278;</div><div class="line"><a name="l01975"></a><span class="lineno"> 1975</span>&#160;    } u_278;</div><div class="line"><a name="l01976"></a><span class="lineno"> 1976</span>&#160;</div><div class="line"><a name="l01977"></a><span class="lineno"> 1977</span>&#160;    <span class="comment">/* 0x027C       0x4000_027c</span></div><div class="line"><a name="l01978"></a><span class="lineno"> 1978</span>&#160;<span class="comment">        19:0    R      dss_ir_count_out                20&#39;h0</span></div><div class="line"><a name="l01979"></a><span class="lineno"> 1979</span>&#160;<span class="comment">        20      R      dss_ir_wsort_go                 0</span></div><div class="line"><a name="l01980"></a><span class="lineno"> 1980</span>&#160;<span class="comment">        21      R      dss_ir_ready                    0</span></div><div class="line"><a name="l01981"></a><span class="lineno"> 1981</span>&#160;<span class="comment">        31:22   R      RSVD                            10&#39;h0</span></div><div class="line"><a name="l01982"></a><span class="lineno"> 1982</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01983"></a><span class="lineno"> 1983</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l01984"></a><span class="lineno"> 1984</span>&#160;    {</div><div class="line"><a name="l01985"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae45cad439dbe7730c78bafbbe642db86"> 1985</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae45cad439dbe7730c78bafbbe642db86">REG_PERION_REG_WORST_DSS_RD</a>;</div><div class="line"><a name="l01986"></a><span class="lineno"> 1986</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l01987"></a><span class="lineno"> 1987</span>&#160;        {</div><div class="line"><a name="l01988"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4636b799027ba8530d592af1e7f57229"> 1988</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4636b799027ba8530d592af1e7f57229">dss_ir_count_out</a>: 20;</div><div class="line"><a name="l01989"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aab1b8fed6908f2b70c9a8fcd36bf1729"> 1989</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aab1b8fed6908f2b70c9a8fcd36bf1729">dss_ir_wsort_go</a>: 1;</div><div class="line"><a name="l01990"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abceb048684d82a389beea9d46b6fa16e"> 1990</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abceb048684d82a389beea9d46b6fa16e">dss_ir_ready</a>: 1;</div><div class="line"><a name="l01991"></a><span class="lineno"> 1991</span>&#160;            __I uint32_t RESERVED_0: 10;</div><div class="line"><a name="l01992"></a><span class="lineno"> 1992</span>&#160;        } BITS_27C;</div><div class="line"><a name="l01993"></a><span class="lineno"> 1993</span>&#160;    } u_27C;</div><div class="line"><a name="l01994"></a><span class="lineno"> 1994</span>&#160;</div><div class="line"><a name="l01995"></a><span class="lineno"> 1995</span>&#160;    <span class="comment">/* 0x0280       0x4000_0280</span></div><div class="line"><a name="l01996"></a><span class="lineno"> 1996</span>&#160;<span class="comment">        31:0    R/W    DUMMY                           32&#39;h0</span></div><div class="line"><a name="l01997"></a><span class="lineno"> 1997</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l01998"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abc08aec6703c9694379f66c5ef042694"> 1998</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abc08aec6703c9694379f66c5ef042694">REG_PERION_REG_0x0280</a>;</div><div class="line"><a name="l01999"></a><span class="lineno"> 1999</span>&#160;</div><div class="line"><a name="l02000"></a><span class="lineno"> 2000</span>&#160;    <span class="comment">/* 0x0284       0x4000_0284</span></div><div class="line"><a name="l02001"></a><span class="lineno"> 2001</span>&#160;<span class="comment">        31:0    R/W    DUMMY                           32&#39;h0</span></div><div class="line"><a name="l02002"></a><span class="lineno"> 2002</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02003"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3bdf2087a6846be23b32bbe34ba60f37"> 2003</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3bdf2087a6846be23b32bbe34ba60f37">REG_PERION_DUMMY_2</a>;</div><div class="line"><a name="l02004"></a><span class="lineno"> 2004</span>&#160;</div><div class="line"><a name="l02005"></a><span class="lineno"> 2005</span>&#160;    <span class="comment">/* 0x0288       0x4000_0288</span></div><div class="line"><a name="l02006"></a><span class="lineno"> 2006</span>&#160;<span class="comment">        31:0    R      RSVD                            32&#39;hEAEAEAEA</span></div><div class="line"><a name="l02007"></a><span class="lineno"> 2007</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02008"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a716baf106d598505cdb9d78467d39f5a"> 2008</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a716baf106d598505cdb9d78467d39f5a">REG_PERION_DUMMY_3</a>;</div><div class="line"><a name="l02009"></a><span class="lineno"> 2009</span>&#160;</div><div class="line"><a name="l02010"></a><span class="lineno"> 2010</span>&#160;    <span class="comment">/* 0x028C       0x4000_028c</span></div><div class="line"><a name="l02011"></a><span class="lineno"> 2011</span>&#160;<span class="comment">        31:0    R      RSVD                            32&#39;hEAEAEAEA</span></div><div class="line"><a name="l02012"></a><span class="lineno"> 2012</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02013"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac300250cc3613fa1531ee5bc2905bdf9"> 2013</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac300250cc3613fa1531ee5bc2905bdf9">REG_PERION_DUMMY_4</a>;</div><div class="line"><a name="l02014"></a><span class="lineno"> 2014</span>&#160;</div><div class="line"><a name="l02015"></a><span class="lineno"> 2015</span>&#160;    <span class="comment">/* 0x0290       0x4000_0290</span></div><div class="line"><a name="l02016"></a><span class="lineno"> 2016</span>&#160;<span class="comment">        31:0    R      RSVD                            32&#39;hEAEAEAEA</span></div><div class="line"><a name="l02017"></a><span class="lineno"> 2017</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02018"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5c24b227432847e5488d939a2e8a8f35"> 2018</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5c24b227432847e5488d939a2e8a8f35">REG_PERION_DUMMY_5</a>;</div><div class="line"><a name="l02019"></a><span class="lineno"> 2019</span>&#160;</div><div class="line"><a name="l02020"></a><span class="lineno"> 2020</span>&#160;    <span class="comment">/* 0x0294       0x4000_0294</span></div><div class="line"><a name="l02021"></a><span class="lineno"> 2021</span>&#160;<span class="comment">        31:0    R      RSVD                            32&#39;hEAEAEAEA</span></div><div class="line"><a name="l02022"></a><span class="lineno"> 2022</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02023"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa869883a0eeb2f576d1c1360013c2744"> 2023</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa869883a0eeb2f576d1c1360013c2744">REG_PERION_DUMMY_6</a>;</div><div class="line"><a name="l02024"></a><span class="lineno"> 2024</span>&#160;</div><div class="line"><a name="l02025"></a><span class="lineno"> 2025</span>&#160;    <span class="comment">/* 0x0298       0x4000_0298</span></div><div class="line"><a name="l02026"></a><span class="lineno"> 2026</span>&#160;<span class="comment">        31:0    R      RSVD                            32&#39;hEAEAEAEA</span></div><div class="line"><a name="l02027"></a><span class="lineno"> 2027</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02028"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afaa3ac9efa4441f6fcb592f8a19b423e"> 2028</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afaa3ac9efa4441f6fcb592f8a19b423e">REG_PERION_DUMMY_7</a>;</div><div class="line"><a name="l02029"></a><span class="lineno"> 2029</span>&#160;</div><div class="line"><a name="l02030"></a><span class="lineno"> 2030</span>&#160;    <span class="comment">/* 0x029C       0x4000_029c</span></div><div class="line"><a name="l02031"></a><span class="lineno"> 2031</span>&#160;<span class="comment">        31:0    R      RSVD                            32&#39;hEAEAEAEA</span></div><div class="line"><a name="l02032"></a><span class="lineno"> 2032</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02033"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abf458e0fed8242d50c4a9315a9f7f676"> 2033</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abf458e0fed8242d50c4a9315a9f7f676">REG_PERION_DUMMY_8</a>;</div><div class="line"><a name="l02034"></a><span class="lineno"> 2034</span>&#160;</div><div class="line"><a name="l02035"></a><span class="lineno"> 2035</span>&#160;    <span class="comment">/* 0x02A0       0x4000_02a0</span></div><div class="line"><a name="l02036"></a><span class="lineno"> 2036</span>&#160;<span class="comment">        31:0    R      RSVD                            32&#39;hEAEAEAEA</span></div><div class="line"><a name="l02037"></a><span class="lineno"> 2037</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02038"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a987a43313d3f54e9b408305f9b673f46"> 2038</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a987a43313d3f54e9b408305f9b673f46">REG_PERION_DUMMY_9</a>;</div><div class="line"><a name="l02039"></a><span class="lineno"> 2039</span>&#160;</div><div class="line"><a name="l02040"></a><span class="lineno"> 2040</span>&#160;    <span class="comment">/* 0x02A4       0x4000_02a4</span></div><div class="line"><a name="l02041"></a><span class="lineno"> 2041</span>&#160;<span class="comment">        31:0    R      RSVD                            32&#39;hEAEAEAEA</span></div><div class="line"><a name="l02042"></a><span class="lineno"> 2042</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02043"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7475370fddb0e7c6477a2faeb7b2985e"> 2043</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7475370fddb0e7c6477a2faeb7b2985e">REG_PERION_DUMMY_10</a>;</div><div class="line"><a name="l02044"></a><span class="lineno"> 2044</span>&#160;</div><div class="line"><a name="l02045"></a><span class="lineno"> 2045</span>&#160;    <span class="comment">/* 0x02A8       0x4000_02a8</span></div><div class="line"><a name="l02046"></a><span class="lineno"> 2046</span>&#160;<span class="comment">        3:0     R/W    DUMMY                           4&#39;h1</span></div><div class="line"><a name="l02047"></a><span class="lineno"> 2047</span>&#160;<span class="comment">        4       R/W    PMUX_SPIC_MON_EN                1&#39;b0</span></div><div class="line"><a name="l02048"></a><span class="lineno"> 2048</span>&#160;<span class="comment">        5       R/W    DUMMY                           1&#39;h0</span></div><div class="line"><a name="l02049"></a><span class="lineno"> 2049</span>&#160;<span class="comment">        6       R/W    bypass_dcd_dbnc                 1&#39;b0</span></div><div class="line"><a name="l02050"></a><span class="lineno"> 2050</span>&#160;<span class="comment">        7       R/W    DUMMY                           1&#39;b0</span></div><div class="line"><a name="l02051"></a><span class="lineno"> 2051</span>&#160;<span class="comment">        12:8    R/W    PMUX_1_WIRE_UART_EN             5&#39;b0</span></div><div class="line"><a name="l02052"></a><span class="lineno"> 2052</span>&#160;<span class="comment">        15:13   R/W    DUMMY                           3&#39;b0</span></div><div class="line"><a name="l02053"></a><span class="lineno"> 2053</span>&#160;<span class="comment">        30:16   R/W    DUMMY                           15&#39;h0002</span></div><div class="line"><a name="l02054"></a><span class="lineno"> 2054</span>&#160;<span class="comment">        31      R/W    bypass_non_std_det              1&#39;b0</span></div><div class="line"><a name="l02055"></a><span class="lineno"> 2055</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02056"></a><span class="lineno"> 2056</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02057"></a><span class="lineno"> 2057</span>&#160;    {</div><div class="line"><a name="l02058"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a047d9295ed682517728347d1753e3eee"> 2058</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a047d9295ed682517728347d1753e3eee">REG_PERION_REG_TEST_MODE</a>;</div><div class="line"><a name="l02059"></a><span class="lineno"> 2059</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02060"></a><span class="lineno"> 2060</span>&#160;        {</div><div class="line"><a name="l02061"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a927d7f317e414ae1640310aafa6f351b"> 2061</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a927d7f317e414ae1640310aafa6f351b">RESERVED_4</a>: 4;</div><div class="line"><a name="l02062"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9eff9ad50f45b8d52c08d0506b33c12a"> 2062</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9eff9ad50f45b8d52c08d0506b33c12a">PMUX_SPIC_MON_EN</a>: 1;</div><div class="line"><a name="l02063"></a><span class="lineno"> 2063</span>&#160;            __IO uint32_t RESERVED_3: 1;</div><div class="line"><a name="l02064"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a313fc624bc9ce018a252e3b3b4436437"> 2064</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a313fc624bc9ce018a252e3b3b4436437">bypass_dcd_dbnc</a>: 1;</div><div class="line"><a name="l02065"></a><span class="lineno"> 2065</span>&#160;            __IO uint32_t RESERVED_2: 1;</div><div class="line"><a name="l02066"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a940a8cbcbeb6d50c0a37e845cc21070e"> 2066</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a940a8cbcbeb6d50c0a37e845cc21070e">uart0_one_wire</a>: 1;</div><div class="line"><a name="l02067"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a55a58c2fb9ede5a9d5ce21ea2fda1889"> 2067</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a55a58c2fb9ede5a9d5ce21ea2fda1889">RSVD1</a>: 1;</div><div class="line"><a name="l02068"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56b3391fbde8394df533b40cb8890d03"> 2068</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56b3391fbde8394df533b40cb8890d03">uart3_one_wire</a>: 1;</div><div class="line"><a name="l02069"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac7424078c756aa7837d84433dd784dc0"> 2069</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac7424078c756aa7837d84433dd784dc0">uart1_one_wire</a>: 1;</div><div class="line"><a name="l02070"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae8ed970ce7668807e03b5cf093bd9339"> 2070</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae8ed970ce7668807e03b5cf093bd9339">uart2_one_wire</a>: 1;</div><div class="line"><a name="l02071"></a><span class="lineno"> 2071</span>&#160;            __IO uint32_t RESERVED_1: 3;</div><div class="line"><a name="l02072"></a><span class="lineno"> 2072</span>&#160;            __IO uint32_t RESERVED_0: 15;</div><div class="line"><a name="l02073"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa1a1afe5b049929bdd6fd769001c995e"> 2073</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa1a1afe5b049929bdd6fd769001c995e">bypass_non_std_det</a>: 1;</div><div class="line"><a name="l02074"></a><span class="lineno"> 2074</span>&#160;        } BITS_2A8;</div><div class="line"><a name="l02075"></a><span class="lineno"> 2075</span>&#160;    } u_2A8;</div><div class="line"><a name="l02076"></a><span class="lineno"> 2076</span>&#160;</div><div class="line"><a name="l02077"></a><span class="lineno"> 2077</span>&#160;    <span class="comment">/* 0x02AC       0x4000_02ac</span></div><div class="line"><a name="l02078"></a><span class="lineno"> 2078</span>&#160;<span class="comment">        31:0    R      RSVD                            32&#39;hEAEAEAEA</span></div><div class="line"><a name="l02079"></a><span class="lineno"> 2079</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02080"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9042f0529807069b7d4fa81a94ae1a41"> 2080</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9042f0529807069b7d4fa81a94ae1a41">REG_PERION_DUMMY_11</a>;</div><div class="line"><a name="l02081"></a><span class="lineno"> 2081</span>&#160;</div><div class="line"><a name="l02082"></a><span class="lineno"> 2082</span>&#160;    <span class="comment">/* 0x02B0       0x4000_02b0</span></div><div class="line"><a name="l02083"></a><span class="lineno"> 2083</span>&#160;<span class="comment">        31:0    R/W    DUMMY                           32&#39;h0</span></div><div class="line"><a name="l02084"></a><span class="lineno"> 2084</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02085"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaa4839f1a5ea9705303a3b985a6cae67"> 2085</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaa4839f1a5ea9705303a3b985a6cae67">REG_PERION_DUMMY_12</a>;</div><div class="line"><a name="l02086"></a><span class="lineno"> 2086</span>&#160;</div><div class="line"><a name="l02087"></a><span class="lineno"> 2087</span>&#160;    <span class="comment">/* 0x02B4       0x4000_02b4</span></div><div class="line"><a name="l02088"></a><span class="lineno"> 2088</span>&#160;<span class="comment">        31:0    R      RSVD                            32&#39;hEAEAEAEA</span></div><div class="line"><a name="l02089"></a><span class="lineno"> 2089</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02090"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5ef0e52d9887423b5a7a394dbd227383"> 2090</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5ef0e52d9887423b5a7a394dbd227383">REG_PERION_DUMMY_13</a>;</div><div class="line"><a name="l02091"></a><span class="lineno"> 2091</span>&#160;</div><div class="line"><a name="l02092"></a><span class="lineno"> 2092</span>&#160;    <span class="comment">/* 0x02B8       0x4000_02b8</span></div><div class="line"><a name="l02093"></a><span class="lineno"> 2093</span>&#160;<span class="comment">        31:0    R      RSVD                            32&#39;hEAEAEAEA</span></div><div class="line"><a name="l02094"></a><span class="lineno"> 2094</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02095"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aab5c021ac2595b2eb45b40c871cbafe1"> 2095</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aab5c021ac2595b2eb45b40c871cbafe1">REG_PERION_DUMMY_14</a>;</div><div class="line"><a name="l02096"></a><span class="lineno"> 2096</span>&#160;</div><div class="line"><a name="l02097"></a><span class="lineno"> 2097</span>&#160;    <span class="comment">/* 0x02BC       0x4000_02bc</span></div><div class="line"><a name="l02098"></a><span class="lineno"> 2098</span>&#160;<span class="comment">        31:0    R      RSVD                            32&#39;hEAEAEAEA</span></div><div class="line"><a name="l02099"></a><span class="lineno"> 2099</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02100"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3ea00dc66f13ec02b56b9ca8146e6293"> 2100</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3ea00dc66f13ec02b56b9ca8146e6293">REG_PERION_DUMMY_15</a>;</div><div class="line"><a name="l02101"></a><span class="lineno"> 2101</span>&#160;</div><div class="line"><a name="l02102"></a><span class="lineno"> 2102</span>&#160;    <span class="comment">/* 0x02C0       0x4000_02c0</span></div><div class="line"><a name="l02103"></a><span class="lineno"> 2103</span>&#160;<span class="comment">        31:0    R      RSVD                            32&#39;hEAEAEAEA</span></div><div class="line"><a name="l02104"></a><span class="lineno"> 2104</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02105"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a400ebb21a7745cc024ce28bc952ccf91"> 2105</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a400ebb21a7745cc024ce28bc952ccf91">REG_PERION_DUMMY_16</a>;</div><div class="line"><a name="l02106"></a><span class="lineno"> 2106</span>&#160;</div><div class="line"><a name="l02107"></a><span class="lineno"> 2107</span>&#160;    <span class="comment">/* 0x02C4       0x4000_02c4</span></div><div class="line"><a name="l02108"></a><span class="lineno"> 2108</span>&#160;<span class="comment">        31:0    R      RSVD                            32&#39;hEAEAEAEA</span></div><div class="line"><a name="l02109"></a><span class="lineno"> 2109</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02110"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6ab65ca7654af660c227eb93011b5825"> 2110</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6ab65ca7654af660c227eb93011b5825">REG_PERION_DUMMY_17</a>;</div><div class="line"><a name="l02111"></a><span class="lineno"> 2111</span>&#160;</div><div class="line"><a name="l02112"></a><span class="lineno"> 2112</span>&#160;    <span class="comment">/* 0x02C8       0x4000_02c8</span></div><div class="line"><a name="l02113"></a><span class="lineno"> 2113</span>&#160;<span class="comment">        31:0    R      RSVD                            32&#39;hEAEAEAEA</span></div><div class="line"><a name="l02114"></a><span class="lineno"> 2114</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02115"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3eba123d5139855a00411eb6ae586238"> 2115</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3eba123d5139855a00411eb6ae586238">REG_PERION_DUMMY_18</a>;</div><div class="line"><a name="l02116"></a><span class="lineno"> 2116</span>&#160;</div><div class="line"><a name="l02117"></a><span class="lineno"> 2117</span>&#160;    <span class="comment">/* 0x02CC       0x4000_02cc</span></div><div class="line"><a name="l02118"></a><span class="lineno"> 2118</span>&#160;<span class="comment">        31:0    R      RSVD                            32&#39;hEAEAEAEA</span></div><div class="line"><a name="l02119"></a><span class="lineno"> 2119</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02120"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#addba5bb557774fac0d556a56ddc6b127"> 2120</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#addba5bb557774fac0d556a56ddc6b127">REG_PERION_DUMMY_19</a>;</div><div class="line"><a name="l02121"></a><span class="lineno"> 2121</span>&#160;</div><div class="line"><a name="l02122"></a><span class="lineno"> 2122</span>&#160;    <span class="comment">/* 0x02D0       0x4000_02d0</span></div><div class="line"><a name="l02123"></a><span class="lineno"> 2123</span>&#160;<span class="comment">        3:0     R/W    r_flash1_div_sel                4&#39;h0</span></div><div class="line"><a name="l02124"></a><span class="lineno"> 2124</span>&#160;<span class="comment">        4       R/W    r_flash1_div_en                 1&#39;h0</span></div><div class="line"><a name="l02125"></a><span class="lineno"> 2125</span>&#160;<span class="comment">        5       R/W    r_FLASH1_CLK_SRC_EN             1&#39;h0</span></div><div class="line"><a name="l02126"></a><span class="lineno"> 2126</span>&#160;<span class="comment">        6       R/W    r_flash1_clk_src_sel_1          1&#39;h0</span></div><div class="line"><a name="l02127"></a><span class="lineno"> 2127</span>&#160;<span class="comment">        7       R/W    r_flash1_clk_src_sel_0          1&#39;h0</span></div><div class="line"><a name="l02128"></a><span class="lineno"> 2128</span>&#160;<span class="comment">        8       R/W    r_flash1_mux_1_clk_cg_en        1&#39;h0</span></div><div class="line"><a name="l02129"></a><span class="lineno"> 2129</span>&#160;<span class="comment">        12:9    R/W    r_flash2_div_sel                4&#39;h0</span></div><div class="line"><a name="l02130"></a><span class="lineno"> 2130</span>&#160;<span class="comment">        13      R/W    r_flash2_div_en                 1&#39;h0</span></div><div class="line"><a name="l02131"></a><span class="lineno"> 2131</span>&#160;<span class="comment">        14      R/W    r_FLASH2_CLK_SRC_EN             1&#39;h0</span></div><div class="line"><a name="l02132"></a><span class="lineno"> 2132</span>&#160;<span class="comment">        15      R/W    r_flash2_clk_src_sel_1          1&#39;h0</span></div><div class="line"><a name="l02133"></a><span class="lineno"> 2133</span>&#160;<span class="comment">        16      R/W    r_flash2_clk_src_sel_0          1&#39;h0</span></div><div class="line"><a name="l02134"></a><span class="lineno"> 2134</span>&#160;<span class="comment">        17      R/W    r_flash2_mux_1_clk_cg_en        1&#39;h0</span></div><div class="line"><a name="l02135"></a><span class="lineno"> 2135</span>&#160;<span class="comment">        21:18   R/W    r_flash3_div_sel                4&#39;h0</span></div><div class="line"><a name="l02136"></a><span class="lineno"> 2136</span>&#160;<span class="comment">        22      R/W    r_flash3_div_en                 1&#39;h0</span></div><div class="line"><a name="l02137"></a><span class="lineno"> 2137</span>&#160;<span class="comment">        23      R/W    r_FLASH3_CLK_SRC_EN             1&#39;h0</span></div><div class="line"><a name="l02138"></a><span class="lineno"> 2138</span>&#160;<span class="comment">        24      R/W    r_flash3_clk_src_sel_1          1&#39;h0</span></div><div class="line"><a name="l02139"></a><span class="lineno"> 2139</span>&#160;<span class="comment">        25      R/W    r_flash3_clk_src_sel_0          1&#39;h0</span></div><div class="line"><a name="l02140"></a><span class="lineno"> 2140</span>&#160;<span class="comment">        26      R/W    r_flash3_mux_1_clk_cg_en        1&#39;h0</span></div><div class="line"><a name="l02141"></a><span class="lineno"> 2141</span>&#160;<span class="comment">        31:27   R/W    DUMMY                           5&#39;h0</span></div><div class="line"><a name="l02142"></a><span class="lineno"> 2142</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02143"></a><span class="lineno"> 2143</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02144"></a><span class="lineno"> 2144</span>&#160;    {</div><div class="line"><a name="l02145"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6256b1d57a2572da2b72025cde114986"> 2145</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6256b1d57a2572da2b72025cde114986">REG_PERION_REG_FLASH_CLK_CTRL</a>;</div><div class="line"><a name="l02146"></a><span class="lineno"> 2146</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02147"></a><span class="lineno"> 2147</span>&#160;        {</div><div class="line"><a name="l02148"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a122c439ecadaf6bcb3d214895f98ea81"> 2148</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a122c439ecadaf6bcb3d214895f98ea81">r_flash1_div_sel</a>: 4;</div><div class="line"><a name="l02149"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab5394e3910d353437eba9b2e25f10857"> 2149</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab5394e3910d353437eba9b2e25f10857">r_flash1_div_en</a>: 1;</div><div class="line"><a name="l02150"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a680c87bcfccda740e7e105dbcb772f7d"> 2150</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a680c87bcfccda740e7e105dbcb772f7d">r_FLASH1_CLK_SRC_EN</a>: 1;</div><div class="line"><a name="l02151"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a87b342f4c292b0bd335ae7a3d55c507a"> 2151</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a87b342f4c292b0bd335ae7a3d55c507a">r_flash1_clk_src_sel_1</a>: 1;</div><div class="line"><a name="l02152"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a32b301a519772f4139b0d12cc2716bff"> 2152</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a32b301a519772f4139b0d12cc2716bff">r_flash1_clk_src_sel_0</a>: 1;</div><div class="line"><a name="l02153"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab932025a8281b3c0507bead22c375c3f"> 2153</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab932025a8281b3c0507bead22c375c3f">r_flash1_mux_1_clk_cg_en</a>: 1;</div><div class="line"><a name="l02154"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3165b20e5a3fe0cbec9eca20efa960be"> 2154</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3165b20e5a3fe0cbec9eca20efa960be">r_flash2_div_sel</a>: 4;</div><div class="line"><a name="l02155"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7f53e81b3da8e5e0293574fad82e4a38"> 2155</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7f53e81b3da8e5e0293574fad82e4a38">r_flash2_div_en</a>: 1;</div><div class="line"><a name="l02156"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a176f92a4e72ac5252fa669ff5cb6d7f8"> 2156</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a176f92a4e72ac5252fa669ff5cb6d7f8">r_FLASH2_CLK_SRC_EN</a>: 1;</div><div class="line"><a name="l02157"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0369e41f0cfc362908d3d246bdb177ea"> 2157</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0369e41f0cfc362908d3d246bdb177ea">r_flash2_clk_src_sel_1</a>: 1;</div><div class="line"><a name="l02158"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6a0ced2f4b16b0be4893cdded2d5f6f4"> 2158</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6a0ced2f4b16b0be4893cdded2d5f6f4">r_flash2_clk_src_sel_0</a>: 1;</div><div class="line"><a name="l02159"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab723ac9801acda43369d4471600e1738"> 2159</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab723ac9801acda43369d4471600e1738">r_flash2_mux_1_clk_cg_en</a>: 1;</div><div class="line"><a name="l02160"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa64278ed68ee86416bd9a36b3a9aab21"> 2160</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa64278ed68ee86416bd9a36b3a9aab21">r_flash3_div_sel</a>: 4;</div><div class="line"><a name="l02161"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8f28078b89420e56fffd5eec036372e8"> 2161</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8f28078b89420e56fffd5eec036372e8">r_flash3_div_en</a>: 1;</div><div class="line"><a name="l02162"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a73b7ba2d894377de9cc2680690caad57"> 2162</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a73b7ba2d894377de9cc2680690caad57">r_FLASH3_CLK_SRC_EN</a>: 1;</div><div class="line"><a name="l02163"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#addc7363219f90b3451796f0a9c964344"> 2163</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#addc7363219f90b3451796f0a9c964344">r_flash3_clk_src_sel_1</a>: 1;</div><div class="line"><a name="l02164"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a43016b2cca900f22e3403dc103532fa2"> 2164</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a43016b2cca900f22e3403dc103532fa2">r_flash3_clk_src_sel_0</a>: 1;</div><div class="line"><a name="l02165"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad1eebd6073cde1fe8c0decfb480c34c0"> 2165</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad1eebd6073cde1fe8c0decfb480c34c0">r_flash3_mux_1_clk_cg_en</a>: 1;</div><div class="line"><a name="l02166"></a><span class="lineno"> 2166</span>&#160;            __IO uint32_t RESERVED_0: 5;</div><div class="line"><a name="l02167"></a><span class="lineno"> 2167</span>&#160;        } BITS_2D0;</div><div class="line"><a name="l02168"></a><span class="lineno"> 2168</span>&#160;    } u_2D0;</div><div class="line"><a name="l02169"></a><span class="lineno"> 2169</span>&#160;</div><div class="line"><a name="l02170"></a><span class="lineno"> 2170</span>&#160;    <span class="comment">/* 0x02D4       0x4000_02d4</span></div><div class="line"><a name="l02171"></a><span class="lineno"> 2171</span>&#160;<span class="comment">        3:0     R/W    r_psram_div_sel                 4&#39;h0</span></div><div class="line"><a name="l02172"></a><span class="lineno"> 2172</span>&#160;<span class="comment">        4       R/W    r_psram_div_en                  1&#39;h0</span></div><div class="line"><a name="l02173"></a><span class="lineno"> 2173</span>&#160;<span class="comment">        5       R/W    r_PSRAM_CLK_SRC_EN              1&#39;h0</span></div><div class="line"><a name="l02174"></a><span class="lineno"> 2174</span>&#160;<span class="comment">        6       R/W    r_psram_clk_src_sel_1           1&#39;h0</span></div><div class="line"><a name="l02175"></a><span class="lineno"> 2175</span>&#160;<span class="comment">        7       R/W    r_psram_clk_src_sel_0           1&#39;h0</span></div><div class="line"><a name="l02176"></a><span class="lineno"> 2176</span>&#160;<span class="comment">        8       R/W    r_psram_mux_1_clk_cg_en         1&#39;h0</span></div><div class="line"><a name="l02177"></a><span class="lineno"> 2177</span>&#160;<span class="comment">        9       R/W    r_psram_pinmux_sel              1&#39;h0</span></div><div class="line"><a name="l02178"></a><span class="lineno"> 2178</span>&#160;<span class="comment">        31:10   R      RSVD                            22&#39;h0</span></div><div class="line"><a name="l02179"></a><span class="lineno"> 2179</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02180"></a><span class="lineno"> 2180</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02181"></a><span class="lineno"> 2181</span>&#160;    {</div><div class="line"><a name="l02182"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a12ff25f791304c91fe1ad59f91a37c88"> 2182</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a12ff25f791304c91fe1ad59f91a37c88">REG_PERION_REG_PSRAM_CLK_CTRL</a>;</div><div class="line"><a name="l02183"></a><span class="lineno"> 2183</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02184"></a><span class="lineno"> 2184</span>&#160;        {</div><div class="line"><a name="l02185"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae2c2f67fb5a9bab23eb923ae7f4874f5"> 2185</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae2c2f67fb5a9bab23eb923ae7f4874f5">r_psram_div_sel</a>: 4;</div><div class="line"><a name="l02186"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad7146673f4ab0730b3e774e4c0816d95"> 2186</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad7146673f4ab0730b3e774e4c0816d95">r_psram_div_en</a>: 1;</div><div class="line"><a name="l02187"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6eda543be3acdc4881045ca85189c39e"> 2187</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6eda543be3acdc4881045ca85189c39e">r_PSRAM_CLK_SRC_EN</a>: 1;</div><div class="line"><a name="l02188"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a52dc6a1f7367fba5a59ab897adbdff86"> 2188</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a52dc6a1f7367fba5a59ab897adbdff86">r_psram_clk_src_sel_1</a>: 1;</div><div class="line"><a name="l02189"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2b1f64628c7a93a501a8a79ccac3df3b"> 2189</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2b1f64628c7a93a501a8a79ccac3df3b">r_psram_clk_src_sel_0</a>: 1;</div><div class="line"><a name="l02190"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2c8342db742174b393f01f0a67daa48c"> 2190</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2c8342db742174b393f01f0a67daa48c">r_psram_mux_1_clk_cg_en</a>: 1;</div><div class="line"><a name="l02191"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3d8f2ffa3bca31784313e99b85d4f6fe"> 2191</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3d8f2ffa3bca31784313e99b85d4f6fe">r_psram_pinmux_sel</a>: 1;</div><div class="line"><a name="l02192"></a><span class="lineno"> 2192</span>&#160;            __I uint32_t RESERVED_0: 22;</div><div class="line"><a name="l02193"></a><span class="lineno"> 2193</span>&#160;        } BITS_2D4;</div><div class="line"><a name="l02194"></a><span class="lineno"> 2194</span>&#160;    } u_2D4;</div><div class="line"><a name="l02195"></a><span class="lineno"> 2195</span>&#160;</div><div class="line"><a name="l02196"></a><span class="lineno"> 2196</span>&#160;    <span class="comment">/* 0x02D8       0x4000_02d8</span></div><div class="line"><a name="l02197"></a><span class="lineno"> 2197</span>&#160;<span class="comment">        3:0     R/W    r_nna_div_sel                   4&#39;h0</span></div><div class="line"><a name="l02198"></a><span class="lineno"> 2198</span>&#160;<span class="comment">        4       R/W    r_nna_div_en                    1&#39;h0</span></div><div class="line"><a name="l02199"></a><span class="lineno"> 2199</span>&#160;<span class="comment">        5       R/W    r_NNA_CLK_SRC_EN                1&#39;h0</span></div><div class="line"><a name="l02200"></a><span class="lineno"> 2200</span>&#160;<span class="comment">        6       R/W    r_nna_clk_src_sel_1             1&#39;h0</span></div><div class="line"><a name="l02201"></a><span class="lineno"> 2201</span>&#160;<span class="comment">        7       R/W    r_nna_clk_src_sel_0             1&#39;h0</span></div><div class="line"><a name="l02202"></a><span class="lineno"> 2202</span>&#160;<span class="comment">        8       R/W    r_nna_mux_clk_cg_en             1&#39;h0</span></div><div class="line"><a name="l02203"></a><span class="lineno"> 2203</span>&#160;<span class="comment">        9       R/W    r_nna_pll_src_sel_0             1&#39;h0</span></div><div class="line"><a name="l02204"></a><span class="lineno"> 2204</span>&#160;<span class="comment">        10      R/W    r_CKE_NNA                       1&#39;h0</span></div><div class="line"><a name="l02205"></a><span class="lineno"> 2205</span>&#160;<span class="comment">        11      R/W    r_FEN_NNA                       1&#39;h0</span></div><div class="line"><a name="l02206"></a><span class="lineno"> 2206</span>&#160;<span class="comment">        12      R/W    r_nna_pll_src_sel_1             1&#39;h0</span></div><div class="line"><a name="l02207"></a><span class="lineno"> 2207</span>&#160;<span class="comment">        15:13   R/W    RSVD                            3&#39;h0</span></div><div class="line"><a name="l02208"></a><span class="lineno"> 2208</span>&#160;<span class="comment">        16      R/W    r_nna_interrupt_in_mcu          1&#39;h0</span></div><div class="line"><a name="l02209"></a><span class="lineno"> 2209</span>&#160;<span class="comment">        31:17   R/W    RSVD                            15&#39;h0</span></div><div class="line"><a name="l02210"></a><span class="lineno"> 2210</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02211"></a><span class="lineno"> 2211</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02212"></a><span class="lineno"> 2212</span>&#160;    {</div><div class="line"><a name="l02213"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a93bc7419acd4bf05586a5e8df3759d77"> 2213</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a93bc7419acd4bf05586a5e8df3759d77">REG_PERION_REG_0x02D8</a>;</div><div class="line"><a name="l02214"></a><span class="lineno"> 2214</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02215"></a><span class="lineno"> 2215</span>&#160;        {</div><div class="line"><a name="l02216"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad81d447b6c0b13b9ac6f43d0d14e8185"> 2216</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad81d447b6c0b13b9ac6f43d0d14e8185">r_nna_div_sel</a>: 4;</div><div class="line"><a name="l02217"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a29b2adf0536011b43c999666e8222868"> 2217</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a29b2adf0536011b43c999666e8222868">r_nna_div_en</a>: 1;</div><div class="line"><a name="l02218"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4d246bcd52be73867cee9483a74e1fa8"> 2218</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4d246bcd52be73867cee9483a74e1fa8">r_NNA_CLK_SRC_EN</a>: 1;</div><div class="line"><a name="l02219"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a449a1c50638b719d102693035f43c4b6"> 2219</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a449a1c50638b719d102693035f43c4b6">r_nna_clk_src_sel_1</a>: 1;</div><div class="line"><a name="l02220"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a87b0b130ecda622a280caed2810c6ff7"> 2220</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a87b0b130ecda622a280caed2810c6ff7">r_nna_clk_src_sel_0</a>: 1;</div><div class="line"><a name="l02221"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a376c185c1c3117c88a7a2bb162b8e294"> 2221</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a376c185c1c3117c88a7a2bb162b8e294">r_nna_mux_clk_cg_en</a>: 1;</div><div class="line"><a name="l02222"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a70347109d4e9d8c5f8fe5e7dc5bdac8f"> 2222</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a70347109d4e9d8c5f8fe5e7dc5bdac8f">r_nna_pll_src_sel_0</a>: 1;</div><div class="line"><a name="l02223"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5857c922f150e1286f8c98133b8de085"> 2223</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5857c922f150e1286f8c98133b8de085">r_CKE_NNA</a>: 1;</div><div class="line"><a name="l02224"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5a40ac6dc93a433640b710a63b44ae3c"> 2224</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5a40ac6dc93a433640b710a63b44ae3c">r_FEN_NNA</a>: 1;</div><div class="line"><a name="l02225"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a03119aa9f3d9e89098b4ab2da0b3f0d6"> 2225</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a03119aa9f3d9e89098b4ab2da0b3f0d6">r_nna_pll_src_sel_1</a>: 1;</div><div class="line"><a name="l02226"></a><span class="lineno"> 2226</span>&#160;            __IO uint32_t RESERVED_1: 3;</div><div class="line"><a name="l02227"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7fe30b04f8f1928f10bca0c948660392"> 2227</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7fe30b04f8f1928f10bca0c948660392">r_nna_interrupt_in_mcu</a>: 1;</div><div class="line"><a name="l02228"></a><span class="lineno"> 2228</span>&#160;            __IO uint32_t RESERVED_0: 15;</div><div class="line"><a name="l02229"></a><span class="lineno"> 2229</span>&#160;        } BITS_2D8;</div><div class="line"><a name="l02230"></a><span class="lineno"> 2230</span>&#160;    } u_2D8;</div><div class="line"><a name="l02231"></a><span class="lineno"> 2231</span>&#160;</div><div class="line"><a name="l02232"></a><span class="lineno"> 2232</span>&#160;    <span class="comment">/* 0x02DC       0x4000_02dc</span></div><div class="line"><a name="l02233"></a><span class="lineno"> 2233</span>&#160;<span class="comment">        0       R/W    r_SPIC_OPI_EN                   1&#39;b0</span></div><div class="line"><a name="l02234"></a><span class="lineno"> 2234</span>&#160;<span class="comment">        1       R/W    r_SPIC_QPI_EN                   1&#39;b0</span></div><div class="line"><a name="l02235"></a><span class="lineno"> 2235</span>&#160;<span class="comment">        2       R/W    r_clko_sel                      1&#39;b0</span></div><div class="line"><a name="l02236"></a><span class="lineno"> 2236</span>&#160;<span class="comment">        3       R/W    r_inv_clk_oe                    1&#39;b0</span></div><div class="line"><a name="l02237"></a><span class="lineno"> 2237</span>&#160;<span class="comment">        11:4    R/W    r_spi_dqs_dly                   8&#39;b0</span></div><div class="line"><a name="l02238"></a><span class="lineno"> 2238</span>&#160;<span class="comment">        19:12   R/W    r_clko_dly_sel                  8&#39;b0</span></div><div class="line"><a name="l02239"></a><span class="lineno"> 2239</span>&#160;<span class="comment">        20      R/W    r_fetch_sclk_phase              1&#39;b0</span></div><div class="line"><a name="l02240"></a><span class="lineno"> 2240</span>&#160;<span class="comment">        21      R/W    r_fetch_sclk_phase_2            1&#39;b0</span></div><div class="line"><a name="l02241"></a><span class="lineno"> 2241</span>&#160;<span class="comment">        22      R/W    r_ds_sel                        1&#39;b0</span></div><div class="line"><a name="l02242"></a><span class="lineno"> 2242</span>&#160;<span class="comment">        23      R/W    r_ds_dtr                        1&#39;b0</span></div><div class="line"><a name="l02243"></a><span class="lineno"> 2243</span>&#160;<span class="comment">        24      R/W    r_data_phase_sel                1&#39;b0</span></div><div class="line"><a name="l02244"></a><span class="lineno"> 2244</span>&#160;<span class="comment">        25      R/W    r_pos_data_order                1&#39;b0</span></div><div class="line"><a name="l02245"></a><span class="lineno"> 2245</span>&#160;<span class="comment">        26      R/W    r_spi_clk_sel                   1&#39;b0</span></div><div class="line"><a name="l02246"></a><span class="lineno"> 2246</span>&#160;<span class="comment">        28:27   R/W    r_opi_phy_dbg_sel               2&#39;b0</span></div><div class="line"><a name="l02247"></a><span class="lineno"> 2247</span>&#160;<span class="comment">        30:29   R/W    r_spi_qpi_clk_sel               2&#39;b0</span></div><div class="line"><a name="l02248"></a><span class="lineno"> 2248</span>&#160;<span class="comment">        31      R/W    r_fetch_spic_clk_phase          1&#39;b0</span></div><div class="line"><a name="l02249"></a><span class="lineno"> 2249</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02250"></a><span class="lineno"> 2250</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02251"></a><span class="lineno"> 2251</span>&#160;    {</div><div class="line"><a name="l02252"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af5a566a16ce68fc26c8de1424ca4abbd"> 2252</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af5a566a16ce68fc26c8de1424ca4abbd">REG_PERION_PSRAM_PHY_Control</a>;</div><div class="line"><a name="l02253"></a><span class="lineno"> 2253</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02254"></a><span class="lineno"> 2254</span>&#160;        {</div><div class="line"><a name="l02255"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa03332a70e1b42e7b5ff0076cbc33bf2"> 2255</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa03332a70e1b42e7b5ff0076cbc33bf2">r_SPIC_OPI_EN</a>: 1;</div><div class="line"><a name="l02256"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a54eba99c9f8f1636d66a613f69276dc2"> 2256</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a54eba99c9f8f1636d66a613f69276dc2">r_SPIC_QPI_EN</a>: 1;</div><div class="line"><a name="l02257"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acaabcee890cec7f234cb677431e3d4da"> 2257</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acaabcee890cec7f234cb677431e3d4da">r_clko_sel</a>: 1;</div><div class="line"><a name="l02258"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa1cd81f729506f985b5f6a4ffc887244"> 2258</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa1cd81f729506f985b5f6a4ffc887244">r_inv_clk_oe</a>: 1;</div><div class="line"><a name="l02259"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a57e262c49677b8129fe8e1e9d63e49de"> 2259</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a57e262c49677b8129fe8e1e9d63e49de">r_spi_dqs_dly</a>: 8;</div><div class="line"><a name="l02260"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4e3e8fea054023b502abf65a803ea421"> 2260</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4e3e8fea054023b502abf65a803ea421">r_clko_dly_sel</a>: 8;</div><div class="line"><a name="l02261"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a611bf0eee717159861fa6001e73809df"> 2261</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a611bf0eee717159861fa6001e73809df">r_fetch_sclk_phase</a>: 1;</div><div class="line"><a name="l02262"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2f521b811577c5e897447a2ae4be569e"> 2262</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2f521b811577c5e897447a2ae4be569e">r_fetch_sclk_phase_2</a>: 1;</div><div class="line"><a name="l02263"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#accee9fe758613ba166acb724b6c564a6"> 2263</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#accee9fe758613ba166acb724b6c564a6">r_ds_sel</a>: 1;</div><div class="line"><a name="l02264"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aab44e9464bcb7264021b8e49de25a819"> 2264</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aab44e9464bcb7264021b8e49de25a819">r_ds_dtr</a>: 1;</div><div class="line"><a name="l02265"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1bc9e974cd5db18f9d5bd699316b2925"> 2265</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1bc9e974cd5db18f9d5bd699316b2925">r_data_phase_sel</a>: 1;</div><div class="line"><a name="l02266"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a22305623e896b4e493f56e1d2c8e3b9d"> 2266</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a22305623e896b4e493f56e1d2c8e3b9d">r_pos_data_order</a>: 1;</div><div class="line"><a name="l02267"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa07d6c6d19c3366b30f10b9352f34642"> 2267</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa07d6c6d19c3366b30f10b9352f34642">r_spi_clk_sel</a>: 1;</div><div class="line"><a name="l02268"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8675bda8d304860bcee38e108e61c7c4"> 2268</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8675bda8d304860bcee38e108e61c7c4">r_opi_phy_dbg_sel</a>: 2;</div><div class="line"><a name="l02269"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afb3aeba09486b0ec3717b5118b8d1cda"> 2269</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afb3aeba09486b0ec3717b5118b8d1cda">r_spi_qpi_clk_sel</a>: 2;</div><div class="line"><a name="l02270"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa8ebca724052c583ca715f967d384ac9"> 2270</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa8ebca724052c583ca715f967d384ac9">r_fetch_spic_clk_phase</a>: 1;</div><div class="line"><a name="l02271"></a><span class="lineno"> 2271</span>&#160;        } BITS_2DC;</div><div class="line"><a name="l02272"></a><span class="lineno"> 2272</span>&#160;    } u_2DC;</div><div class="line"><a name="l02273"></a><span class="lineno"> 2273</span>&#160;</div><div class="line"><a name="l02274"></a><span class="lineno"> 2274</span>&#160;    <span class="comment">/* 0x02E0       0x4000_02e0</span></div><div class="line"><a name="l02275"></a><span class="lineno"> 2275</span>&#160;<span class="comment">        0       R/W    det_enable                      0</span></div><div class="line"><a name="l02276"></a><span class="lineno"> 2276</span>&#160;<span class="comment">        1       R/W    vbus_det                        0</span></div><div class="line"><a name="l02277"></a><span class="lineno"> 2277</span>&#160;<span class="comment">        2       R/W    skip_sec_detection              0</span></div><div class="line"><a name="l02278"></a><span class="lineno"> 2278</span>&#160;<span class="comment">        3       R/W    DUMMY                           0</span></div><div class="line"><a name="l02279"></a><span class="lineno"> 2279</span>&#160;<span class="comment">        7:4     R/W    DUMMY                           4&#39;hc</span></div><div class="line"><a name="l02280"></a><span class="lineno"> 2280</span>&#160;<span class="comment">        8       R      sdp_op5a                        0</span></div><div class="line"><a name="l02281"></a><span class="lineno"> 2281</span>&#160;<span class="comment">        9       R      dcp_cdp_1p5a                    0</span></div><div class="line"><a name="l02282"></a><span class="lineno"> 2282</span>&#160;<span class="comment">        10      R      cdp_det                         0</span></div><div class="line"><a name="l02283"></a><span class="lineno"> 2283</span>&#160;<span class="comment">        11      R      dcp_det                         0</span></div><div class="line"><a name="l02284"></a><span class="lineno"> 2284</span>&#160;<span class="comment">        12      R      others_op5a                     0</span></div><div class="line"><a name="l02285"></a><span class="lineno"> 2285</span>&#160;<span class="comment">        13      R      DUMMY                           0</span></div><div class="line"><a name="l02286"></a><span class="lineno"> 2286</span>&#160;<span class="comment">        14      R      DUMMY                           0</span></div><div class="line"><a name="l02287"></a><span class="lineno"> 2287</span>&#160;<span class="comment">        15      R      DUMMY                           0</span></div><div class="line"><a name="l02288"></a><span class="lineno"> 2288</span>&#160;<span class="comment">        16      R      det_is_done                     0</span></div><div class="line"><a name="l02289"></a><span class="lineno"> 2289</span>&#160;<span class="comment">        17      R      DUMMY                           0</span></div><div class="line"><a name="l02290"></a><span class="lineno"> 2290</span>&#160;<span class="comment">        18      R      DUMMY                           0</span></div><div class="line"><a name="l02291"></a><span class="lineno"> 2291</span>&#160;<span class="comment">        31:19   R/W    DUMMY                           13&#39;h0</span></div><div class="line"><a name="l02292"></a><span class="lineno"> 2292</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02293"></a><span class="lineno"> 2293</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02294"></a><span class="lineno"> 2294</span>&#160;    {</div><div class="line"><a name="l02295"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac1db75d20c6e91fce34a31573a485a2a"> 2295</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac1db75d20c6e91fce34a31573a485a2a">REG_PERION_REG_SOC_CHARGER_DET_A</a>;</div><div class="line"><a name="l02296"></a><span class="lineno"> 2296</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02297"></a><span class="lineno"> 2297</span>&#160;        {</div><div class="line"><a name="l02298"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afb738eaf81ca822a364066c671e8786c"> 2298</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afb738eaf81ca822a364066c671e8786c">det_enable</a>: 1;</div><div class="line"><a name="l02299"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa129c8e317e4cabdb58d775d16030053"> 2299</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa129c8e317e4cabdb58d775d16030053">vbus_det</a>: 1;</div><div class="line"><a name="l02300"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac38f0ac46fe988f55e5b0b3ccc634814"> 2300</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac38f0ac46fe988f55e5b0b3ccc634814">skip_sec_detection</a>: 1;</div><div class="line"><a name="l02301"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afd8224dc8b8ef2db415ddcec5f9e1f63"> 2301</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afd8224dc8b8ef2db415ddcec5f9e1f63">RESERVED_7</a>: 1;</div><div class="line"><a name="l02302"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a06ded3eb72796101318f2a48bb35afac"> 2302</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a06ded3eb72796101318f2a48bb35afac">RESERVED_6</a>: 4;</div><div class="line"><a name="l02303"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56b914b9108e2772aec40ad7ff82fc65"> 2303</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56b914b9108e2772aec40ad7ff82fc65">sdp_op5a</a>: 1;</div><div class="line"><a name="l02304"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab5a90be05916959aaef8bedabe245f2d"> 2304</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab5a90be05916959aaef8bedabe245f2d">dcp_cdp_1p5a</a>: 1;</div><div class="line"><a name="l02305"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a61aa7eb74fe954f92c2d2ac0392c831a"> 2305</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a61aa7eb74fe954f92c2d2ac0392c831a">cdp_det</a>: 1;</div><div class="line"><a name="l02306"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac6757ced9763b50a03e7edf0c4937a15"> 2306</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac6757ced9763b50a03e7edf0c4937a15">dcp_det</a>: 1;</div><div class="line"><a name="l02307"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a49d7d891f7fe91a6587f3a1962a3cf0b"> 2307</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a49d7d891f7fe91a6587f3a1962a3cf0b">others_op5a</a>: 1;</div><div class="line"><a name="l02308"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab62056a42722adaac26b96f71b7bd6a1"> 2308</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab62056a42722adaac26b96f71b7bd6a1">RESERVED_5</a>: 1;</div><div class="line"><a name="l02309"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac2fafd8082cacde980e553c4506819d7"> 2309</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac2fafd8082cacde980e553c4506819d7">RESERVED_4</a>: 1;</div><div class="line"><a name="l02310"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1ac15a8af15b5e984688253a1778e898"> 2310</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1ac15a8af15b5e984688253a1778e898">RESERVED_3</a>: 1;</div><div class="line"><a name="l02311"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab7d73e0fb2d13653e2d389d6b4d5ebf5"> 2311</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab7d73e0fb2d13653e2d389d6b4d5ebf5">det_is_done</a>: 1;</div><div class="line"><a name="l02312"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a32d676d6a52007436d74c5bf7d7ef525"> 2312</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a32d676d6a52007436d74c5bf7d7ef525">RESERVED_2</a>: 1;</div><div class="line"><a name="l02313"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae5e4b6fd6a8c176c0154365af7076ab7"> 2313</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae5e4b6fd6a8c176c0154365af7076ab7">RESERVED_1</a>: 1;</div><div class="line"><a name="l02314"></a><span class="lineno"> 2314</span>&#160;            __IO uint32_t RESERVED_0: 13;</div><div class="line"><a name="l02315"></a><span class="lineno"> 2315</span>&#160;        } BITS_2E0;</div><div class="line"><a name="l02316"></a><span class="lineno"> 2316</span>&#160;    } u_2E0;</div><div class="line"><a name="l02317"></a><span class="lineno"> 2317</span>&#160;</div><div class="line"><a name="l02318"></a><span class="lineno"> 2318</span>&#160;    <span class="comment">/* 0x02E4       0x4000_02e4</span></div><div class="line"><a name="l02319"></a><span class="lineno"> 2319</span>&#160;<span class="comment">        0       R/W    idp_src_en                    1&#39;b0</span></div><div class="line"><a name="l02320"></a><span class="lineno"> 2320</span>&#160;<span class="comment">        1       R/W    rdm_dwn_en                    1&#39;b0</span></div><div class="line"><a name="l02321"></a><span class="lineno"> 2321</span>&#160;<span class="comment">        2       R/W    vdp_src_en                    1&#39;b0</span></div><div class="line"><a name="l02322"></a><span class="lineno"> 2322</span>&#160;<span class="comment">        3       R/W    idm_snk_en                    1&#39;b0</span></div><div class="line"><a name="l02323"></a><span class="lineno"> 2323</span>&#160;<span class="comment">        4       R/W    vdm_src_en                    1&#39;b0</span></div><div class="line"><a name="l02324"></a><span class="lineno"> 2324</span>&#160;<span class="comment">        5       R/W    idp_snk_en                    1&#39;b0</span></div><div class="line"><a name="l02325"></a><span class="lineno"> 2325</span>&#160;<span class="comment">        6       R/W    non_std_det_en                1&#39;b0</span></div><div class="line"><a name="l02326"></a><span class="lineno"> 2326</span>&#160;<span class="comment">        7       R/W    pow_L                             1&#39;b0</span></div><div class="line"><a name="l02327"></a><span class="lineno"> 2327</span>&#160;<span class="comment">        8       R/W    fw_ctrl_mode                  1&#39;b0</span></div><div class="line"><a name="l02328"></a><span class="lineno"> 2328</span>&#160;<span class="comment">            15:9    R/W    DUMMY15_9                     7&#39;h0</span></div><div class="line"><a name="l02329"></a><span class="lineno"> 2329</span>&#160;<span class="comment">            19:16   R      VDP_COMP_L                    4&#39;h0</span></div><div class="line"><a name="l02330"></a><span class="lineno"> 2330</span>&#160;<span class="comment">        20      R      VDP_LT_VLOW_L                 1&#39;b0</span></div><div class="line"><a name="l02331"></a><span class="lineno"> 2331</span>&#160;<span class="comment">                24:21   R      VDM_COMP_L                    4&#39;h0</span></div><div class="line"><a name="l02332"></a><span class="lineno"> 2332</span>&#160;<span class="comment">        25      R      VDM_LT_VLOW_L                 1&#39;b0</span></div><div class="line"><a name="l02333"></a><span class="lineno"> 2333</span>&#160;<span class="comment">            31:26   R/W    DUMMY31_26                    6&#39;h0</span></div><div class="line"><a name="l02334"></a><span class="lineno"> 2334</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02335"></a><span class="lineno"> 2335</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02336"></a><span class="lineno"> 2336</span>&#160;    {</div><div class="line"><a name="l02337"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a86c345439674c8f7b5f845649d1b1fdd"> 2337</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a86c345439674c8f7b5f845649d1b1fdd">REG_PERION_REG_SOC_CHARGER_DET_B</a>;</div><div class="line"><a name="l02338"></a><span class="lineno"> 2338</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02339"></a><span class="lineno"> 2339</span>&#160;        {</div><div class="line"><a name="l02340"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac5cf5a4cdd33b1a615880233a55dfa79"> 2340</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac5cf5a4cdd33b1a615880233a55dfa79">idp_src_en</a>: 1;</div><div class="line"><a name="l02341"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1787a69234b53eeea1fe41275a26ccdc"> 2341</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1787a69234b53eeea1fe41275a26ccdc">rdm_dwn_en</a>: 1;</div><div class="line"><a name="l02342"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a188bbc8d7c09c06d459513e74d70d330"> 2342</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a188bbc8d7c09c06d459513e74d70d330">vdp_src_en</a>: 1;</div><div class="line"><a name="l02343"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a748720b63ee994689270b76f6d9ba53a"> 2343</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a748720b63ee994689270b76f6d9ba53a">idm_snk_en</a>: 1;</div><div class="line"><a name="l02344"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab1eafaf833d13055787b8650d2a0ed39"> 2344</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab1eafaf833d13055787b8650d2a0ed39">vdm_src_en</a>: 1;</div><div class="line"><a name="l02345"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad0b0a565f214d34893ca893192462b7c"> 2345</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad0b0a565f214d34893ca893192462b7c">idp_snk_en</a>: 1;</div><div class="line"><a name="l02346"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac9d959cb13639f2c5c8f70cf4593c486"> 2346</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac9d959cb13639f2c5c8f70cf4593c486">non_std_det_en</a>: 1; <span class="comment">//???</span></div><div class="line"><a name="l02347"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a82173137aec068c19c6fac05ce537d4d"> 2347</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a82173137aec068c19c6fac05ce537d4d">pow_L</a>: 1;</div><div class="line"><a name="l02348"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a33db5cd63b1b438d4e4b86322c7813cd"> 2348</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a33db5cd63b1b438d4e4b86322c7813cd">fw_ctrl_mode</a>: 1;</div><div class="line"><a name="l02349"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad5a9c8fd45e977fdb965cc665f1c3a48"> 2349</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad5a9c8fd45e977fdb965cc665f1c3a48">DUMMY15_9</a>: 7;</div><div class="line"><a name="l02350"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a981bd8f4934a6cfa88edd609fbb088a2"> 2350</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a981bd8f4934a6cfa88edd609fbb088a2">VDP_COMP_L</a>: 4;</div><div class="line"><a name="l02351"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aefe14297b9eadc847e177dbd1b621380"> 2351</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aefe14297b9eadc847e177dbd1b621380">VDP_LT_VLOW_L</a>: 1;</div><div class="line"><a name="l02352"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9e71fa87cf73cfa48daa8502fac99c06"> 2352</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9e71fa87cf73cfa48daa8502fac99c06">VDM_COMP_L</a>: 4;</div><div class="line"><a name="l02353"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a083694d98e7024d3347592523cb87c75"> 2353</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a083694d98e7024d3347592523cb87c75">VDM_LT_VLOW_L</a>: 1;</div><div class="line"><a name="l02354"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7da2e2e07c7df8e595b041b7ee9923bc"> 2354</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7da2e2e07c7df8e595b041b7ee9923bc">DUMMY31_26</a>: 6;</div><div class="line"><a name="l02355"></a><span class="lineno"> 2355</span>&#160;        } BITS_2E4;</div><div class="line"><a name="l02356"></a><span class="lineno"> 2356</span>&#160;    } u_2E4;</div><div class="line"><a name="l02357"></a><span class="lineno"> 2357</span>&#160;</div><div class="line"><a name="l02358"></a><span class="lineno"> 2358</span>&#160;    <span class="comment">/* 0x02E8       0x4000_02e8</span></div><div class="line"><a name="l02359"></a><span class="lineno"> 2359</span>&#160;<span class="comment">        0       R/W    CORE_FPWMDIG_H                  0</span></div><div class="line"><a name="l02360"></a><span class="lineno"> 2360</span>&#160;<span class="comment">        3:1     R/W    CORE_SWRCORE_ENDH               3&#39;b100</span></div><div class="line"><a name="l02361"></a><span class="lineno"> 2361</span>&#160;<span class="comment">        6:4     R/W    CORE_SWRCORE_ENDP               3&#39;b100</span></div><div class="line"><a name="l02362"></a><span class="lineno"> 2362</span>&#160;<span class="comment">        8:7     R/W    CORE_SWRCORE_MNSZ               2&#39;b11</span></div><div class="line"><a name="l02363"></a><span class="lineno"> 2363</span>&#160;<span class="comment">        10:9    R/W    CORE_SWRCORE_MPSZ               2&#39;b11</span></div><div class="line"><a name="l02364"></a><span class="lineno"> 2364</span>&#160;<span class="comment">        16:11   R/W    CORE_SWRCORE_SAW_FREQ           6&#39;b100000</span></div><div class="line"><a name="l02365"></a><span class="lineno"> 2365</span>&#160;<span class="comment">        19:17   R/W    CORE_SWRCORE_VREFOCP_H          3&#39;b100</span></div><div class="line"><a name="l02366"></a><span class="lineno"> 2366</span>&#160;<span class="comment">        24:20   R/W    DUMMY                           5&#39;b00000</span></div><div class="line"><a name="l02367"></a><span class="lineno"> 2367</span>&#160;<span class="comment">        31:25   R/W    CORE_VOUT_TUNE_LDO_H            7&#39;b0101011</span></div><div class="line"><a name="l02368"></a><span class="lineno"> 2368</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02369"></a><span class="lineno"> 2369</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02370"></a><span class="lineno"> 2370</span>&#160;    {</div><div class="line"><a name="l02371"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae645d6d55460193d5b1ca7a122f13e20"> 2371</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae645d6d55460193d5b1ca7a122f13e20">REG_PERION_CORE_SWR_PAR_TAB_0</a>;</div><div class="line"><a name="l02372"></a><span class="lineno"> 2372</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02373"></a><span class="lineno"> 2373</span>&#160;        {</div><div class="line"><a name="l02374"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a42108072ecddbdd573593ac903e6fe09"> 2374</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a42108072ecddbdd573593ac903e6fe09">CORE_FPWMDIG_H</a>: 1;</div><div class="line"><a name="l02375"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6f51f36b716e4f7037dfe89c2e2bb96f"> 2375</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6f51f36b716e4f7037dfe89c2e2bb96f">CORE_SWRCORE_ENDH</a>: 3;</div><div class="line"><a name="l02376"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa7b3c236292a7e9ed9f2f20046bc764a"> 2376</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa7b3c236292a7e9ed9f2f20046bc764a">CORE_SWRCORE_ENDP</a>: 3;</div><div class="line"><a name="l02377"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9974df0b4dad6aff0916ab8bd49f1682"> 2377</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9974df0b4dad6aff0916ab8bd49f1682">CORE_SWRCORE_MNSZ</a>: 2;</div><div class="line"><a name="l02378"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2d2dbc637c2e10cc69cf0d476dd5efca"> 2378</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2d2dbc637c2e10cc69cf0d476dd5efca">CORE_SWRCORE_MPSZ</a>: 2;</div><div class="line"><a name="l02379"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8c2b36097efa2ba5231432d894e7a7e5"> 2379</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8c2b36097efa2ba5231432d894e7a7e5">CORE_SWRCORE_SAW_FREQ</a>: 6;</div><div class="line"><a name="l02380"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5db2884658d6ce58ad3e2fee35403b5d"> 2380</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5db2884658d6ce58ad3e2fee35403b5d">CORE_SWRCORE_VREFOCP_H</a>: 3;</div><div class="line"><a name="l02381"></a><span class="lineno"> 2381</span>&#160;            __IO uint32_t RESERVED_0: 5;</div><div class="line"><a name="l02382"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56a0dde987f0e2cb95dc74d9582c7761"> 2382</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56a0dde987f0e2cb95dc74d9582c7761">CORE_VOUT_TUNE_LDO_H</a>: 7;</div><div class="line"><a name="l02383"></a><span class="lineno"> 2383</span>&#160;        } BITS_2E8;</div><div class="line"><a name="l02384"></a><span class="lineno"> 2384</span>&#160;    } u_2E8;</div><div class="line"><a name="l02385"></a><span class="lineno"> 2385</span>&#160;</div><div class="line"><a name="l02386"></a><span class="lineno"> 2386</span>&#160;    <span class="comment">/* 0x02EC       0x4000_02ec</span></div><div class="line"><a name="l02387"></a><span class="lineno"> 2387</span>&#160;<span class="comment">        0       R/W    CORE_FPWMDIG_H                  0</span></div><div class="line"><a name="l02388"></a><span class="lineno"> 2388</span>&#160;<span class="comment">        3:1     R/W    CORE_SWRCORE_ENDH               3&#39;b100</span></div><div class="line"><a name="l02389"></a><span class="lineno"> 2389</span>&#160;<span class="comment">        6:4     R/W    CORE_SWRCORE_ENDP               3&#39;b100</span></div><div class="line"><a name="l02390"></a><span class="lineno"> 2390</span>&#160;<span class="comment">        8:7     R/W    CORE_SWRCORE_MNSZ               2&#39;b11</span></div><div class="line"><a name="l02391"></a><span class="lineno"> 2391</span>&#160;<span class="comment">        10:9    R/W    CORE_SWRCORE_MPSZ               2&#39;b11</span></div><div class="line"><a name="l02392"></a><span class="lineno"> 2392</span>&#160;<span class="comment">        16:11   R/W    CORE_SWRCORE_SAW_FREQ           6&#39;b100000</span></div><div class="line"><a name="l02393"></a><span class="lineno"> 2393</span>&#160;<span class="comment">        19:17   R/W    CORE_SWRCORE_VREFOCP_H          3&#39;b100</span></div><div class="line"><a name="l02394"></a><span class="lineno"> 2394</span>&#160;<span class="comment">        24:20   R/W    DUMMY                           5&#39;b00000</span></div><div class="line"><a name="l02395"></a><span class="lineno"> 2395</span>&#160;<span class="comment">        31:25   R/W    CORE_VOUT_TUNE_LDO_H            7&#39;b0101011</span></div><div class="line"><a name="l02396"></a><span class="lineno"> 2396</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02397"></a><span class="lineno"> 2397</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02398"></a><span class="lineno"> 2398</span>&#160;    {</div><div class="line"><a name="l02399"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3c15839a045a2799951aebeebcb594a7"> 2399</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3c15839a045a2799951aebeebcb594a7">REG_PERION_CORE_SWR_PAR_TAB_4</a>;</div><div class="line"><a name="l02400"></a><span class="lineno"> 2400</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02401"></a><span class="lineno"> 2401</span>&#160;        {</div><div class="line"><a name="l02402"></a><span class="lineno"> 2402</span>&#160;            __IO uint32_t CORE_FPWMDIG_H: 1;</div><div class="line"><a name="l02403"></a><span class="lineno"> 2403</span>&#160;            __IO uint32_t CORE_SWRCORE_ENDH: 3;</div><div class="line"><a name="l02404"></a><span class="lineno"> 2404</span>&#160;            __IO uint32_t CORE_SWRCORE_ENDP: 3;</div><div class="line"><a name="l02405"></a><span class="lineno"> 2405</span>&#160;            __IO uint32_t CORE_SWRCORE_MNSZ: 2;</div><div class="line"><a name="l02406"></a><span class="lineno"> 2406</span>&#160;            __IO uint32_t CORE_SWRCORE_MPSZ: 2;</div><div class="line"><a name="l02407"></a><span class="lineno"> 2407</span>&#160;            __IO uint32_t CORE_SWRCORE_SAW_FREQ: 6;</div><div class="line"><a name="l02408"></a><span class="lineno"> 2408</span>&#160;            __IO uint32_t CORE_SWRCORE_VREFOCP_H: 3;</div><div class="line"><a name="l02409"></a><span class="lineno"> 2409</span>&#160;            __IO uint32_t RESERVED_0: 5;</div><div class="line"><a name="l02410"></a><span class="lineno"> 2410</span>&#160;            __IO uint32_t CORE_VOUT_TUNE_LDO_H: 7;</div><div class="line"><a name="l02411"></a><span class="lineno"> 2411</span>&#160;        } BITS_2EC;</div><div class="line"><a name="l02412"></a><span class="lineno"> 2412</span>&#160;    } u_2EC;</div><div class="line"><a name="l02413"></a><span class="lineno"> 2413</span>&#160;</div><div class="line"><a name="l02414"></a><span class="lineno"> 2414</span>&#160;    <span class="comment">/* 0x02F0       0x4000_02f0</span></div><div class="line"><a name="l02415"></a><span class="lineno"> 2415</span>&#160;<span class="comment">        0       R/W    CORE_FPWMDIG_H                  0</span></div><div class="line"><a name="l02416"></a><span class="lineno"> 2416</span>&#160;<span class="comment">        3:1     R/W    CORE_SWRCORE_ENDH               3&#39;b100</span></div><div class="line"><a name="l02417"></a><span class="lineno"> 2417</span>&#160;<span class="comment">        6:4     R/W    CORE_SWRCORE_ENDP               3&#39;b100</span></div><div class="line"><a name="l02418"></a><span class="lineno"> 2418</span>&#160;<span class="comment">        8:7     R/W    CORE_SWRCORE_MNSZ               2&#39;b11</span></div><div class="line"><a name="l02419"></a><span class="lineno"> 2419</span>&#160;<span class="comment">        10:9    R/W    CORE_SWRCORE_MPSZ               2&#39;b11</span></div><div class="line"><a name="l02420"></a><span class="lineno"> 2420</span>&#160;<span class="comment">        16:11   R/W    CORE_SWRCORE_SAW_FREQ           6&#39;b100000</span></div><div class="line"><a name="l02421"></a><span class="lineno"> 2421</span>&#160;<span class="comment">        19:17   R/W    CORE_SWRCORE_VREFOCP_H          3&#39;b100</span></div><div class="line"><a name="l02422"></a><span class="lineno"> 2422</span>&#160;<span class="comment">        24:20   R/W    DUMMY                           5&#39;b00000</span></div><div class="line"><a name="l02423"></a><span class="lineno"> 2423</span>&#160;<span class="comment">        31:25   R/W    CORE_VOUT_TUNE_LDO_H            7&#39;b0101011</span></div><div class="line"><a name="l02424"></a><span class="lineno"> 2424</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02425"></a><span class="lineno"> 2425</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02426"></a><span class="lineno"> 2426</span>&#160;    {</div><div class="line"><a name="l02427"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a077612853f8c09a47d0bbc7edcad4a5a"> 2427</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a077612853f8c09a47d0bbc7edcad4a5a">REG_PERION_CORE_SWR_PAR_TAB_5</a>;</div><div class="line"><a name="l02428"></a><span class="lineno"> 2428</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02429"></a><span class="lineno"> 2429</span>&#160;        {</div><div class="line"><a name="l02430"></a><span class="lineno"> 2430</span>&#160;            __IO uint32_t CORE_FPWMDIG_H: 1;</div><div class="line"><a name="l02431"></a><span class="lineno"> 2431</span>&#160;            __IO uint32_t CORE_SWRCORE_ENDH: 3;</div><div class="line"><a name="l02432"></a><span class="lineno"> 2432</span>&#160;            __IO uint32_t CORE_SWRCORE_ENDP: 3;</div><div class="line"><a name="l02433"></a><span class="lineno"> 2433</span>&#160;            __IO uint32_t CORE_SWRCORE_MNSZ: 2;</div><div class="line"><a name="l02434"></a><span class="lineno"> 2434</span>&#160;            __IO uint32_t CORE_SWRCORE_MPSZ: 2;</div><div class="line"><a name="l02435"></a><span class="lineno"> 2435</span>&#160;            __IO uint32_t CORE_SWRCORE_SAW_FREQ: 6;</div><div class="line"><a name="l02436"></a><span class="lineno"> 2436</span>&#160;            __IO uint32_t CORE_SWRCORE_VREFOCP_H: 3;</div><div class="line"><a name="l02437"></a><span class="lineno"> 2437</span>&#160;            __IO uint32_t RESERVED_0: 5;</div><div class="line"><a name="l02438"></a><span class="lineno"> 2438</span>&#160;            __IO uint32_t CORE_VOUT_TUNE_LDO_H: 7;</div><div class="line"><a name="l02439"></a><span class="lineno"> 2439</span>&#160;        } BITS_2F0;</div><div class="line"><a name="l02440"></a><span class="lineno"> 2440</span>&#160;    } u_2F0;</div><div class="line"><a name="l02441"></a><span class="lineno"> 2441</span>&#160;</div><div class="line"><a name="l02442"></a><span class="lineno"> 2442</span>&#160;    <span class="comment">/* 0x02F4       0x4000_02f4</span></div><div class="line"><a name="l02443"></a><span class="lineno"> 2443</span>&#160;<span class="comment">        0       R/W    CORE_FPWMDIG_H                  0</span></div><div class="line"><a name="l02444"></a><span class="lineno"> 2444</span>&#160;<span class="comment">        3:1     R/W    CORE_SWRCORE_ENDH               3&#39;b100</span></div><div class="line"><a name="l02445"></a><span class="lineno"> 2445</span>&#160;<span class="comment">        6:4     R/W    CORE_SWRCORE_ENDP               3&#39;b100</span></div><div class="line"><a name="l02446"></a><span class="lineno"> 2446</span>&#160;<span class="comment">        8:7     R/W    CORE_SWRCORE_MNSZ               2&#39;b11</span></div><div class="line"><a name="l02447"></a><span class="lineno"> 2447</span>&#160;<span class="comment">        10:9    R/W    CORE_SWRCORE_MPSZ               2&#39;b11</span></div><div class="line"><a name="l02448"></a><span class="lineno"> 2448</span>&#160;<span class="comment">        16:11   R/W    CORE_SWRCORE_SAW_FREQ           6&#39;b100000</span></div><div class="line"><a name="l02449"></a><span class="lineno"> 2449</span>&#160;<span class="comment">        19:17   R/W    CORE_SWRCORE_VREFOCP_H          3&#39;b100</span></div><div class="line"><a name="l02450"></a><span class="lineno"> 2450</span>&#160;<span class="comment">        24:20   R/W    DUMMY                           5&#39;b00000</span></div><div class="line"><a name="l02451"></a><span class="lineno"> 2451</span>&#160;<span class="comment">        31:25   R/W    CORE_VOUT_TUNE_LDO_H            7&#39;b0101011</span></div><div class="line"><a name="l02452"></a><span class="lineno"> 2452</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02453"></a><span class="lineno"> 2453</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02454"></a><span class="lineno"> 2454</span>&#160;    {</div><div class="line"><a name="l02455"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2be74e694c78e9b4b95535d67e31b083"> 2455</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2be74e694c78e9b4b95535d67e31b083">REG_PERION_CORE_SWR_PAR_TAB_6</a>;</div><div class="line"><a name="l02456"></a><span class="lineno"> 2456</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02457"></a><span class="lineno"> 2457</span>&#160;        {</div><div class="line"><a name="l02458"></a><span class="lineno"> 2458</span>&#160;            __IO uint32_t CORE_FPWMDIG_H: 1;</div><div class="line"><a name="l02459"></a><span class="lineno"> 2459</span>&#160;            __IO uint32_t CORE_SWRCORE_ENDH: 3;</div><div class="line"><a name="l02460"></a><span class="lineno"> 2460</span>&#160;            __IO uint32_t CORE_SWRCORE_ENDP: 3;</div><div class="line"><a name="l02461"></a><span class="lineno"> 2461</span>&#160;            __IO uint32_t CORE_SWRCORE_MNSZ: 2;</div><div class="line"><a name="l02462"></a><span class="lineno"> 2462</span>&#160;            __IO uint32_t CORE_SWRCORE_MPSZ: 2;</div><div class="line"><a name="l02463"></a><span class="lineno"> 2463</span>&#160;            __IO uint32_t CORE_SWRCORE_SAW_FREQ: 6;</div><div class="line"><a name="l02464"></a><span class="lineno"> 2464</span>&#160;            __IO uint32_t CORE_SWRCORE_VREFOCP_H: 3;</div><div class="line"><a name="l02465"></a><span class="lineno"> 2465</span>&#160;            __IO uint32_t RESERVED_0: 5;</div><div class="line"><a name="l02466"></a><span class="lineno"> 2466</span>&#160;            __IO uint32_t CORE_VOUT_TUNE_LDO_H: 7;</div><div class="line"><a name="l02467"></a><span class="lineno"> 2467</span>&#160;        } BITS_2F4;</div><div class="line"><a name="l02468"></a><span class="lineno"> 2468</span>&#160;    } u_2F4;</div><div class="line"><a name="l02469"></a><span class="lineno"> 2469</span>&#160;</div><div class="line"><a name="l02470"></a><span class="lineno"> 2470</span>&#160;    <span class="comment">/* 0x02F8       0x4000_02f8</span></div><div class="line"><a name="l02471"></a><span class="lineno"> 2471</span>&#160;<span class="comment">        0       R/W    CORE_FPWMDIG_H                  0</span></div><div class="line"><a name="l02472"></a><span class="lineno"> 2472</span>&#160;<span class="comment">        3:1     R/W    CORE_SWRCORE_ENDH               3&#39;b100</span></div><div class="line"><a name="l02473"></a><span class="lineno"> 2473</span>&#160;<span class="comment">        6:4     R/W    CORE_SWRCORE_ENDP               3&#39;b100</span></div><div class="line"><a name="l02474"></a><span class="lineno"> 2474</span>&#160;<span class="comment">        8:7     R/W    CORE_SWRCORE_MNSZ               2&#39;b11</span></div><div class="line"><a name="l02475"></a><span class="lineno"> 2475</span>&#160;<span class="comment">        10:9    R/W    CORE_SWRCORE_MPSZ               2&#39;b11</span></div><div class="line"><a name="l02476"></a><span class="lineno"> 2476</span>&#160;<span class="comment">        16:11   R/W    CORE_SWRCORE_SAW_FREQ           6&#39;b100000</span></div><div class="line"><a name="l02477"></a><span class="lineno"> 2477</span>&#160;<span class="comment">        19:17   R/W    CORE_SWRCORE_VREFOCP_H          3&#39;b100</span></div><div class="line"><a name="l02478"></a><span class="lineno"> 2478</span>&#160;<span class="comment">        24:20   R/W    DUMMY                           5&#39;b00000</span></div><div class="line"><a name="l02479"></a><span class="lineno"> 2479</span>&#160;<span class="comment">        31:25   R/W    CORE_VOUT_TUNE_LDO_H            7&#39;b0101011</span></div><div class="line"><a name="l02480"></a><span class="lineno"> 2480</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02481"></a><span class="lineno"> 2481</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02482"></a><span class="lineno"> 2482</span>&#160;    {</div><div class="line"><a name="l02483"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acbcab910236100ef2930bc112a8abdc4"> 2483</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acbcab910236100ef2930bc112a8abdc4">REG_PERION_CORE_SWR_PAR_TAB_7</a>;</div><div class="line"><a name="l02484"></a><span class="lineno"> 2484</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02485"></a><span class="lineno"> 2485</span>&#160;        {</div><div class="line"><a name="l02486"></a><span class="lineno"> 2486</span>&#160;            __IO uint32_t CORE_FPWMDIG_H: 1;</div><div class="line"><a name="l02487"></a><span class="lineno"> 2487</span>&#160;            __IO uint32_t CORE_SWRCORE_ENDH: 3;</div><div class="line"><a name="l02488"></a><span class="lineno"> 2488</span>&#160;            __IO uint32_t CORE_SWRCORE_ENDP: 3;</div><div class="line"><a name="l02489"></a><span class="lineno"> 2489</span>&#160;            __IO uint32_t CORE_SWRCORE_MNSZ: 2;</div><div class="line"><a name="l02490"></a><span class="lineno"> 2490</span>&#160;            __IO uint32_t CORE_SWRCORE_MPSZ: 2;</div><div class="line"><a name="l02491"></a><span class="lineno"> 2491</span>&#160;            __IO uint32_t CORE_SWRCORE_SAW_FREQ: 6;</div><div class="line"><a name="l02492"></a><span class="lineno"> 2492</span>&#160;            __IO uint32_t CORE_SWRCORE_VREFOCP_H: 3;</div><div class="line"><a name="l02493"></a><span class="lineno"> 2493</span>&#160;            __IO uint32_t RESERVED_0: 5;</div><div class="line"><a name="l02494"></a><span class="lineno"> 2494</span>&#160;            __IO uint32_t CORE_VOUT_TUNE_LDO_H: 7;</div><div class="line"><a name="l02495"></a><span class="lineno"> 2495</span>&#160;        } BITS_2F8;</div><div class="line"><a name="l02496"></a><span class="lineno"> 2496</span>&#160;    } u_2F8;</div><div class="line"><a name="l02497"></a><span class="lineno"> 2497</span>&#160;</div><div class="line"><a name="l02498"></a><span class="lineno"> 2498</span>&#160;    <span class="comment">/* 0x02FC       0x4000_02fc</span></div><div class="line"><a name="l02499"></a><span class="lineno"> 2499</span>&#160;<span class="comment">        2:0     R/W    CORE_SWRCORE_ZCDIB_0            3&#39;b100</span></div><div class="line"><a name="l02500"></a><span class="lineno"> 2500</span>&#160;<span class="comment">        3       R/W    CORE_EN_EAIqX4_0                1</span></div><div class="line"><a name="l02501"></a><span class="lineno"> 2501</span>&#160;<span class="comment">        4       R/W    CORE_ENEAIqX2_H_0               1</span></div><div class="line"><a name="l02502"></a><span class="lineno"> 2502</span>&#160;<span class="comment">        5       RW     DUMMY                           0</span></div><div class="line"><a name="l02503"></a><span class="lineno"> 2503</span>&#160;<span class="comment">        8:6     R/W    CORE_SWRCORE_ZCDIB_4            3&#39;b100</span></div><div class="line"><a name="l02504"></a><span class="lineno"> 2504</span>&#160;<span class="comment">        9       R/W    CORE_EN_EAIqX4_4                1</span></div><div class="line"><a name="l02505"></a><span class="lineno"> 2505</span>&#160;<span class="comment">        10      R/W    CORE_ENEAIqX2_H_4               1</span></div><div class="line"><a name="l02506"></a><span class="lineno"> 2506</span>&#160;<span class="comment">        11      R/W    DUMMY                           0</span></div><div class="line"><a name="l02507"></a><span class="lineno"> 2507</span>&#160;<span class="comment">        14:12   R/W    CORE_SWRCORE_ZCDIB_5            3&#39;b100</span></div><div class="line"><a name="l02508"></a><span class="lineno"> 2508</span>&#160;<span class="comment">        15      R/W    CORE_EN_EAIqX4_5                1</span></div><div class="line"><a name="l02509"></a><span class="lineno"> 2509</span>&#160;<span class="comment">        16      R/W    CORE_ENEAIqX2_H_5               1</span></div><div class="line"><a name="l02510"></a><span class="lineno"> 2510</span>&#160;<span class="comment">        17      R/W    DUMMY                           0</span></div><div class="line"><a name="l02511"></a><span class="lineno"> 2511</span>&#160;<span class="comment">        20:18   R/W    CORE_SWRCORE_ZCDIB_6            3&#39;b100</span></div><div class="line"><a name="l02512"></a><span class="lineno"> 2512</span>&#160;<span class="comment">        21      R/W    CORE_EN_EAIqX4_6                1</span></div><div class="line"><a name="l02513"></a><span class="lineno"> 2513</span>&#160;<span class="comment">        22      R/W    CORE_ENEAIqX2_H_6               1</span></div><div class="line"><a name="l02514"></a><span class="lineno"> 2514</span>&#160;<span class="comment">        23      R/W    DUMMY                           0</span></div><div class="line"><a name="l02515"></a><span class="lineno"> 2515</span>&#160;<span class="comment">        26:24   R/W    CORE_SWRCORE_ZCDIB_7            3&#39;b100</span></div><div class="line"><a name="l02516"></a><span class="lineno"> 2516</span>&#160;<span class="comment">        27      R/W    CORE_EN_EAIqX4_7                1</span></div><div class="line"><a name="l02517"></a><span class="lineno"> 2517</span>&#160;<span class="comment">        28      R/W    CORE_ENEAIqX2_H_7               1</span></div><div class="line"><a name="l02518"></a><span class="lineno"> 2518</span>&#160;<span class="comment">        31:29   R/W    DUMMY                           3&#39;b000</span></div><div class="line"><a name="l02519"></a><span class="lineno"> 2519</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02520"></a><span class="lineno"> 2520</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02521"></a><span class="lineno"> 2521</span>&#160;    {</div><div class="line"><a name="l02522"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a87544235ec10c4551ddb38fd077859cd"> 2522</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a87544235ec10c4551ddb38fd077859cd">REG_PERION_CORE_SWR_PAR_TAB_ext</a>;</div><div class="line"><a name="l02523"></a><span class="lineno"> 2523</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02524"></a><span class="lineno"> 2524</span>&#160;        {</div><div class="line"><a name="l02525"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa48952d20aed0789202840f4057b51eb"> 2525</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa48952d20aed0789202840f4057b51eb">CORE_SWRCORE_ZCDIB_0</a>: 3;</div><div class="line"><a name="l02526"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a479b4bcb1a992a78e046a2c3e8ce702e"> 2526</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a479b4bcb1a992a78e046a2c3e8ce702e">CORE_EN_EAIqX4_0</a>: 1;</div><div class="line"><a name="l02527"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a75536203b007628ed1dafd2b46d56ad2"> 2527</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a75536203b007628ed1dafd2b46d56ad2">CORE_ENEAIqX2_H_0</a>: 1;</div><div class="line"><a name="l02528"></a><span class="lineno"> 2528</span>&#160;            __IO uint32_t RESERVED_4: 1;</div><div class="line"><a name="l02529"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a52129f4bd32904de4f7dc06364249e52"> 2529</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a52129f4bd32904de4f7dc06364249e52">CORE_SWRCORE_ZCDIB_4</a>: 3;</div><div class="line"><a name="l02530"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae19b1b3ca00d943bcd410da163208c96"> 2530</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae19b1b3ca00d943bcd410da163208c96">CORE_EN_EAIqX4_4</a>: 1;</div><div class="line"><a name="l02531"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7de72f736a4c35d2c5b8b9b6d285009f"> 2531</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7de72f736a4c35d2c5b8b9b6d285009f">CORE_ENEAIqX2_H_4</a>: 1;</div><div class="line"><a name="l02532"></a><span class="lineno"> 2532</span>&#160;            __IO uint32_t RESERVED_3: 1;</div><div class="line"><a name="l02533"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac874a1aae9b7f4ba8ab84ee02a5d6fa8"> 2533</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac874a1aae9b7f4ba8ab84ee02a5d6fa8">CORE_SWRCORE_ZCDIB_5</a>: 3;</div><div class="line"><a name="l02534"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a93ce8bdfa7404829fcb5e977c26e10fb"> 2534</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a93ce8bdfa7404829fcb5e977c26e10fb">CORE_EN_EAIqX4_5</a>: 1;</div><div class="line"><a name="l02535"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adc333cc6dc7b5422b57e37cf1bf238d6"> 2535</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adc333cc6dc7b5422b57e37cf1bf238d6">CORE_ENEAIqX2_H_5</a>: 1;</div><div class="line"><a name="l02536"></a><span class="lineno"> 2536</span>&#160;            __IO uint32_t RESERVED_2: 1;</div><div class="line"><a name="l02537"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a74f96cd8ec6c868991017250404be65a"> 2537</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a74f96cd8ec6c868991017250404be65a">CORE_SWRCORE_ZCDIB_6</a>: 3;</div><div class="line"><a name="l02538"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac4a8bf1113aabce49f8c97ad00963998"> 2538</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac4a8bf1113aabce49f8c97ad00963998">CORE_EN_EAIqX4_6</a>: 1;</div><div class="line"><a name="l02539"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a87eab4abf18e77d9348147b8f628435e"> 2539</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a87eab4abf18e77d9348147b8f628435e">CORE_ENEAIqX2_H_6</a>: 1;</div><div class="line"><a name="l02540"></a><span class="lineno"> 2540</span>&#160;            __IO uint32_t RESERVED_1: 1;</div><div class="line"><a name="l02541"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1a01a31f3c48798358417fbfcd656779"> 2541</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1a01a31f3c48798358417fbfcd656779">CORE_SWRCORE_ZCDIB_7</a>: 3;</div><div class="line"><a name="l02542"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a851cb8c7b5a8a6dbc12ab36fa37a7538"> 2542</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a851cb8c7b5a8a6dbc12ab36fa37a7538">CORE_EN_EAIqX4_7</a>: 1;</div><div class="line"><a name="l02543"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad8724b95d8297a338968877b3326dc5b"> 2543</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad8724b95d8297a338968877b3326dc5b">CORE_ENEAIqX2_H_7</a>: 1;</div><div class="line"><a name="l02544"></a><span class="lineno"> 2544</span>&#160;            __IO uint32_t RESERVED_0: 3;</div><div class="line"><a name="l02545"></a><span class="lineno"> 2545</span>&#160;        } BITS_2FC;</div><div class="line"><a name="l02546"></a><span class="lineno"> 2546</span>&#160;    } u_2FC;</div><div class="line"><a name="l02547"></a><span class="lineno"> 2547</span>&#160;</div><div class="line"><a name="l02548"></a><span class="lineno"> 2548</span>&#160;    <span class="comment">/* 0x0300       0x4000_0300</span></div><div class="line"><a name="l02549"></a><span class="lineno"> 2549</span>&#160;<span class="comment">        7:0     R/W    r_PON_DLYSEL_SPIM0              8&#39;h0</span></div><div class="line"><a name="l02550"></a><span class="lineno"> 2550</span>&#160;<span class="comment">        15:8    R/W    r_PON_DLYSEL_SPIM1              8&#39;h0</span></div><div class="line"><a name="l02551"></a><span class="lineno"> 2551</span>&#160;<span class="comment">        23:16   R/W    DUMMY                           8&#39;h0</span></div><div class="line"><a name="l02552"></a><span class="lineno"> 2552</span>&#160;<span class="comment">        24      R/W    r_flash0_clk_inv_en             1&#39;b0</span></div><div class="line"><a name="l02553"></a><span class="lineno"> 2553</span>&#160;<span class="comment">        25      R/W    r_flash1_clk_inv_en             1&#39;b0</span></div><div class="line"><a name="l02554"></a><span class="lineno"> 2554</span>&#160;<span class="comment">        27:26   R/W    r_flash0_phy_clk_sel            2&#39;h0</span></div><div class="line"><a name="l02555"></a><span class="lineno"> 2555</span>&#160;<span class="comment">        29:28   R/W    r_flash1_phy_clk_sel            2&#39;h0</span></div><div class="line"><a name="l02556"></a><span class="lineno"> 2556</span>&#160;<span class="comment">        31:30   R/W    DUMMY                           2&#39;h0</span></div><div class="line"><a name="l02557"></a><span class="lineno"> 2557</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02558"></a><span class="lineno"> 2558</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02559"></a><span class="lineno"> 2559</span>&#160;    {</div><div class="line"><a name="l02560"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9404a831e8769b8886198635e27c78f5"> 2560</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9404a831e8769b8886198635e27c78f5">REG_PERION_PON_PERI_DLYSEL_CTRL</a>;</div><div class="line"><a name="l02561"></a><span class="lineno"> 2561</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02562"></a><span class="lineno"> 2562</span>&#160;        {</div><div class="line"><a name="l02563"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a03f012c9157435c022f32616aca5bab9"> 2563</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a03f012c9157435c022f32616aca5bab9">r_PON_DLYSEL_SPIM0</a>: 8;</div><div class="line"><a name="l02564"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2c4685027af8d0e3e3894bde93c13b6e"> 2564</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2c4685027af8d0e3e3894bde93c13b6e">r_PON_DLYSEL_SPIM1</a>: 8;</div><div class="line"><a name="l02565"></a><span class="lineno"> 2565</span>&#160;            __IO uint32_t RESERVED_1: 8;</div><div class="line"><a name="l02566"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a70d9cab21bd007a8fcba4d7b82c66feb"> 2566</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a70d9cab21bd007a8fcba4d7b82c66feb">r_flash0_clk_inv_en</a>: 1;</div><div class="line"><a name="l02567"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad8f76545f3699b54b510b439b637deb3"> 2567</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad8f76545f3699b54b510b439b637deb3">r_flash1_clk_inv_en</a>: 1;</div><div class="line"><a name="l02568"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7d6d2a49f2773d30aa6421609d12119a"> 2568</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7d6d2a49f2773d30aa6421609d12119a">r_flash0_phy_clk_sel</a>: 2;</div><div class="line"><a name="l02569"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a821c49fa348098a55cc9d6f62283a0e3"> 2569</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a821c49fa348098a55cc9d6f62283a0e3">r_flash1_phy_clk_sel</a>: 2;</div><div class="line"><a name="l02570"></a><span class="lineno"> 2570</span>&#160;            __IO uint32_t RESERVED_0: 2;</div><div class="line"><a name="l02571"></a><span class="lineno"> 2571</span>&#160;        } BITS_300;</div><div class="line"><a name="l02572"></a><span class="lineno"> 2572</span>&#160;    } u_300;</div><div class="line"><a name="l02573"></a><span class="lineno"> 2573</span>&#160;</div><div class="line"><a name="l02574"></a><span class="lineno"> 2574</span>&#160;    <span class="comment">/* 0x0304       0x4000_0304</span></div><div class="line"><a name="l02575"></a><span class="lineno"> 2575</span>&#160;<span class="comment">        15:0    R/W    DUMMY                           16&#39;h0001</span></div><div class="line"><a name="l02576"></a><span class="lineno"> 2576</span>&#160;<span class="comment">        31:16   R/W    DUMMY                           16&#39;h1FC0</span></div><div class="line"><a name="l02577"></a><span class="lineno"> 2577</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02578"></a><span class="lineno"> 2578</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02579"></a><span class="lineno"> 2579</span>&#160;    {</div><div class="line"><a name="l02580"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a71adcf03cdfcc5242be91595c4c98e15"> 2580</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a71adcf03cdfcc5242be91595c4c98e15">REG_PERION_DUMMY_20</a>;</div><div class="line"><a name="l02581"></a><span class="lineno"> 2581</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02582"></a><span class="lineno"> 2582</span>&#160;        {</div><div class="line"><a name="l02583"></a><span class="lineno"> 2583</span>&#160;            __IO uint32_t RESERVED_1: 16;</div><div class="line"><a name="l02584"></a><span class="lineno"> 2584</span>&#160;            __IO uint32_t RESERVED_0: 16;</div><div class="line"><a name="l02585"></a><span class="lineno"> 2585</span>&#160;        } BITS_304;</div><div class="line"><a name="l02586"></a><span class="lineno"> 2586</span>&#160;    } u_304;</div><div class="line"><a name="l02587"></a><span class="lineno"> 2587</span>&#160;</div><div class="line"><a name="l02588"></a><span class="lineno"> 2588</span>&#160;    <span class="comment">/* 0x0308       0x4000_0308</span></div><div class="line"><a name="l02589"></a><span class="lineno"> 2589</span>&#160;<span class="comment">        0       R/W    r_PON_SPIO_MST                  1&#39;b0</span></div><div class="line"><a name="l02590"></a><span class="lineno"> 2590</span>&#160;<span class="comment">        3:1     R/W    DUMMY                           3&#39;b000</span></div><div class="line"><a name="l02591"></a><span class="lineno"> 2591</span>&#160;<span class="comment">        4       R/W    r_PON_SPI2_BRG_EN               1&#39;b0</span></div><div class="line"><a name="l02592"></a><span class="lineno"> 2592</span>&#160;<span class="comment">        5       R/W    r_PON_SPI2_H2S_BRG_EN           1&#39;b0</span></div><div class="line"><a name="l02593"></a><span class="lineno"> 2593</span>&#160;<span class="comment">        6       R/W    r_PON_SPI1_BRG_EN               1&#39;b0</span></div><div class="line"><a name="l02594"></a><span class="lineno"> 2594</span>&#160;<span class="comment">        7       R/W    r_PON_SPI1_H2S_BRG_EN           1&#39;b0</span></div><div class="line"><a name="l02595"></a><span class="lineno"> 2595</span>&#160;<span class="comment">        8       R/W    r_PON_SPI0_BRG_EN               1&#39;b0</span></div><div class="line"><a name="l02596"></a><span class="lineno"> 2596</span>&#160;<span class="comment">        9       R/W    r_PON_SPI0_H2S_BRG_EN           1&#39;b0</span></div><div class="line"><a name="l02597"></a><span class="lineno"> 2597</span>&#160;<span class="comment">        31:10   R/W    DUMMY                           22&#39;h0</span></div><div class="line"><a name="l02598"></a><span class="lineno"> 2598</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02599"></a><span class="lineno"> 2599</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02600"></a><span class="lineno"> 2600</span>&#160;    {</div><div class="line"><a name="l02601"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0a84fabac00689139ee3b9b3510b1fe3"> 2601</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0a84fabac00689139ee3b9b3510b1fe3">REG_PERION_PON_SPI_FUNC_CTRL</a>;</div><div class="line"><a name="l02602"></a><span class="lineno"> 2602</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02603"></a><span class="lineno"> 2603</span>&#160;        {</div><div class="line"><a name="l02604"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a08072ca6f3c076d2e1f13946720af737"> 2604</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a08072ca6f3c076d2e1f13946720af737">r_PON_SPIO_MST</a>: 1;</div><div class="line"><a name="l02605"></a><span class="lineno"> 2605</span>&#160;            __IO uint32_t RESERVED_1: 3;</div><div class="line"><a name="l02606"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1631d13fe97e18c3003f0b8aa02d5753"> 2606</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1631d13fe97e18c3003f0b8aa02d5753">r_PON_SPI2_BRG_EN</a>: 1;</div><div class="line"><a name="l02607"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a180ff5b7685d2a3b1b96adfb9aed87bb"> 2607</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a180ff5b7685d2a3b1b96adfb9aed87bb">r_PON_SPI2_H2S_BRG_EN</a>: 1;</div><div class="line"><a name="l02608"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9972ce5ec49142a765982c53738b2c6a"> 2608</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9972ce5ec49142a765982c53738b2c6a">r_PON_SPI1_BRG_EN</a>: 1;</div><div class="line"><a name="l02609"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abdfd985a8e28946314a2f3218fde2004"> 2609</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abdfd985a8e28946314a2f3218fde2004">r_PON_SPI1_H2S_BRG_EN</a>: 1;</div><div class="line"><a name="l02610"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acec39d4eecbf4c1018bf9aa927404d63"> 2610</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acec39d4eecbf4c1018bf9aa927404d63">r_PON_SPI0_BRG_EN</a>: 1;</div><div class="line"><a name="l02611"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a14f9d41f11ebf1634848df3c505a5a1f"> 2611</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a14f9d41f11ebf1634848df3c505a5a1f">r_PON_SPI0_H2S_BRG_EN</a>: 1;</div><div class="line"><a name="l02612"></a><span class="lineno"> 2612</span>&#160;            __IO uint32_t RESERVED_0: 22;</div><div class="line"><a name="l02613"></a><span class="lineno"> 2613</span>&#160;        } BITS_308;</div><div class="line"><a name="l02614"></a><span class="lineno"> 2614</span>&#160;    } u_308;</div><div class="line"><a name="l02615"></a><span class="lineno"> 2615</span>&#160;</div><div class="line"><a name="l02616"></a><span class="lineno"> 2616</span>&#160;    <span class="comment">/* 0x030C       0x4000_030c</span></div><div class="line"><a name="l02617"></a><span class="lineno"> 2617</span>&#160;<span class="comment">        7:0     R/W    r_PON_DLYSEL_SPIM2              8&#39;h0</span></div><div class="line"><a name="l02618"></a><span class="lineno"> 2618</span>&#160;<span class="comment">        15:8    R/W    r_PON_DLYSEL_SPIM3              8&#39;h0</span></div><div class="line"><a name="l02619"></a><span class="lineno"> 2619</span>&#160;<span class="comment">        23:16   R/W    r_PON_DLYSEL_SPIM4              8&#39;h0</span></div><div class="line"><a name="l02620"></a><span class="lineno"> 2620</span>&#160;<span class="comment">        24      R/W    r_flash2_clk_inv_en             1&#39;b0</span></div><div class="line"><a name="l02621"></a><span class="lineno"> 2621</span>&#160;<span class="comment">        25      R/W    r_flash3_clk_inv_en             1&#39;b0</span></div><div class="line"><a name="l02622"></a><span class="lineno"> 2622</span>&#160;<span class="comment">        26      R/W    r_flash4_clk_inv_en             1&#39;b0</span></div><div class="line"><a name="l02623"></a><span class="lineno"> 2623</span>&#160;<span class="comment">        28:27   R/W    r_flash2_phy_clk_sel            2&#39;h0</span></div><div class="line"><a name="l02624"></a><span class="lineno"> 2624</span>&#160;<span class="comment">        30:29   R/W    r_flash3_phy_clk_sel            2&#39;h0</span></div><div class="line"><a name="l02625"></a><span class="lineno"> 2625</span>&#160;<span class="comment">        31      R/W    DUMMY                           1&#39;b0</span></div><div class="line"><a name="l02626"></a><span class="lineno"> 2626</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02627"></a><span class="lineno"> 2627</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02628"></a><span class="lineno"> 2628</span>&#160;    {</div><div class="line"><a name="l02629"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adb2812aaf5aff5b66fa8e5240ef51e6e"> 2629</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adb2812aaf5aff5b66fa8e5240ef51e6e">REG_PERION_PON_PERI_DLYSEL_CTRL_2</a>;</div><div class="line"><a name="l02630"></a><span class="lineno"> 2630</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02631"></a><span class="lineno"> 2631</span>&#160;        {</div><div class="line"><a name="l02632"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4f136cd4012910680a9928ed227dcc9f"> 2632</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4f136cd4012910680a9928ed227dcc9f">r_PON_DLYSEL_SPIM2</a>: 8;</div><div class="line"><a name="l02633"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9cd01b736ba43fbd0010bcd83ac466de"> 2633</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9cd01b736ba43fbd0010bcd83ac466de">r_PON_DLYSEL_SPIM3</a>: 8;</div><div class="line"><a name="l02634"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a072a5705e45657e412c373349b9e1f4f"> 2634</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a072a5705e45657e412c373349b9e1f4f">r_PON_DLYSEL_SPIM4</a>: 8;</div><div class="line"><a name="l02635"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac6a00e4bf3a421105376b03917e69a4f"> 2635</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac6a00e4bf3a421105376b03917e69a4f">r_flash2_clk_inv_en</a>: 1;</div><div class="line"><a name="l02636"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae785ccfbd75db10da3cb5106dc819100"> 2636</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae785ccfbd75db10da3cb5106dc819100">r_flash3_clk_inv_en</a>: 1;</div><div class="line"><a name="l02637"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adf97eee8db35d3f38d8444bd94a28540"> 2637</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adf97eee8db35d3f38d8444bd94a28540">r_flash4_clk_inv_en</a>: 1;</div><div class="line"><a name="l02638"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa92630deca98c8250aaa1ca0cab9c180"> 2638</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa92630deca98c8250aaa1ca0cab9c180">r_flash2_phy_clk_sel</a>: 2;</div><div class="line"><a name="l02639"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad04d955857360acdd308d8be9fe5ced2"> 2639</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad04d955857360acdd308d8be9fe5ced2">r_flash3_phy_clk_sel</a>: 2;</div><div class="line"><a name="l02640"></a><span class="lineno"> 2640</span>&#160;            __IO uint32_t RESERVED_0: 1;</div><div class="line"><a name="l02641"></a><span class="lineno"> 2641</span>&#160;        } BITS_30C;</div><div class="line"><a name="l02642"></a><span class="lineno"> 2642</span>&#160;    } u_30C;</div><div class="line"><a name="l02643"></a><span class="lineno"> 2643</span>&#160;</div><div class="line"><a name="l02644"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad18a962766c36b7859125651458b00a9"> 2644</a></span>&#160;    __IO uint32_t RSVD_0x310[4];</div><div class="line"><a name="l02645"></a><span class="lineno"> 2645</span>&#160;</div><div class="line"><a name="l02646"></a><span class="lineno"> 2646</span>&#160;    <span class="comment">/* 0x0320       0x4000_0320</span></div><div class="line"><a name="l02647"></a><span class="lineno"> 2647</span>&#160;<span class="comment">        15:0    R/W    DUMMY                           16&#39;h0</span></div><div class="line"><a name="l02648"></a><span class="lineno"> 2648</span>&#160;<span class="comment">        31:16   R/W    DUMMY                           16&#39;h0</span></div><div class="line"><a name="l02649"></a><span class="lineno"> 2649</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02650"></a><span class="lineno"> 2650</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02651"></a><span class="lineno"> 2651</span>&#160;    {</div><div class="line"><a name="l02652"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8367158a5ca0b487535e05b79dd1beec"> 2652</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8367158a5ca0b487535e05b79dd1beec">REG_PERION_DUMMY_21</a>;</div><div class="line"><a name="l02653"></a><span class="lineno"> 2653</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02654"></a><span class="lineno"> 2654</span>&#160;        {</div><div class="line"><a name="l02655"></a><span class="lineno"> 2655</span>&#160;            __IO uint32_t RESERVED_1: 16;</div><div class="line"><a name="l02656"></a><span class="lineno"> 2656</span>&#160;            __IO uint32_t RESERVED_0: 16;</div><div class="line"><a name="l02657"></a><span class="lineno"> 2657</span>&#160;        } BITS_320;</div><div class="line"><a name="l02658"></a><span class="lineno"> 2658</span>&#160;    } u_320;</div><div class="line"><a name="l02659"></a><span class="lineno"> 2659</span>&#160;</div><div class="line"><a name="l02660"></a><span class="lineno"> 2660</span>&#160;    <span class="comment">/* 0x0324       0x4000_0324</span></div><div class="line"><a name="l02661"></a><span class="lineno"> 2661</span>&#160;<span class="comment">        31:0    R/W    r_swr_ss_lut_0                  32&#39;h0</span></div><div class="line"><a name="l02662"></a><span class="lineno"> 2662</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02663"></a><span class="lineno"> 2663</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02664"></a><span class="lineno"> 2664</span>&#160;    {</div><div class="line"><a name="l02665"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa8ce3c9b8117efe94178719b327f6c34"> 2665</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa8ce3c9b8117efe94178719b327f6c34">REG_PERION_SWR_SS_LUT_0</a>;</div><div class="line"><a name="l02666"></a><span class="lineno"> 2666</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02667"></a><span class="lineno"> 2667</span>&#160;        {</div><div class="line"><a name="l02668"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac17c0aa4ee3b0027e6cc497d94aeed89"> 2668</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac17c0aa4ee3b0027e6cc497d94aeed89">r_swr_ss_lut_0</a>: 32;</div><div class="line"><a name="l02669"></a><span class="lineno"> 2669</span>&#160;        } BITS_324;</div><div class="line"><a name="l02670"></a><span class="lineno"> 2670</span>&#160;    } u_324;</div><div class="line"><a name="l02671"></a><span class="lineno"> 2671</span>&#160;</div><div class="line"><a name="l02672"></a><span class="lineno"> 2672</span>&#160;    <span class="comment">/* 0x0328       0x4000_0328</span></div><div class="line"><a name="l02673"></a><span class="lineno"> 2673</span>&#160;<span class="comment">        31:0    R/W    r_swr_ss_lut_1                  32&#39;h0</span></div><div class="line"><a name="l02674"></a><span class="lineno"> 2674</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02675"></a><span class="lineno"> 2675</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02676"></a><span class="lineno"> 2676</span>&#160;    {</div><div class="line"><a name="l02677"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1a786e2f4d94de88a25e1485e83ac602"> 2677</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1a786e2f4d94de88a25e1485e83ac602">REG_PERION_SWR_SS_LUT_1</a>;</div><div class="line"><a name="l02678"></a><span class="lineno"> 2678</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02679"></a><span class="lineno"> 2679</span>&#160;        {</div><div class="line"><a name="l02680"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad201ec3ee4fd9da5f0b9f5695091273b"> 2680</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad201ec3ee4fd9da5f0b9f5695091273b">r_swr_ss_lut_1</a>: 32;</div><div class="line"><a name="l02681"></a><span class="lineno"> 2681</span>&#160;        } BITS_328;</div><div class="line"><a name="l02682"></a><span class="lineno"> 2682</span>&#160;    } u_328;</div><div class="line"><a name="l02683"></a><span class="lineno"> 2683</span>&#160;</div><div class="line"><a name="l02684"></a><span class="lineno"> 2684</span>&#160;    <span class="comment">/* 0x032C       0x4000_032c</span></div><div class="line"><a name="l02685"></a><span class="lineno"> 2685</span>&#160;<span class="comment">        3:0     R/W    DUMMY                           4&#39;h8</span></div><div class="line"><a name="l02686"></a><span class="lineno"> 2686</span>&#160;<span class="comment">        15:4    R/W    DUMMY                           12&#39;h090</span></div><div class="line"><a name="l02687"></a><span class="lineno"> 2687</span>&#160;<span class="comment">        31:16   R/W    r_swr_ss_config                 16&#39;h0001</span></div><div class="line"><a name="l02688"></a><span class="lineno"> 2688</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02689"></a><span class="lineno"> 2689</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02690"></a><span class="lineno"> 2690</span>&#160;    {</div><div class="line"><a name="l02691"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a466c07a82147134fc02801b4aa972467"> 2691</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a466c07a82147134fc02801b4aa972467">REG_PERION_RG0X_40M</a>, _SWR_SS_CONFIG;</div><div class="line"><a name="l02692"></a><span class="lineno"> 2692</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02693"></a><span class="lineno"> 2693</span>&#160;        {</div><div class="line"><a name="l02694"></a><span class="lineno"> 2694</span>&#160;            __IO uint32_t RESERVED_1: 4;</div><div class="line"><a name="l02695"></a><span class="lineno"> 2695</span>&#160;            __IO uint32_t RESERVED_0: 12;</div><div class="line"><a name="l02696"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a31dc085ca4cc5cfa29ea3785d480d2fa"> 2696</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a31dc085ca4cc5cfa29ea3785d480d2fa">r_swr_ss_config</a>: 16;</div><div class="line"><a name="l02697"></a><span class="lineno"> 2697</span>&#160;        } BITS_32C;</div><div class="line"><a name="l02698"></a><span class="lineno"> 2698</span>&#160;    } u_32C;</div><div class="line"><a name="l02699"></a><span class="lineno"> 2699</span>&#160;</div><div class="line"><a name="l02700"></a><span class="lineno"> 2700</span>&#160;    <span class="comment">/* 0x0330       0x4000_0330</span></div><div class="line"><a name="l02701"></a><span class="lineno"> 2701</span>&#160;<span class="comment">        0       RW     rst_n_aac                       1&#39;b0</span></div><div class="line"><a name="l02702"></a><span class="lineno"> 2702</span>&#160;<span class="comment">        1       RW     Offset_plus                     1&#39;b0</span></div><div class="line"><a name="l02703"></a><span class="lineno"> 2703</span>&#160;<span class="comment">        7:2     RW     XAAC_GM_offset                  6&#39;h0</span></div><div class="line"><a name="l02704"></a><span class="lineno"> 2704</span>&#160;<span class="comment">        8       RW     GM_STEP                         1&#39;b0</span></div><div class="line"><a name="l02705"></a><span class="lineno"> 2705</span>&#160;<span class="comment">        14:9    RW     GM_INIT                         6&#39;h3F</span></div><div class="line"><a name="l02706"></a><span class="lineno"> 2706</span>&#160;<span class="comment">        17:15   RW     XTAL_CLK_SET                    3&#39;b101</span></div><div class="line"><a name="l02707"></a><span class="lineno"> 2707</span>&#160;<span class="comment">        23:18   RW     GM_STUP                         6&#39;h3F</span></div><div class="line"><a name="l02708"></a><span class="lineno"> 2708</span>&#160;<span class="comment">        29:24   RW     GM_MANUAL                       6&#39;h1F</span></div><div class="line"><a name="l02709"></a><span class="lineno"> 2709</span>&#160;<span class="comment">        30      RW     r_EN_XTAL_AAC_DIGI              1&#39;b0</span></div><div class="line"><a name="l02710"></a><span class="lineno"> 2710</span>&#160;<span class="comment">        31      RW     r_EN_XTAL_AAC_TRIG              1&#39;b0</span></div><div class="line"><a name="l02711"></a><span class="lineno"> 2711</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02712"></a><span class="lineno"> 2712</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02713"></a><span class="lineno"> 2713</span>&#160;    {</div><div class="line"><a name="l02714"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac3415f4bae02917b63aa9a0f881ea679"> 2714</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac3415f4bae02917b63aa9a0f881ea679">REG_PERION_AAC_CTRL_0</a>;</div><div class="line"><a name="l02715"></a><span class="lineno"> 2715</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02716"></a><span class="lineno"> 2716</span>&#160;        {</div><div class="line"><a name="l02717"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aae89329dbe1be1cf867ded025a559bf5"> 2717</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aae89329dbe1be1cf867ded025a559bf5">rst_n_aac</a>: 1;</div><div class="line"><a name="l02718"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1a0aaadbe986c43fd69386c1c58c1450"> 2718</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1a0aaadbe986c43fd69386c1c58c1450">Offset_plus</a>: 1;</div><div class="line"><a name="l02719"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a805a3b55d2c2e2921182f3c2592c9088"> 2719</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a805a3b55d2c2e2921182f3c2592c9088">XAAC_GM_offset</a>: 6;</div><div class="line"><a name="l02720"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa398822124169e25d80fab0ea2c28931"> 2720</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa398822124169e25d80fab0ea2c28931">GM_STEP</a>: 1;</div><div class="line"><a name="l02721"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8f4f1675821b6cd0a0c38050d6cb7adf"> 2721</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8f4f1675821b6cd0a0c38050d6cb7adf">GM_INIT</a>: 6;</div><div class="line"><a name="l02722"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4c964097ce80228d2770a416e767a711"> 2722</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4c964097ce80228d2770a416e767a711">XTAL_CLK_SET</a>: 3;</div><div class="line"><a name="l02723"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afca6c2983467a56f6d81ff2efbb1ca34"> 2723</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afca6c2983467a56f6d81ff2efbb1ca34">GM_STUP</a>: 6;</div><div class="line"><a name="l02724"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#add32a7245881585e1e729049e0187a4e"> 2724</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#add32a7245881585e1e729049e0187a4e">GM_MANUAL</a>: 6;</div><div class="line"><a name="l02725"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab04b8920f771480db9de88264ed127a9"> 2725</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab04b8920f771480db9de88264ed127a9">r_EN_XTAL_AAC_DIGI</a>: 1;</div><div class="line"><a name="l02726"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a143d24c4b70b35e43cb4393c14c97ae0"> 2726</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a143d24c4b70b35e43cb4393c14c97ae0">r_EN_XTAL_AAC_TRIG</a>: 1;</div><div class="line"><a name="l02727"></a><span class="lineno"> 2727</span>&#160;        } BITS_330;</div><div class="line"><a name="l02728"></a><span class="lineno"> 2728</span>&#160;    } u_330;</div><div class="line"><a name="l02729"></a><span class="lineno"> 2729</span>&#160;</div><div class="line"><a name="l02730"></a><span class="lineno"> 2730</span>&#160;    <span class="comment">/* 0x0334       0x4000_0334</span></div><div class="line"><a name="l02731"></a><span class="lineno"> 2731</span>&#160;<span class="comment">        0       R      XAAC_BUSY                       1&#39;b0</span></div><div class="line"><a name="l02732"></a><span class="lineno"> 2732</span>&#160;<span class="comment">        1       R      XAAC_READY                      1&#39;b0</span></div><div class="line"><a name="l02733"></a><span class="lineno"> 2733</span>&#160;<span class="comment">        7:2     R      XTAL_GM_OUT                     6&#39;h1F</span></div><div class="line"><a name="l02734"></a><span class="lineno"> 2734</span>&#160;<span class="comment">        11:8    R      xaac_curr_state                 4&#39;h0</span></div><div class="line"><a name="l02735"></a><span class="lineno"> 2735</span>&#160;<span class="comment">        12      R/W    EN_XTAL_AAC_GM                  1&#39;b0</span></div><div class="line"><a name="l02736"></a><span class="lineno"> 2736</span>&#160;<span class="comment">        13      R/W    EN_XTAL_AAC_PKDET               1&#39;b0</span></div><div class="line"><a name="l02737"></a><span class="lineno"> 2737</span>&#160;<span class="comment">        14      R      XTAL_PKDET_OUT                  1&#39;b0</span></div><div class="line"><a name="l02738"></a><span class="lineno"> 2738</span>&#160;<span class="comment">        15      R/W    DUMMY                           1&#39;b0</span></div><div class="line"><a name="l02739"></a><span class="lineno"> 2739</span>&#160;<span class="comment">        31:16   R/W    DUMMY                           16&#39;h0129</span></div><div class="line"><a name="l02740"></a><span class="lineno"> 2740</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02741"></a><span class="lineno"> 2741</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02742"></a><span class="lineno"> 2742</span>&#160;    {</div><div class="line"><a name="l02743"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a68c0ac3fb4ffa861980c15b27571c0d9"> 2743</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a68c0ac3fb4ffa861980c15b27571c0d9">REG_PERION_AAC_CTRL_1</a>;</div><div class="line"><a name="l02744"></a><span class="lineno"> 2744</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02745"></a><span class="lineno"> 2745</span>&#160;        {</div><div class="line"><a name="l02746"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a014ea7b67743ab7a7bf908b03c3701c9"> 2746</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a014ea7b67743ab7a7bf908b03c3701c9">XAAC_BUSY</a>: 1;</div><div class="line"><a name="l02747"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a75d3deb5ba0231b74f3c764981f805b2"> 2747</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a75d3deb5ba0231b74f3c764981f805b2">XAAC_READY</a>: 1;</div><div class="line"><a name="l02748"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5d63c114e501fb44691d83f2d57f0698"> 2748</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5d63c114e501fb44691d83f2d57f0698">XTAL_GM_OUT</a>: 6;</div><div class="line"><a name="l02749"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abd92e7b285237c517da2a92d757b6d63"> 2749</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abd92e7b285237c517da2a92d757b6d63">xaac_curr_state</a>: 4;</div><div class="line"><a name="l02750"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa72dc4d55b4d9fb1d248d7b3c2f71557"> 2750</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa72dc4d55b4d9fb1d248d7b3c2f71557">EN_XTAL_AAC_GM</a>: 1;</div><div class="line"><a name="l02751"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae3ab017f86cd761ff472bf968bdd5306"> 2751</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae3ab017f86cd761ff472bf968bdd5306">EN_XTAL_AAC_PKDET</a>: 1;</div><div class="line"><a name="l02752"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a625d4068c318af757aa153c241452c4f"> 2752</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a625d4068c318af757aa153c241452c4f">XTAL_PKDET_OUT</a>: 1;</div><div class="line"><a name="l02753"></a><span class="lineno"> 2753</span>&#160;            __IO uint32_t RESERVED_1: 1;</div><div class="line"><a name="l02754"></a><span class="lineno"> 2754</span>&#160;            __IO uint32_t RESERVED_0: 16;</div><div class="line"><a name="l02755"></a><span class="lineno"> 2755</span>&#160;        } BITS_334;</div><div class="line"><a name="l02756"></a><span class="lineno"> 2756</span>&#160;    } u_334;</div><div class="line"><a name="l02757"></a><span class="lineno"> 2757</span>&#160;</div><div class="line"><a name="l02758"></a><span class="lineno"> 2758</span>&#160;    <span class="comment">/* 0x0338       0x4000_0338</span></div><div class="line"><a name="l02759"></a><span class="lineno"> 2759</span>&#160;<span class="comment">        0       R/W    disable_pll_pre_gating          1&#39;b0</span></div><div class="line"><a name="l02760"></a><span class="lineno"> 2760</span>&#160;<span class="comment">        17:1    R/W    DUMMY                           16&#39;h0</span></div><div class="line"><a name="l02761"></a><span class="lineno"> 2761</span>&#160;<span class="comment">        19:18   R      RSVD                            2&#39;h0</span></div><div class="line"><a name="l02762"></a><span class="lineno"> 2762</span>&#160;<span class="comment">        20      R      BT_READY_PLL3                   1&#39;h0</span></div><div class="line"><a name="l02763"></a><span class="lineno"> 2763</span>&#160;<span class="comment">        21      R      BT_READY_PLL4                   1&#39;h0</span></div><div class="line"><a name="l02764"></a><span class="lineno"> 2764</span>&#160;<span class="comment">        23:22   R      RSVD                            2&#39;h0</span></div><div class="line"><a name="l02765"></a><span class="lineno"> 2765</span>&#160;<span class="comment">        24      R      BT_READY_PLL                    1&#39;b0</span></div><div class="line"><a name="l02766"></a><span class="lineno"> 2766</span>&#160;<span class="comment">        25      R      XTAL_OK                         1&#39;b0</span></div><div class="line"><a name="l02767"></a><span class="lineno"> 2767</span>&#160;<span class="comment">        26      R      OSC32K_OK                       1&#39;b0</span></div><div class="line"><a name="l02768"></a><span class="lineno"> 2768</span>&#160;<span class="comment">        27      R      XTAL32K_OK                      1&#39;b0</span></div><div class="line"><a name="l02769"></a><span class="lineno"> 2769</span>&#160;<span class="comment">        28      R      BT_READY_PLL2                   1&#39;b0</span></div><div class="line"><a name="l02770"></a><span class="lineno"> 2770</span>&#160;<span class="comment">        31:29   R      BT_DBGOUT_AFESDM_PLL2[2:0]      3&#39;b000</span></div><div class="line"><a name="l02771"></a><span class="lineno"> 2771</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02772"></a><span class="lineno"> 2772</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02773"></a><span class="lineno"> 2773</span>&#160;    {</div><div class="line"><a name="l02774"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8ec34b139325021ec34eb4010d5547d9"> 2774</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8ec34b139325021ec34eb4010d5547d9">REG_PERION_0x338</a>;</div><div class="line"><a name="l02775"></a><span class="lineno"> 2775</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02776"></a><span class="lineno"> 2776</span>&#160;        {</div><div class="line"><a name="l02777"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5cf4a881bf15a6d94657ea52ff58f597"> 2777</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5cf4a881bf15a6d94657ea52ff58f597">disable_pll_pre_gating</a>: 1;</div><div class="line"><a name="l02778"></a><span class="lineno"> 2778</span>&#160;            __IO uint32_t RESERVED_2: 17;</div><div class="line"><a name="l02779"></a><span class="lineno"> 2779</span>&#160;            __I uint32_t RESERVED_1: 2;</div><div class="line"><a name="l02780"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeb8ac4e1df79d3af35fe0d63ed223d03"> 2780</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeb8ac4e1df79d3af35fe0d63ed223d03">BT_READY_PLL3</a>: 1;</div><div class="line"><a name="l02781"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3036cac7bf6459fae543e35d9f194be3"> 2781</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3036cac7bf6459fae543e35d9f194be3">BT_READY_PLL4</a>: 1;</div><div class="line"><a name="l02782"></a><span class="lineno"> 2782</span>&#160;            __I uint32_t RESERVED_0: 2;</div><div class="line"><a name="l02783"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad422d5a0c8e390f2c2c958143c84194b"> 2783</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad422d5a0c8e390f2c2c958143c84194b">BT_READY_PLL</a>: 1;</div><div class="line"><a name="l02784"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae5777c19b8b69214dd8df995a2d311d6"> 2784</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae5777c19b8b69214dd8df995a2d311d6">XTAL_OK</a>: 1;</div><div class="line"><a name="l02785"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af3950d1ca2eae9da9c4a225e09c1cae5"> 2785</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af3950d1ca2eae9da9c4a225e09c1cae5">OSC32K_OK</a>: 1;</div><div class="line"><a name="l02786"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4c06305a5a42e8924b7c373d9396c699"> 2786</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4c06305a5a42e8924b7c373d9396c699">XTAL32K_OK</a>: 1;</div><div class="line"><a name="l02787"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a73b77391f85a293b4475ac98541a6a91"> 2787</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a73b77391f85a293b4475ac98541a6a91">BT_READY_PLL2</a>: 1;</div><div class="line"><a name="l02788"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3726f1a1341645c4bcdea4676b62231f"> 2788</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3726f1a1341645c4bcdea4676b62231f">BT_DBGOUT_AFESDM_PLL2_2_0</a>: 3;</div><div class="line"><a name="l02789"></a><span class="lineno"> 2789</span>&#160;        } BITS_338;</div><div class="line"><a name="l02790"></a><span class="lineno"> 2790</span>&#160;    } u_338;</div><div class="line"><a name="l02791"></a><span class="lineno"> 2791</span>&#160;</div><div class="line"><a name="l02792"></a><span class="lineno"> 2792</span>&#160;    <span class="comment">/* 0x033C       0x4000_033c</span></div><div class="line"><a name="l02793"></a><span class="lineno"> 2793</span>&#160;<span class="comment">        0       R/W    resetn                          1&#39;b0</span></div><div class="line"><a name="l02794"></a><span class="lineno"> 2794</span>&#160;<span class="comment">        1       R/W    EN_XTAL_PDCK_DIGI               1&#39;b0</span></div><div class="line"><a name="l02795"></a><span class="lineno"> 2795</span>&#160;<span class="comment">        2       R/W    PDCK_SEARCH_MODE                1&#39;b0</span></div><div class="line"><a name="l02796"></a><span class="lineno"> 2796</span>&#160;<span class="comment">        4:3     R/W    PDCK_WAIT_CYC[1:0]              2&#39;b01</span></div><div class="line"><a name="l02797"></a><span class="lineno"> 2797</span>&#160;<span class="comment">        9:5     R/W    VREF_MANUAL[4:0]                5&#39;h1F</span></div><div class="line"><a name="l02798"></a><span class="lineno"> 2798</span>&#160;<span class="comment">        14:10   R/W    VREF_INIT[4:0]                  5&#39;h1F</span></div><div class="line"><a name="l02799"></a><span class="lineno"> 2799</span>&#160;<span class="comment">        16:15   R/W    XTAL_PDCK_UNIT[1:0]             2&#39;b01</span></div><div class="line"><a name="l02800"></a><span class="lineno"> 2800</span>&#160;<span class="comment">        21:17   R/W    XPDCK_VREF_SEL[4:0]             5&#39;h2</span></div><div class="line"><a name="l02801"></a><span class="lineno"> 2801</span>&#160;<span class="comment">        22      R/W    PDCK_LPOW                       1&#39;b0</span></div><div class="line"><a name="l02802"></a><span class="lineno"> 2802</span>&#160;<span class="comment">        27:23   R/W    DUMMY                           5&#39;h0</span></div><div class="line"><a name="l02803"></a><span class="lineno"> 2803</span>&#160;<span class="comment">        31:28   R      pdck_state[3:0]                 4&#39;h0</span></div><div class="line"><a name="l02804"></a><span class="lineno"> 2804</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02805"></a><span class="lineno"> 2805</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02806"></a><span class="lineno"> 2806</span>&#160;    {</div><div class="line"><a name="l02807"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2e1807bc7b8a2bacaf0fe1534c09fae1"> 2807</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2e1807bc7b8a2bacaf0fe1534c09fae1">REG_PERION_XTAL_PDCK</a>;</div><div class="line"><a name="l02808"></a><span class="lineno"> 2808</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02809"></a><span class="lineno"> 2809</span>&#160;        {</div><div class="line"><a name="l02810"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad2fadfe91de125e1a175be19f2eeeff1"> 2810</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad2fadfe91de125e1a175be19f2eeeff1">resetn</a>: 1;</div><div class="line"><a name="l02811"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae86d86082a1da3ca1278194acbd3153f"> 2811</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae86d86082a1da3ca1278194acbd3153f">EN_XTAL_PDCK_DIGI</a>: 1;</div><div class="line"><a name="l02812"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3e03981f2b7f0c3bb6008132ce85f2ad"> 2812</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3e03981f2b7f0c3bb6008132ce85f2ad">PDCK_SEARCH_MODE</a>: 1;</div><div class="line"><a name="l02813"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac3f613807136d60e5d373b20746db204"> 2813</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac3f613807136d60e5d373b20746db204">PDCK_WAIT_CYC_1_0</a>: 2;</div><div class="line"><a name="l02814"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab017b91dab2e5e4c3f13ead655ed43ac"> 2814</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab017b91dab2e5e4c3f13ead655ed43ac">VREF_MANUAL_4_0</a>: 5;</div><div class="line"><a name="l02815"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0d62426ec951b321c7043012264016b6"> 2815</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0d62426ec951b321c7043012264016b6">VREF_INIT_4_0</a>: 5;</div><div class="line"><a name="l02816"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac972021f1208d1963eabe130da79b77b"> 2816</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac972021f1208d1963eabe130da79b77b">XTAL_PDCK_UNIT_1_0</a>: 2;</div><div class="line"><a name="l02817"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae3e2193d32c5701208e3a0b2317f9930"> 2817</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae3e2193d32c5701208e3a0b2317f9930">XPDCK_VREF_SEL_4_0</a>: 5;</div><div class="line"><a name="l02818"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad25d2823ac3626309ca95fa1b9100c8b"> 2818</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad25d2823ac3626309ca95fa1b9100c8b">PDCK_LPOW</a>: 1;</div><div class="line"><a name="l02819"></a><span class="lineno"> 2819</span>&#160;            __IO uint32_t RESERVED_0: 5;</div><div class="line"><a name="l02820"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8b74e22db19ca701786c1fbd98261672"> 2820</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8b74e22db19ca701786c1fbd98261672">pdck_state_3_0</a>: 4;</div><div class="line"><a name="l02821"></a><span class="lineno"> 2821</span>&#160;        } BITS_33C;</div><div class="line"><a name="l02822"></a><span class="lineno"> 2822</span>&#160;    } u_33C;</div><div class="line"><a name="l02823"></a><span class="lineno"> 2823</span>&#160;</div><div class="line"><a name="l02824"></a><span class="lineno"> 2824</span>&#160;    <span class="comment">/* 0x0340       0x4000_0340</span></div><div class="line"><a name="l02825"></a><span class="lineno"> 2825</span>&#160;<span class="comment">        0       R/W    iso_int_out_en                  1&#39;b0</span></div><div class="line"><a name="l02826"></a><span class="lineno"> 2826</span>&#160;<span class="comment">        1       R/W    r_usb_clk_src_sel               1&#39;h0</span></div><div class="line"><a name="l02827"></a><span class="lineno"> 2827</span>&#160;<span class="comment">        2       R/W    r_usb_clk_div_en                1&#39;h0</span></div><div class="line"><a name="l02828"></a><span class="lineno"> 2828</span>&#160;<span class="comment">        5:3     R/W    r_usb_clk_div_sel               1&#39;h0</span></div><div class="line"><a name="l02829"></a><span class="lineno"> 2829</span>&#160;<span class="comment">        8:6     R/W    DUMMY                           3&#39;h0</span></div><div class="line"><a name="l02830"></a><span class="lineno"> 2830</span>&#160;<span class="comment">        9       R/W    r_sdio_clk_src_sel              1&#39;h0</span></div><div class="line"><a name="l02831"></a><span class="lineno"> 2831</span>&#160;<span class="comment">        10      R/W    r_sdio_clk_div_en               1&#39;h0</span></div><div class="line"><a name="l02832"></a><span class="lineno"> 2832</span>&#160;<span class="comment">        13:11   R/W    r_sdio_clk_div_sel              1&#39;h0</span></div><div class="line"><a name="l02833"></a><span class="lineno"> 2833</span>&#160;<span class="comment">        14      R/W    r_spi0_src_clk_sel              1&#39;h0</span></div><div class="line"><a name="l02834"></a><span class="lineno"> 2834</span>&#160;<span class="comment">        15      R/W    r_DSP2_CLK_SEL                  1&#39;h0</span></div><div class="line"><a name="l02835"></a><span class="lineno"> 2835</span>&#160;<span class="comment">        16      R/W    r_DSP2_CLK_SRC_EN               1&#39;h0</span></div><div class="line"><a name="l02836"></a><span class="lineno"> 2836</span>&#160;<span class="comment">        18:17   R/W    r_DSP2_CLK_DIV_SEL              2&#39;h0</span></div><div class="line"><a name="l02837"></a><span class="lineno"> 2837</span>&#160;<span class="comment">        19      R/W    r_DSP1_CLK_SRC_EN               1&#39;h0</span></div><div class="line"><a name="l02838"></a><span class="lineno"> 2838</span>&#160;<span class="comment">        31:20   R/W    DUMMY                           12&#39;h0</span></div><div class="line"><a name="l02839"></a><span class="lineno"> 2839</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02840"></a><span class="lineno"> 2840</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02841"></a><span class="lineno"> 2841</span>&#160;    {</div><div class="line"><a name="l02842"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aee3d9ea9653c6e2ee48f5714dbb676a9"> 2842</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aee3d9ea9653c6e2ee48f5714dbb676a9">REG_PERION_0x340</a>;</div><div class="line"><a name="l02843"></a><span class="lineno"> 2843</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02844"></a><span class="lineno"> 2844</span>&#160;        {</div><div class="line"><a name="l02845"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8838a8d6ad1d744bd806220407bb1983"> 2845</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8838a8d6ad1d744bd806220407bb1983">iso_int_out_en</a>: 1;</div><div class="line"><a name="l02846"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af7f53aa5a74549fa96a9ad1838d652f8"> 2846</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af7f53aa5a74549fa96a9ad1838d652f8">r_usb_clk_src_sel</a>: 1;</div><div class="line"><a name="l02847"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a03f85857c46ffd581bb6975339eb269f"> 2847</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a03f85857c46ffd581bb6975339eb269f">r_usb_clk_div_en</a>: 1;</div><div class="line"><a name="l02848"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a37e04ec869de7fcf18d4b50545b48036"> 2848</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a37e04ec869de7fcf18d4b50545b48036">r_usb_clk_div_sel</a>: 3;</div><div class="line"><a name="l02849"></a><span class="lineno"> 2849</span>&#160;            __IO uint32_t RESERVED_1: 3;</div><div class="line"><a name="l02850"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af4ff7806beab1dc8009b1f829b44d69e"> 2850</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af4ff7806beab1dc8009b1f829b44d69e">r_sdio_clk_src_sel</a>: 1;</div><div class="line"><a name="l02851"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abc58afa5c6a0f48c0848b76c1bad864a"> 2851</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abc58afa5c6a0f48c0848b76c1bad864a">r_sdio_clk_div_en</a>: 1;</div><div class="line"><a name="l02852"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6e99b84e8edce9c13854fea5eb624bb9"> 2852</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6e99b84e8edce9c13854fea5eb624bb9">r_sdio_clk_div_sel</a>: 3;</div><div class="line"><a name="l02853"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a685f7ce0a1c6cc43d7f431273a7076c8"> 2853</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a685f7ce0a1c6cc43d7f431273a7076c8">r_spi0_src_clk_sel</a>: 1;</div><div class="line"><a name="l02854"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a66386b736c80ab119d0f388a8035c84e"> 2854</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a66386b736c80ab119d0f388a8035c84e">r_DSP2_CLK_SEL</a>: 1;</div><div class="line"><a name="l02855"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6c14a776d7c5de64aecc5ace50a250eb"> 2855</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6c14a776d7c5de64aecc5ace50a250eb">r_DSP2_CLK_SRC_EN</a>: 1;</div><div class="line"><a name="l02856"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae1899d131fa8293098fb88121c3fb7e2"> 2856</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae1899d131fa8293098fb88121c3fb7e2">r_DSP2_CLK_DIV_SEL</a>: 2;</div><div class="line"><a name="l02857"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeb116cf2e6147cca7c5a6afbb6e5fb5a"> 2857</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeb116cf2e6147cca7c5a6afbb6e5fb5a">r_DSP1_CLK_SRC_EN</a>: 1;</div><div class="line"><a name="l02858"></a><span class="lineno"> 2858</span>&#160;            __IO uint32_t RESERVED_0: 12;</div><div class="line"><a name="l02859"></a><span class="lineno"> 2859</span>&#160;        } BITS_340;</div><div class="line"><a name="l02860"></a><span class="lineno"> 2860</span>&#160;    } u_340;</div><div class="line"><a name="l02861"></a><span class="lineno"> 2861</span>&#160;</div><div class="line"><a name="l02862"></a><span class="lineno"> 2862</span>&#160;    <span class="comment">/* 0x0344       0x4000_0344</span></div><div class="line"><a name="l02863"></a><span class="lineno"> 2863</span>&#160;<span class="comment">        7:0     R/W    dbnc_cnt_limit                  8&#39;h1</span></div><div class="line"><a name="l02864"></a><span class="lineno"> 2864</span>&#160;<span class="comment">        11:8    R/W    dbnc_div_sel                    4&#39;h1</span></div><div class="line"><a name="l02865"></a><span class="lineno"> 2865</span>&#160;<span class="comment">        12      R/W    dbnc_div_en                     1&#39;b0</span></div><div class="line"><a name="l02866"></a><span class="lineno"> 2866</span>&#160;<span class="comment">        15:13   R/W    DUMMY                           3&#39;b000</span></div><div class="line"><a name="l02867"></a><span class="lineno"> 2867</span>&#160;<span class="comment">        23:16   R/W    dbnc1_cnt_limit                 8&#39;h1</span></div><div class="line"><a name="l02868"></a><span class="lineno"> 2868</span>&#160;<span class="comment">        27:24   R/W    dbnc1_div_sel                   4&#39;h1</span></div><div class="line"><a name="l02869"></a><span class="lineno"> 2869</span>&#160;<span class="comment">        28      R/W    dbnc1_div_en                    1&#39;b0</span></div><div class="line"><a name="l02870"></a><span class="lineno"> 2870</span>&#160;<span class="comment">        31:29   R/W    DUMMY                           3&#39;b000</span></div><div class="line"><a name="l02871"></a><span class="lineno"> 2871</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02872"></a><span class="lineno"> 2872</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02873"></a><span class="lineno"> 2873</span>&#160;    {</div><div class="line"><a name="l02874"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab5371f9c1abca7bf6c9d155a09203c62"> 2874</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab5371f9c1abca7bf6c9d155a09203c62">REG_PERION_PON_GPIO_DBNC_CTRL</a>;</div><div class="line"><a name="l02875"></a><span class="lineno"> 2875</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02876"></a><span class="lineno"> 2876</span>&#160;        {</div><div class="line"><a name="l02877"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8784e0edeb566dfb2c480e9a602b3a2c"> 2877</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8784e0edeb566dfb2c480e9a602b3a2c">dbnc_cnt_limit</a>: 8;</div><div class="line"><a name="l02878"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a002aab6d34c72f4d93d43bdfec252801"> 2878</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a002aab6d34c72f4d93d43bdfec252801">dbnc_div_sel</a>: 4;</div><div class="line"><a name="l02879"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7daa6fdecd2f20ce6ccc5cedf42a9755"> 2879</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7daa6fdecd2f20ce6ccc5cedf42a9755">dbnc_div_en</a>: 1;</div><div class="line"><a name="l02880"></a><span class="lineno"> 2880</span>&#160;            __IO uint32_t RESERVED_1: 3;</div><div class="line"><a name="l02881"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5e16895408a2ff464395f5a450ae97b1"> 2881</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5e16895408a2ff464395f5a450ae97b1">dbnc1_cnt_limit</a>: 8;</div><div class="line"><a name="l02882"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aab816551ac887aa37a6a8f63875a4518"> 2882</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aab816551ac887aa37a6a8f63875a4518">dbnc1_div_sel</a>: 4;</div><div class="line"><a name="l02883"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af7af19c76909f3a61e3befa3f30f91d8"> 2883</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af7af19c76909f3a61e3befa3f30f91d8">dbnc1_div_en</a>: 1;</div><div class="line"><a name="l02884"></a><span class="lineno"> 2884</span>&#160;            __IO uint32_t RESERVED_0: 3;</div><div class="line"><a name="l02885"></a><span class="lineno"> 2885</span>&#160;        } BITS_344;</div><div class="line"><a name="l02886"></a><span class="lineno"> 2886</span>&#160;    } u_344;</div><div class="line"><a name="l02887"></a><span class="lineno"> 2887</span>&#160;</div><div class="line"><a name="l02888"></a><span class="lineno"> 2888</span>&#160;    <span class="comment">/* 0x0348       0x4000_0348</span></div><div class="line"><a name="l02889"></a><span class="lineno"> 2889</span>&#160;<span class="comment">        2:0     R/W    r_timer_div_sel                 3&#39;b000</span></div><div class="line"><a name="l02890"></a><span class="lineno"> 2890</span>&#160;<span class="comment">        3       R/W    r_timer_div_en                  1&#39;b0</span></div><div class="line"><a name="l02891"></a><span class="lineno"> 2891</span>&#160;<span class="comment">        4       R/W    r_timer_cg_en                   1&#39;b0</span></div><div class="line"><a name="l02892"></a><span class="lineno"> 2892</span>&#160;<span class="comment">        5       R/W    r_timer_clk_src_sel_0           1&#39;b1</span></div><div class="line"><a name="l02893"></a><span class="lineno"> 2893</span>&#160;<span class="comment">        6       R/W    r_timer_clk_src_sel_1           1&#39;b0</span></div><div class="line"><a name="l02894"></a><span class="lineno"> 2894</span>&#160;<span class="comment">        7       R/W    r_timer_mux_1_clk_cg_en         1&#39;b0</span></div><div class="line"><a name="l02895"></a><span class="lineno"> 2895</span>&#160;<span class="comment">        10:8    R/W    BIT_PERI_GT8_CLK_DIV            3&#39;b000</span></div><div class="line"><a name="l02896"></a><span class="lineno"> 2896</span>&#160;<span class="comment">        13:11   R/W    BIT_PERI_GT9_CLK_DIV            3&#39;b000</span></div><div class="line"><a name="l02897"></a><span class="lineno"> 2897</span>&#160;<span class="comment">        16:14   R/W    BIT_PERI_GT10_CLK_DIV           3&#39;b000</span></div><div class="line"><a name="l02898"></a><span class="lineno"> 2898</span>&#160;<span class="comment">        19:17   R/W    BIT_PERI_GT11_CLK_DIV           3&#39;b000</span></div><div class="line"><a name="l02899"></a><span class="lineno"> 2899</span>&#160;<span class="comment">        22:20   R/W    BIT_PERI_GT12_CLK_DIV           3&#39;b000</span></div><div class="line"><a name="l02900"></a><span class="lineno"> 2900</span>&#160;<span class="comment">        25:23   R/W    BIT_PERI_GT13_CLK_DIV           3&#39;b000</span></div><div class="line"><a name="l02901"></a><span class="lineno"> 2901</span>&#160;<span class="comment">        28:26   R/W    BIT_PERI_GT14_CLK_DIV           3&#39;b000</span></div><div class="line"><a name="l02902"></a><span class="lineno"> 2902</span>&#160;<span class="comment">        31:29   R/W    BIT_PERI_GT15_CLK_DIV           3&#39;b000</span></div><div class="line"><a name="l02903"></a><span class="lineno"> 2903</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02904"></a><span class="lineno"> 2904</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02905"></a><span class="lineno"> 2905</span>&#160;    {</div><div class="line"><a name="l02906"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a35e65a5f3b99a405cf546993e874a584"> 2906</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a35e65a5f3b99a405cf546993e874a584">REG_PERION_REG_PERI_GTIMER_CLK_CTRL</a>;</div><div class="line"><a name="l02907"></a><span class="lineno"> 2907</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02908"></a><span class="lineno"> 2908</span>&#160;        {</div><div class="line"><a name="l02909"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af957d3bb7ffef2d45efca6218c45d309"> 2909</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af957d3bb7ffef2d45efca6218c45d309">r_timer_div_sel</a>: 3;</div><div class="line"><a name="l02910"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0c33e5488ef0725258314eb2df7275f9"> 2910</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0c33e5488ef0725258314eb2df7275f9">r_timer_div_en</a>: 1;</div><div class="line"><a name="l02911"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa85450c4e87cc62081ee1e45ed0f2188"> 2911</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa85450c4e87cc62081ee1e45ed0f2188">r_timer_cg_en</a>: 1;</div><div class="line"><a name="l02912"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0d47b35c357a6b0c8c8d913623e5308b"> 2912</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0d47b35c357a6b0c8c8d913623e5308b">r_timer_clk_src_sel_0</a>: 1;</div><div class="line"><a name="l02913"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad80b32308bcb2aea86ecdd0f18e78ce9"> 2913</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad80b32308bcb2aea86ecdd0f18e78ce9">r_timer_clk_src_sel_1</a>: 1;</div><div class="line"><a name="l02914"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad0db9c3bedd28e61d1a38c9fb2117a8e"> 2914</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad0db9c3bedd28e61d1a38c9fb2117a8e">r_timer_mux_1_clk_cg_en</a>: 1;</div><div class="line"><a name="l02915"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae6dbaffd818ab8dc31f116035f447167"> 2915</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae6dbaffd818ab8dc31f116035f447167">BIT_PERI_GT8_CLK_DIV</a>: 3;</div><div class="line"><a name="l02916"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa6b7ec49f28f8316f61812f08d1eee6e"> 2916</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa6b7ec49f28f8316f61812f08d1eee6e">BIT_PERI_GT9_CLK_DIV</a>: 3;</div><div class="line"><a name="l02917"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a74d9928b0bebef8ab3c73ad7ebaa2ee6"> 2917</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a74d9928b0bebef8ab3c73ad7ebaa2ee6">BIT_PERI_GT10_CLK_DIV</a>: 3;</div><div class="line"><a name="l02918"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3c01c8c39a4dd765b311748824993145"> 2918</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3c01c8c39a4dd765b311748824993145">BIT_PERI_GT11_CLK_DIV</a>: 3;</div><div class="line"><a name="l02919"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a36c354ce91e55478a3328aaaeb18eeb1"> 2919</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a36c354ce91e55478a3328aaaeb18eeb1">BIT_PERI_GT12_CLK_DIV</a>: 3;</div><div class="line"><a name="l02920"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6bd49347d4a81a2db3f139352bbad946"> 2920</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6bd49347d4a81a2db3f139352bbad946">BIT_PERI_GT13_CLK_DIV</a>: 3;</div><div class="line"><a name="l02921"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8adff4a33d2ca4e05c19b04ad27493fb"> 2921</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8adff4a33d2ca4e05c19b04ad27493fb">BIT_PERI_GT14_CLK_DIV</a>: 3;</div><div class="line"><a name="l02922"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8ff82ca51876558da841de30057381e7"> 2922</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8ff82ca51876558da841de30057381e7">BIT_PERI_GT15_CLK_DIV</a>: 3;</div><div class="line"><a name="l02923"></a><span class="lineno"> 2923</span>&#160;        } BITS_348;</div><div class="line"><a name="l02924"></a><span class="lineno"> 2924</span>&#160;    } u_348;</div><div class="line"><a name="l02925"></a><span class="lineno"> 2925</span>&#160;</div><div class="line"><a name="l02926"></a><span class="lineno"> 2926</span>&#160;    <span class="comment">/* 0x034C       0x4000_034c</span></div><div class="line"><a name="l02927"></a><span class="lineno"> 2927</span>&#160;<span class="comment">        7:0     R/W    dbnc_cnt_limit                  8&#39;h0</span></div><div class="line"><a name="l02928"></a><span class="lineno"> 2928</span>&#160;<span class="comment">        11:8    R/W    dbnc_div_sel                    4&#39;h0</span></div><div class="line"><a name="l02929"></a><span class="lineno"> 2929</span>&#160;<span class="comment">        12      R/W    dbnc_div_en                     1&#39;h0</span></div><div class="line"><a name="l02930"></a><span class="lineno"> 2930</span>&#160;<span class="comment">        31:13   R/W    DUMMY                           19&#39;h0</span></div><div class="line"><a name="l02931"></a><span class="lineno"> 2931</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02932"></a><span class="lineno"> 2932</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02933"></a><span class="lineno"> 2933</span>&#160;    {</div><div class="line"><a name="l02934"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a82de2ce444306d5b86c790f2d9ab29c0"> 2934</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a82de2ce444306d5b86c790f2d9ab29c0">REG_PERION_PON_GPIOC_DBNC_CTRL</a>;</div><div class="line"><a name="l02935"></a><span class="lineno"> 2935</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02936"></a><span class="lineno"> 2936</span>&#160;        {</div><div class="line"><a name="l02937"></a><span class="lineno"> 2937</span>&#160;            __IO uint32_t dbnc_cnt_limit: 8;</div><div class="line"><a name="l02938"></a><span class="lineno"> 2938</span>&#160;            __IO uint32_t dbnc_div_sel: 4;</div><div class="line"><a name="l02939"></a><span class="lineno"> 2939</span>&#160;            __IO uint32_t dbnc_div_en: 1;</div><div class="line"><a name="l02940"></a><span class="lineno"> 2940</span>&#160;            __IO uint32_t RESERVED_0: 19;</div><div class="line"><a name="l02941"></a><span class="lineno"> 2941</span>&#160;        } BITS_34C;</div><div class="line"><a name="l02942"></a><span class="lineno"> 2942</span>&#160;    } u_34C;</div><div class="line"><a name="l02943"></a><span class="lineno"> 2943</span>&#160;</div><div class="line"><a name="l02944"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#add285a19d75c5983c934084b84033575"> 2944</a></span>&#160;    __IO uint32_t RSVD_0x350[3];</div><div class="line"><a name="l02945"></a><span class="lineno"> 2945</span>&#160;</div><div class="line"><a name="l02946"></a><span class="lineno"> 2946</span>&#160;    <span class="comment">/* 0x035C       0x4000_035c</span></div><div class="line"><a name="l02947"></a><span class="lineno"> 2947</span>&#160;<span class="comment">        2:0     R/W    BIT_PERI_GT5_CLK_DIV            3&#39;b000</span></div><div class="line"><a name="l02948"></a><span class="lineno"> 2948</span>&#160;<span class="comment">        5:3     R/W    BIT_PERI_GT6_CLK_DIV            3&#39;b000</span></div><div class="line"><a name="l02949"></a><span class="lineno"> 2949</span>&#160;<span class="comment">        8:6     R/W    BIT_PERI_GT7_CLK_DIV            3&#39;b000</span></div><div class="line"><a name="l02950"></a><span class="lineno"> 2950</span>&#160;<span class="comment">        10:9    R/W    BIT_PERI_UART0_CLK_DIV          2&#39;b00</span></div><div class="line"><a name="l02951"></a><span class="lineno"> 2951</span>&#160;<span class="comment">        12:11   R/W    BIT_PERI_UART1_CLK_DIV          2&#39;b00</span></div><div class="line"><a name="l02952"></a><span class="lineno"> 2952</span>&#160;<span class="comment">        14:13   R/W    BIT_PERI_UART2_CLK_DIV          2&#39;b00</span></div><div class="line"><a name="l02953"></a><span class="lineno"> 2953</span>&#160;<span class="comment">        16:15   R/W    BIT_PERI_I2C0_CLK_DIV           2&#39;b00</span></div><div class="line"><a name="l02954"></a><span class="lineno"> 2954</span>&#160;<span class="comment">        18:17   R/W    BIT_PERI_I2C1_CLK_DIV           2&#39;b00</span></div><div class="line"><a name="l02955"></a><span class="lineno"> 2955</span>&#160;<span class="comment">        21:19   R/W    BIT_PERI_SPI0_CLK_DIV           3&#39;b000</span></div><div class="line"><a name="l02956"></a><span class="lineno"> 2956</span>&#160;<span class="comment">        24:22   R/W    BIT_PERI_SPI1_CLK_DIV           3&#39;b000</span></div><div class="line"><a name="l02957"></a><span class="lineno"> 2957</span>&#160;<span class="comment">        27:25   R/W    BIT_PERI_SPI2_CLK_DIV           3&#39;b000</span></div><div class="line"><a name="l02958"></a><span class="lineno"> 2958</span>&#160;<span class="comment">        29:28   R/W    BIT_PERI_I2C2_CLK_DIV           2&#39;b00</span></div><div class="line"><a name="l02959"></a><span class="lineno"> 2959</span>&#160;<span class="comment">        31:30   R/W    BIT_PERI_UART3_CLK_DIV          2&#39;b00</span></div><div class="line"><a name="l02960"></a><span class="lineno"> 2960</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l02961"></a><span class="lineno"> 2961</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l02962"></a><span class="lineno"> 2962</span>&#160;    {</div><div class="line"><a name="l02963"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7cab3ef4587a58a959fcc31d0b493b10"> 2963</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7cab3ef4587a58a959fcc31d0b493b10">REG_PERION_REG_PERI_GTIMER_CLK_SRC1</a>;</div><div class="line"><a name="l02964"></a><span class="lineno"> 2964</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l02965"></a><span class="lineno"> 2965</span>&#160;        {</div><div class="line"><a name="l02966"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a911e52adc6a60ff4dd70f9ff1d990ea1"> 2966</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a911e52adc6a60ff4dd70f9ff1d990ea1">BIT_PERI_GT5_CLK_DIV</a>: 3;</div><div class="line"><a name="l02967"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3a026b5b1d553ca6016ebacabee8ef17"> 2967</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3a026b5b1d553ca6016ebacabee8ef17">BIT_PERI_GT6_CLK_DIV</a>: 3;</div><div class="line"><a name="l02968"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2013db06e612d2f0feda0c49658e01a8"> 2968</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2013db06e612d2f0feda0c49658e01a8">BIT_PERI_GT7_CLK_DIV</a>: 3;</div><div class="line"><a name="l02969"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a10cfe93a2c347d0c592e6c5e1344639c"> 2969</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a10cfe93a2c347d0c592e6c5e1344639c">BIT_PERI_UART0_CLK_DIV</a>: 2;</div><div class="line"><a name="l02970"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a66b76bf37ade0432c9a1b23fda5bab33"> 2970</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a66b76bf37ade0432c9a1b23fda5bab33">BIT_PERI_UART1_CLK_DIV</a>: 2;</div><div class="line"><a name="l02971"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aceaf0186bd524f394afb96bc1466286f"> 2971</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aceaf0186bd524f394afb96bc1466286f">BIT_PERI_UART2_CLK_DIV</a>: 2;</div><div class="line"><a name="l02972"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acc1c9751981e6ec2fb09267d2192727b"> 2972</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acc1c9751981e6ec2fb09267d2192727b">BIT_PERI_I2C0_CLK_DIV</a>: 2;</div><div class="line"><a name="l02973"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7328ab216d8e3eb87dab51c95bab61ba"> 2973</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7328ab216d8e3eb87dab51c95bab61ba">BIT_PERI_I2C1_CLK_DIV</a>: 2;</div><div class="line"><a name="l02974"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a22520546b3968c801408d475a18cc7f6"> 2974</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a22520546b3968c801408d475a18cc7f6">BIT_PERI_SPI0_CLK_DIV</a>: 3;</div><div class="line"><a name="l02975"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aff7c6116c6149cb7b50c0ac96870bd31"> 2975</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aff7c6116c6149cb7b50c0ac96870bd31">BIT_PERI_SPI1_CLK_DIV</a>: 3;</div><div class="line"><a name="l02976"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9c7d93177a5b8fa3cbb8fd3d22ed2d0a"> 2976</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9c7d93177a5b8fa3cbb8fd3d22ed2d0a">BIT_PERI_SPI2_CLK_DIV</a>: 3;</div><div class="line"><a name="l02977"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aad3d571a60ce98f779e5d8d9e349a8a8"> 2977</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aad3d571a60ce98f779e5d8d9e349a8a8">BIT_PERI_I2C2_CLK_DIV</a>: 2;</div><div class="line"><a name="l02978"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5fbe0148d97406addcb984f13ae12d4f"> 2978</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5fbe0148d97406addcb984f13ae12d4f">BIT_PERI_UART3_CLK_DIV</a>: 2;</div><div class="line"><a name="l02979"></a><span class="lineno"> 2979</span>&#160;        } BITS_35C;</div><div class="line"><a name="l02980"></a><span class="lineno"> 2980</span>&#160;    } u_35C;</div><div class="line"><a name="l02981"></a><span class="lineno"> 2981</span>&#160;</div><div class="line"><a name="l02982"></a><span class="lineno"> 2982</span>&#160;    <span class="comment">/* 0x0360       0x4000_0360</span></div><div class="line"><a name="l02983"></a><span class="lineno"> 2983</span>&#160;<span class="comment">        0       R/W    BIT_PERI_GT3_CLK_SEL            1&#39;b0</span></div><div class="line"><a name="l02984"></a><span class="lineno"> 2984</span>&#160;<span class="comment">        1       R/W    BIT_PERI_GT5_CLK_SEL            1&#39;b0</span></div><div class="line"><a name="l02985"></a><span class="lineno"> 2985</span>&#160;<span class="comment">        2       R/W    BIT_PERI_GT7_CLK_SEL            1&#39;b0</span></div><div class="line"><a name="l02986"></a><span class="lineno"> 2986</span>&#160;<span class="comment">        3       R/W    BIT_PERI_GT9_CLK_SEL            1&#39;b0</span></div><div class="line"><a name="l02987"></a><span class="lineno"> 2987</span>&#160;<span class="comment">        4       R/W    BIT_PERI_GT11_CLK_SEL           1&#39;b0</span></div><div class="line"><a name="l02988"></a><span class="lineno"> 2988</span>&#160;<span class="comment">        7:5     R/W    DUMMY                           3&#39;b000</span></div><div class="line"><a name="l02989"></a><span class="lineno"> 2989</span>&#160;<span class="comment">        8       R/W    BIT_TIMER_CLK_32K_EN            1&#39;b1</span></div><div class="line"><a name="l02990"></a><span class="lineno"> 2990</span>&#160;<span class="comment">        9       R/W    BIT_TIMER_CLK_f40M_EN           1&#39;b1</span></div><div class="line"><a name="l02991"></a><span class="lineno"> 2991</span>&#160;<span class="comment">        10      R/W    r_timer_apb_clk_disable         1&#39;b0</span></div><div class="line"><a name="l02992"></a><span class="lineno"> 2992</span>&#160;<span class="comment">        11      R/W    DUMMY                           1&#39;b0</span></div><div class="line"><a name="l02993"></a><span class="lineno"> 2993</span>&#160;<span class="comment">        12      R/W    r_clk_timer_f1m_en              1&#39;b0</span></div><div class="line"><a name="l02994"></a><span class="lineno"> 2994</span>&#160;<span class="comment">        15:13   R/W    r_clk_cpu_tick_div_sel          3&#39;b000</span></div><div class="line"><a name="l02995"></a><span class="lineno"> 2995</span>&#160;<span class="comment">        18:16   R/W    BIT_PERI_GT0_CLK_DIV            3&#39;b000</span></div><div class="line"><a name="l02996"></a><span class="lineno"> 2996</span>&#160;<span class="comment">        21:19   R/W    BIT_PERI_GT1_CLK_DIV            3&#39;b000</span></div><div class="line"><a name="l02997"></a><span class="lineno"> 2997</span>&#160;<span class="comment">        24:22   R/W    BIT_PERI_GT2_CLK_DIV            3&#39;b000</span></div><div class="line"><a name="l02998"></a><span class="lineno"> 2998</span>&#160;<span class="comment">        27:25   R/W    BIT_PERI_GT3_CLK_DIV            3&#39;b000</span></div><div class="line"><a name="l02999"></a><span class="lineno"> 2999</span>&#160;<span class="comment">        30:28   R/W    BIT_PERI_GT4_CLK_DIV            3&#39;b000</span></div><div class="line"><a name="l03000"></a><span class="lineno"> 3000</span>&#160;<span class="comment">        31      R/W    DUMMY                           1&#39;b0</span></div><div class="line"><a name="l03001"></a><span class="lineno"> 3001</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03002"></a><span class="lineno"> 3002</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03003"></a><span class="lineno"> 3003</span>&#160;    {</div><div class="line"><a name="l03004"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad53d12fafa326adbea205462a48dc95b"> 3004</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad53d12fafa326adbea205462a48dc95b">REG_PERION_REG_PERI_GTIMER_CLK_SRC0</a>;</div><div class="line"><a name="l03005"></a><span class="lineno"> 3005</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03006"></a><span class="lineno"> 3006</span>&#160;        {</div><div class="line"><a name="l03007"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a31ac44266884d7ec8714dbb3eb20fca2"> 3007</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a31ac44266884d7ec8714dbb3eb20fca2">BIT_PERI_GT3_CLK_SEL</a>: 1;</div><div class="line"><a name="l03008"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3eb72e396183cf815610c4d95510eab1"> 3008</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3eb72e396183cf815610c4d95510eab1">BIT_PERI_GT5_CLK_SEL</a>: 1;</div><div class="line"><a name="l03009"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aad859476ae2031903cfe5c76307aa814"> 3009</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aad859476ae2031903cfe5c76307aa814">BIT_PERI_GT7_CLK_SEL</a>: 1;</div><div class="line"><a name="l03010"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a71a3dc26d0c44e70933bbbf5f023384b"> 3010</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a71a3dc26d0c44e70933bbbf5f023384b">BIT_PERI_GT9_CLK_SEL</a>: 1;</div><div class="line"><a name="l03011"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a362d2889876a6b7ad489ff32f64bd2c9"> 3011</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a362d2889876a6b7ad489ff32f64bd2c9">BIT_PERI_GT11_CLK_SEL</a>: 1;</div><div class="line"><a name="l03012"></a><span class="lineno"> 3012</span>&#160;            __IO uint32_t RESERVED_2: 3;</div><div class="line"><a name="l03013"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6b128c964bb62ba6423f1ba3f63d9bcf"> 3013</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6b128c964bb62ba6423f1ba3f63d9bcf">BIT_TIMER_CLK_32K_EN</a>: 1;</div><div class="line"><a name="l03014"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0eed78764532fa192b8bfc024418342a"> 3014</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0eed78764532fa192b8bfc024418342a">BIT_TIMER_CLK_f40M_EN</a>: 1;</div><div class="line"><a name="l03015"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a050fc4fd3e5ecf6985e0e53f24a5312d"> 3015</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a050fc4fd3e5ecf6985e0e53f24a5312d">r_timer_apb_clk_disable</a>: 1;</div><div class="line"><a name="l03016"></a><span class="lineno"> 3016</span>&#160;            __IO uint32_t RESERVED_1: 1;</div><div class="line"><a name="l03017"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a992c829d4475d4889c43fcdc6e25d24b"> 3017</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a992c829d4475d4889c43fcdc6e25d24b">r_clk_timer_f1m_en</a>: 1;</div><div class="line"><a name="l03018"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4cb900d8ec98c7ba22c1b8e0cdfcfd10"> 3018</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4cb900d8ec98c7ba22c1b8e0cdfcfd10">r_clk_cpu_tick_div_sel</a>: 3;</div><div class="line"><a name="l03019"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1ac8c13112eb419fc28ec2bc8fb79862"> 3019</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1ac8c13112eb419fc28ec2bc8fb79862">BIT_PERI_GT0_CLK_DIV</a>: 3;</div><div class="line"><a name="l03020"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7b24200db758b5a901e3a5646da64595"> 3020</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7b24200db758b5a901e3a5646da64595">BIT_PERI_GT1_CLK_DIV</a>: 3;</div><div class="line"><a name="l03021"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a29d9e1096edc6cb3a70cc5c0d7989d89"> 3021</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a29d9e1096edc6cb3a70cc5c0d7989d89">BIT_PERI_GT2_CLK_DIV</a>: 3;</div><div class="line"><a name="l03022"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae27f4ed3e01760309eb869227dc726b1"> 3022</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae27f4ed3e01760309eb869227dc726b1">BIT_PERI_GT3_CLK_DIV</a>: 3;</div><div class="line"><a name="l03023"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8f78902570c61789a4596acccc649e14"> 3023</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8f78902570c61789a4596acccc649e14">BIT_PERI_GT4_CLK_DIV</a>: 3;</div><div class="line"><a name="l03024"></a><span class="lineno"> 3024</span>&#160;            __IO uint32_t RESERVED_0: 1;</div><div class="line"><a name="l03025"></a><span class="lineno"> 3025</span>&#160;        } BITS_360;</div><div class="line"><a name="l03026"></a><span class="lineno"> 3026</span>&#160;    } u_360;</div><div class="line"><a name="l03027"></a><span class="lineno"> 3027</span>&#160;</div><div class="line"><a name="l03028"></a><span class="lineno"> 3028</span>&#160;    <span class="comment">/* 0x0364       0x4000_0364</span></div><div class="line"><a name="l03029"></a><span class="lineno"> 3029</span>&#160;<span class="comment">        7:0     R/W    dead_zone_size                  8&#39;h0</span></div><div class="line"><a name="l03030"></a><span class="lineno"> 3030</span>&#160;<span class="comment">        8       R/W    emg_stop                        1&#39;h0</span></div><div class="line"><a name="l03031"></a><span class="lineno"> 3031</span>&#160;<span class="comment">        10:9    RW     stop_state                      2&#39;h0</span></div><div class="line"><a name="l03032"></a><span class="lineno"> 3032</span>&#160;<span class="comment">        11      R/W    DUMMY                           1&#39;h0</span></div><div class="line"><a name="l03033"></a><span class="lineno"> 3033</span>&#160;<span class="comment">        12      R/W    dead_zone_en                    1&#39;h0</span></div><div class="line"><a name="l03034"></a><span class="lineno"> 3034</span>&#160;<span class="comment">        13      R/W    pwm_n_r_new                     1&#39;h0</span></div><div class="line"><a name="l03035"></a><span class="lineno"> 3035</span>&#160;<span class="comment">        28:14   R/W    DUMMY                           15&#39;h0</span></div><div class="line"><a name="l03036"></a><span class="lineno"> 3036</span>&#160;<span class="comment">        29      R/W    r_mcu_clk_dsp_timer_32k_en      1&#39;h0</span></div><div class="line"><a name="l03037"></a><span class="lineno"> 3037</span>&#160;<span class="comment">        30      R/W    r_mcu_clk_dsp_timer_f1m_en      1&#39;h0</span></div><div class="line"><a name="l03038"></a><span class="lineno"> 3038</span>&#160;<span class="comment">        31      R/W    r_mcu_clk_dsp_timer_5m_en       1&#39;h0</span></div><div class="line"><a name="l03039"></a><span class="lineno"> 3039</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03040"></a><span class="lineno"> 3040</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03041"></a><span class="lineno"> 3041</span>&#160;    {</div><div class="line"><a name="l03042"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a494ffa4b36694c9be0ccf646637947aa"> 3042</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a494ffa4b36694c9be0ccf646637947aa">REG_PERION_REG_PERI_PWM0_DZONE_CTRL</a>;</div><div class="line"><a name="l03043"></a><span class="lineno"> 3043</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03044"></a><span class="lineno"> 3044</span>&#160;        {</div><div class="line"><a name="l03045"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acee1d686ca4a445f7926dd850514bd34"> 3045</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acee1d686ca4a445f7926dd850514bd34">dead_zone_size</a>: 8;</div><div class="line"><a name="l03046"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af3b344eaab60c3cc66282b1d4f8482e1"> 3046</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af3b344eaab60c3cc66282b1d4f8482e1">emg_stop</a>: 1;</div><div class="line"><a name="l03047"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7d27fa602ca17f2fd47eaae7f88dc51f"> 3047</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7d27fa602ca17f2fd47eaae7f88dc51f">stop_state</a>: 2;</div><div class="line"><a name="l03048"></a><span class="lineno"> 3048</span>&#160;            __IO uint32_t RESERVED_1: 1;</div><div class="line"><a name="l03049"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8e2517f4011bf329c3691117a93b957f"> 3049</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8e2517f4011bf329c3691117a93b957f">dead_zone_en</a>: 1;</div><div class="line"><a name="l03050"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a06f28434c840d74b690ec4ec0ca41f53"> 3050</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a06f28434c840d74b690ec4ec0ca41f53">pwm_n_r_new</a>: 1;</div><div class="line"><a name="l03051"></a><span class="lineno"> 3051</span>&#160;            __IO uint32_t RESERVED_0: 15;</div><div class="line"><a name="l03052"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3ccdf3e897cb5486c682997eae91d47b"> 3052</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3ccdf3e897cb5486c682997eae91d47b">r_mcu_clk_dsp_timer_32k_en</a>: 1;</div><div class="line"><a name="l03053"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a741bbe6b3feaac6010ecaae47502ad60"> 3053</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a741bbe6b3feaac6010ecaae47502ad60">r_mcu_clk_dsp_timer_f1m_en</a>: 1;</div><div class="line"><a name="l03054"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a38aaf7af02fff1b940029b20b63579a7"> 3054</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a38aaf7af02fff1b940029b20b63579a7">r_mcu_clk_dsp_timer_5m_en</a>: 1;</div><div class="line"><a name="l03055"></a><span class="lineno"> 3055</span>&#160;        } BITS_364;</div><div class="line"><a name="l03056"></a><span class="lineno"> 3056</span>&#160;    } u_364;</div><div class="line"><a name="l03057"></a><span class="lineno"> 3057</span>&#160;</div><div class="line"><a name="l03058"></a><span class="lineno"> 3058</span>&#160;    <span class="comment">/* 0x0368       0x4000_0368</span></div><div class="line"><a name="l03059"></a><span class="lineno"> 3059</span>&#160;<span class="comment">        7:0     R/W    dead_zone_size                  8&#39;h0</span></div><div class="line"><a name="l03060"></a><span class="lineno"> 3060</span>&#160;<span class="comment">        8       R/W    emg_stop                        1&#39;h0</span></div><div class="line"><a name="l03061"></a><span class="lineno"> 3061</span>&#160;<span class="comment">        10:9    RW     stop_state                      2&#39;h0</span></div><div class="line"><a name="l03062"></a><span class="lineno"> 3062</span>&#160;<span class="comment">        11      R/W    DUMMY                           1&#39;h0</span></div><div class="line"><a name="l03063"></a><span class="lineno"> 3063</span>&#160;<span class="comment">        12      R/W    dead_zone_en                    1&#39;h0</span></div><div class="line"><a name="l03064"></a><span class="lineno"> 3064</span>&#160;<span class="comment">        13      R/W    pwm_n_r_new                     1&#39;h0</span></div><div class="line"><a name="l03065"></a><span class="lineno"> 3065</span>&#160;<span class="comment">        15:14   R/W    DUMMY                           2&#39;h0</span></div><div class="line"><a name="l03066"></a><span class="lineno"> 3066</span>&#160;<span class="comment">        31:16   R/W    DUMMY                           16&#39;h0</span></div><div class="line"><a name="l03067"></a><span class="lineno"> 3067</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03068"></a><span class="lineno"> 3068</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03069"></a><span class="lineno"> 3069</span>&#160;    {</div><div class="line"><a name="l03070"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae78bf65e8219540d01cf450b70c98d9b"> 3070</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae78bf65e8219540d01cf450b70c98d9b">REG_PERION_REG_PERI_PWM1_DZONE_CTRL</a>;</div><div class="line"><a name="l03071"></a><span class="lineno"> 3071</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03072"></a><span class="lineno"> 3072</span>&#160;        {</div><div class="line"><a name="l03073"></a><span class="lineno"> 3073</span>&#160;            __IO uint32_t dead_zone_size: 8;</div><div class="line"><a name="l03074"></a><span class="lineno"> 3074</span>&#160;            __IO uint32_t emg_stop: 1;</div><div class="line"><a name="l03075"></a><span class="lineno"> 3075</span>&#160;            __IO uint32_t stop_state: 2;</div><div class="line"><a name="l03076"></a><span class="lineno"> 3076</span>&#160;            __IO uint32_t RESERVED_2: 1;</div><div class="line"><a name="l03077"></a><span class="lineno"> 3077</span>&#160;            __IO uint32_t dead_zone_en: 1;</div><div class="line"><a name="l03078"></a><span class="lineno"> 3078</span>&#160;            __IO uint32_t pwm_n_r_new: 1;</div><div class="line"><a name="l03079"></a><span class="lineno"> 3079</span>&#160;            __IO uint32_t RESERVED_1: 2;</div><div class="line"><a name="l03080"></a><span class="lineno"> 3080</span>&#160;            __IO uint32_t RESERVED_0: 16;</div><div class="line"><a name="l03081"></a><span class="lineno"> 3081</span>&#160;        } BITS_368;</div><div class="line"><a name="l03082"></a><span class="lineno"> 3082</span>&#160;    } u_368;</div><div class="line"><a name="l03083"></a><span class="lineno"> 3083</span>&#160;</div><div class="line"><a name="l03084"></a><span class="lineno"> 3084</span>&#160;    <span class="comment">/* 0x036C       0x4000_036c</span></div><div class="line"><a name="l03085"></a><span class="lineno"> 3085</span>&#160;<span class="comment">        0       R/W1O  otp_reg_otp_w1o_rp_all          0</span></div><div class="line"><a name="l03086"></a><span class="lineno"> 3086</span>&#160;<span class="comment">        1       R/W1O  otp_reg_w1o_wp_all              0</span></div><div class="line"><a name="l03087"></a><span class="lineno"> 3087</span>&#160;<span class="comment">        2       R/W    otp_reg_key_autoload_en         0</span></div><div class="line"><a name="l03088"></a><span class="lineno"> 3088</span>&#160;<span class="comment">        3       R/W1O  otp_reg_w1o_key_auto_load_lock  0</span></div><div class="line"><a name="l03089"></a><span class="lineno"> 3089</span>&#160;<span class="comment">        4       R      otp_reg_key_auto_load_rdy       0</span></div><div class="line"><a name="l03090"></a><span class="lineno"> 3090</span>&#160;<span class="comment">        5       R      otp_reg_flag_key2_not_burned    0</span></div><div class="line"><a name="l03091"></a><span class="lineno"> 3091</span>&#160;<span class="comment">        6       R      otp_reg_flag_key2_sanity_pass   0</span></div><div class="line"><a name="l03092"></a><span class="lineno"> 3092</span>&#160;<span class="comment">        7       R      otp_reg_flag_key3_not_burned    0</span></div><div class="line"><a name="l03093"></a><span class="lineno"> 3093</span>&#160;<span class="comment">        8       R      otp_reg_flag_key3_sanity_pass   0</span></div><div class="line"><a name="l03094"></a><span class="lineno"> 3094</span>&#160;<span class="comment">        9       R      otp_reg_flag_key4_not_burned    0</span></div><div class="line"><a name="l03095"></a><span class="lineno"> 3095</span>&#160;<span class="comment">        10      R      otp_reg_flag_key4_sanity_pass   0</span></div><div class="line"><a name="l03096"></a><span class="lineno"> 3096</span>&#160;<span class="comment">        31:11   R/W    DUMMY                           21&#39;h0</span></div><div class="line"><a name="l03097"></a><span class="lineno"> 3097</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03098"></a><span class="lineno"> 3098</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03099"></a><span class="lineno"> 3099</span>&#160;    {</div><div class="line"><a name="l03100"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7e34b4e516225a28586acb5ef8ff6956"> 3100</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7e34b4e516225a28586acb5ef8ff6956">REG_PERION_otp_key_control_otp_protection</a>;</div><div class="line"><a name="l03101"></a><span class="lineno"> 3101</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03102"></a><span class="lineno"> 3102</span>&#160;        {</div><div class="line"><a name="l03103"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1eff6747eb510f0e970010f364563d1d"> 3103</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1eff6747eb510f0e970010f364563d1d">otp_reg_otp_w1o_rp_all</a>: 1;</div><div class="line"><a name="l03104"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac02b717bf8186320fb6563602d966a61"> 3104</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac02b717bf8186320fb6563602d966a61">otp_reg_w1o_wp_all</a>: 1;</div><div class="line"><a name="l03105"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3ef682950fa3f63b97ac5276d07b7bd2"> 3105</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3ef682950fa3f63b97ac5276d07b7bd2">otp_reg_key_autoload_en</a>: 1;</div><div class="line"><a name="l03106"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a16e5d97c84e58df5429b08a572e9bf94"> 3106</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a16e5d97c84e58df5429b08a572e9bf94">otp_reg_w1o_key_auto_load_lock</a>: 1;</div><div class="line"><a name="l03107"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a28ce11d48947c4e8c8ecbf67b116b081"> 3107</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a28ce11d48947c4e8c8ecbf67b116b081">otp_reg_key_auto_load_rdy</a>: 1;</div><div class="line"><a name="l03108"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5e18f5bea189a8573d073a46ee8e0e6f"> 3108</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5e18f5bea189a8573d073a46ee8e0e6f">otp_reg_flag_key2_not_burned</a>: 1;</div><div class="line"><a name="l03109"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a904512ec3320c52741c9af278255da4f"> 3109</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a904512ec3320c52741c9af278255da4f">otp_reg_flag_key2_sanity_pass</a>: 1;</div><div class="line"><a name="l03110"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad346e0dd5cd47c4a163f0a1527669c9e"> 3110</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad346e0dd5cd47c4a163f0a1527669c9e">otp_reg_flag_key3_not_burned</a>: 1;</div><div class="line"><a name="l03111"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa2de36cb395cf9c974824abec8a5d9ac"> 3111</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa2de36cb395cf9c974824abec8a5d9ac">otp_reg_flag_key3_sanity_pass</a>: 1;</div><div class="line"><a name="l03112"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3c7dd7fdd20195f2595597386c1f32e6"> 3112</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3c7dd7fdd20195f2595597386c1f32e6">otp_reg_flag_key4_not_burned</a>: 1;</div><div class="line"><a name="l03113"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af68aefc4a96a5957b9259d7c80560fd7"> 3113</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af68aefc4a96a5957b9259d7c80560fd7">otp_reg_flag_key4_sanity_pass</a>: 1;</div><div class="line"><a name="l03114"></a><span class="lineno"> 3114</span>&#160;            __IO uint32_t RESERVED_0: 21;</div><div class="line"><a name="l03115"></a><span class="lineno"> 3115</span>&#160;        } BITS_36C;</div><div class="line"><a name="l03116"></a><span class="lineno"> 3116</span>&#160;    } u_36C;</div><div class="line"><a name="l03117"></a><span class="lineno"> 3117</span>&#160;</div><div class="line"><a name="l03118"></a><span class="lineno"> 3118</span>&#160;    <span class="comment">/* 0x0370       0x4000_0370</span></div><div class="line"><a name="l03119"></a><span class="lineno"> 3119</span>&#160;<span class="comment">        31:0    R/W1O  DUMMY                           32&#39;h0</span></div><div class="line"><a name="l03120"></a><span class="lineno"> 3120</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03121"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a00d96745f125b99980edd61b97406cef"> 3121</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a00d96745f125b99980edd61b97406cef">REG_PERION_efuse_protection</a>;</div><div class="line"><a name="l03122"></a><span class="lineno"> 3122</span>&#160;</div><div class="line"><a name="l03123"></a><span class="lineno"> 3123</span>&#160;    <span class="comment">/* 0x0374       0x4000_0374</span></div><div class="line"><a name="l03124"></a><span class="lineno"> 3124</span>&#160;<span class="comment">        31:0    R/W1O  DUMMY                           32&#39;h0</span></div><div class="line"><a name="l03125"></a><span class="lineno"> 3125</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03126"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1135a894a93591708647b8c929ba5ef8"> 3126</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1135a894a93591708647b8c929ba5ef8">REG_PERION_efuse_protection_2</a>;</div><div class="line"><a name="l03127"></a><span class="lineno"> 3127</span>&#160;</div><div class="line"><a name="l03128"></a><span class="lineno"> 3128</span>&#160;    <span class="comment">/* 0x0378       0x4000_0378</span></div><div class="line"><a name="l03129"></a><span class="lineno"> 3129</span>&#160;<span class="comment">        31:0    R/W1O  DUMMY                           32&#39;h0</span></div><div class="line"><a name="l03130"></a><span class="lineno"> 3130</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03131"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a909b5fbe19b13bae18a44686d98fc651"> 3131</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a909b5fbe19b13bae18a44686d98fc651">REG_PERION_efuse_protection_3</a>;</div><div class="line"><a name="l03132"></a><span class="lineno"> 3132</span>&#160;</div><div class="line"><a name="l03133"></a><span class="lineno"> 3133</span>&#160;    <span class="comment">/* 0x037C       0x4000_037c</span></div><div class="line"><a name="l03134"></a><span class="lineno"> 3134</span>&#160;<span class="comment">        31:0    R/W1O  DUMMY                           32&#39;h0</span></div><div class="line"><a name="l03135"></a><span class="lineno"> 3135</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03136"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7a056575793b4a21b829bd7a14c8240b"> 3136</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7a056575793b4a21b829bd7a14c8240b">REG_PERION_efuse_protection_4</a>;</div><div class="line"><a name="l03137"></a><span class="lineno"> 3137</span>&#160;</div><div class="line"><a name="l03138"></a><span class="lineno"> 3138</span>&#160;    <span class="comment">/* 0x0380       0x4000_0380</span></div><div class="line"><a name="l03139"></a><span class="lineno"> 3139</span>&#160;<span class="comment">        6:0     R/W    CORE_VOUT_TUNE_PWM_H_0          7&#39;h2B</span></div><div class="line"><a name="l03140"></a><span class="lineno"> 3140</span>&#160;<span class="comment">        7       R/W    DUMMY                           0</span></div><div class="line"><a name="l03141"></a><span class="lineno"> 3141</span>&#160;<span class="comment">        14:8    R/W    CORE_VREFPFM_H_0                7&#39;h30</span></div><div class="line"><a name="l03142"></a><span class="lineno"> 3142</span>&#160;<span class="comment">        31:15   R/W    DUMMY                           17&#39;h0</span></div><div class="line"><a name="l03143"></a><span class="lineno"> 3143</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03144"></a><span class="lineno"> 3144</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03145"></a><span class="lineno"> 3145</span>&#160;    {</div><div class="line"><a name="l03146"></a><span class="lineno"> 3146</span>&#160;        __IO uint32_t REG_PERION_CORE_SWR_PAR_TAB_0;</div><div class="line"><a name="l03147"></a><span class="lineno"> 3147</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03148"></a><span class="lineno"> 3148</span>&#160;        {</div><div class="line"><a name="l03149"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5c2bdff205c0527d21c3146abbf08e6f"> 3149</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5c2bdff205c0527d21c3146abbf08e6f">CORE_VOUT_TUNE_PWM_H_0</a>: 7;</div><div class="line"><a name="l03150"></a><span class="lineno"> 3150</span>&#160;            __IO uint32_t RESERVED_1: 1;</div><div class="line"><a name="l03151"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1df051ab5160f5116164e27e146bcb2b"> 3151</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1df051ab5160f5116164e27e146bcb2b">CORE_VREFPFM_H_0</a>: 7;</div><div class="line"><a name="l03152"></a><span class="lineno"> 3152</span>&#160;            __IO uint32_t RESERVED_0: 17;</div><div class="line"><a name="l03153"></a><span class="lineno"> 3153</span>&#160;        } BITS_380;</div><div class="line"><a name="l03154"></a><span class="lineno"> 3154</span>&#160;    } u_380;</div><div class="line"><a name="l03155"></a><span class="lineno"> 3155</span>&#160;</div><div class="line"><a name="l03156"></a><span class="lineno"> 3156</span>&#160;    <span class="comment">/* 0x0384       0x4000_0384</span></div><div class="line"><a name="l03157"></a><span class="lineno"> 3157</span>&#160;<span class="comment">        6:0     R/W    CORE_VOUT_TUNE_PWM_H_4          7&#39;h2B</span></div><div class="line"><a name="l03158"></a><span class="lineno"> 3158</span>&#160;<span class="comment">        7       R/W    DUMMY                           0</span></div><div class="line"><a name="l03159"></a><span class="lineno"> 3159</span>&#160;<span class="comment">        14:8    R/W    CORE_VOUT_TUNE_PWM_H_5          7&#39;h2B</span></div><div class="line"><a name="l03160"></a><span class="lineno"> 3160</span>&#160;<span class="comment">        15      R/W    DUMMY                           0</span></div><div class="line"><a name="l03161"></a><span class="lineno"> 3161</span>&#160;<span class="comment">        22:16   R/W    CORE_VOUT_TUNE_PWM_H_6          7&#39;h2B</span></div><div class="line"><a name="l03162"></a><span class="lineno"> 3162</span>&#160;<span class="comment">        23      R/W    DUMMY                           0</span></div><div class="line"><a name="l03163"></a><span class="lineno"> 3163</span>&#160;<span class="comment">        30:24   R/W    CORE_VOUT_TUNE_PWM_H_7          7&#39;h2B</span></div><div class="line"><a name="l03164"></a><span class="lineno"> 3164</span>&#160;<span class="comment">        31      R/W    DUMMY                           0</span></div><div class="line"><a name="l03165"></a><span class="lineno"> 3165</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03166"></a><span class="lineno"> 3166</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03167"></a><span class="lineno"> 3167</span>&#160;    {</div><div class="line"><a name="l03168"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a85ea7e7a74c01f9251c101f3e3b190e6"> 3168</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a85ea7e7a74c01f9251c101f3e3b190e6">REG_PERION_CORE_SWR_PAR_TAB_4_5_6_7</a>;</div><div class="line"><a name="l03169"></a><span class="lineno"> 3169</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03170"></a><span class="lineno"> 3170</span>&#160;        {</div><div class="line"><a name="l03171"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac17fd994ff40d6571d55124246d66ec3"> 3171</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac17fd994ff40d6571d55124246d66ec3">CORE_VOUT_TUNE_PWM_H_4</a>: 7;</div><div class="line"><a name="l03172"></a><span class="lineno"> 3172</span>&#160;            __IO uint32_t RESERVED_3: 1;</div><div class="line"><a name="l03173"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1d63b2c9e01f41987ae8ca236c91ae33"> 3173</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1d63b2c9e01f41987ae8ca236c91ae33">CORE_VOUT_TUNE_PWM_H_5</a>: 7;</div><div class="line"><a name="l03174"></a><span class="lineno"> 3174</span>&#160;            __IO uint32_t RESERVED_2: 1;</div><div class="line"><a name="l03175"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6f08c36d0e6231fcfaf340889c599bc1"> 3175</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6f08c36d0e6231fcfaf340889c599bc1">CORE_VOUT_TUNE_PWM_H_6</a>: 7;</div><div class="line"><a name="l03176"></a><span class="lineno"> 3176</span>&#160;            __IO uint32_t RESERVED_1: 1;</div><div class="line"><a name="l03177"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a37d1e5ac23ab823ab3bae8724e529621"> 3177</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a37d1e5ac23ab823ab3bae8724e529621">CORE_VOUT_TUNE_PWM_H_7</a>: 7;</div><div class="line"><a name="l03178"></a><span class="lineno"> 3178</span>&#160;            __IO uint32_t RESERVED_0: 1;</div><div class="line"><a name="l03179"></a><span class="lineno"> 3179</span>&#160;        } BITS_384;</div><div class="line"><a name="l03180"></a><span class="lineno"> 3180</span>&#160;    } u_384;</div><div class="line"><a name="l03181"></a><span class="lineno"> 3181</span>&#160;</div><div class="line"><a name="l03182"></a><span class="lineno"> 3182</span>&#160;    <span class="comment">/* 0x0388       0x4000_0388</span></div><div class="line"><a name="l03183"></a><span class="lineno"> 3183</span>&#160;<span class="comment">        6:0     R/W    CORE_VREFPFM_H_4                7&#39;h37</span></div><div class="line"><a name="l03184"></a><span class="lineno"> 3184</span>&#160;<span class="comment">        7       R/W    DUMMY                           0</span></div><div class="line"><a name="l03185"></a><span class="lineno"> 3185</span>&#160;<span class="comment">        14:8    R/W    CORE_VREFPFM_H_5                7&#39;h37</span></div><div class="line"><a name="l03186"></a><span class="lineno"> 3186</span>&#160;<span class="comment">        15      RW     DUMMY                           0</span></div><div class="line"><a name="l03187"></a><span class="lineno"> 3187</span>&#160;<span class="comment">        22:16   R/W    CORE_VREFPFM_H_6                7&#39;h37</span></div><div class="line"><a name="l03188"></a><span class="lineno"> 3188</span>&#160;<span class="comment">        23      R/W    DUMMY                           0</span></div><div class="line"><a name="l03189"></a><span class="lineno"> 3189</span>&#160;<span class="comment">        30:24   R/W    CORE_VREFPFM_H_7                7&#39;h37</span></div><div class="line"><a name="l03190"></a><span class="lineno"> 3190</span>&#160;<span class="comment">        31      RW     DUMMY                           0</span></div><div class="line"><a name="l03191"></a><span class="lineno"> 3191</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03192"></a><span class="lineno"> 3192</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03193"></a><span class="lineno"> 3193</span>&#160;    {</div><div class="line"><a name="l03194"></a><span class="lineno"> 3194</span>&#160;        __IO uint32_t REG_PERION_CORE_SWR_PAR_TAB_4_5_6_7;</div><div class="line"><a name="l03195"></a><span class="lineno"> 3195</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03196"></a><span class="lineno"> 3196</span>&#160;        {</div><div class="line"><a name="l03197"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1a398c04c4ce7e1e5f32d85e3880e931"> 3197</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1a398c04c4ce7e1e5f32d85e3880e931">CORE_VREFPFM_H_4</a>: 7;</div><div class="line"><a name="l03198"></a><span class="lineno"> 3198</span>&#160;            __IO uint32_t RESERVED_3: 1;</div><div class="line"><a name="l03199"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6f4f70fa5bfa09ff4114cc602df2db16"> 3199</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6f4f70fa5bfa09ff4114cc602df2db16">CORE_VREFPFM_H_5</a>: 7;</div><div class="line"><a name="l03200"></a><span class="lineno"> 3200</span>&#160;            __IO uint32_t RESERVED_2: 1;</div><div class="line"><a name="l03201"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac01f3775dab0b52a3302f6ce6fcb1cd9"> 3201</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac01f3775dab0b52a3302f6ce6fcb1cd9">CORE_VREFPFM_H_6</a>: 7;</div><div class="line"><a name="l03202"></a><span class="lineno"> 3202</span>&#160;            __IO uint32_t RESERVED_1: 1;</div><div class="line"><a name="l03203"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaedbe9e8d607ff0ff17f0ea9430d2fb7"> 3203</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaedbe9e8d607ff0ff17f0ea9430d2fb7">CORE_VREFPFM_H_7</a>: 7;</div><div class="line"><a name="l03204"></a><span class="lineno"> 3204</span>&#160;            __IO uint32_t RESERVED_0: 1;</div><div class="line"><a name="l03205"></a><span class="lineno"> 3205</span>&#160;        } BITS_388;</div><div class="line"><a name="l03206"></a><span class="lineno"> 3206</span>&#160;    } u_388;</div><div class="line"><a name="l03207"></a><span class="lineno"> 3207</span>&#160;</div><div class="line"><a name="l03208"></a><span class="lineno"> 3208</span>&#160;    <span class="comment">/* 0x038C       0x4000_038c</span></div><div class="line"><a name="l03209"></a><span class="lineno"> 3209</span>&#160;<span class="comment">        31:0    R/W    r_swr_ss_lut_2                  32&#39;h0</span></div><div class="line"><a name="l03210"></a><span class="lineno"> 3210</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03211"></a><span class="lineno"> 3211</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03212"></a><span class="lineno"> 3212</span>&#160;    {</div><div class="line"><a name="l03213"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a875cd7c9ac5a60a905497c2b417136b7"> 3213</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a875cd7c9ac5a60a905497c2b417136b7">REG_PERION_SWR_SS_LUT_2</a>;</div><div class="line"><a name="l03214"></a><span class="lineno"> 3214</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03215"></a><span class="lineno"> 3215</span>&#160;        {</div><div class="line"><a name="l03216"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a898a2e71d59d2543be4a0c50bfb56486"> 3216</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a898a2e71d59d2543be4a0c50bfb56486">r_swr_ss_lut_2</a>: 32;</div><div class="line"><a name="l03217"></a><span class="lineno"> 3217</span>&#160;        } BITS_38C;</div><div class="line"><a name="l03218"></a><span class="lineno"> 3218</span>&#160;    } u_38C;</div><div class="line"><a name="l03219"></a><span class="lineno"> 3219</span>&#160;</div><div class="line"><a name="l03220"></a><span class="lineno"> 3220</span>&#160;    <span class="comment">/* 0x0390       0x4000_0390</span></div><div class="line"><a name="l03221"></a><span class="lineno"> 3221</span>&#160;<span class="comment">        31:0    R/W    r_swr_ss_lut_3                  32&#39;h0</span></div><div class="line"><a name="l03222"></a><span class="lineno"> 3222</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03223"></a><span class="lineno"> 3223</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03224"></a><span class="lineno"> 3224</span>&#160;    {</div><div class="line"><a name="l03225"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abad6511e2b40301b60d329b8f9876b81"> 3225</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abad6511e2b40301b60d329b8f9876b81">REG_PERION_SWR_SS_LUT_3</a>;</div><div class="line"><a name="l03226"></a><span class="lineno"> 3226</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03227"></a><span class="lineno"> 3227</span>&#160;        {</div><div class="line"><a name="l03228"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac7e07a9de7b63f427a752eb4e33181cc"> 3228</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac7e07a9de7b63f427a752eb4e33181cc">r_swr_ss_lut_3</a>: 32;</div><div class="line"><a name="l03229"></a><span class="lineno"> 3229</span>&#160;        } BITS_390;</div><div class="line"><a name="l03230"></a><span class="lineno"> 3230</span>&#160;    } u_390;</div><div class="line"><a name="l03231"></a><span class="lineno"> 3231</span>&#160;</div><div class="line"><a name="l03232"></a><span class="lineno"> 3232</span>&#160;    <span class="comment">/* 0x0394       0x4000_0394</span></div><div class="line"><a name="l03233"></a><span class="lineno"> 3233</span>&#160;<span class="comment">        31:0    R/W    r_swr_ss_lut_4                  32&#39;h0</span></div><div class="line"><a name="l03234"></a><span class="lineno"> 3234</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03235"></a><span class="lineno"> 3235</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03236"></a><span class="lineno"> 3236</span>&#160;    {</div><div class="line"><a name="l03237"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9a7f4a3438c2a70082e21b6da2671e9d"> 3237</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9a7f4a3438c2a70082e21b6da2671e9d">REG_PERION_SWR_SS_LUT_4</a>;</div><div class="line"><a name="l03238"></a><span class="lineno"> 3238</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03239"></a><span class="lineno"> 3239</span>&#160;        {</div><div class="line"><a name="l03240"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af4b73097a8f53472b9a6acc9a68352a2"> 3240</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af4b73097a8f53472b9a6acc9a68352a2">r_swr_ss_lut_4</a>: 32;</div><div class="line"><a name="l03241"></a><span class="lineno"> 3241</span>&#160;        } BITS_394;</div><div class="line"><a name="l03242"></a><span class="lineno"> 3242</span>&#160;    } u_394;</div><div class="line"><a name="l03243"></a><span class="lineno"> 3243</span>&#160;</div><div class="line"><a name="l03244"></a><span class="lineno"> 3244</span>&#160;    <span class="comment">/* 0x0398       0x4000_0398</span></div><div class="line"><a name="l03245"></a><span class="lineno"> 3245</span>&#160;<span class="comment">        31:0    R/W    r_swr_ss_lut_5                  32&#39;h0</span></div><div class="line"><a name="l03246"></a><span class="lineno"> 3246</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03247"></a><span class="lineno"> 3247</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03248"></a><span class="lineno"> 3248</span>&#160;    {</div><div class="line"><a name="l03249"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1990ca6516f9fba576261a0c3eaba62f"> 3249</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1990ca6516f9fba576261a0c3eaba62f">REG_PERION_SWR_SS_LUT_5</a>;</div><div class="line"><a name="l03250"></a><span class="lineno"> 3250</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03251"></a><span class="lineno"> 3251</span>&#160;        {</div><div class="line"><a name="l03252"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaeb628ce42238fa3b0a75418b0f792a2"> 3252</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaeb628ce42238fa3b0a75418b0f792a2">r_swr_ss_lut_5</a>: 32;</div><div class="line"><a name="l03253"></a><span class="lineno"> 3253</span>&#160;        } BITS_398;</div><div class="line"><a name="l03254"></a><span class="lineno"> 3254</span>&#160;    } u_398;</div><div class="line"><a name="l03255"></a><span class="lineno"> 3255</span>&#160;</div><div class="line"><a name="l03256"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7a7811a41f4fbcc325116a0ffb6a38f7"> 3256</a></span>&#160;    __IO uint32_t RSVD_0x39c[21];</div><div class="line"><a name="l03257"></a><span class="lineno"> 3257</span>&#160;</div><div class="line"><a name="l03258"></a><span class="lineno"> 3258</span>&#160;    <span class="comment">/* 0x03F0       0x4000_03f0</span></div><div class="line"><a name="l03259"></a><span class="lineno"> 3259</span>&#160;<span class="comment">        1:0     R/W    occ_0_dbg_en                    2&#39;h0</span></div><div class="line"><a name="l03260"></a><span class="lineno"> 3260</span>&#160;<span class="comment">        3:2     R/W    occ_1_dbg_en                    2&#39;h0</span></div><div class="line"><a name="l03261"></a><span class="lineno"> 3261</span>&#160;<span class="comment">        5:4     R/W    occ_2_dbg_en                    2&#39;h0</span></div><div class="line"><a name="l03262"></a><span class="lineno"> 3262</span>&#160;<span class="comment">        7:6     R/W    occ_3_dbg_en                    2&#39;h0</span></div><div class="line"><a name="l03263"></a><span class="lineno"> 3263</span>&#160;<span class="comment">        9:8     R/W    occ_4_dbg_en                    2&#39;h0</span></div><div class="line"><a name="l03264"></a><span class="lineno"> 3264</span>&#160;<span class="comment">        15:10   R/W    DUMMY                           6&#39;h0</span></div><div class="line"><a name="l03265"></a><span class="lineno"> 3265</span>&#160;<span class="comment">        21:16   R/W    occ_dbg_sel                     6&#39;h0</span></div><div class="line"><a name="l03266"></a><span class="lineno"> 3266</span>&#160;<span class="comment">        31:22   R/W    DUMMY                           10&#39;h0</span></div><div class="line"><a name="l03267"></a><span class="lineno"> 3267</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03268"></a><span class="lineno"> 3268</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03269"></a><span class="lineno"> 3269</span>&#160;    {</div><div class="line"><a name="l03270"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeed978e0c6ade883fb3f5700f303d5ed"> 3270</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeed978e0c6ade883fb3f5700f303d5ed">REG_PERION_0x3F0</a>;</div><div class="line"><a name="l03271"></a><span class="lineno"> 3271</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03272"></a><span class="lineno"> 3272</span>&#160;        {</div><div class="line"><a name="l03273"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa4a08499c0509fe882f6f53a6602388d"> 3273</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa4a08499c0509fe882f6f53a6602388d">occ_0_dbg_en</a>: 2;</div><div class="line"><a name="l03274"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5c8ddd508a8aa3ca9710abfb7d2891bd"> 3274</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5c8ddd508a8aa3ca9710abfb7d2891bd">occ_1_dbg_en</a>: 2;</div><div class="line"><a name="l03275"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6495b3d60bb923b6c06711031ff7758d"> 3275</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6495b3d60bb923b6c06711031ff7758d">occ_2_dbg_en</a>: 2;</div><div class="line"><a name="l03276"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab552a06ec5aa0b2d474ee685e27b8c40"> 3276</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab552a06ec5aa0b2d474ee685e27b8c40">occ_3_dbg_en</a>: 2;</div><div class="line"><a name="l03277"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a16ecc20531c532755f55f423e9566850"> 3277</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a16ecc20531c532755f55f423e9566850">occ_4_dbg_en</a>: 2;</div><div class="line"><a name="l03278"></a><span class="lineno"> 3278</span>&#160;            __IO uint32_t RESERVED_1: 6;</div><div class="line"><a name="l03279"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56a659f466315d3678a63d55be57be1b"> 3279</a></span>&#160;            __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56a659f466315d3678a63d55be57be1b">occ_dbg_sel</a>: 6;</div><div class="line"><a name="l03280"></a><span class="lineno"> 3280</span>&#160;            __IO uint32_t RESERVED_0: 10;</div><div class="line"><a name="l03281"></a><span class="lineno"> 3281</span>&#160;        } BITS_3F0;</div><div class="line"><a name="l03282"></a><span class="lineno"> 3282</span>&#160;    } u_3F0;</div><div class="line"><a name="l03283"></a><span class="lineno"> 3283</span>&#160;</div><div class="line"><a name="l03284"></a><span class="lineno"> 3284</span>&#160;    <span class="comment">/* 0x03F4       0x4000_03f4</span></div><div class="line"><a name="l03285"></a><span class="lineno"> 3285</span>&#160;<span class="comment">        31:0    R/W    DUMMY                           32&#39;h0</span></div><div class="line"><a name="l03286"></a><span class="lineno"> 3286</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03287"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab3e32e0798214445ca3ab78c2ba2c024"> 3287</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab3e32e0798214445ca3ab78c2ba2c024">REG_PERION_0x3F4</a>;</div><div class="line"><a name="l03288"></a><span class="lineno"> 3288</span>&#160;</div><div class="line"><a name="l03289"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a972dfab92a3a6aec4fbf371cf00acd12"> 3289</a></span>&#160;    __IO uint32_t RSVD_0x3f8[1];</div><div class="line"><a name="l03290"></a><span class="lineno"> 3290</span>&#160;</div><div class="line"><a name="l03291"></a><span class="lineno"> 3291</span>&#160;    <span class="comment">/* 0x03FC       0x4000_03fc</span></div><div class="line"><a name="l03292"></a><span class="lineno"> 3292</span>&#160;<span class="comment">        14:0    R/W    DUMMY                           14&#39;h0</span></div><div class="line"><a name="l03293"></a><span class="lineno"> 3293</span>&#160;<span class="comment">        15      R      CABLE_CONNECT                   0</span></div><div class="line"><a name="l03294"></a><span class="lineno"> 3294</span>&#160;<span class="comment">        23:16   R      SLB_PACKET_NUM                  8&#39;h0</span></div><div class="line"><a name="l03295"></a><span class="lineno"> 3295</span>&#160;<span class="comment">        31:24   R      SLB_ERR_NUM                     8&#39;h0</span></div><div class="line"><a name="l03296"></a><span class="lineno"> 3296</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03297"></a><span class="lineno"> 3297</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03298"></a><span class="lineno"> 3298</span>&#160;    {</div><div class="line"><a name="l03299"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad4722db2dacf9548bc849a64bafd7ea8"> 3299</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad4722db2dacf9548bc849a64bafd7ea8">REG_PERION_REG_PERION_0x3FC</a>;</div><div class="line"><a name="l03300"></a><span class="lineno"> 3300</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03301"></a><span class="lineno"> 3301</span>&#160;        {</div><div class="line"><a name="l03302"></a><span class="lineno"> 3302</span>&#160;            __IO uint32_t RESERVED_0: 15;</div><div class="line"><a name="l03303"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac86aaf0c1ba26faa599ebbfa2200ddd7"> 3303</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac86aaf0c1ba26faa599ebbfa2200ddd7">CABLE_CONNECT</a>: 1;</div><div class="line"><a name="l03304"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a110a3e05eb1dd4ae8915fb8f0de589cd"> 3304</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a110a3e05eb1dd4ae8915fb8f0de589cd">SLB_PACKET_NUM</a>: 8;</div><div class="line"><a name="l03305"></a><span class="lineno"><a class="line" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abc14478be2eb02df6114d7356bb8ce49"> 3305</a></span>&#160;            __I uint32_t <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abc14478be2eb02df6114d7356bb8ce49">SLB_ERR_NUM</a>: 8;</div><div class="line"><a name="l03306"></a><span class="lineno"> 3306</span>&#160;        } BITS_3FC;</div><div class="line"><a name="l03307"></a><span class="lineno"> 3307</span>&#160;    } u_3FC;</div><div class="line"><a name="l03308"></a><span class="lineno"> 3308</span>&#160;</div><div class="line"><a name="l03309"></a><span class="lineno"> 3309</span>&#160;</div><div class="line"><a name="l03310"></a><span class="lineno"> 3310</span>&#160;} <a class="code" href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html">SYS_BLKCTRL_TypeDef</a>;</div><div class="line"><a name="l03311"></a><span class="lineno"> 3311</span>&#160;</div><div class="line"><a name="l03312"></a><span class="lineno"> 3312</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l03313"></a><span class="lineno"> 3313</span>&#160;<span class="comment">/* ================                   Peripheral                   ================ */</span></div><div class="line"><a name="l03314"></a><span class="lineno"> 3314</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l03315"></a><span class="lineno"> 3315</span>&#160;</div><div class="line"><a name="l03319"></a><span class="lineno"><a class="line" href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html"> 3319</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l03320"></a><span class="lineno"> 3320</span>&#160;{</div><div class="line"><a name="l03321"></a><span class="lineno"><a class="line" href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html#a2640dcea1db12f478291dc327c14ccac"> 3321</a></span>&#160;    uint32_t RSVD0[134];                       </div><div class="line"><a name="l03322"></a><span class="lineno"><a class="line" href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html#aeff679d07e48b2a15b8e2514fe94271c"> 3322</a></span>&#160;    __IO uint32_t    <a class="code" href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html#aeff679d07e48b2a15b8e2514fe94271c">PERI_FUNC0_EN</a>;            </div><div class="line"><a name="l03323"></a><span class="lineno"><a class="line" href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html#ad5605d6400f26a0efeca1933071779d7"> 3323</a></span>&#160;    __IO uint32_t    <a class="code" href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html#ad5605d6400f26a0efeca1933071779d7">PERI_FUNC1_EN</a>;            </div><div class="line"><a name="l03324"></a><span class="lineno"><a class="line" href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html#aa0f941927eca5260d58ce0ec0f49d6aa"> 3324</a></span>&#160;    __IO uint32_t    <a class="code" href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html#aa0f941927eca5260d58ce0ec0f49d6aa">PERI_BD_FUNC0_EN</a>;         </div><div class="line"><a name="l03325"></a><span class="lineno"><a class="line" href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html#ad6617035eb9ae86ee3f05ff2016866a0"> 3325</a></span>&#160;    uint32_t RSVD1[3];                         </div><div class="line"><a name="l03326"></a><span class="lineno"><a class="line" href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html#a7801ab3f3fbbede84ed8e5aaaecfddb3"> 3326</a></span>&#160;    __IO uint32_t    <a class="code" href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html#a7801ab3f3fbbede84ed8e5aaaecfddb3">PERI_CLK_CTRL</a>;            </div><div class="line"><a name="l03327"></a><span class="lineno"><a class="line" href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html#ae86548bb7c7d94862cd7732ce3c7f3c9"> 3327</a></span>&#160;    __IO uint32_t    <a class="code" href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html#ae86548bb7c7d94862cd7732ce3c7f3c9">PERI_CLK_CTRL0</a>;           </div><div class="line"><a name="l03328"></a><span class="lineno"><a class="line" href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html#a0ca781ca010d5b3fcc62d56fe430cb83"> 3328</a></span>&#160;    __IO uint32_t    <a class="code" href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html#a0ca781ca010d5b3fcc62d56fe430cb83">PERI_CLK_CTRL1</a>;           </div><div class="line"><a name="l03329"></a><span class="lineno"> 3329</span>&#160;} <a class="code" href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html">PHERIPHERIAL_TypeDef</a>;</div><div class="line"><a name="l03330"></a><span class="lineno"> 3330</span>&#160;</div><div class="line"><a name="l03331"></a><span class="lineno"> 3331</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l03332"></a><span class="lineno"> 3332</span>&#160;<span class="comment">/* ================              Peripheral Interrupt              ================ */</span></div><div class="line"><a name="l03333"></a><span class="lineno"> 3333</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l03334"></a><span class="lineno"> 3334</span>&#160;</div><div class="line"><a name="l03338"></a><span class="lineno"><a class="line" href="struct_p_e_r_i___i_n_t___type_def.html"> 3338</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l03339"></a><span class="lineno"> 3339</span>&#160;{</div><div class="line"><a name="l03340"></a><span class="lineno"><a class="line" href="struct_p_e_r_i___i_n_t___type_def.html#af9b521a5654758d640fe83700cdf900c"> 3340</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_e_r_i___i_n_t___type_def.html#af9b521a5654758d640fe83700cdf900c">RSVD0</a>;       </div><div class="line"><a name="l03341"></a><span class="lineno"><a class="line" href="struct_p_e_r_i___i_n_t___type_def.html#a0b3f4c41f87ca52c3b6bca0bafa0df6b"> 3341</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_e_r_i___i_n_t___type_def.html#a0b3f4c41f87ca52c3b6bca0bafa0df6b">STATUS</a>;      </div><div class="line"><a name="l03342"></a><span class="lineno"><a class="line" href="struct_p_e_r_i___i_n_t___type_def.html#a85444f56cd69d2ea9b5f4bfd5a65bd51"> 3342</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_e_r_i___i_n_t___type_def.html#a85444f56cd69d2ea9b5f4bfd5a65bd51">MODE</a>;        </div><div class="line"><a name="l03343"></a><span class="lineno"><a class="line" href="struct_p_e_r_i___i_n_t___type_def.html#a77751c56a62718fe94e2b2c2da829ebe"> 3343</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_e_r_i___i_n_t___type_def.html#a77751c56a62718fe94e2b2c2da829ebe">EN</a>;          </div><div class="line"><a name="l03344"></a><span class="lineno"><a class="line" href="struct_p_e_r_i___i_n_t___type_def.html#a55a58c2fb9ede5a9d5ce21ea2fda1889"> 3344</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_e_r_i___i_n_t___type_def.html#a55a58c2fb9ede5a9d5ce21ea2fda1889">RSVD1</a>;       </div><div class="line"><a name="l03345"></a><span class="lineno"><a class="line" href="struct_p_e_r_i___i_n_t___type_def.html#a612e0a308e6f06c90c2b28d995614ad7"> 3345</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_e_r_i___i_n_t___type_def.html#a612e0a308e6f06c90c2b28d995614ad7">RSVD2</a>;       </div><div class="line"><a name="l03346"></a><span class="lineno"><a class="line" href="struct_p_e_r_i___i_n_t___type_def.html#a706e506b9688bcfe4001615eccb254ba"> 3346</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_e_r_i___i_n_t___type_def.html#a706e506b9688bcfe4001615eccb254ba">EDGE_MODE</a>;   </div><div class="line"><a name="l03347"></a><span class="lineno"> 3347</span>&#160;} <a class="code" href="struct_p_e_r_i___i_n_t___type_def.html">PERI_INT_TypeDef</a>;</div><div class="line"><a name="l03348"></a><span class="lineno"> 3348</span>&#160;</div><div class="line"><a name="l03349"></a><span class="lineno"> 3349</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l03350"></a><span class="lineno"> 3350</span>&#160;<span class="comment">0x00E0  OTP R range protection</span></div><div class="line"><a name="l03351"></a><span class="lineno"> 3351</span>&#160;<span class="comment">    [31]    W1O 1&#39;b0    reg_otp_rp_en   enable R range protection for otp                       Y</span></div><div class="line"><a name="l03352"></a><span class="lineno"> 3352</span>&#160;<span class="comment">    [30]    W1O 1&#39;b0    reg_otp_rp_lock lock reg_otp_rp_start_addr and reg_otp_rp_end_addr      Y</span></div><div class="line"><a name="l03353"></a><span class="lineno"> 3353</span>&#160;<span class="comment">    [29:26] R   4&#39;d0    RSVD</span></div><div class="line"><a name="l03354"></a><span class="lineno"> 3354</span>&#160;<span class="comment">    [25:13] R/W 13&#39;d0   reg_otp_rp_end_addr R range protection end address                      Y</span></div><div class="line"><a name="l03355"></a><span class="lineno"> 3355</span>&#160;<span class="comment">    [12:0]  R/W 13&#39;d0   reg_otp_rp_start_addr   R range protection start address                Y</span></div><div class="line"><a name="l03356"></a><span class="lineno"> 3356</span>&#160;<span class="comment">0x00E4  OTP W range protection</span></div><div class="line"><a name="l03357"></a><span class="lineno"> 3357</span>&#160;<span class="comment">    [31]    W1O 1&#39;b0    reg_otp_wp_en   enable W range protection for otp                       Y</span></div><div class="line"><a name="l03358"></a><span class="lineno"> 3358</span>&#160;<span class="comment">    [30]    W1O 1&#39;b0    reg_otp_wp_lock lock reg_otp_wp_start_addr and reg_otp_wp_end_addr      Y</span></div><div class="line"><a name="l03359"></a><span class="lineno"> 3359</span>&#160;<span class="comment">    [29:26] R   4&#39;d0    RSVD</span></div><div class="line"><a name="l03360"></a><span class="lineno"> 3360</span>&#160;<span class="comment">    [25:13] R/W 13&#39;d0   reg_otp_wp_end_addr W range protection end address                      Y</span></div><div class="line"><a name="l03361"></a><span class="lineno"> 3361</span>&#160;<span class="comment">    [12:0]  R/W 13&#39;d0   reg_otp_wp_start_addr   W range protection start address                Y</span></div><div class="line"><a name="l03362"></a><span class="lineno"> 3362</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l03363"></a><span class="lineno"><a class="line" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html"> 3363</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l03364"></a><span class="lineno"> 3364</span>&#160;{</div><div class="line"><a name="l03365"></a><span class="lineno"> 3365</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03366"></a><span class="lineno"> 3366</span>&#160;    {</div><div class="line"><a name="l03367"></a><span class="lineno"><a class="line" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#a37a4829b0e985ed3601fabd9840d18fd"> 3367</a></span>&#160;        __IO uint32_t <a class="code" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#a37a4829b0e985ed3601fabd9840d18fd">REG_OTP_R_range_protection</a>;</div><div class="line"><a name="l03368"></a><span class="lineno"> 3368</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03369"></a><span class="lineno"> 3369</span>&#160;        {</div><div class="line"><a name="l03370"></a><span class="lineno"><a class="line" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#aa4cf3a894ef913acb215e4caa2fad25c"> 3370</a></span>&#160;            __IO uint32_t <a class="code" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#aa4cf3a894ef913acb215e4caa2fad25c">reg_otp_rp_start_addr</a>: 13;</div><div class="line"><a name="l03371"></a><span class="lineno"><a class="line" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#a53af649348f54609bee723488cabf7d4"> 3371</a></span>&#160;            __IO uint32_t <a class="code" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#a53af649348f54609bee723488cabf7d4">reg_otp_rp_end_addr</a>: 13;</div><div class="line"><a name="l03372"></a><span class="lineno"><a class="line" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#abc7b3783a455256f84885b4c953b5488"> 3372</a></span>&#160;            __I  uint32_t <a class="code" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#abc7b3783a455256f84885b4c953b5488">RSVD</a>: 4;</div><div class="line"><a name="l03373"></a><span class="lineno"><a class="line" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#a057b528d3d870c231dbd24144d834540"> 3373</a></span>&#160;            __IO uint32_t <a class="code" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#a057b528d3d870c231dbd24144d834540">reg_otp_rp_lock</a>: 1;</div><div class="line"><a name="l03374"></a><span class="lineno"><a class="line" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#a10c08d856b89590db7a2c8ae8948bf31"> 3374</a></span>&#160;            __IO uint32_t <a class="code" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#a10c08d856b89590db7a2c8ae8948bf31">reg_otp_rp_en</a>: 1;</div><div class="line"><a name="l03375"></a><span class="lineno"> 3375</span>&#160;        } BITS_00E0;</div><div class="line"><a name="l03376"></a><span class="lineno"> 3376</span>&#160;    } u_00E0;</div><div class="line"><a name="l03377"></a><span class="lineno"> 3377</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03378"></a><span class="lineno"> 3378</span>&#160;    {</div><div class="line"><a name="l03379"></a><span class="lineno"><a class="line" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#a0244453d52cf1ffe2bfbe1aac646bdba"> 3379</a></span>&#160;        __IO uint32_t <a class="code" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#a0244453d52cf1ffe2bfbe1aac646bdba">REG_OTP_W_range_protection</a>;</div><div class="line"><a name="l03380"></a><span class="lineno"> 3380</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03381"></a><span class="lineno"> 3381</span>&#160;        {</div><div class="line"><a name="l03382"></a><span class="lineno"><a class="line" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#ae34a4d76117e4b1bad6df60d302f226c"> 3382</a></span>&#160;            __IO uint32_t <a class="code" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#ae34a4d76117e4b1bad6df60d302f226c">reg_otp_wp_start_addr</a>: 13;</div><div class="line"><a name="l03383"></a><span class="lineno"><a class="line" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#a792cf0c8d6bc2a9ac97663345263b79d"> 3383</a></span>&#160;            __IO uint32_t <a class="code" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#a792cf0c8d6bc2a9ac97663345263b79d">reg_otp_wp_end_addr</a>: 13;</div><div class="line"><a name="l03384"></a><span class="lineno"> 3384</span>&#160;            __I  uint32_t RSVD: 4;</div><div class="line"><a name="l03385"></a><span class="lineno"><a class="line" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#ae0fe8b6a0f932e3685163617d9f0225f"> 3385</a></span>&#160;            __IO uint32_t <a class="code" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#ae0fe8b6a0f932e3685163617d9f0225f">reg_otp_wp_lock</a>: 1;</div><div class="line"><a name="l03386"></a><span class="lineno"><a class="line" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#a7b04693bd4793c6b7f25231466b6e7fe"> 3386</a></span>&#160;            __IO uint32_t <a class="code" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#a7b04693bd4793c6b7f25231466b6e7fe">reg_otp_wp_en</a>: 1;</div><div class="line"><a name="l03387"></a><span class="lineno"> 3387</span>&#160;        } BITS_00E4;</div><div class="line"><a name="l03388"></a><span class="lineno"> 3388</span>&#160;    } u_00E4;</div><div class="line"><a name="l03389"></a><span class="lineno"> 3389</span>&#160;} <a class="code" href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html">OTP_RANG_PROTECT_TypeDef</a>;</div><div class="line"><a name="l03390"></a><span class="lineno"> 3390</span>&#160;</div><div class="line"><a name="l03395"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html"> 3395</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l03396"></a><span class="lineno"> 3396</span>&#160;{</div><div class="line"><a name="l03397"></a><span class="lineno"> 3397</span>&#160;    <span class="comment">/* 0x00</span></div><div class="line"><a name="l03398"></a><span class="lineno"> 3398</span>&#160;<span class="comment">    15:0    R/W    wdt_divfactor                       16&#39;h1</span></div><div class="line"><a name="l03399"></a><span class="lineno"> 3399</span>&#160;<span class="comment">    23:16   R/W    wdt_en_byte                         8&#39;h0</span></div><div class="line"><a name="l03400"></a><span class="lineno"> 3400</span>&#160;<span class="comment">    24      R/WAC  wdt_clear                           0</span></div><div class="line"><a name="l03401"></a><span class="lineno"> 3401</span>&#160;<span class="comment">    28:25   R/W    Cnt_limit                           4&#39;h0</span></div><div class="line"><a name="l03402"></a><span class="lineno"> 3402</span>&#160;<span class="comment">    29      R/W    wdtaon_en                           1</span></div><div class="line"><a name="l03403"></a><span class="lineno"> 3403</span>&#160;<span class="comment">    30      R/W    wdt_mode                            0</span></div><div class="line"><a name="l03404"></a><span class="lineno"> 3404</span>&#160;<span class="comment">    31      R/W1C  wdt_to                              0</span></div><div class="line"><a name="l03405"></a><span class="lineno"> 3405</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03406"></a><span class="lineno"> 3406</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03407"></a><span class="lineno"> 3407</span>&#160;    {</div><div class="line"><a name="l03408"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a0ce4433d3cd2e0d67d5648e909149237"> 3408</a></span>&#160;        __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a0ce4433d3cd2e0d67d5648e909149237">REGWATCH_DOG_TIMER</a>;       </div><div class="line"><a name="l03409"></a><span class="lineno"> 3409</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03410"></a><span class="lineno"> 3410</span>&#160;        {</div><div class="line"><a name="l03411"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#acabc65d414537d8e2ade283b662e2442"> 3411</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#acabc65d414537d8e2ade283b662e2442">wdt_divfactor</a>: 16;    <span class="comment">/* Wdt is count with 32.768KHz/(divfactor+1).</span></div><div class="line"><a name="l03412"></a><span class="lineno"> 3412</span>&#160;<span class="comment">                                                   Minimum dividing factor is 1.*/</span></div><div class="line"><a name="l03413"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ab6fa234aa5c36a2b65e807f9e10f5154"> 3413</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ab6fa234aa5c36a2b65e807f9e10f5154">wdt_en_byte</a>: 8;       <span class="comment">/* Set 0xA5 to enable watch dog timer */</span></div><div class="line"><a name="l03414"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ab3217f4b0288c6a91ed6c3fd80fece5a"> 3414</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ab3217f4b0288c6a91ed6c3fd80fece5a">wdt_clear</a>: 1;</div><div class="line"><a name="l03415"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a3198472645fb69bbd36306980072e27b"> 3415</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a3198472645fb69bbd36306980072e27b">Cnt_limit</a>: 4;         <span class="comment">/* 0: 0x001,1: 0x003,2: 0x007,3: 0x00F,4: 0x01F,</span></div><div class="line"><a name="l03416"></a><span class="lineno"> 3416</span>&#160;<span class="comment">                                                   5: 0x03F,6: 0x07F,7: 0x0FF,8: 0x1FF,9: 0x3FF,</span></div><div class="line"><a name="l03417"></a><span class="lineno"> 3417</span>&#160;<span class="comment">                                                   10: 0x7FF, 11~15: 0xFFF */</span></div><div class="line"><a name="l03418"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a274ff703775a0339a14429fb6ab76232"> 3418</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a274ff703775a0339a14429fb6ab76232">wdtaon_en</a>: 1;         <span class="comment">/* {Wdt_mode,wdtaon_en} == 00 interrupt cpu,</span></div><div class="line"><a name="l03419"></a><span class="lineno"> 3419</span>&#160;<span class="comment">                                                   10 reset core domain,</span></div><div class="line"><a name="l03420"></a><span class="lineno"> 3420</span>&#160;<span class="comment">                                                   01 reset whole chip except aon reg,</span></div><div class="line"><a name="l03421"></a><span class="lineno"> 3421</span>&#160;<span class="comment">                                                   11 reset whole chip*/</span></div><div class="line"><a name="l03422"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#afa00e62cb4040bae9102be71d735ebaa"> 3422</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#afa00e62cb4040bae9102be71d735ebaa">wdt_mode</a>: 1;</div><div class="line"><a name="l03423"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a515b15d24ef07a4a8c7ddcf5620e79fe"> 3423</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a515b15d24ef07a4a8c7ddcf5620e79fe">wdt_to</a>: 1;            <span class="comment">/* Watch dog timer timeout:</span></div><div class="line"><a name="l03424"></a><span class="lineno"> 3424</span>&#160;<span class="comment">                                            when bit 30 = 1 (reset mode) --- 1 cycle pulse</span></div><div class="line"><a name="l03425"></a><span class="lineno"> 3425</span>&#160;<span class="comment">                                            when bit 30 = 0 (interrupt mode) ---- Write 1 clear */</span></div><div class="line"><a name="l03426"></a><span class="lineno"> 3426</span>&#160;</div><div class="line"><a name="l03427"></a><span class="lineno"> 3427</span>&#160;        };</div><div class="line"><a name="l03428"></a><span class="lineno"> 3428</span>&#160;    };</div><div class="line"><a name="l03429"></a><span class="lineno"> 3429</span>&#160;</div><div class="line"><a name="l03430"></a><span class="lineno"> 3430</span>&#160;    <span class="comment">/* 0x04</span></div><div class="line"><a name="l03431"></a><span class="lineno"> 3431</span>&#160;<span class="comment">    0       R/W1C  spic0_intr                          0</span></div><div class="line"><a name="l03432"></a><span class="lineno"> 3432</span>&#160;<span class="comment">    1       R/W1C  spic1_intr                          0</span></div><div class="line"><a name="l03433"></a><span class="lineno"> 3433</span>&#160;<span class="comment">    2       R/W1C  spic2_intr                          0</span></div><div class="line"><a name="l03434"></a><span class="lineno"> 3434</span>&#160;<span class="comment">    3       R/W1C  spic3_intr                          0</span></div><div class="line"><a name="l03435"></a><span class="lineno"> 3435</span>&#160;<span class="comment">    6:4     R      DUMMY                               7&#39;h0</span></div><div class="line"><a name="l03436"></a><span class="lineno"> 3436</span>&#160;<span class="comment">    7       R/W1C  spdif_intr_rx_r                     0</span></div><div class="line"><a name="l03437"></a><span class="lineno"> 3437</span>&#160;<span class="comment">    8       R/W1C  spdif_intr_tx_r                     0</span></div><div class="line"><a name="l03438"></a><span class="lineno"> 3438</span>&#160;<span class="comment">    9       R/W1C  MBIAS_MBF_DET_L                     0</span></div><div class="line"><a name="l03439"></a><span class="lineno"> 3439</span>&#160;<span class="comment">    10      R/W1C  spi2w_intr                          0</span></div><div class="line"><a name="l03440"></a><span class="lineno"> 3440</span>&#160;<span class="comment">    11      R/W1C  lpcomp_int_r                        0</span></div><div class="line"><a name="l03441"></a><span class="lineno"> 3441</span>&#160;<span class="comment">    12      R/W1C  MBIAS_VBAT_DET_L                    0</span></div><div class="line"><a name="l03442"></a><span class="lineno"> 3442</span>&#160;<span class="comment">    13      R/W1C  MBIAS_ADP_DET_L                     0</span></div><div class="line"><a name="l03443"></a><span class="lineno"> 3443</span>&#160;<span class="comment">    14      R/W1C  HW_ASRC_ISR1                        0</span></div><div class="line"><a name="l03444"></a><span class="lineno"> 3444</span>&#160;<span class="comment">    15      R/W1C  HW_ASRC_ISR2                        0</span></div><div class="line"><a name="l03445"></a><span class="lineno"> 3445</span>&#160;<span class="comment">    16      R/W1C  vb_intr                             0</span></div><div class="line"><a name="l03446"></a><span class="lineno"> 3446</span>&#160;<span class="comment">    17      R/W1C  mailbox_intr                        0</span></div><div class="line"><a name="l03447"></a><span class="lineno"> 3447</span>&#160;<span class="comment">    18      R/W1C  dsp_wdt_to_mcu_intr                 0</span></div><div class="line"><a name="l03448"></a><span class="lineno"> 3448</span>&#160;<span class="comment">    19      R/W1C  tdm0_intr_tx                        0</span></div><div class="line"><a name="l03449"></a><span class="lineno"> 3449</span>&#160;<span class="comment">    20      R/W1C  tdm0_intr_rx                        0</span></div><div class="line"><a name="l03450"></a><span class="lineno"> 3450</span>&#160;<span class="comment">    21      R/W1C  tdm1_intr_tx                        0</span></div><div class="line"><a name="l03451"></a><span class="lineno"> 3451</span>&#160;<span class="comment">    22      R/W1C  tdm1_intr_rx                        0</span></div><div class="line"><a name="l03452"></a><span class="lineno"> 3452</span>&#160;<span class="comment">    23      R/W1C  vad_intr                            0</span></div><div class="line"><a name="l03453"></a><span class="lineno"> 3453</span>&#160;<span class="comment">    24      R/W1C  anc_intr                            0</span></div><div class="line"><a name="l03454"></a><span class="lineno"> 3454</span>&#160;<span class="comment">    25      R/W1C  sp0_intr_tx                         0</span></div><div class="line"><a name="l03455"></a><span class="lineno"> 3455</span>&#160;<span class="comment">    26      R/W1C  sp0_intr_rx                         0</span></div><div class="line"><a name="l03456"></a><span class="lineno"> 3456</span>&#160;<span class="comment">    27      R/W1C  sp1_intr_tx                         0</span></div><div class="line"><a name="l03457"></a><span class="lineno"> 3457</span>&#160;<span class="comment">    28      R/W1C  sp1_intr_rx                         0</span></div><div class="line"><a name="l03458"></a><span class="lineno"> 3458</span>&#160;<span class="comment">    29      R/W1C  utmi_suspend_n                      0</span></div><div class="line"><a name="l03459"></a><span class="lineno"> 3459</span>&#160;<span class="comment">    30      R      DUMMY                               0</span></div><div class="line"><a name="l03460"></a><span class="lineno"> 3460</span>&#160;<span class="comment">    31      R/W1C  trng_int                            0</span></div><div class="line"><a name="l03461"></a><span class="lineno"> 3461</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03462"></a><span class="lineno"> 3462</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03463"></a><span class="lineno"> 3463</span>&#160;    {</div><div class="line"><a name="l03464"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ada66c4ba0ed8b5b925cd1c249cb9422d"> 3464</a></span>&#160;        __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ada66c4ba0ed8b5b925cd1c249cb9422d">REG_LOW_PRI_INT_STATUS</a>;   </div><div class="line"><a name="l03465"></a><span class="lineno"> 3465</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03466"></a><span class="lineno"> 3466</span>&#160;        {</div><div class="line"><a name="l03467"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af6367c7dc1673af0c4751c8bef9e82f5"> 3467</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af6367c7dc1673af0c4751c8bef9e82f5">spic0_intr</a>: 1;</div><div class="line"><a name="l03468"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ae3e3ce9067d4f4307e9b53b04a1b4a13"> 3468</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ae3e3ce9067d4f4307e9b53b04a1b4a13">spic1_intr</a>: 1;</div><div class="line"><a name="l03469"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ac9f9547acb6219481e48743c60c07d68"> 3469</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ac9f9547acb6219481e48743c60c07d68">spic2_intr</a>: 1;</div><div class="line"><a name="l03470"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a0e39130323f39b6589cbedd23ea20130"> 3470</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a0e39130323f39b6589cbedd23ea20130">spic3_intr</a>: 1;</div><div class="line"><a name="l03471"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ae5e4b6fd6a8c176c0154365af7076ab7"> 3471</a></span>&#160;            __I  uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ae5e4b6fd6a8c176c0154365af7076ab7">RESERVED_1</a>: 3;</div><div class="line"><a name="l03472"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a6124d84613db5812b6d69829c62c457e"> 3472</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a6124d84613db5812b6d69829c62c457e">spdif_intr_rx_r</a>: 1;</div><div class="line"><a name="l03473"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a7966acb6a72bf3dd37bf75905db50b99"> 3473</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a7966acb6a72bf3dd37bf75905db50b99">spdif_intr_tx_r</a>: 1;</div><div class="line"><a name="l03474"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a91e512ebc940de7e12d3952b58df4ed5"> 3474</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a91e512ebc940de7e12d3952b58df4ed5">MBIAS_MBF_DET_L</a>: 1;</div><div class="line"><a name="l03475"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a48880b74372e153d268b6f1c419a7299"> 3475</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a48880b74372e153d268b6f1c419a7299">spi2w_intr</a>: 1;</div><div class="line"><a name="l03476"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ab898b60d360809347b0e8513c6db2052"> 3476</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ab898b60d360809347b0e8513c6db2052">lpcomp_int_r</a>: 1;</div><div class="line"><a name="l03477"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a4046644c2a67eba322676e0507203479"> 3477</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a4046644c2a67eba322676e0507203479">MBIAS_VBAT_DET_L</a>: 1;</div><div class="line"><a name="l03478"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#abe1798e9650580ba835f69e5f9a87c63"> 3478</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#abe1798e9650580ba835f69e5f9a87c63">MBIAS_ADP_DET_L</a>: 1;</div><div class="line"><a name="l03479"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a830b8c8fd2e1b895e84279884bc238fc"> 3479</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a830b8c8fd2e1b895e84279884bc238fc">HW_ASRC_ISR1</a>: 1;</div><div class="line"><a name="l03480"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a42559f16f138e2efd58dda840d77b3b8"> 3480</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a42559f16f138e2efd58dda840d77b3b8">HW_ASRC_ISR2</a>: 1;</div><div class="line"><a name="l03481"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a56223c0ee6b8f65fdf9e799f3015f2cd"> 3481</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a56223c0ee6b8f65fdf9e799f3015f2cd">vb_intr</a>: 1;</div><div class="line"><a name="l03482"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a19d933f83cee2a40e4e877a6db7c0581"> 3482</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a19d933f83cee2a40e4e877a6db7c0581">mailbox_intr</a>: 1;</div><div class="line"><a name="l03483"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a6d874863ef1d9cd55d3f20b9c7e177c1"> 3483</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a6d874863ef1d9cd55d3f20b9c7e177c1">dsp_wdt_to_mcu_intr</a>: 1;</div><div class="line"><a name="l03484"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#abfe7823f6b4f97e7d4a6b7d4e174353c"> 3484</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#abfe7823f6b4f97e7d4a6b7d4e174353c">tdm0_intr_tx</a>: 1;</div><div class="line"><a name="l03485"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a86c678625918cb5d481df264f66089ec"> 3485</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a86c678625918cb5d481df264f66089ec">tdm0_intr_rx</a>: 1;</div><div class="line"><a name="l03486"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ac15e13f19c0d6fd75e9332570b4f0ba9"> 3486</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ac15e13f19c0d6fd75e9332570b4f0ba9">tdm1_intr_tx</a>: 1;</div><div class="line"><a name="l03487"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a65d24597e32a1b77e404473ceee46d16"> 3487</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a65d24597e32a1b77e404473ceee46d16">tdm1_intr_rx</a>: 1;</div><div class="line"><a name="l03488"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a41cbf60ec0fd6c632e7eef741b54e4af"> 3488</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a41cbf60ec0fd6c632e7eef741b54e4af">vad_intr</a>: 1;</div><div class="line"><a name="l03489"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af09ba3956332f9f17c03009da1f47bfd"> 3489</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af09ba3956332f9f17c03009da1f47bfd">anc_intr</a>: 1;</div><div class="line"><a name="l03490"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#abb0d2afc42ac8963084b40edd63f7c74"> 3490</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#abb0d2afc42ac8963084b40edd63f7c74">sp0_intr_tx</a>: 1;</div><div class="line"><a name="l03491"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a3a0ae85b0d71943ca6b96ebdd288316b"> 3491</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a3a0ae85b0d71943ca6b96ebdd288316b">sp0_intr_rx</a>: 1;</div><div class="line"><a name="l03492"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a8c249cd9059939539d8a147a597fdbd0"> 3492</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a8c249cd9059939539d8a147a597fdbd0">sp1_intr_tx</a>: 1;</div><div class="line"><a name="l03493"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af30bc319768b48300c357d0ef6a5135a"> 3493</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af30bc319768b48300c357d0ef6a5135a">sp1_intr_rx</a>: 1;</div><div class="line"><a name="l03494"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a43aaf588996da88179caeb4737b9ead0"> 3494</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a43aaf588996da88179caeb4737b9ead0">utmi_suspend_n</a>: 1;</div><div class="line"><a name="l03495"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#abcaaf72e5e847d5459d34f02015b8733"> 3495</a></span>&#160;            __I  uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#abcaaf72e5e847d5459d34f02015b8733">RESERVED_0</a>: 1;</div><div class="line"><a name="l03496"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a3113941ff83ac94756e74786c0194ca5"> 3496</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a3113941ff83ac94756e74786c0194ca5">trng_int</a>: 1;</div><div class="line"><a name="l03497"></a><span class="lineno"> 3497</span>&#160;        };</div><div class="line"><a name="l03498"></a><span class="lineno"> 3498</span>&#160;    };</div><div class="line"><a name="l03499"></a><span class="lineno"> 3499</span>&#160;</div><div class="line"><a name="l03500"></a><span class="lineno"> 3500</span>&#160;    <span class="comment">/* 0x08</span></div><div class="line"><a name="l03501"></a><span class="lineno"> 3501</span>&#160;<span class="comment">    31:0    R/W    int_mode                            32&#39;hffffffff</span></div><div class="line"><a name="l03502"></a><span class="lineno"> 3502</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03503"></a><span class="lineno"> 3503</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03504"></a><span class="lineno"> 3504</span>&#160;    {</div><div class="line"><a name="l03505"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ad96f32b0ce70b83acd696aeb1e7cb1f1"> 3505</a></span>&#160;        __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ad96f32b0ce70b83acd696aeb1e7cb1f1">REG_LOW_PRI_INT_MODE</a>;         </div><div class="line"><a name="l03508"></a><span class="lineno"> 3508</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03509"></a><span class="lineno"> 3509</span>&#160;        {</div><div class="line"><a name="l03510"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a1962eb5eb942e1de49b9b4cff482a470"> 3510</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a1962eb5eb942e1de49b9b4cff482a470">int_mode</a>: 32;</div><div class="line"><a name="l03511"></a><span class="lineno"> 3511</span>&#160;        };</div><div class="line"><a name="l03512"></a><span class="lineno"> 3512</span>&#160;    };</div><div class="line"><a name="l03513"></a><span class="lineno"> 3513</span>&#160;</div><div class="line"><a name="l03514"></a><span class="lineno"> 3514</span>&#160;    <span class="comment">/* 0x0C</span></div><div class="line"><a name="l03515"></a><span class="lineno"> 3515</span>&#160;<span class="comment">    31:0    R/W    int_en                              32&#39;h0</span></div><div class="line"><a name="l03516"></a><span class="lineno"> 3516</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03517"></a><span class="lineno"> 3517</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03518"></a><span class="lineno"> 3518</span>&#160;    {</div><div class="line"><a name="l03519"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a6df7c5b3bfb0408870655980b05d6b15"> 3519</a></span>&#160;        __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a6df7c5b3bfb0408870655980b05d6b15">REG_LOW_PRI_INT_EN</a>;           </div><div class="line"><a name="l03520"></a><span class="lineno"> 3520</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03521"></a><span class="lineno"> 3521</span>&#160;        {</div><div class="line"><a name="l03522"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a3e6d001d1e0e8d1e47c89262c1acc0f2"> 3522</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a3e6d001d1e0e8d1e47c89262c1acc0f2">int_en</a>: 32;</div><div class="line"><a name="l03523"></a><span class="lineno"> 3523</span>&#160;        };</div><div class="line"><a name="l03524"></a><span class="lineno"> 3524</span>&#160;    };</div><div class="line"><a name="l03525"></a><span class="lineno"> 3525</span>&#160;</div><div class="line"><a name="l03526"></a><span class="lineno"> 3526</span>&#160;    <span class="comment">/* 0x10</span></div><div class="line"><a name="l03527"></a><span class="lineno"> 3527</span>&#160;<span class="comment">    0       R      timer_intr1andtimer_intr0           0</span></div><div class="line"><a name="l03528"></a><span class="lineno"> 3528</span>&#160;<span class="comment">    1       R      bluewiz_intr_r                      0</span></div><div class="line"><a name="l03529"></a><span class="lineno"> 3529</span>&#160;<span class="comment">    2       R      hci_dma_intr                        0</span></div><div class="line"><a name="l03530"></a><span class="lineno"> 3530</span>&#160;<span class="comment">    3       R      btverdor_reg_intr                   0</span></div><div class="line"><a name="l03531"></a><span class="lineno"> 3531</span>&#160;<span class="comment">    31:4    R      RSVD                                28&#39;h0</span></div><div class="line"><a name="l03532"></a><span class="lineno"> 3532</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03533"></a><span class="lineno"> 3533</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03534"></a><span class="lineno"> 3534</span>&#160;    {</div><div class="line"><a name="l03535"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a17a403e101e622176aac79a7aabf1ffe"> 3535</a></span>&#160;        __I uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a17a403e101e622176aac79a7aabf1ffe">BT_MAC_interrupt</a>;         </div><div class="line"><a name="l03536"></a><span class="lineno"> 3536</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03537"></a><span class="lineno"> 3537</span>&#160;        {</div><div class="line"><a name="l03538"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ae4a192f0cc33f0b99ae7b9c5e7e5167a"> 3538</a></span>&#160;            __I  uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ae4a192f0cc33f0b99ae7b9c5e7e5167a">timer_intr1_and_timer_intr0</a>: 1;</div><div class="line"><a name="l03539"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a9376d6aead104880965f0ba6bf1720c9"> 3539</a></span>&#160;            __I  uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a9376d6aead104880965f0ba6bf1720c9">bluewiz_intr_r</a>: 1;</div><div class="line"><a name="l03540"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a0088b01d968e1c931a0f79bee1d4b461"> 3540</a></span>&#160;            __I  uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a0088b01d968e1c931a0f79bee1d4b461">hci_dma_intr</a>: 1;</div><div class="line"><a name="l03541"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af2c7f5c062ff8c07f167dedf90fb2755"> 3541</a></span>&#160;            __I  uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af2c7f5c062ff8c07f167dedf90fb2755">btverdor_reg_intr</a>: 1;</div><div class="line"><a name="l03542"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#abc7b3783a455256f84885b4c953b5488"> 3542</a></span>&#160;            __I  uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#abc7b3783a455256f84885b4c953b5488">RSVD</a>: 28;</div><div class="line"><a name="l03543"></a><span class="lineno"> 3543</span>&#160;        };</div><div class="line"><a name="l03544"></a><span class="lineno"> 3544</span>&#160;    };</div><div class="line"><a name="l03545"></a><span class="lineno"> 3545</span>&#160;</div><div class="line"><a name="l03546"></a><span class="lineno"> 3546</span>&#160;    <span class="comment">/* 0x14</span></div><div class="line"><a name="l03547"></a><span class="lineno"> 3547</span>&#160;<span class="comment">    0       R      otg_intr                            0</span></div><div class="line"><a name="l03548"></a><span class="lineno"> 3548</span>&#160;<span class="comment">    1       R      sdiohost_intr                       0</span></div><div class="line"><a name="l03549"></a><span class="lineno"> 3549</span>&#160;<span class="comment">    15:2    R      RSVD                                nan</span></div><div class="line"><a name="l03550"></a><span class="lineno"> 3550</span>&#160;<span class="comment">    16      R      rxi300_intr                         0</span></div><div class="line"><a name="l03551"></a><span class="lineno"> 3551</span>&#160;<span class="comment">    17      R      rdp_intr                            0</span></div><div class="line"><a name="l03552"></a><span class="lineno"> 3552</span>&#160;<span class="comment">    18      R      mcu_ram_err_int                     0</span></div><div class="line"><a name="l03553"></a><span class="lineno"> 3553</span>&#160;<span class="comment">    22:19   R      RSVD                                nan</span></div><div class="line"><a name="l03554"></a><span class="lineno"> 3554</span>&#160;<span class="comment">    23      R/W    cm4_pc_sel                          1</span></div><div class="line"><a name="l03555"></a><span class="lineno"> 3555</span>&#160;<span class="comment">    24      R/W    rxi300_intr_en                      1</span></div><div class="line"><a name="l03556"></a><span class="lineno"> 3556</span>&#160;<span class="comment">    25      R/W    rdp_intr_en                         0</span></div><div class="line"><a name="l03557"></a><span class="lineno"> 3557</span>&#160;<span class="comment">    26      R/W    mcu_ram_err_int_en                  0</span></div><div class="line"><a name="l03558"></a><span class="lineno"> 3558</span>&#160;<span class="comment">    27      R/W    mcu_ram_err_int_clr                 0</span></div><div class="line"><a name="l03559"></a><span class="lineno"> 3559</span>&#160;<span class="comment">    31:28   R      RSVD                                nan</span></div><div class="line"><a name="l03560"></a><span class="lineno"> 3560</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03561"></a><span class="lineno"> 3561</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03562"></a><span class="lineno"> 3562</span>&#160;    {</div><div class="line"><a name="l03563"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#aee9617128d047b71b3bc4e29312c045e"> 3563</a></span>&#160;        __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#aee9617128d047b71b3bc4e29312c045e">INT_2ND_LVL</a>;              </div><div class="line"><a name="l03564"></a><span class="lineno"> 3564</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03565"></a><span class="lineno"> 3565</span>&#160;        {</div><div class="line"><a name="l03566"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a800e2726d4751128d3b89a791a6d29ad"> 3566</a></span>&#160;            __I  uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a800e2726d4751128d3b89a791a6d29ad">otg_intr</a>: 1;</div><div class="line"><a name="l03567"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#aef1532abc0a0dce0a216de01b62ac067"> 3567</a></span>&#160;            __I  uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#aef1532abc0a0dce0a216de01b62ac067">sdio_host_intr</a>: 1;</div><div class="line"><a name="l03568"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ac22bd714e458b416a94e73497358916e"> 3568</a></span>&#160;            __I  uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ac22bd714e458b416a94e73497358916e">RSVD_2</a>: 14;</div><div class="line"><a name="l03569"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a9e8553a796d8caae46a8d98c45337463"> 3569</a></span>&#160;            __I  uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a9e8553a796d8caae46a8d98c45337463">rxi300_intr</a>: 1;</div><div class="line"><a name="l03570"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#aa3d162694ba501dee1edf59f59f72fb1"> 3570</a></span>&#160;            __I  uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#aa3d162694ba501dee1edf59f59f72fb1">rdp_intr</a>: 1;</div><div class="line"><a name="l03571"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a9d63da525b911b75292ef8ed2b888e63"> 3571</a></span>&#160;            __I  uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a9d63da525b911b75292ef8ed2b888e63">mcu_ram_err_int</a>: 1;</div><div class="line"><a name="l03572"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a2ebd97ecefdffaa74ed722aabe0b53db"> 3572</a></span>&#160;            __I  uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a2ebd97ecefdffaa74ed722aabe0b53db">RSVD_1</a>: 4;</div><div class="line"><a name="l03573"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a20b73368ecd6ec3f8416a0753677f53d"> 3573</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a20b73368ecd6ec3f8416a0753677f53d">cm4_pc_sel</a>: 1;</div><div class="line"><a name="l03574"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af1bd40fd2298f0ef00526a505a8d6753"> 3574</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af1bd40fd2298f0ef00526a505a8d6753">rxi300_intr_en</a>: 1;</div><div class="line"><a name="l03575"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a3b8014599c63918a1d87260caf60ac24"> 3575</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a3b8014599c63918a1d87260caf60ac24">rdp_intr_en</a>: 1;</div><div class="line"><a name="l03576"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ab9aac10ba946687323fca5be2d0718ac"> 3576</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ab9aac10ba946687323fca5be2d0718ac">mcu_ram_err_int_en</a>: 1;</div><div class="line"><a name="l03577"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a787e07bd101022c8a34af01ac1fd409a"> 3577</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a787e07bd101022c8a34af01ac1fd409a">mcu_ram_err_int_clr</a>: 1;</div><div class="line"><a name="l03578"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a757fb9c16b441a8dd6e1626eb9cb5b72"> 3578</a></span>&#160;            __I  uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a757fb9c16b441a8dd6e1626eb9cb5b72">RSVD_0</a>: 4;</div><div class="line"><a name="l03579"></a><span class="lineno"> 3579</span>&#160;        };</div><div class="line"><a name="l03580"></a><span class="lineno"> 3580</span>&#160;    };</div><div class="line"><a name="l03581"></a><span class="lineno"> 3581</span>&#160;</div><div class="line"><a name="l03582"></a><span class="lineno"> 3582</span>&#160;    <span class="comment">/* 0x18</span></div><div class="line"><a name="l03583"></a><span class="lineno"> 3583</span>&#160;<span class="comment">    31:0    RW     int_pol                             0</span></div><div class="line"><a name="l03584"></a><span class="lineno"> 3584</span>&#160;<span class="comment">    */</span></div><div class="line"><a name="l03585"></a><span class="lineno"> 3585</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03586"></a><span class="lineno"> 3586</span>&#160;    {</div><div class="line"><a name="l03587"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#afdf28eef2552ed49e0a4c5f876dbd2ef"> 3587</a></span>&#160;        __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#afdf28eef2552ed49e0a4c5f876dbd2ef">Interrupt_edge_option</a>;        </div><div class="line"><a name="l03590"></a><span class="lineno"> 3590</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l03591"></a><span class="lineno"> 3591</span>&#160;        {</div><div class="line"><a name="l03592"></a><span class="lineno"><a class="line" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#aad301f9ef76445dec5ca71d750d0c0bf"> 3592</a></span>&#160;            __IO uint32_t <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#aad301f9ef76445dec5ca71d750d0c0bf">int_pol</a>: 32;</div><div class="line"><a name="l03593"></a><span class="lineno"> 3593</span>&#160;        };</div><div class="line"><a name="l03594"></a><span class="lineno"> 3594</span>&#160;    };</div><div class="line"><a name="l03595"></a><span class="lineno"> 3595</span>&#160;</div><div class="line"><a name="l03596"></a><span class="lineno"> 3596</span>&#160;} <a class="code" href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html">SoC_VENDOR_REG_TypeDef</a>;</div><div class="line"><a name="l03597"></a><span class="lineno"> 3597</span>&#160;</div><div class="line"><a name="l03598"></a><span class="lineno"> 3598</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l03599"></a><span class="lineno"> 3599</span>&#160;<span class="comment">/* ================                    Key Scan                    ================ */</span></div><div class="line"><a name="l03600"></a><span class="lineno"> 3600</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l03601"></a><span class="lineno"> 3601</span>&#160;</div><div class="line"><a name="l03606"></a><span class="lineno"><a class="line" href="struct_k_e_y_s_c_a_n___type_def.html"> 3606</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct                                      </span></div><div class="line"><a name="l03607"></a><span class="lineno"> 3607</span>&#160;{</div><div class="line"><a name="l03608"></a><span class="lineno"> 3608</span>&#160;</div><div class="line"><a name="l03609"></a><span class="lineno"><a class="line" href="struct_k_e_y_s_c_a_n___type_def.html#a2a33dba1349d1ebe45133cb2789a5307"> 3609</a></span>&#160;    __IO uint32_t <a class="code" href="struct_k_e_y_s_c_a_n___type_def.html#a2a33dba1349d1ebe45133cb2789a5307">CLKDIV</a>;               </div><div class="line"><a name="l03610"></a><span class="lineno"><a class="line" href="struct_k_e_y_s_c_a_n___type_def.html#a9ea7d1099bc296ec0afaa769bb2acf08"> 3610</a></span>&#160;    __IO uint32_t <a class="code" href="struct_k_e_y_s_c_a_n___type_def.html#a9ea7d1099bc296ec0afaa769bb2acf08">TIMERCR</a>;              </div><div class="line"><a name="l03611"></a><span class="lineno"><a class="line" href="struct_k_e_y_s_c_a_n___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a"> 3611</a></span>&#160;    __IO uint32_t <a class="code" href="struct_k_e_y_s_c_a_n___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;                   </div><div class="line"><a name="l03612"></a><span class="lineno"><a class="line" href="struct_k_e_y_s_c_a_n___type_def.html#a006eec33d832063d31c7b6509f0f17c0"> 3612</a></span>&#160;    __IO uint32_t <a class="code" href="struct_k_e_y_s_c_a_n___type_def.html#a006eec33d832063d31c7b6509f0f17c0">COLCR</a>;                </div><div class="line"><a name="l03613"></a><span class="lineno"><a class="line" href="struct_k_e_y_s_c_a_n___type_def.html#a6c10cd135377a7696fde3cb985587a39"> 3613</a></span>&#160;    __IO uint32_t <a class="code" href="struct_k_e_y_s_c_a_n___type_def.html#a6c10cd135377a7696fde3cb985587a39">ROWCR</a>;                </div><div class="line"><a name="l03614"></a><span class="lineno"><a class="line" href="struct_k_e_y_s_c_a_n___type_def.html#aba89a8909718bfdadadbb6a924ec8c10"> 3614</a></span>&#160;    __I  uint32_t <a class="code" href="struct_k_e_y_s_c_a_n___type_def.html#aba89a8909718bfdadadbb6a924ec8c10">FIFODATA</a>;             </div><div class="line"><a name="l03615"></a><span class="lineno"><a class="line" href="struct_k_e_y_s_c_a_n___type_def.html#a1560b04d2a758073f29191927b144529"> 3615</a></span>&#160;    __IO uint32_t <a class="code" href="struct_k_e_y_s_c_a_n___type_def.html#a1560b04d2a758073f29191927b144529">INTMASK</a>;              </div><div class="line"><a name="l03616"></a><span class="lineno"><a class="line" href="struct_k_e_y_s_c_a_n___type_def.html#aabd7cfa315b03987648e8f33b4133b61"> 3616</a></span>&#160;    __IO uint32_t <a class="code" href="struct_k_e_y_s_c_a_n___type_def.html#aabd7cfa315b03987648e8f33b4133b61">INTCLR</a>;               </div><div class="line"><a name="l03617"></a><span class="lineno"><a class="line" href="struct_k_e_y_s_c_a_n___type_def.html#aece2c880dc5ba01a2fc9326dc080dc26"> 3617</a></span>&#160;    __I  uint32_t <a class="code" href="struct_k_e_y_s_c_a_n___type_def.html#aece2c880dc5ba01a2fc9326dc080dc26">STATUS</a>;               </div><div class="line"><a name="l03619"></a><span class="lineno"> 3619</span>&#160;} <a class="code" href="struct_k_e_y_s_c_a_n___type_def.html">KEYSCAN_TypeDef</a>;</div><div class="line"><a name="l03620"></a><span class="lineno"> 3620</span>&#160;</div><div class="line"><a name="l03621"></a><span class="lineno"> 3621</span>&#160;<span class="comment">/* ======================================================== */</span></div><div class="line"><a name="l03622"></a><span class="lineno"> 3622</span>&#160;<span class="comment">/* ================                      GPIO                       ================ */</span></div><div class="line"><a name="l03623"></a><span class="lineno"> 3623</span>&#160;<span class="comment">/* ======================================================== */</span></div><div class="line"><a name="l03624"></a><span class="lineno"> 3624</span>&#160;</div><div class="line"><a name="l03629"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html"> 3629</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l03630"></a><span class="lineno"> 3630</span>&#160;{</div><div class="line"><a name="l03631"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a56c98cac5e355c1975d7ad4214f25a46"> 3631</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a56c98cac5e355c1975d7ad4214f25a46">DATAOUT</a>;              </div><div class="line"><a name="l03632"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a8451bc57916e52539860849eec364427"> 3632</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a8451bc57916e52539860849eec364427">DATADIR</a>;              </div><div class="line"><a name="l03633"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a4a515e51a84849d7bfdf0a199af0d3e4"> 3633</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a4a515e51a84849d7bfdf0a199af0d3e4">DATASRC</a>;              </div><div class="line"><a name="l03634"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a15325e68a2d2549f3ac4b418d5d7b549"> 3634</a></span>&#160;    uint32_t RSVD[9];</div><div class="line"><a name="l03635"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#aca95f89751aed277ff796aab260401f6"> 3635</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#aca95f89751aed277ff796aab260401f6">INTEN</a>;                </div><div class="line"><a name="l03636"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a1560b04d2a758073f29191927b144529"> 3636</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a1560b04d2a758073f29191927b144529">INTMASK</a>;              </div><div class="line"><a name="l03637"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a730f0176708047879ead65b767766337"> 3637</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a730f0176708047879ead65b767766337">INTTYPE</a>;              </div><div class="line"><a name="l03638"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a932744f06dff844f5da72bf2c642d7b7"> 3638</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a932744f06dff844f5da72bf2c642d7b7">INTPOLARITY</a>;          </div><div class="line"><a name="l03639"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a69807419446ff8090f87a0863bb8bc66"> 3639</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a69807419446ff8090f87a0863bb8bc66">INTSTATUS</a>;            </div><div class="line"><a name="l03640"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#aa2a09bd5bb2dfcefaf47c74e4267bfd2"> 3640</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#aa2a09bd5bb2dfcefaf47c74e4267bfd2">RAWINTSTATUS</a>;         </div><div class="line"><a name="l03641"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a3014726fda9ed7e310ee319d14a0ab4e"> 3641</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a3014726fda9ed7e310ee319d14a0ab4e">DEBOUNCE</a>;             </div><div class="line"><a name="l03642"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a56433c4c135f086513ce8a38d2ccf9a7"> 3642</a></span>&#160;    __O  uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a56433c4c135f086513ce8a38d2ccf9a7">INTCLR</a>;               </div><div class="line"><a name="l03643"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a1a5c4ac1b69b56f95af338a75ad79963"> 3643</a></span>&#160;    __I  uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a1a5c4ac1b69b56f95af338a75ad79963">DATAIN</a>;               </div><div class="line"><a name="l03644"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a42057ef764eaab1cbb4c19316305aa06"> 3644</a></span>&#160;    uint32_t RSVD1[3];</div><div class="line"><a name="l03645"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#ad5fa40d47a7dcc6066b9e7413b7c652b"> 3645</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#ad5fa40d47a7dcc6066b9e7413b7c652b">LSSYNC</a>;               </div><div class="line"><a name="l03646"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#a67a764040fa86e9454cd94d3a14379bb"> 3646</a></span>&#160;    __I  uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#a67a764040fa86e9454cd94d3a14379bb">IDCODE</a>;               </div><div class="line"><a name="l03647"></a><span class="lineno"><a class="line" href="struct_g_p_i_o___type_def.html#ac8f0a32fb82c27adfbbe5c5f1e31cb55"> 3647</a></span>&#160;    __IO uint32_t <a class="code" href="struct_g_p_i_o___type_def.html#ac8f0a32fb82c27adfbbe5c5f1e31cb55">INTBOTHEDGE</a>;          </div><div class="line"><a name="l03648"></a><span class="lineno"> 3648</span>&#160;} <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a>;</div><div class="line"><a name="l03649"></a><span class="lineno"> 3649</span>&#160;</div><div class="line"><a name="l03650"></a><span class="lineno"> 3650</span>&#160;<span class="comment">/* ======================================================= */</span></div><div class="line"><a name="l03651"></a><span class="lineno"> 3651</span>&#160;<span class="comment">/* ================                      PWM                     ================ */</span></div><div class="line"><a name="l03652"></a><span class="lineno"> 3652</span>&#160;<span class="comment">/* ======================================================= */</span></div><div class="line"><a name="l03653"></a><span class="lineno"> 3653</span>&#160;</div><div class="line"><a name="l03657"></a><span class="lineno"><a class="line" href="struct_p_w_m___type_def.html"> 3657</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l03658"></a><span class="lineno"> 3658</span>&#160;{</div><div class="line"><a name="l03659"></a><span class="lineno"><a class="line" href="struct_p_w_m___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a"> 3659</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_w_m___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">CR</a>;                   </div><div class="line"><a name="l03660"></a><span class="lineno"> 3660</span>&#160;} <a class="code" href="struct_p_w_m___type_def.html">PWM_TypeDef</a>;</div><div class="line"><a name="l03661"></a><span class="lineno"> 3661</span>&#160;</div><div class="line"><a name="l03662"></a><span class="lineno"> 3662</span>&#160;</div><div class="line"><a name="l03663"></a><span class="lineno"> 3663</span>&#160;<span class="comment">/* ======================================================= */</span></div><div class="line"><a name="l03664"></a><span class="lineno"> 3664</span>&#160;<span class="comment">/* ================                 Peri clock reg               ================ */</span></div><div class="line"><a name="l03665"></a><span class="lineno"> 3665</span>&#160;<span class="comment">/* ======================================================= */</span></div><div class="line"><a name="l03666"></a><span class="lineno"> 3666</span>&#160;</div><div class="line"><a name="l03670"></a><span class="lineno"><a class="line" href="struct_peri___clock_gate___type_def.html"> 3670</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l03671"></a><span class="lineno"> 3671</span>&#160;{</div><div class="line"><a name="l03672"></a><span class="lineno"><a class="line" href="struct_peri___clock_gate___type_def.html#a7d6dd96553145576108d3fbb98265655"> 3672</a></span>&#160;    __IO uint32_t <a class="code" href="struct_peri___clock_gate___type_def.html#a7d6dd96553145576108d3fbb98265655">CLKSELE</a>;                    </div><div class="line"><a name="l03673"></a><span class="lineno"><a class="line" href="struct_peri___clock_gate___type_def.html#a4e804a4e09d1892295c69550a79e644b"> 3673</a></span>&#160;    uint32_t RSVD[4];</div><div class="line"><a name="l03674"></a><span class="lineno"><a class="line" href="struct_peri___clock_gate___type_def.html#ae01f30d010943273bb3037ce9f593a18"> 3674</a></span>&#160;    __IO uint32_t <a class="code" href="struct_peri___clock_gate___type_def.html#ae01f30d010943273bb3037ce9f593a18">CLK_SRCL</a>;</div><div class="line"><a name="l03675"></a><span class="lineno"><a class="line" href="struct_peri___clock_gate___type_def.html#a3d8744d0fbf220dd87ad24d9be2c0678"> 3675</a></span>&#160;    __IO uint32_t <a class="code" href="struct_peri___clock_gate___type_def.html#a3d8744d0fbf220dd87ad24d9be2c0678">CLK_SRCH</a>;                   </div><div class="line"><a name="l03676"></a><span class="lineno"><a class="line" href="struct_peri___clock_gate___type_def.html#a1d2ea992c084453978887b37c43b83d9"> 3676</a></span>&#160;    __IO uint32_t <a class="code" href="struct_peri___clock_gate___type_def.html#a1d2ea992c084453978887b37c43b83d9">PWM0_CTRL_L</a>;</div><div class="line"><a name="l03677"></a><span class="lineno"><a class="line" href="struct_peri___clock_gate___type_def.html#a4cb57f994f6f8b0463960f7ac8095899"> 3677</a></span>&#160;    __IO uint32_t <a class="code" href="struct_peri___clock_gate___type_def.html#a4cb57f994f6f8b0463960f7ac8095899">PWM0_CTRL_H</a>;</div><div class="line"><a name="l03678"></a><span class="lineno"><a class="line" href="struct_peri___clock_gate___type_def.html#a97f0237b0de5038dd472cf4e2c41fedc"> 3678</a></span>&#160;    __IO uint32_t <a class="code" href="struct_peri___clock_gate___type_def.html#a97f0237b0de5038dd472cf4e2c41fedc">PWM1_CTRL_L</a>;</div><div class="line"><a name="l03679"></a><span class="lineno"><a class="line" href="struct_peri___clock_gate___type_def.html#afaa7ee79ff346708bc86ac8361a99cf4"> 3679</a></span>&#160;    __IO uint32_t <a class="code" href="struct_peri___clock_gate___type_def.html#afaa7ee79ff346708bc86ac8361a99cf4">PWM1_CTRL_H</a>;                </div><div class="line"><a name="l03680"></a><span class="lineno"><a class="line" href="struct_peri___clock_gate___type_def.html#a7e9cc074ff236b7bbc9dd7e6d5efd3d9"> 3680</a></span>&#160;    __IO uint32_t <a class="code" href="struct_peri___clock_gate___type_def.html#a7e9cc074ff236b7bbc9dd7e6d5efd3d9">PWM2_CTRL_L</a>;</div><div class="line"><a name="l03681"></a><span class="lineno"><a class="line" href="struct_peri___clock_gate___type_def.html#a1206607da5c1b1784373f7c761ca20d4"> 3681</a></span>&#160;    __IO uint32_t <a class="code" href="struct_peri___clock_gate___type_def.html#a1206607da5c1b1784373f7c761ca20d4">PWM2_CTRL_H</a>;</div><div class="line"><a name="l03682"></a><span class="lineno"><a class="line" href="struct_peri___clock_gate___type_def.html#a1409399aacfc555f3f02b8a03aa79830"> 3682</a></span>&#160;    __IO uint32_t <a class="code" href="struct_peri___clock_gate___type_def.html#a1409399aacfc555f3f02b8a03aa79830">PWM3_CTRL_L</a>;</div><div class="line"><a name="l03683"></a><span class="lineno"><a class="line" href="struct_peri___clock_gate___type_def.html#a8075febad1f3c2e690d45994b0ab3398"> 3683</a></span>&#160;    __IO uint32_t <a class="code" href="struct_peri___clock_gate___type_def.html#a8075febad1f3c2e690d45994b0ab3398">PWM3_CTRL_H</a>;                </div><div class="line"><a name="l03684"></a><span class="lineno"><a class="line" href="struct_peri___clock_gate___type_def.html#ac5fec6bc7b7dbd56a1bf1d1c5b431af3"> 3684</a></span>&#160;    __IO uint32_t <a class="code" href="struct_peri___clock_gate___type_def.html#ac5fec6bc7b7dbd56a1bf1d1c5b431af3">TIM_EVT_CTRL</a>;</div><div class="line"><a name="l03685"></a><span class="lineno"> 3685</span>&#160;</div><div class="line"><a name="l03686"></a><span class="lineno"> 3686</span>&#160;} <a class="code" href="struct_peri___clock_gate___type_def.html">Peri_ClockGate_TypeDef</a>;</div><div class="line"><a name="l03687"></a><span class="lineno"> 3687</span>&#160;</div><div class="line"><a name="l03688"></a><span class="lineno"> 3688</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l03689"></a><span class="lineno"> 3689</span>&#160;<span class="comment">/* ================                      CACHE                     ================ */</span></div><div class="line"><a name="l03690"></a><span class="lineno"> 3690</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l03691"></a><span class="lineno"> 3691</span>&#160;</div><div class="line"><a name="l03695"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type_def.html"> 3695</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l03696"></a><span class="lineno"> 3696</span>&#160;{</div><div class="line"><a name="l03697"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type_def.html#a19a2316453b669e336d534df8a842ac5"> 3697</a></span>&#160;    __IO uint32_t <a class="code" href="struct_c_a_c_h_e___type_def.html#a19a2316453b669e336d534df8a842ac5">CACHE_ENABLE</a>;          </div><div class="line"><a name="l03698"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type_def.html#a7961483814a8cae8f52cd0635e091146"> 3698</a></span>&#160;    __IO uint32_t <a class="code" href="struct_c_a_c_h_e___type_def.html#a7961483814a8cae8f52cd0635e091146">FLUSH</a>;                 </div><div class="line"><a name="l03699"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type_def.html#a81ab758b9cdace7b8508821026714eec"> 3699</a></span>&#160;    __IO uint32_t <a class="code" href="struct_c_a_c_h_e___type_def.html#a81ab758b9cdace7b8508821026714eec">INTR</a>;                  </div><div class="line"><a name="l03700"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type_def.html#a1d21b7df7083354550aa8053ed5238e0"> 3700</a></span>&#160;    __IO uint32_t <a class="code" href="struct_c_a_c_h_e___type_def.html#a1d21b7df7083354550aa8053ed5238e0">RST_CNT</a>;           </div><div class="line"><a name="l03701"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type_def.html#a23d7df25e5ce54b0bde63be381dea720"> 3701</a></span>&#160;    __IO uint32_t <a class="code" href="struct_c_a_c_h_e___type_def.html#a23d7df25e5ce54b0bde63be381dea720">RD_EVT_CNT</a>;        </div><div class="line"><a name="l03702"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type_def.html#adbd959d9155d398caaa282df5d63587e"> 3702</a></span>&#160;    __IO uint32_t <a class="code" href="struct_c_a_c_h_e___type_def.html#adbd959d9155d398caaa282df5d63587e">HIT_EVT_CNT</a>;       </div><div class="line"><a name="l03703"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type_def.html#a919df1d19dd4682772aa72475f5b89c1"> 3703</a></span>&#160;    __IO uint32_t <a class="code" href="struct_c_a_c_h_e___type_def.html#a919df1d19dd4682772aa72475f5b89c1">HIT_LSTW_EVT_CNT</a>;  </div><div class="line"><a name="l03704"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type_def.html#aeb617f35582307af749c2d01edd6d9b6"> 3704</a></span>&#160;    __IO uint32_t <a class="code" href="struct_c_a_c_h_e___type_def.html#aeb617f35582307af749c2d01edd6d9b6">RD_PND_CNT</a>;        </div><div class="line"><a name="l03705"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type_def.html#acff8e43b696640a18d2ed5a7dd0daba5"> 3705</a></span>&#160;    __IO uint32_t RSVD[4];               </div><div class="line"><a name="l03706"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type_def.html#a1e5a8ff5130130a743a39270bcc18404"> 3706</a></span>&#160;    __IO uint32_t <a class="code" href="struct_c_a_c_h_e___type_def.html#a1e5a8ff5130130a743a39270bcc18404">HITWAYBUF_CTRL</a>;        </div><div class="line"><a name="l03707"></a><span class="lineno"><a class="line" href="struct_c_a_c_h_e___type_def.html#a82d6f5d015c2b425d1dc3b8d0421f32f"> 3707</a></span>&#160;    __IO uint32_t <a class="code" href="struct_c_a_c_h_e___type_def.html#a82d6f5d015c2b425d1dc3b8d0421f32f">CACHE_RAM_CTTRL</a>;       </div><div class="line"><a name="l03708"></a><span class="lineno"> 3708</span>&#160;} <a class="code" href="struct_c_a_c_h_e___type_def.html">CACHE_TypeDef</a>;</div><div class="line"><a name="l03709"></a><span class="lineno"> 3709</span>&#160;</div><div class="line"><a name="l03710"></a><span class="lineno"> 3710</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l03711"></a><span class="lineno"> 3711</span>&#160;<span class="comment">/* ================                      SPIC                      ================ */</span></div><div class="line"><a name="l03712"></a><span class="lineno"> 3712</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l03713"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html"> 3713</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l03714"></a><span class="lineno"> 3714</span>&#160;{</div><div class="line"><a name="l03715"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a33d8df4720b6e9909eee766ac1dd47b2"> 3715</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a33d8df4720b6e9909eee766ac1dd47b2">CTRLR0</a>;               </div><div class="line"><a name="l03716"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a2cb3bfd001409a0902c38113040fd3a7"> 3716</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a2cb3bfd001409a0902c38113040fd3a7">RX_NDF</a>;               </div><div class="line"><a name="l03717"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a14a8692c85c31cb4d5203c35a420a58b"> 3717</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a14a8692c85c31cb4d5203c35a420a58b">SSIENR</a>;               </div><div class="line"><a name="l03718"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a82da15a24833bd092183a4f47dca0c88"> 3718</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a82da15a24833bd092183a4f47dca0c88">MWCR</a>;                 </div><div class="line"><a name="l03719"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#adf4542ea05a0b470ea36390d18618664"> 3719</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#adf4542ea05a0b470ea36390d18618664">SER</a>;                  </div><div class="line"><a name="l03720"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a61cca814e7ffac031c0579b6b5d80db9"> 3720</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a61cca814e7ffac031c0579b6b5d80db9">BAUDR</a>;                </div><div class="line"><a name="l03721"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#ab5895366695d9b04a9e9bad36a609040"> 3721</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#ab5895366695d9b04a9e9bad36a609040">TXFTLR</a>;               </div><div class="line"><a name="l03722"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a8e0a880b08b40567894bf3c10493951b"> 3722</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a8e0a880b08b40567894bf3c10493951b">RXFTLR</a>;               </div><div class="line"><a name="l03723"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#ab8a5d3e064bef5963e67ab0fcff41db4"> 3723</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#ab8a5d3e064bef5963e67ab0fcff41db4">TXFLR</a>;                </div><div class="line"><a name="l03724"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#afb7093645a321f3ac5fc24bc1e7c120f"> 3724</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#afb7093645a321f3ac5fc24bc1e7c120f">RXFLR</a>;                </div><div class="line"><a name="l03725"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360"> 3725</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SR</a>;                   </div><div class="line"><a name="l03726"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#ae845b86e973b4bf8a33c447c261633f6"> 3726</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#ae845b86e973b4bf8a33c447c261633f6">IMR</a>;                  </div><div class="line"><a name="l03727"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75"> 3727</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">ISR</a>;                  </div><div class="line"><a name="l03728"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#aa196fddf0ba7d6e3ce29bdb04eb38b94"> 3728</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#aa196fddf0ba7d6e3ce29bdb04eb38b94">RISR</a>;                 </div><div class="line"><a name="l03729"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a38be8b227e9b637ffda5e3beed13d2bb"> 3729</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a38be8b227e9b637ffda5e3beed13d2bb">TXOICR</a>;               </div><div class="line"><a name="l03730"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#ac4a7fd303abed73d838fbf4d71265fc9"> 3730</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#ac4a7fd303abed73d838fbf4d71265fc9">RXOICR</a>;               </div><div class="line"><a name="l03731"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a86d9ff939271de8ce797024dfa50c5c2"> 3731</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a86d9ff939271de8ce797024dfa50c5c2">RXUICR</a>;               </div><div class="line"><a name="l03732"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a88ade0092da2a2d6256f0494fea51a6c"> 3732</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a88ade0092da2a2d6256f0494fea51a6c">MSTICR</a>;               </div><div class="line"><a name="l03733"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399"> 3733</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">ICR</a>;                  </div><div class="line"><a name="l03734"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a082219a924d748e9c6092582aec06226"> 3734</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a082219a924d748e9c6092582aec06226">DMACR</a>;                </div><div class="line"><a name="l03735"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#ae4899370382897b0d2128ca5791eb78a"> 3735</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#ae4899370382897b0d2128ca5791eb78a">DMATDLR</a>;              </div><div class="line"><a name="l03736"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#aa8276fbf90c537c2b8bdb6d72ba26b62"> 3736</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#aa8276fbf90c537c2b8bdb6d72ba26b62">DMARDLR</a>;              </div><div class="line"><a name="l03737"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c"> 3737</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">IDR</a>;                  </div><div class="line"><a name="l03738"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a6c3742e23d7361c5eb037f8c62ce375f"> 3738</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a6c3742e23d7361c5eb037f8c62ce375f">SPIC_VERSION</a>;         </div><div class="line"><a name="l03739"></a><span class="lineno"> 3739</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l03740"></a><span class="lineno"> 3740</span>&#160;    {</div><div class="line"><a name="l03741"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a492915e66562740b5f61d9ef78680d57"> 3741</a></span>&#160;        __IO uint8_t  <a class="code" href="struct_s_p_i_c___type_def.html#a492915e66562740b5f61d9ef78680d57">BYTE</a>;</div><div class="line"><a name="l03742"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a46cc8d1cea3fd967ef36e39d51c32102"> 3742</a></span>&#160;        __IO uint16_t <a class="code" href="struct_s_p_i_c___type_def.html#a46cc8d1cea3fd967ef36e39d51c32102">HALF</a>;</div><div class="line"><a name="l03743"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a24e81995c65ec4d4d9408de6c7c90028"> 3743</a></span>&#160;        __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a24e81995c65ec4d4d9408de6c7c90028">WORD</a>;</div><div class="line"><a name="l03744"></a><span class="lineno"> 3744</span>&#160;    } DR[16];                           </div><div class="line"><a name="l03745"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#ad68a59f14e848277f1f2855e1aa33a2b"> 3745</a></span>&#160;    __IO uint32_t DM_DR[16];            </div><div class="line"><a name="l03746"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#ac2d26434ae698f6e50e1f96367bf3d94"> 3746</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#ac2d26434ae698f6e50e1f96367bf3d94">READ_FAST_SINGLE</a>;     </div><div class="line"><a name="l03747"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a91ec93c8b3b3784f96d89f19ddce0ed3"> 3747</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a91ec93c8b3b3784f96d89f19ddce0ed3">READ_DUAL_DATA</a>;       </div><div class="line"><a name="l03748"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a08f4b0a238844cbce95802ec6a502a56"> 3748</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a08f4b0a238844cbce95802ec6a502a56">READ_DUAL_ADDR_DATA</a>;  </div><div class="line"><a name="l03749"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#adafa59b738d3a40ed6f2ae72aed1f2dd"> 3749</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#adafa59b738d3a40ed6f2ae72aed1f2dd">READ_QUAD_DATA</a>;       </div><div class="line"><a name="l03750"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a62520a4b8d4f8baf1170daa9118d796c"> 3750</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a62520a4b8d4f8baf1170daa9118d796c">READ_QUAD_ADDR_DATA</a>;  </div><div class="line"><a name="l03751"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#ae63d53c99e588cba74d7467cdaa0d70c"> 3751</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#ae63d53c99e588cba74d7467cdaa0d70c">WRITE_SINGLE</a>;         </div><div class="line"><a name="l03752"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a24d667afc15716e0aa6a9304606f6585"> 3752</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a24d667afc15716e0aa6a9304606f6585">WRITE_DUAL_DATA</a>;      </div><div class="line"><a name="l03753"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a3ee3129d8748d0616ed1124007a9bb13"> 3753</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a3ee3129d8748d0616ed1124007a9bb13">WRITE_DUAL_ADDR_DATA</a>; </div><div class="line"><a name="l03754"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#ae1719def94cf8a69028e0355f368cdab"> 3754</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#ae1719def94cf8a69028e0355f368cdab">WRITE_QUAD_DATA</a>;      </div><div class="line"><a name="l03755"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a62715dc72c55b831e6847d0e4cd64782"> 3755</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a62715dc72c55b831e6847d0e4cd64782">WRITE_QUAD_ADDR_DATA</a>; </div><div class="line"><a name="l03756"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a602d83351ea59c147d776c58d5407fde"> 3756</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a602d83351ea59c147d776c58d5407fde">WRITE_ENABLE</a>;         </div><div class="line"><a name="l03757"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a2caa1ee99f2adac2992948b348b2c3e1"> 3757</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a2caa1ee99f2adac2992948b348b2c3e1">READ_STATUS</a>;          </div><div class="line"><a name="l03758"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#ae99917efbeff65449975b024d830eacf"> 3758</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#ae99917efbeff65449975b024d830eacf">CTRLR2</a>;               </div><div class="line"><a name="l03759"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#aec1346a79b0a820b0af78ff41fae3127"> 3759</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#aec1346a79b0a820b0af78ff41fae3127">FBAUDR</a>;               </div><div class="line"><a name="l03760"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a00ec75263eef7049a324aaaebdd7408f"> 3760</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a00ec75263eef7049a324aaaebdd7408f">USER_LENGTH</a>;          </div><div class="line"><a name="l03761"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a14f76d316e84ae4cea44e0848dc7856e"> 3761</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a14f76d316e84ae4cea44e0848dc7856e">AUTO_LENGTH</a>;          </div><div class="line"><a name="l03762"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#af85ba4d67419483a73683498cd950aa0"> 3762</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#af85ba4d67419483a73683498cd950aa0">VALID_CMD</a>;            </div><div class="line"><a name="l03763"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a8ae99997469b38920b33fe14d841c5d0"> 3763</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a8ae99997469b38920b33fe14d841c5d0">FLASH_SIZE_R</a>;         </div><div class="line"><a name="l03764"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#ab10d2a8627713ab50cf27a44e94b791a"> 3764</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#ab10d2a8627713ab50cf27a44e94b791a">FLUSH_FIFO</a>;           </div><div class="line"><a name="l03765"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a314e7cf0a3ca8ac7535c1d525090bfa6"> 3765</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a314e7cf0a3ca8ac7535c1d525090bfa6">DUM_BYTE</a>;             </div><div class="line"><a name="l03766"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a69a8fd51cb969e4cc8a67add94f98ec2"> 3766</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a69a8fd51cb969e4cc8a67add94f98ec2">TX_NDF</a>;               </div><div class="line"><a name="l03767"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a55d3cdd8946a50edfd60009723306c98"> 3767</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a55d3cdd8946a50edfd60009723306c98">DEVICE_INFO</a>;          </div><div class="line"><a name="l03768"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#aede4799502a6ef893fe2c2352d42df72"> 3768</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#aede4799502a6ef893fe2c2352d42df72">TPR0</a>;                 </div><div class="line"><a name="l03769"></a><span class="lineno"><a class="line" href="struct_s_p_i_c___type_def.html#a255c0d4fe19f774e87e91d8a6998b24b"> 3769</a></span>&#160;    __IO uint32_t <a class="code" href="struct_s_p_i_c___type_def.html#a255c0d4fe19f774e87e91d8a6998b24b">AUTO_LENGTH2</a>;         </div><div class="line"><a name="l03770"></a><span class="lineno"> 3770</span>&#160;} <a class="code" href="struct_s_p_i_c___type_def.html">SPIC_TypeDef</a>;</div><div class="line"><a name="l03771"></a><span class="lineno"> 3771</span>&#160;</div><div class="line"><a name="l03772"></a><span class="lineno"> 3772</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l03773"></a><span class="lineno"> 3773</span>&#160;<span class="comment">/* ================                      PSRAM                     ================ */</span></div><div class="line"><a name="l03774"></a><span class="lineno"> 3774</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l03775"></a><span class="lineno"><a class="line" href="struct_p_s_r_a_m_c___type_def.html"> 3775</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l03776"></a><span class="lineno"> 3776</span>&#160;{</div><div class="line"><a name="l03777"></a><span class="lineno"><a class="line" href="struct_p_s_r_a_m_c___type_def.html#a5e1322e27c40bf91d172f9673f205c97"> 3777</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_s_r_a_m_c___type_def.html#a5e1322e27c40bf91d172f9673f205c97">CCR</a>;              <span class="comment">/* Configuration control register,          Address offset: 0x00  */</span></div><div class="line"><a name="l03778"></a><span class="lineno"><a class="line" href="struct_p_s_r_a_m_c___type_def.html#af6225cb8f4938f98204d11afaffd41c9"> 3778</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_s_r_a_m_c___type_def.html#af6225cb8f4938f98204d11afaffd41c9">DCR</a>;              <span class="comment">/* Device configuration control register,   Address offset: 0x04  */</span></div><div class="line"><a name="l03779"></a><span class="lineno"><a class="line" href="struct_p_s_r_a_m_c___type_def.html#a87223d9c71fe0f014f8127e0a9f1b7a2"> 3779</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_s_r_a_m_c___type_def.html#a87223d9c71fe0f014f8127e0a9f1b7a2">IOCR0</a>;            <span class="comment">/* I/O configuration control regsiter0,     Address offset: 0x08  */</span></div><div class="line"><a name="l03780"></a><span class="lineno"><a class="line" href="struct_p_s_r_a_m_c___type_def.html#a876dd0a8546697065f406b7543e27af2"> 3780</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_s_r_a_m_c___type_def.html#a876dd0a8546697065f406b7543e27af2">CSR</a>;              <span class="comment">/* Controller status register,              Address offset: 0x0c  */</span></div><div class="line"><a name="l03781"></a><span class="lineno"><a class="line" href="struct_p_s_r_a_m_c___type_def.html#a021727aedcb3b75a244ad3023d053a0c"> 3781</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_s_r_a_m_c___type_def.html#a021727aedcb3b75a244ad3023d053a0c">DRR</a>;              <span class="comment">/* Device refresh/power-up register,        Address offset: 0x10  */</span></div><div class="line"><a name="l03782"></a><span class="lineno"><a class="line" href="struct_p_s_r_a_m_c___type_def.html#aa75c5d7954004712b09afa7057c4f09f"> 3782</a></span>&#160;    __IO uint32_t RSVD0[4];         <span class="comment">/* Reserved 0,                              Address offset: 0x14  */</span></div><div class="line"><a name="l03783"></a><span class="lineno"><a class="line" href="struct_p_s_r_a_m_c___type_def.html#a697f603e5bd392cc685c23ea5f30093a"> 3783</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_s_r_a_m_c___type_def.html#a697f603e5bd392cc685c23ea5f30093a">CMD_DPIN_NDGE</a>;    <span class="comment">/* Device cmd/addr pin register (NEDGE),    Address offset: 0x24  */</span></div><div class="line"><a name="l03784"></a><span class="lineno"><a class="line" href="struct_p_s_r_a_m_c___type_def.html#a954ea8ff1cad95c14f25764e78c03012"> 3784</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_s_r_a_m_c___type_def.html#a954ea8ff1cad95c14f25764e78c03012">CMD_DPIN</a>;         <span class="comment">/* Device cmd/addr pin regsiter (PEDGE),    Address offset: 0x28  */</span></div><div class="line"><a name="l03785"></a><span class="lineno"><a class="line" href="struct_p_s_r_a_m_c___type_def.html#a40770f2ac5ebad4fc7f79f039f79e75e"> 3785</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_s_r_a_m_c___type_def.html#a40770f2ac5ebad4fc7f79f039f79e75e">CR_TDPIN</a>;         <span class="comment">/* Tie DPIN register (sw ctrl dfi_reset_n), Address offset: 0x2c  */</span></div><div class="line"><a name="l03786"></a><span class="lineno"><a class="line" href="struct_p_s_r_a_m_c___type_def.html#a6634374ffac786e1af9695eb9866a8cd"> 3786</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_s_r_a_m_c___type_def.html#a6634374ffac786e1af9695eb9866a8cd">MR_INFO</a>;          <span class="comment">/* Mode latency information regster,        Address offset: 0x30  */</span></div><div class="line"><a name="l03787"></a><span class="lineno"><a class="line" href="struct_p_s_r_a_m_c___type_def.html#aa030eda602f2092e529986543d7960f9"> 3787</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_s_r_a_m_c___type_def.html#aa030eda602f2092e529986543d7960f9">MR0</a>;              <span class="comment">/* Device CR0 register,                     Address offset: 0x34  */</span></div><div class="line"><a name="l03788"></a><span class="lineno"><a class="line" href="struct_p_s_r_a_m_c___type_def.html#ad73ee839cf686a7e99bd84568b141abb"> 3788</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_s_r_a_m_c___type_def.html#ad73ee839cf686a7e99bd84568b141abb">MR1</a>;              <span class="comment">/* Device CR1 register,                     Address offset: 0x38  */</span></div><div class="line"><a name="l03789"></a><span class="lineno"><a class="line" href="struct_p_s_r_a_m_c___type_def.html#a15afdcec6676c814a29b5f9642e6991a"> 3789</a></span>&#160;    __IO uint32_t RSVD1[9];         <span class="comment">/* Reserved 1,                              Address offset: 0x3c  */</span></div><div class="line"><a name="l03790"></a><span class="lineno"><a class="line" href="struct_p_s_r_a_m_c___type_def.html#a31b02f7db2331dbb7a76d0d282729e35"> 3790</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_s_r_a_m_c___type_def.html#a31b02f7db2331dbb7a76d0d282729e35">DPDRI</a>;            <span class="comment">/* DPIN data index register,                Address offset: 0x60  */</span></div><div class="line"><a name="l03791"></a><span class="lineno"><a class="line" href="struct_p_s_r_a_m_c___type_def.html#afae86202f230c0b4ee074825e20ce141"> 3791</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_s_r_a_m_c___type_def.html#afae86202f230c0b4ee074825e20ce141">DPDR</a>;             <span class="comment">/* DPIN data register,                      Address offset: 0x64  */</span></div><div class="line"><a name="l03792"></a><span class="lineno"><a class="line" href="struct_p_s_r_a_m_c___type_def.html#acb94b66e66d06baf6e9a7ff032c8447c"> 3792</a></span>&#160;    __IO uint32_t RSVD2[35];        <span class="comment">/* Reserved 2,                              Address offset: 0x68  */</span></div><div class="line"><a name="l03793"></a><span class="lineno"><a class="line" href="struct_p_s_r_a_m_c___type_def.html#a2dfd98f028d262dbc1a5d10fa0aa925d"> 3793</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_s_r_a_m_c___type_def.html#a2dfd98f028d262dbc1a5d10fa0aa925d">PCTL_SVN_ID</a>;      <span class="comment">/* PSRAM_LPC_CTRL version number,           Address offset: 0xf4  */</span></div><div class="line"><a name="l03794"></a><span class="lineno"><a class="line" href="struct_p_s_r_a_m_c___type_def.html#af9df474defa93731ef23c0f54eef670d"> 3794</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_s_r_a_m_c___type_def.html#af9df474defa93731ef23c0f54eef670d">PCTL_IDR</a>;         <span class="comment">/* PSRAM_LPC_CTRL identification register,  Address offset: 0xf8  */</span></div><div class="line"><a name="l03795"></a><span class="lineno"><a class="line" href="struct_p_s_r_a_m_c___type_def.html#a4c0692ff5720fee57682135f5178dd4d"> 3795</a></span>&#160;    __IO uint32_t RSVD3[193];       <span class="comment">/* Reserved 3,                              Address offset: 0xfc  */</span></div><div class="line"><a name="l03796"></a><span class="lineno"><a class="line" href="struct_p_s_r_a_m_c___type_def.html#a9943bcfce28922ff3643ee149623ab36"> 3796</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_s_r_a_m_c___type_def.html#a9943bcfce28922ff3643ee149623ab36">USER0_INDEX</a>;      <span class="comment">/* User extended index,                     Address offset: 0x400 */</span></div><div class="line"><a name="l03797"></a><span class="lineno"><a class="line" href="struct_p_s_r_a_m_c___type_def.html#a5aaa071e7848863ab64c69273899c155"> 3797</a></span>&#160;    __IO uint32_t <a class="code" href="struct_p_s_r_a_m_c___type_def.html#a5aaa071e7848863ab64c69273899c155">USER0_DATA</a>;       <span class="comment">/* User extended data,                      Address offset: 0x404 */</span></div><div class="line"><a name="l03798"></a><span class="lineno"> 3798</span>&#160;} <a class="code" href="struct_p_s_r_a_m_c___type_def.html">PSRAMC_TypeDef</a>; <span class="comment">/* End of group 87x3d_RTL876X_Peripheral_Registers_Structures */</span></div><div class="line"><a name="l03800"></a><span class="lineno"> 3800</span>&#160;</div><div class="line"><a name="l03801"></a><span class="lineno"> 3801</span>&#160;<span class="comment">/*============================================================================*</span></div><div class="line"><a name="l03802"></a><span class="lineno"> 3802</span>&#160;<span class="comment"> *                              Macros</span></div><div class="line"><a name="l03803"></a><span class="lineno"> 3803</span>&#160;<span class="comment"> *============================================================================*/</span></div><div class="line"><a name="l03804"></a><span class="lineno"> 3804</span>&#160;</div><div class="line"><a name="l03809"></a><span class="lineno"> 3809</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l03810"></a><span class="lineno"> 3810</span>&#160;<span class="comment">/* ================              Peripheral memory map             ================ */</span></div><div class="line"><a name="l03811"></a><span class="lineno"> 3811</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l03812"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga7cc4958f0670e0539a2e693f12260b2a"> 3812</a></span>&#160;<span class="preprocessor">#define DATA_SRAM_BASE              0x00200000UL </span><span class="comment">/*S2*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03813"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga05321dc457d34b1e2c78fbb92dcadaf9"> 3813</a></span>&#160;<span class="preprocessor">#define BUFFER_SRAM_BASE            0x00280000UL </span><span class="comment">/*S3*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03814"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga754a75f9c9bf9693d3f2232e51e3d716"> 3814</a></span>&#160;<span class="preprocessor">#define COMMON_SRAM0_BASE           0x00300000UL </span><span class="comment">/*S11*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03815"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga9e1479a64bf13eacf42cf98309be506a"> 3815</a></span>&#160;<span class="preprocessor">#define COMMON_SRAM1_BASE           0x00400000UL </span><span class="comment">/*S12*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03816"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga432e27f6dbfd6e7ded2d67a3ab7720a2"> 3816</a></span>&#160;<span class="preprocessor">#define COMMON_SRAM2_BASE           0x00500000UL </span><span class="comment">/*S18*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03817"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga4187d81f65d477cfd91ad7a5ad11bd54"> 3817</a></span>&#160;<span class="preprocessor">#define DSP_SRAM_BASE               0x00600000UL </span><span class="comment">/*S8*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03818"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaebe584a9c8a50e590aa12c23da2e94b9"> 3818</a></span>&#160;<span class="preprocessor">#define SPI_FLASH0_CACHE_BASE       0x02000000UL </span><span class="comment">/*S1*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03819"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga5406cd4427637decb0bc57a2210b2515"> 3819</a></span>&#160;<span class="preprocessor">#define SPI_FLASH0_BASE             0x04000000UL </span><span class="comment">/*S1*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03820"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gae83b01900fbef76018aa7d7864c3b55a"> 3820</a></span>&#160;<span class="preprocessor">#define SPI_FLASH1_BASE             0x06000000UL </span><span class="comment">/*S14*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03821"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gab77566fe6348d6e254500d85735d060c"> 3821</a></span>&#160;<span class="preprocessor">#define SPI_FLASH2_BASE             0x08000000UL </span><span class="comment">/*S16*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03822"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga68c4dde13562dc36f508ffe6c33cc9ee"> 3822</a></span>&#160;<span class="preprocessor">#define SPI_FLASH3_BASE             0x10000000UL </span><span class="comment">/*S17*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03823"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga59b6f9201b20e0a1ec25e5b2f9c1d054"> 3823</a></span>&#160;<span class="preprocessor">#define SYSTEM_REG_BASE             0x40000000UL </span><span class="comment">/*S4-0*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03824"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga96db1c24ad0aa105b93554488f823b01"> 3824</a></span>&#160;<span class="preprocessor">#define PERIPH_REG_BASE             0x40000000UL </span><span class="comment">/*S4-0*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03825"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga984339fa03b8d4b6532ab5d36d522d20"> 3825</a></span>&#160;<span class="preprocessor">#define RTC_REG_BASE                0x40000100UL</span></div><div class="line"><a name="l03826"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga39b3648117948ff2440a2a7c9292a72f"> 3826</a></span>&#160;<span class="preprocessor">#define PF_RTC_REG_BASE             0x40000140UL</span></div><div class="line"><a name="l03827"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga77b15092dc6a0268c3bf525e7630930d"> 3827</a></span>&#160;<span class="preprocessor">#define RTC_LP_REG_BASE             0x40000180UL</span></div><div class="line"><a name="l03828"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga3ac803465347dc8de77a8e784b3beffc"> 3828</a></span>&#160;<span class="preprocessor">#define LPC_REG_BASE                0x40000180UL</span></div><div class="line"><a name="l03829"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaf152e519714aa5ddf35f11cf75c2db1e"> 3829</a></span>&#160;<span class="preprocessor">#define AON_WDG_REG_BASE            0x40000190UL</span></div><div class="line"><a name="l03830"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gab17944fc9fd065d47504f17bd7db9b22"> 3830</a></span>&#160;<span class="preprocessor">#define SYSBLKCTRL_REG_BASE         0x40000200UL</span></div><div class="line"><a name="l03831"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga8daa9a149dae1c420ad9e21b5429df5d"> 3831</a></span>&#160;<span class="preprocessor">#define SPIC_DLY_CTRL_BASE          0x40000300UL</span></div><div class="line"><a name="l03832"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gad49a4a42756b58a7872f983893cfc613"> 3832</a></span>&#160;<span class="preprocessor">#define PERICLKGAT_REG_BASE         0x40000348UL</span></div><div class="line"><a name="l03833"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga24e30e469d37d753245a517840aa9929"> 3833</a></span>&#160;<span class="preprocessor">#define PWM0_REG_BASE               0x40000364UL</span></div><div class="line"><a name="l03834"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga742be544a875655f43d4090c301b348b"> 3834</a></span>&#160;<span class="preprocessor">#define PWM1_REG_BASE               0x40000368UL</span></div><div class="line"><a name="l03835"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga9e503066dcbeab57e146585ca364c8b6"> 3835</a></span>&#160;<span class="preprocessor">#define PWM2_REG_BASE               0x40000374UL</span></div><div class="line"><a name="l03836"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga4578f7b61fa5fbb8751484ec9af8691d"> 3836</a></span>&#160;<span class="preprocessor">#define PWM3_REG_BASE               0x4000037CUL</span></div><div class="line"><a name="l03837"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga308fb470ac8c13720b13365fb0433e68"> 3837</a></span>&#160;<span class="preprocessor">#define RTC_LED_REG_BASE            0x40000400UL</span></div><div class="line"><a name="l03838"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga7d333409ea7988b01116c3754aa691c0"> 3838</a></span>&#160;<span class="preprocessor">#define AUTO_SWITCH_REG_BASE        0x40000800UL</span></div><div class="line"><a name="l03839"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga3d0a9e866bc639649ca8eb6a4f405d1d"> 3839</a></span>&#160;<span class="preprocessor">#define GPIOA_REG_BASE              0x40001000UL </span><span class="comment">/*S4-1*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03840"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga83d0e04ed56bf2f58d501a0efdd74bb4"> 3840</a></span>&#160;<span class="preprocessor">#define GPIOB_REG_BASE              0x40001800UL </span><span class="comment">/*S4-2*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03841"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gae1b0f58283ab1bb6e4a7080462b13d4c"> 3841</a></span>&#160;<span class="preprocessor">#define TIMER0_REG_BASE             0x40002000UL </span><span class="comment">/*S4-3*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03842"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga30b9ab227e38b8a2f49c66874ae27676"> 3842</a></span>&#160;<span class="preprocessor">#define TIM0_REG_BASE               0x40002000UL</span></div><div class="line"><a name="l03843"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga0fd1a3b8c623f055201505c861f05ad7"> 3843</a></span>&#160;<span class="preprocessor">#define TIM1_REG_BASE               0x40002014UL</span></div><div class="line"><a name="l03844"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga8cb9ae2b553cdc85445a37d4f2d06728"> 3844</a></span>&#160;<span class="preprocessor">#define TIM2_REG_BASE               0x40002028UL</span></div><div class="line"><a name="l03845"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaa3e626647b85e2ab9f1acf644530b5a9"> 3845</a></span>&#160;<span class="preprocessor">#define TIM3_REG_BASE               0x4000203CUL</span></div><div class="line"><a name="l03846"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gad9d241a559632623e630f019843a701e"> 3846</a></span>&#160;<span class="preprocessor">#define TIM4_REG_BASE               0x40002050UL</span></div><div class="line"><a name="l03847"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga256d1d5b3387583f2b1a4a31ee473d34"> 3847</a></span>&#160;<span class="preprocessor">#define TIM5_REG_BASE               0x40002064UL</span></div><div class="line"><a name="l03848"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga4310db443235747daf6dfe7b84c1f702"> 3848</a></span>&#160;<span class="preprocessor">#define TIM6_REG_BASE               0x40002078UL</span></div><div class="line"><a name="l03849"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga4fd918eb5098816560370c2afb9e806b"> 3849</a></span>&#160;<span class="preprocessor">#define TIM7_REG_BASE               0x4000208CUL</span></div><div class="line"><a name="l03850"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga08f41b946265a9244dc9b4d3a1ab7766"> 3850</a></span>&#160;<span class="preprocessor">#define TIM8_REG_BASE               0x40282000UL</span></div><div class="line"><a name="l03851"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga07365515ee7ceb9cd89ac6676873fb7e"> 3851</a></span>&#160;<span class="preprocessor">#define TIM9_REG_BASE               0x40282014UL</span></div><div class="line"><a name="l03852"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaeadd97974a9ebb3adad86ea1e8c61619"> 3852</a></span>&#160;<span class="preprocessor">#define TIM10_REG_BASE              0x40282028UL</span></div><div class="line"><a name="l03853"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga7e5f4d4b3892acbec92dc1b762d487c1"> 3853</a></span>&#160;<span class="preprocessor">#define TIM11_REG_BASE              0x4028203CUL</span></div><div class="line"><a name="l03854"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga6e7f8c3463a7ef0742fc43497a780448"> 3854</a></span>&#160;<span class="preprocessor">#define TIM12_REG_BASE              0x40282050UL</span></div><div class="line"><a name="l03855"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga70837fcb6ee82f1334b74c830cbe510e"> 3855</a></span>&#160;<span class="preprocessor">#define TIM13_REG_BASE              0x40282064UL</span></div><div class="line"><a name="l03856"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gabbf27659c8a0219d5b7ae63dfe3e89f8"> 3856</a></span>&#160;<span class="preprocessor">#define TIM14_REG_BASE              0x40282078UL</span></div><div class="line"><a name="l03857"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaaeb2458ff75b7b15c9c061c2c92ae8d6"> 3857</a></span>&#160;<span class="preprocessor">#define TIM15_REG_BASE              0x4028208CUL</span></div><div class="line"><a name="l03858"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga0824025f8b1cbb593180d0993e2bd7b7"> 3858</a></span>&#160;<span class="preprocessor">#define TIMA_CHANNELS_REG_BASE      0x400020A0UL</span></div><div class="line"><a name="l03859"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaf93e19281b296cf07669c29b00b3b304"> 3859</a></span>&#160;<span class="preprocessor">#define TIMB_CHANNELS_REG_BASE      0x402820A0UL</span></div><div class="line"><a name="l03860"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga44799fadb2d483add09b03be5b233946"> 3860</a></span>&#160;<span class="preprocessor">#define QDEC_REG_BASE               0x40004000UL </span><span class="comment">/*S4-4*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03861"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga80ace30c6be2634fdab7f144a9e8f80a"> 3861</a></span>&#160;<span class="preprocessor">#define SPI2WIRE_REG_BASE           0x40004000UL</span></div><div class="line"><a name="l03862"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga1bac889d189777e0bc68e34c24189ace"> 3862</a></span>&#160;<span class="preprocessor">#define KEYSCAN_REG_BASE            0x40005000UL </span><span class="comment">/*S4-5*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03863"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga11652d183785dbf491e2d8a0cf772bff"> 3863</a></span>&#160;<span class="preprocessor">#define VENDOR_REG_BASE             0x40006000UL </span><span class="comment">/*S4-6*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03864"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga9775768e0ddbc91418d925b9cdd174fd"> 3864</a></span>&#160;<span class="preprocessor">#define WDG_REG_BASE                0x40006000UL</span></div><div class="line"><a name="l03865"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga0d251bacdb36497a873927bfb39844b3"> 3865</a></span>&#160;<span class="preprocessor">#define TRNG_REG_BASE               0x40006200UL</span></div><div class="line"><a name="l03866"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaeb685b98c2e83a02d16325d33d5abd10"> 3866</a></span>&#160;<span class="preprocessor">#define CACHE_REG_BASE              0x40007000UL </span><span class="comment">/*S4-7*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03867"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga8df94afc5be1059386bfd630b35c9dd2"> 3867</a></span>&#160;<span class="preprocessor">#define RXI300_MCU_REG_BASE         0x40008000UL </span><span class="comment">/*S4-8*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03868"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gac99288e8d06da19574ae1d9bb7d672a9"> 3868</a></span>&#160;<span class="preprocessor">#define GPIOC_REG_BASE              0x40008800UL </span><span class="comment">/*S4-9*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03869"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gad98cb0a8747cf6aa9e53009fcdd49880"> 3869</a></span>&#160;<span class="preprocessor">#define ADC_REG_BASE                0x40010000UL </span><span class="comment">/*S5-0*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03870"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gacb5289591792b45840623c9a73d726e9"> 3870</a></span>&#160;<span class="preprocessor">#define UART0_REG_BASE              0x40011000UL </span><span class="comment">/*S5-1*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03871"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga7fb349d9fb3b3fb62c0d076d26045722"> 3871</a></span>&#160;<span class="preprocessor">#define UART1_REG_BASE              0x40011400UL </span><span class="comment">/*S5-2*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03872"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga9f2996a5761a58b0400a3567c35ae338"> 3872</a></span>&#160;<span class="preprocessor">#define UART2_REG_BASE              0x40011800UL </span><span class="comment">/*S5-3*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03873"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga649bc3078d267f1241dd7671db2fe33a"> 3873</a></span>&#160;<span class="preprocessor">#define CRYPTO0_REG_BASE            0x40011C00UL </span><span class="comment">/*S5-4*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03874"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga8c16101c845e67681b1f7540efee7649"> 3874</a></span>&#160;<span class="preprocessor">#define HW_AES_REG_BASE             0x40012000UL </span><span class="comment">/*S5-5*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03875"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga420a82ac2adc925bf38d8cb0a77c2868"> 3875</a></span>&#160;<span class="preprocessor">#define IR_RC_REG_BASE              0x40013000UL </span><span class="comment">/*S5-6*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03876"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga97b34a9f5635b81224a24a1050bc1252"> 3876</a></span>&#160;<span class="preprocessor">#define CRYPTO1_REG_BASE            0x40014000UL </span><span class="comment">/*S5-7*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03877"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga28a223c3713ee0e8bda78e2360607fba"> 3877</a></span>&#160;<span class="preprocessor">#define ERR_CORR_CODE_REG_BASE      0x40015000UL </span><span class="comment">/*S5-8*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03878"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaa3e430d89c273ff99e1c229a9e76b1f7"> 3878</a></span>&#160;<span class="preprocessor">#define SPI0_REG_BASE               0x40028000UL </span><span class="comment">/*S15-0*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03879"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga7ebaeb52d4a1cd836e13b6bb6529dd80"> 3879</a></span>&#160;<span class="preprocessor">#define SPI1_REG_BASE               0x40028400UL </span><span class="comment">/*S15-1*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03880"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga9535b9008ebfbba2db5e1e736a5bf25b"> 3880</a></span>&#160;<span class="preprocessor">#define SPI2_REG_BASE               0x40028800UL </span><span class="comment">/*S15-2*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03881"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga963df5e583faa7eb8df5fb7ef404be9f"> 3881</a></span>&#160;<span class="preprocessor">#define I2C0_REG_BASE               0x40029000UL </span><span class="comment">/*S15-3*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03882"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaf6612f1b0bc8c9492028fdeebffe15f9"> 3882</a></span>&#160;<span class="preprocessor">#define I2C1_REG_BASE               0x40029400UL </span><span class="comment">/*S15-4*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03883"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga810931effe39ddccbd288d1951cc4efe"> 3883</a></span>&#160;<span class="preprocessor">#define I2C2_REG_BASE               0x40029800UL </span><span class="comment">/*S15-5*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03884"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga4a537c75f06981523da4e3f97ca56a6f"> 3884</a></span>&#160;<span class="preprocessor">#define H2D_D2H_REG_BASE            0x40280000UL </span><span class="comment">/*S6-1*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03885"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaa4827ab040dc6d49c59e301d5b16ce59"> 3885</a></span>&#160;<span class="preprocessor">#define UART3_REG_BASE              0x40281000UL </span><span class="comment">/*S6-2*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03886"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gad129a9a097fe73c51ae206f545af68ee"> 3886</a></span>&#160;<span class="preprocessor">#define TIMER1_REG_BASE             0x40282000UL </span><span class="comment">/*S6-3*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03887"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga9573fa3676d8a0b1e878af5151db07d1"> 3887</a></span>&#160;<span class="preprocessor">#define GDMA_CHANNEL_REG_BASE       0x40283000UL </span><span class="comment">/*S6-4(RXI_350)*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03888"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gae735a73ff343e98348e5c245702f778c"> 3888</a></span>&#160;<span class="preprocessor">#define BT_BB_REG_BASE              0x40050000UL </span><span class="comment">/*S7-0(bluewiz)*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03889"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gab5f0ccbaf3221c1c6858b2e871402306"> 3889</a></span>&#160;<span class="preprocessor">#define BT_LE_REG_BASE              0x40051000UL</span></div><div class="line"><a name="l03890"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gafb5b210ba28ff852a2c48dac7b83c649"> 3890</a></span>&#160;<span class="preprocessor">#define HCI_DMA_REG_BASE            0x40055000UL </span><span class="comment">/*S7-1*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03891"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga5d02209591ba643c656265891ab53834"> 3891</a></span>&#160;<span class="preprocessor">#define HCI_UART_REG_BASE           0x40056000UL </span><span class="comment">/*S7-2*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03892"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga0d0b233d2cfb32ef29fbe110b2ac47d4"> 3892</a></span>&#160;<span class="preprocessor">#define USB_OTG_CFG_BASE            0x400C0000UL </span><span class="comment">/*S7-3*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03893"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gae05f7d71243f1385f9658fef53ae3f82"> 3893</a></span>&#160;<span class="preprocessor">#define BT_VENDOR_REG_BASE          0x40058000UL </span><span class="comment">/*S7-4*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03894"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gac2675972e6783c00a53a33bb3ba7bf6f"> 3894</a></span>&#160;<span class="preprocessor">#define SDIO_REG_BASE               0x4005C000UL </span><span class="comment">/*S7-5*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03895"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaf7af3f82d933bef411c7a4d3bd4ac3a1"> 3895</a></span>&#160;<span class="preprocessor">#define TDM0_REG_BASE               0x40400000UL </span><span class="comment">/*S9-0*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03896"></a><span class="lineno"> 3896</span>&#160;<span class="comment">//#define SPORT0_REG_BASE             0x40404000UL</span></div><div class="line"><a name="l03897"></a><span class="lineno"> 3897</span>&#160;<span class="comment">//#define SPORT1_REG_BASE             0x40504000UL</span></div><div class="line"><a name="l03898"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gae4e8182b8da51fbb9d81e6ae7d536ed8"> 3898</a></span>&#160;<span class="preprocessor">#define TDM2_REG_BASE               0x40404000UL </span><span class="comment">/*S9-1*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03899"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga47319a8fdf2525b768ba9d88713d55a8"> 3899</a></span>&#160;<span class="preprocessor">#define TDM1_REG_BASE               0x40500000UL </span><span class="comment">/*S10-0*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03900"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gae56f9629fb0b7e29f5860ac75c979810"> 3900</a></span>&#160;<span class="preprocessor">#define TDM3_REG_BASE               0x40504000UL </span><span class="comment">/*S10-1*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03901"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga70584f0a292904548442450759fb5de9"> 3901</a></span>&#160;<span class="preprocessor">#define SPDIF_REG_BASE              0x40508000UL </span><span class="comment">/*S10-2*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03902"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga0b39cc499aadbe33d1a773a767aa6443"> 3902</a></span>&#160;<span class="preprocessor">#define SPIC_FLASH0_REG_BASE        0x40080000UL </span><span class="comment">/*S1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l03903"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga70f958ae986f8ee493aa3ff432a2aaf4"> 3903</a></span>&#160;<span class="preprocessor">#define SPIC_FLASH1_REG_BASE        0x40084000UL </span><span class="comment">/*S14*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03904"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gad043a0fda867c40773588c803127de1c"> 3904</a></span>&#160;<span class="preprocessor">#define SPIC_FLASH2_REG_BASE        0x40088000UL </span><span class="comment">/*S16*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03905"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga6100dffb67ad12ad690d272b30b564c0"> 3905</a></span>&#160;<span class="preprocessor">#define SPIC_FLASH3_REG_BASE        0x4008C000UL </span><span class="comment">/*S17*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03906"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga6600b6c4ffc8b75de9653e989645f2cc"> 3906</a></span>&#160;<span class="preprocessor">#define SPI2_HS_REG_BASE            0x40100000UL </span><span class="comment">/*S13-0*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03907"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga9cad3c3c2ec72c7f66df2d6cc6afd14e"> 3907</a></span>&#160;<span class="preprocessor">#define SPI1_HS_REG_BASE            0x40100400UL </span><span class="comment">/*S13-1*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03908"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga4c1ec72e4cd64a6438b30c2933ffc6aa"> 3908</a></span>&#160;<span class="preprocessor">#define SPI0_HS_REG_BASE            0x40100800UL </span><span class="comment">/*S13-2*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03909"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga75b9568e10f0164be88e9b097e9f91b6"> 3909</a></span>&#160;<span class="preprocessor">#define SPI_CODEC_REG_BASE          0x40200000UL </span><span class="comment">/*S6-0*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03910"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaba9fdb2457ac0c0c15c8e3b88bba9db9"> 3910</a></span>&#160;<span class="preprocessor">#define VADBUF_REG_BASE             0x40300000UL </span><span class="comment">/*S20*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03911"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga682eedcd900dbff8bd50d4c18a9c840f"> 3911</a></span>&#160;<span class="preprocessor">#define DSP_BUS_MEM_BASE            0xA0000000UL </span><span class="comment">/*S19-0*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03912"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga332c3d7a3f83870a71b3a9a493c14c4d"> 3912</a></span>&#160;<span class="preprocessor">#define DSP_BUS_PERI_BASE           0xB0000000UL </span><span class="comment">/*S19-1*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03913"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gacfc1a346f13e04981b2d13770514ae24"> 3913</a></span>&#160;<span class="preprocessor">#define DSP_BUS_SPIC_MEM_BASE       0xC0000000UL </span><span class="comment">/*S19-2*/</span><span class="preprocessor"></span></div><div class="line"><a name="l03914"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gac5333e35f3f69fd1dca4a8f09f64713d"> 3914</a></span>&#160;<span class="preprocessor">#define DSP_MAIN_MEM1_BASE          0xA4000000UL</span></div><div class="line"><a name="l03915"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga76b47ef43e5e822ad20ae656a2c6cb86"> 3915</a></span>&#160;<span class="preprocessor">#define DSP_MAIN_MEM2_BASE          0xA4800000UL</span></div><div class="line"><a name="l03916"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga9649a2eb0fcb36f2d5950c98e18996bb"> 3916</a></span>&#160;<span class="preprocessor">#define DSP_PSRAM_MEM_BASE          0xA6000000UL</span></div><div class="line"><a name="l03917"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gadd6e64e8679aba716db35871b8df9607"> 3917</a></span>&#160;<span class="preprocessor">#define DSP_SPIC_MEM_BASE           0xC0000000UL</span></div><div class="line"><a name="l03918"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gacc1cd039190d5c35f738a1921002a286"> 3918</a></span>&#160;<span class="preprocessor">#define DSP_HIFI4_S_BASE            0xB2000000UL</span></div><div class="line"><a name="l03919"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga03c06ec996ef196846b809fa93e319e6"> 3919</a></span>&#160;<span class="preprocessor">#define DSP_PERI_REG_BASE           0xBE000000UL</span></div><div class="line"><a name="l03920"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaef311b0a5f4d4e17fa74c5ef6fb22099"> 3920</a></span>&#160;<span class="preprocessor">#define DSP_DMA_REG_BASE            0xBE100000UL</span></div><div class="line"><a name="l03921"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga6daa8d024ea9db5b83358aea53f633d6"> 3921</a></span>&#160;<span class="preprocessor">#define DSP_RXI300_REG_BASE         0xBE200000UL</span></div><div class="line"><a name="l03922"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga96051432095001e9ce7756dc6bfd67d6"> 3922</a></span>&#160;<span class="preprocessor">#define DSP_TIMER_REG_BASE          0xBE201000UL</span></div><div class="line"><a name="l03923"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga5687b5ced4feca7941a5c9977d4fb37e"> 3923</a></span>&#160;<span class="preprocessor">#define DSP_PSRAMC_REG_BASE         0xBE204000UL</span></div><div class="line"><a name="l03924"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga00c9fc1bfba4ab8487c0ff8eb35d9fa7"> 3924</a></span>&#160;<span class="preprocessor">#define DSP_SPIC_REG_BASE           0xBE208000UL</span></div><div class="line"><a name="l03925"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gab440b09f4f79b87f015277f9a9de97ea"> 3925</a></span>&#160;<span class="preprocessor">#define DSP_TDM0_REG_BASE           0xBE300000UL</span></div><div class="line"><a name="l03926"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga8d93d992e8ebbb138cac434a089ec4a0"> 3926</a></span>&#160;<span class="preprocessor">#define DSP_TDM2_REG_BASE           0xBE304000UL</span></div><div class="line"><a name="l03927"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga0bc38a6589b86618f9cfe6be3668ea59"> 3927</a></span>&#160;<span class="preprocessor">#define DSP_TDM1_REG_BASE           0xBE400000UL</span></div><div class="line"><a name="l03928"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga7978eb68395784e1b6ab912df3f6da08"> 3928</a></span>&#160;<span class="preprocessor">#define DSP_TDM3_REG_BASE           0xBE404000UL</span></div><div class="line"><a name="l03929"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga4b1ac8042b5e80b245901ba19fd90a7f"> 3929</a></span>&#160;<span class="preprocessor">#define DSP_SPDIF_REG_BASE          0xBE408000UL</span></div><div class="line"><a name="l03930"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga68ae0ec23a7010f7c92d7b603e26e41f"> 3930</a></span>&#160;<span class="preprocessor">#define DSP_NNA_REG_BASE            0xBE40C000UL</span></div><div class="line"><a name="l03931"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga27ef07d4bed83590f38fb0cd6af460cf"> 3931</a></span>&#160;<span class="preprocessor">#define DSP_VADBUF_REG_BASE         0xBE500000UL</span></div><div class="line"><a name="l03932"></a><span class="lineno"> 3932</span>&#160;</div><div class="line"><a name="l03933"></a><span class="lineno"> 3933</span>&#160;</div><div class="line"><a name="l03934"></a><span class="lineno"> 3934</span>&#160;</div><div class="line"><a name="l03935"></a><span class="lineno"> 3935</span>&#160;<span class="comment">// for BBPRO UART compatible usage</span></div><div class="line"><a name="l03936"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaa95422d8f3f43a420d9869accecbb5d4"> 3936</a></span>&#160;<span class="preprocessor">#define LOG_UART_REG_BASE           UART1_REG_BASE</span></div><div class="line"><a name="l03937"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga982cf2f02ca09352b6aa856420a5a354"> 3937</a></span>&#160;<span class="preprocessor">#define UART_REG_BASE               UART0_REG_BASE</span></div><div class="line"><a name="l03938"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga72b81b1db02cc0761c913de9947da13f"> 3938</a></span>&#160;<span class="preprocessor">#define GDMA1_CHANNEL_REG_BASE      0xBE100000UL</span></div><div class="line"><a name="l03939"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gab9d831671a70af3a24e1923ac9f4d800"> 3939</a></span>&#160;<span class="preprocessor">#define GDMA_REG_BASE               (GDMA_CHANNEL_REG_BASE + 0x02c0)</span></div><div class="line"><a name="l03940"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gabe1f6317964e6b155ce1df34b99e7e48"> 3940</a></span>&#160;<span class="preprocessor">#define GDMA1_REG_BASE              (GDMA1_CHANNEL_REG_BASE + 0x02c0)</span></div><div class="line"><a name="l03941"></a><span class="lineno"> 3941</span>&#160;<span class="comment">// modify according to latest GDMA databook</span></div><div class="line"><a name="l03942"></a><span class="lineno"> 3942</span>&#160;<span class="comment">//#define GDMA_REG_BASE               (GDMA_CHANNEL_REG_BASE + 0x0580)</span></div><div class="line"><a name="l03943"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaaa5a57bb72f5d8d99cee778c4c5b5189"> 3943</a></span>&#160;<span class="preprocessor">#define GDMA_Channel0_BASE          (GDMA_CHANNEL_REG_BASE + 0x0000)</span></div><div class="line"><a name="l03944"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gab603d57a2ffc063d60294cf8d611c7aa"> 3944</a></span>&#160;<span class="preprocessor">#define GDMA_Channel1_BASE          (GDMA_CHANNEL_REG_BASE + 0x0058)</span></div><div class="line"><a name="l03945"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gada1d3139b1cdbb87ed47a459748176c4"> 3945</a></span>&#160;<span class="preprocessor">#define GDMA_Channel2_BASE          (GDMA_CHANNEL_REG_BASE + 0x00b0)</span></div><div class="line"><a name="l03946"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga64096d5de40ba7901d01307c674b1ce9"> 3946</a></span>&#160;<span class="preprocessor">#define GDMA_Channel3_BASE          (GDMA_CHANNEL_REG_BASE + 0x0108)</span></div><div class="line"><a name="l03947"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga12ba063b9169c2fc649c77f64e2c78b0"> 3947</a></span>&#160;<span class="preprocessor">#define GDMA_Channel4_BASE          (GDMA_CHANNEL_REG_BASE + 0x0160)</span></div><div class="line"><a name="l03948"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga5f45a3fee3b28fdb8c2e0ac7808b441e"> 3948</a></span>&#160;<span class="preprocessor">#define GDMA_Channel5_BASE          (GDMA_CHANNEL_REG_BASE + 0x01b8)</span></div><div class="line"><a name="l03949"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gac27ef7601dcb7b285620f35501cee104"> 3949</a></span>&#160;<span class="preprocessor">#define GDMA_Channel6_BASE          (GDMA_CHANNEL_REG_BASE + 0x0210)</span></div><div class="line"><a name="l03950"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga07cb7cd3a22bdcffd4fb9f184ff47b95"> 3950</a></span>&#160;<span class="preprocessor">#define GDMA_Channel7_BASE          (GDMA_CHANNEL_REG_BASE + 0x0268)</span></div><div class="line"><a name="l03951"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga56ae91a1555b31fc1fa06dde180152f6"> 3951</a></span>&#160;<span class="preprocessor">#define GDMA_Channel8_BASE          (GDMA_CHANNEL_REG_BASE + 0x0400)</span></div><div class="line"><a name="l03952"></a><span class="lineno"> 3952</span>&#160;<span class="comment">// modify according to latest GDMA databook</span></div><div class="line"><a name="l03953"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga93405bbf4ef70d16732201b9e8944a4b"> 3953</a></span>&#160;<span class="preprocessor">#define GDMA_Channel9_BASE          (GDMA_CHANNEL_REG_BASE + 0x0458)</span></div><div class="line"><a name="l03954"></a><span class="lineno"> 3954</span>&#160;<span class="comment">// modify according to latest GDMA databook</span></div><div class="line"><a name="l03955"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga0d59cbd3ed1e11cd89767b28bd0bfe14"> 3955</a></span>&#160;<span class="preprocessor">#define GDMA_Channel10_BASE         (GDMA_CHANNEL_REG_BASE + 0x04b0)</span></div><div class="line"><a name="l03956"></a><span class="lineno"> 3956</span>&#160;<span class="comment">// modify according to latest GDMA databook</span></div><div class="line"><a name="l03957"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga350a614104cfae477e74a6f02f25723c"> 3957</a></span>&#160;<span class="preprocessor">#define GDMA_Channel11_BASE         (GDMA_CHANNEL_REG_BASE + 0x0508)</span></div><div class="line"><a name="l03958"></a><span class="lineno"> 3958</span>&#160;<span class="comment">// modify according to latest GDMA databook</span></div><div class="line"><a name="l03959"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga53196756fc238c8856b147a080b513ac"> 3959</a></span>&#160;<span class="preprocessor">#define GDMA_Channel12_BASE         (GDMA_CHANNEL_REG_BASE + 0x0560)</span></div><div class="line"><a name="l03960"></a><span class="lineno"> 3960</span>&#160;<span class="comment">// modify according to latest GDMA databook</span></div><div class="line"><a name="l03961"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga6e6769fedb5af3d9a9ecd498201f1687"> 3961</a></span>&#160;<span class="preprocessor">#define GDMA_Channel13_BASE         (GDMA_CHANNEL_REG_BASE + 0x05b8)</span></div><div class="line"><a name="l03962"></a><span class="lineno"> 3962</span>&#160;<span class="comment">// modify according to latest GDMA databook</span></div><div class="line"><a name="l03963"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga38c78a2eab8b7f8574c18fac4e6b0b86"> 3963</a></span>&#160;<span class="preprocessor">#define GDMA_Channel14_BASE         (GDMA_CHANNEL_REG_BASE + 0x0610)</span></div><div class="line"><a name="l03964"></a><span class="lineno"> 3964</span>&#160;<span class="comment">// modify according to latest GDMA databook</span></div><div class="line"><a name="l03965"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga78e864ca27c33cdf635e47704c83eb80"> 3965</a></span>&#160;<span class="preprocessor">#define GDMA_Channel15_BASE         (GDMA_CHANNEL_REG_BASE + 0x0668)</span></div><div class="line"><a name="l03966"></a><span class="lineno"> 3966</span>&#160;<span class="comment">// modify according to latest GDMA databook</span></div><div class="line"><a name="l03967"></a><span class="lineno"> 3967</span>&#160;</div><div class="line"><a name="l03968"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gae78fd2dbef2b38eff91151668a68b3fd"> 3968</a></span>&#160;<span class="preprocessor">#define GDMA1_Channel0_BASE          (GDMA1_CHANNEL_REG_BASE + 0x0000)</span></div><div class="line"><a name="l03969"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga6bc935aaa68727d1753dff62f87fb5b1"> 3969</a></span>&#160;<span class="preprocessor">#define GDMA1_Channel1_BASE          (GDMA1_CHANNEL_REG_BASE + 0x0058)</span></div><div class="line"><a name="l03970"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga7491d1c744458a3b936fc704c5e28893"> 3970</a></span>&#160;<span class="preprocessor">#define GDMA1_Channel2_BASE          (GDMA1_CHANNEL_REG_BASE + 0x00b0)</span></div><div class="line"><a name="l03971"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gab8c52e55ac4b6de1d99d54be1200b2da"> 3971</a></span>&#160;<span class="preprocessor">#define GDMA1_Channel3_BASE          (GDMA1_CHANNEL_REG_BASE + 0x0108)</span></div><div class="line"><a name="l03972"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gacf79d1b63960618df66d4875472e4ac8"> 3972</a></span>&#160;<span class="preprocessor">#define GDMA1_Channel4_BASE          (GDMA1_CHANNEL_REG_BASE + 0x0160)</span></div><div class="line"><a name="l03973"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gac2d2239d9bf582c75b78a027d8ce3431"> 3973</a></span>&#160;<span class="preprocessor">#define GDMA1_Channel5_BASE          (GDMA1_CHANNEL_REG_BASE + 0x01b8)</span></div><div class="line"><a name="l03974"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga2ae850306993ed6c791cfddca62fde17"> 3974</a></span>&#160;<span class="preprocessor">#define GDMA1_Channel6_BASE          (GDMA1_CHANNEL_REG_BASE + 0x0210)</span></div><div class="line"><a name="l03975"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga21da19e0717eda829462a436d78ab7ad"> 3975</a></span>&#160;<span class="preprocessor">#define GDMA1_Channel7_BASE          (GDMA1_CHANNEL_REG_BASE + 0x0268)</span></div><div class="line"><a name="l03976"></a><span class="lineno"> 3976</span>&#160;</div><div class="line"><a name="l03977"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gac34838904b037a2ad341be2a094ad696"> 3977</a></span>&#160;<span class="preprocessor">#define GPIOA_DMA_PORT_ADDR         0x40011600UL </span><span class="comment">/* rtl87x3d */</span><span class="preprocessor"></span></div><div class="line"><a name="l03978"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gad0e589015577b74c44213a0a06cee0c9"> 3978</a></span>&#160;<span class="preprocessor">#define GPIOB_DMA_PORT_ADDR         0x40011A00UL </span><span class="comment">/* rtl87x3d */</span><span class="preprocessor"></span></div><div class="line"><a name="l03979"></a><span class="lineno"> 3979</span>&#160;</div><div class="line"><a name="l03980"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga9ae6b5c6dbd634278e0f6213e09ad3ba"> 3980</a></span>&#160;<span class="preprocessor">#define SPI0_MASTER_MODE_REG *((volatile uint32_t *)0x40000308UL)</span></div><div class="line"><a name="l03981"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga001061f38c2b6cecfc3ba98fb367ceb7"> 3981</a></span>&#160;<span class="preprocessor">#define SPI0_MASTER_MODE_BIT BIT(8)</span></div><div class="line"><a name="l03982"></a><span class="lineno"> 3982</span>&#160;</div><div class="line"><a name="l03984"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga66edc99eb4791819ed93b58fc3f844b9"> 3984</a></span>&#160;<span class="preprocessor">#define SYSTEM_CLK_CTRL  *((volatile uint32_t *)0x4000020CUL)</span></div><div class="line"><a name="l03985"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga4130eb8f77d107a608c41e133166e775"> 3985</a></span>&#160;<span class="preprocessor">#define CLK_SOURCE_REG_0 *((volatile uint32_t *)0x40000348UL)</span></div><div class="line"><a name="l03986"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga42ec0caef2b94ce5dcd1d77c9dfbd66f"> 3986</a></span>&#160;<span class="preprocessor">#define CLK_SOURCE_REG_1 *((volatile uint32_t *)0x4000035CUL)</span></div><div class="line"><a name="l03987"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga6fa7a974da7fc53b1b2790e3d76967ce"> 3987</a></span>&#160;<span class="preprocessor">#define CLK_SOURCE_REG_2 *((volatile uint32_t *)0x40000360UL)</span></div><div class="line"><a name="l03988"></a><span class="lineno"> 3988</span>&#160;</div><div class="line"><a name="l03990"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga7ee21514850d0ce738a0e3dd89188ebd"> 3990</a></span>&#160;<span class="preprocessor">#define SPDIF_REG_04     *((volatile uint32_t *)(SPDIF_REG_BASE + 0x0004))</span></div><div class="line"><a name="l03991"></a><span class="lineno"> 3991</span>&#160;</div><div class="line"><a name="l03992"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaa1184e9f53aac9f4c73b0070787bd57d"> 3992</a></span>&#160;<span class="preprocessor">#define PERI_CLOCKGATE_REG_BASE     0x40000348UL</span></div><div class="line"><a name="l03993"></a><span class="lineno"> 3993</span>&#160;</div><div class="line"><a name="l03994"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga1bf42fedab9df5397b440b69a34bc000"> 3994</a></span>&#160;<span class="preprocessor">#define REG_PEON_SYS_CLK_SEL        0x0200</span></div><div class="line"><a name="l03995"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga0715c87cbf14f9c506a5ded5c228f181"> 3995</a></span>&#160;<span class="preprocessor">#define REG_PEON_SYS_CLK_SEL_2      0x0208</span></div><div class="line"><a name="l03996"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga919b07787420c254c94edfa121d06aac"> 3996</a></span>&#160;<span class="preprocessor">#define REG_PEON_SYS_CLK_SEL_3      0x020C</span></div><div class="line"><a name="l03997"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga4961736accd7b4ab1ce4c611b50cc659"> 3997</a></span>&#160;<span class="preprocessor">#define REG_SOC_FUNC_EN             0x0210</span></div><div class="line"><a name="l03998"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga603fbe3b07e9995a828be67ee66b702c"> 3998</a></span>&#160;<span class="preprocessor">#define REG_SOC_HCI_COM_FUNC_EN     0x0214</span></div><div class="line"><a name="l03999"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gac909853d2347ea93f15e1fd1afca5030"> 3999</a></span>&#160;<span class="preprocessor">#define REG_SOC_PERI_FUNC0_EN       0x0218</span></div><div class="line"><a name="l04000"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga3f05f966d4cecb8c37591d766bcc21e0"> 4000</a></span>&#160;<span class="preprocessor">#define REG_SOC_PERI_FUNC1_EN       0x021C</span></div><div class="line"><a name="l04001"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga10245a1ba1b0f4ddbd50712fba86947f"> 4001</a></span>&#160;<span class="preprocessor">#define REG_SOC_AUDIO_IF_EN         0x0220</span></div><div class="line"><a name="l04002"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga6e9a1c5f72aa1a5a1656411c52a764fd"> 4002</a></span>&#160;<span class="preprocessor">#define REG_SOC_AUDIO_CLK_CTRL_A    0x0224</span></div><div class="line"><a name="l04003"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga96d00a377e24b352158512b78bcbad84"> 4003</a></span>&#160;<span class="preprocessor">#define REG_SOC_AUDIO_CLK_CTRL_B    0x0228</span></div><div class="line"><a name="l04004"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga6e4fdf19b6e868aa8302d10fef3cc8a6"> 4004</a></span>&#160;<span class="preprocessor">#define REG_PESOC_CLK_CTRL          0x0230</span></div><div class="line"><a name="l04005"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga7f199fe711604fd289ebab7103a93b70"> 4005</a></span>&#160;<span class="preprocessor">#define REG_PESOC_PERI_CLK_CTRL0    0x0234</span></div><div class="line"><a name="l04006"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga868330ec1b0d54bc9134e8cb0cbb798e"> 4006</a></span>&#160;<span class="preprocessor">#define REG_PESOC_PERI_CLK_CTRL1    0x0238</span></div><div class="line"><a name="l04007"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga02c6825f2098da400fff681ad6155c41"> 4007</a></span>&#160;<span class="preprocessor">#define REG_PESOC_COM_CLK_CTRL1     0x0244</span></div><div class="line"><a name="l04008"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga2a87aa6758239ff3fd5f2bce6f23aaed"> 4008</a></span>&#160;<span class="preprocessor">#define REG_DSS_CTRL                0x0274</span></div><div class="line"><a name="l04009"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga3789c6c58dedf7dfe0aa5ae80cf43b7f"> 4009</a></span>&#160;<span class="preprocessor">#define REG_BEST_DSS_RD             0x0278</span></div><div class="line"><a name="l04010"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga91181fee038012feb0a12616a64ea68f"> 4010</a></span>&#160;<span class="preprocessor">#define REG_WORST_DSS_RD            0x027C</span></div><div class="line"><a name="l04011"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaf868c219f733b23662f5892692942c97"> 4011</a></span>&#160;<span class="preprocessor">#define REG_GPIOA0_3                0x0280</span></div><div class="line"><a name="l04012"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga3f12fee0b7f9f508359e42275af55cd4"> 4012</a></span>&#160;<span class="preprocessor">#define REG_GPIOA4_7                0x0284</span></div><div class="line"><a name="l04013"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gab94b377e45402f29eafd33518006a960"> 4013</a></span>&#160;<span class="preprocessor">#define REG_GPIOB0_3                0x0288</span></div><div class="line"><a name="l04014"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga0d6782decb219ab54c112296a09087e6"> 4014</a></span>&#160;<span class="preprocessor">#define REG_GPIOB4_7                0x028C</span></div><div class="line"><a name="l04015"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga5ef598ffce0e73dbe0638ce4c5742855"> 4015</a></span>&#160;<span class="preprocessor">#define REG_GPIOC0_3                0x0290</span></div><div class="line"><a name="l04016"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga87ffa10e239e89e0cf793494b047bb78"> 4016</a></span>&#160;<span class="preprocessor">#define REG_GPIOC4_7                0x0294</span></div><div class="line"><a name="l04017"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gae707f6732cbd13f2c1e7a4a162f3175c"> 4017</a></span>&#160;<span class="preprocessor">#define REG_GPIOD0_3                0x0298</span></div><div class="line"><a name="l04018"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaf8d216f048bef2f8a6c3e343e560b185"> 4018</a></span>&#160;<span class="preprocessor">#define REG_GPIOD4_7                0x029C</span></div><div class="line"><a name="l04019"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga3edac50a2bc48e29dc848279dc67bc6f"> 4019</a></span>&#160;<span class="preprocessor">#define REG_GPIOE0_3                0x02A0</span></div><div class="line"><a name="l04020"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga07a9ca633a5032420fcdccca7d63b70e"> 4020</a></span>&#160;<span class="preprocessor">#define REG_GPIOE4_7                0x02A4</span></div><div class="line"><a name="l04021"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga649f5e93e47d671cd0e90c97b5bd9c44"> 4021</a></span>&#160;<span class="preprocessor">#define REG_TEST_MODE               0x02A8</span></div><div class="line"><a name="l04022"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga0f1d0e23ff7ec535a3027fd2ef4c8d60"> 4022</a></span>&#160;<span class="preprocessor">#define REG_GPIOF0_3                0x02AC</span></div><div class="line"><a name="l04023"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gac1584c6377524173ec9544f62c334dc1"> 4023</a></span>&#160;<span class="preprocessor">#define REG_GPIOF4_7                0x02B0</span></div><div class="line"><a name="l04024"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga43632d05da601ad3d3e508750bb5d231"> 4024</a></span>&#160;<span class="preprocessor">#define REG_GPIOG0                  0x02B4</span></div><div class="line"><a name="l04025"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga34e891a36e83a3daf72990c41d7dea52"> 4025</a></span>&#160;<span class="preprocessor">#define REG_GPIOH0_3                0x02B8</span></div><div class="line"><a name="l04026"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga01c38a547ffcc038104a6e689d82d157"> 4026</a></span>&#160;<span class="preprocessor">#define REG_GPIOH4_7                0x02BC</span></div><div class="line"><a name="l04027"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga90f18d53408fb66ae6b1e7f80a1b8766"> 4027</a></span>&#160;<span class="preprocessor">#define REG_GPIOI0_3                0x02C0</span></div><div class="line"><a name="l04028"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gafb6f3d17c9c8508a6c48f6b81da78945"> 4028</a></span>&#160;<span class="preprocessor">#define REG_GPIOI4_7                0x02C4</span></div><div class="line"><a name="l04029"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaddf9500968899df5ef15c42bcebfa0ec"> 4029</a></span>&#160;<span class="preprocessor">#define REG_GPIOJ0_3                0x02C8</span></div><div class="line"><a name="l04030"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga2a00552195aa56108bd32bfab2097565"> 4030</a></span>&#160;<span class="preprocessor">#define REG_PINMUX_DIGI_MODE_EN     0x02CC</span></div><div class="line"><a name="l04031"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gac12704a1d64a772acc1ba617b4fb439c"> 4031</a></span>&#160;<span class="preprocessor">#define REG_SOC_CHARGER_DET_A       0x02E0</span></div><div class="line"><a name="l04032"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gae68393690f2c44f8a86b4daeaad84bf2"> 4032</a></span>&#160;<span class="preprocessor">#define REG_SOC_CHARGER_DET_B       0x02E4</span></div><div class="line"><a name="l04033"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga9bd34efd1666aedd79c9ab66c05091de"> 4033</a></span>&#160;<span class="preprocessor">#define CORE_SWR_PAR_TAB_0          0x02E8</span></div><div class="line"><a name="l04034"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gae257200ca7a132a01f5920f225fb12b6"> 4034</a></span>&#160;<span class="preprocessor">#define CORE_SWR_PAR_TAB_4          0x02EC</span></div><div class="line"><a name="l04035"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga64d7d9ac0114341d7d9fc0d56f135422"> 4035</a></span>&#160;<span class="preprocessor">#define CORE_SWR_PAR_TAB_5          0x02F0</span></div><div class="line"><a name="l04036"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gad7a496ac9fdfd131346988e5f752c6ba"> 4036</a></span>&#160;<span class="preprocessor">#define CORE_SWR_PAR_TAB_6          0x02F4</span></div><div class="line"><a name="l04037"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga420204c119a31cf15d7f4501c4d97ec1"> 4037</a></span>&#160;<span class="preprocessor">#define CORE_SWR_PAR_TAB_7          0x02F8</span></div><div class="line"><a name="l04038"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga2b293c9bb15aed279498ed8b08f714e8"> 4038</a></span>&#160;<span class="preprocessor">#define CORE_SWR_PAR_TAB_ext        0x02FC</span></div><div class="line"><a name="l04039"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga21efd45c4f977e0624138ccd6ba8c616"> 4039</a></span>&#160;<span class="preprocessor">#define PON_PERI_DLYSEL_CTRL        0x0300</span></div><div class="line"><a name="l04040"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaa1fc202aec0922f4db034237c9040fc9"> 4040</a></span>&#160;<span class="preprocessor">#define REG_ANAPAR_PLL1_0           0x0320</span></div><div class="line"><a name="l04041"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga42130b8e8dc681f667c3ac99f79d3891"> 4041</a></span>&#160;<span class="preprocessor">#define REG_ANAPAR_PLL3_2           0x0324</span></div><div class="line"><a name="l04042"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga10a24034cda4f0b11d4110149847646d"> 4042</a></span>&#160;<span class="preprocessor">#define REG_ANAPAR_PLL5_4           0x0328</span></div><div class="line"><a name="l04043"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga6fc8c6fdac8e9f16d878ec1d20baab96"> 4043</a></span>&#160;<span class="preprocessor">#define RG0X_40M                    0x032C</span></div><div class="line"><a name="l04044"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga0dbd61be49245dbdbebee0309c5b0e65"> 4044</a></span>&#160;<span class="preprocessor">#define REG_XTAL_PLL_READY          0x0338</span></div><div class="line"><a name="l04045"></a><span class="lineno"> 4045</span>&#160;</div><div class="line"><a name="l04046"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga2cafe3d8d45aa4994839819327157bf6"> 4046</a></span>&#160;<span class="preprocessor">#define GPIO_OUTPUT_OFFSET          0x00</span></div><div class="line"><a name="l04047"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga71e51a8c9b0848cb02b0a02d9cf2a537"> 4047</a></span>&#160;<span class="preprocessor">#define GPIO_DIRECTION_OFFSET       0x04</span></div><div class="line"><a name="l04048"></a><span class="lineno"> 4048</span>&#160;</div><div class="line"><a name="l04050"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga4e001dfc59377a636c1bfc0f58b178c2"> 4050</a></span>&#160;<span class="preprocessor">#define REG_PAD_WKEN_ADDRESS        0x20</span></div><div class="line"><a name="l04051"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga1d5218d1bbd4064dfaa5a0db51889889"> 4051</a></span>&#160;<span class="preprocessor">#define REG_PAD_WK_CTRL_ADDRESS     0x12d</span></div><div class="line"><a name="l04052"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gab13e051c7e5bb91551ae4dd5caf0669e"> 4052</a></span>&#160;<span class="preprocessor">#define REG_PAD_WKPOL_ADDRESS       0x25</span></div><div class="line"><a name="l04053"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga91b0ba09995d00bdde55b9ad72440f38"> 4053</a></span>&#160;<span class="preprocessor">#define REG_PAD_O_ADDRESS           0x2A</span></div><div class="line"><a name="l04054"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaae690870296f69586ef282e8a478c39e"> 4054</a></span>&#160;<span class="preprocessor">#define REG_AON_PAD_E_ADDRESS       0x2F</span></div><div class="line"><a name="l04055"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gae88327ecd73bd86cd5685266ff927fae"> 4055</a></span>&#160;<span class="preprocessor">#define REG_AON_PAD_S_ADDRESS       0x34</span></div><div class="line"><a name="l04056"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaebbf41d2feeca5703bab5f74d359b3a3"> 4056</a></span>&#160;<span class="preprocessor">#define REG_AON_PAD_PU_ADDRESS      0x39</span></div><div class="line"><a name="l04057"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gae54317387e6c67f65501a9d2ec3b430a"> 4057</a></span>&#160;<span class="preprocessor">#define REG_AON_PAD_PD_ADDRESS      0x3E</span></div><div class="line"><a name="l04058"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga268bae285e9315e02ad87004d75799cf"> 4058</a></span>&#160;<span class="preprocessor">#define REG_AON_PAD_PWRON_ADDRESS   0x4C</span></div><div class="line"><a name="l04059"></a><span class="lineno"> 4059</span>&#160;</div><div class="line"><a name="l04060"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga5a69eaaf35c137504f281c63a727d179"> 4060</a></span>&#160;<span class="preprocessor">#define BIT_WK_INTEN                (1U &lt;&lt; 7) </span></div><div class="line"><a name="l04061"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga52f023f8a54f3c1b739c768e97296feb"> 4061</a></span>&#160;<span class="preprocessor">#define BIT_WK_FLAG_GPIO            (1U &lt;&lt; 6) </span></div><div class="line"><a name="l04063"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga5863776e9d0da899c9cd628ba280406b"> 4063</a></span>&#160;<span class="preprocessor">#define BIT_SOC_ACTCK_GPIOA_EN      (1U &lt;&lt; 24) </span></div><div class="line"><a name="l04064"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga6aa43878ed77979821a82484345f3219"> 4064</a></span>&#160;<span class="preprocessor">#define BIT_PERI_GPIOA_EN           (1U &lt;&lt; 8) </span></div><div class="line"><a name="l04066"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga93872765b0f5218aa502277be6b9fef2"> 4066</a></span>&#160;<span class="preprocessor">#define BIT_PERI_KEYSCAN_EN         (1U &lt;&lt; 19) </span></div><div class="line"><a name="l04067"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga2e50fe3b26b89a3f3c1dc169f2492d78"> 4067</a></span>&#160;<span class="preprocessor">#define BIT_SOC_ACTCK_KEYSCAN_EN    (1U &lt;&lt; 6) </span></div><div class="line"><a name="l04069"></a><span class="lineno"> 4069</span>&#160;<span class="preprocessor"></span><span class="comment">/* =========================== RXI300 section ===========================*/</span><span class="preprocessor"></span></div><div class="line"><a name="l04070"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html"> 4070</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l04071"></a><span class="lineno"> 4071</span>&#160;{</div><div class="line"><a name="l04072"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a8948330d38e1edcb41262a602ee28ac5"> 4072</a></span>&#160;    __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#a8948330d38e1edcb41262a602ee28ac5">NAME</a>;</div><div class="line"><a name="l04073"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#ad7acd5295b34ea0496602c78a4423c55"> 4073</a></span>&#160;    __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#ad7acd5295b34ea0496602c78a4423c55">VER</a>;</div><div class="line"><a name="l04074"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a03570066cbfa0cf0be278ca7bb8fcea1"> 4074</a></span>&#160;    __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#a03570066cbfa0cf0be278ca7bb8fcea1">REV</a>;</div><div class="line"><a name="l04075"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a94245a4316613b86feb65b781c2f1b50"> 4075</a></span>&#160;    __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#a94245a4316613b86feb65b781c2f1b50">INST</a>;</div><div class="line"><a name="l04076"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#ac69cff48385d26ca93313778de91491d"> 4076</a></span>&#160;    __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#ac69cff48385d26ca93313778de91491d">IMPL_Y</a>;</div><div class="line"><a name="l04077"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a8dd4a65988bab1d2e96e3ce3b3d3f81d"> 4077</a></span>&#160;    __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#a8dd4a65988bab1d2e96e3ce3b3d3f81d">IMPL_D</a>;</div><div class="line"><a name="l04078"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#accddd499e8471699bc9dfe7ddf1c2783"> 4078</a></span>&#160;    __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#accddd499e8471699bc9dfe7ddf1c2783">DEV</a>;</div><div class="line"><a name="l04079"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#ada34d1e2884b1ce31696daffa4572e5c"> 4079</a></span>&#160;    __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#ada34d1e2884b1ce31696daffa4572e5c">PRO_NUM</a>;</div><div class="line"><a name="l04080"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a7e9b10d71d82ce917c8c000370926a76"> 4080</a></span>&#160;    __I uint32_t rsvd0[120];</div><div class="line"><a name="l04081"></a><span class="lineno"> 4081</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l04082"></a><span class="lineno"> 4082</span>&#160;    {</div><div class="line"><a name="l04083"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a95ea1c9288128135c364292421fd019f"> 4083</a></span>&#160;        __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#a95ea1c9288128135c364292421fd019f">ELR_i_PLD0</a>;</div><div class="line"><a name="l04084"></a><span class="lineno"> 4084</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l04085"></a><span class="lineno"> 4085</span>&#160;        {</div><div class="line"><a name="l04086"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a023bd18515ce897638ff68c54a5c960f"> 4086</a></span>&#160;            __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#a023bd18515ce897638ff68c54a5c960f">ERR_SRC</a>: 8;</div><div class="line"><a name="l04087"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#acacd04f6795fce7f8c483da3e1ce858b"> 4087</a></span>&#160;            __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#acacd04f6795fce7f8c483da3e1ce858b">ERR_CMD</a>: 3;</div><div class="line"><a name="l04088"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a83bde31c38ce0dd6bfbf981055baa408"> 4088</a></span>&#160;            __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#a83bde31c38ce0dd6bfbf981055baa408">ERR_BSTTYPE</a>: 3;</div><div class="line"><a name="l04089"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a25b7bd55c0afa663eb3cffbb0c453a6f"> 4089</a></span>&#160;            __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#a25b7bd55c0afa663eb3cffbb0c453a6f">rsvd</a>: 2;</div><div class="line"><a name="l04090"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a7a20b6372b64401dd51b8a124ef76529"> 4090</a></span>&#160;            __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#a7a20b6372b64401dd51b8a124ef76529">ERR_BSTLEN</a>: 8;</div><div class="line"><a name="l04091"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a5e520166185ec1a4476af8d438bc5abf"> 4091</a></span>&#160;            __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#a5e520166185ec1a4476af8d438bc5abf">ERR_BSTINDEX</a>: 8;</div><div class="line"><a name="l04092"></a><span class="lineno"> 4092</span>&#160;        } BITS_200;</div><div class="line"><a name="l04093"></a><span class="lineno"> 4093</span>&#160;    } u_200;</div><div class="line"><a name="l04094"></a><span class="lineno"> 4094</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l04095"></a><span class="lineno"> 4095</span>&#160;    {</div><div class="line"><a name="l04096"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#af8b9d8f88611ce27701c92e2922c9146"> 4096</a></span>&#160;        __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#af8b9d8f88611ce27701c92e2922c9146">ELR_i_PLD1</a>;</div><div class="line"><a name="l04097"></a><span class="lineno"> 4097</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l04098"></a><span class="lineno"> 4098</span>&#160;        {</div><div class="line"><a name="l04099"></a><span class="lineno"> 4099</span>&#160;            __I uint32_t rsvd0: 16;</div><div class="line"><a name="l04100"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a3a53c8b00833dbd997b3016eb88d497d"> 4100</a></span>&#160;            __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#a3a53c8b00833dbd997b3016eb88d497d">ERR_SIZE</a>: 3;</div><div class="line"><a name="l04101"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a6e3c0f769e26aaad4173b5199f0da930"> 4101</a></span>&#160;            __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#a6e3c0f769e26aaad4173b5199f0da930">rsvd1</a>: 4;</div><div class="line"><a name="l04102"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a3adccb944ffadc05a5c6c04cc89c2ec4"> 4102</a></span>&#160;            __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#a3adccb944ffadc05a5c6c04cc89c2ec4">ERR_PROT</a>: 3;</div><div class="line"><a name="l04103"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#ac44a144de6ca6925f7c64d871b416cc1"> 4103</a></span>&#160;            __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#ac44a144de6ca6925f7c64d871b416cc1">ERR_Cache</a>: 4;</div><div class="line"><a name="l04104"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a945ea0c16c27429b106b04f96d775cdd"> 4104</a></span>&#160;            __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#a945ea0c16c27429b106b04f96d775cdd">ERR_Lock</a>: 2;</div><div class="line"><a name="l04105"></a><span class="lineno"> 4105</span>&#160;        } BITS_204;</div><div class="line"><a name="l04106"></a><span class="lineno"> 4106</span>&#160;    } u_204;</div><div class="line"><a name="l04107"></a><span class="lineno"> 4107</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l04108"></a><span class="lineno"> 4108</span>&#160;    {</div><div class="line"><a name="l04109"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a6faceacdd9393c8c3b4e5136f3b721dd"> 4109</a></span>&#160;        __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#a6faceacdd9393c8c3b4e5136f3b721dd">ELR_i_ID</a>;</div><div class="line"><a name="l04110"></a><span class="lineno"> 4110</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l04111"></a><span class="lineno"> 4111</span>&#160;        {</div><div class="line"><a name="l04112"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a38b69e8f1165b4999538a03aee2452bc"> 4112</a></span>&#160;            __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#a38b69e8f1165b4999538a03aee2452bc">ERR_ID</a>;</div><div class="line"><a name="l04113"></a><span class="lineno"> 4113</span>&#160;        } BITS_208;</div><div class="line"><a name="l04114"></a><span class="lineno"> 4114</span>&#160;    } u_208;</div><div class="line"><a name="l04115"></a><span class="lineno"> 4115</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l04116"></a><span class="lineno"> 4116</span>&#160;    {</div><div class="line"><a name="l04117"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a76e07834f5843141484f1f6f74faec99"> 4117</a></span>&#160;        __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#a76e07834f5843141484f1f6f74faec99">ELR_i_ADR0</a>;</div><div class="line"><a name="l04118"></a><span class="lineno"> 4118</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l04119"></a><span class="lineno"> 4119</span>&#160;        {</div><div class="line"><a name="l04120"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#acfb8d7bee50813ff55e41fe059a96c15"> 4120</a></span>&#160;            __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#acfb8d7bee50813ff55e41fe059a96c15">ERR_ADR0</a>;</div><div class="line"><a name="l04121"></a><span class="lineno"> 4121</span>&#160;        } BITS_20C;</div><div class="line"><a name="l04122"></a><span class="lineno"> 4122</span>&#160;    } u_20C;</div><div class="line"><a name="l04123"></a><span class="lineno"> 4123</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l04124"></a><span class="lineno"> 4124</span>&#160;    {</div><div class="line"><a name="l04125"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a40a2a0251fbbce5b836e9f570b5178f0"> 4125</a></span>&#160;        __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#a40a2a0251fbbce5b836e9f570b5178f0">ELR_i_ADR1</a>;</div><div class="line"><a name="l04126"></a><span class="lineno"> 4126</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l04127"></a><span class="lineno"> 4127</span>&#160;        {</div><div class="line"><a name="l04128"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a56c151d86e9a18167d69a4c61dc2fc92"> 4128</a></span>&#160;            __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#a56c151d86e9a18167d69a4c61dc2fc92">ERR_ADR1</a>;</div><div class="line"><a name="l04129"></a><span class="lineno"> 4129</span>&#160;        } BITS_210;</div><div class="line"><a name="l04130"></a><span class="lineno"> 4130</span>&#160;    } u_210;</div><div class="line"><a name="l04131"></a><span class="lineno"> 4131</span>&#160;    __I uint32_t rsvd1[7];</div><div class="line"><a name="l04132"></a><span class="lineno"> 4132</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l04133"></a><span class="lineno"> 4133</span>&#160;    {</div><div class="line"><a name="l04134"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a9aa86d0d811d4a19621de7d12a369c3d"> 4134</a></span>&#160;        __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#a9aa86d0d811d4a19621de7d12a369c3d">ELR_i_CODE</a>;</div><div class="line"><a name="l04135"></a><span class="lineno"> 4135</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l04136"></a><span class="lineno"> 4136</span>&#160;        {</div><div class="line"><a name="l04137"></a><span class="lineno"> 4137</span>&#160;            __I uint32_t rsvd: 24;</div><div class="line"><a name="l04138"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#ad54157b453a641f4776125894459ee35"> 4138</a></span>&#160;            __I uint32_t <a class="code" href="struct_r_x_i300___typedef.html#ad54157b453a641f4776125894459ee35">ELR_CODE</a>: 8;</div><div class="line"><a name="l04139"></a><span class="lineno"> 4139</span>&#160;        } BITS_230;</div><div class="line"><a name="l04140"></a><span class="lineno"> 4140</span>&#160;    } u_230;</div><div class="line"><a name="l04141"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#ab94b0761e98f667fcf959cd56be4e16c"> 4141</a></span>&#160;    __I uint32_t rsvd2[2];</div><div class="line"><a name="l04142"></a><span class="lineno"> 4142</span>&#160;    <span class="keyword">union</span></div><div class="line"><a name="l04143"></a><span class="lineno"> 4143</span>&#160;    {</div><div class="line"><a name="l04144"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a62421eb796be234680fe34a3c7017423"> 4144</a></span>&#160;        __IO uint32_t <a class="code" href="struct_r_x_i300___typedef.html#a62421eb796be234680fe34a3c7017423">ELR_i_INTR_CLR</a>;</div><div class="line"><a name="l04145"></a><span class="lineno"> 4145</span>&#160;        <span class="keyword">struct</span></div><div class="line"><a name="l04146"></a><span class="lineno"> 4146</span>&#160;        {</div><div class="line"><a name="l04147"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#a8ef3d4f2a9c87fcbfc49453a456d6006"> 4147</a></span>&#160;            __IO uint32_t <a class="code" href="struct_r_x_i300___typedef.html#a8ef3d4f2a9c87fcbfc49453a456d6006">ELR_INTR_CLR</a>: 1;</div><div class="line"><a name="l04148"></a><span class="lineno"><a class="line" href="struct_r_x_i300___typedef.html#ae64d741298dbf9d92cb3c985b49b7077"> 4148</a></span>&#160;            __IO uint32_t <a class="code" href="struct_r_x_i300___typedef.html#ae64d741298dbf9d92cb3c985b49b7077">rsvd</a>: 31;</div><div class="line"><a name="l04149"></a><span class="lineno"> 4149</span>&#160;        } BITS_23C;</div><div class="line"><a name="l04150"></a><span class="lineno"> 4150</span>&#160;    } u_23C;</div><div class="line"><a name="l04151"></a><span class="lineno"> 4151</span>&#160;} <a class="code" href="struct_r_x_i300___typedef.html">RXI300_Typedef</a>;</div><div class="line"><a name="l04152"></a><span class="lineno"> 4152</span>&#160;</div><div class="line"><a name="l04153"></a><span class="lineno"> 4153</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l04154"></a><span class="lineno"> 4154</span>&#160;<span class="comment">/* ================             Auto Switch declaration            ================ */</span></div><div class="line"><a name="l04155"></a><span class="lineno"> 4155</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l04156"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga55d7e82ac047656d00d9fcd99435f3eb"> 4156</a></span>&#160;<span class="preprocessor">#define AUTO_SWITCH_REG0X(table_index)  (0x00 + (table_index &lt;&lt; 2))</span></div><div class="line"><a name="l04157"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga130059d8fc219b668d4c7ad6c6fa3839"> 4157</a></span>&#160;<span class="preprocessor">#define AUTO_SWITCH_REG1X(table_index)  (0x14 + (table_index &lt;&lt; 2))</span></div><div class="line"><a name="l04158"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga87f9231c03429d9c790376e537b95f92"> 4158</a></span>&#160;<span class="preprocessor">#define AUTO_SWITCH_REG2X(table_index)  (0x28 + (table_index &lt;&lt; 2))</span></div><div class="line"><a name="l04159"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gacbb136358795ef703581b07d16caf491"> 4159</a></span>&#160;<span class="preprocessor">#define AUTO_SWITCH_REG3X(table_index)  (0x3c + (table_index &lt;&lt; 2))</span></div><div class="line"><a name="l04160"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gace0e03683f20b95b2ea97476368a42d0"> 4160</a></span>&#160;<span class="preprocessor">#define AUTO_SWITCH_REG4X(table_index)  (0x50 + (table_index &lt;&lt; 2))</span></div><div class="line"><a name="l04161"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gac4df99290f46514593578025ab6de6e7"> 4161</a></span>&#160;<span class="preprocessor">#define AUTO_SWITCH_REG5X(table_index)  (0x64 + (table_index &lt;&lt; 2))</span></div><div class="line"><a name="l04162"></a><span class="lineno"> 4162</span>&#160;</div><div class="line"><a name="l04163"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o0_x___t_y_p_e.html"> 4163</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union___t_a_b___a_u_t_o0_x___t_y_p_e.html">_TAB_AUTO0X_TYPE</a></div><div class="line"><a name="l04164"></a><span class="lineno"> 4164</span>&#160;{</div><div class="line"><a name="l04165"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o0_x___t_y_p_e.html#a134240bc6149d901e426171a82068094"> 4165</a></span>&#160;    uint32_t <a class="code" href="union___t_a_b___a_u_t_o0_x___t_y_p_e.html#a134240bc6149d901e426171a82068094">d32</a>;</div><div class="line"><a name="l04166"></a><span class="lineno"> 4166</span>&#160;    <span class="keyword">struct</span></div><div class="line"><a name="l04167"></a><span class="lineno"> 4167</span>&#160;    {</div><div class="line"><a name="l04168"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o0_x___t_y_p_e.html#aab3b081e2548cbaeb0d65cf454415656"> 4168</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o0_x___t_y_p_e.html#aab3b081e2548cbaeb0d65cf454415656">AUTO_SW_SWR_CORE_ZCDQ_TUNE_FORCECODE2</a>: 8;</div><div class="line"><a name="l04169"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o0_x___t_y_p_e.html#a26956a15e06be5ab09f505e754cc6e05"> 4169</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o0_x___t_y_p_e.html#a26956a15e06be5ab09f505e754cc6e05">AUTO_SW_SWR_CORE_ZCDQ_TUNE_FORCECODE1</a>: 8;</div><div class="line"><a name="l04170"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o0_x___t_y_p_e.html#a01fd393b91e1b1b31204f7599801cad9"> 4170</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o0_x___t_y_p_e.html#a01fd393b91e1b1b31204f7599801cad9">AUTO_SW_SWR_CORE_DUMMY</a>: 8;</div><div class="line"><a name="l04171"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o0_x___t_y_p_e.html#a0e69438ee134f1cd673b7d8cfdc6a8ab"> 4171</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o0_x___t_y_p_e.html#a0e69438ee134f1cd673b7d8cfdc6a8ab">AUTO_SW_SWR_CORE_PFM1POS_PON_OVER</a>: 8;</div><div class="line"><a name="l04172"></a><span class="lineno"> 4172</span>&#160;    };</div><div class="line"><a name="l04173"></a><span class="lineno"> 4173</span>&#160;} <a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga84fde69ac2e2fbfdbec3005a5e9c2e05">TAB_AUTO0X_TYPE</a>;</div><div class="line"><a name="l04174"></a><span class="lineno"> 4174</span>&#160;</div><div class="line"><a name="l04175"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html"> 4175</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html">_TAB_AUTO1X_TYPE</a></div><div class="line"><a name="l04176"></a><span class="lineno"> 4176</span>&#160;{</div><div class="line"><a name="l04177"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#a134240bc6149d901e426171a82068094"> 4177</a></span>&#160;    uint32_t <a class="code" href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#a134240bc6149d901e426171a82068094">d32</a>;</div><div class="line"><a name="l04178"></a><span class="lineno"> 4178</span>&#160;    <span class="keyword">struct</span></div><div class="line"><a name="l04179"></a><span class="lineno"> 4179</span>&#160;    {</div><div class="line"><a name="l04180"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#ab46822cb496df7127d34d8d792e235d5"> 4180</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#ab46822cb496df7127d34d8d792e235d5">AUTO_SW_SWR_CORE_PFMCCM1POS_PON_OVER</a>: 8;</div><div class="line"><a name="l04181"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#a2f41a2da2efe25239cdd50f32e2fbd9d"> 4181</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#a2f41a2da2efe25239cdd50f32e2fbd9d">AUTO_SW_SWR_CORE_PFM300to600K_TUNE_CCOT_MANU_CODE</a>: 5;</div><div class="line"><a name="l04182"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#a57b68b85666fe7ea7f320b74ac514d9d"> 4182</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#a57b68b85666fe7ea7f320b74ac514d9d">AUTO_SW_SWR_CORE_PFM300to600K_SEL_NI_ON</a>: 1;</div><div class="line"><a name="l04183"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#a627663f175959a1e215feb322d7a2661"> 4183</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#a627663f175959a1e215feb322d7a2661">AUTO_SW_SWR_CORE_PFM300to600K_TUNE_CCOT_FORCE</a>: 5;</div><div class="line"><a name="l04184"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#a2746dcf9bd06f2eeac6d6e1f24bfb969"> 4184</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#a2746dcf9bd06f2eeac6d6e1f24bfb969">AUTO_SW_SWR_CORE_PFM300to600K_TUNE_PFM_COMP_SAMPLE_CYC</a>: 2;</div><div class="line"><a name="l04185"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#a985bc55f4b6b310b614e04f36b075e02"> 4185</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#a985bc55f4b6b310b614e04f36b075e02">AUTO_SW_SWR_CORE_PFM300to600K_EN_VDROP_DET</a>: 1;</div><div class="line"><a name="l04186"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#a01fd393b91e1b1b31204f7599801cad9"> 4186</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#a01fd393b91e1b1b31204f7599801cad9">AUTO_SW_SWR_CORE_DUMMY</a>: 10;</div><div class="line"><a name="l04187"></a><span class="lineno"> 4187</span>&#160;    };</div><div class="line"><a name="l04188"></a><span class="lineno"> 4188</span>&#160;} <a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga155755e334f96ad01d3dbb66cf657782">TAB_AUTO1X_TYPE</a>;</div><div class="line"><a name="l04189"></a><span class="lineno"> 4189</span>&#160;</div><div class="line"><a name="l04190"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html"> 4190</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html">_TAB_AUTO2X_TYPE</a></div><div class="line"><a name="l04191"></a><span class="lineno"> 4191</span>&#160;{</div><div class="line"><a name="l04192"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html#a134240bc6149d901e426171a82068094"> 4192</a></span>&#160;    uint32_t <a class="code" href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html#a134240bc6149d901e426171a82068094">d32</a>;</div><div class="line"><a name="l04193"></a><span class="lineno"> 4193</span>&#160;    <span class="keyword">struct</span></div><div class="line"><a name="l04194"></a><span class="lineno"> 4194</span>&#160;    {</div><div class="line"><a name="l04195"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html#a3f9f2ab7dd42b44adbd21e739c7f847c"> 4195</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html#a3f9f2ab7dd42b44adbd21e739c7f847c">AUTO_SW_SWR_CORE_PFM300to600K2_TUNE_CCOT_MANU_CODE</a>: 5;</div><div class="line"><a name="l04196"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html#ad817ee529a491d9760ba7144fd375612"> 4196</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html#ad817ee529a491d9760ba7144fd375612">AUTO_SW_SWR_CORE_PFM300to600K2_SEL_NI_ON</a>: 1;</div><div class="line"><a name="l04197"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html#a46297cdc0b7c8e7c5e1f1763abcd90de"> 4197</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html#a46297cdc0b7c8e7c5e1f1763abcd90de">AUTO_SW_SWR_CORE_PFM300to600K2_TUNE_CCOT_FORCE</a>: 5;</div><div class="line"><a name="l04198"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html#add32cb5139981be2e1aa3600ad2198e8"> 4198</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html#add32cb5139981be2e1aa3600ad2198e8">AUTO_SW_SWR_CORE_PFM300to600K2_TUNE_PFM_COMP_SAMPLE_CYC</a>: 2;</div><div class="line"><a name="l04199"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html#a0a2965cc2e3d7430bbfa0f488696e864"> 4199</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html#a0a2965cc2e3d7430bbfa0f488696e864">AUTO_SW_SWR_CORE_PFM300to600K2_EN_VDROP_DET</a>: 1;</div><div class="line"><a name="l04200"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html#a01fd393b91e1b1b31204f7599801cad9"> 4200</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html#a01fd393b91e1b1b31204f7599801cad9">AUTO_SW_SWR_CORE_DUMMY</a>: 18;</div><div class="line"><a name="l04201"></a><span class="lineno"> 4201</span>&#160;    };</div><div class="line"><a name="l04202"></a><span class="lineno"> 4202</span>&#160;} <a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#gaac5e8b4d951cb2e81d6f0af5e937c6da">TAB_AUTO2X_TYPE</a>;</div><div class="line"><a name="l04203"></a><span class="lineno"> 4203</span>&#160;</div><div class="line"><a name="l04204"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html"> 4204</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html">_TAB_AUTO3X_TYPE</a></div><div class="line"><a name="l04205"></a><span class="lineno"> 4205</span>&#160;{</div><div class="line"><a name="l04206"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a134240bc6149d901e426171a82068094"> 4206</a></span>&#160;    uint32_t <a class="code" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a134240bc6149d901e426171a82068094">d32</a>;</div><div class="line"><a name="l04207"></a><span class="lineno"> 4207</span>&#160;    <span class="keyword">struct</span></div><div class="line"><a name="l04208"></a><span class="lineno"> 4208</span>&#160;    {</div><div class="line"><a name="l04209"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a30fa0d305f54893a4254172f7ce5e7f6"> 4209</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a30fa0d305f54893a4254172f7ce5e7f6">AUTO_SW_SWR_CORE_EN_TAB0_AUTO_SW_SWR_SHORT</a>: 1;</div><div class="line"><a name="l04210"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a44d66c40d8945d17a57c1810c87c63a9"> 4210</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a44d66c40d8945d17a57c1810c87c63a9">AUTO_SW_SWR_CORE_SEL_FOLLOWCTRL1</a>: 1;</div><div class="line"><a name="l04211"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#aa5a4b7b7eb340a2f1e7802b166eafbf1"> 4211</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#aa5a4b7b7eb340a2f1e7802b166eafbf1">AUTO_SW_SWR_CORE_TUNE_VDIV1</a>: 8;</div><div class="line"><a name="l04212"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a9e21c1a28a29d31d2cb5c71b1381eae6"> 4212</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a9e21c1a28a29d31d2cb5c71b1381eae6">AUTO_SW_SWR_CORE_POW_SAW</a>: 1;</div><div class="line"><a name="l04213"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#aa0319ecfb95569a5b9130aba87cebcb8"> 4213</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#aa0319ecfb95569a5b9130aba87cebcb8">AUTO_SW_SWR_CORE_FPWM2</a>: 1;</div><div class="line"><a name="l04214"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#af6aedc2505b6a7347ee973ad0a593df4"> 4214</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#af6aedc2505b6a7347ee973ad0a593df4">AUTO_SW_SWR_CORE_FPWM1</a>: 1;</div><div class="line"><a name="l04215"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#aa199b4ab570d4b5d04c3e0728942e84c"> 4215</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#aa199b4ab570d4b5d04c3e0728942e84c">AUTO_SW_SWR_CORE_EN_SAW_RAMP2</a>: 1;</div><div class="line"><a name="l04216"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#ad20dc364b04bb521a4ba59c5673ba3cc"> 4216</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#ad20dc364b04bb521a4ba59c5673ba3cc">AUTO_SW_SWR_CORE_EN_SAW_RAMP1</a>: 1;</div><div class="line"><a name="l04217"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a0f52db1d38b2330c3d0a3fa728521b2c"> 4217</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a0f52db1d38b2330c3d0a3fa728521b2c">AUTO_SW_SWR_CORE_TUNE_OCP_RES</a>: 2;</div><div class="line"><a name="l04218"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a17d3064d5ef6cb0bb362e49ea8a68af6"> 4218</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a17d3064d5ef6cb0bb362e49ea8a68af6">AUTO_SW_SWR_CORE_SEL_OCP_TABLE</a>: 1;</div><div class="line"><a name="l04219"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a0dd1e9f7a5fde252a22c5626ca0f825d"> 4219</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a0dd1e9f7a5fde252a22c5626ca0f825d">AUTO_SW_SWR_CORE_DUMMY0</a>: 2;</div><div class="line"><a name="l04220"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a3891e49307ce3bde75ef3c7568bef4c9"> 4220</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a3891e49307ce3bde75ef3c7568bef4c9">AUTO_SW_SWR_CORE_EN_DMYLOAD2</a>: 1;</div><div class="line"><a name="l04221"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a60eb15d4fb00ecf0d06ccb92fbf08e95"> 4221</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a60eb15d4fb00ecf0d06ccb92fbf08e95">AUTO_SW_SWR_CORE_EN_DMYLOAD1</a>: 1;</div><div class="line"><a name="l04222"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a099b18f5ca39a3fa7178f20d1d3bab99"> 4222</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a099b18f5ca39a3fa7178f20d1d3bab99">AUTO_SW_SWR_CORE_X4_PFM_COMP_IB_OUT1</a>: 1;</div><div class="line"><a name="l04223"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#ad1df71fb4784bd65eb08aa4d1967d71c"> 4223</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#ad1df71fb4784bd65eb08aa4d1967d71c">AUTO_SW_SWR_CORE_X4_PFM_COMP_IB_OUT2</a>: 1;</div><div class="line"><a name="l04224"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#ac43e403b0560cfaebe417ba681c71739"> 4224</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#ac43e403b0560cfaebe417ba681c71739">AUTO_SW_SWR_CORE_EN_PFM_FORCE_OFF_TO_ZCD1</a>: 1;</div><div class="line"><a name="l04225"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#afba60cd43214f2d439f3fa6fbe7b5f2f"> 4225</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#afba60cd43214f2d439f3fa6fbe7b5f2f">AUTO_SW_SWR_CORE_EN_PFM_FORCE_OFF_TO_ZCD2</a>: 1;</div><div class="line"><a name="l04226"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#ae09dfaf6a3abf19779603f69c193dddd"> 4226</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#ae09dfaf6a3abf19779603f69c193dddd">AUTO_SW_SWR_CORE_TUNE_POS_VREFOCPPFM1</a>: 3;</div><div class="line"><a name="l04227"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#af7ba155423ecece1f7ad7074eaa9e959"> 4227</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#af7ba155423ecece1f7ad7074eaa9e959">AUTO_SW_SWR_CORE_DUMMY1</a>: 3;</div><div class="line"><a name="l04228"></a><span class="lineno"> 4228</span>&#160;    };</div><div class="line"><a name="l04229"></a><span class="lineno"> 4229</span>&#160;} <a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#gabdecf8dfe32a613c6c13fe49e324532e">TAB_AUTO3X_TYPE</a>;</div><div class="line"><a name="l04230"></a><span class="lineno"> 4230</span>&#160;</div><div class="line"><a name="l04231"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html"> 4231</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html">_TAB_AUTO4X_TYPE</a></div><div class="line"><a name="l04232"></a><span class="lineno"> 4232</span>&#160;{</div><div class="line"><a name="l04233"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#a134240bc6149d901e426171a82068094"> 4233</a></span>&#160;    uint32_t <a class="code" href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#a134240bc6149d901e426171a82068094">d32</a>;</div><div class="line"><a name="l04234"></a><span class="lineno"> 4234</span>&#160;    <span class="keyword">struct</span></div><div class="line"><a name="l04235"></a><span class="lineno"> 4235</span>&#160;    {</div><div class="line"><a name="l04236"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#a774b527e3b25a0bcb3d01236c266b9b7"> 4236</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#a774b527e3b25a0bcb3d01236c266b9b7">AUTO_SW_SWR_AUDIO_PFM300to600K_TUNE_CCOT_MANU_CODE</a>: 5;</div><div class="line"><a name="l04237"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#a087b8588f3b4986bf6042c56548e25a9"> 4237</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#a087b8588f3b4986bf6042c56548e25a9">AUTO_SW_SWR_AUDIO_PFM300to600K_SEL_NI_ON</a>: 1;</div><div class="line"><a name="l04238"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#ad43fabaf50f762c6881b8be05e36637b"> 4238</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#ad43fabaf50f762c6881b8be05e36637b">AUTO_SW_SWR_AUDIO_PFM300to600K_TUNE_CCOT_FORCE</a>: 5;</div><div class="line"><a name="l04239"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#aa7f87918cdf1d1a583529ba796975d4e"> 4239</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#aa7f87918cdf1d1a583529ba796975d4e">AUTO_SW_SWR_AUDIO_PFM300to600K_TUNE_PFM_COMP_SAMPLE_CYC</a>: 2;</div><div class="line"><a name="l04240"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#a0be41e0259a1df88262dadfa5873a5e5"> 4240</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#a0be41e0259a1df88262dadfa5873a5e5">AUTO_SW_SWR_AUDIO_PFM300to600K_EN_VDROP_DET</a>: 1;</div><div class="line"><a name="l04241"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#a79732c3dc1237703af4186a23241a22b"> 4241</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#a79732c3dc1237703af4186a23241a22b">AUTO_SW_SWR_AUDIO_DUMMY0</a>: 7;</div><div class="line"><a name="l04242"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#a107c10f75e3772d97dd0fbd0457305f0"> 4242</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#a107c10f75e3772d97dd0fbd0457305f0">AUTO_SW_SWR_AUDIO_PFMPOS_PON_OVER</a>: 8;</div><div class="line"><a name="l04243"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#a9eb5a7d013b63e34558c82da08ff6739"> 4243</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#a9eb5a7d013b63e34558c82da08ff6739">AUTO_SW_SWR_AUDIO_DUMMY1</a>: 3;</div><div class="line"><a name="l04244"></a><span class="lineno"> 4244</span>&#160;    };</div><div class="line"><a name="l04245"></a><span class="lineno"> 4245</span>&#160;} <a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#gae84852fcb74a6bef30c148943fcb6ceb">TAB_AUTO4X_TYPE</a>;</div><div class="line"><a name="l04246"></a><span class="lineno"> 4246</span>&#160;</div><div class="line"><a name="l04247"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html"> 4247</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html">_TAB_AUTO5X_TYPE</a></div><div class="line"><a name="l04248"></a><span class="lineno"> 4248</span>&#160;{</div><div class="line"><a name="l04249"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a134240bc6149d901e426171a82068094"> 4249</a></span>&#160;    uint32_t <a class="code" href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a134240bc6149d901e426171a82068094">d32</a>;</div><div class="line"><a name="l04250"></a><span class="lineno"> 4250</span>&#160;    <span class="keyword">struct</span></div><div class="line"><a name="l04251"></a><span class="lineno"> 4251</span>&#160;    {</div><div class="line"><a name="l04252"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a61525276cad7d62d896cc61b77544611"> 4252</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a61525276cad7d62d896cc61b77544611">AUTO_SW_XTAL_SEL_MODE</a>: 3;</div><div class="line"><a name="l04253"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a96754e8fadcbc0edf487016a545c92ae"> 4253</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a96754e8fadcbc0edf487016a545c92ae">AUTO_SW_XTAL_EN_SUPPLY_MODE</a>: 1;</div><div class="line"><a name="l04254"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a919f84e4345aa165d2ce43c64b1b2361"> 4254</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a919f84e4345aa165d2ce43c64b1b2361">AUTO_SW_SWR_AUDIO_TUNE_VDIV</a>: 8;</div><div class="line"><a name="l04255"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#afe8c3fb2854df96d50ef583f659ed374"> 4255</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#afe8c3fb2854df96d50ef583f659ed374">AUTO_SW_SWR_AUDIO_ZCDQ_TUNE_FORCECODE1</a>: 8;</div><div class="line"><a name="l04256"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a01b96d96a0088cc6eac450b8d5d6b3d4"> 4256</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a01b96d96a0088cc6eac450b8d5d6b3d4">AUTO_SW_SWR_AUDIO_TUNE_OCP_RES</a>: 2;</div><div class="line"><a name="l04257"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#aa0741e5b0391dbb8d28417b62ea6c1f9"> 4257</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#aa0741e5b0391dbb8d28417b62ea6c1f9">AUTO_SW_SWR_AUDIO_SEL_OCP2</a>: 1;</div><div class="line"><a name="l04258"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a374f3c1b07fd446f38c0d4ecc87e6ef5"> 4258</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a374f3c1b07fd446f38c0d4ecc87e6ef5">AUTO_SW_SWR_AUDIO_SEL_SOFTSTART</a>: 1;</div><div class="line"><a name="l04259"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a7147d38169469695d7f28a593fd99041"> 4259</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a7147d38169469695d7f28a593fd99041">AUTO_SW_SWR_AUDIO_EN_PFM_FORCE_OFF_TO_ZCD</a>: 1;</div><div class="line"><a name="l04260"></a><span class="lineno"><a class="line" href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a02b2a53576b4b9cf27de3a25bd51fff7"> 4260</a></span>&#160;        uint32_t <a class="code" href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a02b2a53576b4b9cf27de3a25bd51fff7">AUTO_SW_SWR_AUDIO_DUMMY</a>: 7;</div><div class="line"><a name="l04261"></a><span class="lineno"> 4261</span>&#160;    };</div><div class="line"><a name="l04262"></a><span class="lineno"> 4262</span>&#160;} <a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga873030d1db95afbde4ce4ed2952118b4">TAB_AUTO5X_TYPE</a>;</div><div class="line"><a name="l04263"></a><span class="lineno"> 4263</span>&#160;</div><div class="line"><a name="l04264"></a><span class="lineno"> 4264</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l04265"></a><span class="lineno"> 4265</span>&#160;<span class="comment">/* ================             Peripheral declaration             ================ */</span></div><div class="line"><a name="l04266"></a><span class="lineno"> 4266</span>&#160;<span class="comment">/* ================================================================================ */</span></div><div class="line"><a name="l04267"></a><span class="lineno"> 4267</span>&#160;<span class="comment">/* System */</span></div><div class="line"><a name="l04268"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaaa1cfc1e875690d487f70c130dceeeb8"> 4268</a></span>&#160;<span class="preprocessor">#define SoC_VENDOR                      ((SoC_VENDOR_REG_TypeDef   *) VENDOR_REG_BASE)</span></div><div class="line"><a name="l04269"></a><span class="lineno"> 4269</span>&#160;</div><div class="line"><a name="l04270"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaa5836400e5bfac9d6f22bae7409cc16f"> 4270</a></span>&#160;<span class="preprocessor">#define PERIPH                          ((PHERIPHERIAL_TypeDef  *) PERIPH_REG_BASE)</span></div><div class="line"><a name="l04271"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga2dd6230d64a04f3eff8f552ef6c3962d"> 4271</a></span>&#160;<span class="preprocessor">#define SYSBLKCTRL                      ((SYS_BLKCTRL_TypeDef   *) SYSBLKCTRL_REG_BASE)</span></div><div class="line"><a name="l04272"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga5a50fd3e1ff4123ed60c95bfa7af6c40"> 4272</a></span>&#160;<span class="preprocessor">#define PERIPHINT                       ((PERI_INT_TypeDef      *) VENDOR_REG_BASE)</span></div><div class="line"><a name="l04273"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga45a3c1192fa76c9bb643ae9359c454fc"> 4273</a></span>&#160;<span class="preprocessor">#define OTP_RANG_PROT                   ((OTP_RANG_PROTECT_TypeDef *) (VENDOR_REG_BASE + 0x00E0))</span></div><div class="line"><a name="l04274"></a><span class="lineno"> 4274</span>&#160;</div><div class="line"><a name="l04275"></a><span class="lineno"> 4275</span>&#160;<span class="comment">/* IO */</span></div><div class="line"><a name="l04276"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gab01393036e9d47bbfd0c51d58fa32cfb"> 4276</a></span>&#160;<span class="preprocessor">#define KEYSCAN                         ((KEYSCAN_TypeDef       *) KEYSCAN_REG_BASE)</span></div><div class="line"><a name="l04277"></a><span class="lineno"> 4277</span>&#160;<span class="keyword">extern</span> <a class="code" href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a> *<a class="code" href="group__x3d___r_t_l876_x___exported___macros.html#ga1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a>;</div><div class="line"><a name="l04278"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gac485358099728ddae050db37924dd6b7"> 4278</a></span>&#160;<span class="preprocessor">#define GPIOA                           ((GPIO_TypeDef          *) GPIOA_REG_BASE)</span></div><div class="line"><a name="l04279"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga1037b18e2d226fe7d327d4a6f17a21c1"> 4279</a></span>&#160;<span class="preprocessor">#define GPIO  GPIOA</span></div><div class="line"><a name="l04280"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga68b66ac73be4c836db878a42e1fea3cd"> 4280</a></span>&#160;<span class="preprocessor">#define GPIOB                           ((GPIO_TypeDef          *) GPIOB_REG_BASE)</span></div><div class="line"><a name="l04281"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga2dca03332d620196ba943bc2346eaa08"> 4281</a></span>&#160;<span class="preprocessor">#define GPIOC                           ((GPIO_TypeDef          *) GPIOC_REG_BASE)</span></div><div class="line"><a name="l04282"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga9acb39c1a508c83bf15e974d62c4a06f"> 4282</a></span>&#160;<span class="preprocessor">#define QDEC                            ((QDEC_TypeDef          *) QDEC_REG_BASE)</span></div><div class="line"><a name="l04283"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga86abb2e8858d177c04e60c41e9242045"> 4283</a></span>&#160;<span class="preprocessor">#define I2C0                            ((I2C_TypeDef           *) I2C0_REG_BASE)</span></div><div class="line"><a name="l04284"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gab45d257574da6fe1f091cc45b7eda6cc"> 4284</a></span>&#160;<span class="preprocessor">#define I2C1                            ((I2C_TypeDef           *) I2C1_REG_BASE)</span></div><div class="line"><a name="l04285"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gafa60ac20c1921ef1002083bb3e1f5d16"> 4285</a></span>&#160;<span class="preprocessor">#define I2C2                            ((I2C_TypeDef           *) I2C2_REG_BASE)</span></div><div class="line"><a name="l04286"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaf26e39c91b262cc480085abcc450d3d5"> 4286</a></span>&#160;<span class="preprocessor">#define SPI0                            ((SPI_TypeDef           *) SPI0_REG_BASE)</span></div><div class="line"><a name="l04287"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga0ca84626a02716cde69e960892cb56cf"> 4287</a></span>&#160;<span class="preprocessor">#define SPI0_HS                         ((SPI_TypeDef           *) SPI0_HS_REG_BASE)</span></div><div class="line"><a name="l04288"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gad483be344a28ac800be8f03654a9612f"> 4288</a></span>&#160;<span class="preprocessor">#define SPI1                            ((SPI_TypeDef           *) SPI1_REG_BASE)</span></div><div class="line"><a name="l04289"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaf2c3d8ce359dcfbb2261e07ed42af72b"> 4289</a></span>&#160;<span class="preprocessor">#define SPI2                            ((SPI_TypeDef           *) SPI2_REG_BASE)</span></div><div class="line"><a name="l04290"></a><span class="lineno"> 4290</span>&#160;</div><div class="line"><a name="l04291"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gadf637472e02e28e3c8cd35e8803a1e41"> 4291</a></span>&#160;<span class="preprocessor">#define TIM0                            ((TIM_TypeDef           *) TIM0_REG_BASE)</span></div><div class="line"><a name="l04292"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga2e87451fea8dc9380056d3cfc5ed81fb"> 4292</a></span>&#160;<span class="preprocessor">#define TIM1                            ((TIM_TypeDef           *) TIM1_REG_BASE)</span></div><div class="line"><a name="l04293"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga3cfac9f2e43673f790f8668d48b4b92b"> 4293</a></span>&#160;<span class="preprocessor">#define TIM2                            ((TIM_TypeDef           *) TIM2_REG_BASE)</span></div><div class="line"><a name="l04294"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga61ee4c391385607d7af432b63905fcc9"> 4294</a></span>&#160;<span class="preprocessor">#define TIM3                            ((TIM_TypeDef           *) TIM3_REG_BASE)</span></div><div class="line"><a name="l04295"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga91a09bad8bdc7a1cb3d85cf49c94c8ec"> 4295</a></span>&#160;<span class="preprocessor">#define TIM4                            ((TIM_TypeDef           *) TIM4_REG_BASE)</span></div><div class="line"><a name="l04296"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga5125ff6a23a2ed66e2e19bd196128c14"> 4296</a></span>&#160;<span class="preprocessor">#define TIM5                            ((TIM_TypeDef           *) TIM5_REG_BASE)</span></div><div class="line"><a name="l04297"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gac7b4ed55f9201b498b38c962cca97314"> 4297</a></span>&#160;<span class="preprocessor">#define TIM6                            ((TIM_TypeDef           *) TIM6_REG_BASE)</span></div><div class="line"><a name="l04298"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga49267c49946fd61db6af8b49bcf16394"> 4298</a></span>&#160;<span class="preprocessor">#define TIM7                            ((TIM_TypeDef           *) TIM7_REG_BASE)</span></div><div class="line"><a name="l04299"></a><span class="lineno"> 4299</span>&#160;</div><div class="line"><a name="l04300"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga9a3660400b17735e91331f256095810e"> 4300</a></span>&#160;<span class="preprocessor">#define TIM8                            ((TIM_TypeDef           *) TIM8_REG_BASE)</span></div><div class="line"><a name="l04301"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaf52b4b4c36110a0addfa98059f54a50e"> 4301</a></span>&#160;<span class="preprocessor">#define TIM9                            ((TIM_TypeDef           *) TIM9_REG_BASE)</span></div><div class="line"><a name="l04302"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga46b2ad3f5f506f0f8df0d2ec3e767267"> 4302</a></span>&#160;<span class="preprocessor">#define TIM10                           ((TIM_TypeDef           *) TIM10_REG_BASE)</span></div><div class="line"><a name="l04303"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gacfd11ef966c7165f57e2cebe0abc71ad"> 4303</a></span>&#160;<span class="preprocessor">#define TIM11                           ((TIM_TypeDef           *) TIM11_REG_BASE)</span></div><div class="line"><a name="l04304"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga2397f8a0f8e7aa10cf8e8c049e431e53"> 4304</a></span>&#160;<span class="preprocessor">#define TIM12                           ((TIM_TypeDef           *) TIM12_REG_BASE)</span></div><div class="line"><a name="l04305"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga5a959a833074d59bf6cc7fb437c65b18"> 4305</a></span>&#160;<span class="preprocessor">#define TIM13                           ((TIM_TypeDef           *) TIM13_REG_BASE)</span></div><div class="line"><a name="l04306"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga2dd30f46fad69dd73e1d8941a43daffe"> 4306</a></span>&#160;<span class="preprocessor">#define TIM14                           ((TIM_TypeDef           *) TIM14_REG_BASE)</span></div><div class="line"><a name="l04307"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga87e4b442041d1c03a6af113fbe04a182"> 4307</a></span>&#160;<span class="preprocessor">#define TIM15                           ((TIM_TypeDef           *) TIM15_REG_BASE)</span></div><div class="line"><a name="l04308"></a><span class="lineno"> 4308</span>&#160;</div><div class="line"><a name="l04309"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga6d5efdb2e23509205005e1b95189d7c5"> 4309</a></span>&#160;<span class="preprocessor">#define PWM0_PN                         ((PWM_TypeDef           *) PWM0_REG_BASE)</span></div><div class="line"><a name="l04310"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga2783e8a9e798845fdf9d9563845f0682"> 4310</a></span>&#160;<span class="preprocessor">#define PWM1_PN                         ((PWM_TypeDef           *) PWM1_REG_BASE)</span></div><div class="line"><a name="l04311"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga8c197a7808240f8f825237f4bf97a987"> 4311</a></span>&#160;<span class="preprocessor">#define PWM2                            ((PWM_TypeDef           *) PWM2_REG_BASE)</span></div><div class="line"><a name="l04312"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaeac4f78c2ea8acea2ef0ec02c191f3d2"> 4312</a></span>&#160;<span class="preprocessor">#define PWM3                            ((PWM_TypeDef           *) PWM3_REG_BASE)</span></div><div class="line"><a name="l04313"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga07cd27363de0ed42b00fc72f24a3b034"> 4313</a></span>&#160;<span class="preprocessor">#define TIMA_CHANNELS                   ((TIM_ChannelsTypeDef   *)TIMA_CHANNELS_REG_BASE)</span></div><div class="line"><a name="l04314"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga64b290a1ef8df6bcd717d1bb92ee6d86"> 4314</a></span>&#160;<span class="preprocessor">#define TIMB_CHANNELS                   ((TIM_ChannelsTypeDef   *)TIMB_CHANNELS_REG_BASE)</span></div><div class="line"><a name="l04315"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga1be3cf23fbb59fc8ca19b49bc347ee41"> 4315</a></span>&#160;<span class="preprocessor">#define GDMA_BASE                       ((GDMA_TypeDef          *) GDMA_REG_BASE)</span></div><div class="line"><a name="l04316"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gafaf7381179e079af738137bbeceec031"> 4316</a></span>&#160;<span class="preprocessor">#define GDMA1_BASE                      ((GDMA_TypeDef          *) GDMA1_REG_BASE)  //reserved for DSP&#39;s GDMA</span></div><div class="line"><a name="l04317"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga85a9d9a6f6f8c3f5918c1623084d8965"> 4317</a></span>&#160;<span class="preprocessor">#define GDMA_Channel0                   ((GDMA_ChannelTypeDef   *) GDMA_Channel0_BASE)</span></div><div class="line"><a name="l04318"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaebff124ae0fc6a92b10430e67c36d3ba"> 4318</a></span>&#160;<span class="preprocessor">#define GDMA_Channel1                   ((GDMA_ChannelTypeDef   *) GDMA_Channel1_BASE)</span></div><div class="line"><a name="l04319"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga999f9cffee7e7d817f365259d7c4a2da"> 4319</a></span>&#160;<span class="preprocessor">#define GDMA_Channel2                   ((GDMA_ChannelTypeDef   *) GDMA_Channel2_BASE)</span></div><div class="line"><a name="l04320"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga081d09ffc4b0a1be18ab2c94708fd6a3"> 4320</a></span>&#160;<span class="preprocessor">#define GDMA_Channel3                   ((GDMA_ChannelTypeDef   *) GDMA_Channel3_BASE)</span></div><div class="line"><a name="l04321"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga2d97c97a99aacec88ecb8a74124b2734"> 4321</a></span>&#160;<span class="preprocessor">#define GDMA_Channel4                   ((GDMA_ChannelTypeDef   *) GDMA_Channel4_BASE)</span></div><div class="line"><a name="l04322"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga819ee9b7abb031584a9d376843779602"> 4322</a></span>&#160;<span class="preprocessor">#define GDMA_Channel5                   ((GDMA_ChannelTypeDef   *) GDMA_Channel5_BASE)</span></div><div class="line"><a name="l04323"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga9fcf77227f90a3b425f96eb199bda7c4"> 4323</a></span>&#160;<span class="preprocessor">#define GDMA_Channel6                   ((GDMA_ChannelTypeDef   *) GDMA_Channel6_BASE)</span></div><div class="line"><a name="l04324"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaae7c6475188e68fcf04589c778b32bd2"> 4324</a></span>&#160;<span class="preprocessor">#define GDMA_Channel7                   ((GDMA_ChannelTypeDef   *) GDMA_Channel7_BASE)</span></div><div class="line"><a name="l04325"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga600b8d768eda635b3f54e49c2a3fbba0"> 4325</a></span>&#160;<span class="preprocessor">#define GDMA_Channel8                   ((GDMA_ChannelTypeDef   *) GDMA_Channel8_BASE)</span></div><div class="line"><a name="l04326"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gacc19298503377d572470dfe8153e8978"> 4326</a></span>&#160;<span class="preprocessor">#define GDMA_Channel9                   ((GDMA_ChannelTypeDef   *) GDMA_Channel9_BASE)</span></div><div class="line"><a name="l04327"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga433ea37723ccb507f69d59f06a4506d0"> 4327</a></span>&#160;<span class="preprocessor">#define GDMA_Channel10                  ((GDMA_ChannelTypeDef   *) GDMA_Channel10_BASE)</span></div><div class="line"><a name="l04328"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gad5e6281475baec8ead70c1d81e20504e"> 4328</a></span>&#160;<span class="preprocessor">#define GDMA_Channel11                  ((GDMA_ChannelTypeDef   *) GDMA_Channel11_BASE)</span></div><div class="line"><a name="l04329"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga768b94b64ed8b3015d88147579f59aee"> 4329</a></span>&#160;<span class="preprocessor">#define GDMA_Channel12                  ((GDMA_ChannelTypeDef   *) GDMA_Channel12_BASE)</span></div><div class="line"><a name="l04330"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gad385e80db3cb97082697cec5960fb43f"> 4330</a></span>&#160;<span class="preprocessor">#define GDMA_Channel13                  ((GDMA_ChannelTypeDef   *) GDMA_Channel13_BASE)</span></div><div class="line"><a name="l04331"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gad44ec827bd4234d9dc855fc7c57c296f"> 4331</a></span>&#160;<span class="preprocessor">#define GDMA_Channel14                  ((GDMA_ChannelTypeDef   *) GDMA_Channel14_BASE)</span></div><div class="line"><a name="l04332"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga5e2a31f86f1dc190737e533d9af1e779"> 4332</a></span>&#160;<span class="preprocessor">#define GDMA_Channel15                  ((GDMA_ChannelTypeDef   *) GDMA_Channel15_BASE)</span></div><div class="line"><a name="l04333"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga430f82385f8022a3e03715fee61dc423"> 4333</a></span>&#160;<span class="preprocessor">#define GDMA1_Channel0                  ((GDMA_ChannelTypeDef   *) GDMA1_Channel0_BASE)</span></div><div class="line"><a name="l04334"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga26db77fa205a93f8d86210e4456f8f2b"> 4334</a></span>&#160;<span class="preprocessor">#define GDMA1_Channel1                  ((GDMA_ChannelTypeDef   *) GDMA1_Channel1_BASE)</span></div><div class="line"><a name="l04335"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga4a7740b4c8d6490e2567e9f3c33e77a9"> 4335</a></span>&#160;<span class="preprocessor">#define GDMA1_Channel2                  ((GDMA_ChannelTypeDef   *) GDMA1_Channel2_BASE)</span></div><div class="line"><a name="l04336"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga190dbd2060bb7002086aa9ea84ba670e"> 4336</a></span>&#160;<span class="preprocessor">#define GDMA1_Channel3                  ((GDMA_ChannelTypeDef   *) GDMA1_Channel3_BASE)</span></div><div class="line"><a name="l04337"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gab8b9c2f5bd1b2db4050e45ac8b467529"> 4337</a></span>&#160;<span class="preprocessor">#define GDMA1_Channel4                  ((GDMA_ChannelTypeDef   *) GDMA1_Channel4_BASE)</span></div><div class="line"><a name="l04338"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga0065b85a94be0959ba867852d301f281"> 4338</a></span>&#160;<span class="preprocessor">#define GDMA1_Channel5                  ((GDMA_ChannelTypeDef   *) GDMA1_Channel5_BASE)</span></div><div class="line"><a name="l04339"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga0c0de395cf7cacbdc83d565f9fee8498"> 4339</a></span>&#160;<span class="preprocessor">#define GDMA1_Channel6                  ((GDMA_ChannelTypeDef   *) GDMA1_Channel6_BASE)</span></div><div class="line"><a name="l04340"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaefb6e9e835d87d52fb0183b19c7736c5"> 4340</a></span>&#160;<span class="preprocessor">#define GDMA1_Channel7                  ((GDMA_ChannelTypeDef   *) GDMA1_Channel7_BASE)</span></div><div class="line"><a name="l04341"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga54d148b91f3d356713f7e367a2243bea"> 4341</a></span>&#160;<span class="preprocessor">#define ADC                             ((ADC_TypeDef           *) ADC_REG_BASE)</span></div><div class="line"><a name="l04342"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga0508661f121639ffdee7de2353a0def2"> 4342</a></span>&#160;<span class="preprocessor">#define UART0                           ((UART_TypeDef          *) UART0_REG_BASE)</span></div><div class="line"><a name="l04343"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga8d69bf04d07af4fbbab5a8bd291f65ff"> 4343</a></span>&#160;<span class="preprocessor">#define UART1                           ((UART_TypeDef          *) UART1_REG_BASE)</span></div><div class="line"><a name="l04344"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga7f6bd6eb89ae2eeae97af4207ebe3cde"> 4344</a></span>&#160;<span class="preprocessor">#define UART2                           ((UART_TypeDef          *) UART2_REG_BASE)</span></div><div class="line"><a name="l04345"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga961726a611b38bcaf61f3d598b0a59ec"> 4345</a></span>&#160;<span class="preprocessor">#define UART3                           ((UART_TypeDef          *) UART3_REG_BASE)</span></div><div class="line"><a name="l04346"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gafb485fe1b9cebe1ad3645a426a1fdafe"> 4346</a></span>&#160;<span class="preprocessor">#define SPIC0                           ((SPIC_TypeDef          *) SPIC_FLASH0_REG_BASE)</span></div><div class="line"><a name="l04347"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gadca5f13590868ff88a7a3aab297fbe3c"> 4347</a></span>&#160;<span class="preprocessor">#define SPIC1                           ((SPIC_TypeDef          *) SPIC_FLASH1_REG_BASE)</span></div><div class="line"><a name="l04348"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga144340da9b34a0bb4af39c943755d14b"> 4348</a></span>&#160;<span class="preprocessor">#define SPIC2                           ((SPIC_TypeDef          *) SPIC_FLASH2_REG_BASE)</span></div><div class="line"><a name="l04349"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga47e2bd54cb4e2eeca7c3b68e6cdd881f"> 4349</a></span>&#160;<span class="preprocessor">#define SPIC3                           ((SPIC_TypeDef          *) SPIC_FLASH3_REG_BASE)</span></div><div class="line"><a name="l04350"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gafbcc09949244317cfbe4583346890d68"> 4350</a></span>&#160;<span class="preprocessor">#define SPIC4                           ((SPIC_TypeDef          *) DSP_SPIC_REG_BASE)</span></div><div class="line"><a name="l04351"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga5921a74765f6d040e4133ac0422ee7f4"> 4351</a></span>&#160;<span class="preprocessor">#define PSRAMC                          ((PSRAMC_TypeDef        *) DSP_PSRAMC_REG_BASE)</span></div><div class="line"><a name="l04352"></a><span class="lineno"> 4352</span>&#160;</div><div class="line"><a name="l04353"></a><span class="lineno"> 4353</span>&#160;<span class="comment">// for BBPRO UART compatible</span></div><div class="line"><a name="l04354"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaf7cb12b462b4594bd759d1b4e241ec4c"> 4354</a></span>&#160;<span class="preprocessor">#define UART                            ((UART_TypeDef            *) UART_REG_BASE)</span></div><div class="line"><a name="l04355"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga8ccaf2db9c2fa3b09125874e15706b7f"> 4355</a></span>&#160;<span class="preprocessor">#define LOG_UART                        ((UART_TypeDef            *) LOG_UART_REG_BASE)</span></div><div class="line"><a name="l04356"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga9131dae6e2a17dc70f1198a136c6e7b4"> 4356</a></span>&#160;<span class="preprocessor">#define LOG_UART1                       ((UART_TypeDef            *) LOG_UART1_REG_BASE)</span></div><div class="line"><a name="l04357"></a><span class="lineno"> 4357</span>&#160;</div><div class="line"><a name="l04358"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga482a8e1dda8423963fda2a505f7e26e3"> 4358</a></span>&#160;<span class="preprocessor">#define SPI3WIRE                        ((SPI3WIRE_TypeDef      *) SPI2WIRE_REG_BASE)</span></div><div class="line"><a name="l04359"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga68e22635ff207d8ca10459833856bd75"> 4359</a></span>&#160;<span class="preprocessor">#define IR                              ((IR_TypeDef            *) IR_RC_REG_BASE)</span></div><div class="line"><a name="l04360"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga5359a088f5d8b20ce74d920e46059304"> 4360</a></span>&#160;<span class="preprocessor">#define RTC                             ((RTC_TypeDef           *) RTC_REG_BASE)</span></div><div class="line"><a name="l04361"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga0273deb9d83063b9fbc9b8b57c36b7cc"> 4361</a></span>&#160;<span class="preprocessor">#define PF_RTC                          ((PF_RTC_TypeDef        *) PF_RTC_REG_BASE)</span></div><div class="line"><a name="l04362"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gae61d44301b79b3e47ca6be8fdf9caa5e"> 4362</a></span>&#160;<span class="preprocessor">#define RTC_LED                         ((RTC_LED_TypeDef       *) RTC_LED_REG_BASE)</span></div><div class="line"><a name="l04363"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga3dee031a5e8ffec497faf7e5e5d42565"> 4363</a></span>&#160;<span class="preprocessor">#define LPC                             ((LPC_TypeDef           *) LPC_REG_BASE)</span></div><div class="line"><a name="l04364"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gac72eea7323638c9e6ef18e7cdd1b5299"> 4364</a></span>&#160;<span class="preprocessor">#define HWAES                           ((HW_AES_TypeDef        *) HW_AES_REG_BASE)</span></div><div class="line"><a name="l04365"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gac2ab86ab2953f96760fd2df7b0793298"> 4365</a></span>&#160;<span class="preprocessor">#define WDG                             ((WDG_TypeDef           *) WDG_REG_BASE)</span></div><div class="line"><a name="l04366"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga43fd55aa78bd891ebbd6a450f5eecce4"> 4366</a></span>&#160;<span class="preprocessor">#define CACHE                           ((CACHE_TypeDef         *) CACHE_REG_BASE)</span></div><div class="line"><a name="l04367"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga8149aa2760fffac16bc75216d5fd9331"> 4367</a></span>&#160;<span class="preprocessor">#define SDIO                            ((SDIO_TypeDef          *) SDIO_REG_BASE)</span></div><div class="line"><a name="l04368"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga0b83a8f335916f308a6b982882ed4a9d"> 4368</a></span>&#160;<span class="preprocessor">#define HWSHA256                        ((HW_SHA256_TypeDef     *) CRYPTO0_REG_BASE)</span></div><div class="line"><a name="l04369"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga72b2e313cc4610c613447f9e4a82db59"> 4369</a></span>&#160;<span class="preprocessor">#define CLK_GATE                        ((Peri_ClockGate_TypeDef*) PERI_CLOCKGATE_REG_BASE)</span></div><div class="line"><a name="l04370"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gab156bb3a6cf49a26cd1b5bbc5386459c"> 4370</a></span>&#160;<span class="preprocessor">#define RXI300                          ((RXI300_Typedef        *) RXI300_MCU_REG_BASE)</span></div><div class="line"><a name="l04371"></a><span class="lineno"> 4371</span>&#160;</div><div class="line"><a name="l04372"></a><span class="lineno"> 4372</span>&#160;<span class="comment">//Add by Vendor</span></div><div class="line"><a name="l04373"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga8782a401fbf55261460863fc2f8df1ce"> 4373</a></span>&#160;<span class="preprocessor">#define LITTLE_ENDIAN                        0</span></div><div class="line"><a name="l04374"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga23eb5e058a210efdde3d64e69679fafa"> 4374</a></span>&#160;<span class="preprocessor">#define BIG_ENDIAN                           1</span></div><div class="line"><a name="l04375"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga4127b567feda8f9ecf77950057bf7e79"> 4375</a></span>&#160;<span class="preprocessor">#define SYSTEM_ENDIAN                        LITTLE_ENDIAN</span></div><div class="line"><a name="l04376"></a><span class="lineno"> 4376</span>&#160;</div><div class="line"><a name="l04377"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gadc9df58399091716769c6ee1caf5e401"> 4377</a></span>&#160;<span class="preprocessor">#define SWAP32(x) ((uint32_t)(                         \</span></div><div class="line"><a name="l04378"></a><span class="lineno"> 4378</span>&#160;<span class="preprocessor">                                                       (((uint32_t)(x) &amp; (uint32_t)0x000000ff) &lt;&lt; 24) |            \</span></div><div class="line"><a name="l04379"></a><span class="lineno"> 4379</span>&#160;<span class="preprocessor">                                                       (((uint32_t)(x) &amp; (uint32_t)0x0000ff00) &lt;&lt;  8) |            \</span></div><div class="line"><a name="l04380"></a><span class="lineno"> 4380</span>&#160;<span class="preprocessor">                                                       (((uint32_t)(x) &amp; (uint32_t)0x00ff0000) &gt;&gt;  8) |            \</span></div><div class="line"><a name="l04381"></a><span class="lineno"> 4381</span>&#160;<span class="preprocessor">                                                       (((uint32_t)(x) &amp; (uint32_t)0xff000000) &gt;&gt; 24)))</span></div><div class="line"><a name="l04382"></a><span class="lineno"> 4382</span>&#160;</div><div class="line"><a name="l04383"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gafa848130a87ee6df3d3800cba3d3f80e"> 4383</a></span>&#160;<span class="preprocessor">#define WAP16(x) ((uint16_t)(                         \</span></div><div class="line"><a name="l04384"></a><span class="lineno"> 4384</span>&#160;<span class="preprocessor">                                                      (((uint16_t)(x) &amp; (uint16_t)0x00ff) &lt;&lt;  8) |            \</span></div><div class="line"><a name="l04385"></a><span class="lineno"> 4385</span>&#160;<span class="preprocessor">                                                      (((uint16_t)(x) &amp; (uint16_t)0xff00) &gt;&gt;  8)))</span></div><div class="line"><a name="l04386"></a><span class="lineno"> 4386</span>&#160;</div><div class="line"><a name="l04387"></a><span class="lineno"> 4387</span>&#160;<span class="preprocessor">#if SYSTEM_ENDIAN == LITTLE_ENDIAN</span></div><div class="line"><a name="l04388"></a><span class="lineno"> 4388</span>&#160;<span class="preprocessor">#ifndef rtk_le16_to_cpu</span></div><div class="line"><a name="l04389"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga600444190c014a6102b0af60ee033927"> 4389</a></span>&#160;<span class="preprocessor">#define rtk_cpu_to_le32(x)      ((uint32_t)(x))</span></div><div class="line"><a name="l04390"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga3cb15e03f539b8eb75a9afae6fcebf41"> 4390</a></span>&#160;<span class="preprocessor">#define rtk_le32_to_cpu(x)      ((uint32_t)(x))</span></div><div class="line"><a name="l04391"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga4d1508278d4285ca19355d1cba018333"> 4391</a></span>&#160;<span class="preprocessor">#define rtk_cpu_to_le16(x)      ((uint16_t)(x))</span></div><div class="line"><a name="l04392"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga5fce0bb70d6e3b86642d20dc0f748cde"> 4392</a></span>&#160;<span class="preprocessor">#define rtk_le16_to_cpu(x)      ((uint16_t)(x))</span></div><div class="line"><a name="l04393"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga55b794beba0d3578d062e3b3dddd3331"> 4393</a></span>&#160;<span class="preprocessor">#define rtk_cpu_to_be32(x)      SWAP32((x))</span></div><div class="line"><a name="l04394"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga1e49dfaffef8cece87c5aba1df561fb8"> 4394</a></span>&#160;<span class="preprocessor">#define rtk_be32_to_cpu(x)      SWAP32((x))</span></div><div class="line"><a name="l04395"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga8e42e210822e8dca879555ed66ca02ca"> 4395</a></span>&#160;<span class="preprocessor">#define rtk_cpu_to_be16(x)      WAP16((x))</span></div><div class="line"><a name="l04396"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga73733fa31fe858fb9e66b2a8f12ba246"> 4396</a></span>&#160;<span class="preprocessor">#define rtk_be16_to_cpu(x)      WAP16((x))</span></div><div class="line"><a name="l04397"></a><span class="lineno"> 4397</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04398"></a><span class="lineno"> 4398</span>&#160;</div><div class="line"><a name="l04399"></a><span class="lineno"> 4399</span>&#160;<span class="preprocessor">#elif SYSTEM_ENDIAN == BIG_ENDIAN</span></div><div class="line"><a name="l04400"></a><span class="lineno"> 4400</span>&#160;<span class="preprocessor">#ifndef rtk_le16_to_cpu</span></div><div class="line"><a name="l04401"></a><span class="lineno"> 4401</span>&#160;<span class="preprocessor">#define rtk_cpu_to_le32(x)      SWAP32((x))</span></div><div class="line"><a name="l04402"></a><span class="lineno"> 4402</span>&#160;<span class="preprocessor">#define rtk_le32_to_cpu(x)      SWAP32((x))</span></div><div class="line"><a name="l04403"></a><span class="lineno"> 4403</span>&#160;<span class="preprocessor">#define rtk_cpu_to_le16(x)      WAP16((x))</span></div><div class="line"><a name="l04404"></a><span class="lineno"> 4404</span>&#160;<span class="preprocessor">#define rtk_le16_to_cpu(x)      WAP16((x))</span></div><div class="line"><a name="l04405"></a><span class="lineno"> 4405</span>&#160;<span class="preprocessor">#define rtk_cpu_to_be32(x)      ((uint32_t)(x))</span></div><div class="line"><a name="l04406"></a><span class="lineno"> 4406</span>&#160;<span class="preprocessor">#define rtk_be32_to_cpu(x)      ((uint32_t)(x))</span></div><div class="line"><a name="l04407"></a><span class="lineno"> 4407</span>&#160;<span class="preprocessor">#define rtk_cpu_to_be16(x)      ((uint16_t)(x))</span></div><div class="line"><a name="l04408"></a><span class="lineno"> 4408</span>&#160;<span class="preprocessor">#define rtk_be16_to_cpu(x)      ((uint16_t)(x))</span></div><div class="line"><a name="l04409"></a><span class="lineno"> 4409</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04410"></a><span class="lineno"> 4410</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04411"></a><span class="lineno"> 4411</span>&#160;</div><div class="line"><a name="l04412"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga82ceeff62f86d0ddf2259a04e079316d"> 4412</a></span>&#160;<span class="preprocessor">#define HAL_READ32(base, addr)            \</span></div><div class="line"><a name="l04413"></a><span class="lineno"> 4413</span>&#160;<span class="preprocessor">    rtk_le32_to_cpu(*((volatile uint32_t *)(base + addr)))</span></div><div class="line"><a name="l04414"></a><span class="lineno"> 4414</span>&#160;</div><div class="line"><a name="l04415"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gab45a6e6f872ef586632f0a62e7075901"> 4415</a></span>&#160;<span class="preprocessor">#define HAL_WRITE32(base, addr, value32)  \</span></div><div class="line"><a name="l04416"></a><span class="lineno"> 4416</span>&#160;<span class="preprocessor">    ((*((volatile uint32_t *)(base + addr))) = rtk_cpu_to_le32(value32))</span></div><div class="line"><a name="l04417"></a><span class="lineno"> 4417</span>&#160;</div><div class="line"><a name="l04418"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gac419c0bb45281ba766af6fac5eed2de0"> 4418</a></span>&#160;<span class="preprocessor">#define HAL_UPDATE32(addr, mask, value32)  \</span></div><div class="line"><a name="l04419"></a><span class="lineno"> 4419</span>&#160;<span class="preprocessor">    HAL_WRITE32(0, addr, (HAL_READ32(0, addr) &amp; ~(mask)) | ((value32) &amp; (mask)))</span></div><div class="line"><a name="l04420"></a><span class="lineno"> 4420</span>&#160;</div><div class="line"><a name="l04421"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gac02ff0393d59d8fbade81467de826ee5"> 4421</a></span>&#160;<span class="preprocessor">#define HAL_READ16(base, addr)            \</span></div><div class="line"><a name="l04422"></a><span class="lineno"> 4422</span>&#160;<span class="preprocessor">    rtk_le16_to_cpu(*((volatile uint16_t *)(base + addr)))</span></div><div class="line"><a name="l04423"></a><span class="lineno"> 4423</span>&#160;</div><div class="line"><a name="l04424"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gadd6f03a3c0fd584789d95eae1e23993d"> 4424</a></span>&#160;<span class="preprocessor">#define HAL_WRITE16(base, addr, value)  \</span></div><div class="line"><a name="l04425"></a><span class="lineno"> 4425</span>&#160;<span class="preprocessor">    ((*((volatile uint16_t *)(base + addr))) = rtk_cpu_to_le16(value))</span></div><div class="line"><a name="l04426"></a><span class="lineno"> 4426</span>&#160;</div><div class="line"><a name="l04427"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga5a641cad69c195da77bb7b7c3dfe9f4a"> 4427</a></span>&#160;<span class="preprocessor">#define HAL_UPDATE16(addr, mask, value16)  \</span></div><div class="line"><a name="l04428"></a><span class="lineno"> 4428</span>&#160;<span class="preprocessor">    HAL_WRITE16(0, addr, (HAL_READ16(0, addr) &amp; ~(mask)) | ((value16) &amp; (mask)))</span></div><div class="line"><a name="l04429"></a><span class="lineno"> 4429</span>&#160;</div><div class="line"><a name="l04430"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga9d84806a142477aa53e03b6a9f2b612f"> 4430</a></span>&#160;<span class="preprocessor">#define HAL_READ8(base, addr)            \</span></div><div class="line"><a name="l04431"></a><span class="lineno"> 4431</span>&#160;<span class="preprocessor">    (*((volatile uint8_t *)(base + addr)))</span></div><div class="line"><a name="l04432"></a><span class="lineno"> 4432</span>&#160;</div><div class="line"><a name="l04433"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga623c29b4c7d6316a19311c26662f6956"> 4433</a></span>&#160;<span class="preprocessor">#define HAL_WRITE8(base, addr, value)  \</span></div><div class="line"><a name="l04434"></a><span class="lineno"> 4434</span>&#160;<span class="preprocessor">    ((*((volatile uint8_t *)(base + addr))) = value)</span></div><div class="line"><a name="l04435"></a><span class="lineno"> 4435</span>&#160;</div><div class="line"><a name="l04436"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaefc650b9566288a9ee3a267daff1db9b"> 4436</a></span>&#160;<span class="preprocessor">#define HAL_UPDATE8(addr, mask, value8)  \</span></div><div class="line"><a name="l04437"></a><span class="lineno"> 4437</span>&#160;<span class="preprocessor">    HAL_WRITE8(0, addr, (HAL_READ8(0, addr) &amp; ~(mask)) | ((value8) &amp; (mask)))</span></div><div class="line"><a name="l04438"></a><span class="lineno"> 4438</span>&#160;</div><div class="line"><a name="l04439"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gad4d43f8748b542bce39e18790f845ecc"> 4439</a></span>&#160;<span class="preprocessor">#define BIT0        0x00000001</span></div><div class="line"><a name="l04440"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga601923eba46784638244c1ebf2622a2a"> 4440</a></span>&#160;<span class="preprocessor">#define BIT1        0x00000002</span></div><div class="line"><a name="l04441"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga9c9560bccccb00174801c728f1ed1399"> 4441</a></span>&#160;<span class="preprocessor">#define BIT2        0x00000004</span></div><div class="line"><a name="l04442"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga8e44574a8a8becc885b05f3bc367ef6a"> 4442</a></span>&#160;<span class="preprocessor">#define BIT3        0x00000008</span></div><div class="line"><a name="l04443"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaa731e0b6cf75f4e637ee88959315f5e4"> 4443</a></span>&#160;<span class="preprocessor">#define BIT4        0x00000010</span></div><div class="line"><a name="l04444"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gae692bc3df48028ceb1ddc2534a993bb8"> 4444</a></span>&#160;<span class="preprocessor">#define BIT5        0x00000020</span></div><div class="line"><a name="l04445"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gacc2d074401e2b6322ee8f03476c24677"> 4445</a></span>&#160;<span class="preprocessor">#define BIT6        0x00000040</span></div><div class="line"><a name="l04446"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaa6b8f3261ae9e2e1043380c192f7b5f0"> 4446</a></span>&#160;<span class="preprocessor">#define BIT7        0x00000080</span></div><div class="line"><a name="l04447"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga0e80e65237843fa1ff15c68cd78066f8"> 4447</a></span>&#160;<span class="preprocessor">#define BIT8        0x00000100</span></div><div class="line"><a name="l04448"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga3aa20ab5eb33383fa31b0e94f4401cdf"> 4448</a></span>&#160;<span class="preprocessor">#define BIT9        0x00000200</span></div><div class="line"><a name="l04449"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga8c0f01fdf020d0f7467449b181fe95cb"> 4449</a></span>&#160;<span class="preprocessor">#define BIT10       0x00000400</span></div><div class="line"><a name="l04450"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga2cda1debde057b596766eba6a76daca0"> 4450</a></span>&#160;<span class="preprocessor">#define BIT11       0x00000800</span></div><div class="line"><a name="l04451"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gaaa0a6acba8436baabcaa1e91fad6c0bd"> 4451</a></span>&#160;<span class="preprocessor">#define BIT12       0x00001000</span></div><div class="line"><a name="l04452"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga965dc1748ab1cf91426bd04a2fe16ecf"> 4452</a></span>&#160;<span class="preprocessor">#define BIT13       0x00002000</span></div><div class="line"><a name="l04453"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga41e750b67eb36c8da10328c565b90dd5"> 4453</a></span>&#160;<span class="preprocessor">#define BIT14       0x00004000</span></div><div class="line"><a name="l04454"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gae40f5db1c57c98c6db42f15e0a56f03a"> 4454</a></span>&#160;<span class="preprocessor">#define BIT15       0x00008000</span></div><div class="line"><a name="l04455"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga7c55b9d74a6a1b129397792053cf08d5"> 4455</a></span>&#160;<span class="preprocessor">#define BIT16       0x00010000</span></div><div class="line"><a name="l04456"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga27fe52b845a36280f50414ab4a00f74f"> 4456</a></span>&#160;<span class="preprocessor">#define BIT17       0x00020000</span></div><div class="line"><a name="l04457"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga56a026d146963b7d977255d9b1f682ae"> 4457</a></span>&#160;<span class="preprocessor">#define BIT18       0x00040000</span></div><div class="line"><a name="l04458"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga9ce58ae33c478370e59c915b04b05381"> 4458</a></span>&#160;<span class="preprocessor">#define BIT19       0x00080000</span></div><div class="line"><a name="l04459"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga83aaba3456aa46dfefe199fe6264d8dc"> 4459</a></span>&#160;<span class="preprocessor">#define BIT20       0x00100000</span></div><div class="line"><a name="l04460"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga1a5b4d4ca137f11bcb2e9c381f2ea6c5"> 4460</a></span>&#160;<span class="preprocessor">#define BIT21       0x00200000</span></div><div class="line"><a name="l04461"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gafdaa01ee37bdcd01ea44dbab6a30fd0d"> 4461</a></span>&#160;<span class="preprocessor">#define BIT22       0x00400000</span></div><div class="line"><a name="l04462"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gada7be80971d1875e5c4774edd3ecd97d"> 4462</a></span>&#160;<span class="preprocessor">#define BIT23       0x00800000</span></div><div class="line"><a name="l04463"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga96cfb019bda32752ff4c8b8244aa6ea0"> 4463</a></span>&#160;<span class="preprocessor">#define BIT24       0x01000000</span></div><div class="line"><a name="l04464"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga3017291241a7269c1582154a3d3b1f09"> 4464</a></span>&#160;<span class="preprocessor">#define BIT25       0x02000000</span></div><div class="line"><a name="l04465"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga4f97a8963cc15a1a50521d855b8a1331"> 4465</a></span>&#160;<span class="preprocessor">#define BIT26       0x04000000</span></div><div class="line"><a name="l04466"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gafdd1584eaddf508717554b35a600b0fd"> 4466</a></span>&#160;<span class="preprocessor">#define BIT27       0x08000000</span></div><div class="line"><a name="l04467"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga4361544977e96fb8eb8387ff0feaf6b6"> 4467</a></span>&#160;<span class="preprocessor">#define BIT28       0x10000000</span></div><div class="line"><a name="l04468"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gadb368e517e545da53d8aace5923649e1"> 4468</a></span>&#160;<span class="preprocessor">#define BIT29       0x20000000</span></div><div class="line"><a name="l04469"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga70105c4a8c864754c8ba9e9b0e5da52a"> 4469</a></span>&#160;<span class="preprocessor">#define BIT30       0x40000000</span></div><div class="line"><a name="l04470"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#gadfb09898dca36071e32cb1fbeec479e5"> 4470</a></span>&#160;<span class="preprocessor">#define BIT31       0x80000000</span></div><div class="line"><a name="l04471"></a><span class="lineno"> 4471</span>&#160;</div><div class="line"><a name="l04472"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga3a8ea58898cb58fc96013383d39f482c"> 4472</a></span>&#160;<span class="preprocessor">#define BIT(n)      (uint32_t)(1U &lt;&lt; (n))</span></div><div class="line"><a name="l04473"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___macros.html#ga65b045a88a9c27ecef14d7e067be6511"> 4473</a></span>&#160;<span class="preprocessor">#define BIT64(n)    (1ULL &lt;&lt; (n))</span></div><div class="line"><a name="l04474"></a><span class="lineno"> 4474</span>&#160;</div><div class="line"><a name="l04475"></a><span class="lineno"> 4475</span>&#160;</div><div class="line"><a name="l04476"></a><span class="lineno"> 4476</span>&#160;</div><div class="line"><a name="l04477"></a><span class="lineno"> 4477</span>&#160;<span class="comment">/* Uncomment the line below to expanse the &quot;assert_param&quot; macro in the</span></div><div class="line"><a name="l04478"></a><span class="lineno"> 4478</span>&#160;<span class="comment">   Standard Peripheral Library drivers code */</span></div><div class="line"><a name="l04479"></a><span class="lineno"> 4479</span>&#160;<span class="comment">//#define USE_FULL_ASSERT</span></div><div class="line"><a name="l04480"></a><span class="lineno"> 4480</span>&#160;</div><div class="line"><a name="l04481"></a><span class="lineno"> 4481</span>&#160; <span class="comment">/* End of group 87x3d_RTL876X_Exported_Macros */</span></div><div class="line"><a name="l04483"></a><span class="lineno"> 4483</span>&#160;</div><div class="line"><a name="l04484"></a><span class="lineno"> 4484</span>&#160;</div><div class="line"><a name="l04485"></a><span class="lineno"> 4485</span>&#160;<span class="comment">/*============================================================================*</span></div><div class="line"><a name="l04486"></a><span class="lineno"> 4486</span>&#160;<span class="comment">  *                                Functions</span></div><div class="line"><a name="l04487"></a><span class="lineno"> 4487</span>&#160;<span class="comment"> *============================================================================*/</span></div><div class="line"><a name="l04492"></a><span class="lineno"> 4492</span>&#160;<span class="preprocessor">#ifdef  USE_FULL_ASSERT</span></div><div class="line"><a name="l04493"></a><span class="lineno"> 4493</span>&#160;</div><div class="line"><a name="l04500"></a><span class="lineno"> 4500</span>&#160;<span class="preprocessor">#define assert_param(expr) ((expr) ? (void)0 : io_assert_failed((uint8_t *)__FILE__, __LINE__))</span></div><div class="line"><a name="l04501"></a><span class="lineno"> 4501</span>&#160;<span class="keywordtype">void</span> io_assert_failed(uint8_t *file, uint32_t line);</div><div class="line"><a name="l04502"></a><span class="lineno"> 4502</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l04503"></a><span class="lineno"><a class="line" href="group__x3d___r_t_l876_x___exported___functions.html#ga631dea7b230e600555f979c62af1de21"> 4503</a></span>&#160;<span class="preprocessor">#define assert_param(expr) ((void)0)</span></div><div class="line"><a name="l04504"></a><span class="lineno"> 4504</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* USE_FULL_ASSERT */</span><span class="preprocessor"></span></div><div class="line"><a name="l04505"></a><span class="lineno"> 4505</span>&#160;</div><div class="line"><a name="l04506"></a><span class="lineno"> 4506</span>&#160;</div><div class="line"><a name="l04507"></a><span class="lineno"> 4507</span>&#160;</div><div class="line"><a name="l04508"></a><span class="lineno"> 4508</span>&#160;</div><div class="line"><a name="l04514"></a><span class="lineno"> 4514</span>&#160;<span class="keyword">extern</span> uint16_t <a class="code" href="group__x3d___r_t_l876_x___exported___functions.html#gacb6d80baee14582cc8d1ea89416a4367">btaon_fast_read</a>(uint16_t offset);</div><div class="line"><a name="l04515"></a><span class="lineno"> 4515</span>&#160;<span class="keyword">extern</span> uint8_t <a class="code" href="group__x3d___r_t_l876_x___exported___functions.html#ga9cfdea116b53add4a6a7925cecb80c0c">btaon_fast_read_8b</a>(uint16_t offset);</div><div class="line"><a name="l04516"></a><span class="lineno"> 4516</span>&#160;</div><div class="line"><a name="l04522"></a><span class="lineno"> 4522</span>&#160;<span class="keyword">extern</span> uint16_t <a class="code" href="group__x3d___r_t_l876_x___exported___functions.html#gab06f7dcaa342d4678444d0decb0f6ef0">btaon_fast_read_safe</a>(uint16_t offset);</div><div class="line"><a name="l04523"></a><span class="lineno"> 4523</span>&#160;<span class="keyword">extern</span> uint8_t <a class="code" href="group__x3d___r_t_l876_x___exported___functions.html#gae9783e04c0af8144958c1642f7bd410b">btaon_fast_read_safe_8b</a>(uint16_t offset);</div><div class="line"><a name="l04524"></a><span class="lineno"> 4524</span>&#160;</div><div class="line"><a name="l04531"></a><span class="lineno"> 4531</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__x3d___r_t_l876_x___exported___functions.html#ga63c9bc2afbbe1e6dce74376515060f3f">btaon_fast_write</a>(uint16_t offset, uint16_t data);</div><div class="line"><a name="l04532"></a><span class="lineno"> 4532</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__x3d___r_t_l876_x___exported___functions.html#gaf276b308860b3a38b8325fea9bc7752c">btaon_fast_write_8b</a>(uint16_t offset, uint8_t data);</div><div class="line"><a name="l04533"></a><span class="lineno"> 4533</span>&#160;</div><div class="line"><a name="l04540"></a><span class="lineno"> 4540</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__x3d___r_t_l876_x___exported___functions.html#gaf55e802421403d41e8a60e901af79a13">btaon_fast_write_safe</a>(uint16_t offset, uint16_t data);</div><div class="line"><a name="l04541"></a><span class="lineno"> 4541</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__x3d___r_t_l876_x___exported___functions.html#ga15aa0855b37b44989d4dabd8ac365636">btaon_fast_write_safe_8b</a>(uint16_t offset, uint8_t data);</div><div class="line"><a name="l04542"></a><span class="lineno"> 4542</span>&#160;</div><div class="line"><a name="l04550"></a><span class="lineno"> 4550</span>&#160;<span class="keyword">extern</span> <span class="keywordtype">void</span> <a class="code" href="group__x3d___r_t_l876_x___exported___functions.html#ga3a1638f14ca46a881e18e19bd6b2aac3">btaon_fast_update_safe</a>(uint16_t offset, uint16_t mask, uint16_t data); <span class="comment">/* End of 87x3d_RTL876X_Exported_Functions */</span></div><div class="line"><a name="l04552"></a><span class="lineno"> 4552</span>&#160;</div><div class="line"><a name="l04553"></a><span class="lineno"> 4553</span>&#160; <span class="comment">/* End of group 87x3d_RTL876X */</span></div><div class="line"><a name="l04555"></a><span class="lineno"> 4555</span>&#160;</div><div class="line"><a name="l04556"></a><span class="lineno"> 4556</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l04557"></a><span class="lineno"> 4557</span>&#160;}</div><div class="line"><a name="l04558"></a><span class="lineno"> 4558</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l04559"></a><span class="lineno"> 4559</span>&#160;<span class="preprocessor">#endif  </span><span class="comment">/* RTL876X_H */</span><span class="preprocessor"></span></div><div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a3113941ff83ac94756e74786c0194ca5"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a3113941ff83ac94756e74786c0194ca5">SoC_VENDOR_REG_TypeDef::trng_int</a></div><div class="ttdeci">__IO uint32_t trng_int</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3496</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a79dbe46464a4f557c60464164a474878"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a79dbe46464a4f557c60464164a474878">SYS_BLKCTRL_TypeDef::BIT_CKE_PSRAM</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_PSRAM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1628</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a251da9d06689822c6f168faecf5503fa"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a251da9d06689822c6f168faecf5503fa">SYS_BLKCTRL_TypeDef::r_cpu_slow_opt_at_tx</a></div><div class="ttdeci">__IO uint32_t r_cpu_slow_opt_at_tx</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1123</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a0e39130323f39b6589cbedd23ea20130"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a0e39130323f39b6589cbedd23ea20130">SoC_VENDOR_REG_TypeDef::spic3_intr</a></div><div class="ttdeci">__IO uint32_t spic3_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3470</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa0e9219057902de7cc42bd7fdbc9f9f1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa0e9219057902de7cc42bd7fdbc9f9f1">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_SPI2_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_SPI2_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1634</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_a03570066cbfa0cf0be278ca7bb8fcea1"><div class="ttname"><a href="struct_r_x_i300___typedef.html#a03570066cbfa0cf0be278ca7bb8fcea1">RXI300_Typedef::REV</a></div><div class="ttdeci">__I uint32_t REV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4074</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_ae1719def94cf8a69028e0355f368cdab"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#ae1719def94cf8a69028e0355f368cdab">SPIC_TypeDef::WRITE_QUAD_DATA</a></div><div class="ttdeci">__IO uint32_t WRITE_QUAD_DATA</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3754</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a492915e66562740b5f61d9ef78680d57"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a492915e66562740b5f61d9ef78680d57">SPIC_TypeDef::BYTE</a></div><div class="ttdeci">__IO uint8_t BYTE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3741</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a1962eb5eb942e1de49b9b4cff482a470"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a1962eb5eb942e1de49b9b4cff482a470">SoC_VENDOR_REG_TypeDef::int_mode</a></div><div class="ttdeci">__IO uint32_t int_mode</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3510</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac17c0aa4ee3b0027e6cc497d94aeed89"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac17c0aa4ee3b0027e6cc497d94aeed89">SYS_BLKCTRL_TypeDef::r_swr_ss_lut_0</a></div><div class="ttdeci">__IO uint32_t r_swr_ss_lut_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2668</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a1e4623f2db1c106ae4d47b1e77199fe6"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1e4623f2db1c106ae4d47b1e77199fe6">HW_RSA_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:148</div></div>
<div class="ttc" id="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e_html_ad95672df41873dcf1839ebb4f4cdfa40"><div class="ttname"><a href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#ad95672df41873dcf1839ebb4f4cdfa40">RTC_AON_WDT_CRT_TYPE::reg_aon_wdt_cnt_ctl</a></div><div class="ttdeci">uint32_t reg_aon_wdt_cnt_ctl</div><div class="ttdef"><b>Definition:</b> rtl876x.h:968</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a5201cf969214df11d76fe44b4a733a18"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5201cf969214df11d76fe44b4a733a18">GPIO_A1_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:94</div></div>
<div class="ttc" id="struct_peri___clock_gate___type_def_html_ae01f30d010943273bb3037ce9f593a18"><div class="ttname"><a href="struct_peri___clock_gate___type_def.html#ae01f30d010943273bb3037ce9f593a18">Peri_ClockGate_TypeDef::CLK_SRCL</a></div><div class="ttdeci">__IO uint32_t CLK_SRCL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3674</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ae7042e832c63b05dfc6e1782fd5f510e"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ae7042e832c63b05dfc6e1782fd5f510e">RESERVED6_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:184</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o3_x___t_y_p_e_html_a0f52db1d38b2330c3d0a3fa728521b2c"><div class="ttname"><a href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a0f52db1d38b2330c3d0a3fa728521b2c">_TAB_AUTO3X_TYPE::AUTO_SW_SWR_CORE_TUNE_OCP_RES</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_TUNE_OCP_RES</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4217</div></div>
<div class="ttc" id="struct_k_e_y_s_c_a_n___type_def_html_a9ea7d1099bc296ec0afaa769bb2acf08"><div class="ttname"><a href="struct_k_e_y_s_c_a_n___type_def.html#a9ea7d1099bc296ec0afaa769bb2acf08">KEYSCAN_TypeDef::TIMERCR</a></div><div class="ttdeci">__IO uint32_t TIMERCR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3610</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a20b73368ecd6ec3f8416a0753677f53d"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a20b73368ecd6ec3f8416a0753677f53d">SoC_VENDOR_REG_TypeDef::cm4_pc_sel</a></div><div class="ttdeci">__IO uint32_t cm4_pc_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3573</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a7b5e4c65b24c17cc8228eac680dd16fe"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7b5e4c65b24c17cc8228eac680dd16fe">SPIC1_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:169</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a36c354ce91e55478a3328aaaeb18eeb1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a36c354ce91e55478a3328aaaeb18eeb1">SYS_BLKCTRL_TypeDef::BIT_PERI_GT12_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GT12_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2919</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a985fb4760583007534b2ce1aac1742db"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a985fb4760583007534b2ce1aac1742db">SYS_BLKCTRL_TypeDef::REG_PERION_REG_PESOC_COM_CLK_CTRL1_REG_OFF_MEM_PWR_CRTL</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_PESOC_COM_CLK_CTRL1_REG_OFF_MEM_PWR_CRTL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1769</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_aafa5f0aded812c5efe90073cede841fc"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#aafa5f0aded812c5efe90073cede841fc">GDMA_TypeDef::RSVD9</a></div><div class="ttdeci">uint32_t RSVD9</div><div class="ttdef"><b>Definition:</b> rtl876x.h:794</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9b934f88bb87f04cd8ce3da23baed245"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9b934f88bb87f04cd8ce3da23baed245">SYS_BLKCTRL_TypeDef::BIT_PERI_APSRAM_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_APSRAM_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1435</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3be3f146ff44878368b0ae708d363cad"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3be3f146ff44878368b0ae708d363cad">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_SPI1_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_SPI1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1638</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa3e504db4a2eb010a339d0c0eed6c321"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa3e504db4a2eb010a339d0c0eed6c321">SYS_BLKCTRL_TypeDef::BIT_CKE_AUDIOREG_EN</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_AUDIOREG_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1473</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_ac15e13f19c0d6fd75e9332570b4f0ba9"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ac15e13f19c0d6fd75e9332570b4f0ba9">SoC_VENDOR_REG_TypeDef::tdm1_intr_tx</a></div><div class="ttdeci">__IO uint32_t tdm1_intr_tx</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3486</div></div>
<div class="ttc" id="struct_p_s_r_a_m_c___type_def_html_a31b02f7db2331dbb7a76d0d282729e35"><div class="ttname"><a href="struct_p_s_r_a_m_c___type_def.html#a31b02f7db2331dbb7a76d0d282729e35">PSRAMC_TypeDef::DPDRI</a></div><div class="ttdeci">__IO uint32_t DPDRI</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3790</div></div>
<div class="ttc" id="struct_k_e_y_s_c_a_n___type_def_html_a006eec33d832063d31c7b6509f0f17c0"><div class="ttname"><a href="struct_k_e_y_s_c_a_n___type_def.html#a006eec33d832063d31c7b6509f0f17c0">KEYSCAN_TypeDef::COLCR</a></div><div class="ttdeci">__IO uint32_t COLCR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3612</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a06e62e68f56905651c6d9699d0f4786b"><div class="ttname"><a href="struct_t_i_m___type_def.html#a06e62e68f56905651c6d9699d0f4786b">TIM_TypeDef::EOI</a></div><div class="ttdeci">__I uint32_t EOI</div><div class="ttdef"><b>Definition:</b> rtl876x.h:755</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a04b04a38147baa70675bc6d859fcbcbc"><div class="ttname"><a href="struct_s_p_i___type_def.html#a04b04a38147baa70675bc6d859fcbcbc">SPI_TypeDef::ICR</a></div><div class="ttdeci">__I uint32_t ICR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:594</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___macros_html_ga1037b18e2d226fe7d327d4a6f17a21c1"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___macros.html#ga1037b18e2d226fe7d327d4a6f17a21c1">GPIO</a></div><div class="ttdeci">#define GPIO</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4279</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ad0309d73d5637537132284c4ebb69ab0"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad0309d73d5637537132284c4ebb69ab0">GDMA0_Channel1_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:105</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab263bb20bccf8f37fedf9a44cf24e887"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab263bb20bccf8f37fedf9a44cf24e887">SYS_BLKCTRL_TypeDef::r_cpu_osc40_clk_cg_en</a></div><div class="ttdeci">__IO uint32_t r_cpu_osc40_clk_cg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1220</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a088f35b3a13c49ea815e00708af38f89"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a088f35b3a13c49ea815e00708af38f89">GPIO_C_16_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:158</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab932025a8281b3c0507bead22c375c3f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab932025a8281b3c0507bead22c375c3f">SYS_BLKCTRL_TypeDef::r_flash1_mux_1_clk_cg_en</a></div><div class="ttdeci">__IO uint32_t r_flash1_mux_1_clk_cg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2153</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html_a7f69c298e41512e78dd4c9233cb6255f"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html#a7f69c298e41512e78dd4c9233cb6255f">GDMA_ChannelTypeDef::RSVD6</a></div><div class="ttdeci">uint32_t RSVD6</div><div class="ttdef"><b>Definition:</b> rtl876x.h:859</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a5c4c67bb16f8ba32db6de65e533d894f"><div class="ttname"><a href="struct_i2_c___type_def.html#a5c4c67bb16f8ba32db6de65e533d894f">I2C_TypeDef::IC_CLR_ACTIVITY</a></div><div class="ttdeci">__I uint32_t IC_CLR_ACTIVITY</div><div class="ttdef"><b>Definition:</b> rtl876x.h:686</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afa864c53282ba146d86b0dca61d98c8a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afa864c53282ba146d86b0dca61d98c8a">SYS_BLKCTRL_TypeDef::BIT_PERI_I2C2_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_I2C2_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1394</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aab1b8fed6908f2b70c9a8fcd36bf1729"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aab1b8fed6908f2b70c9a8fcd36bf1729">SYS_BLKCTRL_TypeDef::dss_ir_wsort_go</a></div><div class="ttdeci">__I uint32_t dss_ir_wsort_go</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1989</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2e1807bc7b8a2bacaf0fe1534c09fae1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2e1807bc7b8a2bacaf0fe1534c09fae1">SYS_BLKCTRL_TypeDef::REG_PERION_XTAL_PDCK</a></div><div class="ttdeci">__IO uint32_t REG_PERION_XTAL_PDCK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2807</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a54eba99c9f8f1636d66a613f69276dc2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a54eba99c9f8f1636d66a613f69276dc2">SYS_BLKCTRL_TypeDef::r_SPIC_QPI_EN</a></div><div class="ttdeci">__IO uint32_t r_SPIC_QPI_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2256</div></div>
<div class="ttc" id="struct_q_d_e_c___type_def_html_a779560c0e7ebe22863a5c271ed528aea"><div class="ttname"><a href="struct_q_d_e_c___type_def.html#a779560c0e7ebe22863a5c271ed528aea">QDEC_TypeDef::REG_SR_Y</a></div><div class="ttdeci">__IO uint32_t REG_SR_Y</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1054</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_ad1e8f2ff67c2a78b95b36c6ca1da1fe5"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#ad1e8f2ff67c2a78b95b36c6ca1da1fe5">GDMA_TypeDef::RSVD17</a></div><div class="ttdeci">uint32_t RSVD17</div><div class="ttdef"><b>Definition:</b> rtl876x.h:812</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa64278ed68ee86416bd9a36b3a9aab21"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa64278ed68ee86416bd9a36b3a9aab21">SYS_BLKCTRL_TypeDef::r_flash3_div_sel</a></div><div class="ttdeci">__IO uint32_t r_flash3_div_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2160</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3e03981f2b7f0c3bb6008132ce85f2ad"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3e03981f2b7f0c3bb6008132ce85f2ad">SYS_BLKCTRL_TypeDef::PDCK_SEARCH_MODE</a></div><div class="ttdeci">__IO uint32_t PDCK_SEARCH_MODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2812</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_aa23c7b07cc47aaff80f0dcd0bdd021cd"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#aa23c7b07cc47aaff80f0dcd0bdd021cd">SDIO_TypeDef::RSVD0</a></div><div class="ttdeci">__I uint16_t RSVD0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:636</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a083694d98e7024d3347592523cb87c75"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a083694d98e7024d3347592523cb87c75">SYS_BLKCTRL_TypeDef::VDM_LT_VLOW_L</a></div><div class="ttdeci">__I uint32_t VDM_LT_VLOW_L</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2353</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ae864f223b093d7c5ffc28d06aae613df"><div class="ttname"><a href="struct_a_d_c___type_def.html#ae864f223b093d7c5ffc28d06aae613df">ADC_TypeDef::ANACTL</a></div><div class="ttdeci">__IO uint32_t ANACTL</div><div class="ttdoc">0x58 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:738</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5c6433912a77aa26c5a4f54bdfa3a3ef"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5c6433912a77aa26c5a4f54bdfa3a3ef">SYS_BLKCTRL_TypeDef::r_flash1_pll_src_sel</a></div><div class="ttdeci">__IO uint32_t r_flash1_pll_src_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1165</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a7b3114094079b40a6510d993cd86c8cb"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7b3114094079b40a6510d993cd86c8cb">RSVD5_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:159</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083aa733f0833a9efd7263af92bf34238f5f"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa733f0833a9efd7263af92bf34238f5f">GPIO_A_16_23_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:134</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9dd22011275d494e5d6cd823965cdc23"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9dd22011275d494e5d6cd823965cdc23">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCKE_DSP_MEM</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCKE_DSP_MEM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1716</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a3e6d001d1e0e8d1e47c89262c1acc0f2"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a3e6d001d1e0e8d1e47c89262c1acc0f2">SoC_VENDOR_REG_TypeDef::int_en</a></div><div class="ttdeci">__IO uint32_t int_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3522</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html_af847f236caadf27237a39fac5385a7a0"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html#af847f236caadf27237a39fac5385a7a0">GDMA_ChannelTypeDef::RSVD1</a></div><div class="ttdeci">uint32_t RSVD1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:849</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5857c922f150e1286f8c98133b8de085"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5857c922f150e1286f8c98133b8de085">SYS_BLKCTRL_TypeDef::r_CKE_NNA</a></div><div class="ttdeci">__IO uint32_t r_CKE_NNA</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2223</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a5368df56c0eade312f8aa8e2a33fb423"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a5368df56c0eade312f8aa8e2a33fb423">RTC_LED_TypeDef::S_LED_CH1_P3_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH1_P3_CR</div><div class="ttdoc">0x40 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1018</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_ae5e26659547be57d2b7aea1b6fcb7281"><div class="ttname"><a href="struct_i2_c___type_def.html#ae5e26659547be57d2b7aea1b6fcb7281">I2C_TypeDef::IC_HS_SCL_LCNT</a></div><div class="ttdeci">__IO uint32_t IC_HS_SCL_LCNT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:673</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_ae4a192f0cc33f0b99ae7b9c5e7e5167a"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ae4a192f0cc33f0b99ae7b9c5e7e5167a">SoC_VENDOR_REG_TypeDef::timer_intr1_and_timer_intr0</a></div><div class="ttdeci">__I uint32_t timer_intr1_and_timer_intr0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3538</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html"><div class="ttname"><a href="struct_s_p_i___type_def.html">SPI_TypeDef</a></div><div class="ttdoc">SPI master 0. (SPI) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:574</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a465753a651b05ea3b68cdffcb22201c7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a465753a651b05ea3b68cdffcb22201c7">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCKE_DSP_BUS</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCKE_DSP_BUS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1708</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a16bd32885555057addc5e151d68c08d8"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a16bd32885555057addc5e151d68c08d8">GDMA_TypeDef::STATUS_TFR</a></div><div class="ttdeci">__I uint32_t STATUS_TFR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:785</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ad6801ec326d10c78b93d08ac548ab467"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad6801ec326d10c78b93d08ac548ab467">SDIO_HOST_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:172</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa1a1afe5b049929bdd6fd769001c995e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa1a1afe5b049929bdd6fd769001c995e">SYS_BLKCTRL_TypeDef::bypass_non_std_det</a></div><div class="ttdeci">__IO uint32_t bypass_non_std_det</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2073</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_acda31eda81f987c81a759eb73422c2bd"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acda31eda81f987c81a759eb73422c2bd">SYS_BLKCTRL_TypeDef::r_psram_pll_src_sel</a></div><div class="ttdeci">__IO uint32_t r_psram_pll_src_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1163</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_aad97e1c00e85eb7e21325b713fcf9901"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#aad97e1c00e85eb7e21325b713fcf9901">UART_TypeDef::REG_INT_MASK</a></div><div class="ttdeci">__IO uint32_t REG_INT_MASK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:474</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_addd200b4707af4efe6f77d44c02e10cf"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#addd200b4707af4efe6f77d44c02e10cf">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_SDH_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_SDH_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1571</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a2d12031317dea96810a702e7f186afd6"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a2d12031317dea96810a702e7f186afd6">GDMA_TypeDef::DmaCfgReg</a></div><div class="ttdeci">__IO uint32_t DmaCfgReg</div><div class="ttdef"><b>Definition:</b> rtl876x.h:833</div></div>
<div class="ttc" id="struct_i_r___type_def_html_afc79df0f105ef2004d47d322919f0bfb"><div class="ttname"><a href="struct_i_r___type_def.html#afc79df0f105ef2004d47d322919f0bfb">IR_TypeDef::IR_TX_COMPE</a></div><div class="ttdeci">__IO uint32_t IR_TX_COMPE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:564</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6d811eab998a523a8645f91037d93ce8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6d811eab998a523a8645f91037d93ce8">SYS_BLKCTRL_TypeDef::r_dsp_div_sel_slow</a></div><div class="ttdeci">__IO uint32_t r_dsp_div_sel_slow</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1223</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_aeed54242e722176e67cefe61bc62fab4"><div class="ttname"><a href="struct_r_t_c___type_def.html#aeed54242e722176e67cefe61bc62fab4">RTC_TypeDef::INT_SR</a></div><div class="ttdeci">__IO uint32_t INT_SR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:907</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html_a975f6db3ca9672ff749d74029d7f0d90"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html#a975f6db3ca9672ff749d74029d7f0d90">GDMA_ChannelTypeDef::DSR_HIGH</a></div><div class="ttdeci">__IO uint32_t DSR_HIGH</div><div class="ttdef"><b>Definition:</b> rtl876x.h:867</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a045821d6241f6c151f6932e4325294a6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a045821d6241f6c151f6932e4325294a6">SYS_BLKCTRL_TypeDef::r_dsp_slow_opt_dsp</a></div><div class="ttdeci">__IO uint32_t r_dsp_slow_opt_dsp</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1114</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_adcca916c69e21b3e0130d4ea9245f7cd"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adcca916c69e21b3e0130d4ea9245f7cd">SYS_BLKCTRL_TypeDef::BIT_CKE_SWR_SS</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_SWR_SS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1625</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___functions_html_gab06f7dcaa342d4678444d0decb0f6ef0"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___functions.html#gab06f7dcaa342d4678444d0decb0f6ef0">btaon_fast_read_safe</a></div><div class="ttdeci">uint16_t btaon_fast_read_safe(uint16_t offset)</div><div class="ttdoc">Read data from aon register safely. </div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3036cac7bf6459fae543e35d9f194be3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3036cac7bf6459fae543e35d9f194be3">SYS_BLKCTRL_TypeDef::BT_READY_PLL4</a></div><div class="ttdeci">__I uint32_t BT_READY_PLL4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2781</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a04391fea583217bd15dcdfe0bcafbc45"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a04391fea583217bd15dcdfe0bcafbc45">SYS_BLKCTRL_TypeDef::BIT_PERI_RNG_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_RNG_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1382</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8751780b0502260b112a14179018d0b5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8751780b0502260b112a14179018d0b5">SYS_BLKCTRL_TypeDef::BIT_CKE_SPDIF_EN</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_SPDIF_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1471</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1a0aaadbe986c43fd69386c1c58c1450"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1a0aaadbe986c43fd69386c1c58c1450">SYS_BLKCTRL_TypeDef::Offset_plus</a></div><div class="ttdeci">__IO uint32_t Offset_plus</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2718</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3b27cd03f41fbc9183436754ab78ae6f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3b27cd03f41fbc9183436754ab78ae6f">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_SPI_3WIRE_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_SPI_3WIRE_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1709</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a28811c4875be52fcb599b4663a925ee9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a28811c4875be52fcb599b4663a925ee9">SYS_BLKCTRL_TypeDef::BIT_CKE_DSP_TIMER</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_DSP_TIMER</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1629</div></div>
<div class="ttc" id="struct_peri___clock_gate___type_def_html_a3d8744d0fbf220dd87ad24d9be2c0678"><div class="ttname"><a href="struct_peri___clock_gate___type_def.html#a3d8744d0fbf220dd87ad24d9be2c0678">Peri_ClockGate_TypeDef::CLK_SRCH</a></div><div class="ttdeci">__IO uint32_t CLK_SRCH</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3675</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a29b2adf0536011b43c999666e8222868"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a29b2adf0536011b43c999666e8222868">SYS_BLKCTRL_TypeDef::r_nna_div_en</a></div><div class="ttdeci">__IO uint32_t r_nna_div_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2217</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867eab8776142ecbd12a5eae60605bba9ffc6"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eab8776142ecbd12a5eae60605bba9ffc6">BAUD_RATE_4000000</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:503</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9e71fa87cf73cfa48daa8502fac99c06"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9e71fa87cf73cfa48daa8502fac99c06">SYS_BLKCTRL_TypeDef::VDM_COMP_L</a></div><div class="ttdeci">__I uint32_t VDM_COMP_L</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2352</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_aee1b990e431e639c482fceb902efbf87"><div class="ttname"><a href="struct_i2_c___type_def.html#aee1b990e431e639c482fceb902efbf87">I2C_TypeDef::IC_CLR_RX_DONE</a></div><div class="ttdeci">__I uint32_t IC_CLR_RX_DONE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:685</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3c100d47ff6084197df2651361918ee9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3c100d47ff6084197df2651361918ee9">SYS_BLKCTRL_TypeDef::BIT_CKE_MODEM</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_MODEM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1623</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9d6449046f6251cdfaf6b074926e5805"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9d6449046f6251cdfaf6b074926e5805">SYS_BLKCTRL_TypeDef::BIT_PERI_DSP_TIMER_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_DSP_TIMER_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1385</div></div>
<div class="ttc" id="struct_q_d_e_c___type_def_html_a5cf556800b3d98377c6370984248b172"><div class="ttname"><a href="struct_q_d_e_c___type_def.html#a5cf556800b3d98377c6370984248b172">QDEC_TypeDef::REG_SR_Z</a></div><div class="ttdeci">__IO uint32_t REG_SR_Z</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1056</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a39482bd6f7ec372503cc0a2e6b3ccef1"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a39482bd6f7ec372503cc0a2e6b3ccef1">RTC_LED_TypeDef::RSV2</a></div><div class="ttdeci">__IO uint32_t RSV2</div><div class="ttdoc">0x5C </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1026</div></div>
<div class="ttc" id="struct_peri___clock_gate___type_def_html"><div class="ttname"><a href="struct_peri___clock_gate___type_def.html">Peri_ClockGate_TypeDef</a></div><div class="ttdoc">PWM. </div><div class="ttdef"><b>Definition:</b> rtl876x.h:3670</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abe407d0191e5b57c735c56268c990535"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abe407d0191e5b57c735c56268c990535">SYS_BLKCTRL_TypeDef::r_CPU_CLK_SRC_EN</a></div><div class="ttdeci">__IO uint32_t r_CPU_CLK_SRC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1215</div></div>
<div class="ttc" id="struct_k_e_y_s_c_a_n___type_def_html_a2a33dba1349d1ebe45133cb2789a5307"><div class="ttname"><a href="struct_k_e_y_s_c_a_n___type_def.html#a2a33dba1349d1ebe45133cb2789a5307">KEYSCAN_TypeDef::CLKDIV</a></div><div class="ttdeci">__IO uint32_t CLKDIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3609</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5df106c0ee2d2261450252673b50548f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5df106c0ee2d2261450252673b50548f">SYS_BLKCTRL_TypeDef::r_slow_debug_sel_2_1</a></div><div class="ttdeci">__IO uint32_t r_slow_debug_sel_2_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1906</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a923d50abd92dbc50ef2983770489eafd"><div class="ttname"><a href="struct_r_t_c___type_def.html#a923d50abd92dbc50ef2983770489eafd">RTC_TypeDef::COMP3</a></div><div class="ttdeci">__IO uint32_t COMP3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:912</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083abdebd2da33fa21182173ad39b5d7b3ff"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083abdebd2da33fa21182173ad39b5d7b3ff">SPIC2_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:170</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af3b344eaab60c3cc66282b1d4f8482e1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af3b344eaab60c3cc66282b1d4f8482e1">SYS_BLKCTRL_TypeDef::emg_stop</a></div><div class="ttdeci">__IO uint32_t emg_stop</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3046</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae5a2c8657b439b7232627780ddb813a2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae5a2c8657b439b7232627780ddb813a2">SYS_BLKCTRL_TypeDef::BIT_CKE_CAL32K</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_CAL32K</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1624</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae6d7076522164c9fe90ea6323baae63a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae6d7076522164c9fe90ea6323baae63a">SYS_BLKCTRL_TypeDef::r_bt_ahb_wait_cnt</a></div><div class="ttdeci">__IO uint32_t r_bt_ahb_wait_cnt</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1122</div></div>
<div class="ttc" id="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def_html_a7b04693bd4793c6b7f25231466b6e7fe"><div class="ttname"><a href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#a7b04693bd4793c6b7f25231466b6e7fe">OTP_RANG_PROTECT_TypeDef::reg_otp_wp_en</a></div><div class="ttdeci">__IO uint32_t reg_otp_wp_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3386</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8f78902570c61789a4596acccc649e14"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8f78902570c61789a4596acccc649e14">SYS_BLKCTRL_TypeDef::BIT_PERI_GT4_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GT4_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3023</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8ff82ca51876558da841de30057381e7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8ff82ca51876558da841de30057381e7">SYS_BLKCTRL_TypeDef::BIT_PERI_GT15_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GT15_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2922</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa8ebca724052c583ca715f967d384ac9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa8ebca724052c583ca715f967d384ac9">SYS_BLKCTRL_TypeDef::r_fetch_spic_clk_phase</a></div><div class="ttdeci">__IO uint32_t r_fetch_spic_clk_phase</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2270</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a858e56934061d6887fd611417e7c9da9"><div class="ttname"><a href="struct_i2_c___type_def.html#a858e56934061d6887fd611417e7c9da9">I2C_TypeDef::IC_ACK_GENERAL_CALL</a></div><div class="ttdeci">__IO uint32_t IC_ACK_GENERAL_CALL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:701</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_abcea46928d46a69f9c71f0affc54bf56"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#abcea46928d46a69f9c71f0affc54bf56">GDMA_TypeDef::RSVD19</a></div><div class="ttdeci">uint32_t RSVD19</div><div class="ttdef"><b>Definition:</b> rtl876x.h:816</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a9abc34b211eaad27e614e65e300cdf30"><div class="ttname"><a href="struct_i2_c___type_def.html#a9abc34b211eaad27e614e65e300cdf30">I2C_TypeDef::IC_SDA_HOLD</a></div><div class="ttdeci">__IO uint32_t IC_SDA_HOLD</div><div class="ttdef"><b>Definition:</b> rtl876x.h:694</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_ae4899370382897b0d2128ca5791eb78a"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#ae4899370382897b0d2128ca5791eb78a">SPIC_TypeDef::DMATDLR</a></div><div class="ttdeci">__IO uint32_t DMATDLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3735</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o1_x___t_y_p_e_html_a134240bc6149d901e426171a82068094"><div class="ttname"><a href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#a134240bc6149d901e426171a82068094">_TAB_AUTO1X_TYPE::d32</a></div><div class="ttdeci">uint32_t d32</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4177</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7d56552a9a26227c6a1c88a2afcaa982"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7d56552a9a26227c6a1c88a2afcaa982">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCKE_ASRC</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCKE_ASRC</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1714</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a65724d2d48c9bd20b66f85514a638cf9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a65724d2d48c9bd20b66f85514a638cf9">SYS_BLKCTRL_TypeDef::BIT_CKE_RNG</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_RNG</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1627</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4b67bd12e307598820a5658cfa492360"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4b67bd12e307598820a5658cfa492360">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_QDECODE_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_QDECODE_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1698</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab04b8920f771480db9de88264ed127a9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab04b8920f771480db9de88264ed127a9">SYS_BLKCTRL_TypeDef::r_EN_XTAL_AAC_DIGI</a></div><div class="ttdeci">__IO uint32_t r_EN_XTAL_AAC_DIGI</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2725</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ace350fd67e32eb6402859b2393e3b67a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ace350fd67e32eb6402859b2393e3b67a">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_ADC_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_ADC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1717</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a800e2726d4751128d3b89a791a6d29ad"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a800e2726d4751128d3b89a791a6d29ad">SoC_VENDOR_REG_TypeDef::otg_intr</a></div><div class="ttdeci">__I uint32_t otg_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3566</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html_ac4c6d4c3385048f9a4699c7c24196f19"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html#ac4c6d4c3385048f9a4699c7c24196f19">GDMA_ChannelTypeDef::RSVD7</a></div><div class="ttdeci">uint32_t RSVD7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:861</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1eff6747eb510f0e970010f364563d1d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1eff6747eb510f0e970010f364563d1d">SYS_BLKCTRL_TypeDef::otp_reg_otp_w1o_rp_all</a></div><div class="ttdeci">__IO uint32_t otp_reg_otp_w1o_rp_all</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3103</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_a677dd4c1ee90a2a3cb0ebaed7b0a8b27"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#a677dd4c1ee90a2a3cb0ebaed7b0a8b27">UART_TypeDef::INTID_FCR</a></div><div class="ttdeci">__IO uint32_t INTID_FCR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:456</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a621e663e10f9664f17a86f8f9ff1850d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a621e663e10f9664f17a86f8f9ff1850d">SYS_BLKCTRL_TypeDef::r_cpu_slow_opt_bt_sram_1</a></div><div class="ttdeci">__IO uint32_t r_cpu_slow_opt_bt_sram_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1175</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_acabc65d414537d8e2ade283b662e2442"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#acabc65d414537d8e2ade283b662e2442">SoC_VENDOR_REG_TypeDef::wdt_divfactor</a></div><div class="ttdeci">__IO uint32_t wdt_divfactor</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3411</div></div>
<div class="ttc" id="struct_c_a_c_h_e___type_def_html_a919df1d19dd4682772aa72475f5b89c1"><div class="ttname"><a href="struct_c_a_c_h_e___type_def.html#a919df1d19dd4682772aa72475f5b89c1">CACHE_TypeDef::HIT_LSTW_EVT_CNT</a></div><div class="ttdeci">__IO uint32_t HIT_LSTW_EVT_CNT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3703</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7c3b47539b40fd412099a94813e42417"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7c3b47539b40fd412099a94813e42417">SYS_BLKCTRL_TypeDef::r_phy_gpio1_sel0</a></div><div class="ttdeci">__IO uint32_t r_phy_gpio1_sel0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1814</div></div>
<div class="ttc" id="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t_html_a7c15a1d23fecde0a75e7da96abf6e8d2"><div class="ttname"><a href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t.html#a7c15a1d23fecde0a75e7da96abf6e8d2">BTAON_FAST_RTC_AON_WDT::aon_wdg_crt</a></div><div class="ttdeci">RTC_AON_WDT_CRT_TYPE aon_wdg_crt</div><div class="ttdef"><b>Definition:</b> rtl876x.h:990</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o3_x___t_y_p_e_html_a30fa0d305f54893a4254172f7ce5e7f6"><div class="ttname"><a href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a30fa0d305f54893a4254172f7ce5e7f6">_TAB_AUTO3X_TYPE::AUTO_SW_SWR_CORE_EN_TAB0_AUTO_SW_SWR_SHORT</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_EN_TAB0_AUTO_SW_SWR_SHORT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4209</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2dd98763c960dc56828b387adeabba76"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2dd98763c960dc56828b387adeabba76">SYS_BLKCTRL_TypeDef::REG_PERION_REG_0x0214</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_0x0214</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1338</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o3_x___t_y_p_e_html_ad1df71fb4784bd65eb08aa4d1967d71c"><div class="ttname"><a href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#ad1df71fb4784bd65eb08aa4d1967d71c">_TAB_AUTO3X_TYPE::AUTO_SW_SWR_CORE_X4_PFM_COMP_IB_OUT2</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_X4_PFM_COMP_IB_OUT2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4223</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a515d20f78b8fc1271f842e8d8faf5826"><div class="ttname"><a href="struct_a_d_c___type_def.html#a515d20f78b8fc1271f842e8d8faf5826">ADC_TypeDef::INTCR</a></div><div class="ttdeci">__IO uint32_t INTCR</div><div class="ttdoc">0x0C </div><div class="ttdef"><b>Definition:</b> rtl876x.h:719</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a199b33cb35b4611837ddf06a9f8f8dc0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a199b33cb35b4611837ddf06a9f8f8dc0">SYS_BLKCTRL_TypeDef::BIT_PERI_AES_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_AES_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1381</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a7c78181367d52024895c967e1c7a9930"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a7c78181367d52024895c967e1c7a9930">RTC_LED_TypeDef::S_LED_CH2_P8_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH2_P8_CR</div><div class="ttdoc">0x84 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1037</div></div>
<div class="ttc" id="struct_c_a_c_h_e___type_def_html_a1d21b7df7083354550aa8053ed5238e0"><div class="ttname"><a href="struct_c_a_c_h_e___type_def.html#a1d21b7df7083354550aa8053ed5238e0">CACHE_TypeDef::RST_CNT</a></div><div class="ttdeci">__IO uint32_t RST_CNT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3700</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a8da03b5128dcd2dccaf7e71fc7f7e1c9"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8da03b5128dcd2dccaf7e71fc7f7e1c9">SPDIF_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:186</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3561221d61267ad72e3be8832808bf47"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3561221d61267ad72e3be8832808bf47">SYS_BLKCTRL_TypeDef::r_dsp_slow_en</a></div><div class="ttdeci">__IO uint32_t r_dsp_slow_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1113</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ad103aa783b929093781f0e255e2dc596"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad103aa783b929093781f0e255e2dc596">GDMA0_Channel5_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:109</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea3674db60b2ecd1e2efa8042305639957"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea3674db60b2ecd1e2efa8042305639957">BAUD_RATE_2000000</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:501</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aeb8ac4e1df79d3af35fe0d63ed223d03"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeb8ac4e1df79d3af35fe0d63ed223d03">SYS_BLKCTRL_TypeDef::BT_READY_PLL3</a></div><div class="ttdeci">__I uint32_t BT_READY_PLL3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2780</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a5ce6c366d25dbf9980c1f3335b3bc639"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a5ce6c366d25dbf9980c1f3335b3bc639">GDMA_TypeDef::RAW_ERR</a></div><div class="ttdeci">__I uint32_t RAW_ERR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:782</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a68c0ac3fb4ffa861980c15b27571c0d9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a68c0ac3fb4ffa861980c15b27571c0d9">SYS_BLKCTRL_TypeDef::REG_PERION_AAC_CTRL_1</a></div><div class="ttdeci">__IO uint32_t REG_PERION_AAC_CTRL_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2743</div></div>
<div class="ttc" id="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def_html_ad5605d6400f26a0efeca1933071779d7"><div class="ttname"><a href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html#ad5605d6400f26a0efeca1933071779d7">PHERIPHERIAL_TypeDef::PERI_FUNC1_EN</a></div><div class="ttdeci">__IO uint32_t PERI_FUNC1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3323</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab855661bd8a732a1950b5b5aa406c397"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab855661bd8a732a1950b5b5aa406c397">SYS_BLKCTRL_TypeDef::BIT_CKE_AUDIO_EN</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_AUDIO_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1468</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7cb7050d5785016d6d49f1c66795d77a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7cb7050d5785016d6d49f1c66795d77a">SYS_BLKCTRL_TypeDef::BIT_SOC_GTIMERB_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_GTIMERB_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1328</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:306</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a7f005f1d85f85d5b1d0fc959a5cac009"><div class="ttname"><a href="struct_t_i_m___type_def.html#a7f005f1d85f85d5b1d0fc959a5cac009">TIM_TypeDef::IntStatus</a></div><div class="ttdeci">__I uint32_t IntStatus</div><div class="ttdef"><b>Definition:</b> rtl876x.h:756</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aaedbe9e8d607ff0ff17f0ea9430d2fb7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaedbe9e8d607ff0ff17f0ea9430d2fb7">SYS_BLKCTRL_TypeDef::CORE_VREFPFM_H_7</a></div><div class="ttdeci">__IO uint32_t CORE_VREFPFM_H_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3203</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___functions_html_gacb6d80baee14582cc8d1ea89416a4367"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___functions.html#gacb6d80baee14582cc8d1ea89416a4367">btaon_fast_read</a></div><div class="ttdeci">uint16_t btaon_fast_read(uint16_t offset)</div><div class="ttdoc">Read data from aon register. </div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a55a58c2fb9ede5a9d5ce21ea2fda1889"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a55a58c2fb9ede5a9d5ce21ea2fda1889">SYS_BLKCTRL_TypeDef::RSVD1</a></div><div class="ttdeci">__IO uint32_t RSVD1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2067</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0f1945c7372a6de732306ea3801c8e2a">I2C0_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:100</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a0940c9484cda9bc45c8137ca55d1da66"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a0940c9484cda9bc45c8137ca55d1da66">RTC_LED_TypeDef::S_LED_CH2_P1_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH2_P1_CR</div><div class="ttdoc">0x68 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1030</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abcaaf72e5e847d5459d34f02015b8733"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abcaaf72e5e847d5459d34f02015b8733">SYS_BLKCTRL_TypeDef::RESERVED_0</a></div><div class="ttdeci">__I uint32_t RESERVED_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1973</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o0_x___t_y_p_e_html_a0e69438ee134f1cd673b7d8cfdc6a8ab"><div class="ttname"><a href="union___t_a_b___a_u_t_o0_x___t_y_p_e.html#a0e69438ee134f1cd673b7d8cfdc6a8ab">_TAB_AUTO0X_TYPE::AUTO_SW_SWR_CORE_PFM1POS_PON_OVER</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_PFM1POS_PON_OVER</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4171</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5eabe059d682bb78e00e769635c9a820"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5eabe059d682bb78e00e769635c9a820">SYS_BLKCTRL_TypeDef::DSP2_STAT_VECTOR_SEL</a></div><div class="ttdeci">__IO uint32_t DSP2_STAT_VECTOR_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1876</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab017b91dab2e5e4c3f13ead655ed43ac"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab017b91dab2e5e4c3f13ead655ed43ac">SYS_BLKCTRL_TypeDef::VREF_MANUAL_4_0</a></div><div class="ttdeci">__IO uint32_t VREF_MANUAL_4_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2814</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a7178aec39509023099462ff9713a2dde"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7178aec39509023099462ff9713a2dde">GDMA0_Channel8_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:116</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a872d39c782a7745a3f84ede43a24dfa9"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a872d39c782a7745a3f84ede43a24dfa9">GPIO_A0_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:93</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a759962071b5a33b2b1fe2609afc1a612"><div class="ttname"><a href="struct_i2_c___type_def.html#a759962071b5a33b2b1fe2609afc1a612">I2C_TypeDef::IC_SS_SCL_LCNT</a></div><div class="ttdeci">__IO uint32_t IC_SS_SCL_LCNT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:669</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a56c98cac5e355c1975d7ad4214f25a46"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a56c98cac5e355c1975d7ad4214f25a46">GPIO_TypeDef::DATAOUT</a></div><div class="ttdeci">__IO uint32_t DATAOUT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3631</div></div>
<div class="ttc" id="struct_l_p_c___type_def_html"><div class="ttname"><a href="struct_l_p_c___type_def.html">LPC_TypeDef</a></div><div class="ttdoc">Real time for lp (RTC) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:939</div></div>
<div class="ttc" id="struct_l_p_c___type_def_html_aafced9164da098fb2aee2d63a0ca7ea8"><div class="ttname"><a href="struct_l_p_c___type_def.html#aafced9164da098fb2aee2d63a0ca7ea8">LPC_TypeDef::LPC_CR0</a></div><div class="ttdeci">__IO uint32_t LPC_CR0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:941</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad25d2823ac3626309ca95fa1b9100c8b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad25d2823ac3626309ca95fa1b9100c8b">SYS_BLKCTRL_TypeDef::PDCK_LPOW</a></div><div class="ttdeci">__IO uint32_t PDCK_LPOW</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2818</div></div>
<div class="ttc" id="struct_q_d_e_c___type_def_html_a4faec2f9bf9b5efa2375e18bf440060b"><div class="ttname"><a href="struct_q_d_e_c___type_def.html#a4faec2f9bf9b5efa2375e18bf440060b">QDEC_TypeDef::REG_DIV</a></div><div class="ttdeci">__IO uint32_t REG_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1050</div></div>
<div class="ttc" id="group__x3d___r_t_l876x___exported__types_html_ga666eb0caeb12ec0e281415592ae89083"><div class="ttname"><a href="group__x3d___r_t_l876x___exported__types.html#ga666eb0caeb12ec0e281415592ae89083">IRQn</a></div><div class="ttdeci">IRQn</div><div class="ttdef"><b>Definition:</b> rtl876x.h:71</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_a3adccb944ffadc05a5c6c04cc89c2ec4"><div class="ttname"><a href="struct_r_x_i300___typedef.html#a3adccb944ffadc05a5c6c04cc89c2ec4">RXI300_Typedef::ERR_PROT</a></div><div class="ttdeci">__I uint32_t ERR_PROT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4102</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a24d65aeedc22bbbaf9b364a83eed53a5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a24d65aeedc22bbbaf9b364a83eed53a5">SYS_BLKCTRL_TypeDef::BIT_SOC_CLK_EFUSE</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_CLK_EFUSE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1724</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:308</div></div>
<div class="ttc" id="struct_k_e_y_s_c_a_n___type_def_html_aba89a8909718bfdadadbb6a924ec8c10"><div class="ttname"><a href="struct_k_e_y_s_c_a_n___type_def.html#aba89a8909718bfdadadbb6a924ec8c10">KEYSCAN_TypeDef::FIFODATA</a></div><div class="ttdeci">__I uint32_t FIFODATA</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3614</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a151f23858aab0d27ba2ce9bcd1e3800d"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a151f23858aab0d27ba2ce9bcd1e3800d">RTC_LED_TypeDef::S_LED_CH1_CR1</a></div><div class="ttdeci">__IO uint32_t S_LED_CH1_CR1</div><div class="ttdoc">0x34 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1015</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_a25b7bd55c0afa663eb3cffbb0c453a6f"><div class="ttname"><a href="struct_r_x_i300___typedef.html#a25b7bd55c0afa663eb3cffbb0c453a6f">RXI300_Typedef::rsvd</a></div><div class="ttdeci">__I uint32_t rsvd</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4089</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab892d221818cef3f499d7c8bfba3a1dc"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab892d221818cef3f499d7c8bfba3a1dc">SYS_BLKCTRL_TypeDef::r_slow_debug_sel_2_0</a></div><div class="ttdeci">__IO uint32_t r_slow_debug_sel_2_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1894</div></div>
<div class="ttc" id="struct_p_s_r_a_m_c___type_def_html_af9df474defa93731ef23c0f54eef670d"><div class="ttname"><a href="struct_p_s_r_a_m_c___type_def.html#af9df474defa93731ef23c0f54eef670d">PSRAMC_TypeDef::PCTL_IDR</a></div><div class="ttdeci">__IO uint32_t PCTL_IDR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3794</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab1eafaf833d13055787b8650d2a0ed39"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab1eafaf833d13055787b8650d2a0ed39">SYS_BLKCTRL_TypeDef::vdm_src_en</a></div><div class="ttdeci">__IO uint32_t vdm_src_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2344</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_ad5fa40d47a7dcc6066b9e7413b7c652b"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#ad5fa40d47a7dcc6066b9e7413b7c652b">GPIO_TypeDef::LSSYNC</a></div><div class="ttdeci">__IO uint32_t LSSYNC</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3645</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_af85ba4d67419483a73683498cd950aa0"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#af85ba4d67419483a73683498cd950aa0">SPIC_TypeDef::VALID_CMD</a></div><div class="ttdeci">__IO uint32_t VALID_CMD</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3762</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a2ebd97ecefdffaa74ed722aabe0b53db"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a2ebd97ecefdffaa74ed722aabe0b53db">SoC_VENDOR_REG_TypeDef::RSVD_1</a></div><div class="ttdeci">__I uint32_t RSVD_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3572</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab552a06ec5aa0b2d474ee685e27b8c40"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab552a06ec5aa0b2d474ee685e27b8c40">SYS_BLKCTRL_TypeDef::occ_3_dbg_en</a></div><div class="ttdeci">__IO uint32_t occ_3_dbg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3276</div></div>
<div class="ttc" id="struct_p_s_r_a_m_c___type_def_html_a5e1322e27c40bf91d172f9673f205c97"><div class="ttname"><a href="struct_p_s_r_a_m_c___type_def.html#a5e1322e27c40bf91d172f9673f205c97">PSRAMC_TypeDef::CCR</a></div><div class="ttdeci">__IO uint32_t CCR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3777</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a29d9e1096edc6cb3a70cc5c0d7989d89"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a29d9e1096edc6cb3a70cc5c0d7989d89">SYS_BLKCTRL_TypeDef::BIT_PERI_GT2_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GT2_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3021</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa48952d20aed0789202840f4057b51eb"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa48952d20aed0789202840f4057b51eb">SYS_BLKCTRL_TypeDef::CORE_SWRCORE_ZCDIB_0</a></div><div class="ttdeci">__IO uint32_t CORE_SWRCORE_ZCDIB_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2525</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html_a7d5a993c7d467fdf15dbcb4c0c9a8559"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html#a7d5a993c7d467fdf15dbcb4c0c9a8559">GDMA_ChannelTypeDef::CTL_LOW</a></div><div class="ttdeci">__IO uint32_t CTL_LOW</div><div class="ttdef"><b>Definition:</b> rtl876x.h:852</div></div>
<div class="ttc" id="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def_html_aeff679d07e48b2a15b8e2514fe94271c"><div class="ttname"><a href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html#aeff679d07e48b2a15b8e2514fe94271c">PHERIPHERIAL_TypeDef::PERI_FUNC0_EN</a></div><div class="ttdeci">__IO uint32_t PERI_FUNC0_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3322</div></div>
<div class="ttc" id="group__x3d___r_t_l876x___exported__types_html_gaacbd7ed539db0aacd973a0f6eca34074"><div class="ttname"><a href="group__x3d___r_t_l876x___exported__types.html#gaacbd7ed539db0aacd973a0f6eca34074">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afb738eaf81ca822a364066c671e8786c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afb738eaf81ca822a364066c671e8786c">SYS_BLKCTRL_TypeDef::det_enable</a></div><div class="ttdeci">__IO uint32_t det_enable</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2298</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3ee3313fe23bf91c79f95b30e180ab56"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3ee3313fe23bf91c79f95b30e180ab56">SYS_BLKCTRL_TypeDef::r_cpu_div_en_slow</a></div><div class="ttdeci">__IO uint32_t r_cpu_div_en_slow</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1221</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867eac44a478bdcb0f3f8473af689b5b23f49"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eac44a478bdcb0f3f8473af689b5b23f49">BAUD_RATE_28800</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:485</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a494b3166224448dfbc044c6b04c355e0"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a494b3166224448dfbc044c6b04c355e0">GDMA0_Channel13_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:121</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a32d676d6a52007436d74c5bf7d7ef525"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a32d676d6a52007436d74c5bf7d7ef525">SYS_BLKCTRL_TypeDef::RESERVED_2</a></div><div class="ttdeci">__I uint32_t RESERVED_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2312</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a479b4bcb1a992a78e046a2c3e8ce702e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a479b4bcb1a992a78e046a2c3e8ce702e">SYS_BLKCTRL_TypeDef::CORE_EN_EAIqX4_0</a></div><div class="ttdeci">__IO uint32_t CORE_EN_EAIqX4_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2526</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a314e7cf0a3ca8ac7535c1d525090bfa6"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a314e7cf0a3ca8ac7535c1d525090bfa6">SPIC_TypeDef::DUM_BYTE</a></div><div class="ttdeci">__IO uint32_t DUM_BYTE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3765</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a94df5f765ee3b1e6b2832824fb327c5e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a94df5f765ee3b1e6b2832824fb327c5e">SYS_BLKCTRL_TypeDef::bset_dss_wsort_go</a></div><div class="ttdeci">__I uint32_t bset_dss_wsort_go</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1971</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a56f9d7621a3eb581edb3f4c4787cf1b9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56f9d7621a3eb581edb3f4c4787cf1b9">SYS_BLKCTRL_TypeDef::r_flash_clk_src_sel_1</a></div><div class="ttdeci">__IO uint32_t r_flash_clk_src_sel_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1268</div></div>
<div class="ttc" id="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def_html_ae0fe8b6a0f932e3685163617d9f0225f"><div class="ttname"><a href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#ae0fe8b6a0f932e3685163617d9f0225f">OTP_RANG_PROTECT_TypeDef::reg_otp_wp_lock</a></div><div class="ttdeci">__IO uint32_t reg_otp_wp_lock</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3385</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a122c439ecadaf6bcb3d214895f98ea81"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a122c439ecadaf6bcb3d214895f98ea81">SYS_BLKCTRL_TypeDef::r_flash1_div_sel</a></div><div class="ttdeci">__IO uint32_t r_flash1_div_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2148</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_aeb70b69d1032774abb8cfd32f021707d"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#aeb70b69d1032774abb8cfd32f021707d">GDMA_TypeDef::MASK_ERR</a></div><div class="ttdeci">__IO uint32_t MASK_ERR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:804</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_a79cfb7aeb4446da7c6f6b837438afbe5"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#a79cfb7aeb4446da7c6f6b837438afbe5">UART_TypeDef::MISCR</a></div><div class="ttdeci">__IO uint32_t MISCR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:464</div></div>
<div class="ttc" id="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def_html"><div class="ttname"><a href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html">OTP_RANG_PROTECT_TypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:3363</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a03c3cc89984928816d81793fc7bce4a2">PendSV_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:81</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8d01c226a7aa88b80e5c3e7d728283bc"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8d01c226a7aa88b80e5c3e7d728283bc">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_TIMER1_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_TIMER1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1565</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab689dcef58b2b9df6239d660c709aeb1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab689dcef58b2b9df6239d660c709aeb1">SYS_BLKCTRL_TypeDef::DSP_RUN_STALL</a></div><div class="ttdeci">__IO uint32_t DSP_RUN_STALL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1871</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a817b040946d42d76dc62b465c5320ef3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a817b040946d42d76dc62b465c5320ef3">SYS_BLKCTRL_TypeDef::r_clk_dspb_en</a></div><div class="ttdeci">__IO uint32_t r_clk_dspb_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1824</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac3f7617be4fef37d1ebccc793dabbbe5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac3f7617be4fef37d1ebccc793dabbbe5">SYS_BLKCTRL_TypeDef::BIT_PERI_PSRAM_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_PSRAM_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1401</div></div>
<div class="ttc" id="struct_l_p_c___type_def_html_abe64681b0297bcd3c08374c43229ea81"><div class="ttname"><a href="struct_l_p_c___type_def.html#abe64681b0297bcd3c08374c43229ea81">LPC_TypeDef::LPC_CMP_CNT</a></div><div class="ttdeci">__IO uint32_t LPC_CMP_CNT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:944</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_acfb8d7bee50813ff55e41fe059a96c15"><div class="ttname"><a href="struct_r_x_i300___typedef.html#acfb8d7bee50813ff55e41fe059a96c15">RXI300_Typedef::ERR_ADR0</a></div><div class="ttdeci">__I uint32_t ERR_ADR0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4120</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a3a0ae85b0d71943ca6b96ebdd288316b"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a3a0ae85b0d71943ca6b96ebdd288316b">SoC_VENDOR_REG_TypeDef::sp0_intr_rx</a></div><div class="ttdeci">__IO uint32_t sp0_intr_rx</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3491</div></div>
<div class="ttc" id="group__x3d___r_t_l876x___exported__types_html_gac3af4a32370fb28c4ade8bf2add80251"><div class="ttname"><a href="group__x3d___r_t_l876x___exported__types.html#gac3af4a32370fb28c4ade8bf2add80251">IRQn_Type</a></div><div class="ttdeci">enum IRQn IRQn_Type</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_ade4f35a8885902d735e208a1e747a9fe"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#ade4f35a8885902d735e208a1e747a9fe">RTC_LED_TypeDef::S_LED_CH1_P2_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH1_P2_CR</div><div class="ttdoc">0x3C </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1017</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aca82e1802aa5faeb5ed0b07552958939"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aca82e1802aa5faeb5ed0b07552958939">SYS_BLKCTRL_TypeDef::BIT_SOC_CKE_PLFM</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_CKE_PLFM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1547</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_ada34d1e2884b1ce31696daffa4572e5c"><div class="ttname"><a href="struct_r_x_i300___typedef.html#ada34d1e2884b1ce31696daffa4572e5c">RXI300_Typedef::PRO_NUM</a></div><div class="ttdeci">__I uint32_t PRO_NUM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4079</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8b74e22db19ca701786c1fbd98261672"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8b74e22db19ca701786c1fbd98261672">SYS_BLKCTRL_TypeDef::pdck_state_3_0</a></div><div class="ttdeci">__I uint32_t pdck_state_3_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2820</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a1894662f200da837dbbee4c8ee4f4a64"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a1894662f200da837dbbee4c8ee4f4a64">RTC_LED_TypeDef::S_LED_CH0_CR1</a></div><div class="ttdeci">__IO uint32_t S_LED_CH0_CR1</div><div class="ttdoc">0x08 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1002</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aff357bf30b621cd334712d50ec3ec7b7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aff357bf30b621cd334712d50ec3ec7b7">SYS_BLKCTRL_TypeDef::r_cpu_slow_opt_wfi</a></div><div class="ttdeci">__IO uint32_t r_cpu_slow_opt_wfi</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1111</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a494ffa4b36694c9be0ccf646637947aa"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a494ffa4b36694c9be0ccf646637947aa">SYS_BLKCTRL_TypeDef::REG_PERION_REG_PERI_PWM0_DZONE_CTRL</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_PERI_PWM0_DZONE_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3042</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aca5999099b2f4de32f3a176f019b5aa0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aca5999099b2f4de32f3a176f019b5aa0">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_IR_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_IR_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1640</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a3198472645fb69bbd36306980072e27b"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a3198472645fb69bbd36306980072e27b">SoC_VENDOR_REG_TypeDef::Cnt_limit</a></div><div class="ttdeci">__IO uint32_t Cnt_limit</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3415</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a0ffa7b84fb64c4ea0b485ee6e156db4c"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0ffa7b84fb64c4ea0b485ee6e156db4c">SPIC0_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:168</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af4b4f09e54d2d11b9a6332329a152680"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af4b4f09e54d2d11b9a6332329a152680">SYS_BLKCTRL_TypeDef::r_dsp_low_rate_valid_num1</a></div><div class="ttdeci">__IO uint32_t r_dsp_low_rate_valid_num1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1879</div></div>
<div class="ttc" id="struct_i_r___type_def_html"><div class="ttname"><a href="struct_i_r___type_def.html">IR_TypeDef</a></div><div class="ttdoc">IR. </div><div class="ttdef"><b>Definition:</b> rtl876x.h:547</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o2_x___t_y_p_e_html_a01fd393b91e1b1b31204f7599801cad9"><div class="ttname"><a href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html#a01fd393b91e1b1b31204f7599801cad9">_TAB_AUTO2X_TYPE::AUTO_SW_SWR_CORE_DUMMY</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_DUMMY</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4200</div></div>
<div class="ttc" id="struct_i_r___type_def_html_a807888a496f90ecffb7c0e4c38dedf2f"><div class="ttname"><a href="struct_i_r___type_def.html#a807888a496f90ecffb7c0e4c38dedf2f">IR_TypeDef::RX_CNT_INT_SEL</a></div><div class="ttdeci">__IO uint32_t RX_CNT_INT_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:558</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a274ff703775a0339a14429fb6ab76232"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a274ff703775a0339a14429fb6ab76232">SoC_VENDOR_REG_TypeDef::wdtaon_en</a></div><div class="ttdeci">__IO uint32_t wdtaon_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3418</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a012a2946921970541e0c837619b6d4b8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a012a2946921970541e0c837619b6d4b8">SYS_BLKCTRL_TypeDef::BIT_SOC_GTIMERA_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_GTIMERA_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1327</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a9376d6aead104880965f0ba6bf1720c9"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a9376d6aead104880965f0ba6bf1720c9">SoC_VENDOR_REG_TypeDef::bluewiz_intr_r</a></div><div class="ttdeci">__I uint32_t bluewiz_intr_r</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3539</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a611c42d84c8cdc21878f78fec333ff95"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a611c42d84c8cdc21878f78fec333ff95">SDIO_TypeDef::RSVD4</a></div><div class="ttdeci">__I uint32_t RSVD4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:650</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a466c07a82147134fc02801b4aa972467"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a466c07a82147134fc02801b4aa972467">SYS_BLKCTRL_TypeDef::REG_PERION_RG0X_40M</a></div><div class="ttdeci">__IO uint32_t REG_PERION_RG0X_40M</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2691</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abd3927d758bf2ed69366ed1a7ec63529"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abd3927d758bf2ed69366ed1a7ec63529">SYS_BLKCTRL_TypeDef::REG_PERION_REG_SYS_CLK_SEL_1</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_SYS_CLK_SEL_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1209</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea11b0905436d9fd5de2f5cfecba8852db"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea11b0905436d9fd5de2f5cfecba8852db">BAUD_RATE_128000</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:490</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a93ce8bdfa7404829fcb5e977c26e10fb"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a93ce8bdfa7404829fcb5e977c26e10fb">SYS_BLKCTRL_TypeDef::CORE_EN_EAIqX4_5</a></div><div class="ttdeci">__IO uint32_t CORE_EN_EAIqX4_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2534</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1a7d46875fa3ebd2c34d2756950eda83bf">ENABLE</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:308</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a8451bc57916e52539860849eec364427"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a8451bc57916e52539860849eec364427">GPIO_TypeDef::DATADIR</a></div><div class="ttdeci">__IO uint32_t DATADIR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3632</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a26b8ec10362e451b75b5c730c80dd411"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a26b8ec10362e451b75b5c730c80dd411">SYS_BLKCTRL_TypeDef::BIT_PERI_SPDIF_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_SPDIF_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1467</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___functions_html_gaf55e802421403d41e8a60e901af79a13"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___functions.html#gaf55e802421403d41e8a60e901af79a13">btaon_fast_write_safe</a></div><div class="ttdeci">void btaon_fast_write_safe(uint16_t offset, uint16_t data)</div><div class="ttdoc">Write data to aon egister safely. </div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_a76e07834f5843141484f1f6f74faec99"><div class="ttname"><a href="struct_r_x_i300___typedef.html#a76e07834f5843141484f1f6f74faec99">RXI300_Typedef::ELR_i_ADR0</a></div><div class="ttdeci">__I uint32_t ELR_i_ADR0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4117</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abdfd985a8e28946314a2f3218fde2004"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abdfd985a8e28946314a2f3218fde2004">SYS_BLKCTRL_TypeDef::r_PON_SPI1_H2S_BRG_EN</a></div><div class="ttdeci">__IO uint32_t r_PON_SPI1_H2S_BRG_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2609</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6cb725ca016430e77b2b0c00e4a5f9af"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6cb725ca016430e77b2b0c00e4a5f9af">SYS_BLKCTRL_TypeDef::r_cpu_auto_slow_opt2</a></div><div class="ttdeci">__IO uint32_t r_cpu_auto_slow_opt2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1169</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aeb3dac6ed2200f29e8a97f9e5ad4e01b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeb3dac6ed2200f29e8a97f9e5ad4e01b">SYS_BLKCTRL_TypeDef::BIT_PERI_GPIOC_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GPIOC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1434</div></div>
<div class="ttc" id="struct_i_r___type_def_html_ad448ea342fbaf6b906a99a6eb89fa095"><div class="ttname"><a href="struct_i_r___type_def.html#ad448ea342fbaf6b906a99a6eb89fa095">IR_TypeDef::RX_SR</a></div><div class="ttdeci">__IO uint32_t RX_SR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:556</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a685a55b2faf733279cc119cb226414ab"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a685a55b2faf733279cc119cb226414ab">TIM10_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:162</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a3ee3129d8748d0616ed1124007a9bb13"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a3ee3129d8748d0616ed1124007a9bb13">SPIC_TypeDef::WRITE_DUAL_ADDR_DATA</a></div><div class="ttdeci">__IO uint32_t WRITE_DUAL_ADDR_DATA</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3753</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a9fec21e8ecd7dfc6296a6c5d3bec6c2e"><div class="ttname"><a href="struct_t_i_m___type_def.html#a9fec21e8ecd7dfc6296a6c5d3bec6c2e">TIM_TypeDef::ControlReg</a></div><div class="ttdeci">__IO uint32_t ControlReg</div><div class="ttdef"><b>Definition:</b> rtl876x.h:754</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7da2e2e07c7df8e595b041b7ee9923bc"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7da2e2e07c7df8e595b041b7ee9923bc">SYS_BLKCTRL_TypeDef::DUMMY31_26</a></div><div class="ttdeci">__I uint32_t DUMMY31_26</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2354</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a7979a25219400eb861d98722625fa57d"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a7979a25219400eb861d98722625fa57d">RTC_LED_TypeDef::S_LED_CH1_P4_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH1_P4_CR</div><div class="ttdoc">0x44 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1019</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac874a1aae9b7f4ba8ab84ee02a5d6fa8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac874a1aae9b7f4ba8ab84ee02a5d6fa8">SYS_BLKCTRL_TypeDef::CORE_SWRCORE_ZCDIB_5</a></div><div class="ttdeci">__IO uint32_t CORE_SWRCORE_ZCDIB_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2533</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a072a5705e45657e412c373349b9e1f4f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a072a5705e45657e412c373349b9e1f4f">SYS_BLKCTRL_TypeDef::r_PON_DLYSEL_SPIM4</a></div><div class="ttdeci">__IO uint32_t r_PON_DLYSEL_SPIM4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2634</div></div>
<div class="ttc" id="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e_html_af1ea752d393d8f7e1a3466ff7e470a52"><div class="ttname"><a href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#af1ea752d393d8f7e1a3466ff7e470a52">RTC_AON_WDT_CRT_TYPE::rsvd1</a></div><div class="ttdeci">uint32_t rsvd1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:973</div></div>
<div class="ttc" id="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def_html_a37a4829b0e985ed3601fabd9840d18fd"><div class="ttname"><a href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#a37a4829b0e985ed3601fabd9840d18fd">OTP_RANG_PROTECT_TypeDef::REG_OTP_R_range_protection</a></div><div class="ttdeci">__IO uint32_t REG_OTP_R_range_protection</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3367</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a07dbe72f05e5e49c95bb049dd4ad286e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a07dbe72f05e5e49c95bb049dd4ad286e">SYS_BLKCTRL_TypeDef::r_CLK_40M_DIV_CG_EN</a></div><div class="ttdeci">__IO uint32_t r_CLK_40M_DIV_CG_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1277</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afb3aeba09486b0ec3717b5118b8d1cda"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afb3aeba09486b0ec3717b5118b8d1cda">SYS_BLKCTRL_TypeDef::r_spi_qpi_clk_sel</a></div><div class="ttdeci">__IO uint32_t r_spi_qpi_clk_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2269</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac3f613807136d60e5d373b20746db204"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac3f613807136d60e5d373b20746db204">SYS_BLKCTRL_TypeDef::PDCK_WAIT_CYC_1_0</a></div><div class="ttdeci">__IO uint32_t PDCK_WAIT_CYC_1_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2813</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abd92e7b285237c517da2a92d757b6d63"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abd92e7b285237c517da2a92d757b6d63">SYS_BLKCTRL_TypeDef::xaac_curr_state</a></div><div class="ttdeci">__I uint32_t xaac_curr_state</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2749</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_afa00e62cb4040bae9102be71d735ebaa"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#afa00e62cb4040bae9102be71d735ebaa">SoC_VENDOR_REG_TypeDef::wdt_mode</a></div><div class="ttdeci">__IO uint32_t wdt_mode</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3422</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a666924c25229317fc470fb994655193c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a666924c25229317fc470fb994655193c">SYS_BLKCTRL_TypeDef::r_40m_div_sel</a></div><div class="ttdeci">__IO uint32_t r_40m_div_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1274</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a89d12a33a57bee834f6d4dc6dd93e57f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a89d12a33a57bee834f6d4dc6dd93e57f">SYS_BLKCTRL_TypeDef::BIT_PERI_SPI1_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_SPI1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1388</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a23d830d80345985944e07f56f360ba24"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a23d830d80345985944e07f56f360ba24">SDIO_TypeDef::RSP2</a></div><div class="ttdeci">__I uint32_t RSP2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:617</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a17a403e101e622176aac79a7aabf1ffe"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a17a403e101e622176aac79a7aabf1ffe">SoC_VENDOR_REG_TypeDef::BT_MAC_interrupt</a></div><div class="ttdeci">__I uint32_t BT_MAC_interrupt</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3535</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a59c1a091755f651454d0a8c74cdbe6df"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a59c1a091755f651454d0a8c74cdbe6df">GPIO_A_2_7_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:132</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a37e04ec869de7fcf18d4b50545b48036"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a37e04ec869de7fcf18d4b50545b48036">SYS_BLKCTRL_TypeDef::r_usb_clk_div_sel</a></div><div class="ttdeci">__IO uint32_t r_usb_clk_div_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2848</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae8ed970ce7668807e03b5cf093bd9339"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae8ed970ce7668807e03b5cf093bd9339">SYS_BLKCTRL_TypeDef::uart2_one_wire</a></div><div class="ttdeci">__IO uint32_t uart2_one_wire</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2070</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea5b6b6cc02cacb2890cdc116e7f598ce2"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea5b6b6cc02cacb2890cdc116e7f598ce2">BAUD_RATE_230400</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:492</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af651b1769e03e4653b1a4a7c88132398">I2C1_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:101</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a3a888147cc8ecd93023923b5f2c06cf6"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a3a888147cc8ecd93023923b5f2c06cf6">SDIO_TypeDef::NORMAL_INTR_SR</a></div><div class="ttdeci">__IO uint16_t NORMAL_INTR_SR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:629</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_ac8f0a32fb82c27adfbbe5c5f1e31cb55"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#ac8f0a32fb82c27adfbbe5c5f1e31cb55">GPIO_TypeDef::INTBOTHEDGE</a></div><div class="ttdeci">__IO uint32_t INTBOTHEDGE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3647</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a14f76d316e84ae4cea44e0848dc7856e"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a14f76d316e84ae4cea44e0848dc7856e">SPIC_TypeDef::AUTO_LENGTH</a></div><div class="ttdeci">__IO uint32_t AUTO_LENGTH</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3761</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9042f0529807069b7d4fa81a94ae1a41"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9042f0529807069b7d4fa81a94ae1a41">SYS_BLKCTRL_TypeDef::REG_PERION_DUMMY_11</a></div><div class="ttdeci">__IO uint32_t REG_PERION_DUMMY_11</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2080</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a7966acb6a72bf3dd37bf75905db50b99"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a7966acb6a72bf3dd37bf75905db50b99">SoC_VENDOR_REG_TypeDef::spdif_intr_tx_r</a></div><div class="ttdeci">__IO uint32_t spdif_intr_tx_r</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3473</div></div>
<div class="ttc" id="struct_s_p_i3_w_i_r_e___type_def_html_a41d0935cfd00c638f1667187758578a2"><div class="ttname"><a href="struct_s_p_i3_w_i_r_e___type_def.html#a41d0935cfd00c638f1667187758578a2">SPI3WIRE_TypeDef::RD1</a></div><div class="ttdeci">__IO uint32_t RD1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:534</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a6175b44e2c8598d8804130a1875c7557"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a6175b44e2c8598d8804130a1875c7557">SDIO_TypeDef::BLK_CNT</a></div><div class="ttdeci">__IO uint16_t BLK_CNT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:612</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_ac44a144de6ca6925f7c64d871b416cc1"><div class="ttname"><a href="struct_r_x_i300___typedef.html#ac44a144de6ca6925f7c64d871b416cc1">RXI300_Typedef::ERR_Cache</a></div><div class="ttdeci">__I uint32_t ERR_Cache</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4103</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4a403a9dea2b314143eeda3a1c94ad57"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4a403a9dea2b314143eeda3a1c94ad57">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCKE_DSP_DMA</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCKE_DSP_DMA</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1705</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a1f121f7780fad65f5081eb82a87c7f23"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1f121f7780fad65f5081eb82a87c7f23">GPIO_C_0to7_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:156</div></div>
<div class="ttc" id="struct_p_e_r_i___i_n_t___type_def_html_af9b521a5654758d640fe83700cdf900c"><div class="ttname"><a href="struct_p_e_r_i___i_n_t___type_def.html#af9b521a5654758d640fe83700cdf900c">PERI_INT_TypeDef::RSVD0</a></div><div class="ttdeci">__IO uint32_t RSVD0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3340</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0369e41f0cfc362908d3d246bdb177ea"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0369e41f0cfc362908d3d246bdb177ea">SYS_BLKCTRL_TypeDef::r_flash2_clk_src_sel_1</a></div><div class="ttdeci">__IO uint32_t r_flash2_clk_src_sel_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2157</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aeed978e0c6ade883fb3f5700f303d5ed"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeed978e0c6ade883fb3f5700f303d5ed">SYS_BLKCTRL_TypeDef::REG_PERION_0x3F0</a></div><div class="ttdeci">__IO uint32_t REG_PERION_0x3F0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3270</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a22992ddb2eb5823f7e9cd8aebdcf1457"><div class="ttname"><a href="struct_r_t_c___type_def.html#a22992ddb2eb5823f7e9cd8aebdcf1457">RTC_TypeDef::PRESCALE_CNT</a></div><div class="ttdeci">__I uint32_t PRESCALE_CNT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:918</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a2e7af0784be3db31167afa23f987fd98"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a2e7af0784be3db31167afa23f987fd98">GDMA0_Channel9_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:117</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3047d7411eda7243dc2e94f9f8e24218"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3047d7411eda7243dc2e94f9f8e24218">SYS_BLKCTRL_TypeDef::r_dsp_osc40_clk_cg_en</a></div><div class="ttdeci">__IO uint32_t r_dsp_osc40_clk_cg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1230</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o3_x___t_y_p_e_html_a3891e49307ce3bde75ef3c7568bef4c9"><div class="ttname"><a href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a3891e49307ce3bde75ef3c7568bef4c9">_TAB_AUTO3X_TYPE::AUTO_SW_SWR_CORE_EN_DMYLOAD2</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_EN_DMYLOAD2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4220</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_adb27382b06ba7a037cc61b75399440a9"><div class="ttname"><a href="struct_a_d_c___type_def.html#adb27382b06ba7a037cc61b75399440a9">ADC_TypeDef::SCHD2</a></div><div class="ttdeci">__IO uint32_t SCHD2</div><div class="ttdoc">0x38 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:730</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aaeb628ce42238fa3b0a75418b0f792a2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaeb628ce42238fa3b0a75418b0f792a2">SYS_BLKCTRL_TypeDef::r_swr_ss_lut_5</a></div><div class="ttdeci">__IO uint32_t r_swr_ss_lut_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3252</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_a8ef3d4f2a9c87fcbfc49453a456d6006"><div class="ttname"><a href="struct_r_x_i300___typedef.html#a8ef3d4f2a9c87fcbfc49453a456d6006">RXI300_Typedef::ELR_INTR_CLR</a></div><div class="ttdeci">__IO uint32_t ELR_INTR_CLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4147</div></div>
<div class="ttc" id="struct_k_e_y_s_c_a_n___type_def_html_a6c10cd135377a7696fde3cb985587a39"><div class="ttname"><a href="struct_k_e_y_s_c_a_n___type_def.html#a6c10cd135377a7696fde3cb985587a39">KEYSCAN_TypeDef::ROWCR</a></div><div class="ttdeci">__IO uint32_t ROWCR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3613</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0a66825f3725c991a944e69084ca4e39"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0a66825f3725c991a944e69084ca4e39">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_GDMA0_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_GDMA0_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1561</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o4_x___t_y_p_e_html_aa7f87918cdf1d1a583529ba796975d4e"><div class="ttname"><a href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#aa7f87918cdf1d1a583529ba796975d4e">_TAB_AUTO4X_TYPE::AUTO_SW_SWR_AUDIO_PFM300to600K_TUNE_PFM_COMP_SAMPLE_CYC</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_AUDIO_PFM300to600K_TUNE_PFM_COMP_SAMPLE_CYC</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4239</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2507fbf3d433cb66348de7452b3d3211"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2507fbf3d433cb66348de7452b3d3211">SYS_BLKCTRL_TypeDef::r_dss_data_in</a></div><div class="ttdeci">__IO uint32_t r_dss_data_in</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1949</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a87eab4abf18e77d9348147b8f628435e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a87eab4abf18e77d9348147b8f628435e">SYS_BLKCTRL_TypeDef::CORE_ENEAIqX2_H_6</a></div><div class="ttdeci">__IO uint32_t CORE_ENEAIqX2_H_6</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2539</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad6f55a443c6b0c948ad57e859018d906"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad6f55a443c6b0c948ad57e859018d906">SYS_BLKCTRL_TypeDef::r_epalna_od</a></div><div class="ttdeci">__IO uint32_t r_epalna_od</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1737</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a9498bfd998f842f379b9a04578d9e8cc"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a9498bfd998f842f379b9a04578d9e8cc">GDMA_TypeDef::RSVD5</a></div><div class="ttdeci">uint32_t RSVD5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:786</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a84aa4f03ce2909873cd44c64fbb941e9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a84aa4f03ce2909873cd44c64fbb941e9">SYS_BLKCTRL_TypeDef::BIT_CKE_DSP_SYNC</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_DSP_SYNC</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1630</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a11f4cd3d22cb5c075735627a655577fc"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a11f4cd3d22cb5c075735627a655577fc">SPORT1_RX_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:206</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aff3d60ce35c3d176a14f90a482a165fc"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aff3d60ce35c3d176a14f90a482a165fc">SYS_BLKCTRL_TypeDef::BIT_SOC_FLASH3_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_FLASH3_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1321</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a73b77391f85a293b4475ac98541a6a91"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a73b77391f85a293b4475ac98541a6a91">SYS_BLKCTRL_TypeDef::BT_READY_PLL2</a></div><div class="ttdeci">__I uint32_t BT_READY_PLL2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2787</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5daba2811acf0b3ae476f38a4761e5af"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5daba2811acf0b3ae476f38a4761e5af">SYS_BLKCTRL_TypeDef::r_clk_dsp1_en</a></div><div class="ttdeci">__IO uint32_t r_clk_dsp1_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1822</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_add32a7245881585e1e729049e0187a4e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#add32a7245881585e1e729049e0187a4e">SYS_BLKCTRL_TypeDef::GM_MANUAL</a></div><div class="ttdeci">__IO uint32_t GM_MANUAL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2724</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html_a9c391a42b2ee056fa7cfd3e724b111ff"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html#a9c391a42b2ee056fa7cfd3e724b111ff">GDMA_ChannelTypeDef::DSR_LOW</a></div><div class="ttdeci">__IO uint32_t DSR_LOW</div><div class="ttdef"><b>Definition:</b> rtl876x.h:866</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aed2eb3f4bb721d55fcc1003125956645">TIM5_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:126</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3165b20e5a3fe0cbec9eca20efa960be"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3165b20e5a3fe0cbec9eca20efa960be">SYS_BLKCTRL_TypeDef::r_flash2_div_sel</a></div><div class="ttdeci">__IO uint32_t r_flash2_div_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2154</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a3707398e49333d274699beb3bee2e257"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a3707398e49333d274699beb3bee2e257">SDIO_TypeDef::RSP4</a></div><div class="ttdeci">__I uint32_t RSP4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:618</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a52129f4bd32904de4f7dc06364249e52"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a52129f4bd32904de4f7dc06364249e52">SYS_BLKCTRL_TypeDef::CORE_SWRCORE_ZCDIB_4</a></div><div class="ttdeci">__IO uint32_t CORE_SWRCORE_ZCDIB_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2529</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a70347109d4e9d8c5f8fe5e7dc5bdac8f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a70347109d4e9d8c5f8fe5e7dc5bdac8f">SYS_BLKCTRL_TypeDef::r_nna_pll_src_sel_0</a></div><div class="ttdeci">__IO uint32_t r_nna_pll_src_sel_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2222</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a00be2e0bf3e38ab6f33f8349d9e7a200"><div class="ttname"><a href="struct_r_t_c___type_def.html#a00be2e0bf3e38ab6f33f8349d9e7a200">RTC_TypeDef::COMP0</a></div><div class="ttdeci">__IO uint32_t COMP0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:909</div></div>
<div class="ttc" id="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def_html_a7801ab3f3fbbede84ed8e5aaaecfddb3"><div class="ttname"><a href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html#a7801ab3f3fbbede84ed8e5aaaecfddb3">PHERIPHERIAL_TypeDef::PERI_CLK_CTRL</a></div><div class="ttdeci">__IO uint32_t PERI_CLK_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3326</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_ae845b86e973b4bf8a33c447c261633f6"><div class="ttname"><a href="struct_s_p_i___type_def.html#ae845b86e973b4bf8a33c447c261633f6">SPI_TypeDef::IMR</a></div><div class="ttdeci">__IO uint32_t IMR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:587</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2b52573fc0d8337ab9a6200ed8a52af6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2b52573fc0d8337ab9a6200ed8a52af6">SYS_BLKCTRL_TypeDef::reg_bypass_pipe</a></div><div class="ttdeci">__IO uint32_t reg_bypass_pipe</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1873</div></div>
<div class="ttc" id="struct_p_s_r_a_m_c___type_def_html_a87223d9c71fe0f014f8127e0a9f1b7a2"><div class="ttname"><a href="struct_p_s_r_a_m_c___type_def.html#a87223d9c71fe0f014f8127e0a9f1b7a2">PSRAMC_TypeDef::IOCR0</a></div><div class="ttdeci">__IO uint32_t IOCR0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3779</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a10ea0330c6b8dfcc0c890782171627fc"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a10ea0330c6b8dfcc0c890782171627fc">SYS_BLKCTRL_TypeDef::r_flash_pll_src_sel</a></div><div class="ttdeci">__IO uint32_t r_flash_pll_src_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1166</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a693a0e7bab49493b46691aa9d4b84d4f"><div class="ttname"><a href="struct_i2_c___type_def.html#a693a0e7bab49493b46691aa9d4b84d4f">I2C_TypeDef::IC_CLR_RX_OVER</a></div><div class="ttdeci">__I uint32_t IC_CLR_RX_OVER</div><div class="ttdef"><b>Definition:</b> rtl876x.h:681</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aceaf0186bd524f394afb96bc1466286f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aceaf0186bd524f394afb96bc1466286f">SYS_BLKCTRL_TypeDef::BIT_PERI_UART2_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_UART2_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2971</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a0248f113841d9e87413187dd796bb815"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a0248f113841d9e87413187dd796bb815">GDMA_TypeDef::MASK_SRC_TRAN</a></div><div class="ttdeci">__IO uint32_t MASK_SRC_TRAN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:800</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a927d7f317e414ae1640310aafa6f351b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a927d7f317e414ae1640310aafa6f351b">SYS_BLKCTRL_TypeDef::RESERVED_4</a></div><div class="ttdeci">__IO uint32_t RESERVED_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2061</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4ee21fee0528f13ff140c0ed9cada44f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4ee21fee0528f13ff140c0ed9cada44f">SYS_BLKCTRL_TypeDef::r_dsp_slow_opt_at_rx</a></div><div class="ttdeci">__IO uint32_t r_dsp_slow_opt_at_rx</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1180</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html"><div class="ttname"><a href="struct_g_d_m_a___type_def.html">GDMA_TypeDef</a></div><div class="ttdoc">GDMA interrupt registers. </div><div class="ttdef"><b>Definition:</b> rtl876x.h:772</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a637194d7d21aec35827dfdfd9633ac97"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a637194d7d21aec35827dfdfd9633ac97">SYS_BLKCTRL_TypeDef::r_flash_mux_1_clk_cg_en</a></div><div class="ttdeci">__IO uint32_t r_flash_mux_1_clk_cg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1270</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a24e81995c65ec4d4d9408de6c7c90028"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a24e81995c65ec4d4d9408de6c7c90028">SPIC_TypeDef::WORD</a></div><div class="ttdeci">__IO uint32_t WORD</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3743</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a357d52f0991a7891d54e59b437b1fbce"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a357d52f0991a7891d54e59b437b1fbce">SYS_BLKCTRL_TypeDef::BIT_DSP_H2D_D2H</a></div><div class="ttdeci">__IO uint32_t BIT_DSP_H2D_D2H</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1405</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9c931ca9da22b6879f8ebaa4ae524aa9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9c931ca9da22b6879f8ebaa4ae524aa9">SYS_BLKCTRL_TypeDef::r_dsp_xtal_clk_cg_en</a></div><div class="ttdeci">__IO uint32_t r_dsp_xtal_clk_cg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1229</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o2_x___t_y_p_e_html_ad817ee529a491d9760ba7144fd375612"><div class="ttname"><a href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html#ad817ee529a491d9760ba7144fd375612">_TAB_AUTO2X_TYPE::AUTO_SW_SWR_CORE_PFM300to600K2_SEL_NI_ON</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_PFM300to600K2_SEL_NI_ON</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4196</div></div>
<div class="ttc" id="struct_p_s_r_a_m_c___type_def_html_a2dfd98f028d262dbc1a5d10fa0aa925d"><div class="ttname"><a href="struct_p_s_r_a_m_c___type_def.html#a2dfd98f028d262dbc1a5d10fa0aa925d">PSRAMC_TypeDef::PCTL_SVN_ID</a></div><div class="ttdeci">__IO uint32_t PCTL_SVN_ID</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3793</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_aec4325e9ec19941c937c6dcdcbf6125e"><div class="ttname"><a href="struct_a_d_c___type_def.html#aec4325e9ec19941c937c6dcdcbf6125e">ADC_TypeDef::PWRDLY</a></div><div class="ttdeci">__IO uint32_t PWRDLY</div><div class="ttdoc">0x50 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:736</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a0088b01d968e1c931a0f79bee1d4b461"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a0088b01d968e1c931a0f79bee1d4b461">SoC_VENDOR_REG_TypeDef::hci_dma_intr</a></div><div class="ttdeci">__I uint32_t hci_dma_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3540</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af4ff7806beab1dc8009b1f829b44d69e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af4ff7806beab1dc8009b1f829b44d69e">SYS_BLKCTRL_TypeDef::r_sdio_clk_src_sel</a></div><div class="ttdeci">__IO uint32_t r_sdio_clk_src_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2850</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a24d667afc15716e0aa6a9304606f6585"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a24d667afc15716e0aa6a9304606f6585">SPIC_TypeDef::WRITE_DUAL_DATA</a></div><div class="ttdeci">__IO uint32_t WRITE_DUAL_DATA</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3752</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a082ddbace495b7187e40a9a0c0155b0a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a082ddbace495b7187e40a9a0c0155b0a">SYS_BLKCTRL_TypeDef::BIT_PERI_UART0_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_UART0_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1379</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a12ff25f791304c91fe1ad59f91a37c88"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a12ff25f791304c91fe1ad59f91a37c88">SYS_BLKCTRL_TypeDef::REG_PERION_REG_PSRAM_CLK_CTRL</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_PSRAM_CLK_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2182</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0c33e5488ef0725258314eb2df7275f9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0c33e5488ef0725258314eb2df7275f9">SYS_BLKCTRL_TypeDef::r_timer_div_en</a></div><div class="ttdeci">__IO uint32_t r_timer_div_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2910</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a56452a981b2af3506b06cff54fd297a0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56452a981b2af3506b06cff54fd297a0">SYS_BLKCTRL_TypeDef::BIT_CKE_COM2_RAM</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_COM2_RAM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1649</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a5736bd0f644ff34a233813abb6637624"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5736bd0f644ff34a233813abb6637624">GDMA0_Channel2_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:106</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8367158a5ca0b487535e05b79dd1beec"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8367158a5ca0b487535e05b79dd1beec">SYS_BLKCTRL_TypeDef::REG_PERION_DUMMY_21</a></div><div class="ttdeci">__IO uint32_t REG_PERION_DUMMY_21</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2652</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a4931473f68ec4ca2aa0d553804009835"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a4931473f68ec4ca2aa0d553804009835">SDIO_TypeDef::BLK_GAP_CTRL</a></div><div class="ttdeci">__IO uint8_t BLK_GAP_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:624</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a99bd6662671832371d7c727046b147b2"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a99bd6662671832371d7c727046b147b2">TIM6_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:127</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a5e16f61d816a707816662794ef6d5119"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5e16f61d816a707816662794ef6d5119">NNA_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:153</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5ef2b1cd7a57153cccfc66e18091d759"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5ef2b1cd7a57153cccfc66e18091d759">SYS_BLKCTRL_TypeDef::REG_PERION_REG_BEST_DSS_RD</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_BEST_DSS_RD</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1967</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_ab5895366695d9b04a9e9bad36a609040"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#ab5895366695d9b04a9e9bad36a609040">SPIC_TypeDef::TXFTLR</a></div><div class="ttdeci">__IO uint32_t TXFTLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3721</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a681e3802118367a2d356c0bbd5b0f0db"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a681e3802118367a2d356c0bbd5b0f0db">RESERVED2_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:180</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o5_x___t_y_p_e_html_afe8c3fb2854df96d50ef583f659ed374"><div class="ttname"><a href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#afe8c3fb2854df96d50ef583f659ed374">_TAB_AUTO5X_TYPE::AUTO_SW_SWR_AUDIO_ZCDQ_TUNE_FORCECODE1</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_AUDIO_ZCDQ_TUNE_FORCECODE1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4255</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac398baa55c3ee3b106fec14f0fbea55c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac398baa55c3ee3b106fec14f0fbea55c">SYS_BLKCTRL_TypeDef::BIT_CKE_BT_VEN</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_BT_VEN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1550</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a328d2fe9ef1d513c3a97d30f98f0047c"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a328d2fe9ef1d513c3a97d30f98f0047c">SPIC_TypeDef::IDR</a></div><div class="ttdeci">__IO uint32_t IDR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3737</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3726f1a1341645c4bcdea4676b62231f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3726f1a1341645c4bcdea4676b62231f">SYS_BLKCTRL_TypeDef::BT_DBGOUT_AFESDM_PLL2_2_0</a></div><div class="ttdeci">__I uint32_t BT_DBGOUT_AFESDM_PLL2_2_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2788</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_a4ebcae525f86a6c370aa617550478929"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#a4ebcae525f86a6c370aa617550478929">UART_TypeDef::RX_IDLE_SR</a></div><div class="ttdeci">__IO uint32_t RX_IDLE_SR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:471</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a565401bbe19acbeea6a01e2cba77669f"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a565401bbe19acbeea6a01e2cba77669f">MBIAS_VBAT_DET_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:190</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o3_x___t_y_p_e_html_a099b18f5ca39a3fa7178f20d1d3bab99"><div class="ttname"><a href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a099b18f5ca39a3fa7178f20d1d3bab99">_TAB_AUTO3X_TYPE::AUTO_SW_SWR_CORE_X4_PFM_COMP_IB_OUT1</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_X4_PFM_COMP_IB_OUT1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4222</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a805a3b55d2c2e2921182f3c2592c9088"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a805a3b55d2c2e2921182f3c2592c9088">SYS_BLKCTRL_TypeDef::XAAC_GM_offset</a></div><div class="ttdeci">__IO uint32_t XAAC_GM_offset</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2719</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a66eda89c9cb43c7c6641733ce2753a61"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a66eda89c9cb43c7c6641733ce2753a61">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_AES_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_AES_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1702</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae232c998a02bd661ca4e651f5608a98a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae232c998a02bd661ca4e651f5608a98a">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_FLASH_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_FLASH_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1554</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083af8426e47af735aaafb74e1e649112568"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af8426e47af735aaafb74e1e649112568">SPORT0_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:203</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a37d1e5ac23ab823ab3bae8724e529621"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a37d1e5ac23ab823ab3bae8724e529621">SYS_BLKCTRL_TypeDef::CORE_VOUT_TUNE_PWM_H_7</a></div><div class="ttdeci">__IO uint32_t CORE_VOUT_TUNE_PWM_H_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3177</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_ab3217f4b0288c6a91ed6c3fd80fece5a"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ab3217f4b0288c6a91ed6c3fd80fece5a">SoC_VENDOR_REG_TypeDef::wdt_clear</a></div><div class="ttdeci">__IO uint32_t wdt_clear</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3414</div></div>
<div class="ttc" id="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e_html_ab4a2715748985e185d456ae9075beb3b"><div class="ttname"><a href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#ab4a2715748985e185d456ae9075beb3b">RTC_AON_WDT_CRT_TYPE::reg_aon_wdt_en</a></div><div class="ttdeci">uint32_t reg_aon_wdt_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:967</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a2e1a61e30eb4c5aea2da2d946735ce46"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a2e1a61e30eb4c5aea2da2d946735ce46">GDMA_TypeDef::MASK_BLOCK</a></div><div class="ttdeci">__IO uint32_t MASK_BLOCK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:798</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a87b0b130ecda622a280caed2810c6ff7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a87b0b130ecda622a280caed2810c6ff7">SYS_BLKCTRL_TypeDef::r_nna_clk_src_sel_0</a></div><div class="ttdeci">__IO uint32_t r_nna_clk_src_sel_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2220</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea65695377d1cb4abc7bf24a726e32e013"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea65695377d1cb4abc7bf24a726e32e013">BAUD_RATE_921600</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:495</div></div>
<div class="ttc" id="struct_c_a_c_h_e___type_def_html_aeb617f35582307af749c2d01edd6d9b6"><div class="ttname"><a href="struct_c_a_c_h_e___type_def.html#aeb617f35582307af749c2d01edd6d9b6">CACHE_TypeDef::RD_PND_CNT</a></div><div class="ttdeci">__IO uint32_t RD_PND_CNT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3704</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2cd485f0f088168349b062c8314048ce"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2cd485f0f088168349b062c8314048ce">SYS_BLKCTRL_TypeDef::BIT_CKE_SPORT1_EN</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_SPORT1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1470</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a2caa1ee99f2adac2992948b348b2c3e1"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a2caa1ee99f2adac2992948b348b2c3e1">SPIC_TypeDef::READ_STATUS</a></div><div class="ttdeci">__IO uint32_t READ_STATUS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3757</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa8faf3fdca324fbf9717c5ddb0a45484"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa8faf3fdca324fbf9717c5ddb0a45484">SYS_BLKCTRL_TypeDef::BIT_SOC_ASRC2_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ASRC2_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1330</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a17bb0da547a76391879a1c6da4ab19e9"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a17bb0da547a76391879a1c6da4ab19e9">GDMA_TypeDef::LstDstReg</a></div><div class="ttdeci">__IO uint32_t LstDstReg</div><div class="ttdef"><b>Definition:</b> rtl876x.h:830</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_ae5e4b6fd6a8c176c0154365af7076ab7"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ae5e4b6fd6a8c176c0154365af7076ab7">SoC_VENDOR_REG_TypeDef::RESERVED_1</a></div><div class="ttdeci">__I uint32_t RESERVED_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3471</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ad9fca67dad6fa7003deb5e850793bf3e"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad9fca67dad6fa7003deb5e850793bf3e">RESERVED3_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:181</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a1d89716aa581db90de1862c2c603ec37"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1d89716aa581db90de1862c2c603ec37">Platform_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:89</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_a7a20b6372b64401dd51b8a124ef76529"><div class="ttname"><a href="struct_r_x_i300___typedef.html#a7a20b6372b64401dd51b8a124ef76529">RXI300_Typedef::ERR_BSTLEN</a></div><div class="ttdeci">__I uint32_t ERR_BSTLEN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4090</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad5a9c8fd45e977fdb965cc665f1c3a48"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad5a9c8fd45e977fdb965cc665f1c3a48">SYS_BLKCTRL_TypeDef::DUMMY15_9</a></div><div class="ttdeci">__IO uint32_t DUMMY15_9</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2349</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a20d423004260f1dc4a2f4c3106f26b5a"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a20d423004260f1dc4a2f4c3106f26b5a">GDMA_TypeDef::RSVD23</a></div><div class="ttdeci">uint32_t RSVD23</div><div class="ttdef"><b>Definition:</b> rtl876x.h:827</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1e84c6de6fe691c311ac425a6765121b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1e84c6de6fe691c311ac425a6765121b">SYS_BLKCTRL_TypeDef::BIT_SHA256_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SHA256_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1410</div></div>
<div class="ttc" id="struct_p_f___r_t_c___type_def_html_a8fe50f18067c0ecfea3157c1720a671f"><div class="ttname"><a href="struct_p_f___r_t_c___type_def.html#a8fe50f18067c0ecfea3157c1720a671f">PF_RTC_TypeDef::CR0</a></div><div class="ttdeci">__IO uint32_t CR0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:925</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a2910fd4cc1c6cf4bb860f4bd015e4900"><div class="ttname"><a href="struct_s_p_i___type_def.html#a2910fd4cc1c6cf4bb860f4bd015e4900">SPI_TypeDef::TXFLR</a></div><div class="ttdeci">__I uint32_t TXFLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:584</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea76ef282d40787af349176b37788120db"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea76ef282d40787af349176b37788120db">BAUD_RATE_38400</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:486</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa869883a0eeb2f576d1c1360013c2744"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa869883a0eeb2f576d1c1360013c2744">SYS_BLKCTRL_TypeDef::REG_PERION_DUMMY_6</a></div><div class="ttdeci">__IO uint32_t REG_PERION_DUMMY_6</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2023</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a79449921fd5d72efdf0024715cb99887"><div class="ttname"><a href="struct_r_t_c___type_def.html#a79449921fd5d72efdf0024715cb99887">RTC_TypeDef::COMP2GT</a></div><div class="ttdeci">__IO uint32_t COMP2GT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:915</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o3_x___t_y_p_e_html_aa199b4ab570d4b5d04c3e0728942e84c"><div class="ttname"><a href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#aa199b4ab570d4b5d04c3e0728942e84c">_TAB_AUTO3X_TYPE::AUTO_SW_SWR_CORE_EN_SAW_RAMP2</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_EN_SAW_RAMP2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4215</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a88ade0092da2a2d6256f0494fea51a6c"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a88ade0092da2a2d6256f0494fea51a6c">SPIC_TypeDef::MSTICR</a></div><div class="ttdeci">__IO uint32_t MSTICR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3732</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a91ec93c8b3b3784f96d89f19ddce0ed3"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a91ec93c8b3b3784f96d89f19ddce0ed3">SPIC_TypeDef::READ_DUAL_DATA</a></div><div class="ttdeci">__IO uint32_t READ_DUAL_DATA</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3747</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a2cb3bfd001409a0902c38113040fd3a7"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a2cb3bfd001409a0902c38113040fd3a7">SPIC_TypeDef::RX_NDF</a></div><div class="ttdeci">__IO uint32_t RX_NDF</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3716</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a164b0e265eae184642a979fdf74ec0d5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a164b0e265eae184642a979fdf74ec0d5">SYS_BLKCTRL_TypeDef::REG_PERION_REG_0x023C</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_0x023C</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1734</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a86c345439674c8f7b5f845649d1b1fdd"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a86c345439674c8f7b5f845649d1b1fdd">SYS_BLKCTRL_TypeDef::REG_PERION_REG_SOC_CHARGER_DET_B</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_SOC_CHARGER_DET_B</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2337</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a625d4068c318af757aa153c241452c4f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a625d4068c318af757aa153c241452c4f">SYS_BLKCTRL_TypeDef::XTAL_PKDET_OUT</a></div><div class="ttdeci">__I uint32_t XTAL_PKDET_OUT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2752</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa1634f0d11dc1327d5bae7635b93dc19"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa1634f0d11dc1327d5bae7635b93dc19">SYS_BLKCTRL_TypeDef::r_phy_gpio2_sel1</a></div><div class="ttdeci">__IO uint32_t r_phy_gpio2_sel1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1819</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_af30bc319768b48300c357d0ef6a5135a"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af30bc319768b48300c357d0ef6a5135a">SoC_VENDOR_REG_TypeDef::sp1_intr_rx</a></div><div class="ttdeci">__IO uint32_t sp1_intr_rx</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3493</div></div>
<div class="ttc" id="struct_p_e_r_i___i_n_t___type_def_html"><div class="ttname"><a href="struct_p_e_r_i___i_n_t___type_def.html">PERI_INT_TypeDef</a></div><div class="ttdoc">Peripheral Interrupt Structure. (Peripheral Interrupt) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:3338</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab62056a42722adaac26b96f71b7bd6a1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab62056a42722adaac26b96f71b7bd6a1">SYS_BLKCTRL_TypeDef::RESERVED_5</a></div><div class="ttdeci">__I uint32_t RESERVED_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2308</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac300250cc3613fa1531ee5bc2905bdf9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac300250cc3613fa1531ee5bc2905bdf9">SYS_BLKCTRL_TypeDef::REG_PERION_DUMMY_4</a></div><div class="ttdeci">__IO uint32_t REG_PERION_DUMMY_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2013</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a58d5ad3b58cc5004d232846f420bfc60"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a58d5ad3b58cc5004d232846f420bfc60">SYS_BLKCTRL_TypeDef::r_dsp_div_en_slow</a></div><div class="ttdeci">__IO uint32_t r_dsp_div_en_slow</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1231</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a34ca6ce7937909defa074326ef703fba"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a34ca6ce7937909defa074326ef703fba">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_VENDOR_REG_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_VENDOR_REG_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1551</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_af39a0e93c61900f904c6cece8d1cf7cf"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#af39a0e93c61900f904c6cece8d1cf7cf">GDMA_TypeDef::STATUS_BLOCK</a></div><div class="ttdeci">__I uint32_t STATUS_BLOCK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:787</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a1d14d4f5b2f950aa60cf56e2248c020a"><div class="ttname"><a href="struct_s_p_i___type_def.html#a1d14d4f5b2f950aa60cf56e2248c020a">SPI_TypeDef::RXOICR</a></div><div class="ttdeci">__I uint32_t RXOICR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:591</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a73b7ba2d894377de9cc2680690caad57"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a73b7ba2d894377de9cc2680690caad57">SYS_BLKCTRL_TypeDef::r_FLASH3_CLK_SRC_EN</a></div><div class="ttdeci">__IO uint32_t r_FLASH3_CLK_SRC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2162</div></div>
<div class="ttc" id="struct_p_s_r_a_m_c___type_def_html_a876dd0a8546697065f406b7543e27af2"><div class="ttname"><a href="struct_p_s_r_a_m_c___type_def.html#a876dd0a8546697065f406b7543e27af2">PSRAMC_TypeDef::CSR</a></div><div class="ttdeci">__IO uint32_t CSR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3780</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac17fd994ff40d6571d55124246d66ec3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac17fd994ff40d6571d55124246d66ec3">SYS_BLKCTRL_TypeDef::CORE_VOUT_TUNE_PWM_H_4</a></div><div class="ttdeci">__IO uint32_t CORE_VOUT_TUNE_PWM_H_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3171</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a891a2cf96603e6aa9ccc042a25fff43f"><div class="ttname"><a href="struct_a_d_c___type_def.html#a891a2cf96603e6aa9ccc042a25fff43f">ADC_TypeDef::SCHD7</a></div><div class="ttdeci">__IO uint32_t SCHD7</div><div class="ttdoc">0x4C </div><div class="ttdef"><b>Definition:</b> rtl876x.h:735</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_ac9f9547acb6219481e48743c60c07d68"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ac9f9547acb6219481e48743c60c07d68">SoC_VENDOR_REG_TypeDef::spic2_intr</a></div><div class="ttdeci">__IO uint32_t spic2_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3469</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a098957a75c5aa9be5fc8b2d8b0b5fd0c"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a098957a75c5aa9be5fc8b2d8b0b5fd0c">GDMA_TypeDef::CLEAR_TFR</a></div><div class="ttdeci">__O uint32_t CLEAR_TFR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:807</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_abc7b3783a455256f84885b4c953b5488"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#abc7b3783a455256f84885b4c953b5488">SoC_VENDOR_REG_TypeDef::RSVD</a></div><div class="ttdeci">__I uint32_t RSVD</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3542</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_a95ea1c9288128135c364292421fd019f"><div class="ttname"><a href="struct_r_x_i300___typedef.html#a95ea1c9288128135c364292421fd019f">RXI300_Typedef::ELR_i_PLD0</a></div><div class="ttdeci">__I uint32_t ELR_i_PLD0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4083</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o4_x___t_y_p_e_html_a9eb5a7d013b63e34558c82da08ff6739"><div class="ttname"><a href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#a9eb5a7d013b63e34558c82da08ff6739">_TAB_AUTO4X_TYPE::AUTO_SW_SWR_AUDIO_DUMMY1</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_AUDIO_DUMMY1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4243</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8ef3714ed6d07a2103e5cb4af712537a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8ef3714ed6d07a2103e5cb4af712537a">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_USB_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_USB_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1573</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___macros_html_ga84fde69ac2e2fbfdbec3005a5e9c2e05"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___macros.html#ga84fde69ac2e2fbfdbec3005a5e9c2e05">TAB_AUTO0X_TYPE</a></div><div class="ttdeci">union _TAB_AUTO0X_TYPE TAB_AUTO0X_TYPE</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae785ccfbd75db10da3cb5106dc819100"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae785ccfbd75db10da3cb5106dc819100">SYS_BLKCTRL_TypeDef::r_flash3_clk_inv_en</a></div><div class="ttdeci">__IO uint32_t r_flash3_clk_inv_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2636</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a5811d60655addf741605a5c18530949d"><div class="ttname"><a href="struct_s_p_i___type_def.html#a5811d60655addf741605a5c18530949d">SPI_TypeDef::RXUICR</a></div><div class="ttdeci">__I uint32_t RXUICR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:592</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3eba123d5139855a00411eb6ae586238"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3eba123d5139855a00411eb6ae586238">SYS_BLKCTRL_TypeDef::REG_PERION_DUMMY_18</a></div><div class="ttdeci">__IO uint32_t REG_PERION_DUMMY_18</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2115</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083adcc0f2770f7f57f75fac3d8bcac0e858">RTC_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:97</div></div>
<div class="ttc" id="struct_peri___clock_gate___type_def_html_a1206607da5c1b1784373f7c761ca20d4"><div class="ttname"><a href="struct_peri___clock_gate___type_def.html#a1206607da5c1b1784373f7c761ca20d4">Peri_ClockGate_TypeDef::PWM2_CTRL_H</a></div><div class="ttdeci">__IO uint32_t PWM2_CTRL_H</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3681</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a225a46e03b9685fdfa2958b26125841d"><div class="ttname"><a href="struct_s_p_i___type_def.html#a225a46e03b9685fdfa2958b26125841d">SPI_TypeDef::CTRLR1</a></div><div class="ttdeci">__IO uint32_t CTRLR1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:577</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_a40a2a0251fbbce5b836e9f570b5178f0"><div class="ttname"><a href="struct_r_x_i300___typedef.html#a40a2a0251fbbce5b836e9f570b5178f0">RXI300_Typedef::ELR_i_ADR1</a></div><div class="ttdeci">__I uint32_t ELR_i_ADR1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4125</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___macros_html_gaac5e8b4d951cb2e81d6f0af5e937c6da"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___macros.html#gaac5e8b4d951cb2e81d6f0af5e937c6da">TAB_AUTO2X_TYPE</a></div><div class="ttdeci">union _TAB_AUTO2X_TYPE TAB_AUTO2X_TYPE</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4e3e8fea054023b502abf65a803ea421"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4e3e8fea054023b502abf65a803ea421">SYS_BLKCTRL_TypeDef::r_clko_dly_sel</a></div><div class="ttdeci">__IO uint32_t r_clko_dly_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2260</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a23730549ab3a23aa79b1c928835313fc"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a23730549ab3a23aa79b1c928835313fc">SYS_BLKCTRL_TypeDef::BIT_PERI_UART3_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_UART3_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1383</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_a9aa86d0d811d4a19621de7d12a369c3d"><div class="ttname"><a href="struct_r_x_i300___typedef.html#a9aa86d0d811d4a19621de7d12a369c3d">RXI300_Typedef::ELR_i_CODE</a></div><div class="ttdeci">__I uint32_t ELR_i_CODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4134</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083aa463cd4df704701dc3a2a971f8dc1c31"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa463cd4df704701dc3a2a971f8dc1c31">GPIO_B_8to15_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:137</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a71a3dc26d0c44e70933bbbf5f023384b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a71a3dc26d0c44e70933bbbf5f023384b">SYS_BLKCTRL_TypeDef::BIT_PERI_GT9_CLK_SEL</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GT9_CLK_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3010</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0219ff14dac2718bfb876f35f6996c9e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0219ff14dac2718bfb876f35f6996c9e">SYS_BLKCTRL_TypeDef::BIT_DSP_CORE_EN</a></div><div class="ttdeci">__IO uint32_t BIT_DSP_CORE_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1404</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a8e1471bcaa5fae60a6d381f35e75baaa"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a8e1471bcaa5fae60a6d381f35e75baaa">GDMA_TypeDef::DmaOsNum</a></div><div class="ttdeci">__IO uint32_t DmaOsNum</div><div class="ttdef"><b>Definition:</b> rtl876x.h:840</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae3e2193d32c5701208e3a0b2317f9930"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae3e2193d32c5701208e3a0b2317f9930">SYS_BLKCTRL_TypeDef::XPDCK_VREF_SEL_4_0</a></div><div class="ttdeci">__IO uint32_t XPDCK_VREF_SEL_4_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2817</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a050fc4fd3e5ecf6985e0e53f24a5312d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a050fc4fd3e5ecf6985e0e53f24a5312d">SYS_BLKCTRL_TypeDef::r_timer_apb_clk_disable</a></div><div class="ttdeci">__IO uint32_t r_timer_apb_clk_disable</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3015</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a2b1944623ffdb6a39c87f7e6c56bed85"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a2b1944623ffdb6a39c87f7e6c56bed85">GDMA_TypeDef::RSVD2</a></div><div class="ttdeci">uint32_t RSVD2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:779</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o5_x___t_y_p_e_html_a96754e8fadcbc0edf487016a545c92ae"><div class="ttname"><a href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a96754e8fadcbc0edf487016a545c92ae">_TAB_AUTO5X_TYPE::AUTO_SW_XTAL_EN_SUPPLY_MODE</a></div><div class="ttdeci">uint32_t AUTO_SW_XTAL_EN_SUPPLY_MODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4253</div></div>
<div class="ttc" id="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t___c_o_n_t_r_o_l_html_aa43c4c21b173ada1b6b7568956f0d650"><div class="ttname"><a href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t___c_o_n_t_r_o_l.html#aa43c4c21b173ada1b6b7568956f0d650">BTAON_FAST_RTC_AON_WDT_CONTROL::reserved</a></div><div class="ttdeci">uint32_t reserved</div><div class="ttdef"><b>Definition:</b> rtl876x.h:986</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4cb900d8ec98c7ba22c1b8e0cdfcfd10"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4cb900d8ec98c7ba22c1b8e0cdfcfd10">SYS_BLKCTRL_TypeDef::r_clk_cpu_tick_div_sel</a></div><div class="ttdeci">__IO uint32_t r_clk_cpu_tick_div_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3018</div></div>
<div class="ttc" id="struct_i_r___type_def_html_ad5cb4f1af50b7fc934328675b46ee36d"><div class="ttname"><a href="struct_i_r___type_def.html#ad5cb4f1af50b7fc934328675b46ee36d">IR_TypeDef::TX_CONFIG</a></div><div class="ttdeci">__IO uint32_t TX_CONFIG</div><div class="ttdef"><b>Definition:</b> rtl876x.h:550</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4d3ff8d3c3a8d5b99c07e86efa2e68ff"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4d3ff8d3c3a8d5b99c07e86efa2e68ff">SYS_BLKCTRL_TypeDef::r_dss_clk_en</a></div><div class="ttdeci">__IO uint32_t r_dss_clk_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1952</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a520d3cbc6ed9744ca63681f24291544d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a520d3cbc6ed9744ca63681f24291544d">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_FLASH1_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_FLASH1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1644</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a7240f4a03256a1d692be9e2a2e2e60cc"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7240f4a03256a1d692be9e2a2e2e60cc">SPORT3_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:199</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad2fcd5a756cd8da4c9999f163810edfe"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad2fcd5a756cd8da4c9999f163810edfe">SYS_BLKCTRL_TypeDef::r_flash_clk_src_sel_0</a></div><div class="ttdeci">__IO uint32_t r_flash_clk_src_sel_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1269</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a7ff82ea51f704ccf510c4dbce046d103"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7ff82ea51f704ccf510c4dbce046d103">GPIO_C_8to15_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:157</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a8b344b268d41ca5c35300fb0abef8e56"><div class="ttname"><a href="struct_a_d_c___type_def.html#a8b344b268d41ca5c35300fb0abef8e56">ADC_TypeDef::SCHTAB1</a></div><div class="ttdeci">__IO uint32_t SCHTAB1</div><div class="ttdoc">0x14 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:721</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad346e0dd5cd47c4a163f0a1527669c9e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad346e0dd5cd47c4a163f0a1527669c9e">SYS_BLKCTRL_TypeDef::otp_reg_flag_key3_not_burned</a></div><div class="ttdeci">__I uint32_t otp_reg_flag_key3_not_burned</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3110</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a851cb8c7b5a8a6dbc12ab36fa37a7538"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a851cb8c7b5a8a6dbc12ab36fa37a7538">SYS_BLKCTRL_TypeDef::CORE_EN_EAIqX4_7</a></div><div class="ttdeci">__IO uint32_t CORE_EN_EAIqX4_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2542</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7e34b4e516225a28586acb5ef8ff6956"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7e34b4e516225a28586acb5ef8ff6956">SYS_BLKCTRL_TypeDef::REG_PERION_otp_key_control_otp_protection</a></div><div class="ttdeci">__IO uint32_t REG_PERION_otp_key_control_otp_protection</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3100</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a56223c0ee6b8f65fdf9e799f3015f2cd"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a56223c0ee6b8f65fdf9e799f3015f2cd">SoC_VENDOR_REG_TypeDef::vb_intr</a></div><div class="ttdeci">__IO uint32_t vb_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3481</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___functions_html_gae9783e04c0af8144958c1642f7bd410b"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___functions.html#gae9783e04c0af8144958c1642f7bd410b">btaon_fast_read_safe_8b</a></div><div class="ttdeci">uint8_t btaon_fast_read_safe_8b(uint16_t offset)</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a71d6d7a04b778895860d7a5f1ea9b0aa"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a71d6d7a04b778895860d7a5f1ea9b0aa">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_FLASH2_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_FLASH2_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1646</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_aa781014a58dc9bad4b33d8ab9a86cab6"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#aa781014a58dc9bad4b33d8ab9a86cab6">UART_TypeDef::REG_TX_THD_INT</a></div><div class="ttdeci">__I uint32_t REG_TX_THD_INT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:476</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abcfee0fc93fef6c6afd39d6b9f69b1d5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abcfee0fc93fef6c6afd39d6b9f69b1d5">SYS_BLKCTRL_TypeDef::RESERVED_3</a></div><div class="ttdeci">__IO uint32_t RESERVED_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1315</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a66386b736c80ab119d0f388a8035c84e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a66386b736c80ab119d0f388a8035c84e">SYS_BLKCTRL_TypeDef::r_DSP2_CLK_SEL</a></div><div class="ttdeci">__IO uint32_t r_DSP2_CLK_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2854</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a56433c4c135f086513ce8a38d2ccf9a7"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a56433c4c135f086513ce8a38d2ccf9a7">GPIO_TypeDef::INTCLR</a></div><div class="ttdeci">__O uint32_t INTCLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3642</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a55d3cdd8946a50edfd60009723306c98"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a55d3cdd8946a50edfd60009723306c98">SPIC_TypeDef::DEVICE_INFO</a></div><div class="ttdeci">__IO uint32_t DEVICE_INFO</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3767</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a19d933f83cee2a40e4e877a6db7c0581"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a19d933f83cee2a40e4e877a6db7c0581">SoC_VENDOR_REG_TypeDef::mailbox_intr</a></div><div class="ttdeci">__IO uint32_t mailbox_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3482</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac3415f4bae02917b63aa9a0f881ea679"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac3415f4bae02917b63aa9a0f881ea679">SYS_BLKCTRL_TypeDef::REG_PERION_AAC_CTRL_0</a></div><div class="ttdeci">__IO uint32_t REG_PERION_AAC_CTRL_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2714</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a835d0e138d3cfa3d36e440e429c9c951"><div class="ttname"><a href="struct_i2_c___type_def.html#a835d0e138d3cfa3d36e440e429c9c951">I2C_TypeDef::IC_SAR</a></div><div class="ttdeci">__IO uint32_t IC_SAR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:665</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aab816551ac887aa37a6a8f63875a4518"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aab816551ac887aa37a6a8f63875a4518">SYS_BLKCTRL_TypeDef::dbnc1_div_sel</a></div><div class="ttdeci">__IO uint32_t dbnc1_div_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2882</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a3fef18f6aba5325889179894367ebf82"><div class="ttname"><a href="struct_i2_c___type_def.html#a3fef18f6aba5325889179894367ebf82">I2C_TypeDef::IC_DMA_TDLR</a></div><div class="ttdeci">__IO uint32_t IC_DMA_TDLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:698</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8f28078b89420e56fffd5eec036372e8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8f28078b89420e56fffd5eec036372e8">SYS_BLKCTRL_TypeDef::r_flash3_div_en</a></div><div class="ttdeci">__IO uint32_t r_flash3_div_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2161</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2b1f64628c7a93a501a8a79ccac3df3b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2b1f64628c7a93a501a8a79ccac3df3b">SYS_BLKCTRL_TypeDef::r_psram_clk_src_sel_0</a></div><div class="ttdeci">__IO uint32_t r_psram_clk_src_sel_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2189</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aebe9610bfed9567b280e3c28dbe985ba"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aebe9610bfed9567b280e3c28dbe985ba">SYS_BLKCTRL_TypeDef::r_dsp_slow_opt_at_tx</a></div><div class="ttdeci">__IO uint32_t r_dsp_slow_opt_at_tx</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1179</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a62c8bc1a3a3de12f5b28413e05046a2d"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a62c8bc1a3a3de12f5b28413e05046a2d">BT_CLK_compare_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:147</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8675bda8d304860bcee38e108e61c7c4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8675bda8d304860bcee38e108e61c7c4">SYS_BLKCTRL_TypeDef::r_opi_phy_dbg_sel</a></div><div class="ttdeci">__IO uint32_t r_opi_phy_dbg_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2268</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab657e31e3587a5b2d8c6016b60dafb4b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab657e31e3587a5b2d8c6016b60dafb4b">SYS_BLKCTRL_TypeDef::r_slow_debug_sel_1_0</a></div><div class="ttdeci">__IO uint32_t r_slow_debug_sel_1_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1836</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_a3c5cffaafbdcd31a648a289978271666"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#a3c5cffaafbdcd31a648a289978271666">UART_TypeDef::RXIDLE_INTCR</a></div><div class="ttdeci">__IO uint32_t RXIDLE_INTCR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:472</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a3f4b7ad9c10f3a3b12e53db95905f241"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a3f4b7ad9c10f3a3b12e53db95905f241">GDMA_TypeDef::RSVD25</a></div><div class="ttdeci">uint32_t RSVD25</div><div class="ttdef"><b>Definition:</b> rtl876x.h:831</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a51baa4ba79ec54558f2bddb18d11a7c5"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a51baa4ba79ec54558f2bddb18d11a7c5">SDIO_TypeDef::BUF_DATA_PORT</a></div><div class="ttdeci">__IO uint32_t BUF_DATA_PORT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:620</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a61aa7eb74fe954f92c2d2ac0392c831a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a61aa7eb74fe954f92c2d2ac0392c831a">SYS_BLKCTRL_TypeDef::cdp_det</a></div><div class="ttdeci">__I uint32_t cdp_det</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2305</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_a75cdf7365ddb1bdc90bb4d71392b4a8f"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#a75cdf7365ddb1bdc90bb4d71392b4a8f">UART_TypeDef::RX_IDLE_INTTCR</a></div><div class="ttdeci">__IO uint32_t RX_IDLE_INTTCR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:470</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o3_x___t_y_p_e_html_a60eb15d4fb00ecf0d06ccb92fbf08e95"><div class="ttname"><a href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a60eb15d4fb00ecf0d06ccb92fbf08e95">_TAB_AUTO3X_TYPE::AUTO_SW_SWR_CORE_EN_DMYLOAD1</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_EN_DMYLOAD1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4221</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_acbcab910236100ef2930bc112a8abdc4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acbcab910236100ef2930bc112a8abdc4">SYS_BLKCTRL_TypeDef::REG_PERION_CORE_SWR_PAR_TAB_7</a></div><div class="ttdeci">__IO uint32_t REG_PERION_CORE_SWR_PAR_TAB_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2483</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a9326f3ecda7f4a469d58de0cfa3906ca"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a9326f3ecda7f4a469d58de0cfa3906ca">RTC_LED_TypeDef::S_LED_CH0_P7_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH0_P7_CR</div><div class="ttdoc">0x24 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1009</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9329d6bf45c02e1053389a89e8cc3cd6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9329d6bf45c02e1053389a89e8cc3cd6">SYS_BLKCTRL_TypeDef::REG_PERION_REG_SLOW_DEBUG_2_0</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_SLOW_DEBUG_2_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1891</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a255c0d4fe19f774e87e91d8a6998b24b"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a255c0d4fe19f774e87e91d8a6998b24b">SPIC_TypeDef::AUTO_LENGTH2</a></div><div class="ttdeci">__IO uint32_t AUTO_LENGTH2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3769</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_aa8c3882f1e5944ad156f88eadf37cebb"><div class="ttname"><a href="struct_a_d_c___type_def.html#aa8c3882f1e5944ad156f88eadf37cebb">ADC_TypeDef::DATCLK</a></div><div class="ttdeci">__IO uint32_t DATCLK</div><div class="ttdoc">0x54 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:737</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab051fac6b15b88454713bb36d96e5dd5">UART2_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:92</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4c06305a5a42e8924b7c373d9396c699"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4c06305a5a42e8924b7c373d9396c699">SYS_BLKCTRL_TypeDef::XTAL32K_OK</a></div><div class="ttdeci">__I uint32_t XTAL32K_OK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2786</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a87882a67932e4114f1d38202bbead345"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a87882a67932e4114f1d38202bbead345">Compare_clk_4_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:150</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a8c67a32a7a1db4958ca71f601294d866"><div class="ttname"><a href="struct_a_d_c___type_def.html#a8c67a32a7a1db4958ca71f601294d866">ADC_TypeDef::SCHD3</a></div><div class="ttdeci">__IO uint32_t SCHD3</div><div class="ttdoc">0x3C </div><div class="ttdef"><b>Definition:</b> rtl876x.h:731</div></div>
<div class="ttc" id="struct_p_f___r_t_c___type_def_html_aeed54242e722176e67cefe61bc62fab4"><div class="ttname"><a href="struct_p_f___r_t_c___type_def.html#aeed54242e722176e67cefe61bc62fab4">PF_RTC_TypeDef::INT_SR</a></div><div class="ttdeci">__IO uint32_t INT_SR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:933</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ab4315c95bdec9dfd8223b4324eced28d"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab4315c95bdec9dfd8223b4324eced28d">ADC_TypeDef::SCHTAB3</a></div><div class="ttdeci">__IO uint32_t SCHTAB3</div><div class="ttdoc">0x1C </div><div class="ttdef"><b>Definition:</b> rtl876x.h:723</div></div>
<div class="ttc" id="struct_q_d_e_c___type_def_html_a58e2c820c768bbc57fcb85a02d0073cd"><div class="ttname"><a href="struct_q_d_e_c___type_def.html#a58e2c820c768bbc57fcb85a02d0073cd">QDEC_TypeDef::INT_CLR</a></div><div class="ttdeci">__IO uint32_t INT_CLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1059</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a068a77f934f63fb986c68e78c2f237a5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a068a77f934f63fb986c68e78c2f237a5">SYS_BLKCTRL_TypeDef::BIT_EFUSE_EN</a></div><div class="ttdeci">__IO uint32_t BIT_EFUSE_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1409</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a685f7ce0a1c6cc43d7f431273a7076c8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a685f7ce0a1c6cc43d7f431273a7076c8">SYS_BLKCTRL_TypeDef::r_spi0_src_clk_sel</a></div><div class="ttdeci">__IO uint32_t r_spi0_src_clk_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2853</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a80f2859ba927482198af10dadcc9138a"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a80f2859ba927482198af10dadcc9138a">TIM13_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:165</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_a83bde31c38ce0dd6bfbf981055baa408"><div class="ttname"><a href="struct_r_x_i300___typedef.html#a83bde31c38ce0dd6bfbf981055baa408">RXI300_Typedef::ERR_BSTTYPE</a></div><div class="ttdeci">__I uint32_t ERR_BSTTYPE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4088</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3a026b5b1d553ca6016ebacabee8ef17"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3a026b5b1d553ca6016ebacabee8ef17">SYS_BLKCTRL_TypeDef::BIT_PERI_GT6_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GT6_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2967</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a61cca814e7ffac031c0579b6b5d80db9"><div class="ttname"><a href="struct_s_p_i___type_def.html#a61cca814e7ffac031c0579b6b5d80db9">SPI_TypeDef::BAUDR</a></div><div class="ttdeci">__IO uint32_t BAUDR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:581</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_af387d4c306321cffdcaa1da97e4f4b02"><div class="ttname"><a href="struct_r_t_c___type_def.html#af387d4c306321cffdcaa1da97e4f4b02">RTC_TypeDef::COMP1GT</a></div><div class="ttdeci">__IO uint32_t COMP1GT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:914</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_aee9617128d047b71b3bc4e29312c045e"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#aee9617128d047b71b3bc4e29312c045e">SoC_VENDOR_REG_TypeDef::INT_2ND_LVL</a></div><div class="ttdeci">__IO uint32_t INT_2ND_LVL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3563</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad04d955857360acdd308d8be9fe5ced2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad04d955857360acdd308d8be9fe5ced2">SYS_BLKCTRL_TypeDef::r_flash3_phy_clk_sel</a></div><div class="ttdeci">__IO uint32_t r_flash3_phy_clk_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2639</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac86aaf0c1ba26faa599ebbfa2200ddd7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac86aaf0c1ba26faa599ebbfa2200ddd7">SYS_BLKCTRL_TypeDef::CABLE_CONNECT</a></div><div class="ttdeci">__I uint32_t CABLE_CONNECT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3303</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ade177d9c70c89e084093024b932a4e30">NonMaskableInt_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:74</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a390c8aae26385df4d5b68d56fbadfd73"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a390c8aae26385df4d5b68d56fbadfd73">GPIO_A_8_15_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:133</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a065cbb85cfa5ee837111ba867291e8b8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a065cbb85cfa5ee837111ba867291e8b8">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_SPI1_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_SPI1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1637</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a94b01455e85d9ede7388407da1b4d4a0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a94b01455e85d9ede7388407da1b4d4a0">SYS_BLKCTRL_TypeDef::r_CLK_5M_SRC_EN</a></div><div class="ttdeci">__IO uint32_t r_CLK_5M_SRC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1285</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a34fdb16e16870135e48b28e08756da6e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a34fdb16e16870135e48b28e08756da6e">SYS_BLKCTRL_TypeDef::r_dsp_pll_src_sel1</a></div><div class="ttdeci">__IO uint32_t r_dsp_pll_src_sel1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1119</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o5_x___t_y_p_e_html_aa0741e5b0391dbb8d28417b62ea6c1f9"><div class="ttname"><a href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#aa0741e5b0391dbb8d28417b62ea6c1f9">_TAB_AUTO5X_TYPE::AUTO_SW_SWR_AUDIO_SEL_OCP2</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_AUDIO_SEL_OCP2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4257</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_ae08e978a54ad58e39ed6b3199ccbf9db"><div class="ttname"><a href="struct_i2_c___type_def.html#ae08e978a54ad58e39ed6b3199ccbf9db">I2C_TypeDef::IC_TX_ABRT_SOURCE</a></div><div class="ttdeci">__I uint32_t IC_TX_ABRT_SOURCE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:695</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7d7dbaf85bbf57c5fe2ea6b6d11d4eec"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7d7dbaf85bbf57c5fe2ea6b6d11d4eec">SYS_BLKCTRL_TypeDef::BIT_PERI_GPIOB_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GPIOB_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1433</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_abb3031c80bcd086508b1a1ef73d08040"><div class="ttname"><a href="struct_i2_c___type_def.html#abb3031c80bcd086508b1a1ef73d08040">I2C_TypeDef::IC_HS_SCL_HCNT</a></div><div class="ttdeci">__IO uint32_t IC_HS_SCL_HCNT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:672</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad0b0a565f214d34893ca893192462b7c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad0b0a565f214d34893ca893192462b7c">SYS_BLKCTRL_TypeDef::idp_snk_en</a></div><div class="ttdeci">__IO uint32_t idp_snk_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2345</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a87b342f4c292b0bd335ae7a3d55c507a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a87b342f4c292b0bd335ae7a3d55c507a">SYS_BLKCTRL_TypeDef::r_flash1_clk_src_sel_1</a></div><div class="ttdeci">__IO uint32_t r_flash1_clk_src_sel_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2151</div></div>
<div class="ttc" id="struct_i_r___type_def_html_ae33b9004cc89ec6c7daed76ebb3c34d9"><div class="ttname"><a href="struct_i_r___type_def.html#ae33b9004cc89ec6c7daed76ebb3c34d9">IR_TypeDef::IR_VERSION</a></div><div class="ttdeci">__IO uint32_t IR_VERSION</div><div class="ttdef"><b>Definition:</b> rtl876x.h:560</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a08990418f79bfad6035c8f02002ac53f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a08990418f79bfad6035c8f02002ac53f">SYS_BLKCTRL_TypeDef::r_AUDIO_XTAL_SEL</a></div><div class="ttdeci">__IO uint32_t r_AUDIO_XTAL_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1501</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083af7dd6ab0916846014b6ab0b0268ea66b"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af7dd6ab0916846014b6ab0b0268ea66b">TIM9_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:161</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a85c32cb93e9ec684d169a6928d1717fc"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a85c32cb93e9ec684d169a6928d1717fc">Peripheral_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:103</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a85f860247278a8c83566f115e6c55608"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a85f860247278a8c83566f115e6c55608">GPIO_B_24to31_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:139</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a00a709b84826f2fc851bf4735cbc49eb"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a00a709b84826f2fc851bf4735cbc49eb">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_BTBUS_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_BTBUS_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1772</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab71bcf920be89177d8afc8daa7e5ca1c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab71bcf920be89177d8afc8daa7e5ca1c">SYS_BLKCTRL_TypeDef::BIT_PERI_SPI0_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_SPI0_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1387</div></div>
<div class="ttc" id="struct_peri___clock_gate___type_def_html_a97f0237b0de5038dd472cf4e2c41fedc"><div class="ttname"><a href="struct_peri___clock_gate___type_def.html#a97f0237b0de5038dd472cf4e2c41fedc">Peri_ClockGate_TypeDef::PWM1_CTRL_L</a></div><div class="ttdeci">__IO uint32_t PWM1_CTRL_L</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3678</div></div>
<div class="ttc" id="struct_p_f___r_t_c___type_def_html_ab00950d7386da1d761d895e1358d5448"><div class="ttname"><a href="struct_p_f___r_t_c___type_def.html#ab00950d7386da1d761d895e1358d5448">PF_RTC_TypeDef::COMP0GT</a></div><div class="ttdeci">__IO uint32_t COMP0GT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:928</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a62e363c50f0792d6bf8a3ccc1545f6f9"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a62e363c50f0792d6bf8a3ccc1545f6f9">RTC_LED_TypeDef::S_LED_CH2_P5_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH2_P5_CR</div><div class="ttdoc">0x78 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1034</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a680c87bcfccda740e7e105dbcb772f7d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a680c87bcfccda740e7e105dbcb772f7d">SYS_BLKCTRL_TypeDef::r_FLASH1_CLK_SRC_EN</a></div><div class="ttdeci">__IO uint32_t r_FLASH1_CLK_SRC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2150</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1df051ab5160f5116164e27e146bcb2b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1df051ab5160f5116164e27e146bcb2b">SYS_BLKCTRL_TypeDef::CORE_VREFPFM_H_0</a></div><div class="ttdeci">__IO uint32_t CORE_VREFPFM_H_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3151</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afc258b300cee70ef5f740fc0c908716f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afc258b300cee70ef5f740fc0c908716f">SYS_BLKCTRL_TypeDef::r_f40m_pll_clk_cg_en</a></div><div class="ttdeci">__IO uint32_t r_f40m_pll_clk_cg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1281</div></div>
<div class="ttc" id="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e_html_a893879510f373175012ff1fecf3a81e2"><div class="ttname"><a href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#a893879510f373175012ff1fecf3a81e2">RTC_AON_WDT_CRT_TYPE::reg_aon_wdt_comp</a></div><div class="ttdeci">uint32_t reg_aon_wdt_comp</div><div class="ttdef"><b>Definition:</b> rtl876x.h:972</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a462e237af053431a96e0d972bb90424a"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a462e237af053431a96e0d972bb90424a">SDIO_TypeDef::SDMA_SYS_ADDR</a></div><div class="ttdeci">__IO uint32_t SDMA_SYS_ADDR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:610</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a32b301a519772f4139b0d12cc2716bff"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a32b301a519772f4139b0d12cc2716bff">SYS_BLKCTRL_TypeDef::r_flash1_clk_src_sel_0</a></div><div class="ttdeci">__IO uint32_t r_flash1_clk_src_sel_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2152</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html_aface769987f98c0f2cf5fad3cedaf81f"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html#aface769987f98c0f2cf5fad3cedaf81f">GDMA_ChannelTypeDef::CTL_HIGH</a></div><div class="ttdeci">__IO uint32_t CTL_HIGH</div><div class="ttdef"><b>Definition:</b> rtl876x.h:853</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a4f2f0beed8ced4c3843517e197379059"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a4f2f0beed8ced4c3843517e197379059">GDMA_TypeDef::RSVD22</a></div><div class="ttdeci">uint32_t RSVD22</div><div class="ttdef"><b>Definition:</b> rtl876x.h:825</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_a38b69e8f1165b4999538a03aee2452bc"><div class="ttname"><a href="struct_r_x_i300___typedef.html#a38b69e8f1165b4999538a03aee2452bc">RXI300_Typedef::ERR_ID</a></div><div class="ttdeci">__I uint32_t ERR_ID</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4112</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aacdff1a9c42582ed663214cbe62c1174">SPI1_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:99</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_af1bd40fd2298f0ef00526a505a8d6753"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af1bd40fd2298f0ef00526a505a8d6753">SoC_VENDOR_REG_TypeDef::rxi300_intr_en</a></div><div class="ttdeci">__IO uint32_t rxi300_intr_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3574</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a11793a29b3567a18300cbde43ecd731e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a11793a29b3567a18300cbde43ecd731e">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCKE_H2D_D2H</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCKE_H2D_D2H</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1719</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1f2f1a0c3d4ad6575889cf35dcc846b4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1f2f1a0c3d4ad6575889cf35dcc846b4">SYS_BLKCTRL_TypeDef::BIT_SOC_CK_APSRAM_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_CK_APSRAM_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1757</div></div>
<div class="ttc" id="struct_p_s_r_a_m_c___type_def_html_a021727aedcb3b75a244ad3023d053a0c"><div class="ttname"><a href="struct_p_s_r_a_m_c___type_def.html#a021727aedcb3b75a244ad3023d053a0c">PSRAMC_TypeDef::DRR</a></div><div class="ttdeci">__IO uint32_t DRR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3781</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a3a4e2095a926e4095d3c846eb1c98afa">TIM2_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:88</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a413c4731d8857b1890602efbbcc4c429"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a413c4731d8857b1890602efbbcc4c429">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_SDH_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_SDH_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1572</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a077612853f8c09a47d0bbc7edcad4a5a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a077612853f8c09a47d0bbc7edcad4a5a">SYS_BLKCTRL_TypeDef::REG_PERION_CORE_SWR_PAR_TAB_5</a></div><div class="ttdeci">__IO uint32_t REG_PERION_CORE_SWR_PAR_TAB_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2427</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_af4e1fcd5aa6b95987054ab87d79984c3"><div class="ttname"><a href="struct_i2_c___type_def.html#af4e1fcd5aa6b95987054ab87d79984c3">I2C_TypeDef::IC_ENABLE</a></div><div class="ttdeci">__IO uint32_t IC_ENABLE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:690</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5c24b227432847e5488d939a2e8a8f35"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5c24b227432847e5488d939a2e8a8f35">SYS_BLKCTRL_TypeDef::REG_PERION_DUMMY_5</a></div><div class="ttdeci">__IO uint32_t REG_PERION_DUMMY_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2018</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a039661a2b10385d9b26209ed5fc4c701"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a039661a2b10385d9b26209ed5fc4c701">SYS_BLKCTRL_TypeDef::r_phy_gpio2_sel2</a></div><div class="ttdeci">__IO uint32_t r_phy_gpio2_sel2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1820</div></div>
<div class="ttc" id="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t___c_o_n_t_r_o_l_html_ad21f47b416034e3e86d293066037de8a"><div class="ttname"><a href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t___c_o_n_t_r_o_l.html#ad21f47b416034e3e86d293066037de8a">BTAON_FAST_RTC_AON_WDT_CONTROL::write_protect</a></div><div class="ttdeci">uint32_t write_protect</div><div class="ttdef"><b>Definition:</b> rtl876x.h:984</div></div>
<div class="ttc" id="struct_p_s_r_a_m_c___type_def_html"><div class="ttname"><a href="struct_p_s_r_a_m_c___type_def.html">PSRAMC_TypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:3775</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o3_x___t_y_p_e_html_ad20dc364b04bb521a4ba59c5673ba3cc"><div class="ttname"><a href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#ad20dc364b04bb521a4ba59c5673ba3cc">_TAB_AUTO3X_TYPE::AUTO_SW_SWR_CORE_EN_SAW_RAMP1</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_EN_SAW_RAMP1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4216</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html">GDMA_ChannelTypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:844</div></div>
<div class="ttc" id="struct_k_e_y_s_c_a_n___type_def_html_a1560b04d2a758073f29191927b144529"><div class="ttname"><a href="struct_k_e_y_s_c_a_n___type_def.html#a1560b04d2a758073f29191927b144529">KEYSCAN_TypeDef::INTMASK</a></div><div class="ttdeci">__IO uint32_t INTMASK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3615</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a345b2353dfb85d439a2c87a5ac9ab83f"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a345b2353dfb85d439a2c87a5ac9ab83f">HW_ASRC1_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:192</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_ab8bf83684a301fa4299b6b34788a0ff9"><div class="ttname"><a href="struct_i2_c___type_def.html#ab8bf83684a301fa4299b6b34788a0ff9">I2C_TypeDef::IC_CLR_START_DET</a></div><div class="ttdeci">__I uint32_t IC_CLR_START_DET</div><div class="ttdef"><b>Definition:</b> rtl876x.h:688</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_adb2812aaf5aff5b66fa8e5240ef51e6e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adb2812aaf5aff5b66fa8e5240ef51e6e">SYS_BLKCTRL_TypeDef::REG_PERION_PON_PERI_DLYSEL_CTRL_2</a></div><div class="ttdeci">__IO uint32_t REG_PERION_PON_PERI_DLYSEL_CTRL_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2629</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_ac4c6d4c3385048f9a4699c7c24196f19"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#ac4c6d4c3385048f9a4699c7c24196f19">GDMA_TypeDef::RSVD7</a></div><div class="ttdeci">uint32_t RSVD7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:790</div></div>
<div class="ttc" id="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e_html_af04d8aba1dd24c49bd1b7c97f8365e87"><div class="ttname"><a href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#af04d8aba1dd24c49bd1b7c97f8365e87">RTC_AON_WDT_CRT_TYPE::reg_aon_wdt_rst_lv_sel</a></div><div class="ttdeci">uint32_t reg_aon_wdt_rst_lv_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:969</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3c01c8c39a4dd765b311748824993145"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3c01c8c39a4dd765b311748824993145">SYS_BLKCTRL_TypeDef::BIT_PERI_GT11_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GT11_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2918</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea97ebd9bb25ab39cfd3d28cecd38d19ca"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea97ebd9bb25ab39cfd3d28cecd38d19ca">BAUD_RATE_1843200</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:500</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a0a8c8230846fd8ff154b9fde8dfa0399"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a0a8c8230846fd8ff154b9fde8dfa0399">SPIC_TypeDef::ICR</a></div><div class="ttdeci">__IO uint32_t ICR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3733</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a987a43313d3f54e9b408305f9b673f46"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a987a43313d3f54e9b408305f9b673f46">SYS_BLKCTRL_TypeDef::REG_PERION_DUMMY_9</a></div><div class="ttdeci">__IO uint32_t REG_PERION_DUMMY_9</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2038</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a133e573c15e5119524969dea50584f08"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a133e573c15e5119524969dea50584f08">GDMA0_Channel14_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:122</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o3_x___t_y_p_e_html_aa0319ecfb95569a5b9130aba87cebcb8"><div class="ttname"><a href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#aa0319ecfb95569a5b9130aba87cebcb8">_TAB_AUTO3X_TYPE::AUTO_SW_SWR_CORE_FPWM2</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_FPWM2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4213</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a1a5c4ac1b69b56f95af338a75ad79963"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a1a5c4ac1b69b56f95af338a75ad79963">GPIO_TypeDef::DATAIN</a></div><div class="ttdeci">__I uint32_t DATAIN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3643</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a757fb9c16b441a8dd6e1626eb9cb5b72"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a757fb9c16b441a8dd6e1626eb9cb5b72">SoC_VENDOR_REG_TypeDef::RSVD_0</a></div><div class="ttdeci">__I uint32_t RSVD_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3578</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aede157b3db8749a0d6971d1c1112f763"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aede157b3db8749a0d6971d1c1112f763">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_SPI2_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_SPI2_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1633</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a784281cd249faf7df17250d630dba202"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a784281cd249faf7df17250d630dba202">SYS_BLKCTRL_TypeDef::bset_dss_count_out</a></div><div class="ttdeci">__I uint32_t bset_dss_count_out</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1970</div></div>
<div class="ttc" id="struct_s_p_i3_w_i_r_e___type_def_html_aa399f9a411f624fce593da5613db7a83"><div class="ttname"><a href="struct_s_p_i3_w_i_r_e___type_def.html#aa399f9a411f624fce593da5613db7a83">SPI3WIRE_TypeDef::RD3</a></div><div class="ttdeci">__IO uint32_t RD3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:536</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ade75bb5b69461668fb5a034a0ce0e566"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ade75bb5b69461668fb5a034a0ce0e566">SYS_BLKCTRL_TypeDef::BIT_CKE_ASRC2</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_ASRC2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1632</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a26432264ae205fe79a9f9255f961bc84"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a26432264ae205fe79a9f9255f961bc84">TIM15_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:167</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o5_x___t_y_p_e_html_a374f3c1b07fd446f38c0d4ecc87e6ef5"><div class="ttname"><a href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a374f3c1b07fd446f38c0d4ecc87e6ef5">_TAB_AUTO5X_TYPE::AUTO_SW_SWR_AUDIO_SEL_SOFTSTART</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_AUDIO_SEL_SOFTSTART</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4258</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a070f031cee65c042c6bf10bade8ac9c3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a070f031cee65c042c6bf10bade8ac9c3">SYS_BLKCTRL_TypeDef::r_dsp_slow_opt_dspram_wbuf</a></div><div class="ttdeci">__IO uint32_t r_dsp_slow_opt_dspram_wbuf</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1177</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7fe30b04f8f1928f10bca0c948660392"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7fe30b04f8f1928f10bca0c948660392">SYS_BLKCTRL_TypeDef::r_nna_interrupt_in_mcu</a></div><div class="ttdeci">__IO uint32_t r_nna_interrupt_in_mcu</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2227</div></div>
<div class="ttc" id="struct_p_s_r_a_m_c___type_def_html_aa030eda602f2092e529986543d7960f9"><div class="ttname"><a href="struct_p_s_r_a_m_c___type_def.html#aa030eda602f2092e529986543d7960f9">PSRAMC_TypeDef::MR0</a></div><div class="ttdeci">__IO uint32_t MR0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3787</div></div>
<div class="ttc" id="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def_html_a0ca781ca010d5b3fcc62d56fe430cb83"><div class="ttname"><a href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html#a0ca781ca010d5b3fcc62d56fe430cb83">PHERIPHERIAL_TypeDef::PERI_CLK_CTRL1</a></div><div class="ttdeci">__IO uint32_t PERI_CLK_CTRL1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3328</div></div>
<div class="ttc" id="struct_p_f___r_t_c___type_def_html_af387d4c306321cffdcaa1da97e4f4b02"><div class="ttname"><a href="struct_p_f___r_t_c___type_def.html#af387d4c306321cffdcaa1da97e4f4b02">PF_RTC_TypeDef::COMP1GT</a></div><div class="ttdeci">__IO uint32_t COMP1GT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:929</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0577f97372dce2b35c2a5dbbfd595f5d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0577f97372dce2b35c2a5dbbfd595f5d">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_UART0_DATA_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_UART0_DATA_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1620</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aad859476ae2031903cfe5c76307aa814"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aad859476ae2031903cfe5c76307aa814">SYS_BLKCTRL_TypeDef::BIT_PERI_GT7_CLK_SEL</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GT7_CLK_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3009</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o4_x___t_y_p_e_html"><div class="ttname"><a href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html">_TAB_AUTO4X_TYPE</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:4231</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ab037cb41fe74e45779ec893c1e46f286"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab037cb41fe74e45779ec893c1e46f286">ADC_TypeDef::SCHD0</a></div><div class="ttdeci">__IO uint32_t SCHD0</div><div class="ttdoc">0x30 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:728</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_ae7d7b764cbe4179192a3c269c22a3d90"><div class="ttname"><a href="struct_s_p_i___type_def.html#ae7d7b764cbe4179192a3c269c22a3d90">SPI_TypeDef::ISR</a></div><div class="ttdeci">__I uint32_t ISR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:588</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae6dd09857d86b748e2226ad0c4779cc0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae6dd09857d86b748e2226ad0c4779cc0">SYS_BLKCTRL_TypeDef::REG_PERION_REG_0x0270</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_0x0270</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1933</div></div>
<div class="ttc" id="struct_i_r___type_def_html_aead75ee79e311162fae05b93ea5fc4c4"><div class="ttname"><a href="struct_i_r___type_def.html#aead75ee79e311162fae05b93ea5fc4c4">IR_TypeDef::TX_FIFO</a></div><div class="ttdeci">__IO uint32_t TX_FIFO</div><div class="ttdef"><b>Definition:</b> rtl876x.h:554</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a494cbb7272f4f4366ecfd16652921531"><div class="ttname"><a href="struct_i2_c___type_def.html#a494cbb7272f4f4366ecfd16652921531">I2C_TypeDef::IC_CLR_RX_UNDER</a></div><div class="ttdeci">__I uint32_t IC_CLR_RX_UNDER</div><div class="ttdef"><b>Definition:</b> rtl876x.h:680</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ad3325a43f3d0b7c67cec0e25ca9625fa"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad3325a43f3d0b7c67cec0e25ca9625fa">Compare_clk_9_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:154</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a82da15a24833bd092183a4f47dca0c88"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a82da15a24833bd092183a4f47dca0c88">SPIC_TypeDef::MWCR</a></div><div class="ttdeci">__IO uint32_t MWCR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3718</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083aab613a74d2e1c125f0cb6e8a2e52ebea"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aab613a74d2e1c125f0cb6e8a2e52ebea">VADBUF_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:194</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a59082da14040ed6cf7410cc2d0909c42"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a59082da14040ed6cf7410cc2d0909c42">QDEC_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:111</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a8ae99997469b38920b33fe14d841c5d0"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a8ae99997469b38920b33fe14d841c5d0">SPIC_TypeDef::FLASH_SIZE_R</a></div><div class="ttdeci">__IO uint32_t FLASH_SIZE_R</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3763</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_adfe27c72bb77307ea3d19b52f534be8a"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#adfe27c72bb77307ea3d19b52f534be8a">UART_TypeDef::BaudMONR</a></div><div class="ttdeci">__IO uint32_t BaudMONR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:467</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab3a0854d059eec5d5ec536612f27b864"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab3a0854d059eec5d5ec536612f27b864">SYS_BLKCTRL_TypeDef::BIT_DSP_MEM</a></div><div class="ttdeci">__IO uint32_t BIT_DSP_MEM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1406</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a42dcc995181be63f6facec79e39b8e1b"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a42dcc995181be63f6facec79e39b8e1b">I2S0_RX_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:91</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o3_x___t_y_p_e_html_aa5a4b7b7eb340a2f1e7802b166eafbf1"><div class="ttname"><a href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#aa5a4b7b7eb340a2f1e7802b166eafbf1">_TAB_AUTO3X_TYPE::AUTO_SW_SWR_CORE_TUNE_VDIV1</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_TUNE_VDIV1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4211</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga8e8f38ab746d5e0b897699dbdf49a5bea3d82355def5ad20aab9d23ba647b62cc"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga8e8f38ab746d5e0b897699dbdf49a5bea3d82355def5ad20aab9d23ba647b62cc">LOG_CHANNEL_UART0</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:509</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa8ce3c9b8117efe94178719b327f6c34"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa8ce3c9b8117efe94178719b327f6c34">SYS_BLKCTRL_TypeDef::REG_PERION_SWR_SS_LUT_0</a></div><div class="ttdeci">__IO uint32_t REG_PERION_SWR_SS_LUT_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2665</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2c3bf1bf4ce8e50004bc83b0350950a2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2c3bf1bf4ce8e50004bc83b0350950a2">SYS_BLKCTRL_TypeDef::r_cpu_slow_opt_dspram_wbuf</a></div><div class="ttdeci">__IO uint32_t r_cpu_slow_opt_dspram_wbuf</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1178</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4ce820b3cc6cf3a796b41aadc0cf1237">SVCall_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:79</div></div>
<div class="ttc" id="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e_html_a6c6bfd6626cf591e245c5306a0944d7f"><div class="ttname"><a href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#a6c6bfd6626cf591e245c5306a0944d7f">RTC_AON_WDT_CRT_TYPE::rsvd0</a></div><div class="ttdeci">uint32_t rsvd0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:971</div></div>
<div class="ttc" id="struct_i_r___type_def_html_a08b6aea6ccb20821ac880c772e97767c"><div class="ttname"><a href="struct_i_r___type_def.html#a08b6aea6ccb20821ac880c772e97767c">IR_TypeDef::RX_FIFO</a></div><div class="ttdeci">__IO uint32_t RX_FIFO</div><div class="ttdef"><b>Definition:</b> rtl876x.h:559</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a787e07bd101022c8a34af01ac1fd409a"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a787e07bd101022c8a34af01ac1fd409a">SoC_VENDOR_REG_TypeDef::mcu_ram_err_int_clr</a></div><div class="ttdeci">__IO uint32_t mcu_ram_err_int_clr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3577</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa1cd81f729506f985b5f6a4ffc887244"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa1cd81f729506f985b5f6a4ffc887244">SYS_BLKCTRL_TypeDef::r_inv_clk_oe</a></div><div class="ttdeci">__IO uint32_t r_inv_clk_oe</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2258</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_aafa977e5da0f6ae0aed5ed47786252a3"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#aafa977e5da0f6ae0aed5ed47786252a3">RTC_LED_TypeDef::S_LED_CH1_CR0</a></div><div class="ttdeci">__IO uint32_t S_LED_CH1_CR0</div><div class="ttdoc">0x30 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1014</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_acdff2f027a4388d0307131c91aaa8d3b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acdff2f027a4388d0307131c91aaa8d3b">SYS_BLKCTRL_TypeDef::REG_PERION_REG_0x0264</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_0x0264</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1918</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3eeedf5b6d8bc1a5bf0b4e688425508f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3eeedf5b6d8bc1a5bf0b4e688425508f">SYS_BLKCTRL_TypeDef::BIT_PERI_SPI2_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_SPI2_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1386</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a42108072ecddbdd573593ac903e6fe09"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a42108072ecddbdd573593ac903e6fe09">SYS_BLKCTRL_TypeDef::CORE_FPWMDIG_H</a></div><div class="ttdeci">__IO uint32_t CORE_FPWMDIG_H</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2374</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7415cbecd39e65e7db833f1c6e79d7a4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7415cbecd39e65e7db833f1c6e79d7a4">SYS_BLKCTRL_TypeDef::r_dss_speed_en</a></div><div class="ttdeci">__IO uint32_t r_dss_speed_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1953</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_aef1a1c69b57a5bb4bf28fcdcf3f17958"><div class="ttname"><a href="struct_s_p_i___type_def.html#aef1a1c69b57a5bb4bf28fcdcf3f17958">SPI_TypeDef::TXOICR</a></div><div class="ttdeci">__I uint32_t TXOICR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:590</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7089b11dcf956ad8eb4a78b0236ddcd8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7089b11dcf956ad8eb4a78b0236ddcd8">SYS_BLKCTRL_TypeDef::BIT_PERI_SPORT3_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_SPORT3_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1475</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a7d83c5a3ed6d35eab8fa9173a5ebde8b"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7d83c5a3ed6d35eab8fa9173a5ebde8b">GPIO_A_16_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:131</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a30af65a95acaf0cd35faa9ae2ed67a22"><div class="ttname"><a href="struct_i2_c___type_def.html#a30af65a95acaf0cd35faa9ae2ed67a22">I2C_TypeDef::IC_CLR_GEN_CALL</a></div><div class="ttdeci">__I uint32_t IC_CLR_GEN_CALL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:689</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a741bbe6b3feaac6010ecaae47502ad60"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a741bbe6b3feaac6010ecaae47502ad60">SYS_BLKCTRL_TypeDef::r_mcu_clk_dsp_timer_f1m_en</a></div><div class="ttdeci">__IO uint32_t r_mcu_clk_dsp_timer_f1m_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3053</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a9d63da525b911b75292ef8ed2b888e63"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a9d63da525b911b75292ef8ed2b888e63">SoC_VENDOR_REG_TypeDef::mcu_ram_err_int</a></div><div class="ttdeci">__I uint32_t mcu_ram_err_int</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3571</div></div>
<div class="ttc" id="struct_c_a_c_h_e___type_def_html_a1e5a8ff5130130a743a39270bcc18404"><div class="ttname"><a href="struct_c_a_c_h_e___type_def.html#a1e5a8ff5130130a743a39270bcc18404">CACHE_TypeDef::HITWAYBUF_CTRL</a></div><div class="ttdeci">__IO uint32_t HITWAYBUF_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3706</div></div>
<div class="ttc" id="struct_w_d_g___type_def_html_a0c0c66ecf8d787862c89fa8ed3eebd00"><div class="ttname"><a href="struct_w_d_g___type_def.html#a0c0c66ecf8d787862c89fa8ed3eebd00">WDG_TypeDef::WDG_CTL</a></div><div class="ttdeci">__IO uint32_t WDG_CTL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1074</div></div>
<div class="ttc" id="struct_p_s_r_a_m_c___type_def_html_a6634374ffac786e1af9695eb9866a8cd"><div class="ttname"><a href="struct_p_s_r_a_m_c___type_def.html#a6634374ffac786e1af9695eb9866a8cd">PSRAMC_TypeDef::MR_INFO</a></div><div class="ttdeci">__IO uint32_t MR_INFO</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3786</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abc08aec6703c9694379f66c5ef042694"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abc08aec6703c9694379f66c5ef042694">SYS_BLKCTRL_TypeDef::REG_PERION_REG_0x0280</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_0x0280</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1998</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_aca95f89751aed277ff796aab260401f6"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#aca95f89751aed277ff796aab260401f6">GPIO_TypeDef::INTEN</a></div><div class="ttdeci">__IO uint32_t INTEN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3635</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a1560b04d2a758073f29191927b144529"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a1560b04d2a758073f29191927b144529">GPIO_TypeDef::INTMASK</a></div><div class="ttdeci">__IO uint32_t INTMASK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3636</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_aa8276fbf90c537c2b8bdb6d72ba26b62"><div class="ttname"><a href="struct_s_p_i___type_def.html#aa8276fbf90c537c2b8bdb6d72ba26b62">SPI_TypeDef::DMARDLR</a></div><div class="ttdeci">__IO uint32_t DMARDLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:597</div></div>
<div class="ttc" id="group__x3d___r_t_l876x___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group__x3d___r_t_l876x___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition:</b> rtl876x.h:306</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a4aea24a1545962381d29d4f25774c323"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4aea24a1545962381d29d4f25774c323">USB_IP_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:87</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a940a8cbcbeb6d50c0a37e845cc21070e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a940a8cbcbeb6d50c0a37e845cc21070e">SYS_BLKCTRL_TypeDef::uart0_one_wire</a></div><div class="ttdeci">__IO uint32_t uart0_one_wire</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2066</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7cab3ef4587a58a959fcc31d0b493b10"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7cab3ef4587a58a959fcc31d0b493b10">SYS_BLKCTRL_TypeDef::REG_PERION_REG_PERI_GTIMER_CLK_SRC1</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_PERI_GTIMER_CLK_SRC1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2963</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a7154e3b4ac190ef2ad83ef2f51fd0787"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7154e3b4ac190ef2ad83ef2f51fd0787">TIM12_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:164</div></div>
<div class="ttc" id="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t_html_a5706f4618411ec4a864a5e3fb6676087"><div class="ttname"><a href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t.html#a5706f4618411ec4a864a5e3fb6676087">BTAON_FAST_RTC_AON_WDT::aon_wdg_clr</a></div><div class="ttdeci">uint32_t aon_wdg_clr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:991</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html">SoC_VENDOR_REG_TypeDef</a></div><div class="ttdoc">SoC_VENDOR Structure. (SoC_VENDOR) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:3395</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a368b899ca740b9ae0d75841f3abf68c4">TIM4_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:125</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_a3a53c8b00833dbd997b3016eb88d497d"><div class="ttname"><a href="struct_r_x_i300___typedef.html#a3a53c8b00833dbd997b3016eb88d497d">RXI300_Typedef::ERR_SIZE</a></div><div class="ttdeci">__I uint32_t ERR_SIZE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4100</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083af7f33fa618072c354353e433d357124e"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af7f33fa618072c354353e433d357124e">LPCOMP_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:189</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a45904ba9b3396691a6d401fcd8ae9cc7"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a45904ba9b3396691a6d401fcd8ae9cc7">RTC_LED_TypeDef::RSV1</a></div><div class="ttdeci">__IO uint32_t RSV1</div><div class="ttdoc">0x58 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1025</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a9e8553a796d8caae46a8d98c45337463"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a9e8553a796d8caae46a8d98c45337463">SoC_VENDOR_REG_TypeDef::rxi300_intr</a></div><div class="ttdeci">__I uint32_t rxi300_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3569</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a1658c2e10d8dde8fa845a85d2ac69f3c"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a1658c2e10d8dde8fa845a85d2ac69f3c">SDIO_TypeDef::DEBUG_INFO2</a></div><div class="ttdeci">__I uint8_t DEBUG_INFO2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:647</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a6ae5ba88b7ef0593fbc93bc37408035f"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6ae5ba88b7ef0593fbc93bc37408035f">DSP_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:113</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083add0615b0d60d226eb631a0b1e0111d3b"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083add0615b0d60d226eb631a0b1e0111d3b">SPORT3_RX_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:200</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af825ca880ea5c671e65c2dfb900f878f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af825ca880ea5c671e65c2dfb900f878f">SYS_BLKCTRL_TypeDef::r_flash_div_sel</a></div><div class="ttdeci">__IO uint32_t r_flash_div_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1265</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_ab5e53e6d9698d2d86dd1d54f417124ec"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#ab5e53e6d9698d2d86dd1d54f417124ec">GDMA_TypeDef::RSVD27</a></div><div class="ttdeci">uint32_t RSVD27</div><div class="ttdef"><b>Definition:</b> rtl876x.h:836</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a2ade8f47f8ed03f57da87b5ecdd538a2"><div class="ttname"><a href="struct_i2_c___type_def.html#a2ade8f47f8ed03f57da87b5ecdd538a2">I2C_TypeDef::IC_TXFLR</a></div><div class="ttdeci">__I uint32_t IC_TXFLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:692</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1cbeb421ee0426c8ad14757ee7cb82db"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1cbeb421ee0426c8ad14757ee7cb82db">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_GPIOB_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_GPIOB_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1568</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3c755259f4ef00c17739427262a9b6d1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3c755259f4ef00c17739427262a9b6d1">SYS_BLKCTRL_TypeDef::r_cpu_div_sel</a></div><div class="ttdeci">__IO uint32_t r_cpu_div_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1212</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5abcaa32f99452f57377f2fd3144d11d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5abcaa32f99452f57377f2fd3144d11d">SYS_BLKCTRL_TypeDef::REG_PERION_REG_DSS_CTRL</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_DSS_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1946</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9404a831e8769b8886198635e27c78f5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9404a831e8769b8886198635e27c78f5">SYS_BLKCTRL_TypeDef::REG_PERION_PON_PERI_DLYSEL_CTRL</a></div><div class="ttdeci">__IO uint32_t REG_PERION_PON_PERI_DLYSEL_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2560</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1631d13fe97e18c3003f0b8aa02d5753"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1631d13fe97e18c3003f0b8aa02d5753">SYS_BLKCTRL_TypeDef::r_PON_SPI2_BRG_EN</a></div><div class="ttdeci">__IO uint32_t r_PON_SPI2_BRG_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2606</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a62520a4b8d4f8baf1170daa9118d796c"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a62520a4b8d4f8baf1170daa9118d796c">SPIC_TypeDef::READ_QUAD_ADDR_DATA</a></div><div class="ttdeci">__IO uint32_t READ_QUAD_ADDR_DATA</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3750</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_accddd499e8471699bc9dfe7ddf1c2783"><div class="ttname"><a href="struct_r_x_i300___typedef.html#accddd499e8471699bc9dfe7ddf1c2783">RXI300_Typedef::DEV</a></div><div class="ttdeci">__I uint32_t DEV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4078</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a3c2c2db308d1e609f5612b0bbc79b5dd"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a3c2c2db308d1e609f5612b0bbc79b5dd">RTC_LED_TypeDef::S_LED_CH2_CR0</a></div><div class="ttdeci">__IO uint32_t S_LED_CH2_CR0</div><div class="ttdoc">0x60 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1028</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o5_x___t_y_p_e_html_a01b96d96a0088cc6eac450b8d5d6b3d4"><div class="ttname"><a href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a01b96d96a0088cc6eac450b8d5d6b3d4">_TAB_AUTO5X_TYPE::AUTO_SW_SWR_AUDIO_TUNE_OCP_RES</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_AUDIO_TUNE_OCP_RES</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4256</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a44dba1e4a2f1a8c41438145552c35b8f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a44dba1e4a2f1a8c41438145552c35b8f">SYS_BLKCTRL_TypeDef::BIT_SOC_GDMA0_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_GDMA0_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1324</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a48880b74372e153d268b6f1c419a7299"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a48880b74372e153d268b6f1c419a7299">SoC_VENDOR_REG_TypeDef::spi2w_intr</a></div><div class="ttdeci">__IO uint32_t spi2w_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3475</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___macros_html_gabdecf8dfe32a613c6c13fe49e324532e"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___macros.html#gabdecf8dfe32a613c6c13fe49e324532e">TAB_AUTO3X_TYPE</a></div><div class="ttdeci">union _TAB_AUTO3X_TYPE TAB_AUTO3X_TYPE</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_adb7efa036c879766b331fa84da00c30a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adb7efa036c879766b331fa84da00c30a">SYS_BLKCTRL_TypeDef::r_phy_gpio2_sel0</a></div><div class="ttdeci">__IO uint32_t r_phy_gpio2_sel0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1818</div></div>
<div class="ttc" id="struct_peri___clock_gate___type_def_html_a4cb57f994f6f8b0463960f7ac8095899"><div class="ttname"><a href="struct_peri___clock_gate___type_def.html#a4cb57f994f6f8b0463960f7ac8095899">Peri_ClockGate_TypeDef::PWM0_CTRL_H</a></div><div class="ttdeci">__IO uint32_t PWM0_CTRL_H</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3677</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aabf49e7ee5f020720eca44c4dc3a50c2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aabf49e7ee5f020720eca44c4dc3a50c2">SYS_BLKCTRL_TypeDef::r_dsp_div_sel</a></div><div class="ttdeci">__IO uint32_t r_dsp_div_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1222</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa445d418bad3517c8674be057963b86b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa445d418bad3517c8674be057963b86b">SYS_BLKCTRL_TypeDef::r_cpu_xtal_clk_cg_en</a></div><div class="ttdeci">__IO uint32_t r_cpu_xtal_clk_cg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1219</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a46cc8d1cea3fd967ef36e39d51c32102"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a46cc8d1cea3fd967ef36e39d51c32102">SPIC_TypeDef::HALF</a></div><div class="ttdeci">__IO uint16_t HALF</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3742</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a875cd7c9ac5a60a905497c2b417136b7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a875cd7c9ac5a60a905497c2b417136b7">SYS_BLKCTRL_TypeDef::REG_PERION_SWR_SS_LUT_2</a></div><div class="ttdeci">__IO uint32_t REG_PERION_SWR_SS_LUT_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3213</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae74b5321cdc05f171d18e509ecb9a0f3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae74b5321cdc05f171d18e509ecb9a0f3">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_TIMER0_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_TIMER0_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1559</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html"><div class="ttname"><a href="struct_g_p_i_o___type_def.html">GPIO_TypeDef</a></div><div class="ttdoc">General purpose input and output structure. (GPIO) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:3629</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a0e9ff46d0a6311ca3cc43a71702d638d">I2C2_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:142</div></div>
<div class="ttc" id="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def_html_a057b528d3d870c231dbd24144d834540"><div class="ttname"><a href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#a057b528d3d870c231dbd24144d834540">OTP_RANG_PROTECT_TypeDef::reg_otp_rp_lock</a></div><div class="ttdeci">__IO uint32_t reg_otp_rp_lock</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3373</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a26e2d70354e520fe4afd0364208580bd"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a26e2d70354e520fe4afd0364208580bd">USB_DLPS_RESUME_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:208</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3ea00dc66f13ec02b56b9ca8146e6293"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3ea00dc66f13ec02b56b9ca8146e6293">SYS_BLKCTRL_TypeDef::REG_PERION_DUMMY_15</a></div><div class="ttdeci">__IO uint32_t REG_PERION_DUMMY_15</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2100</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a42559f16f138e2efd58dda840d77b3b8"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a42559f16f138e2efd58dda840d77b3b8">SoC_VENDOR_REG_TypeDef::HW_ASRC_ISR2</a></div><div class="ttdeci">__IO uint32_t HW_ASRC_ISR2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3480</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa494008a3a0a350ec1aeb7b72c9465f3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa494008a3a0a350ec1aeb7b72c9465f3">SYS_BLKCTRL_TypeDef::BIT_DSP_WDT_EN</a></div><div class="ttdeci">__IO uint32_t BIT_DSP_WDT_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1408</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a097e70f7d4dfeb29436c6f63c88f07f8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a097e70f7d4dfeb29436c6f63c88f07f8">SYS_BLKCTRL_TypeDef::r_cpu_slow_opt_at_rx</a></div><div class="ttdeci">__IO uint32_t r_cpu_slow_opt_at_rx</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1124</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a1335582274a1866ba1f524a70730723a"><div class="ttname"><a href="struct_i2_c___type_def.html#a1335582274a1866ba1f524a70730723a">I2C_TypeDef::IC_TX_TL</a></div><div class="ttdeci">__IO uint32_t IC_TX_TL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:678</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a46482f513ee00df0c29fddd13f59a091"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a46482f513ee00df0c29fddd13f59a091">MFB_DET_L_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:187</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a54ab06cc03c33e193116f32e1f24eae0"><div class="ttname"><a href="struct_i2_c___type_def.html#a54ab06cc03c33e193116f32e1f24eae0">I2C_TypeDef::IC_ENABLE_STATUS</a></div><div class="ttdeci">__IO uint32_t IC_ENABLE_STATUS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:702</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a4810238204cd84a25c24c595ae651a64"><div class="ttname"><a href="struct_a_d_c___type_def.html#a4810238204cd84a25c24c595ae651a64">ADC_TypeDef::SCHTAB5</a></div><div class="ttdeci">__IO uint32_t SCHTAB5</div><div class="ttdoc">0x24 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:725</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_ae63d53c99e588cba74d7467cdaa0d70c"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#ae63d53c99e588cba74d7467cdaa0d70c">SPIC_TypeDef::WRITE_SINGLE</a></div><div class="ttdeci">__IO uint32_t WRITE_SINGLE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3751</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae5b550bfdaeee78478621a96644727c2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae5b550bfdaeee78478621a96644727c2">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_GPIOA_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_GPIOA_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1569</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_af9b521a5654758d640fe83700cdf900c"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#af9b521a5654758d640fe83700cdf900c">UART_TypeDef::RSVD0</a></div><div class="ttdeci">__IO uint32_t RSVD0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:466</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_ae845b86e973b4bf8a33c447c261633f6"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#ae845b86e973b4bf8a33c447c261633f6">SPIC_TypeDef::IMR</a></div><div class="ttdeci">__IO uint32_t IMR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3726</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aba5c5dad2ec9bae3a87ecd03a7b0deae"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aba5c5dad2ec9bae3a87ecd03a7b0deae">SYS_BLKCTRL_TypeDef::REG_PERION_REG_0x026C</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_0x026C</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1928</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ad0ac35be8cb9af20a90c1c817dd19513"><div class="ttname"><a href="struct_a_d_c___type_def.html#ad0ac35be8cb9af20a90c1c817dd19513">ADC_TypeDef::SCHTAB0</a></div><div class="ttdeci">__IO uint32_t SCHTAB0</div><div class="ttdoc">0x10 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:720</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a6b3fdc1ffbf805e81c4365d5d625a464"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a6b3fdc1ffbf805e81c4365d5d625a464">GDMA_TypeDef::DmaTestReg</a></div><div class="ttdeci">__IO uint32_t DmaTestReg</div><div class="ttdef"><b>Definition:</b> rtl876x.h:839</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o5_x___t_y_p_e_html_a7147d38169469695d7f28a593fd99041"><div class="ttname"><a href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a7147d38169469695d7f28a593fd99041">_TAB_AUTO5X_TYPE::AUTO_SW_SWR_AUDIO_EN_PFM_FORCE_OFF_TO_ZCD</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_AUDIO_EN_PFM_FORCE_OFF_TO_ZCD</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4259</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a31b3666fc7f0847eca549f9e78fcb846"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a31b3666fc7f0847eca549f9e78fcb846">SYS_BLKCTRL_TypeDef::REG_PERION_REG_SLOW_DEBUG_1_1</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_SLOW_DEBUG_1_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1845</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ae2803e0fb49fe5541e526df059bde11e"><div class="ttname"><a href="struct_a_d_c___type_def.html#ae2803e0fb49fe5541e526df059bde11e">ADC_TypeDef::RTLVER</a></div><div class="ttdeci">__IO uint32_t RTLVER</div><div class="ttdoc">0x60 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:740</div></div>
<div class="ttc" id="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t_html_a1dc37ba047053805d13e76dd4d5c3584"><div class="ttname"><a href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t.html#a1dc37ba047053805d13e76dd4d5c3584">BTAON_FAST_RTC_AON_WDT::aon_wdg_wp</a></div><div class="ttdeci">BTAON_FAST_RTC_AON_WDT_CONTROL aon_wdg_wp</div><div class="ttdef"><b>Definition:</b> rtl876x.h:992</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_acb5d8fa11697d3aa790d81a134b6b154"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acb5d8fa11697d3aa790d81a134b6b154">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_IR_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_IR_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1639</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a72f47c8a04cd6e18ff1f7e93301c3cc9"><div class="ttname"><a href="struct_i2_c___type_def.html#a72f47c8a04cd6e18ff1f7e93301c3cc9">I2C_TypeDef::IC_SS_SCL_HCNT</a></div><div class="ttdeci">__IO uint32_t IC_SS_SCL_HCNT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:668</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a375335385c72e77bddafaf263100cc64"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a375335385c72e77bddafaf263100cc64">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCKE_DSP_SYS_RAM</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCKE_DSP_SYS_RAM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1707</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_af9ef8573ed9e2503054d4dac93c39cb6"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#af9ef8573ed9e2503054d4dac93c39cb6">RTC_LED_TypeDef::S_LED_CH0_P3_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH0_P3_CR</div><div class="ttdoc">0x14 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1005</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad781e6d554fc3b296b2117fdaee7bd4b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad781e6d554fc3b296b2117fdaee7bd4b">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCKE_DSP_PERI</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCKE_DSP_PERI</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1706</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a5338ee5180094665ff1587c6ed400e71"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5338ee5180094665ff1587c6ed400e71">RESERVED4_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:182</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad8f76545f3699b54b510b439b637deb3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad8f76545f3699b54b510b439b637deb3">SYS_BLKCTRL_TypeDef::r_flash1_clk_inv_en</a></div><div class="ttdeci">__IO uint32_t r_flash1_clk_inv_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2567</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aeee7150360693e82505d860558c3e0a9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeee7150360693e82505d860558c3e0a9">SYS_BLKCTRL_TypeDef::REG_PERION_REG_0x0260</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_0x0260</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1913</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083acf4bd0215a8973918e575916c7348906"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083acf4bd0215a8973918e575916c7348906">VAD_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:201</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abf2bd3f5b5e9523e34c5b76a9b061c5c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abf2bd3f5b5e9523e34c5b76a9b061c5c">SYS_BLKCTRL_TypeDef::r_DSP_CLK_SRC_EN</a></div><div class="ttdeci">__IO uint32_t r_DSP_CLK_SRC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1225</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o5_x___t_y_p_e_html_a134240bc6149d901e426171a82068094"><div class="ttname"><a href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a134240bc6149d901e426171a82068094">_TAB_AUTO5X_TYPE::d32</a></div><div class="ttdeci">uint32_t d32</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4249</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac1db75d20c6e91fce34a31573a485a2a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac1db75d20c6e91fce34a31573a485a2a">SYS_BLKCTRL_TypeDef::REG_PERION_REG_SOC_CHARGER_DET_A</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_SOC_CHARGER_DET_A</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2295</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa95c2fe34d330c38a7ab308628263748"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa95c2fe34d330c38a7ab308628263748">SYS_BLKCTRL_TypeDef::r_flash2_pll_src_sel</a></div><div class="ttdeci">__IO uint32_t r_flash2_pll_src_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1164</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a74062d34277d8a332f2a01e6c703a516"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a74062d34277d8a332f2a01e6c703a516">SYS_BLKCTRL_TypeDef::r_CLK_40M_SRC_EN</a></div><div class="ttdeci">__IO uint32_t r_CLK_40M_SRC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1278</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aae89329dbe1be1cf867ded025a559bf5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aae89329dbe1be1cf867ded025a559bf5">SYS_BLKCTRL_TypeDef::rst_n_aac</a></div><div class="ttdeci">__IO uint32_t rst_n_aac</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2717</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7251d4d5fa96f2c309030a232faf1bc7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7251d4d5fa96f2c309030a232faf1bc7">SYS_BLKCTRL_TypeDef::BIT_PERI_AUDIO_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_AUDIO_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1464</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a56a659f466315d3678a63d55be57be1b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56a659f466315d3678a63d55be57be1b">SYS_BLKCTRL_TypeDef::occ_dbg_sel</a></div><div class="ttdeci">__IO uint32_t occ_dbg_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3279</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae6dbaffd818ab8dc31f116035f447167"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae6dbaffd818ab8dc31f116035f447167">SYS_BLKCTRL_TypeDef::BIT_PERI_GT8_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GT8_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2915</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_aa8276fbf90c537c2b8bdb6d72ba26b62"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#aa8276fbf90c537c2b8bdb6d72ba26b62">SPIC_TypeDef::DMARDLR</a></div><div class="ttdeci">__IO uint32_t DMARDLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3736</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa92630deca98c8250aaa1ca0cab9c180"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa92630deca98c8250aaa1ca0cab9c180">SYS_BLKCTRL_TypeDef::r_flash2_phy_clk_sel</a></div><div class="ttdeci">__IO uint32_t r_flash2_phy_clk_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2638</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea54ca2dd6690cb30ad6bb63a73b9fcc95"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea54ca2dd6690cb30ad6bb63a73b9fcc95">BAUD_RATE_1444400</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:498</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa72dc4d55b4d9fb1d248d7b3c2f71557"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa72dc4d55b4d9fb1d248d7b3c2f71557">SYS_BLKCTRL_TypeDef::EN_XTAL_AAC_GM</a></div><div class="ttdeci">__IO uint32_t EN_XTAL_AAC_GM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2750</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aefe14297b9eadc847e177dbd1b621380"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aefe14297b9eadc847e177dbd1b621380">SYS_BLKCTRL_TypeDef::VDP_LT_VLOW_L</a></div><div class="ttdeci">__I uint32_t VDP_LT_VLOW_L</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2351</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a007c12e418bd72acdd0209f451e6b2ab"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a007c12e418bd72acdd0209f451e6b2ab">SDIO_TypeDef::ADMA_SYS_ADDR_L</a></div><div class="ttdeci">__IO uint32_t ADMA_SYS_ADDR_L</div><div class="ttdef"><b>Definition:</b> rtl876x.h:640</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a6d874863ef1d9cd55d3f20b9c7e177c1"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a6d874863ef1d9cd55d3f20b9c7e177c1">SoC_VENDOR_REG_TypeDef::dsp_wdt_to_mcu_intr</a></div><div class="ttdeci">__IO uint32_t dsp_wdt_to_mcu_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3483</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7d6d2a49f2773d30aa6421609d12119a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7d6d2a49f2773d30aa6421609d12119a">SYS_BLKCTRL_TypeDef::r_flash0_phy_clk_sel</a></div><div class="ttdeci">__IO uint32_t r_flash0_phy_clk_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2568</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac6757ced9763b50a03e7edf0c4937a15"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac6757ced9763b50a03e7edf0c4937a15">SYS_BLKCTRL_TypeDef::dcp_det</a></div><div class="ttdeci">__I uint32_t dcp_det</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2306</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0a84fabac00689139ee3b9b3510b1fe3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0a84fabac00689139ee3b9b3510b1fe3">SYS_BLKCTRL_TypeDef::REG_PERION_PON_SPI_FUNC_CTRL</a></div><div class="ttdeci">__IO uint32_t REG_PERION_PON_SPI_FUNC_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2601</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_adf4542ea05a0b470ea36390d18618664"><div class="ttname"><a href="struct_s_p_i___type_def.html#adf4542ea05a0b470ea36390d18618664">SPI_TypeDef::SER</a></div><div class="ttdeci">__IO uint32_t SER</div><div class="ttdef"><b>Definition:</b> rtl876x.h:580</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_aad301f9ef76445dec5ca71d750d0c0bf"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#aad301f9ef76445dec5ca71d750d0c0bf">SoC_VENDOR_REG_TypeDef::int_pol</a></div><div class="ttdeci">__IO uint32_t int_pol</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3592</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af13bcd5a6c99cba044a0fc27dcecb9d2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af13bcd5a6c99cba044a0fc27dcecb9d2">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_I2C0_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_I2C0_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1694</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af9ec411d65e83dbfef0ff674a72b7b13"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af9ec411d65e83dbfef0ff674a72b7b13">SYS_BLKCTRL_TypeDef::BIT_PERI_DSP2_MEM_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_DSP2_MEM_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1400</div></div>
<div class="ttc" id="struct_q_d_e_c___type_def_html_aab9cbeefbcc18d4b5a04fcf5cf83e78e"><div class="ttname"><a href="struct_q_d_e_c___type_def.html#aab9cbeefbcc18d4b5a04fcf5cf83e78e">QDEC_TypeDef::REG_CR_X</a></div><div class="ttdeci">__IO uint32_t REG_CR_X</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1051</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a6d9523781651886c92e23335ec011751"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6d9523781651886c92e23335ec011751">GDMA0_Channel15_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:123</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad8724b95d8297a338968877b3326dc5b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad8724b95d8297a338968877b3326dc5b">SYS_BLKCTRL_TypeDef::CORE_ENEAIqX2_H_7</a></div><div class="ttdeci">__IO uint32_t CORE_ENEAIqX2_H_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2543</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_ab6fa234aa5c36a2b65e807f9e10f5154"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ab6fa234aa5c36a2b65e807f9e10f5154">SoC_VENDOR_REG_TypeDef::wdt_en_byte</a></div><div class="ttdeci">__IO uint32_t wdt_en_byte</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3413</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a61d7f540ee33caa902a782739e7415d8"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a61d7f540ee33caa902a782739e7415d8">SDIO_TypeDef::CLK_CTRL</a></div><div class="ttdeci">__IO uint16_t CLK_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:626</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_acacd04f6795fce7f8c483da3e1ce858b"><div class="ttname"><a href="struct_r_x_i300___typedef.html#acacd04f6795fce7f8c483da3e1ce858b">RXI300_Typedef::ERR_CMD</a></div><div class="ttdeci">__I uint32_t ERR_CMD</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4087</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867eafd6531f426e039a98d4615e3e9e8bd8e"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eafd6531f426e039a98d4615e3e9e8bd8e">BAUD_RATE_76800</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:488</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a362d2889876a6b7ad489ff32f64bd2c9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a362d2889876a6b7ad489ff32f64bd2c9">SYS_BLKCTRL_TypeDef::BIT_PERI_GT11_CLK_SEL</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GT11_CLK_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3011</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_a8387dc0dc9f45c8a81cfc98bfff7ae32"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#a8387dc0dc9f45c8a81cfc98bfff7ae32">UART_TypeDef::LSR</a></div><div class="ttdeci">__I uint32_t LSR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:459</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_aa196fddf0ba7d6e3ce29bdb04eb38b94"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#aa196fddf0ba7d6e3ce29bdb04eb38b94">SPIC_TypeDef::RISR</a></div><div class="ttdeci">__IO uint32_t RISR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3728</div></div>
<div class="ttc" id="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e_html_a134240bc6149d901e426171a82068094"><div class="ttname"><a href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#a134240bc6149d901e426171a82068094">RTC_AON_WDT_CRT_TYPE::d32</a></div><div class="ttdeci">uint32_t d32</div><div class="ttdef"><b>Definition:</b> rtl876x.h:964</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga8e8f38ab746d5e0b897699dbdf49a5bea8188f86b655ba1b2a0a823e2c6166eb8"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga8e8f38ab746d5e0b897699dbdf49a5bea8188f86b655ba1b2a0a823e2c6166eb8">LOG_CHANNEL_UART3</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:512</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a06f28434c840d74b690ec4ec0ca41f53"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a06f28434c840d74b690ec4ec0ca41f53">SYS_BLKCTRL_TypeDef::pwm_n_r_new</a></div><div class="ttdeci">__IO uint32_t pwm_n_r_new</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3050</div></div>
<div class="ttc" id="struct_w_d_g___type_def_html"><div class="ttname"><a href="struct_w_d_g___type_def.html">WDG_TypeDef</a></div><div class="ttdoc">Watch Dog Structure. (WDG) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1072</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a00b69601209e2cbe57482a96b86ce15c"><div class="ttname"><a href="struct_a_d_c___type_def.html#a00b69601209e2cbe57482a96b86ce15c">ADC_TypeDef::SCHTAB4</a></div><div class="ttdeci">__IO uint32_t SCHTAB4</div><div class="ttdoc">0x20 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:724</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a74f96cd8ec6c868991017250404be65a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a74f96cd8ec6c868991017250404be65a">SYS_BLKCTRL_TypeDef::CORE_SWRCORE_ZCDIB_6</a></div><div class="ttdeci">__IO uint32_t CORE_SWRCORE_ZCDIB_6</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2537</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aeb116cf2e6147cca7c5a6afbb6e5fb5a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aeb116cf2e6147cca7c5a6afbb6e5fb5a">SYS_BLKCTRL_TypeDef::r_DSP1_CLK_SRC_EN</a></div><div class="ttdeci">__IO uint32_t r_DSP1_CLK_SRC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2857</div></div>
<div class="ttc" id="struct_t_i_m___channels_type_def_html_aedba987d7cc17025a3d82ffb5288f050"><div class="ttname"><a href="struct_t_i_m___channels_type_def.html#aedba987d7cc17025a3d82ffb5288f050">TIM_ChannelsTypeDef::TimersIntStatus</a></div><div class="ttdeci">__I uint32_t TimersIntStatus</div><div class="ttdef"><b>Definition:</b> rtl876x.h:761</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a14e3968c4a9735d1ceff3d37bc471c3c"><div class="ttname"><a href="struct_i2_c___type_def.html#a14e3968c4a9735d1ceff3d37bc471c3c">I2C_TypeDef::IC_CLR_TX_OVER</a></div><div class="ttdeci">__I uint32_t IC_CLR_TX_OVER</div><div class="ttdef"><b>Definition:</b> rtl876x.h:682</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o0_x___t_y_p_e_html_a26956a15e06be5ab09f505e754cc6e05"><div class="ttname"><a href="union___t_a_b___a_u_t_o0_x___t_y_p_e.html#a26956a15e06be5ab09f505e754cc6e05">_TAB_AUTO0X_TYPE::AUTO_SW_SWR_CORE_ZCDQ_TUNE_FORCECODE1</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_ZCDQ_TUNE_FORCECODE1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4169</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad1c503d4e99efd8f63d989ff19ad007d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad1c503d4e99efd8f63d989ff19ad007d">SYS_BLKCTRL_TypeDef::BIT_SOC_SDH_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SDH_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1325</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae27f4ed3e01760309eb869227dc726b1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae27f4ed3e01760309eb869227dc726b1">SYS_BLKCTRL_TypeDef::BIT_PERI_GT3_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GT3_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3022</div></div>
<div class="ttc" id="struct_p_w_m___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_p_w_m___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">PWM_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3659</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a11e6e9b7fd3ac7de7247460d71d076c5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a11e6e9b7fd3ac7de7247460d71d076c5">SYS_BLKCTRL_TypeDef::r_phy_gpio1_reg_1</a></div><div class="ttdeci">__IO uint32_t r_phy_gpio1_reg_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1813</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a41cbf60ec0fd6c632e7eef741b54e4af"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a41cbf60ec0fd6c632e7eef741b54e4af">SoC_VENDOR_REG_TypeDef::vad_intr</a></div><div class="ttdeci">__IO uint32_t vad_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3488</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a5ef4b2deaf6b7aad7452f0ce8d01f19a"><div class="ttname"><a href="struct_i2_c___type_def.html#a5ef4b2deaf6b7aad7452f0ce8d01f19a">I2C_TypeDef::IC_DMA_RDLR</a></div><div class="ttdeci">__IO uint32_t IC_DMA_RDLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:699</div></div>
<div class="ttc" id="struct_s_p_i3_w_i_r_e___type_def_html_aa4e5f09c578d8d5c138b41a1e740df3f"><div class="ttname"><a href="struct_s_p_i3_w_i_r_e___type_def.html#aa4e5f09c578d8d5c138b41a1e740df3f">SPI3WIRE_TypeDef::SR</a></div><div class="ttdeci">__I uint32_t SR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:531</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a981bd8f4934a6cfa88edd609fbb088a2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a981bd8f4934a6cfa88edd609fbb088a2">SYS_BLKCTRL_TypeDef::VDP_COMP_L</a></div><div class="ttdeci">__I uint32_t VDP_COMP_L</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2350</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html_a81f9f8192eff4d56d2a72d4485b0b5ee"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html#a81f9f8192eff4d56d2a72d4485b0b5ee">GDMA_ChannelTypeDef::SGR_LOW</a></div><div class="ttdeci">__IO uint32_t SGR_LOW</div><div class="ttdef"><b>Definition:</b> rtl876x.h:864</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a7f69c298e41512e78dd4c9233cb6255f"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a7f69c298e41512e78dd4c9233cb6255f">GDMA_TypeDef::RSVD6</a></div><div class="ttdeci">uint32_t RSVD6</div><div class="ttdef"><b>Definition:</b> rtl876x.h:788</div></div>
<div class="ttc" id="struct_i_r___type_def_html_a9c21dce6dfba22b945c799f395bbcbe4"><div class="ttname"><a href="struct_i_r___type_def.html#a9c21dce6dfba22b945c799f395bbcbe4">IR_TypeDef::TX_INT_CLR</a></div><div class="ttdeci">__IO uint32_t TX_INT_CLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:553</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8c2b36097efa2ba5231432d894e7a7e5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8c2b36097efa2ba5231432d894e7a7e5">SYS_BLKCTRL_TypeDef::CORE_SWRCORE_SAW_FREQ</a></div><div class="ttdeci">__IO uint32_t CORE_SWRCORE_SAW_FREQ</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2379</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_addba5bb557774fac0d556a56ddc6b127"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#addba5bb557774fac0d556a56ddc6b127">SYS_BLKCTRL_TypeDef::REG_PERION_DUMMY_19</a></div><div class="ttdeci">__IO uint32_t REG_PERION_DUMMY_19</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2120</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a39fa79436b5edeed02dbe5f6043978b4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a39fa79436b5edeed02dbe5f6043978b4">SYS_BLKCTRL_TypeDef::r_dsp_clk_src_sel_0</a></div><div class="ttdeci">__IO uint32_t r_dsp_clk_src_sel_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1227</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_ada66c4ba0ed8b5b925cd1c249cb9422d"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ada66c4ba0ed8b5b925cd1c249cb9422d">SoC_VENDOR_REG_TypeDef::REG_LOW_PRI_INT_STATUS</a></div><div class="ttdeci">__IO uint32_t REG_LOW_PRI_INT_STATUS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3464</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aad7e80c9a28a0c783e3c7918bdbbcd9a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aad7e80c9a28a0c783e3c7918bdbbcd9a">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_USB_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_USB_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1574</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a23efe26174eef24b911378e276b15331"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a23efe26174eef24b911378e276b15331">SDIO_TypeDef::CMD12_ERR_SR</a></div><div class="ttdeci">__I uint16_t CMD12_ERR_SR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:635</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af7563f765a63802df461307353c59acc"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af7563f765a63802df461307353c59acc">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_I2C2_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_I2C2_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1703</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1a01a31f3c48798358417fbfcd656779"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1a01a31f3c48798358417fbfcd656779">SYS_BLKCTRL_TypeDef::CORE_SWRCORE_ZCDIB_7</a></div><div class="ttdeci">__IO uint32_t CORE_SWRCORE_ZCDIB_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2541</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html"><div class="ttname"><a href="struct_a_d_c___type_def.html">ADC_TypeDef</a></div><div class="ttdoc">Analog to digital converter. (ADC) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:714</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_ae92eeaa3fd88ef29da4b528930c8330f"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#ae92eeaa3fd88ef29da4b528930c8330f">SDIO_TypeDef::CAPABILITIES_L</a></div><div class="ttdeci">__IO uint32_t CAPABILITIES_L</div><div class="ttdef"><b>Definition:</b> rtl876x.h:637</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a11614a227a56dc01859bf803013e6358">UART3_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:140</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_aec1346a79b0a820b0af78ff41fae3127"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#aec1346a79b0a820b0af78ff41fae3127">SPIC_TypeDef::FBAUDR</a></div><div class="ttdeci">__IO uint32_t FBAUDR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3759</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_aa53b7a0023bee82998a46d29e29e7b29"><div class="ttname"><a href="struct_r_t_c___type_def.html#aa53b7a0023bee82998a46d29e29e7b29">RTC_TypeDef::COMP3GT</a></div><div class="ttdeci">__IO uint32_t COMP3GT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:916</div></div>
<div class="ttc" id="struct_peri___clock_gate___type_def_html_a7d6dd96553145576108d3fbb98265655"><div class="ttname"><a href="struct_peri___clock_gate___type_def.html#a7d6dd96553145576108d3fbb98265655">Peri_ClockGate_TypeDef::CLKSELE</a></div><div class="ttdeci">__IO uint32_t CLKSELE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3672</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2013db06e612d2f0feda0c49658e01a8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2013db06e612d2f0feda0c49658e01a8">SYS_BLKCTRL_TypeDef::BIT_PERI_GT7_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GT7_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2968</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a09861ebc5f718f46394bf5aa71b63f3a"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a09861ebc5f718f46394bf5aa71b63f3a">GDMA_TypeDef::RSVD0</a></div><div class="ttdeci">uint32_t RSVD0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:775</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___functions_html_gaf276b308860b3a38b8325fea9bc7752c"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___functions.html#gaf276b308860b3a38b8325fea9bc7752c">btaon_fast_write_8b</a></div><div class="ttdeci">void btaon_fast_write_8b(uint16_t offset, uint8_t data)</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a64eed10049234d584e330be8e287d7cc"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a64eed10049234d584e330be8e287d7cc">SYS_BLKCTRL_TypeDef::REG_PERION_REG_SLOW_DEBUG_2_1</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_SLOW_DEBUG_2_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1903</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a565ac0d3257531c8b229d446aac9c0a6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a565ac0d3257531c8b229d446aac9c0a6">SYS_BLKCTRL_TypeDef::REG_PERION_REG_0x0268</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_0x0268</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1923</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9d9be84be566d5ae662dedd53ee8ed9d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9d9be84be566d5ae662dedd53ee8ed9d">SYS_BLKCTRL_TypeDef::BIT_SOC_FLASH2_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_FLASH2_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1320</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a55da710f9e8801f6aedbb9a7746f008b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a55da710f9e8801f6aedbb9a7746f008b">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_GPIOC_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_GPIOC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1755</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_ad750a9563e2c713a2fbe87ae48439d1d"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#ad750a9563e2c713a2fbe87ae48439d1d">GDMA_TypeDef::ReqDstReg</a></div><div class="ttdeci">__IO uint32_t ReqDstReg</div><div class="ttdef"><b>Definition:</b> rtl876x.h:822</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac9d959cb13639f2c5c8f70cf4593c486"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac9d959cb13639f2c5c8f70cf4593c486">SYS_BLKCTRL_TypeDef::non_std_det_en</a></div><div class="ttdeci">__IO uint32_t non_std_det_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2346</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aadc1047e5fc988cb2b260796d413a701"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aadc1047e5fc988cb2b260796d413a701">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_FLASH3_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_FLASH3_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1647</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_aa7b04a2db98b22ab99d8a487ce9f84ea"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#aa7b04a2db98b22ab99d8a487ce9f84ea">GDMA_TypeDef::RSVD21</a></div><div class="ttdeci">uint32_t RSVD21</div><div class="ttdef"><b>Definition:</b> rtl876x.h:823</div></div>
<div class="ttc" id="struct_peri___clock_gate___type_def_html_a1409399aacfc555f3f02b8a03aa79830"><div class="ttname"><a href="struct_peri___clock_gate___type_def.html#a1409399aacfc555f3f02b8a03aa79830">Peri_ClockGate_TypeDef::PWM3_CTRL_L</a></div><div class="ttdeci">__IO uint32_t PWM3_CTRL_L</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3682</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a91aa8b2482adb0a445293e8ae1212cb3"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a91aa8b2482adb0a445293e8ae1212cb3">GDMA_TypeDef::RAW_SRC_TRAN</a></div><div class="ttdeci">__I uint32_t RAW_SRC_TRAN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:778</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o4_x___t_y_p_e_html_ad43fabaf50f762c6881b8be05e36637b"><div class="ttname"><a href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#ad43fabaf50f762c6881b8be05e36637b">_TAB_AUTO4X_TYPE::AUTO_SW_SWR_AUDIO_PFM300to600K_TUNE_CCOT_FORCE</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_AUDIO_PFM300to600K_TUNE_CCOT_FORCE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4238</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4646c5ecb2858439ff6ccdb0cabf9736"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4646c5ecb2858439ff6ccdb0cabf9736">SYS_BLKCTRL_TypeDef::BIT_SOC_FLASH1_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_FLASH1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1318</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a98765e42700c984bdc6712d1d55dad9d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a98765e42700c984bdc6712d1d55dad9d">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_UART1_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_UART1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1558</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a48f9b17dd84f3c6e2c6b0d1fbfb03939"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a48f9b17dd84f3c6e2c6b0d1fbfb03939">SYS_BLKCTRL_TypeDef::r_phy_gpio1_sel2</a></div><div class="ttdeci">__IO uint32_t r_phy_gpio1_sel2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1816</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a14a8692c85c31cb4d5203c35a420a58b"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a14a8692c85c31cb4d5203c35a420a58b">SPIC_TypeDef::SSIENR</a></div><div class="ttdeci">__IO uint32_t SSIENR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3717</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab5e212398fd822a9411a494d3dc6c25f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab5e212398fd822a9411a494d3dc6c25f">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_I2C2_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_I2C2_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1704</div></div>
<div class="ttc" id="struct_i_r___type_def_html_a4d14f567569019541fb679761958bf1d"><div class="ttname"><a href="struct_i_r___type_def.html#a4d14f567569019541fb679761958bf1d">IR_TypeDef::RX_INT_CLR</a></div><div class="ttdeci">__IO uint32_t RX_INT_CLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:557</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aced5af07b8d4f40a5f4110720865ebfe"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aced5af07b8d4f40a5f4110720865ebfe">SYS_BLKCTRL_TypeDef::r_rng_sfosc_div_sel</a></div><div class="ttdeci">__IO uint32_t r_rng_sfosc_div_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1272</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac64eeda90f6e0a778749f19257d7cb69"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac64eeda90f6e0a778749f19257d7cb69">SYS_BLKCTRL_TypeDef::REG_PERION_REG_SLOW_DEBUG_1_0</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_SLOW_DEBUG_1_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1833</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3eb72e396183cf815610c4d95510eab1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3eb72e396183cf815610c4d95510eab1">SYS_BLKCTRL_TypeDef::BIT_PERI_GT5_CLK_SEL</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GT5_CLK_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3008</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_af09ba3956332f9f17c03009da1f47bfd"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af09ba3956332f9f17c03009da1f47bfd">SoC_VENDOR_REG_TypeDef::anc_intr</a></div><div class="ttdeci">__IO uint32_t anc_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3489</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5e34f958ba1053ed147a9177a0e3dc3d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5e34f958ba1053ed147a9177a0e3dc3d">SYS_BLKCTRL_TypeDef::BIT_PERI_I2C1_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_I2C1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1396</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_abfc6b26f316e5df5ed4648b0d9eab433"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#abfc6b26f316e5df5ed4648b0d9eab433">UART_TypeDef::MSR</a></div><div class="ttdeci">__I uint32_t MSR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:460</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_accee9fe758613ba166acb724b6c564a6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#accee9fe758613ba166acb724b6c564a6">SYS_BLKCTRL_TypeDef::r_ds_sel</a></div><div class="ttdeci">__IO uint32_t r_ds_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2263</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a06ded3eb72796101318f2a48bb35afac"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a06ded3eb72796101318f2a48bb35afac">SYS_BLKCTRL_TypeDef::RESERVED_6</a></div><div class="ttdeci">__IO uint32_t RESERVED_6</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2302</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af1b56c832bb2b57fd97ed8e41f51147d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af1b56c832bb2b57fd97ed8e41f51147d">SYS_BLKCTRL_TypeDef::r_cpu_auto_slow_force_update</a></div><div class="ttdeci">__IO uint32_t r_cpu_auto_slow_force_update</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1805</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a9650ab92e46bc16f333d4c63ad0459b4">UART1_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:95</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_ac261b65f054a6befdb769934328e05e3"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#ac261b65f054a6befdb769934328e05e3">GDMA_TypeDef::RAW_DST_TRAN</a></div><div class="ttdeci">__I uint32_t RAW_DST_TRAN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:780</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a8e0a880b08b40567894bf3c10493951b"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a8e0a880b08b40567894bf3c10493951b">SPIC_TypeDef::RXFTLR</a></div><div class="ttdeci">__IO uint32_t RXFTLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3722</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abc14478be2eb02df6114d7356bb8ce49"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abc14478be2eb02df6114d7356bb8ce49">SYS_BLKCTRL_TypeDef::SLB_ERR_NUM</a></div><div class="ttdeci">__I uint32_t SLB_ERR_NUM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3305</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae78bf65e8219540d01cf450b70c98d9b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae78bf65e8219540d01cf450b70c98d9b">SYS_BLKCTRL_TypeDef::REG_PERION_REG_PERI_PWM1_DZONE_CTRL</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_PERI_PWM1_DZONE_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3070</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_ac61e6f24c168dd05bc69765bc3f22b86"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#ac61e6f24c168dd05bc69765bc3f22b86">GDMA_TypeDef::CLEAR_BLOCK</a></div><div class="ttdeci">__O uint32_t CLEAR_BLOCK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:809</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad2fadfe91de125e1a175be19f2eeeff1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad2fadfe91de125e1a175be19f2eeeff1">SYS_BLKCTRL_TypeDef::resetn</a></div><div class="ttdeci">__IO uint32_t resetn</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2810</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac39c4a354fc04e63efce3f37ffbbc64f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac39c4a354fc04e63efce3f37ffbbc64f">SYS_BLKCTRL_TypeDef::r_dsp_low_rate_valid_num</a></div><div class="ttdeci">__IO uint32_t r_dsp_low_rate_valid_num</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1181</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_ad1ee6d7510578118327eeede085c8b0c"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#ad1ee6d7510578118327eeede085c8b0c">SDIO_TypeDef::ADMA_SYS_ADDR_H</a></div><div class="ttdeci">__IO uint32_t ADMA_SYS_ADDR_H</div><div class="ttdef"><b>Definition:</b> rtl876x.h:641</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8d419c390a892a1c55ae57cf945d6a35"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8d419c390a892a1c55ae57cf945d6a35">SYS_BLKCTRL_TypeDef::r_cpu_slow_opt_dma</a></div><div class="ttdeci">__IO uint32_t r_cpu_slow_opt_dma</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1172</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a65977faaccb29add971bcd4e12824e87"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a65977faaccb29add971bcd4e12824e87">GDMA_TypeDef::RAW_BLOCK</a></div><div class="ttdeci">__I uint32_t RAW_BLOCK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:776</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a748720b63ee994689270b76f6d9ba53a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a748720b63ee994689270b76f6d9ba53a">SYS_BLKCTRL_TypeDef::idm_snk_en</a></div><div class="ttdeci">__IO uint32_t idm_snk_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2343</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8eea517df148594a654ee1246a7dccd7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8eea517df148594a654ee1246a7dccd7">SYS_BLKCTRL_TypeDef::BIT_PERI_ECC_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_ECC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1436</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea898ba6663d6d3d352b2419e6e2d7459a"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea898ba6663d6d3d352b2419e6e2d7459a">BAUD_RATE_1382400</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:497</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a4f8758c1f5f90c22e01060fb95f454c9"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a4f8758c1f5f90c22e01060fb95f454c9">GDMA_TypeDef::SglReqSrcReg</a></div><div class="ttdeci">__IO uint32_t SglReqSrcReg</div><div class="ttdef"><b>Definition:</b> rtl876x.h:824</div></div>
<div class="ttc" id="struct_p_s_r_a_m_c___type_def_html_a954ea8ff1cad95c14f25764e78c03012"><div class="ttname"><a href="struct_p_s_r_a_m_c___type_def.html#a954ea8ff1cad95c14f25764e78c03012">PSRAMC_TypeDef::CMD_DPIN</a></div><div class="ttdeci">__IO uint32_t CMD_DPIN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3784</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a69807419446ff8090f87a0863bb8bc66"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a69807419446ff8090f87a0863bb8bc66">GPIO_TypeDef::INTSTATUS</a></div><div class="ttdeci">__IO uint32_t INTSTATUS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3639</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_acfca55e40053785b13c2af4de73c0f07"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acfca55e40053785b13c2af4de73c0f07">SYS_BLKCTRL_TypeDef::r_cpu_pll_clk_cg_en</a></div><div class="ttdeci">__IO uint32_t r_cpu_pll_clk_cg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1218</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8f4f1675821b6cd0a0c38050d6cb7adf"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8f4f1675821b6cd0a0c38050d6cb7adf">SYS_BLKCTRL_TypeDef::GM_INIT</a></div><div class="ttdeci">__IO uint32_t GM_INIT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2721</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o2_x___t_y_p_e_html"><div class="ttname"><a href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html">_TAB_AUTO2X_TYPE</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:4190</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html_abc8ed2697e246a39b08b4daaaec6ad50"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html#abc8ed2697e246a39b08b4daaaec6ad50">GDMA_ChannelTypeDef::LLP</a></div><div class="ttdeci">__IO uint32_t LLP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:850</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a6124d84613db5812b6d69829c62c457e"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a6124d84613db5812b6d69829c62c457e">SoC_VENDOR_REG_TypeDef::spdif_intr_rx_r</a></div><div class="ttdeci">__IO uint32_t spdif_intr_rx_r</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3472</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ae9122b85b58f7c24033a8515615a7b74">UART0_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:96</div></div>
<div class="ttc" id="struct_t_i_m___channels_type_def_html"><div class="ttname"><a href="struct_t_i_m___channels_type_def.html">TIM_ChannelsTypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:759</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad0dafec5e0b55c82d7f7aae43e768618"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad0dafec5e0b55c82d7f7aae43e768618">SYS_BLKCTRL_TypeDef::BIT_PERI_SPORT0_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_SPORT0_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1465</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a602d83351ea59c147d776c58d5407fde"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a602d83351ea59c147d776c58d5407fde">SPIC_TypeDef::WRITE_ENABLE</a></div><div class="ttdeci">__IO uint32_t WRITE_ENABLE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3756</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6256b1d57a2572da2b72025cde114986"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6256b1d57a2572da2b72025cde114986">SYS_BLKCTRL_TypeDef::REG_PERION_REG_FLASH_CLK_CTRL</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_FLASH_CLK_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2145</div></div>
<div class="ttc" id="struct_p_s_r_a_m_c___type_def_html_a40770f2ac5ebad4fc7f79f039f79e75e"><div class="ttname"><a href="struct_p_s_r_a_m_c___type_def.html#a40770f2ac5ebad4fc7f79f039f79e75e">PSRAMC_TypeDef::CR_TDPIN</a></div><div class="ttdeci">__IO uint32_t CR_TDPIN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3785</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9ad3898c3313418e3f160e9c806529fa"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9ad3898c3313418e3f160e9c806529fa">SYS_BLKCTRL_TypeDef::r_rng_sfosc_sel</a></div><div class="ttdeci">__IO uint32_t r_rng_sfosc_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1271</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a898a2e71d59d2543be4a0c50bfb56486"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a898a2e71d59d2543be4a0c50bfb56486">SYS_BLKCTRL_TypeDef::r_swr_ss_lut_2</a></div><div class="ttdeci">__IO uint32_t r_swr_ss_lut_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3216</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a70d9cab21bd007a8fcba4d7b82c66feb"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a70d9cab21bd007a8fcba4d7b82c66feb">SYS_BLKCTRL_TypeDef::r_flash0_clk_inv_en</a></div><div class="ttdeci">__IO uint32_t r_flash0_clk_inv_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2566</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a9ac48a47006d2aa0d50be1d5b809607a"><div class="ttname"><a href="struct_a_d_c___type_def.html#a9ac48a47006d2aa0d50be1d5b809607a">ADC_TypeDef::SCHD4</a></div><div class="ttdeci">__IO uint32_t SCHD4</div><div class="ttdoc">0x40 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:732</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2c9b991bcc54296287a1032b29c1fd5d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2c9b991bcc54296287a1032b29c1fd5d">SYS_BLKCTRL_TypeDef::r_CLK_1M_SRC_EN</a></div><div class="ttdeci">__IO uint32_t r_CLK_1M_SRC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1286</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a41d8d0f21a5c6909ec3bfb49ef2b7c0d"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a41d8d0f21a5c6909ec3bfb49ef2b7c0d">RTC_LED_TypeDef::S_LED_CH0_P6_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH0_P6_CR</div><div class="ttdoc">0x20 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1008</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a702bb094f73e3bdc516dc3357df99c10"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a702bb094f73e3bdc516dc3357df99c10">SYS_BLKCTRL_TypeDef::REG_PERION_REG_SOC_FUNC_EN</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_SOC_FUNC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1312</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_ac87377a9e808ccf040a9980111ce3431"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#ac87377a9e808ccf040a9980111ce3431">GDMA_TypeDef::STATUS_DST_TRAN</a></div><div class="ttdeci">__I uint32_t STATUS_DST_TRAN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:791</div></div>
<div class="ttc" id="struct_p_s_r_a_m_c___type_def_html_ad73ee839cf686a7e99bd84568b141abb"><div class="ttname"><a href="struct_p_s_r_a_m_c___type_def.html#ad73ee839cf686a7e99bd84568b141abb">PSRAMC_TypeDef::MR1</a></div><div class="ttdeci">__IO uint32_t MR1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3788</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html">RTC_LED_TypeDef</a></div><div class="ttdoc">SLEEP MODE LED (RTC) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:998</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0eed78764532fa192b8bfc024418342a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0eed78764532fa192b8bfc024418342a">SYS_BLKCTRL_TypeDef::BIT_TIMER_CLK_f40M_EN</a></div><div class="ttdeci">__IO uint32_t BIT_TIMER_CLK_f40M_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3014</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_ad746eb84fcc266dd4a1bb19d9856bc8f"><div class="ttname"><a href="struct_i2_c___type_def.html#ad746eb84fcc266dd4a1bb19d9856bc8f">I2C_TypeDef::IC_CLR_RD_REQ</a></div><div class="ttdeci">__I uint32_t IC_CLR_RD_REQ</div><div class="ttdef"><b>Definition:</b> rtl876x.h:683</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_ab5895366695d9b04a9e9bad36a609040"><div class="ttname"><a href="struct_s_p_i___type_def.html#ab5895366695d9b04a9e9bad36a609040">SPI_TypeDef::TXFTLR</a></div><div class="ttdeci">__IO uint32_t TXFTLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:582</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga8e8f38ab746d5e0b897699dbdf49a5bea49723973edfcc54cf1909e82be2fe07c"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga8e8f38ab746d5e0b897699dbdf49a5bea49723973edfcc54cf1909e82be2fe07c">LOG_CHANNEL_UART2</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:511</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa6b7ec49f28f8316f61812f08d1eee6e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa6b7ec49f28f8316f61812f08d1eee6e">SYS_BLKCTRL_TypeDef::BIT_PERI_GT9_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GT9_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2916</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a082219a924d748e9c6092582aec06226"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a082219a924d748e9c6092582aec06226">SPIC_TypeDef::DMACR</a></div><div class="ttdeci">__IO uint32_t DMACR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3734</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a6071a25e33951592f46f07abdbc1b9d6"><div class="ttname"><a href="struct_t_i_m___type_def.html#a6071a25e33951592f46f07abdbc1b9d6">TIM_TypeDef::LoadCount</a></div><div class="ttdeci">__IO uint32_t LoadCount</div><div class="ttdef"><b>Definition:</b> rtl876x.h:752</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a14a8692c85c31cb4d5203c35a420a58b"><div class="ttname"><a href="struct_s_p_i___type_def.html#a14a8692c85c31cb4d5203c35a420a58b">SPI_TypeDef::SSIENR</a></div><div class="ttdeci">__IO uint32_t SSIENR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:578</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a38be8b227e9b637ffda5e3beed13d2bb"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a38be8b227e9b637ffda5e3beed13d2bb">SPIC_TypeDef::TXOICR</a></div><div class="ttdeci">__IO uint32_t TXOICR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3729</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af68aefc4a96a5957b9259d7c80560fd7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af68aefc4a96a5957b9259d7c80560fd7">SYS_BLKCTRL_TypeDef::otp_reg_flag_key4_sanity_pass</a></div><div class="ttdeci">__I uint32_t otp_reg_flag_key4_sanity_pass</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3113</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1baf568f4995154e6051129b920301f3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1baf568f4995154e6051129b920301f3">SYS_BLKCTRL_TypeDef::REG_PERION_REG_SOC_AUDIO_IF_EN</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_SOC_AUDIO_IF_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1461</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a457bb9afa2773a0235b9ee561987f3d7"><div class="ttname"><a href="struct_a_d_c___type_def.html#a457bb9afa2773a0235b9ee561987f3d7">ADC_TypeDef::SCHCR</a></div><div class="ttdeci">__IO uint32_t SCHCR</div><div class="ttdoc">0x08 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:718</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a61384f8d4f4858c22375144a73893936"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a61384f8d4f4858c22375144a73893936">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_GPIOB_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_GPIOB_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1567</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afbedfe4dd1030dea020fb431c8c09391"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afbedfe4dd1030dea020fb431c8c09391">SYS_BLKCTRL_TypeDef::r_flash_div_en</a></div><div class="ttdeci">__IO uint32_t r_flash_div_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1266</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a67602badbb22d7d299478dcd19f15821"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a67602badbb22d7d299478dcd19f15821">SPORT2_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:197</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a72d89fd38ddb95638a0351afac57bfcd"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a72d89fd38ddb95638a0351afac57bfcd">GPIO_B_16to23_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:138</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html_a6b79dee94ed36d09efd3d7f840caa681"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html#a6b79dee94ed36d09efd3d7f840caa681">GDMA_ChannelTypeDef::CFG_LOW</a></div><div class="ttdeci">__IO uint32_t CFG_LOW</div><div class="ttdef"><b>Definition:</b> rtl876x.h:862</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2034fd660be384a00f49372d0c015d51"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2034fd660be384a00f49372d0c015d51">SYS_BLKCTRL_TypeDef::r_cpu_div_sel_slow</a></div><div class="ttdeci">__IO uint32_t r_cpu_div_sel_slow</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1213</div></div>
<div class="ttc" id="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def_html_a0244453d52cf1ffe2bfbe1aac646bdba"><div class="ttname"><a href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#a0244453d52cf1ffe2bfbe1aac646bdba">OTP_RANG_PROTECT_TypeDef::REG_OTP_W_range_protection</a></div><div class="ttdeci">__IO uint32_t REG_OTP_W_range_protection</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3379</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a61351ccb258138e09b913eefc53b472d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a61351ccb258138e09b913eefc53b472d">SYS_BLKCTRL_TypeDef::REG_PERION_REG_0x0248</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_0x0248</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1802</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ade84bb4878ffe88c8572a2fd2c85e19e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ade84bb4878ffe88c8572a2fd2c85e19e">SYS_BLKCTRL_TypeDef::r_CLK_40M_SRC_DIV_EN</a></div><div class="ttdeci">__IO uint32_t r_CLK_40M_SRC_DIV_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1282</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a112f741462b744f360a5d328c9e9b67a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a112f741462b744f360a5d328c9e9b67a">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_TIMER0_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_TIMER0_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1560</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7f53e81b3da8e5e0293574fad82e4a38"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7f53e81b3da8e5e0293574fad82e4a38">SYS_BLKCTRL_TypeDef::r_flash2_div_en</a></div><div class="ttdeci">__IO uint32_t r_flash2_div_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2155</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_ad96f32b0ce70b83acd696aeb1e7cb1f1"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ad96f32b0ce70b83acd696aeb1e7cb1f1">SoC_VENDOR_REG_TypeDef::REG_LOW_PRI_INT_MODE</a></div><div class="ttdeci">__IO uint32_t REG_LOW_PRI_INT_MODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3505</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a85ea7e7a74c01f9251c101f3e3b190e6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a85ea7e7a74c01f9251c101f3e3b190e6">SYS_BLKCTRL_TypeDef::REG_PERION_CORE_SWR_PAR_TAB_4_5_6_7</a></div><div class="ttdeci">__IO uint32_t REG_PERION_CORE_SWR_PAR_TAB_4_5_6_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3168</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab5a90be05916959aaef8bedabe245f2d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab5a90be05916959aaef8bedabe245f2d">SYS_BLKCTRL_TypeDef::dcp_cdp_1p5a</a></div><div class="ttdeci">__I uint32_t dcp_cdp_1p5a</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2304</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_ad7acd5295b34ea0496602c78a4423c55"><div class="ttname"><a href="struct_r_x_i300___typedef.html#ad7acd5295b34ea0496602c78a4423c55">RXI300_Typedef::VER</a></div><div class="ttdeci">__I uint32_t VER</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4073</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_ad54157b453a641f4776125894459ee35"><div class="ttname"><a href="struct_r_x_i300___typedef.html#ad54157b453a641f4776125894459ee35">RXI300_Typedef::ELR_CODE</a></div><div class="ttdeci">__I uint32_t ELR_CODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4138</div></div>
<div class="ttc" id="struct_q_d_e_c___type_def_html_ac85dd92bbbbd88e862602974f05f00de"><div class="ttname"><a href="struct_q_d_e_c___type_def.html#ac85dd92bbbbd88e862602974f05f00de">QDEC_TypeDef::REG_CR_Z</a></div><div class="ttdeci">__IO uint32_t REG_CR_Z</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1055</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a878adcac72e4d05521e87ae61a19d94e"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a878adcac72e4d05521e87ae61a19d94e">SDIO_TypeDef::TIMEOUT_CTRL</a></div><div class="ttdeci">__IO uint8_t TIMEOUT_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:627</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html"><div class="ttname"><a href="struct_r_x_i300___typedef.html">RXI300_Typedef</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:4070</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af7af19c76909f3a61e3befa3f30f91d8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af7af19c76909f3a61e3befa3f30f91d8">SYS_BLKCTRL_TypeDef::dbnc1_div_en</a></div><div class="ttdeci">__IO uint32_t dbnc1_div_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2883</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a505fbd4ccf7c2a14c8b76dc9e58f7ede">SPI2_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:141</div></div>
<div class="ttc" id="struct_p_w_m___type_def_html"><div class="ttname"><a href="struct_p_w_m___type_def.html">PWM_TypeDef</a></div><div class="ttdoc">PWM. </div><div class="ttdef"><b>Definition:</b> rtl876x.h:3657</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aba6cc8ef1ad4e828d038d472b6bff77c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aba6cc8ef1ad4e828d038d472b6bff77c">SYS_BLKCTRL_TypeDef::RF_RL_ID</a></div><div class="ttdeci">__I uint32_t RF_RL_ID</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1159</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a0251e3a006bb17039ee59e97b3af4d45"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a0251e3a006bb17039ee59e97b3af4d45">GDMA_TypeDef::RSVD10</a></div><div class="ttdeci">uint32_t RSVD10</div><div class="ttdef"><b>Definition:</b> rtl876x.h:797</div></div>
<div class="ttc" id="struct_c_a_c_h_e___type_def_html_a23d7df25e5ce54b0bde63be381dea720"><div class="ttname"><a href="struct_c_a_c_h_e___type_def.html#a23d7df25e5ce54b0bde63be381dea720">CACHE_TypeDef::RD_EVT_CNT</a></div><div class="ttdeci">__IO uint32_t RD_EVT_CNT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3701</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_ac79d9b71180c265cf64280e8a34f2a59"><div class="ttname"><a href="struct_i2_c___type_def.html#ac79d9b71180c265cf64280e8a34f2a59">I2C_TypeDef::IC_DMA_CR</a></div><div class="ttdeci">__IO uint32_t IC_DMA_CR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:697</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a5827a2b634cbd1972cfaef13d7663c91"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a5827a2b634cbd1972cfaef13d7663c91">System_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:84</div></div>
<div class="ttc" id="struct_k_e_y_s_c_a_n___type_def_html_aabd7cfa315b03987648e8f33b4133b61"><div class="ttname"><a href="struct_k_e_y_s_c_a_n___type_def.html#aabd7cfa315b03987648e8f33b4133b61">KEYSCAN_TypeDef::INTCLR</a></div><div class="ttdeci">__IO uint32_t INTCLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3616</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab6fd9e51ccbdcd34796f8618f934adf3">TRNG_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:129</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a1262890b2c0f3f380913e71be9c66588"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1262890b2c0f3f380913e71be9c66588">USB_UTMI_SUSPEND_N_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:207</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o4_x___t_y_p_e_html_a087b8588f3b4986bf6042c56548e25a9"><div class="ttname"><a href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#a087b8588f3b4986bf6042c56548e25a9">_TAB_AUTO4X_TYPE::AUTO_SW_SWR_AUDIO_PFM300to600K_SEL_NI_ON</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_AUDIO_PFM300to600K_SEL_NI_ON</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4237</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a4bda7405a1d1ec630e54e82663a906fe"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a4bda7405a1d1ec630e54e82663a906fe">SDIO_TypeDef::RSP6</a></div><div class="ttdeci">__I uint32_t RSP6</div><div class="ttdef"><b>Definition:</b> rtl876x.h:619</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a69c281d2464cfe9f77e37a30ece48685"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a69c281d2464cfe9f77e37a30ece48685">SYS_BLKCTRL_TypeDef::r_CLK_10M_SRC_EN</a></div><div class="ttdeci">__IO uint32_t r_CLK_10M_SRC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1284</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_aa2a09bd5bb2dfcefaf47c74e4267bfd2"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#aa2a09bd5bb2dfcefaf47c74e4267bfd2">GPIO_TypeDef::RAWINTSTATUS</a></div><div class="ttdeci">__IO uint32_t RAWINTSTATUS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3640</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a4d17663aa77e3cc8a6835efaafd8c76a"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a4d17663aa77e3cc8a6835efaafd8c76a">SDIO_TypeDef::ERR_INTR_SIG_EN</a></div><div class="ttdeci">__IO uint16_t ERR_INTR_SIG_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:634</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o1_x___t_y_p_e_html_a627663f175959a1e215feb322d7a2661"><div class="ttname"><a href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#a627663f175959a1e215feb322d7a2661">_TAB_AUTO1X_TYPE::AUTO_SW_SWR_CORE_PFM300to600K_TUNE_CCOT_FORCE</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_PFM300to600K_TUNE_CCOT_FORCE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4183</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a100b1e8df2c91c5823c0b2e5be3a970d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a100b1e8df2c91c5823c0b2e5be3a970d">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCKE_DSP</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCKE_DSP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1721</div></div>
<div class="ttc" id="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def_html_a53af649348f54609bee723488cabf7d4"><div class="ttname"><a href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#a53af649348f54609bee723488cabf7d4">OTP_RANG_PROTECT_TypeDef::reg_otp_rp_end_addr</a></div><div class="ttdeci">__IO uint32_t reg_otp_rp_end_addr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3371</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_aef1532abc0a0dce0a216de01b62ac067"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#aef1532abc0a0dce0a216de01b62ac067">SoC_VENDOR_REG_TypeDef::sdio_host_intr</a></div><div class="ttdeci">__I uint32_t sdio_host_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3567</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5e18f5bea189a8573d073a46ee8e0e6f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5e18f5bea189a8573d073a46ee8e0e6f">SYS_BLKCTRL_TypeDef::otp_reg_flag_key2_not_burned</a></div><div class="ttdeci">__I uint32_t otp_reg_flag_key2_not_burned</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3108</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3174574f7588eb904be19540f153a672"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3174574f7588eb904be19540f153a672">SYS_BLKCTRL_TypeDef::r_mcu_fft2_fen</a></div><div class="ttdeci">__IO uint32_t r_mcu_fft2_fen</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1809</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html"><div class="ttname"><a href="struct_t_i_m___type_def.html">TIM_TypeDef</a></div><div class="ttdoc">TIM. </div><div class="ttdef"><b>Definition:</b> rtl876x.h:750</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a014ea7b67743ab7a7bf908b03c3701c9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a014ea7b67743ab7a7bf908b03c3701c9">SYS_BLKCTRL_TypeDef::XAAC_BUSY</a></div><div class="ttdeci">__I uint32_t XAAC_BUSY</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2746</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html_a09861ebc5f718f46394bf5aa71b63f3a"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html#a09861ebc5f718f46394bf5aa71b63f3a">GDMA_ChannelTypeDef::RSVD0</a></div><div class="ttdeci">uint32_t RSVD0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:847</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2be74e694c78e9b4b95535d67e31b083"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2be74e694c78e9b4b95535d67e31b083">SYS_BLKCTRL_TypeDef::REG_PERION_CORE_SWR_PAR_TAB_6</a></div><div class="ttdeci">__IO uint32_t REG_PERION_CORE_SWR_PAR_TAB_6</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2455</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_acec39d4eecbf4c1018bf9aa927404d63"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acec39d4eecbf4c1018bf9aa927404d63">SYS_BLKCTRL_TypeDef::r_PON_SPI0_BRG_EN</a></div><div class="ttdeci">__IO uint32_t r_PON_SPI0_BRG_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2610</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3c15839a045a2799951aebeebcb594a7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3c15839a045a2799951aebeebcb594a7">SYS_BLKCTRL_TypeDef::REG_PERION_CORE_SWR_PAR_TAB_4</a></div><div class="ttdeci">__IO uint32_t REG_PERION_CORE_SWR_PAR_TAB_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2399</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a730f0176708047879ead65b767766337"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a730f0176708047879ead65b767766337">GPIO_TypeDef::INTTYPE</a></div><div class="ttdeci">__IO uint32_t INTTYPE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3637</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a0717543d92cd210038515347ee2c87fb"><div class="ttname"><a href="struct_i2_c___type_def.html#a0717543d92cd210038515347ee2c87fb">I2C_TypeDef::IC_SDA_SETUP</a></div><div class="ttdeci">__IO uint32_t IC_SDA_SETUP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:700</div></div>
<div class="ttc" id="struct_p_e_r_i___i_n_t___type_def_html_a77751c56a62718fe94e2b2c2da829ebe"><div class="ttname"><a href="struct_p_e_r_i___i_n_t___type_def.html#a77751c56a62718fe94e2b2c2da829ebe">PERI_INT_TypeDef::EN</a></div><div class="ttdeci">__IO uint32_t EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3343</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aabd5e05762869c7003b3c49b09b78ec3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aabd5e05762869c7003b3c49b09b78ec3">SYS_BLKCTRL_TypeDef::r_mcu_fft1_fen</a></div><div class="ttdeci">__IO uint32_t r_mcu_fft1_fen</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1808</div></div>
<div class="ttc" id="struct_i_r___type_def_html_a2cdd48d4d4b6bdb9d4ec70a34807905b"><div class="ttname"><a href="struct_i_r___type_def.html#a2cdd48d4d4b6bdb9d4ec70a34807905b">IR_TypeDef::TX_TIME</a></div><div class="ttdeci">__IO uint32_t TX_TIME</div><div class="ttdef"><b>Definition:</b> rtl876x.h:562</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5db2884658d6ce58ad3e2fee35403b5d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5db2884658d6ce58ad3e2fee35403b5d">SYS_BLKCTRL_TypeDef::CORE_SWRCORE_VREFOCP_H</a></div><div class="ttdeci">__IO uint32_t CORE_SWRCORE_VREFOCP_H</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2380</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o3_x___t_y_p_e_html_a0dd1e9f7a5fde252a22c5626ca0f825d"><div class="ttname"><a href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a0dd1e9f7a5fde252a22c5626ca0f825d">_TAB_AUTO3X_TYPE::AUTO_SW_SWR_CORE_DUMMY0</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_DUMMY0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4219</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a47005dbaac86978ec4b5095f2cb62bbc"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a47005dbaac86978ec4b5095f2cb62bbc">SDIO_TypeDef::HOST_CTRL</a></div><div class="ttdeci">__IO uint8_t HOST_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:622</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8ec34b139325021ec34eb4010d5547d9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8ec34b139325021ec34eb4010d5547d9">SYS_BLKCTRL_TypeDef::REG_PERION_0x338</a></div><div class="ttdeci">__IO uint32_t REG_PERION_0x338</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2774</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a139beea10b6bfa623eb81681c01c1239"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a139beea10b6bfa623eb81681c01c1239">SYS_BLKCTRL_TypeDef::BIT_ASRC_EN</a></div><div class="ttdeci">__IO uint32_t BIT_ASRC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1407</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_aa087085bb6aef1785f70f7127f8019f6"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#aa087085bb6aef1785f70f7127f8019f6">UART_TypeDef::SPR</a></div><div class="ttdeci">__IO uint32_t SPR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:461</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a34bd426284f22ba47d23712d2a3dafa2"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a34bd426284f22ba47d23712d2a3dafa2">SDIO_TypeDef::ERR_INTR_SR_EN</a></div><div class="ttdeci">__IO uint16_t ERR_INTR_SR_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:632</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a047d9295ed682517728347d1753e3eee"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a047d9295ed682517728347d1753e3eee">SYS_BLKCTRL_TypeDef::REG_PERION_REG_TEST_MODE</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_TEST_MODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2058</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o1_x___t_y_p_e_html_a985bc55f4b6b310b614e04f36b075e02"><div class="ttname"><a href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#a985bc55f4b6b310b614e04f36b075e02">_TAB_AUTO1X_TYPE::AUTO_SW_SWR_CORE_PFM300to600K_EN_VDROP_DET</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_PFM300to600K_EN_VDROP_DET</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4185</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7d27fa602ca17f2fd47eaae7f88dc51f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7d27fa602ca17f2fd47eaae7f88dc51f">SYS_BLKCTRL_TypeDef::stop_state</a></div><div class="ttdeci">__IO uint32_t stop_state</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3047</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a84c4ae3b2b3d32ced065d13695724d82"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a84c4ae3b2b3d32ced065d13695724d82">SYS_BLKCTRL_TypeDef::r_mcu_fft2_cken</a></div><div class="ttdeci">__IO uint32_t r_mcu_fft2_cken</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1807</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867eac08edbb5a7b57249f66cf6c6c24273d5"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eac08edbb5a7b57249f66cf6c6c24273d5">BAUD_RATE_14400</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:483</div></div>
<div class="ttc" id="struct_i_r___type_def_html_ab65b511aa273e5d74ac7f82b7bd9347d"><div class="ttname"><a href="struct_i_r___type_def.html#ab65b511aa273e5d74ac7f82b7bd9347d">IR_TypeDef::CLK_DIV</a></div><div class="ttdeci">__IO uint32_t CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:549</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a6df7c5b3bfb0408870655980b05d6b15"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a6df7c5b3bfb0408870655980b05d6b15">SoC_VENDOR_REG_TypeDef::REG_LOW_PRI_INT_EN</a></div><div class="ttdeci">__IO uint32_t REG_LOW_PRI_INT_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3519</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab99cd519a409eca92c329c04eb82cacc"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab99cd519a409eca92c329c04eb82cacc">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_TIMER1_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_TIMER1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1566</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a500fd9e7e64d92dee247c6b77aa9b2f0"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a500fd9e7e64d92dee247c6b77aa9b2f0">WDG_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:85</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ac561ccb3be770569a3b3b5dea9f91016"><div class="ttname"><a href="struct_r_t_c___type_def.html#ac561ccb3be770569a3b3b5dea9f91016">RTC_TypeDef::PRESCALER</a></div><div class="ttdeci">__IO uint32_t PRESCALER</div><div class="ttdef"><b>Definition:</b> rtl876x.h:908</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083adc2a2d7f1284fd308dd0895a736dfb89"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083adc2a2d7f1284fd308dd0895a736dfb89">TIM8_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:160</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a909b5fbe19b13bae18a44686d98fc651"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a909b5fbe19b13bae18a44686d98fc651">SYS_BLKCTRL_TypeDef::REG_PERION_efuse_protection_3</a></div><div class="ttdeci">__IO uint32_t REG_PERION_efuse_protection_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3131</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_ab3c49a96815fcbee63d95e1e74f20e75"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#ab3c49a96815fcbee63d95e1e74f20e75">SPIC_TypeDef::ISR</a></div><div class="ttdeci">__IO uint32_t ISR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3727</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa99d5580b0a6cc36fa5b71620d8266e5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa99d5580b0a6cc36fa5b71620d8266e5">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCKE_H2D_D2H</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCKE_H2D_D2H</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1720</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9c7d93177a5b8fa3cbb8fd3d22ed2d0a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9c7d93177a5b8fa3cbb8fd3d22ed2d0a">SYS_BLKCTRL_TypeDef::BIT_PERI_SPI2_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_SPI2_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2976</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a6dc685356a62f8c9ad22aa14e6532917"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6dc685356a62f8c9ad22aa14e6532917">GPIO_A_24_31_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:135</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1cbc145e8b1246a19ff98685f9983676"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1cbc145e8b1246a19ff98685f9983676">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_UART3_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_UART3_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1564</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_ab8a5d3e064bef5963e67ab0fcff41db4"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#ab8a5d3e064bef5963e67ab0fcff41db4">SPIC_TypeDef::TXFLR</a></div><div class="ttdeci">__IO uint32_t TXFLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3723</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a153b43b22b31ef8a4ef5abd7ac40d100"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a153b43b22b31ef8a4ef5abd7ac40d100">GDMA_TypeDef::MASK_TFR</a></div><div class="ttdeci">__IO uint32_t MASK_TFR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:796</div></div>
<div class="ttc" id="struct_t_i_m___channels_type_def_html_a1aa2d5d539e809e3bdcc32a5cdaa5bf3"><div class="ttname"><a href="struct_t_i_m___channels_type_def.html#a1aa2d5d539e809e3bdcc32a5cdaa5bf3">TIM_ChannelsTypeDef::TimersEOI</a></div><div class="ttdeci">__I uint32_t TimersEOI</div><div class="ttdef"><b>Definition:</b> rtl876x.h:762</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab5394e3910d353437eba9b2e25f10857"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab5394e3910d353437eba9b2e25f10857">SYS_BLKCTRL_TypeDef::r_flash1_div_en</a></div><div class="ttdeci">__IO uint32_t r_flash1_div_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2149</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___functions_html_ga63c9bc2afbbe1e6dce74376515060f3f"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___functions.html#ga63c9bc2afbbe1e6dce74376515060f3f">btaon_fast_write</a></div><div class="ttdeci">void btaon_fast_write(uint16_t offset, uint16_t data)</div><div class="ttdoc">Write data to aon register. </div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html_a768c59ebf25fcd86bf2d2f5666b8d65c"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html#a768c59ebf25fcd86bf2d2f5666b8d65c">GDMA_ChannelTypeDef::RSVD4</a></div><div class="ttdeci">uint32_t RSVD4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:855</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o4_x___t_y_p_e_html_a107c10f75e3772d97dd0fbd0457305f0"><div class="ttname"><a href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#a107c10f75e3772d97dd0fbd0457305f0">_TAB_AUTO4X_TYPE::AUTO_SW_SWR_AUDIO_PFMPOS_PON_OVER</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_AUDIO_PFMPOS_PON_OVER</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4242</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a992c829d4475d4889c43fcdc6e25d24b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a992c829d4475d4889c43fcdc6e25d24b">SYS_BLKCTRL_TypeDef::r_clk_timer_f1m_en</a></div><div class="ttdeci">__IO uint32_t r_clk_timer_f1m_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3017</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad5d5a72d6c87f18df0c032ae616d32d7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad5d5a72d6c87f18df0c032ae616d32d7">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_FLASH2_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_FLASH2_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1645</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a00ec75263eef7049a324aaaebdd7408f"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a00ec75263eef7049a324aaaebdd7408f">SPIC_TypeDef::USER_LENGTH</a></div><div class="ttdeci">__IO uint32_t USER_LENGTH</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3760</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac46eab48212473d2af32a9cd16a0e734"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac46eab48212473d2af32a9cd16a0e734">SYS_BLKCTRL_TypeDef::BIT_PERI_RSA_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_RSA_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1402</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_aa2635657edff625b0baafb6963e8d015"><div class="ttname"><a href="struct_i2_c___type_def.html#aa2635657edff625b0baafb6963e8d015">I2C_TypeDef::IC_RXFLR</a></div><div class="ttdeci">__I uint32_t IC_RXFLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:693</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8f7a97cd51ce51e86e4d3c59ddd68d03"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8f7a97cd51ce51e86e4d3c59ddd68d03">SYS_BLKCTRL_TypeDef::BIT_CKE_COM_RAM</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_COM_RAM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1575</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a56fee22553a4e5d84e7675dad79af4cf"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56fee22553a4e5d84e7675dad79af4cf">SYS_BLKCTRL_TypeDef::BIT_SOC_LOG_UART_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_LOG_UART_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1323</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_ac2d26434ae698f6e50e1f96367bf3d94"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#ac2d26434ae698f6e50e1f96367bf3d94">SPIC_TypeDef::READ_FAST_SINGLE</a></div><div class="ttdeci">__IO uint32_t READ_FAST_SINGLE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3746</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a932744f06dff844f5da72bf2c642d7b7"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a932744f06dff844f5da72bf2c642d7b7">GPIO_TypeDef::INTPOLARITY</a></div><div class="ttdeci">__IO uint32_t INTPOLARITY</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3638</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a3b540c2ecd84274600838c397c40367b"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a3b540c2ecd84274600838c397c40367b">GDMA_TypeDef::RSVD191</a></div><div class="ttdeci">uint32_t RSVD191</div><div class="ttdef"><b>Definition:</b> rtl876x.h:818</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab3e32e0798214445ca3ab78c2ba2c024"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab3e32e0798214445ca3ab78c2ba2c024">SYS_BLKCTRL_TypeDef::REG_PERION_0x3F4</a></div><div class="ttdeci">__IO uint32_t REG_PERION_0x3F4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3287</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8838a8d6ad1d744bd806220407bb1983"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8838a8d6ad1d744bd806220407bb1983">SYS_BLKCTRL_TypeDef::iso_int_out_en</a></div><div class="ttdeci">__IO uint32_t iso_int_out_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2845</div></div>
<div class="ttc" id="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def_html_abc7b3783a455256f84885b4c953b5488"><div class="ttname"><a href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#abc7b3783a455256f84885b4c953b5488">OTP_RANG_PROTECT_TypeDef::RSVD</a></div><div class="ttdeci">__I uint32_t RSVD</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3372</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aaa4839f1a5ea9705303a3b985a6cae67"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaa4839f1a5ea9705303a3b985a6cae67">SYS_BLKCTRL_TypeDef::REG_PERION_DUMMY_12</a></div><div class="ttdeci">__IO uint32_t REG_PERION_DUMMY_12</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2085</div></div>
<div class="ttc" id="struct_p_e_r_i___i_n_t___type_def_html_a0b3f4c41f87ca52c3b6bca0bafa0df6b"><div class="ttname"><a href="struct_p_e_r_i___i_n_t___type_def.html#a0b3f4c41f87ca52c3b6bca0bafa0df6b">PERI_INT_TypeDef::STATUS</a></div><div class="ttdeci">__IO uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3341</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac01f3775dab0b52a3302f6ce6fcb1cd9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac01f3775dab0b52a3302f6ce6fcb1cd9">SYS_BLKCTRL_TypeDef::CORE_VREFPFM_H_6</a></div><div class="ttdeci">__IO uint32_t CORE_VREFPFM_H_6</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3201</div></div>
<div class="ttc" id="struct_c_a_c_h_e___type_def_html_a19a2316453b669e336d534df8a842ac5"><div class="ttname"><a href="struct_c_a_c_h_e___type_def.html#a19a2316453b669e336d534df8a842ac5">CACHE_TypeDef::CACHE_ENABLE</a></div><div class="ttdeci">__IO uint32_t CACHE_ENABLE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3697</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad53d12fafa326adbea205462a48dc95b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad53d12fafa326adbea205462a48dc95b">SYS_BLKCTRL_TypeDef::REG_PERION_REG_PERI_GTIMER_CLK_SRC0</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_PERI_GTIMER_CLK_SRC0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3004</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_ac4a7fd303abed73d838fbf4d71265fc9"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#ac4a7fd303abed73d838fbf4d71265fc9">SPIC_TypeDef::RXOICR</a></div><div class="ttdeci">__IO uint32_t RXOICR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3730</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a28b0588f86e73869a7a5613fbe0677aa"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a28b0588f86e73869a7a5613fbe0677aa">SYS_BLKCTRL_TypeDef::bzdma_autoslow_eco_disable</a></div><div class="ttdeci">__IO uint32_t bzdma_autoslow_eco_disable</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1168</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a43aaf588996da88179caeb4737b9ead0"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a43aaf588996da88179caeb4737b9ead0">SoC_VENDOR_REG_TypeDef::utmi_suspend_n</a></div><div class="ttdeci">__IO uint32_t utmi_suspend_n</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3494</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8b29bd29bcea8d71c76bb1c359803b5e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8b29bd29bcea8d71c76bb1c359803b5e">SYS_BLKCTRL_TypeDef::BIT_SOC_BTBUS_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_BTBUS_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1317</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_a982bb8011be2ffc1dd0d4379012b816e"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#a982bb8011be2ffc1dd0d4379012b816e">UART_TypeDef::LCR</a></div><div class="ttdeci">__IO uint32_t LCR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:457</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a830b8c8fd2e1b895e84279884bc238fc"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a830b8c8fd2e1b895e84279884bc238fc">SoC_VENDOR_REG_TypeDef::HW_ASRC_ISR1</a></div><div class="ttdeci">__IO uint32_t HW_ASRC_ISR1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3479</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_af5a7e1d72f469c7575c64560666f7567"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#af5a7e1d72f469c7575c64560666f7567">GDMA_TypeDef::RSVD26</a></div><div class="ttdeci">uint32_t RSVD26</div><div class="ttdef"><b>Definition:</b> rtl876x.h:834</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083aaa6029fc5b60dd418567194c5190eb4e"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aaa6029fc5b60dd418567194c5190eb4e">TIM11_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:163</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a0cece602a362bcab75cc682aff283bc9"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a0cece602a362bcab75cc682aff283bc9">SDIO_TypeDef::BLK_SIZE</a></div><div class="ttdeci">__IO uint16_t BLK_SIZE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:611</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_af20df5c223f8941b65da2c042dbcd1db"><div class="ttname"><a href="struct_s_p_i___type_def.html#af20df5c223f8941b65da2c042dbcd1db">SPI_TypeDef::FAEICR</a></div><div class="ttdeci">__I uint32_t FAEICR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:593</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afaa3ac9efa4441f6fcb592f8a19b423e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afaa3ac9efa4441f6fcb592f8a19b423e">SYS_BLKCTRL_TypeDef::REG_PERION_DUMMY_7</a></div><div class="ttdeci">__IO uint32_t REG_PERION_DUMMY_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2028</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9cd01b736ba43fbd0010bcd83ac466de"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9cd01b736ba43fbd0010bcd83ac466de">SYS_BLKCTRL_TypeDef::r_PON_DLYSEL_SPIM3</a></div><div class="ttdeci">__IO uint32_t r_PON_DLYSEL_SPIM3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2633</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad9bb21a4feb70a8025c4012962f5eaab"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad9bb21a4feb70a8025c4012962f5eaab">SYS_BLKCTRL_TypeDef::BIT_CKE_ECC_EN</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_ECC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1437</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a00c918b1fb5768041e80db49c18bf6a2"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a00c918b1fb5768041e80db49c18bf6a2">GPIO_B_0to7_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:136</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_af6aca2bbd40c0fb6df7c3aebe224a360"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#af6aca2bbd40c0fb6df7c3aebe224a360">SPIC_TypeDef::SR</a></div><div class="ttdeci">__IO uint32_t SR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3725</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a515b15d24ef07a4a8c7ddcf5620e79fe"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a515b15d24ef07a4a8c7ddcf5620e79fe">SoC_VENDOR_REG_TypeDef::wdt_to</a></div><div class="ttdeci">__IO uint32_t wdt_to</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3423</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a143d24c4b70b35e43cb4393c14c97ae0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a143d24c4b70b35e43cb4393c14c97ae0">SYS_BLKCTRL_TypeDef::r_EN_XTAL_AAC_TRIG</a></div><div class="ttdeci">__IO uint32_t r_EN_XTAL_AAC_TRIG</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2726</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a188ce125cbfdae9a544c17a69bb71ef4"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a188ce125cbfdae9a544c17a69bb71ef4">SPORT0_RX_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:204</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a08f4b0a238844cbce95802ec6a502a56"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a08f4b0a238844cbce95802ec6a502a56">SPIC_TypeDef::READ_DUAL_ADDR_DATA</a></div><div class="ttdeci">__IO uint32_t READ_DUAL_ADDR_DATA</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3748</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html_a1436bc1c924bfe9b2604737845e9a980"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html#a1436bc1c924bfe9b2604737845e9a980">GDMA_ChannelTypeDef::SSTAT</a></div><div class="ttdeci">__IO uint32_t SSTAT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:854</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o3_x___t_y_p_e_html"><div class="ttname"><a href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html">_TAB_AUTO3X_TYPE</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:4204</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_adc333cc6dc7b5422b57e37cf1bf238d6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adc333cc6dc7b5422b57e37cf1bf238d6">SYS_BLKCTRL_TypeDef::CORE_ENEAIqX2_H_5</a></div><div class="ttdeci">__IO uint32_t CORE_ENEAIqX2_H_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2535</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae2c2f67fb5a9bab23eb923ae7f4874f5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae2c2f67fb5a9bab23eb923ae7f4874f5">SYS_BLKCTRL_TypeDef::r_psram_div_sel</a></div><div class="ttdeci">__IO uint32_t r_psram_div_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2185</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abceb048684d82a389beea9d46b6fa16e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abceb048684d82a389beea9d46b6fa16e">SYS_BLKCTRL_TypeDef::dss_ir_ready</a></div><div class="ttdeci">__I uint32_t dss_ir_ready</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1990</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a54aed6c80813feb7e2904ba82805948e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a54aed6c80813feb7e2904ba82805948e">SYS_BLKCTRL_TypeDef::RESERVED_2</a></div><div class="ttdeci">__IO uint32_t RESERVED_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1273</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a69a8fd51cb969e4cc8a67add94f98ec2"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a69a8fd51cb969e4cc8a67add94f98ec2">SPIC_TypeDef::TX_NDF</a></div><div class="ttdeci">__IO uint32_t TX_NDF</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3766</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7475370fddb0e7c6477a2faeb7b2985e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7475370fddb0e7c6477a2faeb7b2985e">SYS_BLKCTRL_TypeDef::REG_PERION_DUMMY_10</a></div><div class="ttdeci">__IO uint32_t REG_PERION_DUMMY_10</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2043</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_ad7d654ade328fd10a705ec94712e7c17"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#ad7d654ade328fd10a705ec94712e7c17">SDIO_TypeDef::RSP0</a></div><div class="ttdeci">__I uint32_t RSP0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:616</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac7e07a9de7b63f427a752eb4e33181cc"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac7e07a9de7b63f427a752eb4e33181cc">SYS_BLKCTRL_TypeDef::r_swr_ss_lut_3</a></div><div class="ttdeci">__IO uint32_t r_swr_ss_lut_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3228</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a86996cbd9ad64f98f2ae2aea86b98dc0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a86996cbd9ad64f98f2ae2aea86b98dc0">SYS_BLKCTRL_TypeDef::BIT_CKE_CORDIC</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_CORDIC</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1546</div></div>
<div class="ttc" id="struct_i_r___type_def_html_a79306403503cb304fa07e09aecf3de32"><div class="ttname"><a href="struct_i_r___type_def.html#a79306403503cb304fa07e09aecf3de32">IR_TypeDef::TX_SR</a></div><div class="ttdeci">__IO uint32_t TX_SR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:551</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7874723d96ba65b60e8b8bebe1c8c47e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7874723d96ba65b60e8b8bebe1c8c47e">SYS_BLKCTRL_TypeDef::REG_PERION_REG_SOC_AUDIO_CLK_CTRL_A</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_SOC_AUDIO_CLK_CTRL_A</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1485</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aea5fb32f9c1b85fc432bdb2fb5ea721d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aea5fb32f9c1b85fc432bdb2fb5ea721d">SYS_BLKCTRL_TypeDef::REG_PERION_REG_PESOC_CLK_CTRL</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_PESOC_CLK_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1542</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_abe1798e9650580ba835f69e5f9a87c63"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#abe1798e9650580ba835f69e5f9a87c63">SoC_VENDOR_REG_TypeDef::MBIAS_ADP_DET_L</a></div><div class="ttdeci">__IO uint32_t MBIAS_ADP_DET_L</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3478</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_ab3258ba3f47a2446435debef8ea72836"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#ab3258ba3f47a2446435debef8ea72836">UART_TypeDef::STSR</a></div><div class="ttdeci">__IO uint32_t STSR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:462</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a4b5fa4fa09b3119bb0f1fdd49707ec09"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4b5fa4fa09b3119bb0f1fdd49707ec09">GDMA0_Channel11_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:119</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af7f53aa5a74549fa96a9ad1838d652f8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af7f53aa5a74549fa96a9ad1838d652f8">SYS_BLKCTRL_TypeDef::r_usb_clk_src_sel</a></div><div class="ttdeci">__IO uint32_t r_usb_clk_src_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2846</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a726cb439e00e711214e5e31a324c840c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a726cb439e00e711214e5e31a324c840c">SYS_BLKCTRL_TypeDef::BIT_CKE_DSP2_WDT</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_DSP2_WDT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1631</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_a945ea0c16c27429b106b04f96d775cdd"><div class="ttname"><a href="struct_r_x_i300___typedef.html#a945ea0c16c27429b106b04f96d775cdd">RXI300_Typedef::ERR_Lock</a></div><div class="ttdeci">__I uint32_t ERR_Lock</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4104</div></div>
<div class="ttc" id="struct_p_s_r_a_m_c___type_def_html_af6225cb8f4938f98204d11afaffd41c9"><div class="ttname"><a href="struct_p_s_r_a_m_c___type_def.html#af6225cb8f4938f98204d11afaffd41c9">PSRAMC_TypeDef::DCR</a></div><div class="ttdeci">__IO uint32_t DCR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3778</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a180ff5b7685d2a3b1b96adfb9aed87bb"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a180ff5b7685d2a3b1b96adfb9aed87bb">SYS_BLKCTRL_TypeDef::r_PON_SPI2_H2S_BRG_EN</a></div><div class="ttdeci">__IO uint32_t r_PON_SPI2_H2S_BRG_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2607</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a1ad818ca808cbbf83843205ec8e51b7a"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1ad818ca808cbbf83843205ec8e51b7a">SPORT2_RX_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:198</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1990ca6516f9fba576261a0c3eaba62f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1990ca6516f9fba576261a0c3eaba62f">SYS_BLKCTRL_TypeDef::REG_PERION_SWR_SS_LUT_5</a></div><div class="ttdeci">__IO uint32_t REG_PERION_SWR_SS_LUT_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3249</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7a46a4f1da2a441cb8a198d12ee4fa88"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7a46a4f1da2a441cb8a198d12ee4fa88">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_QDECODE_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_QDECODE_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1697</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af2687b1e89a4b14ffeb071498c6eded6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af2687b1e89a4b14ffeb071498c6eded6">SYS_BLKCTRL_TypeDef::BIT_PERI_DSP_BUS_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_DSP_BUS_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1393</div></div>
<div class="ttc" id="struct_peri___clock_gate___type_def_html_ac5fec6bc7b7dbd56a1bf1d1c5b431af3"><div class="ttname"><a href="struct_peri___clock_gate___type_def.html#ac5fec6bc7b7dbd56a1bf1d1c5b431af3">Peri_ClockGate_TypeDef::TIM_EVT_CTRL</a></div><div class="ttdeci">__IO uint32_t TIM_EVT_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3684</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_ae53e8584501160bfd70aad706f650ca5"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#ae53e8584501160bfd70aad706f650ca5">RTC_LED_TypeDef::S_LED_CH1_P7_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH1_P7_CR</div><div class="ttdoc">0x50 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1022</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_ae3a4860161c4d47270690b6088301931"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#ae3a4860161c4d47270690b6088301931">RTC_LED_TypeDef::S_LED_CH2_P7_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH2_P7_CR</div><div class="ttdoc">0x80 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1036</div></div>
<div class="ttc" id="group__x3d___r_t_l876x___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group__x3d___r_t_l876x___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition:</b> rtl876x.h:308</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___functions_html_ga15aa0855b37b44989d4dabd8ac365636"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___functions.html#ga15aa0855b37b44989d4dabd8ac365636">btaon_fast_write_safe_8b</a></div><div class="ttdeci">void btaon_fast_write_safe_8b(uint16_t offset, uint8_t data)</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o3_x___t_y_p_e_html_ac43e403b0560cfaebe417ba681c71739"><div class="ttname"><a href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#ac43e403b0560cfaebe417ba681c71739">_TAB_AUTO3X_TYPE::AUTO_SW_SWR_CORE_EN_PFM_FORCE_OFF_TO_ZCD1</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_EN_PFM_FORCE_OFF_TO_ZCD1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4224</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o4_x___t_y_p_e_html_a0be41e0259a1df88262dadfa5873a5e5"><div class="ttname"><a href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#a0be41e0259a1df88262dadfa5873a5e5">_TAB_AUTO4X_TYPE::AUTO_SW_SWR_AUDIO_PFM300to600K_EN_VDROP_DET</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_AUDIO_PFM300to600K_EN_VDROP_DET</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4240</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3ccdf3e897cb5486c682997eae91d47b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3ccdf3e897cb5486c682997eae91d47b">SYS_BLKCTRL_TypeDef::r_mcu_clk_dsp_timer_32k_en</a></div><div class="ttdeci">__IO uint32_t r_mcu_clk_dsp_timer_32k_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3052</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a82de2ce444306d5b86c790f2d9ab29c0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a82de2ce444306d5b86c790f2d9ab29c0">SYS_BLKCTRL_TypeDef::REG_PERION_PON_GPIOC_DBNC_CTRL</a></div><div class="ttdeci">__IO uint32_t REG_PERION_PON_GPIOC_DBNC_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2934</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a53cadc1e164ec85d0ea4cd143608e8e1">TIM7_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:128</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a905a86ef2a337f30456dfce059a609f8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a905a86ef2a337f30456dfce059a609f8">SYS_BLKCTRL_TypeDef::r_btaon_acc_no_block</a></div><div class="ttdeci">__IO uint32_t r_btaon_acc_no_block</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1162</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aca93a48a11f4681b103122ad87003617"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aca93a48a11f4681b103122ad87003617">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_GPIOC_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_GPIOC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1754</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae645d6d55460193d5b1ca7a122f13e20"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae645d6d55460193d5b1ca7a122f13e20">SYS_BLKCTRL_TypeDef::REG_PERION_CORE_SWR_PAR_TAB_0</a></div><div class="ttdeci">__IO uint32_t REG_PERION_CORE_SWR_PAR_TAB_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2371</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1ac8c13112eb419fc28ec2bc8fb79862"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1ac8c13112eb419fc28ec2bc8fb79862">SYS_BLKCTRL_TypeDef::BIT_PERI_GT0_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GT0_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3019</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6dbff8f8543325f3474cbae2446776e7">SysTick_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:82</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a449bc6b66362e331d4e457a88e5453cf"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a449bc6b66362e331d4e457a88e5453cf">SYS_BLKCTRL_TypeDef::BIT_PERI_DSP_SYS_RAM_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_DSP_SYS_RAM_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1392</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a07d4e63efcbde252c667e64a8d818aa9"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a07d4e63efcbde252c667e64a8d818aa9">SDIO_TypeDef::ARG</a></div><div class="ttdeci">__IO uint32_t ARG</div><div class="ttdef"><b>Definition:</b> rtl876x.h:613</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8e033fcef7aed98a31c60a7de206722c">DebugMonitor_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:80</div></div>
<div class="ttc" id="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def_html"><div class="ttname"><a href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html">PHERIPHERIAL_TypeDef</a></div><div class="ttdoc">Peripheral Structure. (Peripheral) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:3319</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a6037cc1d9b95c78d3e03ac2383aeefff"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a6037cc1d9b95c78d3e03ac2383aeefff">GDMA_TypeDef::CLEAR_DST_TRAN</a></div><div class="ttdeci">__O uint32_t CLEAR_DST_TRAN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:813</div></div>
<div class="ttc" id="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t___c_o_n_t_r_o_l_html"><div class="ttname"><a href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t___c_o_n_t_r_o_l.html">BTAON_FAST_RTC_AON_WDT_CONTROL</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:982</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o2_x___t_y_p_e_html_add32cb5139981be2e1aa3600ad2198e8"><div class="ttname"><a href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html#add32cb5139981be2e1aa3600ad2198e8">_TAB_AUTO2X_TYPE::AUTO_SW_SWR_CORE_PFM300to600K2_TUNE_PFM_COMP_SAMPLE_CYC</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_PFM300to600K2_TUNE_PFM_COMP_SAMPLE_CYC</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4198</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a583dc784c345792abc18cdf8489762ad"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a583dc784c345792abc18cdf8489762ad">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCKE_DSP2</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCKE_DSP2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1712</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a400ebb21a7745cc024ce28bc952ccf91"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a400ebb21a7745cc024ce28bc952ccf91">SYS_BLKCTRL_TypeDef::REG_PERION_DUMMY_16</a></div><div class="ttdeci">__IO uint32_t REG_PERION_DUMMY_16</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2105</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3c7dd7fdd20195f2595597386c1f32e6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3c7dd7fdd20195f2595597386c1f32e6">SYS_BLKCTRL_TypeDef::otp_reg_flag_key4_not_burned</a></div><div class="ttdeci">__I uint32_t otp_reg_flag_key4_not_burned</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3112</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a376c185c1c3117c88a7a2bb162b8e294"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a376c185c1c3117c88a7a2bb162b8e294">SYS_BLKCTRL_TypeDef::r_nna_mux_clk_cg_en</a></div><div class="ttdeci">__IO uint32_t r_nna_mux_clk_cg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2221</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a14f9d41f11ebf1634848df3c505a5a1f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a14f9d41f11ebf1634848df3c505a5a1f">SYS_BLKCTRL_TypeDef::r_PON_SPI0_H2S_BRG_EN</a></div><div class="ttdeci">__IO uint32_t r_PON_SPI0_H2S_BRG_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2611</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a91e512ebc940de7e12d3952b58df4ed5"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a91e512ebc940de7e12d3952b58df4ed5">SoC_VENDOR_REG_TypeDef::MBIAS_MBF_DET_L</a></div><div class="ttdeci">__IO uint32_t MBIAS_MBF_DET_L</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3474</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad4722db2dacf9548bc849a64bafd7ea8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad4722db2dacf9548bc849a64bafd7ea8">SYS_BLKCTRL_TypeDef::REG_PERION_REG_PERION_0x3FC</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_PERION_0x3FC</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3299</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab48fd6a73e8b0a92da51ddd40e43c4dc"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab48fd6a73e8b0a92da51ddd40e43c4dc">SYS_BLKCTRL_TypeDef::REG_PERION_REG_0x0240</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_0x0240</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1751</div></div>
<div class="ttc" id="struct_t_i_m___channels_type_def_html_ad44415fb1152a704bc0484894e7fc7b1"><div class="ttname"><a href="struct_t_i_m___channels_type_def.html#ad44415fb1152a704bc0484894e7fc7b1">TIM_ChannelsTypeDef::TimersRawIntStatus</a></div><div class="ttdeci">__I uint32_t TimersRawIntStatus</div><div class="ttdef"><b>Definition:</b> rtl876x.h:763</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html_ab01450109538c893e09102dfb9776895"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html#ab01450109538c893e09102dfb9776895">GDMA_ChannelTypeDef::CFG_HIGH</a></div><div class="ttdeci">__IO uint32_t CFG_HIGH</div><div class="ttdef"><b>Definition:</b> rtl876x.h:863</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a082219a924d748e9c6092582aec06226"><div class="ttname"><a href="struct_s_p_i___type_def.html#a082219a924d748e9c6092582aec06226">SPI_TypeDef::DMACR</a></div><div class="ttdeci">__IO uint32_t DMACR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:595</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a71adcf03cdfcc5242be91595c4c98e15"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a71adcf03cdfcc5242be91595c4c98e15">SYS_BLKCTRL_TypeDef::REG_PERION_DUMMY_20</a></div><div class="ttdeci">__IO uint32_t REG_PERION_DUMMY_20</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2580</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_ad3a250824a46c9ef849a5f330b7eaa2f"><div class="ttname"><a href="struct_i2_c___type_def.html#ad3a250824a46c9ef849a5f330b7eaa2f">I2C_TypeDef::IC_CLR_TX_ABRT</a></div><div class="ttdeci">__I uint32_t IC_CLR_TX_ABRT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:684</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a8c7ec3c5b69c3281318457e87f00636a"><div class="ttname"><a href="struct_r_t_c___type_def.html#a8c7ec3c5b69c3281318457e87f00636a">RTC_TypeDef::PRESCALE_CMP</a></div><div class="ttdeci">__IO uint32_t PRESCALE_CMP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:919</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083aa853674b1d857bdc362116aee03b9990"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa853674b1d857bdc362116aee03b9990">BTMAC_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:86</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1b60c2226d077f73dd2fe31b37b24207"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1b60c2226d077f73dd2fe31b37b24207">SYS_BLKCTRL_TypeDef::r_cpu_low_rate_valid_num1</a></div><div class="ttdeci">__IO uint32_t r_cpu_low_rate_valid_num1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1878</div></div>
<div class="ttc" id="struct_p_f___r_t_c___type_def_html_a58e2c820c768bbc57fcb85a02d0073cd"><div class="ttname"><a href="struct_p_f___r_t_c___type_def.html#a58e2c820c768bbc57fcb85a02d0073cd">PF_RTC_TypeDef::INT_CLR</a></div><div class="ttdeci">__IO uint32_t INT_CLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:932</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7328ab216d8e3eb87dab51c95bab61ba"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7328ab216d8e3eb87dab51c95bab61ba">SYS_BLKCTRL_TypeDef::BIT_PERI_I2C1_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_I2C1_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2973</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2f521b811577c5e897447a2ae4be569e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2f521b811577c5e897447a2ae4be569e">SYS_BLKCTRL_TypeDef::r_fetch_sclk_phase_2</a></div><div class="ttdeci">__IO uint32_t r_fetch_sclk_phase_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2262</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a19cf79827541ba1a1a446af7b28eef74"><div class="ttname"><a href="struct_i2_c___type_def.html#a19cf79827541ba1a1a446af7b28eef74">I2C_TypeDef::IC_HS_MADDR</a></div><div class="ttdeci">__IO uint32_t IC_HS_MADDR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:666</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4db51a166ea5ee1edea49f364ff7a135"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4db51a166ea5ee1edea49f364ff7a135">SYS_BLKCTRL_TypeDef::r_40m_clk_src_sel_1</a></div><div class="ttdeci">__IO uint32_t r_40m_clk_src_sel_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1279</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a904512ec3320c52741c9af278255da4f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a904512ec3320c52741c9af278255da4f">SYS_BLKCTRL_TypeDef::otp_reg_flag_key2_sanity_pass</a></div><div class="ttdeci">__I uint32_t otp_reg_flag_key2_sanity_pass</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3109</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6f51f36b716e4f7037dfe89c2e2bb96f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6f51f36b716e4f7037dfe89c2e2bb96f">SYS_BLKCTRL_TypeDef::CORE_SWRCORE_ENDH</a></div><div class="ttdeci">__IO uint32_t CORE_SWRCORE_ENDH</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2375</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8a03d5c8b182b50100d555c607617151"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8a03d5c8b182b50100d555c607617151">SYS_BLKCTRL_TypeDef::r_cpu_auto_slow_filter1_en</a></div><div class="ttdeci">__IO uint32_t r_cpu_auto_slow_filter1_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1880</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_a5e520166185ec1a4476af8d438bc5abf"><div class="ttname"><a href="struct_r_x_i300___typedef.html#a5e520166185ec1a4476af8d438bc5abf">RXI300_Typedef::ERR_BSTINDEX</a></div><div class="ttdeci">__I uint32_t ERR_BSTINDEX</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4091</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a44c99cfc4320a83791c763949454d57c"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a44c99cfc4320a83791c763949454d57c">RTC_LED_TypeDef::S_LED_CH1_P6_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH1_P6_CR</div><div class="ttdoc">0x4C </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1021</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a850c55c27f32b6c924cee4fe6d2e8503"><div class="ttname"><a href="struct_s_p_i___type_def.html#a850c55c27f32b6c924cee4fe6d2e8503">SPI_TypeDef::RSVD_0C</a></div><div class="ttdeci">__IO uint32_t RSVD_0C</div><div class="ttdef"><b>Definition:</b> rtl876x.h:579</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac03a90d0fe8c9412e958a8ad1177886d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac03a90d0fe8c9412e958a8ad1177886d">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_UART2_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_UART2_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1555</div></div>
<div class="ttc" id="struct_s_p_i3_w_i_r_e___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_s_p_i3_w_i_r_e___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">SPI3WIRE_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:529</div></div>
<div class="ttc" id="struct_c_a_c_h_e___type_def_html_a7961483814a8cae8f52cd0635e091146"><div class="ttname"><a href="struct_c_a_c_h_e___type_def.html#a7961483814a8cae8f52cd0635e091146">CACHE_TypeDef::FLUSH</a></div><div class="ttdeci">__IO uint32_t FLUSH</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3698</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_ac69cff48385d26ca93313778de91491d"><div class="ttname"><a href="struct_r_x_i300___typedef.html#ac69cff48385d26ca93313778de91491d">RXI300_Typedef::IMPL_Y</a></div><div class="ttdeci">__I uint32_t IMPL_Y</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4076</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a31dc085ca4cc5cfa29ea3785d480d2fa"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a31dc085ca4cc5cfa29ea3785d480d2fa">SYS_BLKCTRL_TypeDef::r_swr_ss_config</a></div><div class="ttdeci">__IO uint32_t r_swr_ss_config</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2696</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a8fe50f18067c0ecfea3157c1720a671f"><div class="ttname"><a href="struct_r_t_c___type_def.html#a8fe50f18067c0ecfea3157c1720a671f">RTC_TypeDef::CR0</a></div><div class="ttdeci">__IO uint32_t CR0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:905</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_adbf4ba00fe548985fbbd13169713c41b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adbf4ba00fe548985fbbd13169713c41b">SYS_BLKCTRL_TypeDef::r_FLASH_CLK_SRC_EN</a></div><div class="ttdeci">__IO uint32_t r_FLASH_CLK_SRC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1267</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac02b717bf8186320fb6563602d966a61"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac02b717bf8186320fb6563602d966a61">SYS_BLKCTRL_TypeDef::otp_reg_w1o_wp_all</a></div><div class="ttdeci">__IO uint32_t otp_reg_w1o_wp_all</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3104</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a18a79d3b203707268e710b78bfcf847b"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a18a79d3b203707268e710b78bfcf847b">GDMA_TypeDef::ChEnReg</a></div><div class="ttdeci">__IO uint32_t ChEnReg</div><div class="ttdef"><b>Definition:</b> rtl876x.h:835</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a4046644c2a67eba322676e0507203479"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a4046644c2a67eba322676e0507203479">SoC_VENDOR_REG_TypeDef::MBIAS_VBAT_DET_L</a></div><div class="ttdeci">__IO uint32_t MBIAS_VBAT_DET_L</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3477</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5a40ac6dc93a433640b710a63b44ae3c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5a40ac6dc93a433640b710a63b44ae3c">SYS_BLKCTRL_TypeDef::r_FEN_NNA</a></div><div class="ttdeci">__IO uint32_t r_FEN_NNA</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2224</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2d2dbc637c2e10cc69cf0d476dd5efca"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2d2dbc637c2e10cc69cf0d476dd5efca">SYS_BLKCTRL_TypeDef::CORE_SWRCORE_MPSZ</a></div><div class="ttdeci">__IO uint32_t CORE_SWRCORE_MPSZ</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2378</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o3_x___t_y_p_e_html_a134240bc6149d901e426171a82068094"><div class="ttname"><a href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a134240bc6149d901e426171a82068094">_TAB_AUTO3X_TYPE::d32</a></div><div class="ttdeci">uint32_t d32</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4206</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a0c39a60879641661939ff96923649391"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a0c39a60879641661939ff96923649391">GDMA_TypeDef::RSVD8</a></div><div class="ttdeci">uint32_t RSVD8</div><div class="ttdef"><b>Definition:</b> rtl876x.h:792</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a33a830c75dc9ea98ab59cb3259615c6a"><div class="ttname"><a href="struct_a_d_c___type_def.html#a33a830c75dc9ea98ab59cb3259615c6a">ADC_TypeDef::SCHTAB6</a></div><div class="ttdeci">__IO uint32_t SCHTAB6</div><div class="ttdoc">0x28 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:726</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1a398c04c4ce7e1e5f32d85e3880e931"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1a398c04c4ce7e1e5f32d85e3880e931">SYS_BLKCTRL_TypeDef::CORE_VREFPFM_H_4</a></div><div class="ttdeci">__IO uint32_t CORE_VREFPFM_H_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3197</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o2_x___t_y_p_e_html_a46297cdc0b7c8e7c5e1f1763abcd90de"><div class="ttname"><a href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html#a46297cdc0b7c8e7c5e1f1763abcd90de">_TAB_AUTO2X_TYPE::AUTO_SW_SWR_CORE_PFM300to600K2_TUNE_CCOT_FORCE</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_PFM300to600K2_TUNE_CCOT_FORCE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4197</div></div>
<div class="ttc" id="struct_peri___clock_gate___type_def_html_a1d2ea992c084453978887b37c43b83d9"><div class="ttname"><a href="struct_peri___clock_gate___type_def.html#a1d2ea992c084453978887b37c43b83d9">Peri_ClockGate_TypeDef::PWM0_CTRL_L</a></div><div class="ttdeci">__IO uint32_t PWM0_CTRL_L</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3676</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a76d05963226d5d650ce93fc768f6eb23"><div class="ttname"><a href="struct_i2_c___type_def.html#a76d05963226d5d650ce93fc768f6eb23">I2C_TypeDef::IC_DATA_CMD</a></div><div class="ttdeci">__IO uint32_t IC_DATA_CMD</div><div class="ttdef"><b>Definition:</b> rtl876x.h:667</div></div>
<div class="ttc" id="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def_html_a792cf0c8d6bc2a9ac97663345263b79d"><div class="ttname"><a href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#a792cf0c8d6bc2a9ac97663345263b79d">OTP_RANG_PROTECT_TypeDef::reg_otp_wp_end_addr</a></div><div class="ttdeci">__IO uint32_t reg_otp_wp_end_addr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3383</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html_a2b1944623ffdb6a39c87f7e6c56bed85"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html#a2b1944623ffdb6a39c87f7e6c56bed85">GDMA_ChannelTypeDef::RSVD2</a></div><div class="ttdeci">uint32_t RSVD2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:851</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2d66577368e20bd9f6f8808e46e31228"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2d66577368e20bd9f6f8808e46e31228">SYS_BLKCTRL_TypeDef::r_cpu_slow_en</a></div><div class="ttdeci">__IO uint32_t r_cpu_slow_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1110</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a30bbe3f2be68f346eac962be5eaf7f33"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a30bbe3f2be68f346eac962be5eaf7f33">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_FLASH_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_FLASH_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1553</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a2ebdd701d5464676d9e09d06c1181563"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a2ebdd701d5464676d9e09d06c1181563">RTC_LED_TypeDef::S_LED_CH1_P1_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH1_P1_CR</div><div class="ttdoc">0x38 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1016</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a67a764040fa86e9454cd94d3a14379bb"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a67a764040fa86e9454cd94d3a14379bb">GPIO_TypeDef::IDCODE</a></div><div class="ttdeci">__I uint32_t IDCODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3646</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a33db5cd63b1b438d4e4b86322c7813cd"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a33db5cd63b1b438d4e4b86322c7813cd">SYS_BLKCTRL_TypeDef::fw_ctrl_mode</a></div><div class="ttdeci">__IO uint32_t fw_ctrl_mode</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2348</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html_ac4495267e413f9eb2687fc982dc4660b"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html#ac4495267e413f9eb2687fc982dc4660b">GDMA_ChannelTypeDef::DSTATAR</a></div><div class="ttdeci">__IO uint32_t DSTATAR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:860</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o2_x___t_y_p_e_html_a134240bc6149d901e426171a82068094"><div class="ttname"><a href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html#a134240bc6149d901e426171a82068094">_TAB_AUTO2X_TYPE::d32</a></div><div class="ttdeci">uint32_t d32</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4192</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a825ed447265399af3ac8e20ed4a0ee9f"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a825ed447265399af3ac8e20ed4a0ee9f">SDIO_TypeDef::NORMAL_INTR_SIG_EN</a></div><div class="ttdeci">__IO uint16_t NORMAL_INTR_SIG_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:633</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083aa7a9e3a6dc5be0cc2f8bd4db9bb1b95d"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa7a9e3a6dc5be0cc2f8bd4db9bb1b95d">I2S0_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:90</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_a6faceacdd9393c8c3b4e5136f3b721dd"><div class="ttname"><a href="struct_r_x_i300___typedef.html#a6faceacdd9393c8c3b4e5136f3b721dd">RXI300_Typedef::ELR_i_ID</a></div><div class="ttdeci">__I uint32_t ELR_i_ID</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4109</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a000478c38309e77661fe61ce8c54fd9c"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a000478c38309e77661fe61ce8c54fd9c">dspdma_int_all_host_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:152</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a93bc7419acd4bf05586a5e8df3759d77"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a93bc7419acd4bf05586a5e8df3759d77">SYS_BLKCTRL_TypeDef::REG_PERION_REG_0x02D8</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_0x02D8</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2213</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a369b92b7c89d58d7df9c79aa4cf42987"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a369b92b7c89d58d7df9c79aa4cf42987">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_UART1_HCI_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_UART1_HCI_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1621</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_ab9aac10ba946687323fca5be2d0718ac"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ab9aac10ba946687323fca5be2d0718ac">SoC_VENDOR_REG_TypeDef::mcu_ram_err_int_en</a></div><div class="ttdeci">__IO uint32_t mcu_ram_err_int_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3576</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aea3649fa2cd0fdcdcdca808cbf189cf9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aea3649fa2cd0fdcdcdca808cbf189cf9">SYS_BLKCTRL_TypeDef::BIT_PERI_UART2_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_UART2_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1380</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1bc9e974cd5db18f9d5bd699316b2925"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1bc9e974cd5db18f9d5bd699316b2925">SYS_BLKCTRL_TypeDef::r_data_phase_sel</a></div><div class="ttdeci">__IO uint32_t r_data_phase_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2265</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9974df0b4dad6aff0916ab8bd49f1682"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9974df0b4dad6aff0916ab8bd49f1682">SYS_BLKCTRL_TypeDef::CORE_SWRCORE_MNSZ</a></div><div class="ttdeci">__IO uint32_t CORE_SWRCORE_MNSZ</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2377</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8172f3709b875490e110c9b20b2156ba"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8172f3709b875490e110c9b20b2156ba">SYS_BLKCTRL_TypeDef::r_cpu_auto_slow_opt1</a></div><div class="ttdeci">__IO uint32_t r_cpu_auto_slow_opt1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1170</div></div>
<div class="ttc" id="struct_i_r___type_def_html_a3207d9c46e33dd09f97ab6e01ad7c83e"><div class="ttname"><a href="struct_i_r___type_def.html#a3207d9c46e33dd09f97ab6e01ad7c83e">IR_TypeDef::RX_TIME</a></div><div class="ttdeci">__IO uint32_t RX_TIME</div><div class="ttdef"><b>Definition:</b> rtl876x.h:563</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html_a03a428b9768794844191fe61a3e27f87"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html#a03a428b9768794844191fe61a3e27f87">GDMA_ChannelTypeDef::SAR</a></div><div class="ttdeci">__IO uint32_t SAR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:846</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a6b2d8ba4bda417e649603614ee545879"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a6b2d8ba4bda417e649603614ee545879">SDIO_TypeDef::WAKEUP_CTRL</a></div><div class="ttdeci">__IO uint8_t WAKEUP_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:625</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a5487e9266bdb7c0fc41eef2eb6036b7b"><div class="ttname"><a href="struct_i2_c___type_def.html#a5487e9266bdb7c0fc41eef2eb6036b7b">I2C_TypeDef::IC_TAR</a></div><div class="ttdeci">__IO uint32_t IC_TAR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:664</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af5a566a16ce68fc26c8de1424ca4abbd"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af5a566a16ce68fc26c8de1424ca4abbd">SYS_BLKCTRL_TypeDef::REG_PERION_PSRAM_PHY_Control</a></div><div class="ttdeci">__IO uint32_t REG_PERION_PSRAM_PHY_Control</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2252</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a8c249cd9059939539d8a147a597fdbd0"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a8c249cd9059939539d8a147a597fdbd0">SoC_VENDOR_REG_TypeDef::sp1_intr_tx</a></div><div class="ttdeci">__IO uint32_t sp1_intr_tx</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3492</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_aa9992cba2d60589dd1d8f160809ade6d"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#aa9992cba2d60589dd1d8f160809ade6d">RTC_LED_TypeDef::S_LED_CH0_P2_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH0_P2_CR</div><div class="ttdoc">0x10 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1004</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a03119aa9f3d9e89098b4ab2da0b3f0d6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a03119aa9f3d9e89098b4ab2da0b3f0d6">SYS_BLKCTRL_TypeDef::r_nna_pll_src_sel_1</a></div><div class="ttdeci">__IO uint32_t r_nna_pll_src_sel_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2225</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7529aed61fd602d85d4ef7d37189667a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7529aed61fd602d85d4ef7d37189667a">SYS_BLKCTRL_TypeDef::RESERVED_0</a></div><div class="ttdeci">__IO uint32_t RESERVED_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1171</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a00d96745f125b99980edd61b97406cef"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a00d96745f125b99980edd61b97406cef">SYS_BLKCTRL_TypeDef::REG_PERION_efuse_protection</a></div><div class="ttdeci">__IO uint32_t REG_PERION_efuse_protection</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3121</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a873c816569ae1d72186e957628d1a02f"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a873c816569ae1d72186e957628d1a02f">GDMA_TypeDef::RSVD14</a></div><div class="ttdeci">uint32_t RSVD14</div><div class="ttdef"><b>Definition:</b> rtl876x.h:805</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083abb4ccd44e027230ff5102f0f7f84a804"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083abb4ccd44e027230ff5102f0f7f84a804">DSP_Event_2_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:144</div></div>
<div class="ttc" id="struct_s_p_i3_w_i_r_e___type_def_html_a26f1e746ccbf9c9f67e7c60e61085ec1"><div class="ttname"><a href="struct_s_p_i3_w_i_r_e___type_def.html#a26f1e746ccbf9c9f67e7c60e61085ec1">SPI3WIRE_TypeDef::CFGR</a></div><div class="ttdeci">__IO uint32_t CFGR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:528</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aff7c6116c6149cb7b50c0ac96870bd31"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aff7c6116c6149cb7b50c0ac96870bd31">SYS_BLKCTRL_TypeDef::BIT_PERI_SPI1_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_SPI1_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2975</div></div>
<div class="ttc" id="struct_i_r___type_def_html_af8970c784a73918e6e7c7dce4fd6fbef"><div class="ttname"><a href="struct_i_r___type_def.html#af8970c784a73918e6e7c7dce4fd6fbef">IR_TypeDef::RESERVER</a></div><div class="ttdeci">__IO uint32_t RESERVER</div><div class="ttdef"><b>Definition:</b> rtl876x.h:552</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af4b73097a8f53472b9a6acc9a68352a2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af4b73097a8f53472b9a6acc9a68352a2">SYS_BLKCTRL_TypeDef::r_swr_ss_lut_4</a></div><div class="ttdeci">__IO uint32_t r_swr_ss_lut_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3240</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_adf97eee8db35d3f38d8444bd94a28540"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adf97eee8db35d3f38d8444bd94a28540">SYS_BLKCTRL_TypeDef::r_flash4_clk_inv_en</a></div><div class="ttdeci">__IO uint32_t r_flash4_clk_inv_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2637</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a7bfc5b4522de39a8de6b0d1c6a4ce1fd"><div class="ttname"><a href="struct_i2_c___type_def.html#a7bfc5b4522de39a8de6b0d1c6a4ce1fd">I2C_TypeDef::IC_SLV_DATA_NACK_ONLY</a></div><div class="ttdeci">__IO uint32_t IC_SLV_DATA_NACK_ONLY</div><div class="ttdef"><b>Definition:</b> rtl876x.h:696</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad201ec3ee4fd9da5f0b9f5695091273b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad201ec3ee4fd9da5f0b9f5695091273b">SYS_BLKCTRL_TypeDef::r_swr_ss_lut_1</a></div><div class="ttdeci">__IO uint32_t r_swr_ss_lut_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2680</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa7f914b0d8021ee92de4fca913984ae8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa7f914b0d8021ee92de4fca913984ae8">SYS_BLKCTRL_TypeDef::r_phy_gpio2_reg_2</a></div><div class="ttdeci">__IO uint32_t r_phy_gpio2_reg_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1817</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a149f5d52c5bd6d6d3eca599db80ad5db"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a149f5d52c5bd6d6d3eca599db80ad5db">SDIO_TypeDef::DMA_CTRL</a></div><div class="ttdeci">__IO uint32_t DMA_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:649</div></div>
<div class="ttc" id="struct_peri___clock_gate___type_def_html_a7e9cc074ff236b7bbc9dd7e6d5efd3d9"><div class="ttname"><a href="struct_peri___clock_gate___type_def.html#a7e9cc074ff236b7bbc9dd7e6d5efd3d9">Peri_ClockGate_TypeDef::PWM2_CTRL_L</a></div><div class="ttdeci">__IO uint32_t PWM2_CTRL_L</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3680</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_ae4899370382897b0d2128ca5791eb78a"><div class="ttname"><a href="struct_s_p_i___type_def.html#ae4899370382897b0d2128ca5791eb78a">SPI_TypeDef::DMATDLR</a></div><div class="ttdeci">__IO uint32_t DMATDLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:596</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab1a222a34a32f0ef5ac65e714efc1f85">HardFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:75</div></div>
<div class="ttc" id="struct_p_f___r_t_c___type_def_html_a711f336367372393a5f874e5c46e2b95"><div class="ttname"><a href="struct_p_f___r_t_c___type_def.html#a711f336367372393a5f874e5c46e2b95">PF_RTC_TypeDef::COMP1</a></div><div class="ttdeci">__IO uint32_t COMP1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:927</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a32f87c58d0c236353fb93fc723d3c1fc"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a32f87c58d0c236353fb93fc723d3c1fc">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCKE_DSP2_MEM</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCKE_DSP2_MEM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1711</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a43016b2cca900f22e3403dc103532fa2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a43016b2cca900f22e3403dc103532fa2">SYS_BLKCTRL_TypeDef::r_flash3_clk_src_sel_0</a></div><div class="ttdeci">__IO uint32_t r_flash3_clk_src_sel_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2164</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab9ed462cc8cb575fd5db57f1e57061ce"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab9ed462cc8cb575fd5db57f1e57061ce">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_I2C1_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_I2C1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1696</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad7146673f4ab0730b3e774e4c0816d95"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad7146673f4ab0730b3e774e4c0816d95">SYS_BLKCTRL_TypeDef::r_psram_div_en</a></div><div class="ttdeci">__IO uint32_t r_psram_div_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2186</div></div>
<div class="ttc" id="struct_s_p_i3_w_i_r_e___type_def_html_a515d20f78b8fc1271f842e8d8faf5826"><div class="ttname"><a href="struct_s_p_i3_w_i_r_e___type_def.html#a515d20f78b8fc1271f842e8d8faf5826">SPI3WIRE_TypeDef::INTCR</a></div><div class="ttdeci">__IO uint32_t INTCR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:530</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea6cc95bf7a72ce1fa9633bf6cae378136"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea6cc95bf7a72ce1fa9633bf6cae378136">BAUD_RATE_153600</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:491</div></div>
<div class="ttc" id="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e_html"><div class="ttname"><a href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html">RTC_AON_WDT_CRT_TYPE</a></div><div class="ttdoc">AON Watch Dog (RTC) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:962</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1f95743e5b59fea6b92d759186c2be5f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1f95743e5b59fea6b92d759186c2be5f">SYS_BLKCTRL_TypeDef::BIT_PERI_DSP_PERI_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_DSP_PERI_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1391</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3ef682950fa3f63b97ac5276d07b7bd2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3ef682950fa3f63b97ac5276d07b7bd2">SYS_BLKCTRL_TypeDef::otp_reg_key_autoload_en</a></div><div class="ttdeci">__IO uint32_t otp_reg_key_autoload_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3105</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_aede4799502a6ef893fe2c2352d42df72"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#aede4799502a6ef893fe2c2352d42df72">SPIC_TypeDef::TPR0</a></div><div class="ttdeci">__IO uint32_t TPR0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3768</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083af8ec732cd2b509ea2ee6ee6a383ed07f"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083af8ec732cd2b509ea2ee6ee6a383ed07f">SPORT1_TX_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:205</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a67e227c20bfd0d84110407cc0ec00851"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a67e227c20bfd0d84110407cc0ec00851">SYS_BLKCTRL_TypeDef::BIT_CKE_SPORT2_EN</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_SPORT2_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1476</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a495a036be8cb024e03c94f0a1b0334ab"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a495a036be8cb024e03c94f0a1b0334ab">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCKE_DSP_MEM</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCKE_DSP_MEM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1715</div></div>
<div class="ttc" id="struct_p_s_r_a_m_c___type_def_html_a697f603e5bd392cc685c23ea5f30093a"><div class="ttname"><a href="struct_p_s_r_a_m_c___type_def.html#a697f603e5bd392cc685c23ea5f30093a">PSRAMC_TypeDef::CMD_DPIN_NDGE</a></div><div class="ttdeci">__IO uint32_t CMD_DPIN_NDGE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3783</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a16e5d97c84e58df5429b08a572e9bf94"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a16e5d97c84e58df5429b08a572e9bf94">SYS_BLKCTRL_TypeDef::otp_reg_w1o_key_auto_load_lock</a></div><div class="ttdeci">__IO uint32_t otp_reg_w1o_key_auto_load_lock</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3106</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5c08285185bb7d219095e097702e4557"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5c08285185bb7d219095e097702e4557">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_UART3_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_UART3_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1563</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac24e72cf9eb3f74783dd9b8505ba2921"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac24e72cf9eb3f74783dd9b8505ba2921">SYS_BLKCTRL_TypeDef::BIT_SOC_USB_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_USB_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1326</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_af6367c7dc1673af0c4751c8bef9e82f5"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af6367c7dc1673af0c4751c8bef9e82f5">SoC_VENDOR_REG_TypeDef::spic0_intr</a></div><div class="ttdeci">__IO uint32_t spic0_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3467</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac972021f1208d1963eabe130da79b77b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac972021f1208d1963eabe130da79b77b">SYS_BLKCTRL_TypeDef::XTAL_PDCK_UNIT_1_0</a></div><div class="ttdeci">__IO uint32_t XTAL_PDCK_UNIT_1_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2816</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a81225378b7c8590955aa2b155324f4f8"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a81225378b7c8590955aa2b155324f4f8">GDMA_TypeDef::DmaIdReg</a></div><div class="ttdeci">__I uint32_t DmaIdReg</div><div class="ttdef"><b>Definition:</b> rtl876x.h:837</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a630756d9a816603f9bd5cec82ec5dd6d"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a630756d9a816603f9bd5cec82ec5dd6d">PTA_Mailbox_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:195</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa85450c4e87cc62081ee1e45ed0f2188"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa85450c4e87cc62081ee1e45ed0f2188">SYS_BLKCTRL_TypeDef::r_timer_cg_en</a></div><div class="ttdeci">__IO uint32_t r_timer_cg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2911</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9ff45fc44c1c9efd35c82ff2cab21d8f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9ff45fc44c1c9efd35c82ff2cab21d8f">SYS_BLKCTRL_TypeDef::r_dsp_auto_slow_filter1_en</a></div><div class="ttdeci">__IO uint32_t r_dsp_auto_slow_filter1_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1881</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6e5acb238eab6bed851c7907098f43a0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6e5acb238eab6bed851c7907098f43a0">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_UART1_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_UART1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1557</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad5ccff0cd59611b152edd1d31226a9b8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad5ccff0cd59611b152edd1d31226a9b8">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_SPI0_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_SPI0_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1635</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a56b914b9108e2772aec40ad7ff82fc65"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56b914b9108e2772aec40ad7ff82fc65">SYS_BLKCTRL_TypeDef::sdp_op5a</a></div><div class="ttdeci">__I uint32_t sdp_op5a</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2303</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a43d53088d9860f5dc3d6a989f2f2c8cb"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a43d53088d9860f5dc3d6a989f2f2c8cb">GDMA_TypeDef::RSVD20</a></div><div class="ttdeci">uint32_t RSVD20</div><div class="ttdef"><b>Definition:</b> rtl876x.h:821</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_af4715e9678050a46bd3c3419bfd9aaac"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#af4715e9678050a46bd3c3419bfd9aaac">UART_TypeDef::DLH_INTCR</a></div><div class="ttdeci">__IO uint32_t DLH_INTCR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:455</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga8e8f38ab746d5e0b897699dbdf49a5bea135880b1264fb9758f44473bcfc5b839"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga8e8f38ab746d5e0b897699dbdf49a5bea135880b1264fb9758f44473bcfc5b839">LOG_CHANNEL_UART1</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:510</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o3_x___t_y_p_e_html_af6aedc2505b6a7347ee973ad0a593df4"><div class="ttname"><a href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#af6aedc2505b6a7347ee973ad0a593df4">_TAB_AUTO3X_TYPE::AUTO_SW_SWR_CORE_FPWM1</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_FPWM1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4214</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_af7e766b3da72618e49b7678950d6b494"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#af7e766b3da72618e49b7678950d6b494">RTC_LED_TypeDef::S_LED_CH1_P5_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH1_P5_CR</div><div class="ttdoc">0x48 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1020</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad422d5a0c8e390f2c2c958143c84194b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad422d5a0c8e390f2c2c958143c84194b">SYS_BLKCTRL_TypeDef::BT_READY_PLL</a></div><div class="ttdeci">__I uint32_t BT_READY_PLL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2783</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5c8ddd508a8aa3ca9710abfb7d2891bd"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5c8ddd508a8aa3ca9710abfb7d2891bd">SYS_BLKCTRL_TypeDef::occ_1_dbg_en</a></div><div class="ttdeci">__IO uint32_t occ_1_dbg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3274</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a17b2bd83a3fe2328254b3a76cfcfe451"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a17b2bd83a3fe2328254b3a76cfcfe451">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_GDMA0_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_GDMA0_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1562</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1a786e2f4d94de88a25e1485e83ac602"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1a786e2f4d94de88a25e1485e83ac602">SYS_BLKCTRL_TypeDef::REG_PERION_SWR_SS_LUT_1</a></div><div class="ttdeci">__IO uint32_t REG_PERION_SWR_SS_LUT_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2677</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa03332a70e1b42e7b5ff0076cbc33bf2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa03332a70e1b42e7b5ff0076cbc33bf2">SYS_BLKCTRL_TypeDef::r_SPIC_OPI_EN</a></div><div class="ttdeci">__IO uint32_t r_SPIC_OPI_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2255</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ada17b2943e060f163f693b3ec30e93a3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ada17b2943e060f163f693b3ec30e93a3">SYS_BLKCTRL_TypeDef::DSP2_RUN_STALL</a></div><div class="ttdeci">__IO uint32_t DSP2_RUN_STALL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1875</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad017dc02c27b5f6d56976f38b7dd3fd7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad017dc02c27b5f6d56976f38b7dd3fd7">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_AES_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_AES_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1701</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae5e4b6fd6a8c176c0154365af7076ab7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae5e4b6fd6a8c176c0154365af7076ab7">SYS_BLKCTRL_TypeDef::RESERVED_1</a></div><div class="ttdeci">__I uint32_t RESERVED_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2313</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8e2517f4011bf329c3691117a93b957f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8e2517f4011bf329c3691117a93b957f">SYS_BLKCTRL_TypeDef::dead_zone_en</a></div><div class="ttdeci">__IO uint32_t dead_zone_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3049</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html_a5c5e4c91ad6bcfad9dae85c6c206234d"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html#a5c5e4c91ad6bcfad9dae85c6c206234d">GDMA_ChannelTypeDef::DAR</a></div><div class="ttdeci">__IO uint32_t DAR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:848</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ade539190a5f9ac6164588098b423aee1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ade539190a5f9ac6164588098b423aee1">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_ADC_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_ADC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1718</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa066032034042f48163c155dab8b53dd"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa066032034042f48163c155dab8b53dd">SYS_BLKCTRL_TypeDef::BIT_PERI_QDECODE_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_QDECODE_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1397</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a3ee266d287913a823ab788ab058ee7e9"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a3ee266d287913a823ab788ab058ee7e9">GDMA_TypeDef::RSVD3</a></div><div class="ttdeci">uint32_t RSVD3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:781</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867eae9f8f4ee789d94a674dfb0f3139aab17"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eae9f8f4ee789d94a674dfb0f3139aab17">BAUD_RATE_1200</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:481</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_abcaaf72e5e847d5459d34f02015b8733"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#abcaaf72e5e847d5459d34f02015b8733">SoC_VENDOR_REG_TypeDef::RESERVED_0</a></div><div class="ttdeci">__I uint32_t RESERVED_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3495</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0d62426ec951b321c7043012264016b6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0d62426ec951b321c7043012264016b6">SYS_BLKCTRL_TypeDef::VREF_INIT_4_0</a></div><div class="ttdeci">__IO uint32_t VREF_INIT_4_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2815</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aaf1d4a117d66b080351678c0caeef8f2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aaf1d4a117d66b080351678c0caeef8f2">SYS_BLKCTRL_TypeDef::r_dss_wire_sel</a></div><div class="ttdeci">__IO uint32_t r_dss_wire_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1951</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html"><div class="ttname"><a href="struct_r_t_c___type_def.html">RTC_TypeDef</a></div><div class="ttdoc">Real time counter 0. (RTC) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:903</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o5_x___t_y_p_e_html"><div class="ttname"><a href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html">_TAB_AUTO5X_TYPE</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:4247</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa398822124169e25d80fab0ea2c28931"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa398822124169e25d80fab0ea2c28931">SYS_BLKCTRL_TypeDef::GM_STEP</a></div><div class="ttdeci">__IO uint32_t GM_STEP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2720</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6895237c9443601ac832efa635dd8bbf">UsageFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:78</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a0ce4433d3cd2e0d67d5648e909149237"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a0ce4433d3cd2e0d67d5648e909149237">SoC_VENDOR_REG_TypeDef::REGWATCH_DOG_TIMER</a></div><div class="ttdeci">__IO uint32_t REGWATCH_DOG_TIMER</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3408</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a57e262c49677b8129fe8e1e9d63e49de"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a57e262c49677b8129fe8e1e9d63e49de">SYS_BLKCTRL_TypeDef::r_spi_dqs_dly</a></div><div class="ttdeci">__IO uint32_t r_spi_dqs_dly</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2259</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_ae3e3ce9067d4f4307e9b53b04a1b4a13"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ae3e3ce9067d4f4307e9b53b04a1b4a13">SoC_VENDOR_REG_TypeDef::spic1_intr</a></div><div class="ttdeci">__IO uint32_t spic1_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3468</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a224a222f359721c6121005a0eee975c8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a224a222f359721c6121005a0eee975c8">SYS_BLKCTRL_TypeDef::r_FEN_DSS</a></div><div class="ttdeci">__IO uint32_t r_FEN_DSS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1954</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a379e2a8d6edf3b16a5b1254705cfe7c9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a379e2a8d6edf3b16a5b1254705cfe7c9">SYS_BLKCTRL_TypeDef::REG_PERION_REG_PESOC_PERI_CLK_CTRL1</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_PESOC_PERI_CLK_CTRL1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1690</div></div>
<div class="ttc" id="struct_c_a_c_h_e___type_def_html_a81ab758b9cdace7b8508821026714eec"><div class="ttname"><a href="struct_c_a_c_h_e___type_def.html#a81ab758b9cdace7b8508821026714eec">CACHE_TypeDef::INTR</a></div><div class="ttdeci">__IO uint32_t INTR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3699</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae3ab017f86cd761ff472bf968bdd5306"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae3ab017f86cd761ff472bf968bdd5306">SYS_BLKCTRL_TypeDef::EN_XTAL_AAC_PKDET</a></div><div class="ttdeci">__IO uint32_t EN_XTAL_AAC_PKDET</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2751</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af7a877204d440fd84bb1f06d51177796"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af7a877204d440fd84bb1f06d51177796">SYS_BLKCTRL_TypeDef::r_dsp_auto_slow_filter_en</a></div><div class="ttdeci">__IO uint32_t r_dsp_auto_slow_filter_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1120</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a86d9ff939271de8ce797024dfa50c5c2"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a86d9ff939271de8ce797024dfa50c5c2">SPIC_TypeDef::RXUICR</a></div><div class="ttdeci">__IO uint32_t RXUICR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3731</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afd3ee7b5f281204c9ad6c4394dc52f06"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afd3ee7b5f281204c9ad6c4394dc52f06">SYS_BLKCTRL_TypeDef::r_dsp_pll_clk_cg_en</a></div><div class="ttdeci">__IO uint32_t r_dsp_pll_clk_cg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1228</div></div>
<div class="ttc" id="struct_p_s_r_a_m_c___type_def_html_a9943bcfce28922ff3643ee149623ab36"><div class="ttname"><a href="struct_p_s_r_a_m_c___type_def.html#a9943bcfce28922ff3643ee149623ab36">PSRAMC_TypeDef::USER0_INDEX</a></div><div class="ttdeci">__IO uint32_t USER0_INDEX</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3796</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa954ad5b7f8a3531ae28812bed9538d3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa954ad5b7f8a3531ae28812bed9538d3">SYS_BLKCTRL_TypeDef::DSP_STAT_VECTOR_SEL</a></div><div class="ttdeci">__IO uint32_t DSP_STAT_VECTOR_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1872</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa129c8e317e4cabdb58d775d16030053"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa129c8e317e4cabdb58d775d16030053">SYS_BLKCTRL_TypeDef::vbus_det</a></div><div class="ttdeci">__IO uint32_t vbus_det</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2299</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o1_x___t_y_p_e_html_a2f41a2da2efe25239cdd50f32e2fbd9d"><div class="ttname"><a href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#a2f41a2da2efe25239cdd50f32e2fbd9d">_TAB_AUTO1X_TYPE::AUTO_SW_SWR_CORE_PFM300to600K_TUNE_CCOT_MANU_CODE</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_PFM300to600K_TUNE_CCOT_MANU_CODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4181</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa2579f44ff8e2e3d1de70954dd53d781"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa2579f44ff8e2e3d1de70954dd53d781">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_BTBUS_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_BTBUS_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1773</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a4cd4651ed8967b0f4649dea32ff77b5c"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a4cd4651ed8967b0f4649dea32ff77b5c">SDIO_TypeDef::TF_MODE</a></div><div class="ttdeci">__IO uint16_t TF_MODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:614</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o1_x___t_y_p_e_html_a01fd393b91e1b1b31204f7599801cad9"><div class="ttname"><a href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#a01fd393b91e1b1b31204f7599801cad9">_TAB_AUTO1X_TYPE::AUTO_SW_SWR_CORE_DUMMY</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_DUMMY</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4186</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a08072ca6f3c076d2e1f13946720af737"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a08072ca6f3c076d2e1f13946720af737">SYS_BLKCTRL_TypeDef::r_PON_SPIO_MST</a></div><div class="ttdeci">__IO uint32_t r_PON_SPIO_MST</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2604</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a3014726fda9ed7e310ee319d14a0ab4e"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a3014726fda9ed7e310ee319d14a0ab4e">GPIO_TypeDef::DEBOUNCE</a></div><div class="ttdeci">__IO uint32_t DEBOUNCE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3641</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa64e1ec5555b9c9e1a1b55aa5cf61b2c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa64e1ec5555b9c9e1a1b55aa5cf61b2c">SYS_BLKCTRL_TypeDef::BIT_SOC_CKE_DSP_WDT</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_CKE_DSP_WDT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1723</div></div>
<div class="ttc" id="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def_html_aa0f941927eca5260d58ce0ec0f49d6aa"><div class="ttname"><a href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html#aa0f941927eca5260d58ce0ec0f49d6aa">PHERIPHERIAL_TypeDef::PERI_BD_FUNC0_EN</a></div><div class="ttdeci">__IO uint32_t PERI_BD_FUNC0_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3324</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o3_x___t_y_p_e_html_ae09dfaf6a3abf19779603f69c193dddd"><div class="ttname"><a href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#ae09dfaf6a3abf19779603f69c193dddd">_TAB_AUTO3X_TYPE::AUTO_SW_SWR_CORE_TUNE_POS_VREFOCPPFM1</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_TUNE_POS_VREFOCPPFM1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4226</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1787a69234b53eeea1fe41275a26ccdc"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1787a69234b53eeea1fe41275a26ccdc">SYS_BLKCTRL_TypeDef::rdm_dwn_en</a></div><div class="ttdeci">__IO uint32_t rdm_dwn_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2341</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_afad3c0f544ccbff6b050d1bbe44c4f2e"><div class="ttname"><a href="struct_i2_c___type_def.html#afad3c0f544ccbff6b050d1bbe44c4f2e">I2C_TypeDef::IC_CON</a></div><div class="ttdeci">__IO uint32_t IC_CON</div><div class="ttdef"><b>Definition:</b> rtl876x.h:663</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a3240f66bd05471bfa3444969412c37a0"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a3240f66bd05471bfa3444969412c37a0">PSRAMC_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:149</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a6ed23cf438372436b42d44603153c69a"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a6ed23cf438372436b42d44603153c69a">GDMA0_Channel4_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:108</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a821c49fa348098a55cc9d6f62283a0e3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a821c49fa348098a55cc9d6f62283a0e3">SYS_BLKCTRL_TypeDef::r_flash1_phy_clk_sel</a></div><div class="ttdeci">__IO uint32_t r_flash1_phy_clk_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2569</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afcefaa6545850ea20368b37e5061a7be"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afcefaa6545850ea20368b37e5061a7be">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_I2C1_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_I2C1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1695</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_adf4542ea05a0b470ea36390d18618664"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#adf4542ea05a0b470ea36390d18618664">SPIC_TypeDef::SER</a></div><div class="ttdeci">__IO uint32_t SER</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3719</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a1102034f6f28d721ccbcd4284fa0d5b2"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1102034f6f28d721ccbcd4284fa0d5b2">DSP_Event_1_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:143</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6afeae0aa7156690a675fb7e335161bb"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6afeae0aa7156690a675fb7e335161bb">SYS_BLKCTRL_TypeDef::BIT_PERI_SPORT2_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_SPORT2_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1474</div></div>
<div class="ttc" id="struct_p_s_r_a_m_c___type_def_html_afae86202f230c0b4ee074825e20ce141"><div class="ttname"><a href="struct_p_s_r_a_m_c___type_def.html#afae86202f230c0b4ee074825e20ce141">PSRAMC_TypeDef::DPDR</a></div><div class="ttdeci">__IO uint32_t DPDR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3791</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af359dbd57e7180f909d0290623eaeff7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af359dbd57e7180f909d0290623eaeff7">SYS_BLKCTRL_TypeDef::BIT_CKE_SPORT3_EN</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_SPORT3_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1477</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o4_x___t_y_p_e_html_a774b527e3b25a0bcb3d01236c266b9b7"><div class="ttname"><a href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#a774b527e3b25a0bcb3d01236c266b9b7">_TAB_AUTO4X_TYPE::AUTO_SW_SWR_AUDIO_PFM300to600K_TUNE_CCOT_MANU_CODE</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_AUDIO_PFM300to600K_TUNE_CCOT_MANU_CODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4236</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae19b1b3ca00d943bcd410da163208c96"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae19b1b3ca00d943bcd410da163208c96">SYS_BLKCTRL_TypeDef::CORE_EN_EAIqX4_4</a></div><div class="ttdeci">__IO uint32_t CORE_EN_EAIqX4_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2530</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_ab22a68b31a6f64b5c786996a2a2217d1"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#ab22a68b31a6f64b5c786996a2a2217d1">SDIO_TypeDef::CMD</a></div><div class="ttdeci">__IO uint16_t CMD</div><div class="ttdef"><b>Definition:</b> rtl876x.h:615</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_a27af4e9f888f0b7b1e8da7e002d98798"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#a27af4e9f888f0b7b1e8da7e002d98798">UART_TypeDef::MCR</a></div><div class="ttdeci">__IO uint32_t MCR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:458</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o3_x___t_y_p_e_html_a17d3064d5ef6cb0bb362e49ea8a68af6"><div class="ttname"><a href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a17d3064d5ef6cb0bb362e49ea8a68af6">_TAB_AUTO3X_TYPE::AUTO_SW_SWR_CORE_SEL_OCP_TABLE</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_SEL_OCP_TABLE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4218</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6ab65ca7654af660c227eb93011b5825"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6ab65ca7654af660c227eb93011b5825">SYS_BLKCTRL_TypeDef::REG_PERION_DUMMY_17</a></div><div class="ttdeci">__IO uint32_t REG_PERION_DUMMY_17</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2110</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a82a0cdfed2a1885933daf7b65317309a"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a82a0cdfed2a1885933daf7b65317309a">GPIO_A_9_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:130</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac5b7b41a0feb5c6d534d15b8790bbd8d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac5b7b41a0feb5c6d534d15b8790bbd8d">SYS_BLKCTRL_TypeDef::BIT_CKE_HWSPI</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_HWSPI</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1545</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a716baf106d598505cdb9d78467d39f5a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a716baf106d598505cdb9d78467d39f5a">SYS_BLKCTRL_TypeDef::REG_PERION_DUMMY_3</a></div><div class="ttdeci">__IO uint32_t REG_PERION_DUMMY_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2008</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a38aaf7af02fff1b940029b20b63579a7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a38aaf7af02fff1b940029b20b63579a7">SYS_BLKCTRL_TypeDef::r_mcu_clk_dsp_timer_5m_en</a></div><div class="ttdeci">__IO uint32_t r_mcu_clk_dsp_timer_5m_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3054</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a7b935de90959d993f05e2b4b3aea995e"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7b935de90959d993f05e2b4b3aea995e">SHA256_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:145</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o4_x___t_y_p_e_html_a134240bc6149d901e426171a82068094"><div class="ttname"><a href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#a134240bc6149d901e426171a82068094">_TAB_AUTO4X_TYPE::d32</a></div><div class="ttdeci">uint32_t d32</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4233</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a911e52adc6a60ff4dd70f9ff1d990ea1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a911e52adc6a60ff4dd70f9ff1d990ea1">SYS_BLKCTRL_TypeDef::BIT_PERI_GT5_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GT5_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2966</div></div>
<div class="ttc" id="struct_peri___clock_gate___type_def_html_afaa7ee79ff346708bc86ac8361a99cf4"><div class="ttname"><a href="struct_peri___clock_gate___type_def.html#afaa7ee79ff346708bc86ac8361a99cf4">Peri_ClockGate_TypeDef::PWM1_CTRL_H</a></div><div class="ttdeci">__IO uint32_t PWM1_CTRL_H</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3679</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad7e729359bc3d8a36aecd9fc9845ee48"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad7e729359bc3d8a36aecd9fc9845ee48">SYS_BLKCTRL_TypeDef::r_bus2dspram_fast_clk_en</a></div><div class="ttdeci">__IO uint32_t r_bus2dspram_fast_clk_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1115</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae45cad439dbe7730c78bafbbe642db86"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae45cad439dbe7730c78bafbbe642db86">SYS_BLKCTRL_TypeDef::REG_PERION_REG_WORST_DSS_RD</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_WORST_DSS_RD</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1985</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa4a08499c0509fe882f6f53a6602388d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa4a08499c0509fe882f6f53a6602388d">SYS_BLKCTRL_TypeDef::occ_0_dbg_en</a></div><div class="ttdeci">__IO uint32_t occ_0_dbg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3273</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad1eebd6073cde1fe8c0decfb480c34c0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad1eebd6073cde1fe8c0decfb480c34c0">SYS_BLKCTRL_TypeDef::r_flash3_mux_1_clk_cg_en</a></div><div class="ttdeci">__IO uint32_t r_flash3_mux_1_clk_cg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2165</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o1_x___t_y_p_e_html_a57b68b85666fe7ea7f320b74ac514d9d"><div class="ttname"><a href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#a57b68b85666fe7ea7f320b74ac514d9d">_TAB_AUTO1X_TYPE::AUTO_SW_SWR_CORE_PFM300to600K_SEL_NI_ON</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_PFM300to600K_SEL_NI_ON</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4182</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2647abf59f0bef6ee05d80b755a6ce7b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2647abf59f0bef6ee05d80b755a6ce7b">SYS_BLKCTRL_TypeDef::REG_PERION_REG_SOC_PERI_FUNC1_EN</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_SOC_PERI_FUNC1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1427</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae86d86082a1da3ca1278194acbd3153f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae86d86082a1da3ca1278194acbd3153f">SYS_BLKCTRL_TypeDef::EN_XTAL_PDCK_DIGI</a></div><div class="ttdeci">__IO uint32_t EN_XTAL_PDCK_DIGI</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2811</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a2b568e29831d4e7556ea7b35ce339bcb"><div class="ttname"><a href="struct_a_d_c___type_def.html#a2b568e29831d4e7556ea7b35ce339bcb">ADC_TypeDef::SCHD5</a></div><div class="ttdeci">__IO uint32_t SCHD5</div><div class="ttdoc">0x44 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:733</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abf458e0fed8242d50c4a9315a9f7f676"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abf458e0fed8242d50c4a9315a9f7f676">SYS_BLKCTRL_TypeDef::REG_PERION_DUMMY_8</a></div><div class="ttdeci">__IO uint32_t REG_PERION_DUMMY_8</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2033</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aab44e9464bcb7264021b8e49de25a819"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aab44e9464bcb7264021b8e49de25a819">SYS_BLKCTRL_TypeDef::r_ds_dtr</a></div><div class="ttdeci">__IO uint32_t r_ds_dtr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2264</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a86c678625918cb5d481df264f66089ec"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a86c678625918cb5d481df264f66089ec">SoC_VENDOR_REG_TypeDef::tdm0_intr_rx</a></div><div class="ttdeci">__IO uint32_t tdm0_intr_rx</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3485</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_ac6805b8c2c793c4cfd90e4461ba3b107"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#ac6805b8c2c793c4cfd90e4461ba3b107">RTC_LED_TypeDef::S_LED_CH2_P4_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH2_P4_CR</div><div class="ttdoc">0x74 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1033</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_af2c7f5c062ff8c07f167dedf90fb2755"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#af2c7f5c062ff8c07f167dedf90fb2755">SoC_VENDOR_REG_TypeDef::btverdor_reg_intr</a></div><div class="ttdeci">__I uint32_t btverdor_reg_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3541</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6aacdf9911443c5e1c0a4012ba7a494c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6aacdf9911443c5e1c0a4012ba7a494c">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_UART0_DATA_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_UART0_DATA_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1619</div></div>
<div class="ttc" id="struct_peri___clock_gate___type_def_html_a8075febad1f3c2e690d45994b0ab3398"><div class="ttname"><a href="struct_peri___clock_gate___type_def.html#a8075febad1f3c2e690d45994b0ab3398">Peri_ClockGate_TypeDef::PWM3_CTRL_H</a></div><div class="ttdeci">__IO uint32_t PWM3_CTRL_H</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3683</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7de72f736a4c35d2c5b8b9b6d285009f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7de72f736a4c35d2c5b8b9b6d285009f">SYS_BLKCTRL_TypeDef::CORE_ENEAIqX2_H_4</a></div><div class="ttdeci">__IO uint32_t CORE_ENEAIqX2_H_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2531</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a33ff1cf7098de65d61b6354fee6cd5aa">MemoryManagement_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:76</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4c964097ce80228d2770a416e767a711"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4c964097ce80228d2770a416e767a711">SYS_BLKCTRL_TypeDef::XTAL_CLK_SET</a></div><div class="ttdeci">__IO uint32_t XTAL_CLK_SET</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2722</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a288b765b7b1a17c1a5fb38454098621d"><div class="ttname"><a href="struct_s_p_i___type_def.html#a288b765b7b1a17c1a5fb38454098621d">SPI_TypeDef::RISR</a></div><div class="ttdeci">__I uint32_t RISR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:589</div></div>
<div class="ttc" id="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def_html_a10c08d856b89590db7a2c8ae8948bf31"><div class="ttname"><a href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#a10c08d856b89590db7a2c8ae8948bf31">OTP_RANG_PROTECT_TypeDef::reg_otp_rp_en</a></div><div class="ttdeci">__IO uint32_t reg_otp_rp_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3374</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_ab898b60d360809347b0e8513c6db2052"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ab898b60d360809347b0e8513c6db2052">SoC_VENDOR_REG_TypeDef::lpcomp_int_r</a></div><div class="ttdeci">__IO uint32_t lpcomp_int_r</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3476</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae7d18244f7a1113b01a14609122cdc5d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae7d18244f7a1113b01a14609122cdc5d">SYS_BLKCTRL_TypeDef::r_dsp_clk_src_sel_1</a></div><div class="ttdeci">__IO uint32_t r_dsp_clk_src_sel_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1226</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_af8b9d8f88611ce27701c92e2922c9146"><div class="ttname"><a href="struct_r_x_i300___typedef.html#af8b9d8f88611ce27701c92e2922c9146">RXI300_Typedef::ELR_i_PLD1</a></div><div class="ttdeci">__I uint32_t ELR_i_PLD1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4096</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_ac13eee50785313d69939fa156c438b75"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#ac13eee50785313d69939fa156c438b75">SDIO_TypeDef::PRESENT_STATE</a></div><div class="ttdeci">__I uint32_t PRESENT_STATE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:621</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a87544235ec10c4551ddb38fd077859cd"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a87544235ec10c4551ddb38fd077859cd">SYS_BLKCTRL_TypeDef::REG_PERION_CORE_SWR_PAR_TAB_ext</a></div><div class="ttdeci">__IO uint32_t REG_PERION_CORE_SWR_PAR_TAB_ext</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2522</div></div>
<div class="ttc" id="struct_i2_c___type_def_html"><div class="ttname"><a href="struct_i2_c___type_def.html">I2C_TypeDef</a></div><div class="ttdoc">I2C. </div><div class="ttdef"><b>Definition:</b> rtl876x.h:661</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a5a0631da4e4860d3b05ef68b9ef84874"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a5a0631da4e4860d3b05ef68b9ef84874">SDIO_TypeDef::CAPABILITY_CTRL</a></div><div class="ttdeci">__IO uint8_t CAPABILITY_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:643</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9f60741dbbf1a3ac3d46af7b1e770e37"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9f60741dbbf1a3ac3d46af7b1e770e37">SYS_BLKCTRL_TypeDef::r_swr_ss_div_sel</a></div><div class="ttdeci">__IO uint32_t r_swr_ss_div_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1811</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae3475fe747e30ed275042c5455091351"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae3475fe747e30ed275042c5455091351">SYS_BLKCTRL_TypeDef::BIT_CKE_EFC</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_EFC</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1548</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a5dda6f30acfb446a1f4000c4c576d9f4"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a5dda6f30acfb446a1f4000c4c576d9f4">RTC_LED_TypeDef::RSV0</a></div><div class="ttdeci">__IO uint32_t RSV0</div><div class="ttdoc">0x2C </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1012</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4f136cd4012910680a9928ed227dcc9f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4f136cd4012910680a9928ed227dcc9f">SYS_BLKCTRL_TypeDef::r_PON_DLYSEL_SPIM2</a></div><div class="ttdeci">__IO uint32_t r_PON_DLYSEL_SPIM2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2632</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4636b799027ba8530d592af1e7f57229"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4636b799027ba8530d592af1e7f57229">SYS_BLKCTRL_TypeDef::dss_ir_count_out</a></div><div class="ttdeci">__I uint32_t dss_ir_count_out</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1988</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ace82ef1072a61aa266bd381d7ed8ff1e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ace82ef1072a61aa266bd381d7ed8ff1e">SYS_BLKCTRL_TypeDef::r_cpu_slow_opt_dsp</a></div><div class="ttdeci">__IO uint32_t r_cpu_slow_opt_dsp</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1112</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa2de36cb395cf9c974824abec8a5d9ac"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa2de36cb395cf9c974824abec8a5d9ac">SYS_BLKCTRL_TypeDef::otp_reg_flag_key3_sanity_pass</a></div><div class="ttdeci">__I uint32_t otp_reg_flag_key3_sanity_pass</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3111</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a1249335cf092d9505a70077447723c66"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a1249335cf092d9505a70077447723c66">GDMA0_Channel12_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:120</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa7b3c236292a7e9ed9f2f20046bc764a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa7b3c236292a7e9ed9f2f20046bc764a">SYS_BLKCTRL_TypeDef::CORE_SWRCORE_ENDP</a></div><div class="ttdeci">__IO uint32_t CORE_SWRCORE_ENDP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2376</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_a_d_c___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">ADC_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdoc">0x04 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:717</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_af7bbdcc4b2cd6392d295c5fc7d48c4ad"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#af7bbdcc4b2cd6392d295c5fc7d48c4ad">RTC_LED_TypeDef::S_LED_CH2_CR1</a></div><div class="ttdeci">__IO uint32_t S_LED_CH2_CR1</div><div class="ttdoc">0x64 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1029</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a176f92a4e72ac5252fa669ff5cb6d7f8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a176f92a4e72ac5252fa669ff5cb6d7f8">SYS_BLKCTRL_TypeDef::r_FLASH2_CLK_SRC_EN</a></div><div class="ttdeci">__IO uint32_t r_FLASH2_CLK_SRC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2156</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0854374229c08b4b30c7a3953957a1aa"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0854374229c08b4b30c7a3953957a1aa">SYS_BLKCTRL_TypeDef::r_flash3_pll_src_sel</a></div><div class="ttdeci">__IO uint32_t r_flash3_pll_src_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1161</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_a023bd18515ce897638ff68c54a5c960f"><div class="ttname"><a href="struct_r_x_i300___typedef.html#a023bd18515ce897638ff68c54a5c960f">RXI300_Typedef::ERR_SRC</a></div><div class="ttdeci">__I uint32_t ERR_SRC</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4086</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aab5c021ac2595b2eb45b40c871cbafe1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aab5c021ac2595b2eb45b40c871cbafe1">SYS_BLKCTRL_TypeDef::REG_PERION_DUMMY_14</a></div><div class="ttdeci">__IO uint32_t REG_PERION_DUMMY_14</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2095</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_acaabcee890cec7f234cb677431e3d4da"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acaabcee890cec7f234cb677431e3d4da">SYS_BLKCTRL_TypeDef::r_clko_sel</a></div><div class="ttdeci">__IO uint32_t r_clko_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2257</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6eda543be3acdc4881045ca85189c39e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6eda543be3acdc4881045ca85189c39e">SYS_BLKCTRL_TypeDef::r_PSRAM_CLK_SRC_EN</a></div><div class="ttdeci">__IO uint32_t r_PSRAM_CLK_SRC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2187</div></div>
<div class="ttc" id="struct_k_e_y_s_c_a_n___type_def_html"><div class="ttname"><a href="struct_k_e_y_s_c_a_n___type_def.html">KEYSCAN_TypeDef</a></div><div class="ttdoc">Key Scan. (KeyScan) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:3606</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_acc033bbc82c29cb2bbd2440e3e844806"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#acc033bbc82c29cb2bbd2440e3e844806">GDMA_TypeDef::CLEAR_ERR</a></div><div class="ttdeci">__O uint32_t CLEAR_ERR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:815</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_ae06fab5599b55fd0e01922a664cdafd9"><div class="ttname"><a href="struct_i2_c___type_def.html#ae06fab5599b55fd0e01922a664cdafd9">I2C_TypeDef::IC_STATUS</a></div><div class="ttdeci">__I uint32_t IC_STATUS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:691</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a10cfe93a2c347d0c592e6c5e1344639c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a10cfe93a2c347d0c592e6c5e1344639c">SYS_BLKCTRL_TypeDef::BIT_PERI_UART0_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_UART0_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2969</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6e99b84e8edce9c13854fea5eb624bb9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6e99b84e8edce9c13854fea5eb624bb9">SYS_BLKCTRL_TypeDef::r_sdio_clk_div_sel</a></div><div class="ttdeci">__IO uint32_t r_sdio_clk_div_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2852</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o1_x___t_y_p_e_html_ab46822cb496df7127d34d8d792e235d5"><div class="ttname"><a href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#ab46822cb496df7127d34d8d792e235d5">_TAB_AUTO1X_TYPE::AUTO_SW_SWR_CORE_PFMCCM1POS_PON_OVER</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_PFMCCM1POS_PON_OVER</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4180</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o5_x___t_y_p_e_html_a02b2a53576b4b9cf27de3a25bd51fff7"><div class="ttname"><a href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a02b2a53576b4b9cf27de3a25bd51fff7">_TAB_AUTO5X_TYPE::AUTO_SW_SWR_AUDIO_DUMMY</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_AUDIO_DUMMY</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4260</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_ae99917efbeff65449975b024d830eacf"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#ae99917efbeff65449975b024d830eacf">SPIC_TypeDef::CTRLR2</a></div><div class="ttdeci">__IO uint32_t CTRLR2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3758</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ab9d0251c46f7065806eec92b65d6e875"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ab9d0251c46f7065806eec92b65d6e875">DSP2MCU_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:196</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af3950d1ca2eae9da9c4a225e09c1cae5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af3950d1ca2eae9da9c4a225e09c1cae5">SYS_BLKCTRL_TypeDef::OSC32K_OK</a></div><div class="ttdeci">__I uint32_t OSC32K_OK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2785</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a79abcc897700c93d7d105cdca2ea2fb0"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a79abcc897700c93d7d105cdca2ea2fb0">RESERVED1_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:179</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac9ffd6c2bba8c0321372a4afc2b852ce"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac9ffd6c2bba8c0321372a4afc2b852ce">SYS_BLKCTRL_TypeDef::BIT_PERI_SPORT1_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_SPORT1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1466</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa338af75d1752bfae9f4a74970905d27"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa338af75d1752bfae9f4a74970905d27">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_FLASH3_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_FLASH3_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1648</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae1899d131fa8293098fb88121c3fb7e2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae1899d131fa8293098fb88121c3fb7e2">SYS_BLKCTRL_TypeDef::r_DSP2_CLK_DIV_SEL</a></div><div class="ttdeci">__IO uint32_t r_DSP2_CLK_DIV_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2856</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a31ac44266884d7ec8714dbb3eb20fca2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a31ac44266884d7ec8714dbb3eb20fca2">SYS_BLKCTRL_TypeDef::BIT_PERI_GT3_CLK_SEL</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GT3_CLK_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3007</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abd59a1320a98f93ee13bf0f3fd90a9b1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abd59a1320a98f93ee13bf0f3fd90a9b1">SYS_BLKCTRL_TypeDef::r_slow_debug_sel_1_1</a></div><div class="ttdeci">__IO uint32_t r_slow_debug_sel_1_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1848</div></div>
<div class="ttc" id="struct_c_a_c_h_e___type_def_html_adbd959d9155d398caaa282df5d63587e"><div class="ttname"><a href="struct_c_a_c_h_e___type_def.html#adbd959d9155d398caaa282df5d63587e">CACHE_TypeDef::HIT_EVT_CNT</a></div><div class="ttdeci">__IO uint32_t HIT_EVT_CNT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3702</div></div>
<div class="ttc" id="struct_c_a_c_h_e___type_def_html_a82d6f5d015c2b425d1dc3b8d0421f32f"><div class="ttname"><a href="struct_c_a_c_h_e___type_def.html#a82d6f5d015c2b425d1dc3b8d0421f32f">CACHE_TypeDef::CACHE_RAM_CTTRL</a></div><div class="ttdeci">__IO uint32_t CACHE_RAM_CTTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3707</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083aaa35d77a8881471f8c9ab970233a4f30"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aaa35d77a8881471f8c9ab970233a4f30">RESERVED7_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:209</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae5777c19b8b69214dd8df995a2d311d6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae5777c19b8b69214dd8df995a2d311d6">SYS_BLKCTRL_TypeDef::XTAL_OK</a></div><div class="ttdeci">__I uint32_t XTAL_OK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2784</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4d69175258ae261dd545001e810421b3">ADC_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:102</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5fbe0148d97406addcb984f13ae12d4f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5fbe0148d97406addcb984f13ae12d4f">SYS_BLKCTRL_TypeDef::BIT_PERI_UART3_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_UART3_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2978</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_abfbbb9ba3789703e88036720b9a741f4"><div class="ttname"><a href="struct_i2_c___type_def.html#abfbbb9ba3789703e88036720b9a741f4">I2C_TypeDef::IC_RX_TL</a></div><div class="ttdeci">__IO uint32_t IC_RX_TL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:677</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab723ac9801acda43369d4471600e1738"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab723ac9801acda43369d4471600e1738">SYS_BLKCTRL_TypeDef::r_flash2_mux_1_clk_cg_en</a></div><div class="ttdeci">__IO uint32_t r_flash2_mux_1_clk_cg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2159</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o0_x___t_y_p_e_html_aab3b081e2548cbaeb0d65cf454415656"><div class="ttname"><a href="union___t_a_b___a_u_t_o0_x___t_y_p_e.html#aab3b081e2548cbaeb0d65cf454415656">_TAB_AUTO0X_TYPE::AUTO_SW_SWR_CORE_ZCDQ_TUNE_FORCECODE2</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_ZCDQ_TUNE_FORCECODE2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4168</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af957d3bb7ffef2d45efca6218c45d309"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af957d3bb7ffef2d45efca6218c45d309">SYS_BLKCTRL_TypeDef::r_timer_div_sel</a></div><div class="ttdeci">__IO uint32_t r_timer_div_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2909</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_ac16ce1e961f5f5782bd7065068ab43fd"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#ac16ce1e961f5f5782bd7065068ab43fd">RTC_LED_TypeDef::S_LED_CH0_P1_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH0_P1_CR</div><div class="ttdoc">0x0C </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1003</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a041296c23f587e9aaf955bdd424772bb"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a041296c23f587e9aaf955bdd424772bb">SYS_BLKCTRL_TypeDef::r_cpu_auto_slow_filter_en</a></div><div class="ttdeci">__IO uint32_t r_cpu_auto_slow_filter_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1216</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_ac22bd714e458b416a94e73497358916e"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#ac22bd714e458b416a94e73497358916e">SoC_VENDOR_REG_TypeDef::RSVD_2</a></div><div class="ttdeci">__I uint32_t RSVD_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3568</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a55e076f049b2e279e4751ba18ad52e07"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a55e076f049b2e279e4751ba18ad52e07">GDMA_TypeDef::CLEAR_SRC_TRAN</a></div><div class="ttdeci">__O uint32_t CLEAR_SRC_TRAN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:811</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a072064900aad4e400494e4e2ef6c311d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a072064900aad4e400494e4e2ef6c311d">SYS_BLKCTRL_TypeDef::r_40m_clk_src_sel_0</a></div><div class="ttdeci">__IO uint32_t r_40m_clk_src_sel_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1280</div></div>
<div class="ttc" id="group__x3d___r_t_l876x___exported__types_html_gaa6e16842d2327b6d105cef5c172bb97b"><div class="ttname"><a href="group__x3d___r_t_l876x___exported__types.html#gaa6e16842d2327b6d105cef5c172bb97b">PIRQn_Type</a></div><div class="ttdeci">enum IRQn * PIRQn_Type</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0782ee7bda05747ce975257866a2203c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0782ee7bda05747ce975257866a2203c">SYS_BLKCTRL_TypeDef::BIT_CKE_SPORT40M_EN</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_SPORT40M_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1472</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_a93ba497548d745d24595d5a186ec7ff4"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#a93ba497548d745d24595d5a186ec7ff4">UART_TypeDef::RB_THR</a></div><div class="ttdeci">__IO uint32_t RB_THR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:463</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7b24200db758b5a901e3a5646da64595"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7b24200db758b5a901e3a5646da64595">SYS_BLKCTRL_TypeDef::BIT_PERI_GT1_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GT1_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3020</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html_afbdaeb701af91da00562d5af557fafa8"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html#afbdaeb701af91da00562d5af557fafa8">GDMA_ChannelTypeDef::SGR_HIGH</a></div><div class="ttdeci">__IO uint32_t SGR_HIGH</div><div class="ttdef"><b>Definition:</b> rtl876x.h:865</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_ad3ed8783f9736cd09c80c67828a475f5"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#ad3ed8783f9736cd09c80c67828a475f5">GDMA_TypeDef::RAW_TFR</a></div><div class="ttdeci">__I uint32_t RAW_TFR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:774</div></div>
<div class="ttc" id="struct_t_i_m___type_def_html_a313d7f07b5cf63cce5624566447427ed"><div class="ttname"><a href="struct_t_i_m___type_def.html#a313d7f07b5cf63cce5624566447427ed">TIM_TypeDef::CurrentValue</a></div><div class="ttdeci">__I uint32_t CurrentValue</div><div class="ttdef"><b>Definition:</b> rtl876x.h:753</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3bdf2087a6846be23b32bbe34ba60f37"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3bdf2087a6846be23b32bbe34ba60f37">SYS_BLKCTRL_TypeDef::REG_PERION_DUMMY_2</a></div><div class="ttdeci">__IO uint32_t REG_PERION_DUMMY_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2003</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1ccc42d00ad129d21ded2f9355628bcd"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1ccc42d00ad129d21ded2f9355628bcd">SYS_BLKCTRL_TypeDef::bset_dss_ready</a></div><div class="ttdeci">__I uint32_t bset_dss_ready</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1972</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a49d7d891f7fe91a6587f3a1962a3cf0b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a49d7d891f7fe91a6587f3a1962a3cf0b">SYS_BLKCTRL_TypeDef::others_op5a</a></div><div class="ttdeci">__I uint32_t others_op5a</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2307</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a96c44f312e9a7bd4a4476d92feb1c961"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a96c44f312e9a7bd4a4476d92feb1c961">SYS_BLKCTRL_TypeDef::r_phy_gpio1_sel1</a></div><div class="ttdeci">__IO uint32_t r_phy_gpio1_sel1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1815</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o3_x___t_y_p_e_html_a9e21c1a28a29d31d2cb5c71b1381eae6"><div class="ttname"><a href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a9e21c1a28a29d31d2cb5c71b1381eae6">_TAB_AUTO3X_TYPE::AUTO_SW_SWR_CORE_POW_SAW</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_POW_SAW</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4212</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_af847f236caadf27237a39fac5385a7a0"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#af847f236caadf27237a39fac5385a7a0">GDMA_TypeDef::RSVD1</a></div><div class="ttdeci">uint32_t RSVD1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:777</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a64c6ec9de8e55f26f600a74e711ca21b"><div class="ttname"><a href="struct_a_d_c___type_def.html#a64c6ec9de8e55f26f600a74e711ca21b">ADC_TypeDef::SCHD1</a></div><div class="ttdeci">__IO uint32_t SCHD1</div><div class="ttdoc">0x34 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:729</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_afdf28eef2552ed49e0a4c5f876dbd2ef"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#afdf28eef2552ed49e0a4c5f876dbd2ef">SoC_VENDOR_REG_TypeDef::Interrupt_edge_option</a></div><div class="ttdeci">__IO uint32_t Interrupt_edge_option</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3587</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae79a18d9262c23866d80579e91bb1f4e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae79a18d9262c23866d80579e91bb1f4e">SYS_BLKCTRL_TypeDef::r_cpu_slow_opt_spi2</a></div><div class="ttdeci">__IO uint32_t r_cpu_slow_opt_spi2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1217</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6f4f70fa5bfa09ff4114cc602df2db16"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6f4f70fa5bfa09ff4114cc602df2db16">SYS_BLKCTRL_TypeDef::CORE_VREFPFM_H_5</a></div><div class="ttdeci">__IO uint32_t CORE_VREFPFM_H_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3199</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html">SYS_BLKCTRL_TypeDef</a></div><div class="ttdoc">System Block Control. (SYS_BLKCTRL) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1085</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o2_x___t_y_p_e_html_a0a2965cc2e3d7430bbfa0f488696e864"><div class="ttname"><a href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html#a0a2965cc2e3d7430bbfa0f488696e864">_TAB_AUTO2X_TYPE::AUTO_SW_SWR_CORE_PFM300to600K2_EN_VDROP_DET</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_PFM300to600K2_EN_VDROP_DET</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4199</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a5a2def14363813fcf6287e3edd1104bf"><div class="ttname"><a href="struct_r_t_c___type_def.html#a5a2def14363813fcf6287e3edd1104bf">RTC_TypeDef::CNT</a></div><div class="ttdeci">__I uint32_t CNT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:917</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a7b163fb3ba55b963262b5335aeb407e8"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7b163fb3ba55b963262b5335aeb407e8">HW_ASRC2_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:193</div></div>
<div class="ttc" id="struct_s_p_i3_w_i_r_e___type_def_html"><div class="ttname"><a href="struct_s_p_i3_w_i_r_e___type_def.html">SPI3WIRE_TypeDef</a></div><div class="ttdoc">2wire spi, mostly used with mouse sensor. (2WIRE_SPI) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:523</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_abd90adde6687cb70bfedd5944f175841"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#abd90adde6687cb70bfedd5944f175841">GDMA_TypeDef::STATUS_SRC_TRAN</a></div><div class="ttdeci">__I uint32_t STATUS_SRC_TRAN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:789</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aed0be9e35c465a177d50184f8e326c4c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aed0be9e35c465a177d50184f8e326c4c">SYS_BLKCTRL_TypeDef::r_40m_div_en</a></div><div class="ttdeci">__IO uint32_t r_40m_div_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1276</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___functions_html_ga9cfdea116b53add4a6a7925cecb80c0c"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___functions.html#ga9cfdea116b53add4a6a7925cecb80c0c">btaon_fast_read_8b</a></div><div class="ttdeci">uint8_t btaon_fast_read_8b(uint16_t offset)</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_ae4cd27d14939f040beb68575defcd23f"><div class="ttname"><a href="struct_i2_c___type_def.html#ae4cd27d14939f040beb68575defcd23f">I2C_TypeDef::IC_RAW_INTR_STAT</a></div><div class="ttdeci">__I uint32_t IC_RAW_INTR_STAT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:676</div></div>
<div class="ttc" id="struct_q_d_e_c___type_def_html_afaacffb4f67efcb63a0372140c4e50cb"><div class="ttname"><a href="struct_q_d_e_c___type_def.html#afaacffb4f67efcb63a0372140c4e50cb">QDEC_TypeDef::INT_MASK</a></div><div class="ttdeci">__IO uint32_t INT_MASK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1057</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af7ddd8bdcaaca87c9210ebc01eb8d5c7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af7ddd8bdcaaca87c9210ebc01eb8d5c7">SYS_BLKCTRL_TypeDef::r_aon_rd_opt</a></div><div class="ttdeci">__IO uint32_t r_aon_rd_opt</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1118</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a9d0779054210b8d7109f51a05d70206c"><div class="ttname"><a href="struct_a_d_c___type_def.html#a9d0779054210b8d7109f51a05d70206c">ADC_TypeDef::FIFO</a></div><div class="ttdeci">__O uint32_t FIFO</div><div class="ttdoc">0x00 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:716</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a313fc624bc9ce018a252e3b3b4436437"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a313fc624bc9ce018a252e3b3b4436437">SYS_BLKCTRL_TypeDef::bypass_dcd_dbnc</a></div><div class="ttdeci">__IO uint32_t bypass_dcd_dbnc</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2064</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_ad4cd3d14622ac728f59e6306c80c6834"><div class="ttname"><a href="struct_a_d_c___type_def.html#ad4cd3d14622ac728f59e6306c80c6834">ADC_TypeDef::SCHTAB7</a></div><div class="ttdeci">__IO uint32_t SCHTAB7</div><div class="ttdoc">0x2C </div><div class="ttdef"><b>Definition:</b> rtl876x.h:727</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_a6e3c0f769e26aaad4173b5199f0da930"><div class="ttname"><a href="struct_r_x_i300___typedef.html#a6e3c0f769e26aaad4173b5199f0da930">RXI300_Typedef::rsvd1</a></div><div class="ttdeci">__I uint32_t rsvd1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4101</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o2_x___t_y_p_e_html_a3f9f2ab7dd42b44adbd21e739c7f847c"><div class="ttname"><a href="union___t_a_b___a_u_t_o2_x___t_y_p_e.html#a3f9f2ab7dd42b44adbd21e739c7f847c">_TAB_AUTO2X_TYPE::AUTO_SW_SWR_CORE_PFM300to600K2_TUNE_CCOT_MANU_CODE</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_PFM300to600K2_TUNE_CCOT_MANU_CODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4195</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o5_x___t_y_p_e_html_a61525276cad7d62d896cc61b77544611"><div class="ttname"><a href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a61525276cad7d62d896cc61b77544611">_TAB_AUTO5X_TYPE::AUTO_SW_XTAL_SEL_MODE</a></div><div class="ttdeci">uint32_t AUTO_SW_XTAL_SEL_MODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4252</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afbadd948e860e419d693d5c888ebfb1c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afbadd948e860e419d693d5c888ebfb1c">SYS_BLKCTRL_TypeDef::BIT_CKE_SPORT0_EN</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_SPORT0_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1469</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2aed2b98ccd2d42c13e2d23c405efd5d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2aed2b98ccd2d42c13e2d23c405efd5d">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_UART2_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_UART2_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1556</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a28b90a704f9fe5ff150bcfb872b9620e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a28b90a704f9fe5ff150bcfb872b9620e">SYS_BLKCTRL_TypeDef::BIT_PERI_ADC_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_ADC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1430</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html"><div class="ttname"><a href="struct_u_a_r_t___type_def.html">UART_TypeDef</a></div><div class="ttdoc">Universal Asynchronous Receiver/Transmitter, version 1.0. (UART) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:452</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a81ccffb1a52ff39f22264f3b858f1e6c"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a81ccffb1a52ff39f22264f3b858f1e6c">USB_ISOC_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:146</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a7a0a1c50ab3ee8e1cf2396e9a1abe877"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7a0a1c50ab3ee8e1cf2396e9a1abe877">GDMA0_Channel10_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:118</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a51e1decfe78d0f453e6dfc287c42dfc3"><div class="ttname"><a href="struct_i2_c___type_def.html#a51e1decfe78d0f453e6dfc287c42dfc3">I2C_TypeDef::IC_FS_SPKLEN</a></div><div class="ttdeci">__IO uint32_t IC_FS_SPKLEN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:703</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a61cca814e7ffac031c0579b6b5d80db9"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a61cca814e7ffac031c0579b6b5d80db9">SPIC_TypeDef::BAUDR</a></div><div class="ttdeci">__IO uint32_t BAUDR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3720</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o1_x___t_y_p_e_html_a2746dcf9bd06f2eeac6d6e1f24bfb969"><div class="ttname"><a href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html#a2746dcf9bd06f2eeac6d6e1f24bfb969">_TAB_AUTO1X_TYPE::AUTO_SW_SWR_CORE_PFM300to600K_TUNE_PFM_COMP_SAMPLE_CYC</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_PFM300to600K_TUNE_PFM_COMP_SAMPLE_CYC</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4184</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aefc45052eb39c842735d70f6d364c564"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aefc45052eb39c842735d70f6d364c564">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_FLASH1_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_FLASH1_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1643</div></div>
<div class="ttc" id="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def_html_ae34a4d76117e4b1bad6df60d302f226c"><div class="ttname"><a href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#ae34a4d76117e4b1bad6df60d302f226c">OTP_RANG_PROTECT_TypeDef::reg_otp_wp_start_addr</a></div><div class="ttdeci">__IO uint32_t reg_otp_wp_start_addr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3382</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5d63c114e501fb44691d83f2d57f0698"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5d63c114e501fb44691d83f2d57f0698">SYS_BLKCTRL_TypeDef::XTAL_GM_OUT</a></div><div class="ttdeci">__I uint32_t XTAL_GM_OUT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2748</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0d47b35c357a6b0c8c8d913623e5308b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0d47b35c357a6b0c8c8d913623e5308b">SYS_BLKCTRL_TypeDef::r_timer_clk_src_sel_0</a></div><div class="ttdeci">__IO uint32_t r_timer_clk_src_sel_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2912</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea9a5e406172011cd269146c2fe0a62b69"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea9a5e406172011cd269146c2fe0a62b69">BAUD_RATE_6000000</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:504</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a6de2f882056c95e851122810811a509a"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a6de2f882056c95e851122810811a509a">RTC_LED_TypeDef::S_LED_CH2_P2_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH2_P2_CR</div><div class="ttdoc">0x6C </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1031</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a2b0e7b827ec498ec72361dc4797e4ac6"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a2b0e7b827ec498ec72361dc4797e4ac6">RTC_LED_TypeDef::S_LED_CH2_P6_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH2_P6_CR</div><div class="ttdoc">0x7C </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1035</div></div>
<div class="ttc" id="struct_p_f___r_t_c___type_def_html_a7cdf2ce6918e0cda325c255b7c67bb19"><div class="ttname"><a href="struct_p_f___r_t_c___type_def.html#a7cdf2ce6918e0cda325c255b7c67bb19">PF_RTC_TypeDef::BACKUP</a></div><div class="ttdeci">__IO uint32_t BACKUP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:930</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afcbea220c6262b43070cf9d5a10e7601"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afcbea220c6262b43070cf9d5a10e7601">SYS_BLKCTRL_TypeDef::BIT_SOC_SWR_SS_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SWR_SS_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1329</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o0_x___t_y_p_e_html_a134240bc6149d901e426171a82068094"><div class="ttname"><a href="union___t_a_b___a_u_t_o0_x___t_y_p_e.html#a134240bc6149d901e426171a82068094">_TAB_AUTO0X_TYPE::d32</a></div><div class="ttdeci">uint32_t d32</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4165</div></div>
<div class="ttc" id="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def_html_aa4cf3a894ef913acb215e4caa2fad25c"><div class="ttname"><a href="struct_o_t_p___r_a_n_g___p_r_o_t_e_c_t___type_def.html#aa4cf3a894ef913acb215e4caa2fad25c">OTP_RANG_PROTECT_TypeDef::reg_otp_rp_start_addr</a></div><div class="ttdeci">__IO uint32_t reg_otp_rp_start_addr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3370</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a03dc396f8ba055e898decefcc73fac03"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a03dc396f8ba055e898decefcc73fac03">RTC_LED_TypeDef::S_LED_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CR</div><div class="ttdoc">0x00 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1000</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a043ba8ef1695c40c114d973588c5d6cd"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a043ba8ef1695c40c114d973588c5d6cd">GDMA0_Channel3_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:107</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___macros_html_ga873030d1db95afbde4ce4ed2952118b4"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___macros.html#ga873030d1db95afbde4ce4ed2952118b4">TAB_AUTO5X_TYPE</a></div><div class="ttdeci">union _TAB_AUTO5X_TYPE TAB_AUTO5X_TYPE</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ada75b38d74ae148defa5e582deacab74"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ada75b38d74ae148defa5e582deacab74">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_SPI_3WIRE_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_SPI_3WIRE_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1710</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_aafb83abba53d14db86fc949eafb1a776"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#aafb83abba53d14db86fc949eafb1a776">UART_TypeDef::REG_TXDONE_INT</a></div><div class="ttdeci">__IO uint32_t REG_TXDONE_INT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:475</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_abfe7823f6b4f97e7d4a6b7d4e174353c"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#abfe7823f6b4f97e7d4a6b7d4e174353c">SoC_VENDOR_REG_TypeDef::tdm0_intr_tx</a></div><div class="ttdeci">__IO uint32_t tdm0_intr_tx</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3484</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_a55a58c2fb9ede5a9d5ce21ea2fda1889"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#a55a58c2fb9ede5a9d5ce21ea2fda1889">UART_TypeDef::RSVD1</a></div><div class="ttdeci">__IO uint32_t RSVD1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:468</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a35e65a5f3b99a405cf546993e874a584"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a35e65a5f3b99a405cf546993e874a584">SYS_BLKCTRL_TypeDef::REG_PERION_REG_PERI_GTIMER_CLK_CTRL</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_PERI_GTIMER_CLK_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2906</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afd8224dc8b8ef2db415ddcec5f9e1f63"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afd8224dc8b8ef2db415ddcec5f9e1f63">SYS_BLKCTRL_TypeDef::RESERVED_7</a></div><div class="ttdeci">__IO uint32_t RESERVED_7</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2301</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a58c09d15204caec6f4a662f57796910c"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a58c09d15204caec6f4a662f57796910c">RTC_LED_TypeDef::S_LED_CH0_P4_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH0_P4_CR</div><div class="ttdoc">0x18 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1006</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6c14a776d7c5de64aecc5ace50a250eb"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6c14a776d7c5de64aecc5ace50a250eb">SYS_BLKCTRL_TypeDef::r_DSP2_CLK_SRC_EN</a></div><div class="ttdeci">__IO uint32_t r_DSP2_CLK_SRC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2855</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8693500eff174f16119e96234fee73af">BusFault_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:77</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea652a6b9f89804a7251051e4c05ee154c"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea652a6b9f89804a7251051e4c05ee154c">BAUD_RATE_460800</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:493</div></div>
<div class="ttc" id="struct_p_f___r_t_c___type_def_html_a00be2e0bf3e38ab6f33f8349d9e7a200"><div class="ttname"><a href="struct_p_f___r_t_c___type_def.html#a00be2e0bf3e38ab6f33f8349d9e7a200">PF_RTC_TypeDef::COMP0</a></div><div class="ttdeci">__IO uint32_t COMP0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:926</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a2caee3019362ce4e4081328554d8feb5"><div class="ttname"><a href="struct_i2_c___type_def.html#a2caee3019362ce4e4081328554d8feb5">I2C_TypeDef::IC_FS_SCL_LCNT</a></div><div class="ttdeci">__IO uint32_t IC_FS_SCL_LCNT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:671</div></div>
<div class="ttc" id="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def_html_ae86548bb7c7d94862cd7732ce3c7f3c9"><div class="ttname"><a href="struct_p_h_e_r_i_p_h_e_r_i_a_l___type_def.html#ae86548bb7c7d94862cd7732ce3c7f3c9">PHERIPHERIAL_TypeDef::PERI_CLK_CTRL0</a></div><div class="ttdeci">__IO uint32_t PERI_CLK_CTRL0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3327</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_ab5c9d9ca1a494d566177af867c8cf499"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#ab5c9d9ca1a494d566177af867c8cf499">GDMA_TypeDef::RSVD12</a></div><div class="ttdeci">uint32_t RSVD12</div><div class="ttdef"><b>Definition:</b> rtl876x.h:801</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_a8948330d38e1edcb41262a602ee28ac5"><div class="ttname"><a href="struct_r_x_i300___typedef.html#a8948330d38e1edcb41262a602ee28ac5">RXI300_Typedef::NAME</a></div><div class="ttdeci">__I uint32_t NAME</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4072</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a33d8df4720b6e9909eee766ac1dd47b2"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a33d8df4720b6e9909eee766ac1dd47b2">SPIC_TypeDef::CTRLR0</a></div><div class="ttdeci">__IO uint32_t CTRLR0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3715</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5ef0e52d9887423b5a7a394dbd227383"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5ef0e52d9887423b5a7a394dbd227383">SYS_BLKCTRL_TypeDef::REG_PERION_DUMMY_13</a></div><div class="ttdeci">__IO uint32_t REG_PERION_DUMMY_13</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2090</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083aac21f1028efa1ce7b53a15df81b48f39"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aac21f1028efa1ce7b53a15df81b48f39">SPIC4_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:173</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3d8f2ffa3bca31784313e99b85d4f6fe"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3d8f2ffa3bca31784313e99b85d4f6fe">SYS_BLKCTRL_TypeDef::r_psram_pinmux_sel</a></div><div class="ttdeci">__IO uint32_t r_psram_pinmux_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2191</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a65d24597e32a1b77e404473ceee46d16"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a65d24597e32a1b77e404473ceee46d16">SoC_VENDOR_REG_TypeDef::tdm1_intr_rx</a></div><div class="ttdeci">__IO uint32_t tdm1_intr_rx</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3487</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab5371f9c1abca7bf6c9d155a09203c62"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab5371f9c1abca7bf6c9d155a09203c62">SYS_BLKCTRL_TypeDef::REG_PERION_PON_GPIO_DBNC_CTRL</a></div><div class="ttdeci">__IO uint32_t REG_PERION_PON_GPIO_DBNC_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2874</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6f0ef7f0e1f59bbb412936c5de4681ea"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6f0ef7f0e1f59bbb412936c5de4681ea">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCKE_DSP</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCKE_DSP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1722</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083afa7f89ab9f5d1965ea1599578d01a454">SPI0_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:98</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a3f60e810c162ab26fbde3c4c934609cf"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a3f60e810c162ab26fbde3c4c934609cf">SDIO_TypeDef::SW_RESET</a></div><div class="ttdeci">__IO uint8_t SW_RESET</div><div class="ttdef"><b>Definition:</b> rtl876x.h:628</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a62715dc72c55b831e6847d0e4cd64782"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a62715dc72c55b831e6847d0e4cd64782">SPIC_TypeDef::WRITE_QUAD_ADDR_DATA</a></div><div class="ttdeci">__IO uint32_t WRITE_QUAD_ADDR_DATA</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3755</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5682e0c43508f075fcc6559e172c7f26"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5682e0c43508f075fcc6559e172c7f26">SYS_BLKCTRL_TypeDef::BIT_PERI_SPI2W_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_SPI2W_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1403</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o1_x___t_y_p_e_html"><div class="ttname"><a href="union___t_a_b___a_u_t_o1_x___t_y_p_e.html">_TAB_AUTO1X_TYPE</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:4175</div></div>
<div class="ttc" id="struct_l_p_c___type_def_html_a00c7347a69995b2794de958840ec6007"><div class="ttname"><a href="struct_l_p_c___type_def.html#a00c7347a69995b2794de958840ec6007">LPC_TypeDef::LPC_SR_IN_SLEEP_MODE</a></div><div class="ttdeci">__IO uint32_t LPC_SR_IN_SLEEP_MODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:945</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afca6c2983467a56f6d81ff2efbb1ca34"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afca6c2983467a56f6d81ff2efbb1ca34">SYS_BLKCTRL_TypeDef::GM_STUP</a></div><div class="ttdeci">__IO uint32_t GM_STUP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2723</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1ac15a8af15b5e984688253a1778e898"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1ac15a8af15b5e984688253a1778e898">SYS_BLKCTRL_TypeDef::RESERVED_3</a></div><div class="ttdeci">__I uint32_t RESERVED_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2310</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083acc19b5a8901ff01d534babd9e34be6e4"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083acc19b5a8901ff01d534babd9e34be6e4">RESERVED0_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:178</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ae9bbad025e3522983d782450a9b6e1fc"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ae9bbad025e3522983d782450a9b6e1fc">SYS_BLKCTRL_TypeDef::REG_PERION_REG_DSP_TOP_CTRL</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_DSP_TOP_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1868</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083abeeba60b6f454bd82431ed946d20c4f6"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083abeeba60b6f454bd82431ed946d20c4f6">IR_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:112</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a51fe95c38e7dc37a8412061919257ab0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a51fe95c38e7dc37a8412061919257ab0">SYS_BLKCTRL_TypeDef::REG_PERION_REG_SYS_CLK_SEL</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_SYS_CLK_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1107</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867eadb1db8d5e6fa7532419e3f2dd8a0effd"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eadb1db8d5e6fa7532419e3f2dd8a0effd">BAUD_RATE_115200</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:489</div></div>
<div class="ttc" id="struct_i_r___type_def_html_a9b1a173b5c8cb4b91806a9fb2b484060"><div class="ttname"><a href="struct_i_r___type_def.html#a9b1a173b5c8cb4b91806a9fb2b484060">IR_TypeDef::RX_CONFIG</a></div><div class="ttdeci">__IO uint32_t RX_CONFIG</div><div class="ttdef"><b>Definition:</b> rtl876x.h:555</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aad3d571a60ce98f779e5d8d9e349a8a8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aad3d571a60ce98f779e5d8d9e349a8a8">SYS_BLKCTRL_TypeDef::BIT_PERI_I2C2_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_I2C2_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2977</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa07d6c6d19c3366b30f10b9352f34642"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa07d6c6d19c3366b30f10b9352f34642">SYS_BLKCTRL_TypeDef::r_spi_clk_sel</a></div><div class="ttdeci">__IO uint32_t r_spi_clk_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2267</div></div>
<div class="ttc" id="struct_k_e_y_s_c_a_n___type_def_html_aece2c880dc5ba01a2fc9326dc080dc26"><div class="ttname"><a href="struct_k_e_y_s_c_a_n___type_def.html#aece2c880dc5ba01a2fc9326dc080dc26">KEYSCAN_TypeDef::STATUS</a></div><div class="ttdeci">__I uint32_t STATUS</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3617</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a408c8e83d79bd296e2cc578a2b129187"><div class="ttname"><a href="struct_a_d_c___type_def.html#a408c8e83d79bd296e2cc578a2b129187">ADC_TypeDef::SCHTAB2</a></div><div class="ttdeci">__IO uint32_t SCHTAB2</div><div class="ttdoc">0x18 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:722</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_ac9a869130fd7822cb19303c334cf299b"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#ac9a869130fd7822cb19303c334cf299b">GDMA_TypeDef::STATUS_ERR</a></div><div class="ttdeci">__I uint32_t STATUS_ERR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:793</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a019a4dd9f996235c9994928a4635f6ab"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a019a4dd9f996235c9994928a4635f6ab">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_UART1_HCI_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_UART1_HCI_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1622</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a044012cc98c2cfb96b052c45a187d595"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a044012cc98c2cfb96b052c45a187d595">GDMA0_Channel0_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:104</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a449a1c50638b719d102693035f43c4b6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a449a1c50638b719d102693035f43c4b6">SYS_BLKCTRL_TypeDef::r_nna_clk_src_sel_1</a></div><div class="ttdeci">__IO uint32_t r_nna_clk_src_sel_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2219</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a5f159cd97def70baad2faa8d250bb86a"><div class="ttname"><a href="struct_r_t_c___type_def.html#a5f159cd97def70baad2faa8d250bb86a">RTC_TypeDef::COMP2</a></div><div class="ttdeci">__IO uint32_t COMP2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:911</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9a7f4a3438c2a70082e21b6da2671e9d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9a7f4a3438c2a70082e21b6da2671e9d">SYS_BLKCTRL_TypeDef::REG_PERION_SWR_SS_LUT_4</a></div><div class="ttdeci">__IO uint32_t REG_PERION_SWR_SS_LUT_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3237</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea09515a49cc1f73a8a497ff9dc97536e6"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea09515a49cc1f73a8a497ff9dc97536e6">BAUD_RATE_57600</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:487</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8adff4a33d2ca4e05c19b04ad27493fb"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8adff4a33d2ca4e05c19b04ad27493fb">SYS_BLKCTRL_TypeDef::BIT_PERI_GT14_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GT14_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2921</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abad6511e2b40301b60d329b8f9876b81"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abad6511e2b40301b60d329b8f9876b81">SYS_BLKCTRL_TypeDef::REG_PERION_SWR_SS_LUT_3</a></div><div class="ttdeci">__IO uint32_t REG_PERION_SWR_SS_LUT_3</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3225</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a75536203b007628ed1dafd2b46d56ad2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a75536203b007628ed1dafd2b46d56ad2">SYS_BLKCTRL_TypeDef::CORE_ENEAIqX2_H_0</a></div><div class="ttdeci">__IO uint32_t CORE_ENEAIqX2_H_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2527</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a002aab6d34c72f4d93d43bdfec252801"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a002aab6d34c72f4d93d43bdfec252801">SYS_BLKCTRL_TypeDef::dbnc_div_sel</a></div><div class="ttdeci">__IO uint32_t dbnc_div_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2878</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7daa6fdecd2f20ce6ccc5cedf42a9755"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7daa6fdecd2f20ce6ccc5cedf42a9755">SYS_BLKCTRL_TypeDef::dbnc_div_en</a></div><div class="ttdeci">__IO uint32_t dbnc_div_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2879</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_ae07424b1f1bc2ffc284349fd95737f8b"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#ae07424b1f1bc2ffc284349fd95737f8b">UART_TypeDef::FIFO_LEVEL</a></div><div class="ttdeci">__I uint32_t FIFO_LEVEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:473</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a90bb1423d9559f42635186110029e181"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a90bb1423d9559f42635186110029e181">GDMA_TypeDef::RSVD28</a></div><div class="ttdeci">uint32_t RSVD28</div><div class="ttdef"><b>Definition:</b> rtl876x.h:838</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3e3f219748b22a56016c53551c86826a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3e3f219748b22a56016c53551c86826a">SYS_BLKCTRL_TypeDef::r_cpu_slow_opt_sdio</a></div><div class="ttdeci">__IO uint32_t r_cpu_slow_opt_sdio</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1173</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___peripheral___registers___structures_html_ga685e1ee960344dd13b05415e1a54867e"><div class="ttname"><a href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga685e1ee960344dd13b05415e1a54867e">UartBaudRate_TypeDef</a></div><div class="ttdeci">UartBaudRate_TypeDef</div><div class="ttdef"><b>Definition:</b> rtl876x.h:479</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a25426f9898d33d3e56b519a37aed0685"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a25426f9898d33d3e56b519a37aed0685">GDMA_TypeDef::RSVD18</a></div><div class="ttdeci">uint32_t RSVD18</div><div class="ttdef"><b>Definition:</b> rtl876x.h:814</div></div>
<div class="ttc" id="struct_p_f___r_t_c___type_def_html_a5a2def14363813fcf6287e3edd1104bf"><div class="ttname"><a href="struct_p_f___r_t_c___type_def.html#a5a2def14363813fcf6287e3edd1104bf">PF_RTC_TypeDef::CNT</a></div><div class="ttdeci">__I uint32_t CNT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:931</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_add907da9759c54c39b1f8a5c78951246"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#add907da9759c54c39b1f8a5c78951246">GDMA_TypeDef::RSVD13</a></div><div class="ttdeci">uint32_t RSVD13</div><div class="ttdef"><b>Definition:</b> rtl876x.h:803</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a17c5b077084a009884a61585c2241537"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a17c5b077084a009884a61585c2241537">RESERVED5_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:183</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a1a608e9265e9064d47413b202650f62d"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a1a608e9265e9064d47413b202650f62d">RTC_LED_TypeDef::S_LED_CH2_P3_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH2_P3_CR</div><div class="ttdoc">0x70 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1032</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1c3949fe345f86b23731e3c7cd8076d7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1c3949fe345f86b23731e3c7cd8076d7">SYS_BLKCTRL_TypeDef::BIT_CKE_RSA</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_RSA</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1626</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_a8bd049e73cf13a7d04e38dbe3aa46fc9"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#a8bd049e73cf13a7d04e38dbe3aa46fc9">UART_TypeDef::TXPLSR</a></div><div class="ttdeci">__IO uint32_t TXPLSR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:465</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac2fafd8082cacde980e553c4506819d7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac2fafd8082cacde980e553c4506819d7">SYS_BLKCTRL_TypeDef::RESERVED_4</a></div><div class="ttdeci">__I uint32_t RESERVED_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2309</div></div>
<div class="ttc" id="struct_p_e_r_i___i_n_t___type_def_html_a85444f56cd69d2ea9b5f4bfd5a65bd51"><div class="ttname"><a href="struct_p_e_r_i___i_n_t___type_def.html#a85444f56cd69d2ea9b5f4bfd5a65bd51">PERI_INT_TypeDef::MODE</a></div><div class="ttdeci">__IO uint32_t MODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3342</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1d63b2c9e01f41987ae8ca236c91ae33"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1d63b2c9e01f41987ae8ca236c91ae33">SYS_BLKCTRL_TypeDef::CORE_VOUT_TUNE_PWM_H_5</a></div><div class="ttdeci">__IO uint32_t CORE_VOUT_TUNE_PWM_H_5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3173</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a01326a8440251bda2a21a1fad7446994"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a01326a8440251bda2a21a1fad7446994">ANC_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:202</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html_a490138be98e11dc58ee53d44384741ca"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html#a490138be98e11dc58ee53d44384741ca">GDMA_ChannelTypeDef::DSTAT</a></div><div class="ttdeci">__IO uint32_t DSTAT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:856</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_af7e81917ca4f0b47ac922157c9e8dead"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#af7e81917ca4f0b47ac922157c9e8dead">GDMA_TypeDef::MASK_DST_TRAN</a></div><div class="ttdeci">__IO uint32_t MASK_DST_TRAN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:802</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9972ce5ec49142a765982c53738b2c6a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9972ce5ec49142a765982c53738b2c6a">SYS_BLKCTRL_TypeDef::r_PON_SPI1_BRG_EN</a></div><div class="ttdeci">__IO uint32_t r_PON_SPI1_BRG_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2608</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a85c19ea57d164fff0fc25758815e5b25"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a85c19ea57d164fff0fc25758815e5b25">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_KEYSCAN_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_KEYSCAN_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1700</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a306350156b44eac3f4b4232b29496142"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a306350156b44eac3f4b4232b29496142">SDIO_TypeDef::DEBUG_INFO</a></div><div class="ttdeci">__I uint8_t DEBUG_INFO</div><div class="ttdef"><b>Definition:</b> rtl876x.h:646</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a1aca5ce99051c2c14f0321c32cafcadf"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a1aca5ce99051c2c14f0321c32cafcadf">GDMA_TypeDef::RSVD15</a></div><div class="ttdeci">uint32_t RSVD15</div><div class="ttdef"><b>Definition:</b> rtl876x.h:808</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea5c09d714c6010352674bea38d9de4b62"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea5c09d714c6010352674bea38d9de4b62">BAUD_RATE_9600</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:482</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea7ad76e8c0baf862e0e47e8440ff5488a"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea7ad76e8c0baf862e0e47e8440ff5488a">BAUD_RATE_1500000</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:499</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a28ce11d48947c4e8c8ecbf67b116b081"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a28ce11d48947c4e8c8ecbf67b116b081">SYS_BLKCTRL_TypeDef::otp_reg_key_auto_load_rdy</a></div><div class="ttdeci">__I uint32_t otp_reg_key_auto_load_rdy</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3107</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a7652506bb47883d39a3c7d4e1ea09dec"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a7652506bb47883d39a3c7d4e1ea09dec">GDMA0_Channel6_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:114</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad80b32308bcb2aea86ecdd0f18e78ce9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad80b32308bcb2aea86ecdd0f18e78ce9">SYS_BLKCTRL_TypeDef::r_timer_clk_src_sel_1</a></div><div class="ttdeci">__IO uint32_t r_timer_clk_src_sel_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2913</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a2b3aad1b89bc955610152d610b49f6ff"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a2b3aad1b89bc955610152d610b49f6ff">SDIO_TypeDef::NORMAL_INTR_SR_EN</a></div><div class="ttdeci">__IO uint16_t NORMAL_INTR_SR_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:631</div></div>
<div class="ttc" id="struct_k_e_y_s_c_a_n___type_def_html_ab40c89c59391aaa9d9a8ec011dd0907a"><div class="ttname"><a href="struct_k_e_y_s_c_a_n___type_def.html#ab40c89c59391aaa9d9a8ec011dd0907a">KEYSCAN_TypeDef::CR</a></div><div class="ttdeci">__IO uint32_t CR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3611</div></div>
<div class="ttc" id="struct_l_p_c___type_def_html_abcde2a0e023daf649f837dfb148b994c"><div class="ttname"><a href="struct_l_p_c___type_def.html#abcde2a0e023daf649f837dfb148b994c">LPC_TypeDef::LPC_SR</a></div><div class="ttdeci">__IO uint32_t LPC_SR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:942</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa12368d3c1d13e34271db1395befa260"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa12368d3c1d13e34271db1395befa260">SYS_BLKCTRL_TypeDef::RESERVED_1</a></div><div class="ttdeci">__IO uint32_t RESERVED_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1275</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a35231d91d856f38ae277a4cfc27d24ec"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a35231d91d856f38ae277a4cfc27d24ec">GDMA_TypeDef::LstSrcReg</a></div><div class="ttdeci">__IO uint32_t LstSrcReg</div><div class="ttdef"><b>Definition:</b> rtl876x.h:828</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a75d3deb5ba0231b74f3c764981f805b2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a75d3deb5ba0231b74f3c764981f805b2">SYS_BLKCTRL_TypeDef::XAAC_READY</a></div><div class="ttdeci">__I uint32_t XAAC_READY</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2747</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ad1f8257995120fd90b0d4c177a02de5f"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad1f8257995120fd90b0d4c177a02de5f">TIM14_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:166</div></div>
<div class="ttc" id="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t___c_o_n_t_r_o_l_html_af7e865edfb64eab7925e8c1cf3b47baa"><div class="ttname"><a href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t___c_o_n_t_r_o_l.html#af7e865edfb64eab7925e8c1cf3b47baa">BTAON_FAST_RTC_AON_WDT_CONTROL::wdt_disable</a></div><div class="ttdeci">uint32_t wdt_disable</div><div class="ttdef"><b>Definition:</b> rtl876x.h:985</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a18c88f710fadade9ba184341b405d612"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a18c88f710fadade9ba184341b405d612">SYS_BLKCTRL_TypeDef::BIT_PERI_DSP2_CORE_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_DSP2_CORE_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1399</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_ab10d2a8627713ab50cf27a44e94b791a"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#ab10d2a8627713ab50cf27a44e94b791a">SPIC_TypeDef::FLUSH_FIFO</a></div><div class="ttdeci">__IO uint32_t FLUSH_FIFO</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3764</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5cf4a881bf15a6d94657ea52ff58f597"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5cf4a881bf15a6d94657ea52ff58f597">SYS_BLKCTRL_TypeDef::disable_pll_pre_gating</a></div><div class="ttdeci">__IO uint32_t disable_pll_pre_gating</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2777</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5538e12edf5cd063f6a3afec5644da0d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5538e12edf5cd063f6a3afec5644da0d">SYS_BLKCTRL_TypeDef::REG_PERION_REG_SOC_AUDIO_CLK_CTRL_C</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_SOC_AUDIO_CLK_CTRL_C</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1498</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o3_x___t_y_p_e_html_afba60cd43214f2d439f3fa6fbe7b5f2f"><div class="ttname"><a href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#afba60cd43214f2d439f3fa6fbe7b5f2f">_TAB_AUTO3X_TYPE::AUTO_SW_SWR_CORE_EN_PFM_FORCE_OFF_TO_ZCD2</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_EN_PFM_FORCE_OFF_TO_ZCD2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4225</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab0fb7f3991326c132835f878723024d2"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab0fb7f3991326c132835f878723024d2">SYS_BLKCTRL_TypeDef::r_dsp_div_en</a></div><div class="ttdeci">__IO uint32_t r_dsp_div_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1224</div></div>
<div class="ttc" id="struct_p_e_r_i___i_n_t___type_def_html_a706e506b9688bcfe4001615eccb254ba"><div class="ttname"><a href="struct_p_e_r_i___i_n_t___type_def.html#a706e506b9688bcfe4001615eccb254ba">PERI_INT_TypeDef::EDGE_MODE</a></div><div class="ttdeci">__IO uint32_t EDGE_MODE</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3346</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a3846ca66b65a6424fb6d4900bafc2d72"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a3846ca66b65a6424fb6d4900bafc2d72">SYS_BLKCTRL_TypeDef::REG_PERION_REG_SOC_PERI_FUNC0_EN</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_SOC_PERI_FUNC0_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1376</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a645f51796ee6bf2a176015ef152ac716"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a645f51796ee6bf2a176015ef152ac716">SYS_BLKCTRL_TypeDef::r_cpu_slow_opt_usb</a></div><div class="ttdeci">__IO uint32_t r_cpu_slow_opt_usb</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1174</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a4f8dc231c02d3b20afa5d20584247102"><div class="ttname"><a href="struct_s_p_i___type_def.html#a4f8dc231c02d3b20afa5d20584247102">SPI_TypeDef::RX_SAMPLE_DLY</a></div><div class="ttdeci">__IO uint32_t RX_SAMPLE_DLY</div><div class="ttdef"><b>Definition:</b> rtl876x.h:601</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ac90c223e2cf02f712da2d83ce000666d"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ac90c223e2cf02f712da2d83ce000666d">SLAVE_PORT_MONITOR_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:175</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2c4685027af8d0e3e3894bde93c13b6e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2c4685027af8d0e3e3894bde93c13b6e">SYS_BLKCTRL_TypeDef::r_PON_DLYSEL_SPIM1</a></div><div class="ttdeci">__IO uint32_t r_PON_DLYSEL_SPIM1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2564</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6294b03e6d90cff2e2e17c1aaad82144"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6294b03e6d90cff2e2e17c1aaad82144">SYS_BLKCTRL_TypeDef::REG_PERION_REG_PESOC_PERI_CLK_CTRL0</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_PESOC_PERI_CLK_CTRL0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1616</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_a3b8014599c63918a1d87260caf60ac24"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#a3b8014599c63918a1d87260caf60ac24">SoC_VENDOR_REG_TypeDef::rdp_intr_en</a></div><div class="ttdeci">__IO uint32_t rdp_intr_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3575</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:306</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o3_x___t_y_p_e_html_a44d66c40d8945d17a57c1810c87c63a9"><div class="ttname"><a href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#a44d66c40d8945d17a57c1810c87c63a9">_TAB_AUTO3X_TYPE::AUTO_SW_SWR_CORE_SEL_FOLLOWCTRL1</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_SEL_FOLLOWCTRL1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4210</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2182bd26eac082f531c74d2b9afa274b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2182bd26eac082f531c74d2b9afa274b">SYS_BLKCTRL_TypeDef::r_mcu_fft1_cken</a></div><div class="ttdeci">__IO uint32_t r_mcu_fft1_cken</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1806</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9945402d4daa825ff523bca16816d13c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9945402d4daa825ff523bca16816d13c">SYS_BLKCTRL_TypeDef::REG_PERION_REG_SOC_AUDIO_CLK_CTRL_B</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_SOC_AUDIO_CLK_CTRL_B</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1490</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad57ae72c44de48174c35a98405e962d9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad57ae72c44de48174c35a98405e962d9">SYS_BLKCTRL_TypeDef::REG_PERION_REG_SYS_CLK_SEL_2</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_SYS_CLK_SEL_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1262</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a03f012c9157435c022f32616aca5bab9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a03f012c9157435c022f32616aca5bab9">SYS_BLKCTRL_TypeDef::r_PON_DLYSEL_SPIM0</a></div><div class="ttdeci">__IO uint32_t r_PON_DLYSEL_SPIM0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2563</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad81d447b6c0b13b9ac6f43d0d14e8185"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad81d447b6c0b13b9ac6f43d0d14e8185">SYS_BLKCTRL_TypeDef::r_nna_div_sel</a></div><div class="ttdeci">__IO uint32_t r_nna_div_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2216</div></div>
<div class="ttc" id="struct_l_p_c___type_def_html_afc6ccae720927b8f9c829e57dfce7848"><div class="ttname"><a href="struct_l_p_c___type_def.html#afc6ccae720927b8f9c829e57dfce7848">LPC_TypeDef::LPC_CMP_LOAD</a></div><div class="ttdeci">__IO uint32_t LPC_CMP_LOAD</div><div class="ttdef"><b>Definition:</b> rtl876x.h:943</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a188bbc8d7c09c06d459513e74d70d330"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a188bbc8d7c09c06d459513e74d70d330">SYS_BLKCTRL_TypeDef::vdp_src_en</a></div><div class="ttdeci">__IO uint32_t vdp_src_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2342</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_afa8f20df83dd42e533941a9cb536255a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#afa8f20df83dd42e533941a9cb536255a">SYS_BLKCTRL_TypeDef::RF_RTL_ID</a></div><div class="ttdeci">__I uint32_t RF_RTL_ID</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1160</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a1135a894a93591708647b8c929ba5ef8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a1135a894a93591708647b8c929ba5ef8">SYS_BLKCTRL_TypeDef::REG_PERION_efuse_protection_2</a></div><div class="ttdeci">__IO uint32_t REG_PERION_efuse_protection_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3126</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a4f681a980afb6ee5657b8546025e3a54"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a4f681a980afb6ee5657b8546025e3a54">RTC_LED_TypeDef::S_LED_CH0_P8_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH0_P8_CR</div><div class="ttdoc">0x28 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1010</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea05fd7cf85d4ba3a0301af895d42b01be"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea05fd7cf85d4ba3a0301af895d42b01be">BAUD_RATE_19200</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:484</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_ae64d741298dbf9d92cb3c985b49b7077"><div class="ttname"><a href="struct_r_x_i300___typedef.html#ae64d741298dbf9d92cb3c985b49b7077">RXI300_Typedef::rsvd</a></div><div class="ttdeci">__IO uint32_t rsvd</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4148</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a8977081858d02088208c590d032a345c"><div class="ttname"><a href="struct_a_d_c___type_def.html#a8977081858d02088208c590d032a345c">ADC_TypeDef::SCHD6</a></div><div class="ttdeci">__IO uint32_t SCHD6</div><div class="ttdoc">0x48 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:734</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a56a0dde987f0e2cb95dc74d9582c7761"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56a0dde987f0e2cb95dc74d9582c7761">SYS_BLKCTRL_TypeDef::CORE_VOUT_TUNE_LDO_H</a></div><div class="ttdeci">__IO uint32_t CORE_VOUT_TUNE_LDO_H</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2382</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a16ecc20531c532755f55f423e9566850"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a16ecc20531c532755f55f423e9566850">SYS_BLKCTRL_TypeDef::occ_4_dbg_en</a></div><div class="ttdeci">__IO uint32_t occ_4_dbg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3277</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_ae2249b8b2ab54c7bd62ee83cd78f9bca"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#ae2249b8b2ab54c7bd62ee83cd78f9bca">UART_TypeDef::DLL</a></div><div class="ttdeci">__IO uint32_t DLL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:454</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html_a9498bfd998f842f379b9a04578d9e8cc"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html#a9498bfd998f842f379b9a04578d9e8cc">GDMA_ChannelTypeDef::RSVD5</a></div><div class="ttdeci">uint32_t RSVD5</div><div class="ttdef"><b>Definition:</b> rtl876x.h:857</div></div>
<div class="ttc" id="struct_p_e_r_i___i_n_t___type_def_html_a55a58c2fb9ede5a9d5ce21ea2fda1889"><div class="ttname"><a href="struct_p_e_r_i___i_n_t___type_def.html#a55a58c2fb9ede5a9d5ce21ea2fda1889">PERI_INT_TypeDef::RSVD1</a></div><div class="ttdeci">__IO uint32_t RSVD1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3344</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___functions_html_ga3a1638f14ca46a881e18e19bd6b2aac3"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___functions.html#ga3a1638f14ca46a881e18e19bd6b2aac3">btaon_fast_update_safe</a></div><div class="ttdeci">void btaon_fast_update_safe(uint16_t offset, uint16_t mask, uint16_t data)</div><div class="ttdoc">update data to aon egister safely </div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a22520546b3968c801408d475a18cc7f6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a22520546b3968c801408d475a18cc7f6">SYS_BLKCTRL_TypeDef::BIT_PERI_SPI0_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_SPI0_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2974</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a729d31521b04c36a96b9f2beafe3839a"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a729d31521b04c36a96b9f2beafe3839a">GDMA_TypeDef::RSVD30</a></div><div class="ttdeci">uint32_t RSVD30</div><div class="ttdef"><b>Definition:</b> rtl876x.h:841</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a56b3391fbde8394df533b40cb8890d03"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a56b3391fbde8394df533b40cb8890d03">SYS_BLKCTRL_TypeDef::uart3_one_wire</a></div><div class="ttdeci">__IO uint32_t uart3_one_wire</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2068</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6a24bbeac2240c34b0d1496ed110656c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6a24bbeac2240c34b0d1496ed110656c">SYS_BLKCTRL_TypeDef::r_clk_cpu_32k_en</a></div><div class="ttdeci">__IO uint32_t r_clk_cpu_32k_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1117</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6f08c36d0e6231fcfaf340889c599bc1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6f08c36d0e6231fcfaf340889c599bc1">SYS_BLKCTRL_TypeDef::CORE_VOUT_TUNE_PWM_H_6</a></div><div class="ttdeci">__IO uint32_t CORE_VOUT_TUNE_PWM_H_6</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3175</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac7424078c756aa7837d84433dd784dc0"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac7424078c756aa7837d84433dd784dc0">SYS_BLKCTRL_TypeDef::uart1_one_wire</a></div><div class="ttdeci">__IO uint32_t uart1_one_wire</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2069</div></div>
<div class="ttc" id="struct_s_p_i3_w_i_r_e___type_def_html_a088cc19c5cfcebd5f0d75fbb0049788c"><div class="ttname"><a href="struct_s_p_i3_w_i_r_e___type_def.html#a088cc19c5cfcebd5f0d75fbb0049788c">SPI3WIRE_TypeDef::RD0</a></div><div class="ttdeci">__IO uint32_t RD0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:533</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a177d055c7f06b6f68d4aa11890be39a7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a177d055c7f06b6f68d4aa11890be39a7">SYS_BLKCTRL_TypeDef::BIT_SOC_FLASH_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_FLASH_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1319</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a33d8df4720b6e9909eee766ac1dd47b2"><div class="ttname"><a href="struct_s_p_i___type_def.html#a33d8df4720b6e9909eee766ac1dd47b2">SPI_TypeDef::CTRLR0</a></div><div class="ttdeci">__IO uint32_t CTRLR0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:576</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aee3d9ea9653c6e2ee48f5714dbb676a9"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aee3d9ea9653c6e2ee48f5714dbb676a9">SYS_BLKCTRL_TypeDef::REG_PERION_0x340</a></div><div class="ttdeci">__IO uint32_t REG_PERION_0x340</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2842</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a409d5fb01466af7629ff71beb8c4c59f"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a409d5fb01466af7629ff71beb8c4c59f">RTC_LED_TypeDef::S_LED_CH0_CR0</a></div><div class="ttdeci">__IO uint32_t S_LED_CH0_CR0</div><div class="ttdoc">0x04 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1001</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083affa54e8b3cf266d565375cf2de81c0ba"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083affa54e8b3cf266d565375cf2de81c0ba">Compare_clk_10_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:155</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6b128c964bb62ba6423f1ba3f63d9bcf"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6b128c964bb62ba6423f1ba3f63d9bcf">SYS_BLKCTRL_TypeDef::BIT_TIMER_CLK_32K_EN</a></div><div class="ttdeci">__IO uint32_t BIT_TIMER_CLK_32K_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3013</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a7cdf2ce6918e0cda325c255b7c67bb19"><div class="ttname"><a href="struct_r_t_c___type_def.html#a7cdf2ce6918e0cda325c255b7c67bb19">RTC_TypeDef::BACKUP</a></div><div class="ttdeci">__IO uint32_t BACKUP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:920</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a825f3814bc86a236f277e4e89ad31b94"><div class="ttname"><a href="struct_i2_c___type_def.html#a825f3814bc86a236f277e4e89ad31b94">I2C_TypeDef::IC_CLR_INTR</a></div><div class="ttdeci">__I uint32_t IC_CLR_INTR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:679</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html"><div class="ttname"><a href="struct_s_d_i_o___type_def.html">SDIO_TypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:608</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a4acbe2bdf0c34ebcce053050cc516778"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a4acbe2bdf0c34ebcce053050cc516778">RTC_LED_TypeDef::S_LED_CH0_P5_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH0_P5_CR</div><div class="ttdoc">0x1C </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1007</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_aac244f9ab9d99c3898dc910f4cb09b67"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#aac244f9ab9d99c3898dc910f4cb09b67">SDIO_TypeDef::BUS_DLY_SEL</a></div><div class="ttdeci">__IO uint32_t BUS_DLY_SEL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:651</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_ae303db95ca14fcb5d3d8dd56191423f8"><div class="ttname"><a href="struct_i2_c___type_def.html#ae303db95ca14fcb5d3d8dd56191423f8">I2C_TypeDef::IC_INTR_MASK</a></div><div class="ttdeci">__IO uint32_t IC_INTR_MASK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:675</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a8ec4efe4f77547b40412421c63e048bc"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a8ec4efe4f77547b40412421c63e048bc">SDIO_TypeDef::LOOPBACK_CTRL</a></div><div class="ttdeci">__IO uint8_t LOOPBACK_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:645</div></div>
<div class="ttc" id="struct_s_p_i3_w_i_r_e___type_def_html_a3b1c52aef9ecd844a249637290998fa8"><div class="ttname"><a href="struct_s_p_i3_w_i_r_e___type_def.html#a3b1c52aef9ecd844a249637290998fa8">SPI3WIRE_TypeDef::RD2</a></div><div class="ttdeci">__IO uint32_t RD2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:535</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___peripheral___registers___structures_html_ga8e8f38ab746d5e0b897699dbdf49a5be"><div class="ttname"><a href="group__x3d___r_t_l876_x___peripheral___registers___structures.html#ga8e8f38ab746d5e0b897699dbdf49a5be">LogChannel_TypeDef</a></div><div class="ttdeci">LogChannel_TypeDef</div><div class="ttdef"><b>Definition:</b> rtl876x.h:507</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o0_x___t_y_p_e_html"><div class="ttname"><a href="union___t_a_b___a_u_t_o0_x___t_y_p_e.html">_TAB_AUTO0X_TYPE</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:4163</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a611bf0eee717159861fa6001e73809df"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a611bf0eee717159861fa6001e73809df">SYS_BLKCTRL_TypeDef::r_fetch_sclk_phase</a></div><div class="ttdeci">__IO uint32_t r_fetch_sclk_phase</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2261</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083aa1a7e92ffc5bd8cdf1a8f04b52018b16"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa1a7e92ffc5bd8cdf1a8f04b52018b16">Compare_clk_5_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:151</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a29ee97ce9eb68f1c145282a1be4b9b1d"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a29ee97ce9eb68f1c145282a1be4b9b1d">SDIO_TypeDef::CAPABILITIES_H</a></div><div class="ttdeci">__IO uint32_t CAPABILITIES_H</div><div class="ttdef"><b>Definition:</b> rtl876x.h:638</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_aa308644a60b5370d26c6ef01f166dc44"><div class="ttname"><a href="struct_i2_c___type_def.html#aa308644a60b5370d26c6ef01f166dc44">I2C_TypeDef::IC_FS_SCL_HCNT</a></div><div class="ttdeci">__IO uint32_t IC_FS_SCL_HCNT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:670</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_af5ea014ad0d6da90f38c327390061f3a"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#af5ea014ad0d6da90f38c327390061f3a">GDMA_TypeDef::RSVD24</a></div><div class="ttdeci">uint32_t RSVD24</div><div class="ttdef"><b>Definition:</b> rtl876x.h:829</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_ab9182b9af0df4efc9b6add15f1891895"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#ab9182b9af0df4efc9b6add15f1891895">GDMA_TypeDef::RSVD11</a></div><div class="ttdeci">uint32_t RSVD11</div><div class="ttdef"><b>Definition:</b> rtl876x.h:799</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ead26ea8b0c5b86824d7a6911f63be18dc"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ead26ea8b0c5b86824d7a6911f63be18dc">BAUD_RATE_1000000</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:496</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ad5b94e60c9838787c544da1417534888"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ad5b94e60c9838787c544da1417534888">SPI2W_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:188</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2c8342db742174b393f01f0a67daa48c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2c8342db742174b393f01f0a67daa48c">SYS_BLKCTRL_TypeDef::r_psram_mux_1_clk_cg_en</a></div><div class="ttdeci">__IO uint32_t r_psram_mux_1_clk_cg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2190</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad07e073f1f0ddd333efed23b3bf7a9ee"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad07e073f1f0ddd333efed23b3bf7a9ee">SYS_BLKCTRL_TypeDef::r_cpu_div_en</a></div><div class="ttdeci">__IO uint32_t r_cpu_div_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1214</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8784e0edeb566dfb2c480e9a602b3a2c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8784e0edeb566dfb2c480e9a602b3a2c">SYS_BLKCTRL_TypeDef::dbnc_cnt_limit</a></div><div class="ttdeci">__IO uint32_t dbnc_cnt_limit</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2877</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_afaacffb4f67efcb63a0372140c4e50cb"><div class="ttname"><a href="struct_r_t_c___type_def.html#afaacffb4f67efcb63a0372140c4e50cb">RTC_TypeDef::INT_MASK</a></div><div class="ttdeci">__IO uint32_t INT_MASK</div><div class="ttdef"><b>Definition:</b> rtl876x.h:906</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_abb0d2afc42ac8963084b40edd63f7c74"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#abb0d2afc42ac8963084b40edd63f7c74">SoC_VENDOR_REG_TypeDef::sp0_intr_tx</a></div><div class="ttdeci">__IO uint32_t sp0_intr_tx</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3490</div></div>
<div class="ttc" id="struct_q_d_e_c___type_def_html_a032e1c5bff29d8afca23e142ef8e365d"><div class="ttname"><a href="struct_q_d_e_c___type_def.html#a032e1c5bff29d8afca23e142ef8e365d">QDEC_TypeDef::REG_SR_X</a></div><div class="ttdeci">__IO uint32_t REG_SR_X</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1052</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6a0ced2f4b16b0be4893cdded2d5f6f4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6a0ced2f4b16b0be4893cdded2d5f6f4">SYS_BLKCTRL_TypeDef::r_flash2_clk_src_sel_0</a></div><div class="ttdeci">__IO uint32_t r_flash2_clk_src_sel_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2158</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a03f85857c46ffd581bb6975339eb269f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a03f85857c46ffd581bb6975339eb269f">SYS_BLKCTRL_TypeDef::r_usb_clk_div_en</a></div><div class="ttdeci">__IO uint32_t r_usb_clk_div_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2847</div></div>
<div class="ttc" id="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t_html"><div class="ttname"><a href="struct_b_t_a_o_n___f_a_s_t___r_t_c___a_o_n___w_d_t.html">BTAON_FAST_RTC_AON_WDT</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:988</div></div>
<div class="ttc" id="struct_c_a_c_h_e___type_def_html"><div class="ttname"><a href="struct_c_a_c_h_e___type_def.html">CACHE_TypeDef</a></div><div class="ttdoc">cache for flash </div><div class="ttdef"><b>Definition:</b> rtl876x.h:3695</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a14becf81cdcfc7e4251ee6d12a386c3e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a14becf81cdcfc7e4251ee6d12a386c3e">SYS_BLKCTRL_TypeDef::r_dsp_pll_src_sel</a></div><div class="ttdeci">__IO uint32_t r_dsp_pll_src_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1167</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a702fa264a6b74a66423caded3cd1cde1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a702fa264a6b74a66423caded3cd1cde1">SYS_BLKCTRL_TypeDef::r_bus2dspram_ext_num</a></div><div class="ttdeci">__IO uint32_t r_bus2dspram_ext_num</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1121</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a110a3e05eb1dd4ae8915fb8f0de589cd"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a110a3e05eb1dd4ae8915fb8f0de589cd">SYS_BLKCTRL_TypeDef::SLB_PACKET_NUM</a></div><div class="ttdeci">__I uint32_t SLB_PACKET_NUM</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3304</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a9f4022b3f63e3424c49dbbbee27a2cda"><div class="ttname"><a href="struct_s_p_i___type_def.html#a9f4022b3f63e3424c49dbbbee27a2cda">SPI_TypeDef::TXUICR</a></div><div class="ttdeci">__I uint32_t TXUICR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:598</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a8f0795dbebd590d5603a5c007f6533ad"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a8f0795dbebd590d5603a5c007f6533ad">SYS_BLKCTRL_TypeDef::BIT_PERI_DSP_DMA_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_DSP_DMA_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1390</div></div>
<div class="ttc" id="struct_q_d_e_c___type_def_html_aeed54242e722176e67cefe61bc62fab4"><div class="ttname"><a href="struct_q_d_e_c___type_def.html#aeed54242e722176e67cefe61bc62fab4">QDEC_TypeDef::INT_SR</a></div><div class="ttdeci">__IO uint32_t INT_SR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1058</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a934007753c996ef8931ec7cee83e8157"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a934007753c996ef8931ec7cee83e8157">GDMA_TypeDef::SglReqDstReg</a></div><div class="ttdeci">__IO uint32_t SglReqDstReg</div><div class="ttdef"><b>Definition:</b> rtl876x.h:826</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_a62421eb796be234680fe34a3c7017423"><div class="ttname"><a href="struct_r_x_i300___typedef.html#a62421eb796be234680fe34a3c7017423">RXI300_Typedef::ELR_i_INTR_CLR</a></div><div class="ttdeci">__IO uint32_t ELR_i_INTR_CLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4144</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_a8dd4a65988bab1d2e96e3ce3b3d3f81d"><div class="ttname"><a href="struct_r_x_i300___typedef.html#a8dd4a65988bab1d2e96e3ce3b3d3f81d">RXI300_Typedef::IMPL_D</a></div><div class="ttdeci">__I uint32_t IMPL_D</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4077</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o4_x___t_y_p_e_html_a79732c3dc1237703af4186a23241a22b"><div class="ttname"><a href="union___t_a_b___a_u_t_o4_x___t_y_p_e.html#a79732c3dc1237703af4186a23241a22b">_TAB_AUTO4X_TYPE::AUTO_SW_SWR_AUDIO_DUMMY0</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_AUDIO_DUMMY0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4241</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a298150fff7410572f6d578e20ccf24c7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a298150fff7410572f6d578e20ccf24c7">SYS_BLKCTRL_TypeDef::BIT_PERI_I2C0_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_I2C0_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1395</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_a56c151d86e9a18167d69a4c61dc2fc92"><div class="ttname"><a href="struct_r_x_i300___typedef.html#a56c151d86e9a18167d69a4c61dc2fc92">RXI300_Typedef::ERR_ADR1</a></div><div class="ttdeci">__I uint32_t ERR_ADR1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4128</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_af815a98b5d25db51c737900521e40330"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#af815a98b5d25db51c737900521e40330">GDMA_TypeDef::StatusInt</a></div><div class="ttdeci">__O uint32_t StatusInt</div><div class="ttdef"><b>Definition:</b> rtl876x.h:817</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abaccb8aa475a25fe2905aea8f8a9d88c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abaccb8aa475a25fe2905aea8f8a9d88c">SYS_BLKCTRL_TypeDef::BIT_CKE_BUS_COM2_RAM_SLP</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_BUS_COM2_RAM_SLP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1650</div></div>
<div class="ttc" id="struct_q_d_e_c___type_def_html_a0893c96dff03f5a33de868ddfcb8fe68"><div class="ttname"><a href="struct_q_d_e_c___type_def.html#a0893c96dff03f5a33de868ddfcb8fe68">QDEC_TypeDef::REG_VERSION</a></div><div class="ttdeci">__IO uint32_t REG_VERSION</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1061</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab7a8265d75fc0a74510bd60fb662b821"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab7a8265d75fc0a74510bd60fb662b821">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_SHA_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_SHA_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1641</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a7978473042014f3cb061faa15ac8eead"><div class="ttname"><a href="struct_s_p_i___type_def.html#a7978473042014f3cb061faa15ac8eead">SPI_TypeDef::RXFLR</a></div><div class="ttdeci">__I uint32_t RXFLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:585</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_af2be30b6042cc2e65d5490cc17097e7e"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#af2be30b6042cc2e65d5490cc17097e7e">GDMA_TypeDef::RSVD16</a></div><div class="ttdeci">uint32_t RSVD16</div><div class="ttdef"><b>Definition:</b> rtl876x.h:810</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o3_x___t_y_p_e_html_af7ba155423ecece1f7ad7074eaa9e959"><div class="ttname"><a href="union___t_a_b___a_u_t_o3_x___t_y_p_e.html#af7ba155423ecece1f7ad7074eaa9e959">_TAB_AUTO3X_TYPE::AUTO_SW_SWR_CORE_DUMMY1</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_DUMMY1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4227</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a64ce5cdd604e7bf4024da4f2a1548c72"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a64ce5cdd604e7bf4024da4f2a1548c72">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_SPI0_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_SPI0_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1636</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a9eff9ad50f45b8d52c08d0506b33c12a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a9eff9ad50f45b8d52c08d0506b33c12a">SYS_BLKCTRL_TypeDef::PMUX_SPIC_MON_EN</a></div><div class="ttdeci">__IO uint32_t PMUX_SPIC_MON_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2062</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a15d01235fec04a4ad5f5e027de1aee65"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a15d01235fec04a4ad5f5e027de1aee65">SYS_BLKCTRL_TypeDef::r_clk_cpu_f1m_en</a></div><div class="ttdeci">__IO uint32_t r_clk_cpu_f1m_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1116</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a74d9928b0bebef8ab3c73ad7ebaa2ee6"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a74d9928b0bebef8ab3c73ad7ebaa2ee6">SYS_BLKCTRL_TypeDef::BIT_PERI_GT10_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GT10_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2917</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o0_x___t_y_p_e_html_a01fd393b91e1b1b31204f7599801cad9"><div class="ttname"><a href="union___t_a_b___a_u_t_o0_x___t_y_p_e.html#a01fd393b91e1b1b31204f7599801cad9">_TAB_AUTO0X_TYPE::AUTO_SW_SWR_CORE_DUMMY</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_CORE_DUMMY</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4170</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a8dd195ffe956f85f6c4286c9e0e3c045"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a8dd195ffe956f85f6c4286c9e0e3c045">GDMA0_Channel7_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:115</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a768c59ebf25fcd86bf2d2f5666b8d65c"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a768c59ebf25fcd86bf2d2f5666b8d65c">GDMA_TypeDef::RSVD4</a></div><div class="ttdeci">uint32_t RSVD4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:783</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a66b76bf37ade0432c9a1b23fda5bab33"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a66b76bf37ade0432c9a1b23fda5bab33">SYS_BLKCTRL_TypeDef::BIT_PERI_UART1_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_UART1_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2970</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad33904a643e8ff93deca1533cfbc89a4"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad33904a643e8ff93deca1533cfbc89a4">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_SHA_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_SHA_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1642</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a50c088a6d7fba8a2934bcd0d67fc1a8a"><div class="ttname"><a href="struct_i2_c___type_def.html#a50c088a6d7fba8a2934bcd0d67fc1a8a">I2C_TypeDef::IC_CLR_STOP_DET</a></div><div class="ttdeci">__I uint32_t IC_CLR_STOP_DET</div><div class="ttdef"><b>Definition:</b> rtl876x.h:687</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a333b150950f7195b24a18607e1cc5eb3"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a333b150950f7195b24a18607e1cc5eb3">SYS_BLKCTRL_TypeDef::BIT_CKE_BUS_RAM_SLP</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_BUS_RAM_SLP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1549</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a05f9bc382ffd52125604261a459c8292"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a05f9bc382ffd52125604261a459c8292">SYS_BLKCTRL_TypeDef::r_dss_ro_sel</a></div><div class="ttdeci">__IO uint32_t r_dss_ro_sel</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1950</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5e16895408a2ff464395f5a450ae97b1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5e16895408a2ff464395f5a450ae97b1">SYS_BLKCTRL_TypeDef::dbnc1_cnt_limit</a></div><div class="ttdeci">__IO uint32_t dbnc1_cnt_limit</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2881</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_acc1c9751981e6ec2fb09267d2192727b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acc1c9751981e6ec2fb09267d2192727b">SYS_BLKCTRL_TypeDef::BIT_PERI_I2C0_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_I2C0_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2972</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_acee1d686ca4a445f7926dd850514bd34"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acee1d686ca4a445f7926dd850514bd34">SYS_BLKCTRL_TypeDef::dead_zone_size</a></div><div class="ttdeci">__IO uint32_t dead_zone_size</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3045</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083ac0abc3db038c0f8473f5d98e1c0a5c09"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083ac0abc3db038c0f8473f5d98e1c0a5c09">SPIC3_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:171</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_aa4e5f09c578d8d5c138b41a1e740df3f"><div class="ttname"><a href="struct_s_p_i___type_def.html#aa4e5f09c578d8d5c138b41a1e740df3f">SPI_TypeDef::SR</a></div><div class="ttdeci">__I uint32_t SR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:586</div></div>
<div class="ttc" id="struct_g_d_m_a___type_def_html_a2cc1046c7c0e37fc15a51d210692b8e1"><div class="ttname"><a href="struct_g_d_m_a___type_def.html#a2cc1046c7c0e37fc15a51d210692b8e1">GDMA_TypeDef::ReqSrcReg</a></div><div class="ttdeci">__IO uint32_t ReqSrcReg</div><div class="ttdef"><b>Definition:</b> rtl876x.h:820</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a82173137aec068c19c6fac05ce537d4d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a82173137aec068c19c6fac05ce537d4d">SYS_BLKCTRL_TypeDef::pow_L</a></div><div class="ttdeci">__IO uint32_t pow_L</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2347</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a4012ddfd2274e226b2938e252c0089c4"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a4012ddfd2274e226b2938e252c0089c4">MBIAS_ADP_DET_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:191</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af8b577fec15b6d01a610814aa1b1bbb7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af8b577fec15b6d01a610814aa1b1bbb7">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_GPIOA_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_GPIOA_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1570</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4d246bcd52be73867cee9483a74e1fa8"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4d246bcd52be73867cee9483a74e1fa8">SYS_BLKCTRL_TypeDef::r_NNA_CLK_SRC_EN</a></div><div class="ttdeci">__IO uint32_t r_NNA_CLK_SRC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2218</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a196c40800f5aff0af71e5fc9d7ff11b9"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a196c40800f5aff0af71e5fc9d7ff11b9">SPDIF_RX_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:185</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6495b3d60bb923b6c06711031ff7758d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6495b3d60bb923b6c06711031ff7758d">SYS_BLKCTRL_TypeDef::occ_2_dbg_en</a></div><div class="ttdeci">__IO uint32_t occ_2_dbg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3275</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a4f4b5ce49a6bc8a092f364405b69e0a7"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a4f4b5ce49a6bc8a092f364405b69e0a7">SYS_BLKCTRL_TypeDef::BIT_PERI_KEYSCAN_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_KEYSCAN_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1398</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_ad830418987b80fa8bd4484b06ca0704e"><div class="ttname"><a href="struct_s_p_i___type_def.html#ad830418987b80fa8bd4484b06ca0704e">SPI_TypeDef::SSRICR</a></div><div class="ttdeci">__I uint32_t SSRICR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:599</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867eadd189193c654eba24f8d7d4888f220a7"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867eadd189193c654eba24f8d7d4888f220a7">BAUD_RATE_500000</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:494</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_adafa59b738d3a40ed6f2ae72aed1f2dd"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#adafa59b738d3a40ed6f2ae72aed1f2dd">SPIC_TypeDef::READ_QUAD_DATA</a></div><div class="ttdeci">__IO uint32_t READ_QUAD_DATA</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3749</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_af2ee44beb80a9a434a366426a0dcaa59"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#af2ee44beb80a9a434a366426a0dcaa59">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_KEYSCAN_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_KEYSCAN_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1699</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html"><div class="ttname"><a href="struct_s_p_i_c___type_def.html">SPIC_TypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:3713</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_adf655547fa9f07ca27df72239a9030d1"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#adf655547fa9f07ca27df72239a9030d1">SYS_BLKCTRL_TypeDef::BIT_PERI_GPIOA_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GPIOA_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1432</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a0d912bc60cf9322416b9fd60b0c3a905"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a0d912bc60cf9322416b9fd60b0c3a905">SYS_BLKCTRL_TypeDef::r_CLK_20M_SRC_EN</a></div><div class="ttdeci">__IO uint32_t r_CLK_20M_SRC_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1283</div></div>
<div class="ttc" id="struct_u_a_r_t___type_def_html_a69d36b7b38f053b6c149683e0a2b8dd2"><div class="ttname"><a href="struct_u_a_r_t___type_def.html#a69d36b7b38f053b6c149683e0a2b8dd2">UART_TypeDef::DBG_UART</a></div><div class="ttdeci">__I uint32_t DBG_UART</div><div class="ttdef"><b>Definition:</b> rtl876x.h:469</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac5cf5a4cdd33b1a615880233a55dfa79"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac5cf5a4cdd33b1a615880233a55dfa79">SYS_BLKCTRL_TypeDef::idp_src_en</a></div><div class="ttdeci">__IO uint32_t idp_src_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2340</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a52dc6a1f7367fba5a59ab897adbdff86"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a52dc6a1f7367fba5a59ab897adbdff86">SYS_BLKCTRL_TypeDef::r_psram_clk_src_sel_1</a></div><div class="ttdeci">__IO uint32_t r_psram_clk_src_sel_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2188</div></div>
<div class="ttc" id="struct_p_e_r_i___i_n_t___type_def_html_a612e0a308e6f06c90c2b28d995614ad7"><div class="ttname"><a href="struct_p_e_r_i___i_n_t___type_def.html#a612e0a308e6f06c90c2b28d995614ad7">PERI_INT_TypeDef::RSVD2</a></div><div class="ttdeci">__IO uint32_t RSVD2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3345</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___macros_html_gae84852fcb74a6bef30c148943fcb6ceb"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___macros.html#gae84852fcb74a6bef30c148943fcb6ceb">TAB_AUTO4X_TYPE</a></div><div class="ttdeci">union _TAB_AUTO4X_TYPE TAB_AUTO4X_TYPE</div></div>
<div class="ttc" id="group__x3d___r_t_l876_x___exported___macros_html_ga155755e334f96ad01d3dbb66cf657782"><div class="ttname"><a href="group__x3d___r_t_l876_x___exported___macros.html#ga155755e334f96ad01d3dbb66cf657782">TAB_AUTO1X_TYPE</a></div><div class="ttdeci">union _TAB_AUTO1X_TYPE TAB_AUTO1X_TYPE</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a63969d35d33b46e87e940aa46e103679"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a63969d35d33b46e87e940aa46e103679">SYS_BLKCTRL_TypeDef::r_cpu_low_rate_valid_num</a></div><div class="ttdeci">__IO uint32_t r_cpu_low_rate_valid_num</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1125</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ad0db9c3bedd28e61d1a38c9fb2117a8e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ad0db9c3bedd28e61d1a38c9fb2117a8e">SYS_BLKCTRL_TypeDef::r_timer_mux_1_clk_cg_en</a></div><div class="ttdeci">__IO uint32_t r_timer_mux_1_clk_cg_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2914</div></div>
<div class="ttc" id="struct_r_x_i300___typedef_html_a94245a4316613b86feb65b781c2f1b50"><div class="ttname"><a href="struct_r_x_i300___typedef.html#a94245a4316613b86feb65b781c2f1b50">RXI300_Typedef::INST</a></div><div class="ttdeci">__I uint32_t INST</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4075</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6bd49347d4a81a2db3f139352bbad946"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6bd49347d4a81a2db3f139352bbad946">SYS_BLKCTRL_TypeDef::BIT_PERI_GT13_CLK_DIV</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_GT13_CLK_DIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2920</div></div>
<div class="ttc" id="group__x3e___r_t_l876_x___peripheral___registers___structures_html_gga685e1ee960344dd13b05415e1a54867ea7896ffb5822484cb4fcbf11d86d05485"><div class="ttname"><a href="group__x3e___r_t_l876_x___peripheral___registers___structures.html#gga685e1ee960344dd13b05415e1a54867ea7896ffb5822484cb4fcbf11d86d05485">BAUD_RATE_3000000</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:502</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac38f0ac46fe988f55e5b0b3ccc634814"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac38f0ac46fe988f55e5b0b3ccc634814">SYS_BLKCTRL_TypeDef::skip_sec_detection</a></div><div class="ttdeci">__IO uint32_t skip_sec_detection</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2300</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a571d5eb8a2384b14c57f5e573b41170e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a571d5eb8a2384b14c57f5e573b41170e">SYS_BLKCTRL_TypeDef::BIT_PERI_IR_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_IR_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1389</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_acf937c81ee69d5e932e788ff5ba5a07d"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#acf937c81ee69d5e932e788ff5ba5a07d">SDIO_TypeDef::SYSTEM_CTRL</a></div><div class="ttdeci">__IO uint8_t SYSTEM_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:644</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_af0e62008ec542f30c0886e8cfb1350cb"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#af0e62008ec542f30c0886e8cfb1350cb">SDIO_TypeDef::PWR_CTRL</a></div><div class="ttdeci">__IO uint8_t PWR_CTRL</div><div class="ttdef"><b>Definition:</b> rtl876x.h:623</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_addc7363219f90b3451796f0a9c964344"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#addc7363219f90b3451796f0a9c964344">SYS_BLKCTRL_TypeDef::r_flash3_clk_src_sel_1</a></div><div class="ttdeci">__IO uint32_t r_flash3_clk_src_sel_1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2163</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a6fb786bcd0fe62fe9d616ac4a7e89b3f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a6fb786bcd0fe62fe9d616ac4a7e89b3f">SYS_BLKCTRL_TypeDef::BIT_PERI_DSP2_WDT_EN</a></div><div class="ttdeci">__IO uint32_t BIT_PERI_DSP2_WDT_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1384</div></div>
<div class="ttc" id="struct_g_d_m_a___channel_type_def_html_a7d9da9223a9c993b84c786a5352f8a93"><div class="ttname"><a href="struct_g_d_m_a___channel_type_def.html#a7d9da9223a9c993b84c786a5352f8a93">GDMA_ChannelTypeDef::SSTATAR</a></div><div class="ttdeci">__IO uint32_t SSTATAR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:858</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a22305623e896b4e493f56e1d2c8e3b9d"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a22305623e896b4e493f56e1d2c8e3b9d">SYS_BLKCTRL_TypeDef::r_pos_data_order</a></div><div class="ttdeci">__IO uint32_t r_pos_data_order</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2266</div></div>
<div class="ttc" id="struct_r_t_c___l_e_d___type_def_html_a9449d4b8878d8ca15f4a162e91351acb"><div class="ttname"><a href="struct_r_t_c___l_e_d___type_def.html#a9449d4b8878d8ca15f4a162e91351acb">RTC_LED_TypeDef::S_LED_CH1_P8_CR</a></div><div class="ttdeci">__IO uint32_t S_LED_CH1_P8_CR</div><div class="ttdoc">0x54 </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1023</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_abc58afa5c6a0f48c0848b76c1bad864a"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#abc58afa5c6a0f48c0848b76c1bad864a">SYS_BLKCTRL_TypeDef::r_sdio_clk_div_en</a></div><div class="ttdeci">__IO uint32_t r_sdio_clk_div_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2851</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac6a00e4bf3a421105376b03917e69a4f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac6a00e4bf3a421105376b03917e69a4f">SYS_BLKCTRL_TypeDef::r_flash2_clk_inv_en</a></div><div class="ttdeci">__IO uint32_t r_flash2_clk_inv_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2635</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a92998bed360f4aa612a57e75c3fb0a5c"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a92998bed360f4aa612a57e75c3fb0a5c">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCKE_ASRC</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCKE_ASRC</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1713</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a168d1ae162d6f11c93b8089cda132067"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a168d1ae162d6f11c93b8089cda132067">SYS_BLKCTRL_TypeDef::BIT_SOC_ACTCK_I2C0_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_ACTCK_I2C0_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1693</div></div>
<div class="ttc" id="struct_a_d_c___type_def_html_a03718560d290538e2fc6972ad6f03e24"><div class="ttname"><a href="struct_a_d_c___type_def.html#a03718560d290538e2fc6972ad6f03e24">ADC_TypeDef::REG_5C_CLK</a></div><div class="ttdeci">__IO uint32_t REG_5C_CLK</div><div class="ttdoc">0x5C </div><div class="ttdef"><b>Definition:</b> rtl876x.h:739</div></div>
<div class="ttc" id="struct_i2_c___type_def_html_a4d10783c082f07bd162caa4fb2162d83"><div class="ttname"><a href="struct_i2_c___type_def.html#a4d10783c082f07bd162caa4fb2162d83">I2C_TypeDef::IC_INTR_STAT</a></div><div class="ttdeci">__I uint32_t IC_INTR_STAT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:674</div></div>
<div class="ttc" id="struct_g_p_i_o___type_def_html_a4a515e51a84849d7bfdf0a199af0d3e4"><div class="ttname"><a href="struct_g_p_i_o___type_def.html#a4a515e51a84849d7bfdf0a199af0d3e4">GPIO_TypeDef::DATASRC</a></div><div class="ttdeci">__IO uint32_t DATASRC</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3633</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a5c2bdff205c0527d21c3146abbf08e6f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a5c2bdff205c0527d21c3146abbf08e6f">SYS_BLKCTRL_TypeDef::CORE_VOUT_TUNE_PWM_H_0</a></div><div class="ttdeci">__IO uint32_t CORE_VOUT_TUNE_PWM_H_0</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3149</div></div>
<div class="ttc" id="struct_q_d_e_c___type_def_html_a7646c64e79d9a3db7e06cf7148b7b959"><div class="ttname"><a href="struct_q_d_e_c___type_def.html#a7646c64e79d9a3db7e06cf7148b7b959">QDEC_TypeDef::REG_DBG</a></div><div class="ttdeci">__IO uint32_t REG_DBG</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1060</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_aa75ea2ebed06657c70dd662025239270"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#aa75ea2ebed06657c70dd662025239270">SYS_BLKCTRL_TypeDef::BIT_SOC_SLPCK_VENDOR_REG_EN</a></div><div class="ttdeci">__IO uint32_t BIT_SOC_SLPCK_VENDOR_REG_EN</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1552</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_afb7093645a321f3ac5fc24bc1e7c120f"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#afb7093645a321f3ac5fc24bc1e7c120f">SPIC_TypeDef::RXFLR</a></div><div class="ttdeci">__IO uint32_t RXFLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3724</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a985574288f66e2a00e97387424a9a2d8">TIM3_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:124</div></div>
<div class="ttc" id="struct_s_d_i_o___type_def_html_a2e9abc1716126c79fc0f59e83654ef2d"><div class="ttname"><a href="struct_s_d_i_o___type_def.html#a2e9abc1716126c79fc0f59e83654ef2d">SDIO_TypeDef::ERR_INTR_SR</a></div><div class="ttdeci">__IO uint16_t ERR_INTR_SR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:630</div></div>
<div class="ttc" id="struct_so_c___v_e_n_d_o_r___r_e_g___type_def_html_aa3d162694ba501dee1edf59f59f72fb1"><div class="ttname"><a href="struct_so_c___v_e_n_d_o_r___r_e_g___type_def.html#aa3d162694ba501dee1edf59f59f72fb1">SoC_VENDOR_REG_TypeDef::rdp_intr</a></div><div class="ttdeci">__I uint32_t rdp_intr</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3570</div></div>
<div class="ttc" id="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e_html_a247e5f58722d9e448fc407bbaec6f7cd"><div class="ttname"><a href="union_r_t_c___a_o_n___w_d_t___c_r_t___t_y_p_e.html#a247e5f58722d9e448fc407bbaec6f7cd">RTC_AON_WDT_CRT_TYPE::reg_aon_wdt_cnt_reload</a></div><div class="ttdeci">uint32_t reg_aon_wdt_cnt_reload</div><div class="ttdef"><b>Definition:</b> rtl876x.h:970</div></div>
<div class="ttc" id="struct_p_f___r_t_c___type_def_html"><div class="ttname"><a href="struct_p_f___r_t_c___type_def.html">PF_RTC_TypeDef</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:923</div></div>
<div class="ttc" id="struct_s_p_i_c___type_def_html_a6c3742e23d7361c5eb037f8c62ce375f"><div class="ttname"><a href="struct_s_p_i_c___type_def.html#a6c3742e23d7361c5eb037f8c62ce375f">SPIC_TypeDef::SPIC_VERSION</a></div><div class="ttdeci">__IO uint32_t SPIC_VERSION</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3738</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a7a056575793b4a21b829bd7a14c8240b"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a7a056575793b4a21b829bd7a14c8240b">SYS_BLKCTRL_TypeDef::REG_PERION_efuse_protection_4</a></div><div class="ttdeci">__IO uint32_t REG_PERION_efuse_protection_4</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3136</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac1b4ed6c568f4f7dbc38d22cfdf6b022"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac1b4ed6c568f4f7dbc38d22cfdf6b022">SYS_BLKCTRL_TypeDef::r_cpu_slow_opt_bt_sram_2</a></div><div class="ttdeci">__IO uint32_t r_cpu_slow_opt_bt_sram_2</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1176</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a2595bb4c4d0906c2b3252bfdc162d18e"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a2595bb4c4d0906c2b3252bfdc162d18e">SYS_BLKCTRL_TypeDef::REG_PERION_REG_DSP_CLK_MISC</a></div><div class="ttdeci">__IO uint32_t REG_PERION_REG_DSP_CLK_MISC</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1156</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083a09e5805f6c58a0738d0ffeaf41492f25"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083a09e5805f6c58a0738d0ffeaf41492f25">ERR_CORR_CODE_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:174</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ac4a8bf1113aabce49f8c97ad00963998"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ac4a8bf1113aabce49f8c97ad00963998">SYS_BLKCTRL_TypeDef::CORE_EN_EAIqX4_6</a></div><div class="ttdeci">__IO uint32_t CORE_EN_EAIqX4_6</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2538</div></div>
<div class="ttc" id="struct_p_s_r_a_m_c___type_def_html_a5aaa071e7848863ab64c69273899c155"><div class="ttname"><a href="struct_p_s_r_a_m_c___type_def.html#a5aaa071e7848863ab64c69273899c155">PSRAMC_TypeDef::USER0_DATA</a></div><div class="ttdeci">__IO uint32_t USER0_DATA</div><div class="ttdef"><b>Definition:</b> rtl876x.h:3797</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_acbd814c864a8a8450b215c8bb37aef9f"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#acbd814c864a8a8450b215c8bb37aef9f">SYS_BLKCTRL_TypeDef::BIT_CKE_BUS_COM_RAM_SLP</a></div><div class="ttdeci">__IO uint32_t BIT_CKE_BUS_COM_RAM_SLP</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1576</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_a11b50bd92f2981d6e0a8ead5e1d22528"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#a11b50bd92f2981d6e0a8ead5e1d22528">SYS_BLKCTRL_TypeDef::r_clk_dsp2_en</a></div><div class="ttdeci">__IO uint32_t r_clk_dsp2_en</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1823</div></div>
<div class="ttc" id="union___t_a_b___a_u_t_o5_x___t_y_p_e_html_a919f84e4345aa165d2ce43c64b1b2361"><div class="ttname"><a href="union___t_a_b___a_u_t_o5_x___t_y_p_e.html#a919f84e4345aa165d2ce43c64b1b2361">_TAB_AUTO5X_TYPE::AUTO_SW_SWR_AUDIO_TUNE_VDIV</a></div><div class="ttdeci">uint32_t AUTO_SW_SWR_AUDIO_TUNE_VDIV</div><div class="ttdef"><b>Definition:</b> rtl876x.h:4254</div></div>
<div class="ttc" id="struct_s_y_s___b_l_k_c_t_r_l___type_def_html_ab7d73e0fb2d13653e2d389d6b4d5ebf5"><div class="ttname"><a href="struct_s_y_s___b_l_k_c_t_r_l___type_def.html#ab7d73e0fb2d13653e2d389d6b4d5ebf5">SYS_BLKCTRL_TypeDef::det_is_done</a></div><div class="ttdeci">__I uint32_t det_is_done</div><div class="ttdef"><b>Definition:</b> rtl876x.h:2311</div></div>
<div class="ttc" id="struct_s_p_i___type_def_html_a8e0a880b08b40567894bf3c10493951b"><div class="ttname"><a href="struct_s_p_i___type_def.html#a8e0a880b08b40567894bf3c10493951b">SPI_TypeDef::RXFTLR</a></div><div class="ttdeci">__IO uint32_t RXFTLR</div><div class="ttdef"><b>Definition:</b> rtl876x.h:583</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_a711f336367372393a5f874e5c46e2b95"><div class="ttname"><a href="struct_r_t_c___type_def.html#a711f336367372393a5f874e5c46e2b95">RTC_TypeDef::COMP1</a></div><div class="ttdeci">__IO uint32_t COMP1</div><div class="ttdef"><b>Definition:</b> rtl876x.h:910</div></div>
<div class="ttc" id="struct_q_d_e_c___type_def_html_ade113abbe9b865a9b9e756fd26797a29"><div class="ttname"><a href="struct_q_d_e_c___type_def.html#ade113abbe9b865a9b9e756fd26797a29">QDEC_TypeDef::REG_CR_Y</a></div><div class="ttdeci">__IO uint32_t REG_CR_Y</div><div class="ttdef"><b>Definition:</b> rtl876x.h:1053</div></div>
<div class="ttc" id="struct_q_d_e_c___type_def_html"><div class="ttname"><a href="struct_q_d_e_c___type_def.html">QDEC_TypeDef</a></div><div class="ttdoc">Rotary decoder. (QDEC) </div><div class="ttdef"><b>Definition:</b> rtl876x.h:1048</div></div>
<div class="ttc" id="group__x3e___r_t_l876x___exported__types_html_gga666eb0caeb12ec0e281415592ae89083aa1bd789646140c7acbbab235b78b3545"><div class="ttname"><a href="group__x3e___r_t_l876x___exported__types.html#gga666eb0caeb12ec0e281415592ae89083aa1bd789646140c7acbbab235b78b3545">KeyScan_IRQn</a></div><div class="ttdef"><b>Definition:</b> rtl876x.h:110</div></div>
<div class="ttc" id="struct_r_t_c___type_def_html_ab00950d7386da1d761d895e1358d5448"><div class="ttname"><a href="struct_r_t_c___type_def.html#ab00950d7386da1d761d895e1358d5448">RTC_TypeDef::COMP0GT</a></div><div class="ttdeci">__IO uint32_t COMP0GT</div><div class="ttdef"><b>Definition:</b> rtl876x.h:913</div></div>
</div><!-- fragment --></div><!-- contents -->

<HR SIZE=5>
<font size="3" color="black">Copyright(c) 2020, <a href=" http://www.realtek.com.tw/"><font size="3" color="#6FB7B7"><b>Realtek Semiconductor Corporation</b></font></a>. All rights reserved.</font> 
