\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def}{\section{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def Struct Reference}
\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def}\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def}}
}


Timing parameters For N\-O\-R/\-S\-R\-A\-M Banks.  




{\ttfamily \#include $<$stm32f4xx\-\_\-fsmc.\-h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\-\_\-t \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a947aed7df4d7c0d0959e1af373780b44}{F\-S\-M\-C\-\_\-\-Address\-Setup\-Time}
\item 
uint32\-\_\-t \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_ae220905040829fa65a833ddbae7fa119}{F\-S\-M\-C\-\_\-\-Address\-Hold\-Time}
\item 
uint32\-\_\-t \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a8c62c50435a67ef4de2f27b539c4c851}{F\-S\-M\-C\-\_\-\-Data\-Setup\-Time}
\item 
uint32\-\_\-t \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a015f5751cbb8c607102d8c735988c5c7}{F\-S\-M\-C\-\_\-\-Bus\-Turn\-Around\-Duration}
\item 
uint32\-\_\-t \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a4258c6027193e72763ab139cfd3af065}{F\-S\-M\-C\-\_\-\-C\-L\-K\-Division}
\item 
uint32\-\_\-t \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a656a0608f822088c5a94c926447a5e06}{F\-S\-M\-C\-\_\-\-Data\-Latency}
\item 
uint32\-\_\-t \hyperlink{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a11e5eff4e9915ddeac992c283094ae37}{F\-S\-M\-C\-\_\-\-Access\-Mode}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Timing parameters For N\-O\-R/\-S\-R\-A\-M Banks. 

Definition at line 47 of file stm32f4xx\-\_\-fsmc.\-h.



\subsection{Field Documentation}
\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a11e5eff4e9915ddeac992c283094ae37}{\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Access\-Mode@{F\-S\-M\-C\-\_\-\-Access\-Mode}}
\index{F\-S\-M\-C\-\_\-\-Access\-Mode@{F\-S\-M\-C\-\_\-\-Access\-Mode}!FSMC_NORSRAMTimingInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Access\-Mode}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t F\-S\-M\-C\-\_\-\-Access\-Mode}}\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a11e5eff4e9915ddeac992c283094ae37}
Specifies the asynchronous access mode. This parameter can be a value of \hyperlink{group___f_s_m_c___access___mode}{F\-S\-M\-C\-\_\-\-Access\-\_\-\-Mode} 

Definition at line 81 of file stm32f4xx\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_ae220905040829fa65a833ddbae7fa119}{\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Address\-Hold\-Time@{F\-S\-M\-C\-\_\-\-Address\-Hold\-Time}}
\index{F\-S\-M\-C\-\_\-\-Address\-Hold\-Time@{F\-S\-M\-C\-\_\-\-Address\-Hold\-Time}!FSMC_NORSRAMTimingInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Address\-Hold\-Time}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t F\-S\-M\-C\-\_\-\-Address\-Hold\-Time}}\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_ae220905040829fa65a833ddbae7fa119}
Defines the number of H\-C\-L\-K cycles to configure the duration of the address hold time. This parameter can be a value between 0 and 0x\-F. \begin{DoxyNote}{Note}
This parameter is not used with synchronous N\-O\-R Flash memories. 
\end{DoxyNote}


Definition at line 54 of file stm32f4xx\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a947aed7df4d7c0d0959e1af373780b44}{\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Address\-Setup\-Time@{F\-S\-M\-C\-\_\-\-Address\-Setup\-Time}}
\index{F\-S\-M\-C\-\_\-\-Address\-Setup\-Time@{F\-S\-M\-C\-\_\-\-Address\-Setup\-Time}!FSMC_NORSRAMTimingInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Address\-Setup\-Time}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t F\-S\-M\-C\-\_\-\-Address\-Setup\-Time}}\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a947aed7df4d7c0d0959e1af373780b44}
Defines the number of H\-C\-L\-K cycles to configure the duration of the address setup time. This parameter can be a value between 0 and 0x\-F. \begin{DoxyNote}{Note}
This parameter is not used with synchronous N\-O\-R Flash memories. 
\end{DoxyNote}


Definition at line 49 of file stm32f4xx\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a015f5751cbb8c607102d8c735988c5c7}{\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Bus\-Turn\-Around\-Duration@{F\-S\-M\-C\-\_\-\-Bus\-Turn\-Around\-Duration}}
\index{F\-S\-M\-C\-\_\-\-Bus\-Turn\-Around\-Duration@{F\-S\-M\-C\-\_\-\-Bus\-Turn\-Around\-Duration}!FSMC_NORSRAMTimingInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Bus\-Turn\-Around\-Duration}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t F\-S\-M\-C\-\_\-\-Bus\-Turn\-Around\-Duration}}\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a015f5751cbb8c607102d8c735988c5c7}
Defines the number of H\-C\-L\-K cycles to configure the duration of the bus turnaround. This parameter can be a value between 0 and 0x\-F. \begin{DoxyNote}{Note}
This parameter is only used for multiplexed N\-O\-R Flash memories. 
\end{DoxyNote}


Definition at line 64 of file stm32f4xx\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a4258c6027193e72763ab139cfd3af065}{\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-C\-L\-K\-Division@{F\-S\-M\-C\-\_\-\-C\-L\-K\-Division}}
\index{F\-S\-M\-C\-\_\-\-C\-L\-K\-Division@{F\-S\-M\-C\-\_\-\-C\-L\-K\-Division}!FSMC_NORSRAMTimingInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-C\-L\-K\-Division}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t F\-S\-M\-C\-\_\-\-C\-L\-K\-Division}}\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a4258c6027193e72763ab139cfd3af065}
Defines the period of C\-L\-K clock output signal, expressed in number of H\-C\-L\-K cycles. This parameter can be a value between 1 and 0x\-F. \begin{DoxyNote}{Note}
This parameter is not used for asynchronous N\-O\-R Flash, S\-R\-A\-M or R\-O\-M accesses. 
\end{DoxyNote}


Definition at line 69 of file stm32f4xx\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a656a0608f822088c5a94c926447a5e06}{\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Data\-Latency@{F\-S\-M\-C\-\_\-\-Data\-Latency}}
\index{F\-S\-M\-C\-\_\-\-Data\-Latency@{F\-S\-M\-C\-\_\-\-Data\-Latency}!FSMC_NORSRAMTimingInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Data\-Latency}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t F\-S\-M\-C\-\_\-\-Data\-Latency}}\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a656a0608f822088c5a94c926447a5e06}
Defines the number of memory clock cycles to issue to the memory before getting the first data. The parameter value depends on the memory type as shown below\-:
\begin{DoxyItemize}
\item It must be set to 0 in case of a C\-R\-A\-M
\item It is don't care in asynchronous N\-O\-R, S\-R\-A\-M or R\-O\-M accesses
\item It may assume a value between 0 and 0x\-F in N\-O\-R Flash memories with synchronous burst mode enable 
\end{DoxyItemize}

Definition at line 73 of file stm32f4xx\-\_\-fsmc.\-h.

\hypertarget{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a8c62c50435a67ef4de2f27b539c4c851}{\index{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def}!F\-S\-M\-C\-\_\-\-Data\-Setup\-Time@{F\-S\-M\-C\-\_\-\-Data\-Setup\-Time}}
\index{F\-S\-M\-C\-\_\-\-Data\-Setup\-Time@{F\-S\-M\-C\-\_\-\-Data\-Setup\-Time}!FSMC_NORSRAMTimingInitTypeDef@{F\-S\-M\-C\-\_\-\-N\-O\-R\-S\-R\-A\-M\-Timing\-Init\-Type\-Def}}
\subsubsection[{F\-S\-M\-C\-\_\-\-Data\-Setup\-Time}]{\setlength{\rightskip}{0pt plus 5cm}uint32\-\_\-t F\-S\-M\-C\-\_\-\-Data\-Setup\-Time}}\label{struct_f_s_m_c___n_o_r_s_r_a_m_timing_init_type_def_a8c62c50435a67ef4de2f27b539c4c851}
Defines the number of H\-C\-L\-K cycles to configure the duration of the data setup time. This parameter can be a value between 0 and 0x\-F\-F. \begin{DoxyNote}{Note}
This parameter is used for S\-R\-A\-Ms, R\-O\-Ms and asynchronous multiplexed N\-O\-R Flash memories. 
\end{DoxyNote}


Definition at line 59 of file stm32f4xx\-\_\-fsmc.\-h.



The documentation for this struct was generated from the following file\-:\begin{DoxyCompactItemize}
\item 
E\-:/\-Workspaces/\-Google\-\_\-\-Drive/\-Google Drive/\-Workshop/arm/stsw-\/stm32068/\-S\-T\-M32\-F4-\/\-Discovery\-\_\-\-F\-W\-\_\-\-V1.\-1.\-0/\-Libraries/\-S\-T\-M32\-F4xx\-\_\-\-Std\-Periph\-\_\-\-Driver/inc/\hyperlink{stm32f4xx__fsmc_8h}{stm32f4xx\-\_\-fsmc.\-h}\end{DoxyCompactItemize}
