INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/BSTF_CPU_ip/RV-CCCPU.srcs/sources_1/new/define.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/BSTF_CPU_ip/RV-CCCPU.gen/sources_1/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/BSTF_CPU_ip/RV-CCCPU.gen/sources_1/ip/Inst_mem/sim/Inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/BSTF_CPU_ip/RV-CCCPU.gen/sources_1/ip/cpuclk/cpuclk_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/BSTF_CPU_ip/RV-CCCPU.gen/sources_1/ip/cpuclk/cpuclk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/BSTF_CPU_ip/RV-CCCPU.srcs/sources_1/new/Alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/BSTF_CPU_ip/RV-CCCPU.srcs/sources_1/new/BSTF_CPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BSTF_CPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/BSTF_CPU_ip/RV-CCCPU.srcs/sources_1/new/Comp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Comp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/BSTF_CPU_ip/RV-CCCPU.srcs/sources_1/new/Control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/BSTF_CPU_ip/RV-CCCPU.srcs/sources_1/new/Dram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Dram
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/BSTF_CPU_ip/RV-CCCPU.srcs/sources_1/new/EX_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EX_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/BSTF_CPU_ip/RV-CCCPU.srcs/sources_1/new/ID_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ID_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/BSTF_CPU_ip/RV-CCCPU.srcs/sources_1/new/IF_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/BSTF_CPU_ip/RV-CCCPU.srcs/sources_1/new/Imm_Gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Imm_Gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/BSTF_CPU_ip/RV-CCCPU.srcs/sources_1/new/Inst_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/BSTF_CPU_ip/RV-CCCPU.srcs/sources_1/new/Inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Inst_Mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/BSTF_CPU_ip/RV-CCCPU.srcs/sources_1/new/MEM_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MEM_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/BSTF_CPU_ip/RV-CCCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/BSTF_CPU_ip/RV-CCCPU.srcs/sources_1/new/PC_Selected.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC_Selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/BSTF_CPU_ip/RV-CCCPU.srcs/sources_1/new/WB_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WB_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/BSTF_CPU_ip/RV-CCCPU.srcs/sources_1/new/register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/1/BSTF_CPU_ip/RV-CCCPU.srcs/sim_1/new/sim_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpuclk_sim
