{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1721545866028 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1721545866028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 21 16:11:05 2024 " "Processing started: Sun Jul 21 16:11:05 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1721545866028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721545866028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP " "Command: quartus_map --read_settings_files=on --write_settings_files=off TOP -c TOP" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721545866028 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1721545866196 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1721545866196 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATAO datao uart.v(14) " "Verilog HDL Declaration information at uart.v(14): object \"DATAO\" differs only in case from object \"datao\" in the same scope" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721545872535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v 10 10 " "Found 10 design units, including 10 entities, in source file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_SINK " "Found entity 1: UART_SINK" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872537 ""} { "Info" "ISGN_ENTITY_NAME" "2 UART " "Found entity 2: UART" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872537 ""} { "Info" "ISGN_ENTITY_NAME" "3 TRANSMIT " "Found entity 3: TRANSMIT" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872537 ""} { "Info" "ISGN_ENTITY_NAME" "4 TRANSMITBAUDRATE " "Found entity 4: TRANSMITBAUDRATE" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 177 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872537 ""} { "Info" "ISGN_ENTITY_NAME" "5 TRANSMITSTATE " "Found entity 5: TRANSMITSTATE" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872537 ""} { "Info" "ISGN_ENTITY_NAME" "6 TXD " "Found entity 6: TXD" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 242 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872537 ""} { "Info" "ISGN_ENTITY_NAME" "7 RECIEVE " "Found entity 7: RECIEVE" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 294 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872537 ""} { "Info" "ISGN_ENTITY_NAME" "8 RECIEVEBAUDRATE " "Found entity 8: RECIEVEBAUDRATE" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872537 ""} { "Info" "ISGN_ENTITY_NAME" "9 RECIEVESTATE " "Found entity 9: RECIEVESTATE" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 408 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872537 ""} { "Info" "ISGN_ENTITY_NAME" "10 RXD " "Found entity 10: RXD" {  } { { "../../VerilogHDL/uart.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/uart.v" 433 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721545872537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/timer.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "../../VerilogHDL/timer.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/timer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721545872538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/stream.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 Streamer " "Found entity 1: Streamer" {  } { { "../../VerilogHDL/stream.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/stream.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721545872539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/neuron.v 2 2 " "Found 2 design units, including 2 entities, in source file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/neuron.v" { { "Info" "ISGN_ENTITY_NAME" "1 NeuronCore " "Found entity 1: NeuronCore" {  } { { "../../VerilogHDL/neuron.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/neuron.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872540 ""} { "Info" "ISGN_ENTITY_NAME" "2 Neuron " "Found entity 2: Neuron" {  } { { "../../VerilogHDL/neuron.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/neuron.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721545872540 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "memory.v(44) " "Verilog HDL information at memory.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "../../VerilogHDL/memory.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/memory.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1721545872540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DATAO datao memory.v(39) " "Verilog HDL Declaration information at memory.v(39): object \"DATAO\" differs only in case from object \"datao\" in the same scope" {  } { { "../../VerilogHDL/memory.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/memory.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721545872540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/memory.v 3 3 " "Found 3 design units, including 3 entities, in source file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DRAM " "Found entity 1: DRAM" {  } { { "../../VerilogHDL/memory.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/memory.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872540 ""} { "Info" "ISGN_ENTITY_NAME" "2 BRAM " "Found entity 2: BRAM" {  } { { "../../VerilogHDL/memory.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/memory.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872540 ""} { "Info" "ISGN_ENTITY_NAME" "3 DualBRAM " "Found entity 3: DualBRAM" {  } { { "../../VerilogHDL/memory.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/memory.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721545872540 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CORES cores matrix.v(176) " "Verilog HDL Declaration information at matrix.v(176): object \"CORES\" differs only in case from object \"cores\" in the same scope" {  } { { "../../VerilogHDL/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/matrix.v" 176 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721545872541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CORES cores matrix.v(203) " "Verilog HDL Declaration information at matrix.v(203): object \"CORES\" differs only in case from object \"cores\" in the same scope" {  } { { "../../VerilogHDL/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/matrix.v" 203 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721545872541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CORES cores matrix.v(230) " "Verilog HDL Declaration information at matrix.v(230): object \"CORES\" differs only in case from object \"cores\" in the same scope" {  } { { "../../VerilogHDL/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/matrix.v" 230 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721545872541 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CORES cores matrix.v(257) " "Verilog HDL Declaration information at matrix.v(257): object \"CORES\" differs only in case from object \"cores\" in the same scope" {  } { { "../../VerilogHDL/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/matrix.v" 257 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721545872542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/matrix.v 9 9 " "Found 9 design units, including 9 entities, in source file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/matrix.v" { { "Info" "ISGN_ENTITY_NAME" "1 LATCH_MUL " "Found entity 1: LATCH_MUL" {  } { { "../../VerilogHDL/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/matrix.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872542 ""} { "Info" "ISGN_ENTITY_NAME" "2 SWITCH_ADD " "Found entity 2: SWITCH_ADD" {  } { { "../../VerilogHDL/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/matrix.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872542 ""} { "Info" "ISGN_ENTITY_NAME" "3 MatrixMulSingleCore " "Found entity 3: MatrixMulSingleCore" {  } { { "../../VerilogHDL/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/matrix.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872542 ""} { "Info" "ISGN_ENTITY_NAME" "4 MatrixMul2Cores " "Found entity 4: MatrixMul2Cores" {  } { { "../../VerilogHDL/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/matrix.v" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872542 ""} { "Info" "ISGN_ENTITY_NAME" "5 MatrixMul4Cores " "Found entity 5: MatrixMul4Cores" {  } { { "../../VerilogHDL/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/matrix.v" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872542 ""} { "Info" "ISGN_ENTITY_NAME" "6 MatrixMul8Cores " "Found entity 6: MatrixMul8Cores" {  } { { "../../VerilogHDL/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/matrix.v" 173 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872542 ""} { "Info" "ISGN_ENTITY_NAME" "7 MatrixMul16Cores " "Found entity 7: MatrixMul16Cores" {  } { { "../../VerilogHDL/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/matrix.v" 200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872542 ""} { "Info" "ISGN_ENTITY_NAME" "8 MatrixMul32Cores " "Found entity 8: MatrixMul32Cores" {  } { { "../../VerilogHDL/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/matrix.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872542 ""} { "Info" "ISGN_ENTITY_NAME" "9 MatrixMulManyCores " "Found entity 9: MatrixMulManyCores" {  } { { "../../VerilogHDL/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/matrix.v" 254 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721545872542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/gen8bitdata.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/gen8bitdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 GEN8BITDATA " "Found entity 1: GEN8BITDATA" {  } { { "../../VerilogHDL/gen8bitdata.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/gen8bitdata.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721545872543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/ftypes.v 15 15 " "Found 15 design units, including 15 entities, in source file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/ftypes.v" { { "Info" "ISGN_ENTITY_NAME" "1 HALF_ADD " "Found entity 1: HALF_ADD" {  } { { "../../VerilogHDL/ftypes.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/ftypes.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872544 ""} { "Info" "ISGN_ENTITY_NAME" "2 FLOAT_ADD " "Found entity 2: FLOAT_ADD" {  } { { "../../VerilogHDL/ftypes.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/ftypes.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872544 ""} { "Info" "ISGN_ENTITY_NAME" "3 DOUBLE_ADD " "Found entity 3: DOUBLE_ADD" {  } { { "../../VerilogHDL/ftypes.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/ftypes.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872544 ""} { "Info" "ISGN_ENTITY_NAME" "4 HALF_SUB " "Found entity 4: HALF_SUB" {  } { { "../../VerilogHDL/ftypes.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/ftypes.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872544 ""} { "Info" "ISGN_ENTITY_NAME" "5 FLOAT_SUB " "Found entity 5: FLOAT_SUB" {  } { { "../../VerilogHDL/ftypes.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/ftypes.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872544 ""} { "Info" "ISGN_ENTITY_NAME" "6 DOUBLE_SUB " "Found entity 6: DOUBLE_SUB" {  } { { "../../VerilogHDL/ftypes.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/ftypes.v" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872544 ""} { "Info" "ISGN_ENTITY_NAME" "7 HALF_MUL " "Found entity 7: HALF_MUL" {  } { { "../../VerilogHDL/ftypes.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/ftypes.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872544 ""} { "Info" "ISGN_ENTITY_NAME" "8 FLOAT_MUL " "Found entity 8: FLOAT_MUL" {  } { { "../../VerilogHDL/ftypes.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/ftypes.v" 72 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872544 ""} { "Info" "ISGN_ENTITY_NAME" "9 DOUBLE_MUL " "Found entity 9: DOUBLE_MUL" {  } { { "../../VerilogHDL/ftypes.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/ftypes.v" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872544 ""} { "Info" "ISGN_ENTITY_NAME" "10 HALF_DIV " "Found entity 10: HALF_DIV" {  } { { "../../VerilogHDL/ftypes.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/ftypes.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872544 ""} { "Info" "ISGN_ENTITY_NAME" "11 FLOAT_DIV " "Found entity 11: FLOAT_DIV" {  } { { "../../VerilogHDL/ftypes.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/ftypes.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872544 ""} { "Info" "ISGN_ENTITY_NAME" "12 DOUBLE_DIV " "Found entity 12: DOUBLE_DIV" {  } { { "../../VerilogHDL/ftypes.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/ftypes.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872544 ""} { "Info" "ISGN_ENTITY_NAME" "13 HALF_DIV_WITH_REM " "Found entity 13: HALF_DIV_WITH_REM" {  } { { "../../VerilogHDL/ftypes.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/ftypes.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872544 ""} { "Info" "ISGN_ENTITY_NAME" "14 FLOAT_DIV_WITH_REM " "Found entity 14: FLOAT_DIV_WITH_REM" {  } { { "../../VerilogHDL/ftypes.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/ftypes.v" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872544 ""} { "Info" "ISGN_ENTITY_NAME" "15 DOUBLE_DIV_WITH_REM " "Found entity 15: DOUBLE_DIV_WITH_REM" {  } { { "../../VerilogHDL/ftypes.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/ftypes.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721545872544 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "OPS ops floating.v(8) " "Verilog HDL Declaration information at floating.v(8): object \"OPS\" differs only in case from object \"ops\" in the same scope" {  } { { "../../VerilogHDL/floating.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/floating.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1721545872545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/floating.v 5 5 " "Found 5 design units, including 5 entities, in source file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/floating.v" { { "Info" "ISGN_ENTITY_NAME" "1 FLOATING_32BIT_ADD_SUB " "Found entity 1: FLOATING_32BIT_ADD_SUB" {  } { { "../../VerilogHDL/floating.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/floating.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872545 ""} { "Info" "ISGN_ENTITY_NAME" "2 FLOATING_32BIT_ADD " "Found entity 2: FLOATING_32BIT_ADD" {  } { { "../../VerilogHDL/floating.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/floating.v" 110 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872545 ""} { "Info" "ISGN_ENTITY_NAME" "3 FLOATING_32BIT_SUB " "Found entity 3: FLOATING_32BIT_SUB" {  } { { "../../VerilogHDL/floating.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/floating.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872545 ""} { "Info" "ISGN_ENTITY_NAME" "4 FLOATING_32BIT_MUL " "Found entity 4: FLOATING_32BIT_MUL" {  } { { "../../VerilogHDL/floating.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/floating.v" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872545 ""} { "Info" "ISGN_ENTITY_NAME" "5 FLOATING_32BIT_DIV " "Found entity 5: FLOATING_32BIT_DIV" {  } { { "../../VerilogHDL/floating.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/floating.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721545872545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/fifo.v 6 6 " "Found 6 design units, including 6 entities, in source file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 ASYNCFIFO " "Found entity 1: ASYNCFIFO" {  } { { "../../VerilogHDL/fifo.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872547 ""} { "Info" "ISGN_ENTITY_NAME" "2 ASYNC_FIFO_FULL " "Found entity 2: ASYNC_FIFO_FULL" {  } { { "../../VerilogHDL/fifo.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872547 ""} { "Info" "ISGN_ENTITY_NAME" "3 ASYNC_FIFO_EMPTY " "Found entity 3: ASYNC_FIFO_EMPTY" {  } { { "../../VerilogHDL/fifo.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/fifo.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872547 ""} { "Info" "ISGN_ENTITY_NAME" "4 ASYNC_FIFO_MEMORY " "Found entity 4: ASYNC_FIFO_MEMORY" {  } { { "../../VerilogHDL/fifo.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/fifo.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872547 ""} { "Info" "ISGN_ENTITY_NAME" "5 SYNC_FIFO_WRITE2READ " "Found entity 5: SYNC_FIFO_WRITE2READ" {  } { { "../../VerilogHDL/fifo.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/fifo.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872547 ""} { "Info" "ISGN_ENTITY_NAME" "6 SYNC_FIFO_READ2WRITE " "Found entity 6: SYNC_FIFO_READ2WRITE" {  } { { "../../VerilogHDL/fifo.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/fifo.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721545872547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 COUNTER " "Found entity 1: COUNTER" {  } { { "../../VerilogHDL/counter.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721545872547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/chattering.v 1 1 " "Found 1 design units, including 1 entities, in source file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/chattering.v" { { "Info" "ISGN_ENTITY_NAME" "1 CHATTERING " "Found entity 1: CHATTERING" {  } { { "../../VerilogHDL/chattering.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/chattering.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721545872548 ""}
{ "Warning" "WSGN_SEARCH_FILE" "TOP.v 1 1 " "Using design file TOP.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/FPGA/TOP.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1721545872597 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1721545872597 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clock TOP.v(19) " "Verilog HDL Implicit Net warning at TOP.v(19): created implicit net for \"clock\"" {  } { { "TOP.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/FPGA/TOP.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721545872597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1721545872598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Neuron Neuron:nuron " "Elaborating entity \"Neuron\" for hierarchy \"Neuron:nuron\"" {  } { { "TOP.v" "nuron" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/FPGA/TOP.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721545872774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NeuronCore Neuron:nuron\|NeuronCore:row_block\[0\].col_block\[0\].core " "Elaborating entity \"NeuronCore\" for hierarchy \"Neuron:nuron\|NeuronCore:row_block\[0\].col_block\[0\].core\"" {  } { { "../../VerilogHDL/neuron.v" "row_block\[0\].col_block\[0\].core" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/neuron.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721545874645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MatrixMulSingleCore Neuron:nuron\|NeuronCore:row_block\[0\].col_block\[0\].core\|MatrixMulSingleCore:multiply " "Elaborating entity \"MatrixMulSingleCore\" for hierarchy \"Neuron:nuron\|NeuronCore:row_block\[0\].col_block\[0\].core\|MatrixMulSingleCore:multiply\"" {  } { { "../../VerilogHDL/neuron.v" "multiply" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/neuron.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721545874646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LATCH_MUL Neuron:nuron\|NeuronCore:row_block\[0\].col_block\[0\].core\|MatrixMulSingleCore:multiply\|LATCH_MUL:latch " "Elaborating entity \"LATCH_MUL\" for hierarchy \"Neuron:nuron\|NeuronCore:row_block\[0\].col_block\[0\].core\|MatrixMulSingleCore:multiply\|LATCH_MUL:latch\"" {  } { { "../../VerilogHDL/matrix.v" "latch" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/matrix.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721545874647 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "START matrix.v(17) " "Verilog HDL Always Construct warning at matrix.v(17): variable \"START\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../../VerilogHDL/matrix.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/matrix.v" 17 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1721545874648 "|TOP|Neuron:nuron|NeuronCore:row_block[0].col_block[0].core|MatrixMulSingleCore:multiply|LATCH_MUL:latch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLOATING_32BIT_MUL Neuron:nuron\|NeuronCore:row_block\[0\].col_block\[0\].core\|MatrixMulSingleCore:multiply\|LATCH_MUL:latch\|FLOATING_32BIT_MUL:mul " "Elaborating entity \"FLOATING_32BIT_MUL\" for hierarchy \"Neuron:nuron\|NeuronCore:row_block\[0\].col_block\[0\].core\|MatrixMulSingleCore:multiply\|LATCH_MUL:latch\|FLOATING_32BIT_MUL:mul\"" {  } { { "../../VerilogHDL/matrix.v" "mul" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/matrix.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721545874648 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 floating.v(147) " "Verilog HDL assignment warning at floating.v(147): truncated value with size 32 to match size of target (10)" {  } { { "../../VerilogHDL/floating.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/floating.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1721545874649 "|TOP|Neuron:nuron|NeuronCore:row_block[0].col_block[0].core|MatrixMulSingleCore:multiply|LATCH_MUL:latch|FLOATING_32BIT_MUL:mul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SWITCH_ADD Neuron:nuron\|NeuronCore:row_block\[0\].col_block\[0\].core\|MatrixMulSingleCore:multiply\|SWITCH_ADD:switch " "Elaborating entity \"SWITCH_ADD\" for hierarchy \"Neuron:nuron\|NeuronCore:row_block\[0\].col_block\[0\].core\|MatrixMulSingleCore:multiply\|SWITCH_ADD:switch\"" {  } { { "../../VerilogHDL/matrix.v" "switch" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/matrix.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721545874650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLOATING_32BIT_ADD Neuron:nuron\|NeuronCore:row_block\[0\].col_block\[0\].core\|MatrixMulSingleCore:multiply\|SWITCH_ADD:switch\|FLOATING_32BIT_ADD:add " "Elaborating entity \"FLOATING_32BIT_ADD\" for hierarchy \"Neuron:nuron\|NeuronCore:row_block\[0\].col_block\[0\].core\|MatrixMulSingleCore:multiply\|SWITCH_ADD:switch\|FLOATING_32BIT_ADD:add\"" {  } { { "../../VerilogHDL/matrix.v" "add" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/matrix.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721545874651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FLOATING_32BIT_ADD_SUB Neuron:nuron\|NeuronCore:row_block\[0\].col_block\[0\].core\|MatrixMulSingleCore:multiply\|SWITCH_ADD:switch\|FLOATING_32BIT_ADD:add\|FLOATING_32BIT_ADD_SUB:uADD " "Elaborating entity \"FLOATING_32BIT_ADD_SUB\" for hierarchy \"Neuron:nuron\|NeuronCore:row_block\[0\].col_block\[0\].core\|MatrixMulSingleCore:multiply\|SWITCH_ADD:switch\|FLOATING_32BIT_ADD:add\|FLOATING_32BIT_ADD_SUB:uADD\"" {  } { { "../../VerilogHDL/floating.v" "uADD" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/VerilogHDL/floating.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721545874652 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1721545904753 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/FPGA/output_files/TOP.map.smsg " "Generated suppressed messages file /media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/FPGA/output_files/TOP.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1721545904991 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1721545906330 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1721545906330 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK " "No output dependent on input pin \"CLOCK\"" {  } { { "TOP.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/FPGA/TOP.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721545906506 "|TOP|CLOCK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NRESET " "No output dependent on input pin \"NRESET\"" {  } { { "TOP.v" "" { Text "/media/jtech/Elecome240GB/1.Archive/Projects/aiFPGAs/Modules/FPGA/TOP.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1721545906506 "|TOP|NRESET"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1721545906506 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1721545906506 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1721545906506 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1721545906506 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1722 " "Peak virtual memory: 1722 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1721545906710 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 21 16:11:46 2024 " "Processing ended: Sun Jul 21 16:11:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1721545906710 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:41 " "Elapsed time: 00:00:41" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1721545906710 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:52 " "Total CPU time (on all processors): 00:00:52" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1721545906710 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1721545906710 ""}
