;redcode
;assert 1
	SPL 0, <-42
	CMP -277, <-126
	MOV -1, <-20
	MOV -4, <-20
	DJN -1, @-20
	MOV -4, <-20
	SLT 100, 506
	SLT 100, 506
	ADD 591, 200
	SLT 1, 2
	ADD 1, 126
	JMP <-127, <100
	CMP @-1, 902
	SLT 1, 2
	SLT 1, 2
	ADD -1, 760
	SLT 1, 2
	CMP 0, 61
	CMP 0, 61
	MOV 0, -1
	JMP -9, @-120
	SUB @-129, 508
	SUB @-129, 508
	MOV 0, -1
	SUB 100, 206
	SUB @129, 100
	SUB @129, 100
	SUB @0, @76
	ADD -1, 760
	SUB @0, @76
	SLT 100, 206
	JMN 710, #307
	JMN 710, #307
	JMN 710, #307
	SUB -9, <880
	DAT #-490, <-9
	ADD 240, 60
	DJN 1, 126
	DJN 1, 126
	MOV @-1, 3
	CMP 0, 61
	SUB @0, @2
	MOV <10, 20
	JMP -9, @-120
	CMP 0, 61
	JMP 0, -1
	ADD 210, 60
	DAT <10, #30
	MOV -1, <-20
	SPL 0, <-42
