AArch64 WW+FW+RF+cachesyncisb+po+ctrlisb
"CacheSyncIsbdWW Iffe PodRW Rfe DpCtrlIsbdR Fife"
Cycle=Rfe DpCtrlIsbdR Fife CacheSyncIsbdWW Iffe PodRW
Relax=Iffe Fife
Safe=Rfe PodRW CacheSyncIsbdWW DpCtrlIsbdR
Generator=diy7 (version 7.52+10(dev))
Com=Iff Rf Fif
Orig=CacheSyncIsbdWW Iffe PodRW Rfe DpCtrlIsbdR Fife
{
0:X0=0x14000001; 0:X1=P2:Lself14; 0:X2=P1:Lself15;
1:X1=0x1; 1:X2=x;
2:X1=x;
}
 P0          | P1          | P2           ;
 STR W0,[X1] | Lself15:    | LDR W0,[X1]  ;
 DC CVAU,X1  | B L00       | CBNZ W0,LC02 ;
 DSB ISH     | MOV W0,#2   | LC02:        ;
 IC IVAU,X1  | B L01       | ISB          ;
 DSB ISH     | L00:        | Lself14:     ;
 ISB         | MOV W0,#1   | B L03        ;
 STR W0,[X2] | L01:        | MOV W2,#2    ;
             | STR W1,[X2] | B L04        ;
             |             | L03:         ;
             |             | MOV W2,#1    ;
             |             | L04:         ;
exists
(1:X0=0x2 /\ 2:X0=0x1 /\ 2:X2=0x1)
