
*** Running vivado
    with args -log archivoRegistros.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source archivoRegistros.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source archivoRegistros.tcl -notrace
Command: synth_design -top archivoRegistros -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15284 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 563.113 ; gain = 184.180
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'archivoRegistros' [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.srcs/sources_1/new/archivoRegistros.vhd:21]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Regristro/Regristro.srcs/sources_1/new/Registro.vhd:4' bound to instance 'registros' of component 'Registro' [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.srcs/sources_1/new/archivoRegistros.vhd:78]
INFO: [Synth 8-638] synthesizing module 'Registro' [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Regristro/Regristro.srcs/sources_1/new/Registro.vhd:10]
INFO: [Synth 8-256] done synthesizing module 'Registro' (1#1) [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Regristro/Regristro.srcs/sources_1/new/Registro.vhd:10]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Regristro/Regristro.srcs/sources_1/new/Registro.vhd:4' bound to instance 'registros' of component 'Registro' [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.srcs/sources_1/new/archivoRegistros.vhd:78]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Regristro/Regristro.srcs/sources_1/new/Registro.vhd:4' bound to instance 'registros' of component 'Registro' [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.srcs/sources_1/new/archivoRegistros.vhd:78]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Regristro/Regristro.srcs/sources_1/new/Registro.vhd:4' bound to instance 'registros' of component 'Registro' [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.srcs/sources_1/new/archivoRegistros.vhd:78]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Regristro/Regristro.srcs/sources_1/new/Registro.vhd:4' bound to instance 'registros' of component 'Registro' [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.srcs/sources_1/new/archivoRegistros.vhd:78]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Regristro/Regristro.srcs/sources_1/new/Registro.vhd:4' bound to instance 'registros' of component 'Registro' [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.srcs/sources_1/new/archivoRegistros.vhd:78]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Regristro/Regristro.srcs/sources_1/new/Registro.vhd:4' bound to instance 'registros' of component 'Registro' [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.srcs/sources_1/new/archivoRegistros.vhd:78]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Regristro/Regristro.srcs/sources_1/new/Registro.vhd:4' bound to instance 'registros' of component 'Registro' [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.srcs/sources_1/new/archivoRegistros.vhd:78]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Regristro/Regristro.srcs/sources_1/new/Registro.vhd:4' bound to instance 'registros' of component 'Registro' [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.srcs/sources_1/new/archivoRegistros.vhd:78]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Regristro/Regristro.srcs/sources_1/new/Registro.vhd:4' bound to instance 'registros' of component 'Registro' [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.srcs/sources_1/new/archivoRegistros.vhd:78]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Regristro/Regristro.srcs/sources_1/new/Registro.vhd:4' bound to instance 'registros' of component 'Registro' [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.srcs/sources_1/new/archivoRegistros.vhd:78]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Regristro/Regristro.srcs/sources_1/new/Registro.vhd:4' bound to instance 'registros' of component 'Registro' [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.srcs/sources_1/new/archivoRegistros.vhd:78]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Regristro/Regristro.srcs/sources_1/new/Registro.vhd:4' bound to instance 'registros' of component 'Registro' [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.srcs/sources_1/new/archivoRegistros.vhd:78]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Regristro/Regristro.srcs/sources_1/new/Registro.vhd:4' bound to instance 'registros' of component 'Registro' [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.srcs/sources_1/new/archivoRegistros.vhd:78]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Regristro/Regristro.srcs/sources_1/new/Registro.vhd:4' bound to instance 'registros' of component 'Registro' [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.srcs/sources_1/new/archivoRegistros.vhd:78]
INFO: [Synth 8-3491] module 'Registro' declared at 'C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Regristro/Regristro.srcs/sources_1/new/Registro.vhd:4' bound to instance 'registros' of component 'Registro' [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.srcs/sources_1/new/archivoRegistros.vhd:78]
INFO: [Synth 8-637] synthesizing blackbox instance 'mux1' of component 'Multiplexor' [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.srcs/sources_1/new/archivoRegistros.vhd:90]
INFO: [Synth 8-637] synthesizing blackbox instance 'mux2' of component 'Multiplexor' [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.srcs/sources_1/new/archivoRegistros.vhd:96]
INFO: [Synth 8-637] synthesizing blackbox instance 'demux1' of component 'Demux' [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.srcs/sources_1/new/archivoRegistros.vhd:103]
INFO: [Synth 8-637] synthesizing blackbox instance 'Barrelshift' of component 'BarrelShifter' [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.srcs/sources_1/new/archivoRegistros.vhd:110]
INFO: [Synth 8-256] done synthesizing module 'archivoRegistros' (2#1) [C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.srcs/sources_1/new/archivoRegistros.vhd:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 626.523 ; gain = 247.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 626.523 ; gain = 247.590
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 626.523 ; gain = 247.590
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 626.523 ; gain = 247.590
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 16    
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module archivoRegistros 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
Module Registro 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 783.020 ; gain = 404.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 783.020 ; gain = 404.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 783.020 ; gain = 404.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 783.020 ; gain = 404.086
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 783.020 ; gain = 404.086
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 783.020 ; gain = 404.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 783.020 ; gain = 404.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 783.020 ; gain = 404.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 783.020 ; gain = 404.086
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |Multiplexor   |         2|
|2     |Demux         |         1|
|3     |BarrelShifter |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+---------------------+------+
|      |Cell                 |Count |
+------+---------------------+------+
|1     |BarrelShifter_bbox_4 |     1|
|2     |Demux_bbox_3         |     1|
|3     |Multiplexor_bbox_1   |     1|
|4     |Multiplexor_bbox_2   |     1|
|5     |BUFG                 |     1|
|6     |LUT3                 |    16|
|7     |FDCE                 |   256|
|8     |IBUF                 |    37|
|9     |OBUF                 |    32|
+------+---------------------+------+

Report Instance Areas: 
+------+-------------------------+------------+------+
|      |Instance                 |Module      |Cells |
+------+-------------------------+------------+------+
|1     |top                      |            |   406|
|2     |  \ciclo1[0].registros   |Registro    |    16|
|3     |  \ciclo1[10].registros  |Registro_0  |    16|
|4     |  \ciclo1[11].registros  |Registro_1  |    16|
|5     |  \ciclo1[12].registros  |Registro_2  |    16|
|6     |  \ciclo1[13].registros  |Registro_3  |    16|
|7     |  \ciclo1[14].registros  |Registro_4  |    16|
|8     |  \ciclo1[15].registros  |Registro_5  |    32|
|9     |  \ciclo1[1].registros   |Registro_6  |    16|
|10    |  \ciclo1[2].registros   |Registro_7  |    16|
|11    |  \ciclo1[3].registros   |Registro_8  |    16|
|12    |  \ciclo1[4].registros   |Registro_9  |    16|
|13    |  \ciclo1[5].registros   |Registro_10 |    16|
|14    |  \ciclo1[6].registros   |Registro_11 |    16|
|15    |  \ciclo1[7].registros   |Registro_12 |    16|
|16    |  \ciclo1[8].registros   |Registro_13 |    16|
|17    |  \ciclo1[9].registros   |Registro_14 |    16|
+------+-------------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 783.020 ; gain = 404.086
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 783.020 ; gain = 404.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 783.020 ; gain = 404.086
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 900.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 900.945 ; gain = 545.852
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 900.945 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/end user/Documents/6to Semestre Escom/Arquitectura de Computadoras/Practica 6/Archivo_de_Registros/Archivo_de_Registros.runs/synth_1/archivoRegistros.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file archivoRegistros_utilization_synth.rpt -pb archivoRegistros_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 31 19:08:29 2020...
