# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../seven-segment display.srcs/sources_1/new/set_anodes.vhd" \
"../../../../seven-segment display.srcs/sim_1/new/set_anodes_tb.vhd" \

# Do not sort compile order
nosort
