{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444071846582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444071846585 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 05 15:04:06 2015 " "Processing started: Mon Oct 05 15:04:06 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444071846585 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444071846585 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab3 -c eecs301_lab3 --recompile=on " "Command: quartus_map --read_settings_files=on --write_settings_files=off eecs301_lab3 -c eecs301_lab3 --recompile=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444071846585 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1444071847213 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "NCO.qsys " "Elaborating Qsys system entity \"NCO.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444071858725 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.15:04:23 Progress: Loading lab3/NCO.qsys " "2015.10.05.15:04:23 Progress: Loading lab3/NCO.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444071863606 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.15:04:24 Progress: Reading input file " "2015.10.05.15:04:24 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444071864070 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.15:04:24 Progress: Adding nco_ii_0 \[altera_nco_ii 15.0\] " "2015.10.05.15:04:24 Progress: Adding nco_ii_0 \[altera_nco_ii 15.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444071864202 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.15:04:24 Progress: Parameterizing module nco_ii_0 " "2015.10.05.15:04:24 Progress: Parameterizing module nco_ii_0" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444071864489 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.15:04:24 Progress: Building connections " "2015.10.05.15:04:24 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444071864507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.15:04:24 Progress: Parameterizing connections " "2015.10.05.15:04:24 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444071864507 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.15:04:24 Progress: Validating " "2015.10.05.15:04:24 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444071864564 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2015.10.05.15:04:25 Progress: Done reading input file " "2015.10.05.15:04:25 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444071865765 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NCO: Generating NCO \"NCO\" for QUARTUS_SYNTH " "NCO: Generating NCO \"NCO\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444071867689 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Nco_ii_0: \"NCO\" instantiated altera_nco_ii \"nco_ii_0\" " "Nco_ii_0: \"NCO\" instantiated altera_nco_ii \"nco_ii_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444071868348 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "NCO: Done \"NCO\" with 2 modules, 19 files " "NCO: Done \"NCO\" with 2 modules, 19 files" {  } {  } 0 12250 "%1!s!" 0 0 "Quartus II" 0 -1 1444071868363 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "NCO.qsys " "Finished elaborating Qsys system entity \"NCO.qsys\"" {  } {  } 0 12249 "Finished elaborating Qsys system entity \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444071872118 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit speedcount_pwm.v(2) " "Verilog HDL Declaration warning at speedcount_pwm.v(2): \"bit\" is SystemVerilog-2005 keyword" {  } { { "V/speedcount_pwm.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/speedcount_pwm.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1444071872142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/speedcount_pwm.v 1 1 " "Found 1 design units, including 1 entities, in source file v/speedcount_pwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 speedcount_pwm " "Found entity 1: speedcount_pwm" {  } { { "V/speedcount_pwm.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/speedcount_pwm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872145 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "motor_counter.v(15) " "Verilog HDL Module Instantiation warning at motor_counter.v(15): ignored dangling comma in List of Port Connections" {  } { { "V/motor_counter.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/motor_counter.v" 15 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Quartus II" 0 -1 1444071872147 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "motor_counter.v(43) " "Verilog HDL information at motor_counter.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "V/motor_counter.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/motor_counter.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1444071872148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/motor_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file v/motor_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 motor_counter " "Found entity 1: motor_counter" {  } { { "V/motor_counter.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/motor_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file v/flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "V/flipflop.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/flipflop.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/freq_control.v 1 1 " "Found 1 design units, including 1 entities, in source file v/freq_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_control " "Found entity 1: freq_control" {  } { { "V/freq_control.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/freq_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/button_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file v/button_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_clock " "Found entity 1: button_clock" {  } { { "V/button_clock.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/button_clock.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/gain_control.v 1 1 " "Found 1 design units, including 1 entities, in source file v/gain_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 gain_control " "Found entity 1: gain_control" {  } { { "V/gain_control.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/gain_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872161 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit sync_pulse.v(2) " "Verilog HDL Declaration warning at sync_pulse.v(2): \"bit\" is SystemVerilog-2005 keyword" {  } { { "V/sync_pulse.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/sync_pulse.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1444071872164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/sync_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file v/sync_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_pulse " "Found entity 1: sync_pulse" {  } { { "V/sync_pulse.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/sync_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872165 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit ldac_pulse.v(2) " "Verilog HDL Declaration warning at ldac_pulse.v(2): \"bit\" is SystemVerilog-2005 keyword" {  } { { "V/ldac_pulse.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/ldac_pulse.v" 2 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Quartus II" 0 -1 1444071872167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/ldac_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file v/ldac_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 ldac_pulse " "Found entity 1: ldac_pulse" {  } { { "V/ldac_pulse.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/ldac_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file v/clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "V/clock_divider.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/clock_divider.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/controller.v 1 1 " "Found 1 design units, including 1 entities, in source file v/controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "V/controller.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/submodules/nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/submodules/nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_nco_ii_0 " "Found entity 1: NCO_nco_ii_0" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco/synthesis/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file nco/synthesis/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO " "Found entity 1: NCO" {  } { { "NCO/synthesis/NCO.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/NCO/synthesis/NCO.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eecs301_lab3.v 1 1 " "Found 1 design units, including 1 entities, in source file eecs301_lab3.v" { { "Info" "ISGN_ENTITY_NAME" "1 eecs301_lab3 " "Found entity 1: eecs301_lab3" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shiftreg.v 1 1 " "Found 1 design units, including 1 entities, in source file shiftreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 shiftreg " "Found entity 1: shiftreg" {  } { { "shiftreg.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/shiftreg.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.v 1 1 " "Found 1 design units, including 1 entities, in source file rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/rom.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO " "Found entity 1: NCO" {  } { { "db/ip/nco/nco.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/nco.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_nco_ii_0 " "Found entity 1: NCO_nco_ii_0" {  } { { "db/ip/nco/submodules/nco_nco_ii_0.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/nco_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "db/ip/nco/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "db/ip/nco/submodules/asj_dxx.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "db/ip/nco/submodules/asj_dxx_g.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_gar.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_gar.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gar " "Found entity 1: asj_gar" {  } { { "db/ip/nco/submodules/asj_gar.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_gar.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "db/ip/nco/submodules/asj_nco_apr_dxx.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_apr_dxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "db/ip/nco/submodules/asj_nco_isdr.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_isdr.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "db/ip/nco/submodules/asj_nco_mob_rw.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_mob_rw.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/asj_xnqg.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/asj_xnqg.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_xnqg " "Found entity 1: asj_xnqg" {  } { { "db/ip/nco/submodules/asj_xnqg.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_xnqg.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/segment_arr_tdl.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/segment_arr_tdl.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_arr_tdl " "Found entity 1: segment_arr_tdl" {  } { { "db/ip/nco/submodules/segment_arr_tdl.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/segment_arr_tdl.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/segment_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/segment_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_sel " "Found entity 1: segment_sel" {  } { { "db/ip/nco/submodules/segment_sel.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/segment_sel.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/nco/submodules/sid_2c_1p.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/nco/submodules/sid_2c_1p.v" { { "Info" "ISGN_ENTITY_NAME" "1 sid_2c_1p " "Found entity 1: sid_2c_1p" {  } { { "db/ip/nco/submodules/sid_2c_1p.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/sid_2c_1p.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071872729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071872729 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "syncp eecs301_lab3.v(120) " "Verilog HDL Implicit Net warning at eecs301_lab3.v(120): created implicit net for \"syncp\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444071872730 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ldacp eecs301_lab3.v(124) " "Verilog HDL Implicit Net warning at eecs301_lab3.v(124): created implicit net for \"ldacp\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 124 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444071872730 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "eecs301_lab3 " "Elaborating entity \"eecs301_lab3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1444071872919 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "CLR eecs301_lab3.v(61) " "Verilog HDL warning at eecs301_lab3.v(61): object CLR used but never assigned" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 61 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1444071872920 "|eecs301_lab3"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "motor_in eecs301_lab3.v(63) " "Verilog HDL warning at eecs301_lab3.v(63): object motor_in used but never assigned" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 63 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1444071872920 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "enable_SPI eecs301_lab3.v(76) " "Verilog HDL or VHDL warning at eecs301_lab3.v(76): object \"enable_SPI\" assigned a value but never read" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1444071872920 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "down eecs301_lab3.v(79) " "Verilog HDL or VHDL warning at eecs301_lab3.v(79): object \"down\" assigned a value but never read" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1444071872920 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "up eecs301_lab3.v(80) " "Verilog HDL or VHDL warning at eecs301_lab3.v(80): object \"up\" assigned a value but never read" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 80 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1444071872920 "|eecs301_lab3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "motor_in 0 eecs301_lab3.v(63) " "Net \"motor_in\" at eecs301_lab3.v(63) has no driver or initial value, using a default initial value '0'" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 63 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1444071872922 "|eecs301_lab3"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "CLR 0 eecs301_lab3.v(61) " "Net \"CLR\" at eecs301_lab3.v(61) has no driver or initial value, using a default initial value '0'" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 61 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1444071872922 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 eecs301_lab3.v(20) " "Output port \"HEX0\" at eecs301_lab3.v(20) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 20 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444071872922 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 eecs301_lab3.v(21) " "Output port \"HEX1\" at eecs301_lab3.v(21) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 21 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444071872922 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 eecs301_lab3.v(22) " "Output port \"HEX2\" at eecs301_lab3.v(22) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444071872922 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 eecs301_lab3.v(23) " "Output port \"HEX3\" at eecs301_lab3.v(23) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444071872922 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 eecs301_lab3.v(24) " "Output port \"HEX4\" at eecs301_lab3.v(24) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444071872923 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 eecs301_lab3.v(25) " "Output port \"HEX5\" at eecs301_lab3.v(25) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444071872923 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR eecs301_lab3.v(31) " "Output port \"LEDR\" at eecs301_lab3.v(31) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444071872923 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_B eecs301_lab3.v(37) " "Output port \"VGA_B\" at eecs301_lab3.v(37) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444071872923 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_G eecs301_lab3.v(40) " "Output port \"VGA_G\" at eecs301_lab3.v(40) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444071872923 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_R eecs301_lab3.v(42) " "Output port \"VGA_R\" at eecs301_lab3.v(42) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444071872923 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CONVST eecs301_lab3.v(8) " "Output port \"ADC_CONVST\" at eecs301_lab3.v(8) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444071872923 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN eecs301_lab3.v(9) " "Output port \"ADC_DIN\" at eecs301_lab3.v(9) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444071872923 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK eecs301_lab3.v(11) " "Output port \"ADC_SCLK\" at eecs301_lab3.v(11) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444071872923 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_BLANK_N eecs301_lab3.v(38) " "Output port \"VGA_BLANK_N\" at eecs301_lab3.v(38) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 38 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444071872923 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_CLK eecs301_lab3.v(39) " "Output port \"VGA_CLK\" at eecs301_lab3.v(39) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444071872923 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_HS eecs301_lab3.v(41) " "Output port \"VGA_HS\" at eecs301_lab3.v(41) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 41 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444071872923 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_SYNC_N eecs301_lab3.v(43) " "Output port \"VGA_SYNC_N\" at eecs301_lab3.v(43) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 43 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444071872923 "|eecs301_lab3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_VS eecs301_lab3.v(44) " "Output port \"VGA_VS\" at eecs301_lab3.v(44) has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1444071872923 "|eecs301_lab3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:slow " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:slow\"" {  } { { "eecs301_lab3.v" "slow" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071872942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "button_clock button_clock:bc " "Elaborating entity \"button_clock\" for hierarchy \"button_clock:bc\"" {  } { { "eecs301_lab3.v" "bc" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071872962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_pulse sync_pulse:pulse " "Elaborating entity \"sync_pulse\" for hierarchy \"sync_pulse:pulse\"" {  } { { "eecs301_lab3.v" "pulse" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071872982 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 sync_pulse.v(17) " "Verilog HDL assignment warning at sync_pulse.v(17): truncated value with size 32 to match size of target (8)" {  } { { "V/sync_pulse.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/sync_pulse.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1444071872983 "|eecs301_lab3|sync_pulse:pulse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ldac_pulse ldac_pulse:pul " "Elaborating entity \"ldac_pulse\" for hierarchy \"ldac_pulse:pul\"" {  } { { "eecs301_lab3.v" "pul" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071872998 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ldac_pulse.v(15) " "Verilog HDL assignment warning at ldac_pulse.v(15): truncated value with size 32 to match size of target (8)" {  } { { "V/ldac_pulse.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/ldac_pulse.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1444071872999 "|eecs301_lab3|ldac_pulse:pul"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "motor_counter motor_counter:mc " "Elaborating entity \"motor_counter\" for hierarchy \"motor_counter:mc\"" {  } { { "eecs301_lab3.v" "mc" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 motor_counter.v(51) " "Verilog HDL assignment warning at motor_counter.v(51): truncated value with size 32 to match size of target (10)" {  } { { "V/motor_counter.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/motor_counter.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1444071873014 "|eecs301_lab3|motor_counter:mc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 motor_counter.v(52) " "Verilog HDL assignment warning at motor_counter.v(52): truncated value with size 32 to match size of target (10)" {  } { { "V/motor_counter.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/motor_counter.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1444071873015 "|eecs301_lab3|motor_counter:mc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 motor_counter.v(56) " "Verilog HDL assignment warning at motor_counter.v(56): truncated value with size 32 to match size of target (10)" {  } { { "V/motor_counter.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/motor_counter.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1444071873015 "|eecs301_lab3|motor_counter:mc"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 motor_counter.v(57) " "Verilog HDL assignment warning at motor_counter.v(57): truncated value with size 32 to match size of target (10)" {  } { { "V/motor_counter.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/motor_counter.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1444071873015 "|eecs301_lab3|motor_counter:mc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop motor_counter:mc\|flipflop:a0 " "Elaborating entity \"flipflop\" for hierarchy \"motor_counter:mc\|flipflop:a0\"" {  } { { "V/motor_counter.v" "a0" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/V/motor_counter.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gain_control gain_control:ampcontrol " "Elaborating entity \"gain_control\" for hierarchy \"gain_control:ampcontrol\"" {  } { { "eecs301_lab3.v" "ampcontrol" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_control freq_control:freqcontrol " "Elaborating entity \"freq_control\" for hierarchy \"freq_control:freqcontrol\"" {  } { { "eecs301_lab3.v" "freqcontrol" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shiftreg shiftreg:sr " "Elaborating entity \"shiftreg\" for hierarchy \"shiftreg:sr\"" {  } { { "eecs301_lab3.v" "sr" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_shiftreg shiftreg:sr\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborating entity \"lpm_shiftreg\" for hierarchy \"shiftreg:sr\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "shiftreg.v" "LPM_SHIFTREG_component" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/shiftreg.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873146 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "shiftreg:sr\|lpm_shiftreg:LPM_SHIFTREG_component " "Elaborated megafunction instantiation \"shiftreg:sr\|lpm_shiftreg:LPM_SHIFTREG_component\"" {  } { { "shiftreg.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/shiftreg.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444071873161 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shiftreg:sr\|lpm_shiftreg:LPM_SHIFTREG_component " "Instantiated megafunction \"shiftreg:sr\|lpm_shiftreg:LPM_SHIFTREG_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction LEFT " "Parameter \"lpm_direction\" = \"LEFT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_SHIFTREG " "Parameter \"lpm_type\" = \"LPM_SHIFTREG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873163 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873163 ""}  } { { "shiftreg.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/shiftreg.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444071873163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO NCO:generator " "Elaborating entity \"NCO\" for hierarchy \"NCO:generator\"" {  } { { "eecs301_lab3.v" "generator" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_nco_ii_0 NCO:generator\|NCO_nco_ii_0:nco_ii_0 " "Elaborating entity \"NCO_nco_ii_0\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\"" {  } { { "NCO/synthesis/NCO.v" "nco_ii_0" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/NCO/synthesis/NCO.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_xnqg NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_xnqg:u011 " "Elaborating entity \"asj_xnqg\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_xnqg:u011\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "u011" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_arr_tdl NCO:generator\|NCO_nco_ii_0:nco_ii_0\|segment_arr_tdl:tdl " "Elaborating entity \"segment_arr_tdl\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|segment_arr_tdl:tdl\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "tdl" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux000" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "db/ip/nco/submodules/asj_altqmcpipe.v" "acc" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873318 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "db/ip/nco/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444071873336 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873336 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873336 ""}  } { { "db/ip/nco/submodules/asj_altqmcpipe.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_altqmcpipe.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444071873336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ith.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ith.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ith " "Found entity 1: add_sub_ith" {  } { { "db/add_sub_ith.tdf" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/add_sub_ith.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071873387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071873387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_ith NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_ith:auto_generated " "Elaborating entity \"add_sub_ith\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_ith:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux001" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux002" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "db/ip/nco/submodules/asj_dxx.v" "ux014" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_dxx.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873461 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Elaborated megafunction instantiation \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\"" {  } { { "db/ip/nco/submodules/asj_dxx.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_dxx.v" 54 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444071873477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014 " "Instantiated megafunction \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 21 " "Parameter \"lpm_width\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873477 ""}  } { { "db/ip/nco/submodules/asj_dxx.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_dxx.v" 54 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444071873477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_cmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_cmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_cmh " "Found entity 1: add_sub_cmh" {  } { { "db/add_sub_cmh.tdf" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/add_sub_cmh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071873531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071873531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_cmh NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_cmh:auto_generated " "Elaborating entity \"add_sub_cmh\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\|lpm_add_sub:ux014\|add_sub_cmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_apr_dxx NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219 " "Elaborating entity \"asj_nco_apr_dxx\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux0219" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gar NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_gar:ux007 " "Elaborating entity \"asj_gar\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_gar:ux007\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux007" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid_2c_1p NCO:generator\|NCO_nco_ii_0:nco_ii_0\|sid_2c_1p:sid2c " "Elaborating entity \"sid_2c_1p\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|sid_2c_1p:sid2c\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "sid2c" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux0120" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444071873720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_nco_ii_0_sin.hex " "Parameter \"init_file\" = \"NCO_nco_ii_0_sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873721 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873721 ""}  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444071873721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1vf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1vf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1vf1 " "Found entity 1: altsyncram_1vf1" {  } { { "db/altsyncram_1vf1.tdf" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/altsyncram_1vf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071873778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071873778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1vf1 NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_1vf1:auto_generated " "Elaborating entity \"altsyncram_1vf1\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_1vf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux0121" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873899 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v" 52 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444071873917 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 11 " "Parameter \"width_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_nco_ii_0_cos.hex " "Parameter \"init_file\" = \"NCO_nco_ii_0_cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873917 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873917 ""}  } { { "db/ip/nco/submodules/asj_nco_as_m_cen.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_as_m_cen.v" 52 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444071873917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_suf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_suf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_suf1 " "Found entity 1: altsyncram_suf1" {  } { { "db/altsyncram_suf1.tdf" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/altsyncram_suf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071873978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071873978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_suf1 NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_suf1:auto_generated " "Elaborating entity \"altsyncram_suf1\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_suf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071873979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_sel NCO:generator\|NCO_nco_ii_0:nco_ii_0\|segment_sel:rot " "Elaborating entity \"segment_sel\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|segment_sel:rot\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "rot" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071874080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_rw NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_mob_rw:ux122 " "Elaborating entity \"asj_nco_mob_rw\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_mob_rw:ux122\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux122" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071874103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\"" {  } { { "NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux710isdr" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/NCO/synthesis/submodules/NCO_nco_ii_0.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071874132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "db/ip/nco/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_isdr.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071874191 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "db/ip/nco/submodules/asj_nco_isdr.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_isdr.v" 46 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444071874207 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071874207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071874207 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071874207 ""}  } { { "db/ip/nco/submodules/asj_nco_isdr.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/nco/submodules/asj_nco_isdr.v" 46 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1444071874207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_aki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_aki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_aki " "Found entity 1: cntr_aki" {  } { { "db/cntr_aki.tdf" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/cntr_aki.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071874260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071874260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_aki NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_aki:auto_generated " "Elaborating entity \"cntr_aki\" for hierarchy \"NCO:generator\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_aki:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/15.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444071874260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o184.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o184.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o184 " "Found entity 1: altsyncram_o184" {  } { { "db/altsyncram_o184.tdf" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/altsyncram_o184.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071875657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071875657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_elc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_elc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_elc " "Found entity 1: mux_elc" {  } { { "db/mux_elc.tdf" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/mux_elc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071875875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071875875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071875987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071875987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c7i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c7i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c7i " "Found entity 1: cntr_c7i" {  } { { "db/cntr_c7i.tdf" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/cntr_c7i.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071876130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071876130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4vi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4vi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4vi " "Found entity 1: cntr_4vi" {  } { { "db/cntr_4vi.tdf" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/cntr_4vi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071876227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071876227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_09i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_09i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_09i " "Found entity 1: cntr_09i" {  } { { "db/cntr_09i.tdf" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/cntr_09i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071876367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071876367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_c9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_c9c " "Found entity 1: cmpr_c9c" {  } { { "db/cmpr_c9c.tdf" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/cmpr_c9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071876448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071876448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071876544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071876544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071876615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071876615 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444071876898 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1444071876929 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2015.10.05.15:04:42 Progress: Loading sld4209acef/alt_sld_fab_wrapper_hw.tcl " "2015.10.05.15:04:42 Progress: Loading sld4209acef/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1444071882740 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1444071885493 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1444071885684 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1444071886551 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1444071886574 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1444071886601 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1444071886657 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1444071886665 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1444071886666 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1444071887391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld4209acef/alt_sld_fab.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071887506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071887506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071887531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071887531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071887534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071887534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071887543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071887543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071887570 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071887570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071887570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/db/ip/sld4209acef/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444071887581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444071887581 ""}
{ "Info" "ISGN_LLIS_BEGIN" "Top " "Starting Rapid Recompile for partition \"Top\"" {  } {  } 0 12244 "Starting Rapid Recompile for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444071887992 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1444071888763 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[4\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[4\]\" and its non-tri-state driver." {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[8\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[8\]\" and its non-tri-state driver." {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[9\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[9\]\" and its non-tri-state driver." {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[10\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[10\]\" and its non-tri-state driver." {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[11\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[11\]\" and its non-tri-state driver." {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[12\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[12\]\" and its non-tri-state driver." {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1444071888862 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1444071888862 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 51 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Quartus II" 0 -1 1444071888862 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Quartus II" 0 -1 1444071888862 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[4\]~synth " "Node \"GPIO_0\[4\]~synth\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444071888888 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[8\]~synth " "Node \"GPIO_0\[8\]~synth\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444071888888 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[9\]~synth " "Node \"GPIO_0\[9\]~synth\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444071888888 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[10\]~synth " "Node \"GPIO_0\[10\]~synth\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444071888888 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[11\]~synth " "Node \"GPIO_0\[11\]~synth\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444071888888 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[12\]~synth " "Node \"GPIO_0\[12\]~synth\"" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444071888888 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1444071888888 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CONVST GND " "Pin \"ADC_CONVST\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|ADC_CONVST"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[2\] GND " "Pin \"VGA_B\[2\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_B[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[3\] GND " "Pin \"VGA_B\[3\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_B[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[4\] GND " "Pin \"VGA_B\[4\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_B[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[5\] GND " "Pin \"VGA_B\[5\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_B[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[6\] GND " "Pin \"VGA_B\[6\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_B[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[7\] GND " "Pin \"VGA_B\[7\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_B[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N GND " "Pin \"VGA_BLANK_N\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_CLK GND " "Pin \"VGA_CLK\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[2\] GND " "Pin \"VGA_G\[2\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_G[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[3\] GND " "Pin \"VGA_G\[3\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_G[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[4\] GND " "Pin \"VGA_G\[4\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_G[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[5\] GND " "Pin \"VGA_G\[5\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_G[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[6\] GND " "Pin \"VGA_G\[6\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_G[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[7\] GND " "Pin \"VGA_G\[7\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_G[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_HS GND " "Pin \"VGA_HS\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 41 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[2\] GND " "Pin \"VGA_R\[2\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_R[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[3\] GND " "Pin \"VGA_R\[3\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_R[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[4\] GND " "Pin \"VGA_R\[4\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_R[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[5\] GND " "Pin \"VGA_R\[5\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_R[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[6\] GND " "Pin \"VGA_R\[6\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_R[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[7\] GND " "Pin \"VGA_R\[7\]\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_R[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 43 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_VS GND " "Pin \"VGA_VS\" is stuck at GND" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444071888894 "|eecs301_lab3|VGA_VS"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1444071888894 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "_subnet_pin_55 GPIO_0\[6\] " "Output pin \"_subnet_pin_55\" driven by bidirectional pin \"GPIO_0\[6\]\" cannot be tri-stated" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1444071888899 ""}
{ "Warning" "WATM_BUILD_TRI_TO_BIDIR_AND_OUTPUT_PIN" "_subnet_pin_57 GPIO_0\[7\] " "Output pin \"_subnet_pin_57\" driven by bidirectional pin \"GPIO_0\[7\]\" cannot be tri-stated" {  } { { "eecs301_lab3.v" "" { Text "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.v" 47 -1 0 } }  } 0 14632 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "Quartus II" 0 -1 1444071888899 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "539 " "Implemented 539 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1444071888969 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1444071888969 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1444071888969 ""} { "Info" "ICUT_CUT_TM_LCELLS" "340 " "Implemented 340 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1444071888969 ""} { "Info" "ICUT_CUT_TM_RAMS" "22 " "Implemented 22 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1444071888969 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1444071888969 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1444071888969 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.map.smsg " "Generated suppressed messages file C:/Users/abc19/Documents/GitHub/EECS301/lab3/eecs301_lab3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1444071889221 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 204 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 204 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "850 " "Peak virtual memory: 850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444071889680 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 05 15:04:49 2015 " "Processing ended: Mon Oct 05 15:04:49 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444071889680 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:43 " "Elapsed time: 00:00:43" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444071889680 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:47 " "Total CPU time (on all processors): 00:01:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444071889680 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444071889680 ""}
