// Seed: 1528217926
module module_0 (
    output tri  id_0,
    output wire id_1,
    input  wor  id_2,
    output wire id_3
);
  logic id_5;
  assign module_1.id_6 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd11
) (
    output tri id_0,
    input wire id_1,
    input supply1 _id_2,
    output wand id_3,
    output supply1 id_4,
    input supply1 id_5,
    output wor id_6
);
  wire id_8;
  assign id_0 = id_1 == -1;
  module_0 modCall_1 (
      id_4,
      id_6,
      id_5,
      id_3
  );
  logic [7:0][-1 'b0 : 1 'b0] id_9;
  assign id_9[id_2&1] = -1;
endmodule
