library verilog;
use verilog.vl_types.all;
entity audio_receive_vlg_vec_tst is
end audio_receive_vlg_vec_tst;
