$date
	Tue Aug 13 07:27:46 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_LFSR $end
$var wire 4 ! lfsr [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst_n $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst_n $end
$var reg 4 $ lfsr [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1 $
0#
0"
b1 !
$end
#5
1"
#10
0"
1#
#15
b11 !
b11 $
1"
#20
0"
#25
b111 !
b111 $
1"
#30
0"
#35
b1111 !
b1111 $
1"
#40
0"
#45
b1110 !
b1110 $
1"
#50
0"
#55
b1101 !
b1101 $
1"
#60
0"
#65
b1010 !
b1010 $
1"
#70
0"
#75
b101 !
b101 $
1"
#80
0"
#85
b1011 !
b1011 $
1"
#90
0"
#95
b110 !
b110 $
1"
#100
0"
#105
b1100 !
b1100 $
1"
#110
0"
