Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Apr 17 14:32:20 2022
| Host         : LAPTOP-69752C9G running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          571         
TIMING-18  Warning   Missing input or output delay  44          
TIMING-23  Warning   Combinational loop found       1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (79)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (79)
----------------------
 There are 79 combinational loops in the design. (HIGH)


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -39.602   -22036.471                    571                 4369        0.107        0.000                      0                 4369        4.500        0.000                       0                  1574  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0             -39.602   -22036.471                    571                 4369        0.107        0.000                      0                 4369        4.500        0.000                       0                  1574  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          571  Failing Endpoints,  Worst Slack      -39.602ns,  Total Violation   -22036.471ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -39.602ns  (required time - arrival time)
  Source:                 keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_k_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.487ns  (logic 15.440ns (31.200%)  route 34.047ns (68.800%))
  Logic Levels:           81  (CARRY4=10 LUT2=8 LUT3=1 LUT4=3 LUT5=10 LUT6=47 MUXF7=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.617     5.201    keyboard_controller/z_/button_cond/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.823     6.480    keyboard_controller/z_/button_cond/M_ctr_q_reg[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.604 f  keyboard_controller/z_/button_cond/M_ctr_q[0]_i_6__23/O
                         net (fo=1, routed)           0.825     7.429    keyboard_controller/z_/button_cond/M_ctr_q[0]_i_6__23_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.553 f  keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22/O
                         net (fo=25, routed)          0.723     8.276    keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.400 r  keyboard_controller/z_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_10/O
                         net (fo=2, routed)           1.257     9.657    keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q_reg[44]_2
    SLICE_X53Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.781 r  keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_2/O
                         net (fo=5, routed)           0.650    10.431    keyboard_controller/f_/L_edge/M_temp_coloured_letter_q_reg[4]_2
    SLICE_X53Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.555 r  keyboard_controller/f_/L_edge/M_guess_1_letter_1_q[6]_i_19/O
                         net (fo=24, routed)          0.631    11.186    betaCPU/control_unit/M_guess_4_letter_2_q_reg[6]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    11.310 r  betaCPU/control_unit/g0_b0_i_46/O
                         net (fo=61, routed)          1.153    12.463    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[37]_0[2]
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.587 r  betaCPU/control_unit/g0_b0_i_88/O
                         net (fo=1, routed)           0.642    13.229    betaCPU/control_unit/g0_b0_i_88_n_0
    SLICE_X47Y77         LUT4 (Prop_lut4_I1_O)        0.124    13.353 f  betaCPU/control_unit/g0_b0_i_35/O
                         net (fo=2, routed)           0.574    13.926    betaCPU/control_unit/g0_b0_i_35_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I5_O)        0.124    14.050 f  betaCPU/control_unit/g0_b0_i_12/O
                         net (fo=18, routed)          0.860    14.910    betaCPU/control_unit/DI[2]
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.034 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0/O
                         net (fo=35, routed)          0.673    15.708    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.832 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4/O
                         net (fo=5, routed)           0.426    16.258    betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.382 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2/O
                         net (fo=11, routed)          0.185    16.567    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X46Y78         LUT5 (Prop_lut5_I2_O)        0.124    16.691 r  betaCPU/control_unit/M_word_index_q[7]_i_23/O
                         net (fo=1, routed)           0.410    17.101    betaCPU/control_unit/M_word_index_q[7]_i_23_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.225 r  betaCPU/control_unit/M_word_index_q[7]_i_21/O
                         net (fo=1, routed)           0.000    17.225    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_0[0]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.831 f  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[3]
                         net (fo=4, routed)           0.490    18.320    betaCPU/game_alu/O[1]
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.306    18.626 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11/O
                         net (fo=1, routed)           0.405    19.032    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.124    19.156 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3/O
                         net (fo=25, routed)          0.475    19.630    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124    19.754 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_42/O
                         net (fo=1, routed)           0.314    20.069    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_42_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.124    20.193 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_22__0/O
                         net (fo=45, routed)          0.225    20.417    betaCPU/control_unit/M_control_unit_regfile_rb[0]
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.124    20.541 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2/O
                         net (fo=7, routed)           0.311    20.853    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2_n_0
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.124    20.977 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0/O
                         net (fo=14, routed)          0.503    21.479    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[2]
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    21.603 r  betaCPU/game_alu/M_word_index_q[7]_i_20/O
                         net (fo=1, routed)           0.000    21.603    betaCPU/game_alu/M_word_index_q[7]_i_20_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.183 r  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[2]
                         net (fo=4, routed)           0.425    22.609    betaCPU/control_unit/O[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I2_O)        0.302    22.911 r  betaCPU/control_unit/M_word_index_q[10]_i_37/O
                         net (fo=1, routed)           0.432    23.343    betaCPU/control_unit/M_word_index_q[10]_i_37_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124    23.467 r  betaCPU/control_unit/M_word_index_q[10]_i_31/O
                         net (fo=1, routed)           0.395    23.862    betaCPU/control_unit/M_word_index_q[10]_i_31_n_0
    SLICE_X45Y77         LUT2 (Prop_lut2_I0_O)        0.124    23.986 r  betaCPU/control_unit/M_word_index_q[10]_i_29/O
                         net (fo=38, routed)          0.313    24.299    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[4]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    24.423 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_17/O
                         net (fo=2, routed)           0.164    24.587    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_17_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    24.711 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_10/O
                         net (fo=1, routed)           0.465    25.176    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_10_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I3_O)        0.124    25.300 f  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3/O
                         net (fo=13, routed)          0.442    25.741    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3_n_0
    SLICE_X44Y78         LUT4 (Prop_lut4_I2_O)        0.124    25.865 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_29/O
                         net (fo=1, routed)           0.000    25.865    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_2[0]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.471 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[3]
                         net (fo=3, routed)           0.526    26.997    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_4
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.306    27.303 r  betaCPU/game_alu/M_guess_1_letter_1_q[3]_i_8/O
                         net (fo=2, routed)           0.315    27.618    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X44Y75         LUT6 (Prop_lut6_I2_O)        0.124    27.742 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_43/O
                         net (fo=1, routed)           0.302    28.044    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_43_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I4_O)        0.124    28.168 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_36/O
                         net (fo=1, routed)           0.291    28.460    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_36_n_0
    SLICE_X43Y75         LUT2 (Prop_lut2_I1_O)        0.124    28.584 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_20/O
                         net (fo=59, routed)          0.511    29.094    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[1]
    SLICE_X43Y76         LUT6 (Prop_lut6_I4_O)        0.124    29.218 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_39/O
                         net (fo=1, routed)           0.000    29.218    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_39_n_0
    SLICE_X43Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    29.430 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[3]_i_19/O
                         net (fo=1, routed)           0.295    29.725    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[3]_i_19_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.299    30.024 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8/O
                         net (fo=3, routed)           0.500    30.525    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    30.649 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5/O
                         net (fo=15, routed)          0.486    31.135    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[1]
    SLICE_X44Y78         LUT5 (Prop_lut5_I1_O)        0.124    31.259 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_26/O
                         net (fo=1, routed)           0.000    31.259    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_26_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.660 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.660    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.994 f  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[1]
                         net (fo=3, routed)           0.461    32.455    betaCPU/game_alu/M_word_index_q_reg[7]_i_7_n_6
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.303    32.758 f  betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_15/O
                         net (fo=2, routed)           0.448    33.206    betaCPU/control_unit/M_game_alu_alu[5]
    SLICE_X44Y77         LUT6 (Prop_lut6_I1_O)        0.124    33.330 f  betaCPU/control_unit/M_word_index_q[10]_i_28/O
                         net (fo=1, routed)           0.445    33.776    betaCPU/control_unit/M_word_index_q[10]_i_28_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.124    33.900 f  betaCPU/control_unit/M_word_index_q[10]_i_15/O
                         net (fo=62, routed)          0.571    34.471    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[3]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124    34.595 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_41__0/O
                         net (fo=1, routed)           0.280    34.874    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_41__0_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.124    34.998 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_21/O
                         net (fo=6, routed)           0.368    35.367    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_21_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124    35.491 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_9__0/O
                         net (fo=15, routed)          0.452    35.943    betaCPU/control_unit/M_control_unit_regfile_out_b[6]
    SLICE_X43Y79         LUT4 (Prop_lut4_I2_O)        0.124    36.067 r  betaCPU/control_unit/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.438    36.505    betaCPU/control_unit/M_word_index_q[7]_i_22_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.124    36.629 r  betaCPU/control_unit/M_word_index_q[7]_i_19/O
                         net (fo=1, routed)           0.000    36.629    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_0[1]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.027 r  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.027    betaCPU/game_alu/M_word_index_q_reg[7]_i_7_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.340 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[3]
                         net (fo=3, routed)           0.489    37.829    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25_0[3]
    SLICE_X43Y80         LUT6 (Prop_lut6_I2_O)        0.306    38.135 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_39/O
                         net (fo=1, routed)           0.306    38.441    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_39_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.565 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25/O
                         net (fo=1, routed)           0.286    38.852    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.976 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_12/O
                         net (fo=1, routed)           0.161    39.137    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_12_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.124    39.261 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_3/O
                         net (fo=47, routed)          0.649    39.909    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_3_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.124    40.033 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_5/O
                         net (fo=15, routed)          0.510    40.543    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    40.667 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_27/O
                         net (fo=1, routed)           0.000    40.667    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_27_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    40.915 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[2]
                         net (fo=3, routed)           0.479    41.394    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_5
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.302    41.696 r  betaCPU/game_alu/M_guess_1_letter_1_q[2]_i_6/O
                         net (fo=2, routed)           0.466    42.162    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    42.286 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_71/O
                         net (fo=1, routed)           0.339    42.625    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_71_n_0
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.124    42.749 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_46/O
                         net (fo=32, routed)          0.542    43.291    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[0]
    SLICE_X38Y77         MUXF7 (Prop_muxf7_S_O)       0.292    43.583 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[1]_i_8/O
                         net (fo=4, routed)           0.366    43.948    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[1]_i_8_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I4_O)        0.297    44.245 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=12, routed)          0.371    44.617    betaCPU/control_unit/regfile_data01_in[1]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.124    44.741 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_40/O
                         net (fo=1, routed)           0.429    45.169    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_40_n_0
    SLICE_X44Y78         LUT5 (Prop_lut5_I4_O)        0.124    45.293 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_28/O
                         net (fo=1, routed)           0.000    45.293    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_2[1]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.520 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[1]
                         net (fo=3, routed)           0.466    45.986    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_6
    SLICE_X43Y79         LUT2 (Prop_lut2_I0_O)        0.303    46.289 r  betaCPU/game_alu/M_guess_1_letter_1_q[1]_i_8/O
                         net (fo=3, routed)           0.275    46.564    betaCPU/control_unit/M_game_alu_alu[1]
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.124    46.688 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49/O
                         net (fo=1, routed)           0.151    46.839    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.124    46.963 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_24/O
                         net (fo=40, routed)          0.692    47.655    betaCPU/control_unit/M_control_unit_regfile_rb[1]
    SLICE_X43Y80         LUT6 (Prop_lut6_I3_O)        0.124    47.779 r  betaCPU/control_unit/M_word_index_q[8]_i_4/O
                         net (fo=3, routed)           0.177    47.956    betaCPU/control_unit/M_control_unit_regfile_out_b[8]
    SLICE_X43Y80         LUT5 (Prop_lut5_I2_O)        0.124    48.080 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41/O
                         net (fo=1, routed)           0.590    48.671    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    48.795 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_37/O
                         net (fo=1, routed)           0.000    48.795    betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_41_0[0]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    49.219 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[1]
                         net (fo=4, routed)           0.606    49.825    betaCPU/game_alu/M_stage_q_reg[3]_1[1]
    SLICE_X47Y80         LUT5 (Prop_lut5_I2_O)        0.303    50.128 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_12/O
                         net (fo=1, routed)           0.295    50.423    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_12_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I5_O)        0.124    50.547 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4/O
                         net (fo=1, routed)           0.304    50.851    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.124    50.975 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=23, routed)          0.546    51.521    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[27]_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I0_O)        0.124    51.645 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_13/O
                         net (fo=16, routed)          0.731    52.376    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_13_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.124    52.500 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_4/O
                         net (fo=36, routed)          1.194    53.694    betaCPU/control_unit/M_control_unit_regfile_write_address[2]
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124    53.818 r  betaCPU/control_unit/M_k_q[2]_i_2/O
                         net (fo=3, routed)           0.746    54.564    betaCPU/control_unit/M_k_q[2]_i_2_n_0
    SLICE_X39Y84         LUT3 (Prop_lut3_I1_O)        0.124    54.688 r  betaCPU/control_unit/M_k_q[0]_i_1/O
                         net (fo=1, routed)           0.000    54.688    betaCPU/r/M_k_q_reg[0]_0
    SLICE_X39Y84         FDRE                                         r  betaCPU/r/M_k_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.429    14.833    betaCPU/r/clk_IBUF_BUFG
    SLICE_X39Y84         FDRE                                         r  betaCPU/r/M_k_q_reg[0]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X39Y84         FDRE (Setup_fdre_C_D)        0.031    15.087    betaCPU/r/M_k_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -54.688    
  -------------------------------------------------------------------
                         slack                                -39.602    

Slack (VIOLATED) :        -39.539ns  (required time - arrival time)
  Source:                 keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_num_correct_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.469ns  (logic 15.468ns (31.268%)  route 34.001ns (68.732%))
  Logic Levels:           81  (CARRY4=10 LUT2=8 LUT3=1 LUT4=3 LUT5=10 LUT6=47 MUXF7=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.617     5.201    keyboard_controller/z_/button_cond/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.823     6.480    keyboard_controller/z_/button_cond/M_ctr_q_reg[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.604 f  keyboard_controller/z_/button_cond/M_ctr_q[0]_i_6__23/O
                         net (fo=1, routed)           0.825     7.429    keyboard_controller/z_/button_cond/M_ctr_q[0]_i_6__23_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.553 f  keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22/O
                         net (fo=25, routed)          0.723     8.276    keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.400 r  keyboard_controller/z_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_10/O
                         net (fo=2, routed)           1.257     9.657    keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q_reg[44]_2
    SLICE_X53Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.781 r  keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_2/O
                         net (fo=5, routed)           0.650    10.431    keyboard_controller/f_/L_edge/M_temp_coloured_letter_q_reg[4]_2
    SLICE_X53Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.555 r  keyboard_controller/f_/L_edge/M_guess_1_letter_1_q[6]_i_19/O
                         net (fo=24, routed)          0.631    11.186    betaCPU/control_unit/M_guess_4_letter_2_q_reg[6]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    11.310 r  betaCPU/control_unit/g0_b0_i_46/O
                         net (fo=61, routed)          1.153    12.463    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[37]_0[2]
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.587 r  betaCPU/control_unit/g0_b0_i_88/O
                         net (fo=1, routed)           0.642    13.229    betaCPU/control_unit/g0_b0_i_88_n_0
    SLICE_X47Y77         LUT4 (Prop_lut4_I1_O)        0.124    13.353 f  betaCPU/control_unit/g0_b0_i_35/O
                         net (fo=2, routed)           0.574    13.926    betaCPU/control_unit/g0_b0_i_35_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I5_O)        0.124    14.050 f  betaCPU/control_unit/g0_b0_i_12/O
                         net (fo=18, routed)          0.860    14.910    betaCPU/control_unit/DI[2]
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.034 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0/O
                         net (fo=35, routed)          0.673    15.708    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.832 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4/O
                         net (fo=5, routed)           0.426    16.258    betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.382 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2/O
                         net (fo=11, routed)          0.185    16.567    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X46Y78         LUT5 (Prop_lut5_I2_O)        0.124    16.691 r  betaCPU/control_unit/M_word_index_q[7]_i_23/O
                         net (fo=1, routed)           0.410    17.101    betaCPU/control_unit/M_word_index_q[7]_i_23_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.225 r  betaCPU/control_unit/M_word_index_q[7]_i_21/O
                         net (fo=1, routed)           0.000    17.225    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_0[0]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.831 f  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[3]
                         net (fo=4, routed)           0.490    18.320    betaCPU/game_alu/O[1]
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.306    18.626 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11/O
                         net (fo=1, routed)           0.405    19.032    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.124    19.156 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3/O
                         net (fo=25, routed)          0.475    19.630    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124    19.754 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_42/O
                         net (fo=1, routed)           0.314    20.069    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_42_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.124    20.193 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_22__0/O
                         net (fo=45, routed)          0.225    20.417    betaCPU/control_unit/M_control_unit_regfile_rb[0]
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.124    20.541 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2/O
                         net (fo=7, routed)           0.311    20.853    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2_n_0
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.124    20.977 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0/O
                         net (fo=14, routed)          0.503    21.479    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[2]
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    21.603 r  betaCPU/game_alu/M_word_index_q[7]_i_20/O
                         net (fo=1, routed)           0.000    21.603    betaCPU/game_alu/M_word_index_q[7]_i_20_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.183 r  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[2]
                         net (fo=4, routed)           0.425    22.609    betaCPU/control_unit/O[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I2_O)        0.302    22.911 r  betaCPU/control_unit/M_word_index_q[10]_i_37/O
                         net (fo=1, routed)           0.432    23.343    betaCPU/control_unit/M_word_index_q[10]_i_37_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124    23.467 r  betaCPU/control_unit/M_word_index_q[10]_i_31/O
                         net (fo=1, routed)           0.395    23.862    betaCPU/control_unit/M_word_index_q[10]_i_31_n_0
    SLICE_X45Y77         LUT2 (Prop_lut2_I0_O)        0.124    23.986 r  betaCPU/control_unit/M_word_index_q[10]_i_29/O
                         net (fo=38, routed)          0.313    24.299    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[4]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    24.423 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_17/O
                         net (fo=2, routed)           0.164    24.587    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_17_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    24.711 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_10/O
                         net (fo=1, routed)           0.465    25.176    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_10_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I3_O)        0.124    25.300 f  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3/O
                         net (fo=13, routed)          0.442    25.741    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3_n_0
    SLICE_X44Y78         LUT4 (Prop_lut4_I2_O)        0.124    25.865 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_29/O
                         net (fo=1, routed)           0.000    25.865    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_2[0]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.471 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[3]
                         net (fo=3, routed)           0.526    26.997    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_4
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.306    27.303 r  betaCPU/game_alu/M_guess_1_letter_1_q[3]_i_8/O
                         net (fo=2, routed)           0.315    27.618    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X44Y75         LUT6 (Prop_lut6_I2_O)        0.124    27.742 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_43/O
                         net (fo=1, routed)           0.302    28.044    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_43_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I4_O)        0.124    28.168 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_36/O
                         net (fo=1, routed)           0.291    28.460    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_36_n_0
    SLICE_X43Y75         LUT2 (Prop_lut2_I1_O)        0.124    28.584 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_20/O
                         net (fo=59, routed)          0.511    29.094    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[1]
    SLICE_X43Y76         LUT6 (Prop_lut6_I4_O)        0.124    29.218 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_39/O
                         net (fo=1, routed)           0.000    29.218    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_39_n_0
    SLICE_X43Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    29.430 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[3]_i_19/O
                         net (fo=1, routed)           0.295    29.725    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[3]_i_19_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.299    30.024 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8/O
                         net (fo=3, routed)           0.500    30.525    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    30.649 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5/O
                         net (fo=15, routed)          0.486    31.135    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[1]
    SLICE_X44Y78         LUT5 (Prop_lut5_I1_O)        0.124    31.259 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_26/O
                         net (fo=1, routed)           0.000    31.259    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_26_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.660 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.660    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.994 f  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[1]
                         net (fo=3, routed)           0.461    32.455    betaCPU/game_alu/M_word_index_q_reg[7]_i_7_n_6
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.303    32.758 f  betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_15/O
                         net (fo=2, routed)           0.448    33.206    betaCPU/control_unit/M_game_alu_alu[5]
    SLICE_X44Y77         LUT6 (Prop_lut6_I1_O)        0.124    33.330 f  betaCPU/control_unit/M_word_index_q[10]_i_28/O
                         net (fo=1, routed)           0.445    33.776    betaCPU/control_unit/M_word_index_q[10]_i_28_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.124    33.900 f  betaCPU/control_unit/M_word_index_q[10]_i_15/O
                         net (fo=62, routed)          0.571    34.471    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[3]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124    34.595 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_41__0/O
                         net (fo=1, routed)           0.280    34.874    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_41__0_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.124    34.998 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_21/O
                         net (fo=6, routed)           0.368    35.367    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_21_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124    35.491 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_9__0/O
                         net (fo=15, routed)          0.452    35.943    betaCPU/control_unit/M_control_unit_regfile_out_b[6]
    SLICE_X43Y79         LUT4 (Prop_lut4_I2_O)        0.124    36.067 r  betaCPU/control_unit/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.438    36.505    betaCPU/control_unit/M_word_index_q[7]_i_22_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.124    36.629 r  betaCPU/control_unit/M_word_index_q[7]_i_19/O
                         net (fo=1, routed)           0.000    36.629    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_0[1]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.027 r  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.027    betaCPU/game_alu/M_word_index_q_reg[7]_i_7_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.340 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[3]
                         net (fo=3, routed)           0.489    37.829    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25_0[3]
    SLICE_X43Y80         LUT6 (Prop_lut6_I2_O)        0.306    38.135 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_39/O
                         net (fo=1, routed)           0.306    38.441    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_39_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.565 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25/O
                         net (fo=1, routed)           0.286    38.852    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.976 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_12/O
                         net (fo=1, routed)           0.161    39.137    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_12_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.124    39.261 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_3/O
                         net (fo=47, routed)          0.649    39.909    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_3_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.124    40.033 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_5/O
                         net (fo=15, routed)          0.510    40.543    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    40.667 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_27/O
                         net (fo=1, routed)           0.000    40.667    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_27_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    40.915 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[2]
                         net (fo=3, routed)           0.479    41.394    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_5
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.302    41.696 r  betaCPU/game_alu/M_guess_1_letter_1_q[2]_i_6/O
                         net (fo=2, routed)           0.466    42.162    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    42.286 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_71/O
                         net (fo=1, routed)           0.339    42.625    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_71_n_0
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.124    42.749 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_46/O
                         net (fo=32, routed)          0.542    43.291    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[0]
    SLICE_X38Y77         MUXF7 (Prop_muxf7_S_O)       0.292    43.583 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[1]_i_8/O
                         net (fo=4, routed)           0.366    43.948    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[1]_i_8_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I4_O)        0.297    44.245 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=12, routed)          0.371    44.617    betaCPU/control_unit/regfile_data01_in[1]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.124    44.741 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_40/O
                         net (fo=1, routed)           0.429    45.169    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_40_n_0
    SLICE_X44Y78         LUT5 (Prop_lut5_I4_O)        0.124    45.293 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_28/O
                         net (fo=1, routed)           0.000    45.293    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_2[1]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.520 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[1]
                         net (fo=3, routed)           0.466    45.986    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_6
    SLICE_X43Y79         LUT2 (Prop_lut2_I0_O)        0.303    46.289 r  betaCPU/game_alu/M_guess_1_letter_1_q[1]_i_8/O
                         net (fo=3, routed)           0.275    46.564    betaCPU/control_unit/M_game_alu_alu[1]
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.124    46.688 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49/O
                         net (fo=1, routed)           0.151    46.839    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.124    46.963 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_24/O
                         net (fo=40, routed)          0.692    47.655    betaCPU/control_unit/M_control_unit_regfile_rb[1]
    SLICE_X43Y80         LUT6 (Prop_lut6_I3_O)        0.124    47.779 r  betaCPU/control_unit/M_word_index_q[8]_i_4/O
                         net (fo=3, routed)           0.177    47.956    betaCPU/control_unit/M_control_unit_regfile_out_b[8]
    SLICE_X43Y80         LUT5 (Prop_lut5_I2_O)        0.124    48.080 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41/O
                         net (fo=1, routed)           0.590    48.671    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    48.795 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_37/O
                         net (fo=1, routed)           0.000    48.795    betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_41_0[0]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    49.219 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[1]
                         net (fo=4, routed)           0.606    49.825    betaCPU/game_alu/M_stage_q_reg[3]_1[1]
    SLICE_X47Y80         LUT5 (Prop_lut5_I2_O)        0.303    50.128 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_12/O
                         net (fo=1, routed)           0.295    50.423    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_12_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I5_O)        0.124    50.547 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4/O
                         net (fo=1, routed)           0.304    50.851    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.124    50.975 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=23, routed)          0.546    51.521    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[27]_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I0_O)        0.124    51.645 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_13/O
                         net (fo=16, routed)          0.731    52.376    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_13_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.124    52.500 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_4/O
                         net (fo=36, routed)          1.075    53.575    betaCPU/control_unit/M_control_unit_regfile_write_address[2]
    SLICE_X39Y82         LUT6 (Prop_lut6_I1_O)        0.124    53.699 r  betaCPU/control_unit/M_num_correct_q[2]_i_2/O
                         net (fo=3, routed)           0.819    54.518    betaCPU/control_unit/M_num_correct_q[2]_i_2_n_0
    SLICE_X39Y84         LUT3 (Prop_lut3_I1_O)        0.152    54.670 r  betaCPU/control_unit/M_num_correct_q[0]_i_1/O
                         net (fo=1, routed)           0.000    54.670    betaCPU/r/M_num_correct_q_reg[0]_0
    SLICE_X39Y84         FDRE                                         r  betaCPU/r/M_num_correct_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.429    14.833    betaCPU/r/clk_IBUF_BUFG
    SLICE_X39Y84         FDRE                                         r  betaCPU/r/M_num_correct_q_reg[0]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X39Y84         FDRE (Setup_fdre_C_D)        0.075    15.131    betaCPU/r/M_num_correct_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.131    
                         arrival time                         -54.670    
  -------------------------------------------------------------------
                         slack                                -39.539    

Slack (VIOLATED) :        -39.482ns  (required time - arrival time)
  Source:                 keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_k_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.411ns  (logic 15.440ns (31.248%)  route 33.971ns (68.752%))
  Logic Levels:           81  (CARRY4=10 LUT2=8 LUT4=3 LUT5=10 LUT6=48 MUXF7=2)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.828ns = ( 14.828 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.617     5.201    keyboard_controller/z_/button_cond/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.823     6.480    keyboard_controller/z_/button_cond/M_ctr_q_reg[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.604 f  keyboard_controller/z_/button_cond/M_ctr_q[0]_i_6__23/O
                         net (fo=1, routed)           0.825     7.429    keyboard_controller/z_/button_cond/M_ctr_q[0]_i_6__23_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.553 f  keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22/O
                         net (fo=25, routed)          0.723     8.276    keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.400 r  keyboard_controller/z_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_10/O
                         net (fo=2, routed)           1.257     9.657    keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q_reg[44]_2
    SLICE_X53Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.781 r  keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_2/O
                         net (fo=5, routed)           0.650    10.431    keyboard_controller/f_/L_edge/M_temp_coloured_letter_q_reg[4]_2
    SLICE_X53Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.555 r  keyboard_controller/f_/L_edge/M_guess_1_letter_1_q[6]_i_19/O
                         net (fo=24, routed)          0.631    11.186    betaCPU/control_unit/M_guess_4_letter_2_q_reg[6]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    11.310 r  betaCPU/control_unit/g0_b0_i_46/O
                         net (fo=61, routed)          1.153    12.463    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[37]_0[2]
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.587 r  betaCPU/control_unit/g0_b0_i_88/O
                         net (fo=1, routed)           0.642    13.229    betaCPU/control_unit/g0_b0_i_88_n_0
    SLICE_X47Y77         LUT4 (Prop_lut4_I1_O)        0.124    13.353 f  betaCPU/control_unit/g0_b0_i_35/O
                         net (fo=2, routed)           0.574    13.926    betaCPU/control_unit/g0_b0_i_35_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I5_O)        0.124    14.050 f  betaCPU/control_unit/g0_b0_i_12/O
                         net (fo=18, routed)          0.860    14.910    betaCPU/control_unit/DI[2]
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.034 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0/O
                         net (fo=35, routed)          0.673    15.708    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.832 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4/O
                         net (fo=5, routed)           0.426    16.258    betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.382 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2/O
                         net (fo=11, routed)          0.185    16.567    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X46Y78         LUT5 (Prop_lut5_I2_O)        0.124    16.691 r  betaCPU/control_unit/M_word_index_q[7]_i_23/O
                         net (fo=1, routed)           0.410    17.101    betaCPU/control_unit/M_word_index_q[7]_i_23_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.225 r  betaCPU/control_unit/M_word_index_q[7]_i_21/O
                         net (fo=1, routed)           0.000    17.225    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_0[0]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.831 f  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[3]
                         net (fo=4, routed)           0.490    18.320    betaCPU/game_alu/O[1]
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.306    18.626 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11/O
                         net (fo=1, routed)           0.405    19.032    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.124    19.156 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3/O
                         net (fo=25, routed)          0.475    19.630    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124    19.754 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_42/O
                         net (fo=1, routed)           0.314    20.069    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_42_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.124    20.193 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_22__0/O
                         net (fo=45, routed)          0.225    20.417    betaCPU/control_unit/M_control_unit_regfile_rb[0]
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.124    20.541 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2/O
                         net (fo=7, routed)           0.311    20.853    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2_n_0
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.124    20.977 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0/O
                         net (fo=14, routed)          0.503    21.479    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[2]
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    21.603 r  betaCPU/game_alu/M_word_index_q[7]_i_20/O
                         net (fo=1, routed)           0.000    21.603    betaCPU/game_alu/M_word_index_q[7]_i_20_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.183 r  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[2]
                         net (fo=4, routed)           0.425    22.609    betaCPU/control_unit/O[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I2_O)        0.302    22.911 r  betaCPU/control_unit/M_word_index_q[10]_i_37/O
                         net (fo=1, routed)           0.432    23.343    betaCPU/control_unit/M_word_index_q[10]_i_37_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124    23.467 r  betaCPU/control_unit/M_word_index_q[10]_i_31/O
                         net (fo=1, routed)           0.395    23.862    betaCPU/control_unit/M_word_index_q[10]_i_31_n_0
    SLICE_X45Y77         LUT2 (Prop_lut2_I0_O)        0.124    23.986 r  betaCPU/control_unit/M_word_index_q[10]_i_29/O
                         net (fo=38, routed)          0.313    24.299    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[4]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    24.423 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_17/O
                         net (fo=2, routed)           0.164    24.587    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_17_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    24.711 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_10/O
                         net (fo=1, routed)           0.465    25.176    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_10_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I3_O)        0.124    25.300 f  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3/O
                         net (fo=13, routed)          0.442    25.741    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3_n_0
    SLICE_X44Y78         LUT4 (Prop_lut4_I2_O)        0.124    25.865 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_29/O
                         net (fo=1, routed)           0.000    25.865    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_2[0]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.471 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[3]
                         net (fo=3, routed)           0.526    26.997    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_4
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.306    27.303 r  betaCPU/game_alu/M_guess_1_letter_1_q[3]_i_8/O
                         net (fo=2, routed)           0.315    27.618    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X44Y75         LUT6 (Prop_lut6_I2_O)        0.124    27.742 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_43/O
                         net (fo=1, routed)           0.302    28.044    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_43_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I4_O)        0.124    28.168 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_36/O
                         net (fo=1, routed)           0.291    28.460    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_36_n_0
    SLICE_X43Y75         LUT2 (Prop_lut2_I1_O)        0.124    28.584 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_20/O
                         net (fo=59, routed)          0.511    29.094    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[1]
    SLICE_X43Y76         LUT6 (Prop_lut6_I4_O)        0.124    29.218 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_39/O
                         net (fo=1, routed)           0.000    29.218    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_39_n_0
    SLICE_X43Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    29.430 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[3]_i_19/O
                         net (fo=1, routed)           0.295    29.725    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[3]_i_19_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.299    30.024 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8/O
                         net (fo=3, routed)           0.500    30.525    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    30.649 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5/O
                         net (fo=15, routed)          0.486    31.135    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[1]
    SLICE_X44Y78         LUT5 (Prop_lut5_I1_O)        0.124    31.259 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_26/O
                         net (fo=1, routed)           0.000    31.259    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_26_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.660 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.660    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.994 f  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[1]
                         net (fo=3, routed)           0.461    32.455    betaCPU/game_alu/M_word_index_q_reg[7]_i_7_n_6
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.303    32.758 f  betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_15/O
                         net (fo=2, routed)           0.448    33.206    betaCPU/control_unit/M_game_alu_alu[5]
    SLICE_X44Y77         LUT6 (Prop_lut6_I1_O)        0.124    33.330 f  betaCPU/control_unit/M_word_index_q[10]_i_28/O
                         net (fo=1, routed)           0.445    33.776    betaCPU/control_unit/M_word_index_q[10]_i_28_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.124    33.900 f  betaCPU/control_unit/M_word_index_q[10]_i_15/O
                         net (fo=62, routed)          0.571    34.471    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[3]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124    34.595 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_41__0/O
                         net (fo=1, routed)           0.280    34.874    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_41__0_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.124    34.998 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_21/O
                         net (fo=6, routed)           0.368    35.367    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_21_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124    35.491 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_9__0/O
                         net (fo=15, routed)          0.452    35.943    betaCPU/control_unit/M_control_unit_regfile_out_b[6]
    SLICE_X43Y79         LUT4 (Prop_lut4_I2_O)        0.124    36.067 r  betaCPU/control_unit/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.438    36.505    betaCPU/control_unit/M_word_index_q[7]_i_22_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.124    36.629 r  betaCPU/control_unit/M_word_index_q[7]_i_19/O
                         net (fo=1, routed)           0.000    36.629    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_0[1]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.027 r  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.027    betaCPU/game_alu/M_word_index_q_reg[7]_i_7_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.340 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[3]
                         net (fo=3, routed)           0.489    37.829    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25_0[3]
    SLICE_X43Y80         LUT6 (Prop_lut6_I2_O)        0.306    38.135 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_39/O
                         net (fo=1, routed)           0.306    38.441    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_39_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.565 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25/O
                         net (fo=1, routed)           0.286    38.852    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.976 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_12/O
                         net (fo=1, routed)           0.161    39.137    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_12_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.124    39.261 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_3/O
                         net (fo=47, routed)          0.649    39.909    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_3_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.124    40.033 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_5/O
                         net (fo=15, routed)          0.510    40.543    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    40.667 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_27/O
                         net (fo=1, routed)           0.000    40.667    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_27_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    40.915 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[2]
                         net (fo=3, routed)           0.479    41.394    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_5
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.302    41.696 r  betaCPU/game_alu/M_guess_1_letter_1_q[2]_i_6/O
                         net (fo=2, routed)           0.466    42.162    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    42.286 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_71/O
                         net (fo=1, routed)           0.339    42.625    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_71_n_0
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.124    42.749 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_46/O
                         net (fo=32, routed)          0.542    43.291    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[0]
    SLICE_X38Y77         MUXF7 (Prop_muxf7_S_O)       0.292    43.583 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[1]_i_8/O
                         net (fo=4, routed)           0.366    43.948    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[1]_i_8_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I4_O)        0.297    44.245 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=12, routed)          0.371    44.617    betaCPU/control_unit/regfile_data01_in[1]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.124    44.741 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_40/O
                         net (fo=1, routed)           0.429    45.169    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_40_n_0
    SLICE_X44Y78         LUT5 (Prop_lut5_I4_O)        0.124    45.293 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_28/O
                         net (fo=1, routed)           0.000    45.293    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_2[1]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.520 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[1]
                         net (fo=3, routed)           0.466    45.986    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_6
    SLICE_X43Y79         LUT2 (Prop_lut2_I0_O)        0.303    46.289 r  betaCPU/game_alu/M_guess_1_letter_1_q[1]_i_8/O
                         net (fo=3, routed)           0.275    46.564    betaCPU/control_unit/M_game_alu_alu[1]
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.124    46.688 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49/O
                         net (fo=1, routed)           0.151    46.839    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.124    46.963 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_24/O
                         net (fo=40, routed)          0.692    47.655    betaCPU/control_unit/M_control_unit_regfile_rb[1]
    SLICE_X43Y80         LUT6 (Prop_lut6_I3_O)        0.124    47.779 r  betaCPU/control_unit/M_word_index_q[8]_i_4/O
                         net (fo=3, routed)           0.177    47.956    betaCPU/control_unit/M_control_unit_regfile_out_b[8]
    SLICE_X43Y80         LUT5 (Prop_lut5_I2_O)        0.124    48.080 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41/O
                         net (fo=1, routed)           0.590    48.671    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    48.795 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_37/O
                         net (fo=1, routed)           0.000    48.795    betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_41_0[0]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    49.219 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[1]
                         net (fo=4, routed)           0.606    49.825    betaCPU/game_alu/M_stage_q_reg[3]_1[1]
    SLICE_X47Y80         LUT5 (Prop_lut5_I2_O)        0.303    50.128 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_12/O
                         net (fo=1, routed)           0.295    50.423    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_12_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I5_O)        0.124    50.547 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4/O
                         net (fo=1, routed)           0.304    50.851    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.124    50.975 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=23, routed)          0.546    51.521    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[27]_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I0_O)        0.124    51.645 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_13/O
                         net (fo=16, routed)          0.731    52.376    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_13_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.124    52.500 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_4/O
                         net (fo=36, routed)          1.194    53.694    betaCPU/control_unit/M_control_unit_regfile_write_address[2]
    SLICE_X40Y86         LUT6 (Prop_lut6_I1_O)        0.124    53.818 r  betaCPU/control_unit/M_k_q[2]_i_2/O
                         net (fo=3, routed)           0.670    54.488    betaCPU/control_unit/M_k_q[2]_i_2_n_0
    SLICE_X38Y79         LUT6 (Prop_lut6_I4_O)        0.124    54.612 r  betaCPU/control_unit/M_k_q[1]_i_1/O
                         net (fo=1, routed)           0.000    54.612    betaCPU/r/M_k_q_reg[1]_0
    SLICE_X38Y79         FDRE                                         r  betaCPU/r/M_k_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.424    14.828    betaCPU/r/clk_IBUF_BUFG
    SLICE_X38Y79         FDRE                                         r  betaCPU/r/M_k_q_reg[1]/C
                         clock pessimism              0.258    15.086    
                         clock uncertainty           -0.035    15.051    
    SLICE_X38Y79         FDRE (Setup_fdre_C_D)        0.079    15.130    betaCPU/r/M_k_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                         -54.612    
  -------------------------------------------------------------------
                         slack                                -39.482    

Slack (VIOLATED) :        -39.411ns  (required time - arrival time)
  Source:                 keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_4_letter_1_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.091ns  (logic 15.316ns (31.199%)  route 33.775ns (68.800%))
  Logic Levels:           80  (CARRY4=10 LUT2=8 LUT4=3 LUT5=11 LUT6=46 MUXF7=2)
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.827ns = ( 14.827 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.617     5.201    keyboard_controller/z_/button_cond/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.823     6.480    keyboard_controller/z_/button_cond/M_ctr_q_reg[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.604 f  keyboard_controller/z_/button_cond/M_ctr_q[0]_i_6__23/O
                         net (fo=1, routed)           0.825     7.429    keyboard_controller/z_/button_cond/M_ctr_q[0]_i_6__23_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.553 f  keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22/O
                         net (fo=25, routed)          0.723     8.276    keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.400 r  keyboard_controller/z_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_10/O
                         net (fo=2, routed)           1.257     9.657    keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q_reg[44]_2
    SLICE_X53Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.781 r  keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_2/O
                         net (fo=5, routed)           0.650    10.431    keyboard_controller/f_/L_edge/M_temp_coloured_letter_q_reg[4]_2
    SLICE_X53Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.555 r  keyboard_controller/f_/L_edge/M_guess_1_letter_1_q[6]_i_19/O
                         net (fo=24, routed)          0.631    11.186    betaCPU/control_unit/M_guess_4_letter_2_q_reg[6]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    11.310 r  betaCPU/control_unit/g0_b0_i_46/O
                         net (fo=61, routed)          1.153    12.463    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[37]_0[2]
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.587 r  betaCPU/control_unit/g0_b0_i_88/O
                         net (fo=1, routed)           0.642    13.229    betaCPU/control_unit/g0_b0_i_88_n_0
    SLICE_X47Y77         LUT4 (Prop_lut4_I1_O)        0.124    13.353 f  betaCPU/control_unit/g0_b0_i_35/O
                         net (fo=2, routed)           0.574    13.926    betaCPU/control_unit/g0_b0_i_35_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I5_O)        0.124    14.050 f  betaCPU/control_unit/g0_b0_i_12/O
                         net (fo=18, routed)          0.860    14.910    betaCPU/control_unit/DI[2]
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.034 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0/O
                         net (fo=35, routed)          0.673    15.708    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.832 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4/O
                         net (fo=5, routed)           0.426    16.258    betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.382 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2/O
                         net (fo=11, routed)          0.185    16.567    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X46Y78         LUT5 (Prop_lut5_I2_O)        0.124    16.691 r  betaCPU/control_unit/M_word_index_q[7]_i_23/O
                         net (fo=1, routed)           0.410    17.101    betaCPU/control_unit/M_word_index_q[7]_i_23_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.225 r  betaCPU/control_unit/M_word_index_q[7]_i_21/O
                         net (fo=1, routed)           0.000    17.225    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_0[0]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.831 f  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[3]
                         net (fo=4, routed)           0.490    18.320    betaCPU/game_alu/O[1]
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.306    18.626 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11/O
                         net (fo=1, routed)           0.405    19.032    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.124    19.156 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3/O
                         net (fo=25, routed)          0.475    19.630    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124    19.754 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_42/O
                         net (fo=1, routed)           0.314    20.069    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_42_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.124    20.193 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_22__0/O
                         net (fo=45, routed)          0.225    20.417    betaCPU/control_unit/M_control_unit_regfile_rb[0]
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.124    20.541 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2/O
                         net (fo=7, routed)           0.311    20.853    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2_n_0
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.124    20.977 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0/O
                         net (fo=14, routed)          0.503    21.479    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[2]
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    21.603 r  betaCPU/game_alu/M_word_index_q[7]_i_20/O
                         net (fo=1, routed)           0.000    21.603    betaCPU/game_alu/M_word_index_q[7]_i_20_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.183 r  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[2]
                         net (fo=4, routed)           0.425    22.609    betaCPU/control_unit/O[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I2_O)        0.302    22.911 r  betaCPU/control_unit/M_word_index_q[10]_i_37/O
                         net (fo=1, routed)           0.432    23.343    betaCPU/control_unit/M_word_index_q[10]_i_37_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124    23.467 r  betaCPU/control_unit/M_word_index_q[10]_i_31/O
                         net (fo=1, routed)           0.395    23.862    betaCPU/control_unit/M_word_index_q[10]_i_31_n_0
    SLICE_X45Y77         LUT2 (Prop_lut2_I0_O)        0.124    23.986 r  betaCPU/control_unit/M_word_index_q[10]_i_29/O
                         net (fo=38, routed)          0.313    24.299    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[4]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    24.423 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_17/O
                         net (fo=2, routed)           0.164    24.587    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_17_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    24.711 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_10/O
                         net (fo=1, routed)           0.465    25.176    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_10_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I3_O)        0.124    25.300 f  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3/O
                         net (fo=13, routed)          0.442    25.741    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3_n_0
    SLICE_X44Y78         LUT4 (Prop_lut4_I2_O)        0.124    25.865 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_29/O
                         net (fo=1, routed)           0.000    25.865    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_2[0]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.471 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[3]
                         net (fo=3, routed)           0.526    26.997    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_4
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.306    27.303 r  betaCPU/game_alu/M_guess_1_letter_1_q[3]_i_8/O
                         net (fo=2, routed)           0.315    27.618    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X44Y75         LUT6 (Prop_lut6_I2_O)        0.124    27.742 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_43/O
                         net (fo=1, routed)           0.302    28.044    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_43_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I4_O)        0.124    28.168 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_36/O
                         net (fo=1, routed)           0.291    28.460    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_36_n_0
    SLICE_X43Y75         LUT2 (Prop_lut2_I1_O)        0.124    28.584 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_20/O
                         net (fo=59, routed)          0.511    29.094    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[1]
    SLICE_X43Y76         LUT6 (Prop_lut6_I4_O)        0.124    29.218 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_39/O
                         net (fo=1, routed)           0.000    29.218    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_39_n_0
    SLICE_X43Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    29.430 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[3]_i_19/O
                         net (fo=1, routed)           0.295    29.725    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[3]_i_19_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.299    30.024 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8/O
                         net (fo=3, routed)           0.500    30.525    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    30.649 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5/O
                         net (fo=15, routed)          0.486    31.135    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[1]
    SLICE_X44Y78         LUT5 (Prop_lut5_I1_O)        0.124    31.259 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_26/O
                         net (fo=1, routed)           0.000    31.259    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_26_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.660 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.660    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.994 f  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[1]
                         net (fo=3, routed)           0.461    32.455    betaCPU/game_alu/M_word_index_q_reg[7]_i_7_n_6
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.303    32.758 f  betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_15/O
                         net (fo=2, routed)           0.448    33.206    betaCPU/control_unit/M_game_alu_alu[5]
    SLICE_X44Y77         LUT6 (Prop_lut6_I1_O)        0.124    33.330 f  betaCPU/control_unit/M_word_index_q[10]_i_28/O
                         net (fo=1, routed)           0.445    33.776    betaCPU/control_unit/M_word_index_q[10]_i_28_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.124    33.900 f  betaCPU/control_unit/M_word_index_q[10]_i_15/O
                         net (fo=62, routed)          0.571    34.471    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[3]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124    34.595 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_41__0/O
                         net (fo=1, routed)           0.280    34.874    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_41__0_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.124    34.998 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_21/O
                         net (fo=6, routed)           0.368    35.367    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_21_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124    35.491 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_9__0/O
                         net (fo=15, routed)          0.452    35.943    betaCPU/control_unit/M_control_unit_regfile_out_b[6]
    SLICE_X43Y79         LUT4 (Prop_lut4_I2_O)        0.124    36.067 r  betaCPU/control_unit/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.438    36.505    betaCPU/control_unit/M_word_index_q[7]_i_22_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.124    36.629 r  betaCPU/control_unit/M_word_index_q[7]_i_19/O
                         net (fo=1, routed)           0.000    36.629    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_0[1]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.027 r  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.027    betaCPU/game_alu/M_word_index_q_reg[7]_i_7_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.340 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[3]
                         net (fo=3, routed)           0.489    37.829    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25_0[3]
    SLICE_X43Y80         LUT6 (Prop_lut6_I2_O)        0.306    38.135 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_39/O
                         net (fo=1, routed)           0.306    38.441    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_39_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.565 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25/O
                         net (fo=1, routed)           0.286    38.852    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.976 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_12/O
                         net (fo=1, routed)           0.161    39.137    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_12_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.124    39.261 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_3/O
                         net (fo=47, routed)          0.649    39.909    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_3_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.124    40.033 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_5/O
                         net (fo=15, routed)          0.510    40.543    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    40.667 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_27/O
                         net (fo=1, routed)           0.000    40.667    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_27_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    40.915 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[2]
                         net (fo=3, routed)           0.479    41.394    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_5
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.302    41.696 r  betaCPU/game_alu/M_guess_1_letter_1_q[2]_i_6/O
                         net (fo=2, routed)           0.466    42.162    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    42.286 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_71/O
                         net (fo=1, routed)           0.339    42.625    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_71_n_0
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.124    42.749 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_46/O
                         net (fo=32, routed)          0.542    43.291    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[0]
    SLICE_X38Y77         MUXF7 (Prop_muxf7_S_O)       0.292    43.583 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[1]_i_8/O
                         net (fo=4, routed)           0.366    43.948    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[1]_i_8_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I4_O)        0.297    44.245 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=12, routed)          0.371    44.617    betaCPU/control_unit/regfile_data01_in[1]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.124    44.741 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_40/O
                         net (fo=1, routed)           0.429    45.169    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_40_n_0
    SLICE_X44Y78         LUT5 (Prop_lut5_I4_O)        0.124    45.293 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_28/O
                         net (fo=1, routed)           0.000    45.293    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_2[1]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.520 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[1]
                         net (fo=3, routed)           0.466    45.986    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_6
    SLICE_X43Y79         LUT2 (Prop_lut2_I0_O)        0.303    46.289 r  betaCPU/game_alu/M_guess_1_letter_1_q[1]_i_8/O
                         net (fo=3, routed)           0.275    46.564    betaCPU/control_unit/M_game_alu_alu[1]
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.124    46.688 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49/O
                         net (fo=1, routed)           0.151    46.839    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.124    46.963 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_24/O
                         net (fo=40, routed)          0.692    47.655    betaCPU/control_unit/M_control_unit_regfile_rb[1]
    SLICE_X43Y80         LUT6 (Prop_lut6_I3_O)        0.124    47.779 r  betaCPU/control_unit/M_word_index_q[8]_i_4/O
                         net (fo=3, routed)           0.177    47.956    betaCPU/control_unit/M_control_unit_regfile_out_b[8]
    SLICE_X43Y80         LUT5 (Prop_lut5_I2_O)        0.124    48.080 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41/O
                         net (fo=1, routed)           0.590    48.671    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    48.795 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_37/O
                         net (fo=1, routed)           0.000    48.795    betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_41_0[0]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    49.219 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[1]
                         net (fo=4, routed)           0.606    49.825    betaCPU/game_alu/M_stage_q_reg[3]_1[1]
    SLICE_X47Y80         LUT5 (Prop_lut5_I2_O)        0.303    50.128 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_12/O
                         net (fo=1, routed)           0.295    50.423    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_12_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I5_O)        0.124    50.547 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4/O
                         net (fo=1, routed)           0.304    50.851    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.124    50.975 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=23, routed)          0.546    51.521    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[27]_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I0_O)        0.124    51.645 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_13/O
                         net (fo=16, routed)          0.639    52.284    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_13_n_0
    SLICE_X43Y83         LUT5 (Prop_lut5_I2_O)        0.124    52.408 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3/O
                         net (fo=35, routed)          0.906    53.314    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_3_n_0
    SLICE_X43Y84         LUT6 (Prop_lut6_I0_O)        0.124    53.438 r  betaCPU/control_unit/M_guess_4_letter_1_q[6]_i_1/O
                         net (fo=7, routed)           0.853    54.292    betaCPU/r/M_guess_4_letter_1_q_reg[6]_1[0]
    SLICE_X42Y77         FDRE                                         r  betaCPU/r/M_guess_4_letter_1_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.423    14.827    betaCPU/r/clk_IBUF_BUFG
    SLICE_X42Y77         FDRE                                         r  betaCPU/r/M_guess_4_letter_1_q_reg[5]/C
                         clock pessimism              0.258    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X42Y77         FDRE (Setup_fdre_C_CE)      -0.169    14.881    betaCPU/r/M_guess_4_letter_1_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -54.292    
  -------------------------------------------------------------------
                         slack                                -39.411    

Slack (VIOLATED) :        -39.403ns  (required time - arrival time)
  Source:                 keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_guess_2_letter_1_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.054ns  (logic 15.316ns (31.223%)  route 33.738ns (68.777%))
  Logic Levels:           80  (CARRY4=10 LUT2=8 LUT4=3 LUT5=10 LUT6=47 MUXF7=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.617     5.201    keyboard_controller/z_/button_cond/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.823     6.480    keyboard_controller/z_/button_cond/M_ctr_q_reg[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.604 f  keyboard_controller/z_/button_cond/M_ctr_q[0]_i_6__23/O
                         net (fo=1, routed)           0.825     7.429    keyboard_controller/z_/button_cond/M_ctr_q[0]_i_6__23_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.553 f  keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22/O
                         net (fo=25, routed)          0.723     8.276    keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.400 r  keyboard_controller/z_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_10/O
                         net (fo=2, routed)           1.257     9.657    keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q_reg[44]_2
    SLICE_X53Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.781 r  keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_2/O
                         net (fo=5, routed)           0.650    10.431    keyboard_controller/f_/L_edge/M_temp_coloured_letter_q_reg[4]_2
    SLICE_X53Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.555 r  keyboard_controller/f_/L_edge/M_guess_1_letter_1_q[6]_i_19/O
                         net (fo=24, routed)          0.631    11.186    betaCPU/control_unit/M_guess_4_letter_2_q_reg[6]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    11.310 r  betaCPU/control_unit/g0_b0_i_46/O
                         net (fo=61, routed)          1.153    12.463    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[37]_0[2]
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.587 r  betaCPU/control_unit/g0_b0_i_88/O
                         net (fo=1, routed)           0.642    13.229    betaCPU/control_unit/g0_b0_i_88_n_0
    SLICE_X47Y77         LUT4 (Prop_lut4_I1_O)        0.124    13.353 f  betaCPU/control_unit/g0_b0_i_35/O
                         net (fo=2, routed)           0.574    13.926    betaCPU/control_unit/g0_b0_i_35_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I5_O)        0.124    14.050 f  betaCPU/control_unit/g0_b0_i_12/O
                         net (fo=18, routed)          0.860    14.910    betaCPU/control_unit/DI[2]
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.034 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0/O
                         net (fo=35, routed)          0.673    15.708    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.832 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4/O
                         net (fo=5, routed)           0.426    16.258    betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.382 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2/O
                         net (fo=11, routed)          0.185    16.567    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X46Y78         LUT5 (Prop_lut5_I2_O)        0.124    16.691 r  betaCPU/control_unit/M_word_index_q[7]_i_23/O
                         net (fo=1, routed)           0.410    17.101    betaCPU/control_unit/M_word_index_q[7]_i_23_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.225 r  betaCPU/control_unit/M_word_index_q[7]_i_21/O
                         net (fo=1, routed)           0.000    17.225    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_0[0]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.831 f  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[3]
                         net (fo=4, routed)           0.490    18.320    betaCPU/game_alu/O[1]
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.306    18.626 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11/O
                         net (fo=1, routed)           0.405    19.032    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.124    19.156 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3/O
                         net (fo=25, routed)          0.475    19.630    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124    19.754 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_42/O
                         net (fo=1, routed)           0.314    20.069    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_42_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.124    20.193 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_22__0/O
                         net (fo=45, routed)          0.225    20.417    betaCPU/control_unit/M_control_unit_regfile_rb[0]
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.124    20.541 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2/O
                         net (fo=7, routed)           0.311    20.853    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2_n_0
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.124    20.977 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0/O
                         net (fo=14, routed)          0.503    21.479    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[2]
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    21.603 r  betaCPU/game_alu/M_word_index_q[7]_i_20/O
                         net (fo=1, routed)           0.000    21.603    betaCPU/game_alu/M_word_index_q[7]_i_20_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.183 r  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[2]
                         net (fo=4, routed)           0.425    22.609    betaCPU/control_unit/O[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I2_O)        0.302    22.911 r  betaCPU/control_unit/M_word_index_q[10]_i_37/O
                         net (fo=1, routed)           0.432    23.343    betaCPU/control_unit/M_word_index_q[10]_i_37_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124    23.467 r  betaCPU/control_unit/M_word_index_q[10]_i_31/O
                         net (fo=1, routed)           0.395    23.862    betaCPU/control_unit/M_word_index_q[10]_i_31_n_0
    SLICE_X45Y77         LUT2 (Prop_lut2_I0_O)        0.124    23.986 r  betaCPU/control_unit/M_word_index_q[10]_i_29/O
                         net (fo=38, routed)          0.313    24.299    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[4]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    24.423 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_17/O
                         net (fo=2, routed)           0.164    24.587    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_17_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    24.711 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_10/O
                         net (fo=1, routed)           0.465    25.176    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_10_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I3_O)        0.124    25.300 f  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3/O
                         net (fo=13, routed)          0.442    25.741    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3_n_0
    SLICE_X44Y78         LUT4 (Prop_lut4_I2_O)        0.124    25.865 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_29/O
                         net (fo=1, routed)           0.000    25.865    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_2[0]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.471 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[3]
                         net (fo=3, routed)           0.526    26.997    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_4
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.306    27.303 r  betaCPU/game_alu/M_guess_1_letter_1_q[3]_i_8/O
                         net (fo=2, routed)           0.315    27.618    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X44Y75         LUT6 (Prop_lut6_I2_O)        0.124    27.742 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_43/O
                         net (fo=1, routed)           0.302    28.044    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_43_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I4_O)        0.124    28.168 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_36/O
                         net (fo=1, routed)           0.291    28.460    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_36_n_0
    SLICE_X43Y75         LUT2 (Prop_lut2_I1_O)        0.124    28.584 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_20/O
                         net (fo=59, routed)          0.511    29.094    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[1]
    SLICE_X43Y76         LUT6 (Prop_lut6_I4_O)        0.124    29.218 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_39/O
                         net (fo=1, routed)           0.000    29.218    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_39_n_0
    SLICE_X43Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    29.430 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[3]_i_19/O
                         net (fo=1, routed)           0.295    29.725    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[3]_i_19_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.299    30.024 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8/O
                         net (fo=3, routed)           0.500    30.525    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    30.649 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5/O
                         net (fo=15, routed)          0.486    31.135    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[1]
    SLICE_X44Y78         LUT5 (Prop_lut5_I1_O)        0.124    31.259 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_26/O
                         net (fo=1, routed)           0.000    31.259    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_26_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.660 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.660    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.994 f  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[1]
                         net (fo=3, routed)           0.461    32.455    betaCPU/game_alu/M_word_index_q_reg[7]_i_7_n_6
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.303    32.758 f  betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_15/O
                         net (fo=2, routed)           0.448    33.206    betaCPU/control_unit/M_game_alu_alu[5]
    SLICE_X44Y77         LUT6 (Prop_lut6_I1_O)        0.124    33.330 f  betaCPU/control_unit/M_word_index_q[10]_i_28/O
                         net (fo=1, routed)           0.445    33.776    betaCPU/control_unit/M_word_index_q[10]_i_28_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.124    33.900 f  betaCPU/control_unit/M_word_index_q[10]_i_15/O
                         net (fo=62, routed)          0.571    34.471    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[3]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124    34.595 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_41__0/O
                         net (fo=1, routed)           0.280    34.874    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_41__0_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.124    34.998 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_21/O
                         net (fo=6, routed)           0.368    35.367    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_21_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124    35.491 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_9__0/O
                         net (fo=15, routed)          0.452    35.943    betaCPU/control_unit/M_control_unit_regfile_out_b[6]
    SLICE_X43Y79         LUT4 (Prop_lut4_I2_O)        0.124    36.067 r  betaCPU/control_unit/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.438    36.505    betaCPU/control_unit/M_word_index_q[7]_i_22_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.124    36.629 r  betaCPU/control_unit/M_word_index_q[7]_i_19/O
                         net (fo=1, routed)           0.000    36.629    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_0[1]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.027 r  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.027    betaCPU/game_alu/M_word_index_q_reg[7]_i_7_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.340 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[3]
                         net (fo=3, routed)           0.489    37.829    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25_0[3]
    SLICE_X43Y80         LUT6 (Prop_lut6_I2_O)        0.306    38.135 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_39/O
                         net (fo=1, routed)           0.306    38.441    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_39_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.565 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25/O
                         net (fo=1, routed)           0.286    38.852    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.976 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_12/O
                         net (fo=1, routed)           0.161    39.137    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_12_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.124    39.261 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_3/O
                         net (fo=47, routed)          0.649    39.909    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_3_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.124    40.033 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_5/O
                         net (fo=15, routed)          0.510    40.543    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    40.667 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_27/O
                         net (fo=1, routed)           0.000    40.667    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_27_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    40.915 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[2]
                         net (fo=3, routed)           0.479    41.394    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_5
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.302    41.696 r  betaCPU/game_alu/M_guess_1_letter_1_q[2]_i_6/O
                         net (fo=2, routed)           0.466    42.162    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    42.286 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_71/O
                         net (fo=1, routed)           0.339    42.625    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_71_n_0
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.124    42.749 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_46/O
                         net (fo=32, routed)          0.542    43.291    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[0]
    SLICE_X38Y77         MUXF7 (Prop_muxf7_S_O)       0.292    43.583 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[1]_i_8/O
                         net (fo=4, routed)           0.366    43.948    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[1]_i_8_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I4_O)        0.297    44.245 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=12, routed)          0.371    44.617    betaCPU/control_unit/regfile_data01_in[1]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.124    44.741 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_40/O
                         net (fo=1, routed)           0.429    45.169    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_40_n_0
    SLICE_X44Y78         LUT5 (Prop_lut5_I4_O)        0.124    45.293 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_28/O
                         net (fo=1, routed)           0.000    45.293    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_2[1]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.520 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[1]
                         net (fo=3, routed)           0.466    45.986    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_6
    SLICE_X43Y79         LUT2 (Prop_lut2_I0_O)        0.303    46.289 r  betaCPU/game_alu/M_guess_1_letter_1_q[1]_i_8/O
                         net (fo=3, routed)           0.275    46.564    betaCPU/control_unit/M_game_alu_alu[1]
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.124    46.688 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49/O
                         net (fo=1, routed)           0.151    46.839    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.124    46.963 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_24/O
                         net (fo=40, routed)          0.692    47.655    betaCPU/control_unit/M_control_unit_regfile_rb[1]
    SLICE_X43Y80         LUT6 (Prop_lut6_I3_O)        0.124    47.779 r  betaCPU/control_unit/M_word_index_q[8]_i_4/O
                         net (fo=3, routed)           0.177    47.956    betaCPU/control_unit/M_control_unit_regfile_out_b[8]
    SLICE_X43Y80         LUT5 (Prop_lut5_I2_O)        0.124    48.080 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41/O
                         net (fo=1, routed)           0.590    48.671    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    48.795 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_37/O
                         net (fo=1, routed)           0.000    48.795    betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_41_0[0]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    49.219 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[1]
                         net (fo=4, routed)           0.606    49.825    betaCPU/game_alu/M_stage_q_reg[3]_1[1]
    SLICE_X47Y80         LUT5 (Prop_lut5_I2_O)        0.303    50.128 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_12/O
                         net (fo=1, routed)           0.295    50.423    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_12_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I5_O)        0.124    50.547 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4/O
                         net (fo=1, routed)           0.304    50.851    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.124    50.975 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=23, routed)          0.546    51.521    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[27]_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I0_O)        0.124    51.645 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_13/O
                         net (fo=16, routed)          0.731    52.376    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_13_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.124    52.500 r  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_4/O
                         net (fo=36, routed)          0.980    53.480    betaCPU/control_unit/M_control_unit_regfile_write_address[2]
    SLICE_X41Y85         LUT6 (Prop_lut6_I1_O)        0.124    53.604 r  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_1/O
                         net (fo=7, routed)           0.651    54.255    betaCPU/r/M_guess_2_letter_1_q_reg[6]_1[0]
    SLICE_X47Y83         FDRE                                         r  betaCPU/r/M_guess_2_letter_1_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.431    14.835    betaCPU/r/clk_IBUF_BUFG
    SLICE_X47Y83         FDRE                                         r  betaCPU/r/M_guess_2_letter_1_q_reg[4]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X47Y83         FDRE (Setup_fdre_C_CE)      -0.205    14.853    betaCPU/r/M_guess_2_letter_1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.853    
                         arrival time                         -54.255    
  -------------------------------------------------------------------
                         slack                                -39.403    

Slack (VIOLATED) :        -39.388ns  (required time - arrival time)
  Source:                 keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_correct_letter_2_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.036ns  (logic 15.316ns (31.234%)  route 33.720ns (68.766%))
  Logic Levels:           80  (CARRY4=10 LUT2=8 LUT4=3 LUT5=10 LUT6=47 MUXF7=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.617     5.201    keyboard_controller/z_/button_cond/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.823     6.480    keyboard_controller/z_/button_cond/M_ctr_q_reg[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.604 f  keyboard_controller/z_/button_cond/M_ctr_q[0]_i_6__23/O
                         net (fo=1, routed)           0.825     7.429    keyboard_controller/z_/button_cond/M_ctr_q[0]_i_6__23_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.553 f  keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22/O
                         net (fo=25, routed)          0.723     8.276    keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.400 r  keyboard_controller/z_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_10/O
                         net (fo=2, routed)           1.257     9.657    keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q_reg[44]_2
    SLICE_X53Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.781 r  keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_2/O
                         net (fo=5, routed)           0.650    10.431    keyboard_controller/f_/L_edge/M_temp_coloured_letter_q_reg[4]_2
    SLICE_X53Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.555 r  keyboard_controller/f_/L_edge/M_guess_1_letter_1_q[6]_i_19/O
                         net (fo=24, routed)          0.631    11.186    betaCPU/control_unit/M_guess_4_letter_2_q_reg[6]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    11.310 r  betaCPU/control_unit/g0_b0_i_46/O
                         net (fo=61, routed)          1.153    12.463    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[37]_0[2]
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.587 r  betaCPU/control_unit/g0_b0_i_88/O
                         net (fo=1, routed)           0.642    13.229    betaCPU/control_unit/g0_b0_i_88_n_0
    SLICE_X47Y77         LUT4 (Prop_lut4_I1_O)        0.124    13.353 f  betaCPU/control_unit/g0_b0_i_35/O
                         net (fo=2, routed)           0.574    13.926    betaCPU/control_unit/g0_b0_i_35_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I5_O)        0.124    14.050 f  betaCPU/control_unit/g0_b0_i_12/O
                         net (fo=18, routed)          0.860    14.910    betaCPU/control_unit/DI[2]
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.034 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0/O
                         net (fo=35, routed)          0.673    15.708    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.832 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4/O
                         net (fo=5, routed)           0.426    16.258    betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.382 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2/O
                         net (fo=11, routed)          0.185    16.567    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X46Y78         LUT5 (Prop_lut5_I2_O)        0.124    16.691 r  betaCPU/control_unit/M_word_index_q[7]_i_23/O
                         net (fo=1, routed)           0.410    17.101    betaCPU/control_unit/M_word_index_q[7]_i_23_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.225 r  betaCPU/control_unit/M_word_index_q[7]_i_21/O
                         net (fo=1, routed)           0.000    17.225    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_0[0]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.831 f  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[3]
                         net (fo=4, routed)           0.490    18.320    betaCPU/game_alu/O[1]
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.306    18.626 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11/O
                         net (fo=1, routed)           0.405    19.032    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.124    19.156 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3/O
                         net (fo=25, routed)          0.475    19.630    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124    19.754 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_42/O
                         net (fo=1, routed)           0.314    20.069    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_42_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.124    20.193 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_22__0/O
                         net (fo=45, routed)          0.225    20.417    betaCPU/control_unit/M_control_unit_regfile_rb[0]
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.124    20.541 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2/O
                         net (fo=7, routed)           0.311    20.853    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2_n_0
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.124    20.977 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0/O
                         net (fo=14, routed)          0.503    21.479    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[2]
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    21.603 r  betaCPU/game_alu/M_word_index_q[7]_i_20/O
                         net (fo=1, routed)           0.000    21.603    betaCPU/game_alu/M_word_index_q[7]_i_20_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.183 r  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[2]
                         net (fo=4, routed)           0.425    22.609    betaCPU/control_unit/O[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I2_O)        0.302    22.911 r  betaCPU/control_unit/M_word_index_q[10]_i_37/O
                         net (fo=1, routed)           0.432    23.343    betaCPU/control_unit/M_word_index_q[10]_i_37_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124    23.467 r  betaCPU/control_unit/M_word_index_q[10]_i_31/O
                         net (fo=1, routed)           0.395    23.862    betaCPU/control_unit/M_word_index_q[10]_i_31_n_0
    SLICE_X45Y77         LUT2 (Prop_lut2_I0_O)        0.124    23.986 r  betaCPU/control_unit/M_word_index_q[10]_i_29/O
                         net (fo=38, routed)          0.313    24.299    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[4]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    24.423 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_17/O
                         net (fo=2, routed)           0.164    24.587    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_17_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    24.711 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_10/O
                         net (fo=1, routed)           0.465    25.176    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_10_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I3_O)        0.124    25.300 f  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3/O
                         net (fo=13, routed)          0.442    25.741    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3_n_0
    SLICE_X44Y78         LUT4 (Prop_lut4_I2_O)        0.124    25.865 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_29/O
                         net (fo=1, routed)           0.000    25.865    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_2[0]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.471 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[3]
                         net (fo=3, routed)           0.526    26.997    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_4
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.306    27.303 r  betaCPU/game_alu/M_guess_1_letter_1_q[3]_i_8/O
                         net (fo=2, routed)           0.315    27.618    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X44Y75         LUT6 (Prop_lut6_I2_O)        0.124    27.742 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_43/O
                         net (fo=1, routed)           0.302    28.044    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_43_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I4_O)        0.124    28.168 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_36/O
                         net (fo=1, routed)           0.291    28.460    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_36_n_0
    SLICE_X43Y75         LUT2 (Prop_lut2_I1_O)        0.124    28.584 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_20/O
                         net (fo=59, routed)          0.511    29.094    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[1]
    SLICE_X43Y76         LUT6 (Prop_lut6_I4_O)        0.124    29.218 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_39/O
                         net (fo=1, routed)           0.000    29.218    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_39_n_0
    SLICE_X43Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    29.430 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[3]_i_19/O
                         net (fo=1, routed)           0.295    29.725    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[3]_i_19_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.299    30.024 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8/O
                         net (fo=3, routed)           0.500    30.525    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    30.649 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5/O
                         net (fo=15, routed)          0.486    31.135    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[1]
    SLICE_X44Y78         LUT5 (Prop_lut5_I1_O)        0.124    31.259 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_26/O
                         net (fo=1, routed)           0.000    31.259    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_26_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.660 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.660    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.994 f  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[1]
                         net (fo=3, routed)           0.461    32.455    betaCPU/game_alu/M_word_index_q_reg[7]_i_7_n_6
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.303    32.758 f  betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_15/O
                         net (fo=2, routed)           0.448    33.206    betaCPU/control_unit/M_game_alu_alu[5]
    SLICE_X44Y77         LUT6 (Prop_lut6_I1_O)        0.124    33.330 f  betaCPU/control_unit/M_word_index_q[10]_i_28/O
                         net (fo=1, routed)           0.445    33.776    betaCPU/control_unit/M_word_index_q[10]_i_28_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.124    33.900 f  betaCPU/control_unit/M_word_index_q[10]_i_15/O
                         net (fo=62, routed)          0.571    34.471    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[3]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124    34.595 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_41__0/O
                         net (fo=1, routed)           0.280    34.874    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_41__0_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.124    34.998 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_21/O
                         net (fo=6, routed)           0.368    35.367    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_21_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124    35.491 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_9__0/O
                         net (fo=15, routed)          0.452    35.943    betaCPU/control_unit/M_control_unit_regfile_out_b[6]
    SLICE_X43Y79         LUT4 (Prop_lut4_I2_O)        0.124    36.067 r  betaCPU/control_unit/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.438    36.505    betaCPU/control_unit/M_word_index_q[7]_i_22_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.124    36.629 r  betaCPU/control_unit/M_word_index_q[7]_i_19/O
                         net (fo=1, routed)           0.000    36.629    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_0[1]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.027 r  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.027    betaCPU/game_alu/M_word_index_q_reg[7]_i_7_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.340 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[3]
                         net (fo=3, routed)           0.489    37.829    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25_0[3]
    SLICE_X43Y80         LUT6 (Prop_lut6_I2_O)        0.306    38.135 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_39/O
                         net (fo=1, routed)           0.306    38.441    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_39_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.565 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25/O
                         net (fo=1, routed)           0.286    38.852    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.976 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_12/O
                         net (fo=1, routed)           0.161    39.137    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_12_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.124    39.261 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_3/O
                         net (fo=47, routed)          0.649    39.909    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_3_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.124    40.033 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_5/O
                         net (fo=15, routed)          0.510    40.543    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    40.667 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_27/O
                         net (fo=1, routed)           0.000    40.667    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_27_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    40.915 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[2]
                         net (fo=3, routed)           0.479    41.394    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_5
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.302    41.696 r  betaCPU/game_alu/M_guess_1_letter_1_q[2]_i_6/O
                         net (fo=2, routed)           0.466    42.162    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    42.286 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_71/O
                         net (fo=1, routed)           0.339    42.625    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_71_n_0
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.124    42.749 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_46/O
                         net (fo=32, routed)          0.542    43.291    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[0]
    SLICE_X38Y77         MUXF7 (Prop_muxf7_S_O)       0.292    43.583 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[1]_i_8/O
                         net (fo=4, routed)           0.366    43.948    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[1]_i_8_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I4_O)        0.297    44.245 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=12, routed)          0.371    44.617    betaCPU/control_unit/regfile_data01_in[1]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.124    44.741 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_40/O
                         net (fo=1, routed)           0.429    45.169    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_40_n_0
    SLICE_X44Y78         LUT5 (Prop_lut5_I4_O)        0.124    45.293 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_28/O
                         net (fo=1, routed)           0.000    45.293    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_2[1]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.520 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[1]
                         net (fo=3, routed)           0.466    45.986    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_6
    SLICE_X43Y79         LUT2 (Prop_lut2_I0_O)        0.303    46.289 r  betaCPU/game_alu/M_guess_1_letter_1_q[1]_i_8/O
                         net (fo=3, routed)           0.275    46.564    betaCPU/control_unit/M_game_alu_alu[1]
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.124    46.688 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49/O
                         net (fo=1, routed)           0.151    46.839    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.124    46.963 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_24/O
                         net (fo=40, routed)          0.692    47.655    betaCPU/control_unit/M_control_unit_regfile_rb[1]
    SLICE_X43Y80         LUT6 (Prop_lut6_I3_O)        0.124    47.779 r  betaCPU/control_unit/M_word_index_q[8]_i_4/O
                         net (fo=3, routed)           0.177    47.956    betaCPU/control_unit/M_control_unit_regfile_out_b[8]
    SLICE_X43Y80         LUT5 (Prop_lut5_I2_O)        0.124    48.080 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41/O
                         net (fo=1, routed)           0.590    48.671    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    48.795 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_37/O
                         net (fo=1, routed)           0.000    48.795    betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_41_0[0]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    49.219 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[1]
                         net (fo=4, routed)           0.606    49.825    betaCPU/game_alu/M_stage_q_reg[3]_1[1]
    SLICE_X47Y80         LUT5 (Prop_lut5_I2_O)        0.303    50.128 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_12/O
                         net (fo=1, routed)           0.295    50.423    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_12_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I5_O)        0.124    50.547 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4/O
                         net (fo=1, routed)           0.304    50.851    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.124    50.975 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=23, routed)          0.546    51.521    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[27]_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I0_O)        0.124    51.645 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_13/O
                         net (fo=16, routed)          0.731    52.376    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_13_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.124    52.500 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_4/O
                         net (fo=36, routed)          0.954    53.454    betaCPU/control_unit/M_control_unit_regfile_write_address[2]
    SLICE_X41Y86         LUT6 (Prop_lut6_I4_O)        0.124    53.578 r  betaCPU/control_unit/M_correct_letter_2_q[4]_i_1/O
                         net (fo=5, routed)           0.660    54.237    betaCPU/r/M_correct_letter_2_q_reg[4]_1[0]
    SLICE_X39Y83         FDRE                                         r  betaCPU/r/M_correct_letter_2_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.428    14.832    betaCPU/r/clk_IBUF_BUFG
    SLICE_X39Y83         FDRE                                         r  betaCPU/r/M_correct_letter_2_q_reg[1]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X39Y83         FDRE (Setup_fdre_C_CE)      -0.205    14.850    betaCPU/r/M_correct_letter_2_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -54.237    
  -------------------------------------------------------------------
                         slack                                -39.388    

Slack (VIOLATED) :        -39.388ns  (required time - arrival time)
  Source:                 keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_correct_letter_2_q_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.036ns  (logic 15.316ns (31.234%)  route 33.720ns (68.766%))
  Logic Levels:           80  (CARRY4=10 LUT2=8 LUT4=3 LUT5=10 LUT6=47 MUXF7=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.617     5.201    keyboard_controller/z_/button_cond/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.823     6.480    keyboard_controller/z_/button_cond/M_ctr_q_reg[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.604 f  keyboard_controller/z_/button_cond/M_ctr_q[0]_i_6__23/O
                         net (fo=1, routed)           0.825     7.429    keyboard_controller/z_/button_cond/M_ctr_q[0]_i_6__23_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.553 f  keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22/O
                         net (fo=25, routed)          0.723     8.276    keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.400 r  keyboard_controller/z_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_10/O
                         net (fo=2, routed)           1.257     9.657    keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q_reg[44]_2
    SLICE_X53Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.781 r  keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_2/O
                         net (fo=5, routed)           0.650    10.431    keyboard_controller/f_/L_edge/M_temp_coloured_letter_q_reg[4]_2
    SLICE_X53Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.555 r  keyboard_controller/f_/L_edge/M_guess_1_letter_1_q[6]_i_19/O
                         net (fo=24, routed)          0.631    11.186    betaCPU/control_unit/M_guess_4_letter_2_q_reg[6]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    11.310 r  betaCPU/control_unit/g0_b0_i_46/O
                         net (fo=61, routed)          1.153    12.463    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[37]_0[2]
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.587 r  betaCPU/control_unit/g0_b0_i_88/O
                         net (fo=1, routed)           0.642    13.229    betaCPU/control_unit/g0_b0_i_88_n_0
    SLICE_X47Y77         LUT4 (Prop_lut4_I1_O)        0.124    13.353 f  betaCPU/control_unit/g0_b0_i_35/O
                         net (fo=2, routed)           0.574    13.926    betaCPU/control_unit/g0_b0_i_35_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I5_O)        0.124    14.050 f  betaCPU/control_unit/g0_b0_i_12/O
                         net (fo=18, routed)          0.860    14.910    betaCPU/control_unit/DI[2]
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.034 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0/O
                         net (fo=35, routed)          0.673    15.708    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.832 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4/O
                         net (fo=5, routed)           0.426    16.258    betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.382 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2/O
                         net (fo=11, routed)          0.185    16.567    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X46Y78         LUT5 (Prop_lut5_I2_O)        0.124    16.691 r  betaCPU/control_unit/M_word_index_q[7]_i_23/O
                         net (fo=1, routed)           0.410    17.101    betaCPU/control_unit/M_word_index_q[7]_i_23_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.225 r  betaCPU/control_unit/M_word_index_q[7]_i_21/O
                         net (fo=1, routed)           0.000    17.225    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_0[0]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.831 f  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[3]
                         net (fo=4, routed)           0.490    18.320    betaCPU/game_alu/O[1]
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.306    18.626 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11/O
                         net (fo=1, routed)           0.405    19.032    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.124    19.156 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3/O
                         net (fo=25, routed)          0.475    19.630    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124    19.754 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_42/O
                         net (fo=1, routed)           0.314    20.069    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_42_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.124    20.193 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_22__0/O
                         net (fo=45, routed)          0.225    20.417    betaCPU/control_unit/M_control_unit_regfile_rb[0]
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.124    20.541 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2/O
                         net (fo=7, routed)           0.311    20.853    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2_n_0
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.124    20.977 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0/O
                         net (fo=14, routed)          0.503    21.479    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[2]
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    21.603 r  betaCPU/game_alu/M_word_index_q[7]_i_20/O
                         net (fo=1, routed)           0.000    21.603    betaCPU/game_alu/M_word_index_q[7]_i_20_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.183 r  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[2]
                         net (fo=4, routed)           0.425    22.609    betaCPU/control_unit/O[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I2_O)        0.302    22.911 r  betaCPU/control_unit/M_word_index_q[10]_i_37/O
                         net (fo=1, routed)           0.432    23.343    betaCPU/control_unit/M_word_index_q[10]_i_37_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124    23.467 r  betaCPU/control_unit/M_word_index_q[10]_i_31/O
                         net (fo=1, routed)           0.395    23.862    betaCPU/control_unit/M_word_index_q[10]_i_31_n_0
    SLICE_X45Y77         LUT2 (Prop_lut2_I0_O)        0.124    23.986 r  betaCPU/control_unit/M_word_index_q[10]_i_29/O
                         net (fo=38, routed)          0.313    24.299    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[4]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    24.423 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_17/O
                         net (fo=2, routed)           0.164    24.587    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_17_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    24.711 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_10/O
                         net (fo=1, routed)           0.465    25.176    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_10_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I3_O)        0.124    25.300 f  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3/O
                         net (fo=13, routed)          0.442    25.741    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3_n_0
    SLICE_X44Y78         LUT4 (Prop_lut4_I2_O)        0.124    25.865 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_29/O
                         net (fo=1, routed)           0.000    25.865    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_2[0]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.471 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[3]
                         net (fo=3, routed)           0.526    26.997    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_4
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.306    27.303 r  betaCPU/game_alu/M_guess_1_letter_1_q[3]_i_8/O
                         net (fo=2, routed)           0.315    27.618    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X44Y75         LUT6 (Prop_lut6_I2_O)        0.124    27.742 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_43/O
                         net (fo=1, routed)           0.302    28.044    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_43_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I4_O)        0.124    28.168 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_36/O
                         net (fo=1, routed)           0.291    28.460    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_36_n_0
    SLICE_X43Y75         LUT2 (Prop_lut2_I1_O)        0.124    28.584 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_20/O
                         net (fo=59, routed)          0.511    29.094    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[1]
    SLICE_X43Y76         LUT6 (Prop_lut6_I4_O)        0.124    29.218 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_39/O
                         net (fo=1, routed)           0.000    29.218    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_39_n_0
    SLICE_X43Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    29.430 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[3]_i_19/O
                         net (fo=1, routed)           0.295    29.725    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[3]_i_19_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.299    30.024 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8/O
                         net (fo=3, routed)           0.500    30.525    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    30.649 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5/O
                         net (fo=15, routed)          0.486    31.135    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[1]
    SLICE_X44Y78         LUT5 (Prop_lut5_I1_O)        0.124    31.259 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_26/O
                         net (fo=1, routed)           0.000    31.259    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_26_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.660 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.660    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.994 f  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[1]
                         net (fo=3, routed)           0.461    32.455    betaCPU/game_alu/M_word_index_q_reg[7]_i_7_n_6
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.303    32.758 f  betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_15/O
                         net (fo=2, routed)           0.448    33.206    betaCPU/control_unit/M_game_alu_alu[5]
    SLICE_X44Y77         LUT6 (Prop_lut6_I1_O)        0.124    33.330 f  betaCPU/control_unit/M_word_index_q[10]_i_28/O
                         net (fo=1, routed)           0.445    33.776    betaCPU/control_unit/M_word_index_q[10]_i_28_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.124    33.900 f  betaCPU/control_unit/M_word_index_q[10]_i_15/O
                         net (fo=62, routed)          0.571    34.471    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[3]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124    34.595 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_41__0/O
                         net (fo=1, routed)           0.280    34.874    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_41__0_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.124    34.998 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_21/O
                         net (fo=6, routed)           0.368    35.367    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_21_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124    35.491 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_9__0/O
                         net (fo=15, routed)          0.452    35.943    betaCPU/control_unit/M_control_unit_regfile_out_b[6]
    SLICE_X43Y79         LUT4 (Prop_lut4_I2_O)        0.124    36.067 r  betaCPU/control_unit/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.438    36.505    betaCPU/control_unit/M_word_index_q[7]_i_22_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.124    36.629 r  betaCPU/control_unit/M_word_index_q[7]_i_19/O
                         net (fo=1, routed)           0.000    36.629    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_0[1]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.027 r  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.027    betaCPU/game_alu/M_word_index_q_reg[7]_i_7_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.340 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[3]
                         net (fo=3, routed)           0.489    37.829    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25_0[3]
    SLICE_X43Y80         LUT6 (Prop_lut6_I2_O)        0.306    38.135 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_39/O
                         net (fo=1, routed)           0.306    38.441    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_39_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.565 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25/O
                         net (fo=1, routed)           0.286    38.852    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.976 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_12/O
                         net (fo=1, routed)           0.161    39.137    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_12_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.124    39.261 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_3/O
                         net (fo=47, routed)          0.649    39.909    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_3_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.124    40.033 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_5/O
                         net (fo=15, routed)          0.510    40.543    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    40.667 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_27/O
                         net (fo=1, routed)           0.000    40.667    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_27_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    40.915 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[2]
                         net (fo=3, routed)           0.479    41.394    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_5
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.302    41.696 r  betaCPU/game_alu/M_guess_1_letter_1_q[2]_i_6/O
                         net (fo=2, routed)           0.466    42.162    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    42.286 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_71/O
                         net (fo=1, routed)           0.339    42.625    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_71_n_0
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.124    42.749 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_46/O
                         net (fo=32, routed)          0.542    43.291    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[0]
    SLICE_X38Y77         MUXF7 (Prop_muxf7_S_O)       0.292    43.583 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[1]_i_8/O
                         net (fo=4, routed)           0.366    43.948    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[1]_i_8_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I4_O)        0.297    44.245 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=12, routed)          0.371    44.617    betaCPU/control_unit/regfile_data01_in[1]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.124    44.741 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_40/O
                         net (fo=1, routed)           0.429    45.169    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_40_n_0
    SLICE_X44Y78         LUT5 (Prop_lut5_I4_O)        0.124    45.293 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_28/O
                         net (fo=1, routed)           0.000    45.293    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_2[1]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.520 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[1]
                         net (fo=3, routed)           0.466    45.986    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_6
    SLICE_X43Y79         LUT2 (Prop_lut2_I0_O)        0.303    46.289 r  betaCPU/game_alu/M_guess_1_letter_1_q[1]_i_8/O
                         net (fo=3, routed)           0.275    46.564    betaCPU/control_unit/M_game_alu_alu[1]
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.124    46.688 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49/O
                         net (fo=1, routed)           0.151    46.839    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.124    46.963 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_24/O
                         net (fo=40, routed)          0.692    47.655    betaCPU/control_unit/M_control_unit_regfile_rb[1]
    SLICE_X43Y80         LUT6 (Prop_lut6_I3_O)        0.124    47.779 r  betaCPU/control_unit/M_word_index_q[8]_i_4/O
                         net (fo=3, routed)           0.177    47.956    betaCPU/control_unit/M_control_unit_regfile_out_b[8]
    SLICE_X43Y80         LUT5 (Prop_lut5_I2_O)        0.124    48.080 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41/O
                         net (fo=1, routed)           0.590    48.671    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    48.795 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_37/O
                         net (fo=1, routed)           0.000    48.795    betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_41_0[0]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    49.219 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[1]
                         net (fo=4, routed)           0.606    49.825    betaCPU/game_alu/M_stage_q_reg[3]_1[1]
    SLICE_X47Y80         LUT5 (Prop_lut5_I2_O)        0.303    50.128 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_12/O
                         net (fo=1, routed)           0.295    50.423    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_12_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I5_O)        0.124    50.547 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4/O
                         net (fo=1, routed)           0.304    50.851    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.124    50.975 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=23, routed)          0.546    51.521    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[27]_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I0_O)        0.124    51.645 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_13/O
                         net (fo=16, routed)          0.731    52.376    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_13_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.124    52.500 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_4/O
                         net (fo=36, routed)          0.954    53.454    betaCPU/control_unit/M_control_unit_regfile_write_address[2]
    SLICE_X41Y86         LUT6 (Prop_lut6_I4_O)        0.124    53.578 r  betaCPU/control_unit/M_correct_letter_2_q[4]_i_1/O
                         net (fo=5, routed)           0.660    54.237    betaCPU/r/M_correct_letter_2_q_reg[4]_1[0]
    SLICE_X39Y83         FDRE                                         r  betaCPU/r/M_correct_letter_2_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.428    14.832    betaCPU/r/clk_IBUF_BUFG
    SLICE_X39Y83         FDRE                                         r  betaCPU/r/M_correct_letter_2_q_reg[3]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X39Y83         FDRE (Setup_fdre_C_CE)      -0.205    14.850    betaCPU/r/M_correct_letter_2_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -54.237    
  -------------------------------------------------------------------
                         slack                                -39.388    

Slack (VIOLATED) :        -39.388ns  (required time - arrival time)
  Source:                 keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_correct_letter_2_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.036ns  (logic 15.316ns (31.234%)  route 33.720ns (68.766%))
  Logic Levels:           80  (CARRY4=10 LUT2=8 LUT4=3 LUT5=10 LUT6=47 MUXF7=2)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 14.832 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.617     5.201    keyboard_controller/z_/button_cond/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.823     6.480    keyboard_controller/z_/button_cond/M_ctr_q_reg[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.604 f  keyboard_controller/z_/button_cond/M_ctr_q[0]_i_6__23/O
                         net (fo=1, routed)           0.825     7.429    keyboard_controller/z_/button_cond/M_ctr_q[0]_i_6__23_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.553 f  keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22/O
                         net (fo=25, routed)          0.723     8.276    keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.400 r  keyboard_controller/z_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_10/O
                         net (fo=2, routed)           1.257     9.657    keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q_reg[44]_2
    SLICE_X53Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.781 r  keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_2/O
                         net (fo=5, routed)           0.650    10.431    keyboard_controller/f_/L_edge/M_temp_coloured_letter_q_reg[4]_2
    SLICE_X53Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.555 r  keyboard_controller/f_/L_edge/M_guess_1_letter_1_q[6]_i_19/O
                         net (fo=24, routed)          0.631    11.186    betaCPU/control_unit/M_guess_4_letter_2_q_reg[6]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    11.310 r  betaCPU/control_unit/g0_b0_i_46/O
                         net (fo=61, routed)          1.153    12.463    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[37]_0[2]
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.587 r  betaCPU/control_unit/g0_b0_i_88/O
                         net (fo=1, routed)           0.642    13.229    betaCPU/control_unit/g0_b0_i_88_n_0
    SLICE_X47Y77         LUT4 (Prop_lut4_I1_O)        0.124    13.353 f  betaCPU/control_unit/g0_b0_i_35/O
                         net (fo=2, routed)           0.574    13.926    betaCPU/control_unit/g0_b0_i_35_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I5_O)        0.124    14.050 f  betaCPU/control_unit/g0_b0_i_12/O
                         net (fo=18, routed)          0.860    14.910    betaCPU/control_unit/DI[2]
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.034 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0/O
                         net (fo=35, routed)          0.673    15.708    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.832 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4/O
                         net (fo=5, routed)           0.426    16.258    betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.382 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2/O
                         net (fo=11, routed)          0.185    16.567    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X46Y78         LUT5 (Prop_lut5_I2_O)        0.124    16.691 r  betaCPU/control_unit/M_word_index_q[7]_i_23/O
                         net (fo=1, routed)           0.410    17.101    betaCPU/control_unit/M_word_index_q[7]_i_23_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.225 r  betaCPU/control_unit/M_word_index_q[7]_i_21/O
                         net (fo=1, routed)           0.000    17.225    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_0[0]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.831 f  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[3]
                         net (fo=4, routed)           0.490    18.320    betaCPU/game_alu/O[1]
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.306    18.626 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11/O
                         net (fo=1, routed)           0.405    19.032    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.124    19.156 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3/O
                         net (fo=25, routed)          0.475    19.630    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124    19.754 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_42/O
                         net (fo=1, routed)           0.314    20.069    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_42_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.124    20.193 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_22__0/O
                         net (fo=45, routed)          0.225    20.417    betaCPU/control_unit/M_control_unit_regfile_rb[0]
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.124    20.541 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2/O
                         net (fo=7, routed)           0.311    20.853    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2_n_0
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.124    20.977 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0/O
                         net (fo=14, routed)          0.503    21.479    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[2]
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    21.603 r  betaCPU/game_alu/M_word_index_q[7]_i_20/O
                         net (fo=1, routed)           0.000    21.603    betaCPU/game_alu/M_word_index_q[7]_i_20_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.183 r  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[2]
                         net (fo=4, routed)           0.425    22.609    betaCPU/control_unit/O[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I2_O)        0.302    22.911 r  betaCPU/control_unit/M_word_index_q[10]_i_37/O
                         net (fo=1, routed)           0.432    23.343    betaCPU/control_unit/M_word_index_q[10]_i_37_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124    23.467 r  betaCPU/control_unit/M_word_index_q[10]_i_31/O
                         net (fo=1, routed)           0.395    23.862    betaCPU/control_unit/M_word_index_q[10]_i_31_n_0
    SLICE_X45Y77         LUT2 (Prop_lut2_I0_O)        0.124    23.986 r  betaCPU/control_unit/M_word_index_q[10]_i_29/O
                         net (fo=38, routed)          0.313    24.299    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[4]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    24.423 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_17/O
                         net (fo=2, routed)           0.164    24.587    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_17_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    24.711 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_10/O
                         net (fo=1, routed)           0.465    25.176    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_10_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I3_O)        0.124    25.300 f  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3/O
                         net (fo=13, routed)          0.442    25.741    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3_n_0
    SLICE_X44Y78         LUT4 (Prop_lut4_I2_O)        0.124    25.865 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_29/O
                         net (fo=1, routed)           0.000    25.865    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_2[0]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.471 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[3]
                         net (fo=3, routed)           0.526    26.997    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_4
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.306    27.303 r  betaCPU/game_alu/M_guess_1_letter_1_q[3]_i_8/O
                         net (fo=2, routed)           0.315    27.618    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X44Y75         LUT6 (Prop_lut6_I2_O)        0.124    27.742 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_43/O
                         net (fo=1, routed)           0.302    28.044    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_43_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I4_O)        0.124    28.168 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_36/O
                         net (fo=1, routed)           0.291    28.460    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_36_n_0
    SLICE_X43Y75         LUT2 (Prop_lut2_I1_O)        0.124    28.584 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_20/O
                         net (fo=59, routed)          0.511    29.094    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[1]
    SLICE_X43Y76         LUT6 (Prop_lut6_I4_O)        0.124    29.218 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_39/O
                         net (fo=1, routed)           0.000    29.218    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_39_n_0
    SLICE_X43Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    29.430 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[3]_i_19/O
                         net (fo=1, routed)           0.295    29.725    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[3]_i_19_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.299    30.024 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8/O
                         net (fo=3, routed)           0.500    30.525    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    30.649 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5/O
                         net (fo=15, routed)          0.486    31.135    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[1]
    SLICE_X44Y78         LUT5 (Prop_lut5_I1_O)        0.124    31.259 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_26/O
                         net (fo=1, routed)           0.000    31.259    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_26_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.660 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.660    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.994 f  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[1]
                         net (fo=3, routed)           0.461    32.455    betaCPU/game_alu/M_word_index_q_reg[7]_i_7_n_6
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.303    32.758 f  betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_15/O
                         net (fo=2, routed)           0.448    33.206    betaCPU/control_unit/M_game_alu_alu[5]
    SLICE_X44Y77         LUT6 (Prop_lut6_I1_O)        0.124    33.330 f  betaCPU/control_unit/M_word_index_q[10]_i_28/O
                         net (fo=1, routed)           0.445    33.776    betaCPU/control_unit/M_word_index_q[10]_i_28_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.124    33.900 f  betaCPU/control_unit/M_word_index_q[10]_i_15/O
                         net (fo=62, routed)          0.571    34.471    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[3]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124    34.595 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_41__0/O
                         net (fo=1, routed)           0.280    34.874    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_41__0_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.124    34.998 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_21/O
                         net (fo=6, routed)           0.368    35.367    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_21_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124    35.491 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_9__0/O
                         net (fo=15, routed)          0.452    35.943    betaCPU/control_unit/M_control_unit_regfile_out_b[6]
    SLICE_X43Y79         LUT4 (Prop_lut4_I2_O)        0.124    36.067 r  betaCPU/control_unit/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.438    36.505    betaCPU/control_unit/M_word_index_q[7]_i_22_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.124    36.629 r  betaCPU/control_unit/M_word_index_q[7]_i_19/O
                         net (fo=1, routed)           0.000    36.629    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_0[1]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.027 r  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.027    betaCPU/game_alu/M_word_index_q_reg[7]_i_7_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.340 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[3]
                         net (fo=3, routed)           0.489    37.829    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25_0[3]
    SLICE_X43Y80         LUT6 (Prop_lut6_I2_O)        0.306    38.135 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_39/O
                         net (fo=1, routed)           0.306    38.441    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_39_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.565 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25/O
                         net (fo=1, routed)           0.286    38.852    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.976 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_12/O
                         net (fo=1, routed)           0.161    39.137    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_12_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.124    39.261 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_3/O
                         net (fo=47, routed)          0.649    39.909    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_3_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.124    40.033 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_5/O
                         net (fo=15, routed)          0.510    40.543    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    40.667 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_27/O
                         net (fo=1, routed)           0.000    40.667    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_27_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    40.915 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[2]
                         net (fo=3, routed)           0.479    41.394    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_5
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.302    41.696 r  betaCPU/game_alu/M_guess_1_letter_1_q[2]_i_6/O
                         net (fo=2, routed)           0.466    42.162    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    42.286 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_71/O
                         net (fo=1, routed)           0.339    42.625    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_71_n_0
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.124    42.749 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_46/O
                         net (fo=32, routed)          0.542    43.291    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[0]
    SLICE_X38Y77         MUXF7 (Prop_muxf7_S_O)       0.292    43.583 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[1]_i_8/O
                         net (fo=4, routed)           0.366    43.948    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[1]_i_8_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I4_O)        0.297    44.245 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=12, routed)          0.371    44.617    betaCPU/control_unit/regfile_data01_in[1]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.124    44.741 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_40/O
                         net (fo=1, routed)           0.429    45.169    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_40_n_0
    SLICE_X44Y78         LUT5 (Prop_lut5_I4_O)        0.124    45.293 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_28/O
                         net (fo=1, routed)           0.000    45.293    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_2[1]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.520 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[1]
                         net (fo=3, routed)           0.466    45.986    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_6
    SLICE_X43Y79         LUT2 (Prop_lut2_I0_O)        0.303    46.289 r  betaCPU/game_alu/M_guess_1_letter_1_q[1]_i_8/O
                         net (fo=3, routed)           0.275    46.564    betaCPU/control_unit/M_game_alu_alu[1]
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.124    46.688 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49/O
                         net (fo=1, routed)           0.151    46.839    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.124    46.963 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_24/O
                         net (fo=40, routed)          0.692    47.655    betaCPU/control_unit/M_control_unit_regfile_rb[1]
    SLICE_X43Y80         LUT6 (Prop_lut6_I3_O)        0.124    47.779 r  betaCPU/control_unit/M_word_index_q[8]_i_4/O
                         net (fo=3, routed)           0.177    47.956    betaCPU/control_unit/M_control_unit_regfile_out_b[8]
    SLICE_X43Y80         LUT5 (Prop_lut5_I2_O)        0.124    48.080 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41/O
                         net (fo=1, routed)           0.590    48.671    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    48.795 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_37/O
                         net (fo=1, routed)           0.000    48.795    betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_41_0[0]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    49.219 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[1]
                         net (fo=4, routed)           0.606    49.825    betaCPU/game_alu/M_stage_q_reg[3]_1[1]
    SLICE_X47Y80         LUT5 (Prop_lut5_I2_O)        0.303    50.128 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_12/O
                         net (fo=1, routed)           0.295    50.423    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_12_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I5_O)        0.124    50.547 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4/O
                         net (fo=1, routed)           0.304    50.851    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.124    50.975 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=23, routed)          0.546    51.521    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[27]_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I0_O)        0.124    51.645 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_13/O
                         net (fo=16, routed)          0.731    52.376    betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_13_n_0
    SLICE_X41Y84         LUT6 (Prop_lut6_I3_O)        0.124    52.500 f  betaCPU/control_unit/M_guess_1_letter_1_q[6]_i_4/O
                         net (fo=36, routed)          0.954    53.454    betaCPU/control_unit/M_control_unit_regfile_write_address[2]
    SLICE_X41Y86         LUT6 (Prop_lut6_I4_O)        0.124    53.578 r  betaCPU/control_unit/M_correct_letter_2_q[4]_i_1/O
                         net (fo=5, routed)           0.660    54.237    betaCPU/r/M_correct_letter_2_q_reg[4]_1[0]
    SLICE_X39Y83         FDRE                                         r  betaCPU/r/M_correct_letter_2_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.428    14.832    betaCPU/r/clk_IBUF_BUFG
    SLICE_X39Y83         FDRE                                         r  betaCPU/r/M_correct_letter_2_q_reg[4]/C
                         clock pessimism              0.258    15.090    
                         clock uncertainty           -0.035    15.055    
    SLICE_X39Y83         FDRE (Setup_fdre_C_CE)      -0.205    14.850    betaCPU/r/M_correct_letter_2_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.850    
                         arrival time                         -54.237    
  -------------------------------------------------------------------
                         slack                                -39.388    

Slack (VIOLATED) :        -39.388ns  (required time - arrival time)
  Source:                 keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_temp_guess_g_letter_i_q_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.040ns  (logic 15.316ns (31.231%)  route 33.724ns (68.768%))
  Logic Levels:           80  (CARRY4=10 LUT2=8 LUT4=3 LUT5=11 LUT6=46 MUXF7=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.617     5.201    keyboard_controller/z_/button_cond/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.823     6.480    keyboard_controller/z_/button_cond/M_ctr_q_reg[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.604 f  keyboard_controller/z_/button_cond/M_ctr_q[0]_i_6__23/O
                         net (fo=1, routed)           0.825     7.429    keyboard_controller/z_/button_cond/M_ctr_q[0]_i_6__23_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.553 f  keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22/O
                         net (fo=25, routed)          0.723     8.276    keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.400 r  keyboard_controller/z_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_10/O
                         net (fo=2, routed)           1.257     9.657    keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q_reg[44]_2
    SLICE_X53Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.781 r  keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_2/O
                         net (fo=5, routed)           0.650    10.431    keyboard_controller/f_/L_edge/M_temp_coloured_letter_q_reg[4]_2
    SLICE_X53Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.555 r  keyboard_controller/f_/L_edge/M_guess_1_letter_1_q[6]_i_19/O
                         net (fo=24, routed)          0.631    11.186    betaCPU/control_unit/M_guess_4_letter_2_q_reg[6]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    11.310 r  betaCPU/control_unit/g0_b0_i_46/O
                         net (fo=61, routed)          1.153    12.463    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[37]_0[2]
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.587 r  betaCPU/control_unit/g0_b0_i_88/O
                         net (fo=1, routed)           0.642    13.229    betaCPU/control_unit/g0_b0_i_88_n_0
    SLICE_X47Y77         LUT4 (Prop_lut4_I1_O)        0.124    13.353 f  betaCPU/control_unit/g0_b0_i_35/O
                         net (fo=2, routed)           0.574    13.926    betaCPU/control_unit/g0_b0_i_35_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I5_O)        0.124    14.050 f  betaCPU/control_unit/g0_b0_i_12/O
                         net (fo=18, routed)          0.860    14.910    betaCPU/control_unit/DI[2]
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.034 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0/O
                         net (fo=35, routed)          0.673    15.708    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.832 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4/O
                         net (fo=5, routed)           0.426    16.258    betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.382 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2/O
                         net (fo=11, routed)          0.185    16.567    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X46Y78         LUT5 (Prop_lut5_I2_O)        0.124    16.691 r  betaCPU/control_unit/M_word_index_q[7]_i_23/O
                         net (fo=1, routed)           0.410    17.101    betaCPU/control_unit/M_word_index_q[7]_i_23_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.225 r  betaCPU/control_unit/M_word_index_q[7]_i_21/O
                         net (fo=1, routed)           0.000    17.225    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_0[0]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.831 f  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[3]
                         net (fo=4, routed)           0.490    18.320    betaCPU/game_alu/O[1]
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.306    18.626 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11/O
                         net (fo=1, routed)           0.405    19.032    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.124    19.156 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3/O
                         net (fo=25, routed)          0.475    19.630    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124    19.754 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_42/O
                         net (fo=1, routed)           0.314    20.069    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_42_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.124    20.193 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_22__0/O
                         net (fo=45, routed)          0.225    20.417    betaCPU/control_unit/M_control_unit_regfile_rb[0]
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.124    20.541 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2/O
                         net (fo=7, routed)           0.311    20.853    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2_n_0
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.124    20.977 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0/O
                         net (fo=14, routed)          0.503    21.479    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[2]
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    21.603 r  betaCPU/game_alu/M_word_index_q[7]_i_20/O
                         net (fo=1, routed)           0.000    21.603    betaCPU/game_alu/M_word_index_q[7]_i_20_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.183 r  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[2]
                         net (fo=4, routed)           0.425    22.609    betaCPU/control_unit/O[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I2_O)        0.302    22.911 r  betaCPU/control_unit/M_word_index_q[10]_i_37/O
                         net (fo=1, routed)           0.432    23.343    betaCPU/control_unit/M_word_index_q[10]_i_37_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124    23.467 r  betaCPU/control_unit/M_word_index_q[10]_i_31/O
                         net (fo=1, routed)           0.395    23.862    betaCPU/control_unit/M_word_index_q[10]_i_31_n_0
    SLICE_X45Y77         LUT2 (Prop_lut2_I0_O)        0.124    23.986 r  betaCPU/control_unit/M_word_index_q[10]_i_29/O
                         net (fo=38, routed)          0.313    24.299    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[4]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    24.423 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_17/O
                         net (fo=2, routed)           0.164    24.587    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_17_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    24.711 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_10/O
                         net (fo=1, routed)           0.465    25.176    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_10_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I3_O)        0.124    25.300 f  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3/O
                         net (fo=13, routed)          0.442    25.741    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3_n_0
    SLICE_X44Y78         LUT4 (Prop_lut4_I2_O)        0.124    25.865 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_29/O
                         net (fo=1, routed)           0.000    25.865    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_2[0]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.471 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[3]
                         net (fo=3, routed)           0.526    26.997    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_4
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.306    27.303 r  betaCPU/game_alu/M_guess_1_letter_1_q[3]_i_8/O
                         net (fo=2, routed)           0.315    27.618    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X44Y75         LUT6 (Prop_lut6_I2_O)        0.124    27.742 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_43/O
                         net (fo=1, routed)           0.302    28.044    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_43_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I4_O)        0.124    28.168 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_36/O
                         net (fo=1, routed)           0.291    28.460    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_36_n_0
    SLICE_X43Y75         LUT2 (Prop_lut2_I1_O)        0.124    28.584 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_20/O
                         net (fo=59, routed)          0.511    29.094    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[1]
    SLICE_X43Y76         LUT6 (Prop_lut6_I4_O)        0.124    29.218 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_39/O
                         net (fo=1, routed)           0.000    29.218    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_39_n_0
    SLICE_X43Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    29.430 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[3]_i_19/O
                         net (fo=1, routed)           0.295    29.725    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[3]_i_19_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.299    30.024 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8/O
                         net (fo=3, routed)           0.500    30.525    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    30.649 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5/O
                         net (fo=15, routed)          0.486    31.135    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[1]
    SLICE_X44Y78         LUT5 (Prop_lut5_I1_O)        0.124    31.259 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_26/O
                         net (fo=1, routed)           0.000    31.259    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_26_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.660 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.660    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.994 f  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[1]
                         net (fo=3, routed)           0.461    32.455    betaCPU/game_alu/M_word_index_q_reg[7]_i_7_n_6
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.303    32.758 f  betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_15/O
                         net (fo=2, routed)           0.448    33.206    betaCPU/control_unit/M_game_alu_alu[5]
    SLICE_X44Y77         LUT6 (Prop_lut6_I1_O)        0.124    33.330 f  betaCPU/control_unit/M_word_index_q[10]_i_28/O
                         net (fo=1, routed)           0.445    33.776    betaCPU/control_unit/M_word_index_q[10]_i_28_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.124    33.900 f  betaCPU/control_unit/M_word_index_q[10]_i_15/O
                         net (fo=62, routed)          0.571    34.471    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[3]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124    34.595 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_41__0/O
                         net (fo=1, routed)           0.280    34.874    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_41__0_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.124    34.998 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_21/O
                         net (fo=6, routed)           0.368    35.367    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_21_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124    35.491 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_9__0/O
                         net (fo=15, routed)          0.452    35.943    betaCPU/control_unit/M_control_unit_regfile_out_b[6]
    SLICE_X43Y79         LUT4 (Prop_lut4_I2_O)        0.124    36.067 r  betaCPU/control_unit/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.438    36.505    betaCPU/control_unit/M_word_index_q[7]_i_22_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.124    36.629 r  betaCPU/control_unit/M_word_index_q[7]_i_19/O
                         net (fo=1, routed)           0.000    36.629    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_0[1]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.027 r  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.027    betaCPU/game_alu/M_word_index_q_reg[7]_i_7_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.340 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[3]
                         net (fo=3, routed)           0.489    37.829    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25_0[3]
    SLICE_X43Y80         LUT6 (Prop_lut6_I2_O)        0.306    38.135 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_39/O
                         net (fo=1, routed)           0.306    38.441    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_39_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.565 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25/O
                         net (fo=1, routed)           0.286    38.852    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.976 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_12/O
                         net (fo=1, routed)           0.161    39.137    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_12_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.124    39.261 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_3/O
                         net (fo=47, routed)          0.649    39.909    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_3_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.124    40.033 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_5/O
                         net (fo=15, routed)          0.510    40.543    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    40.667 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_27/O
                         net (fo=1, routed)           0.000    40.667    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_27_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    40.915 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[2]
                         net (fo=3, routed)           0.479    41.394    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_5
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.302    41.696 r  betaCPU/game_alu/M_guess_1_letter_1_q[2]_i_6/O
                         net (fo=2, routed)           0.466    42.162    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    42.286 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_71/O
                         net (fo=1, routed)           0.339    42.625    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_71_n_0
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.124    42.749 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_46/O
                         net (fo=32, routed)          0.542    43.291    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[0]
    SLICE_X38Y77         MUXF7 (Prop_muxf7_S_O)       0.292    43.583 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[1]_i_8/O
                         net (fo=4, routed)           0.366    43.948    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[1]_i_8_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I4_O)        0.297    44.245 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=12, routed)          0.371    44.617    betaCPU/control_unit/regfile_data01_in[1]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.124    44.741 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_40/O
                         net (fo=1, routed)           0.429    45.169    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_40_n_0
    SLICE_X44Y78         LUT5 (Prop_lut5_I4_O)        0.124    45.293 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_28/O
                         net (fo=1, routed)           0.000    45.293    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_2[1]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.520 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[1]
                         net (fo=3, routed)           0.466    45.986    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_6
    SLICE_X43Y79         LUT2 (Prop_lut2_I0_O)        0.303    46.289 r  betaCPU/game_alu/M_guess_1_letter_1_q[1]_i_8/O
                         net (fo=3, routed)           0.275    46.564    betaCPU/control_unit/M_game_alu_alu[1]
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.124    46.688 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49/O
                         net (fo=1, routed)           0.151    46.839    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.124    46.963 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_24/O
                         net (fo=40, routed)          0.692    47.655    betaCPU/control_unit/M_control_unit_regfile_rb[1]
    SLICE_X43Y80         LUT6 (Prop_lut6_I3_O)        0.124    47.779 r  betaCPU/control_unit/M_word_index_q[8]_i_4/O
                         net (fo=3, routed)           0.177    47.956    betaCPU/control_unit/M_control_unit_regfile_out_b[8]
    SLICE_X43Y80         LUT5 (Prop_lut5_I2_O)        0.124    48.080 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41/O
                         net (fo=1, routed)           0.590    48.671    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    48.795 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_37/O
                         net (fo=1, routed)           0.000    48.795    betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_41_0[0]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    49.219 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[1]
                         net (fo=4, routed)           0.606    49.825    betaCPU/game_alu/M_stage_q_reg[3]_1[1]
    SLICE_X47Y80         LUT5 (Prop_lut5_I2_O)        0.303    50.128 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_12/O
                         net (fo=1, routed)           0.295    50.423    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_12_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I5_O)        0.124    50.547 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4/O
                         net (fo=1, routed)           0.304    50.851    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.124    50.975 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=23, routed)          0.845    51.820    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[27]_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I4_O)        0.124    51.944 f  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_7_comp/O
                         net (fo=2, routed)           0.736    52.680    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_7_n_0
    SLICE_X39Y85         LUT6 (Prop_lut6_I3_O)        0.124    52.804 r  betaCPU/control_unit/M_temp_guess_g_letter_i_q[6]_i_2_comp/O
                         net (fo=5, routed)           0.839    53.642    betaCPU/control_unit/M_temp_guess_g_letter_i_q[6]_i_2_n_0
    SLICE_X41Y84         LUT5 (Prop_lut5_I2_O)        0.124    53.766 r  betaCPU/control_unit/M_temp_guess_g_letter_i_q[6]_i_1/O
                         net (fo=7, routed)           0.475    54.241    betaCPU/r/M_temp_guess_g_letter_i_q_reg[6]_1[0]
    SLICE_X43Y85         FDRE                                         r  betaCPU/r/M_temp_guess_g_letter_i_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.432    14.836    betaCPU/r/clk_IBUF_BUFG
    SLICE_X43Y85         FDRE                                         r  betaCPU/r/M_temp_guess_g_letter_i_q_reg[4]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X43Y85         FDRE (Setup_fdre_C_CE)      -0.205    14.854    betaCPU/r/M_temp_guess_g_letter_i_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -54.241    
  -------------------------------------------------------------------
                         slack                                -39.388    

Slack (VIOLATED) :        -39.388ns  (required time - arrival time)
  Source:                 keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        49.040ns  (logic 15.316ns (31.231%)  route 33.724ns (68.768%))
  Logic Levels:           80  (CARRY4=10 LUT2=8 LUT4=3 LUT5=11 LUT6=46 MUXF7=2)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 14.836 - 10.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.617     5.201    keyboard_controller/z_/button_cond/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.823     6.480    keyboard_controller/z_/button_cond/M_ctr_q_reg[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.604 f  keyboard_controller/z_/button_cond/M_ctr_q[0]_i_6__23/O
                         net (fo=1, routed)           0.825     7.429    keyboard_controller/z_/button_cond/M_ctr_q[0]_i_6__23_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.553 f  keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22/O
                         net (fo=25, routed)          0.723     8.276    keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.400 r  keyboard_controller/z_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_10/O
                         net (fo=2, routed)           1.257     9.657    keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q_reg[44]_2
    SLICE_X53Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.781 r  keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_2/O
                         net (fo=5, routed)           0.650    10.431    keyboard_controller/f_/L_edge/M_temp_coloured_letter_q_reg[4]_2
    SLICE_X53Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.555 r  keyboard_controller/f_/L_edge/M_guess_1_letter_1_q[6]_i_19/O
                         net (fo=24, routed)          0.631    11.186    betaCPU/control_unit/M_guess_4_letter_2_q_reg[6]
    SLICE_X51Y78         LUT6 (Prop_lut6_I4_O)        0.124    11.310 r  betaCPU/control_unit/g0_b0_i_46/O
                         net (fo=61, routed)          1.153    12.463    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[37]_0[2]
    SLICE_X45Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.587 r  betaCPU/control_unit/g0_b0_i_88/O
                         net (fo=1, routed)           0.642    13.229    betaCPU/control_unit/g0_b0_i_88_n_0
    SLICE_X47Y77         LUT4 (Prop_lut4_I1_O)        0.124    13.353 f  betaCPU/control_unit/g0_b0_i_35/O
                         net (fo=2, routed)           0.574    13.926    betaCPU/control_unit/g0_b0_i_35_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I5_O)        0.124    14.050 f  betaCPU/control_unit/g0_b0_i_12/O
                         net (fo=18, routed)          0.860    14.910    betaCPU/control_unit/DI[2]
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.034 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0/O
                         net (fo=35, routed)          0.673    15.708    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_14__0_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I3_O)        0.124    15.832 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4/O
                         net (fo=5, routed)           0.426    16.258    betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_4_n_0
    SLICE_X46Y78         LUT6 (Prop_lut6_I0_O)        0.124    16.382 r  betaCPU/control_unit/M_matrix2_letter_index_dff_q[4]_i_2/O
                         net (fo=11, routed)          0.185    16.567    betaCPU/control_unit/M_control_unit_regfile_out_b[4]
    SLICE_X46Y78         LUT5 (Prop_lut5_I2_O)        0.124    16.691 r  betaCPU/control_unit/M_word_index_q[7]_i_23/O
                         net (fo=1, routed)           0.410    17.101    betaCPU/control_unit/M_word_index_q[7]_i_23_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.124    17.225 r  betaCPU/control_unit/M_word_index_q[7]_i_21/O
                         net (fo=1, routed)           0.000    17.225    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_0[0]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    17.831 f  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[3]
                         net (fo=4, routed)           0.490    18.320    betaCPU/game_alu/O[1]
    SLICE_X43Y78         LUT6 (Prop_lut6_I1_O)        0.306    18.626 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11/O
                         net (fo=1, routed)           0.405    19.032    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_11_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I3_O)        0.124    19.156 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3/O
                         net (fo=25, routed)          0.475    19.630    betaCPU/control_unit/M_game_alu_alu[0]
    SLICE_X46Y75         LUT6 (Prop_lut6_I0_O)        0.124    19.754 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_42/O
                         net (fo=1, routed)           0.314    20.069    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_42_n_0
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.124    20.193 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_22__0/O
                         net (fo=45, routed)          0.225    20.417    betaCPU/control_unit/M_control_unit_regfile_rb[0]
    SLICE_X42Y75         LUT6 (Prop_lut6_I4_O)        0.124    20.541 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2/O
                         net (fo=7, routed)           0.311    20.853    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_2_n_0
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.124    20.977 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[5]_i_2__0/O
                         net (fo=14, routed)          0.503    21.479    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[2]
    SLICE_X44Y79         LUT6 (Prop_lut6_I2_O)        0.124    21.603 r  betaCPU/game_alu/M_word_index_q[7]_i_20/O
                         net (fo=1, routed)           0.000    21.603    betaCPU/game_alu/M_word_index_q[7]_i_20_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    22.183 r  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[2]
                         net (fo=4, routed)           0.425    22.609    betaCPU/control_unit/O[0]
    SLICE_X47Y78         LUT6 (Prop_lut6_I2_O)        0.302    22.911 r  betaCPU/control_unit/M_word_index_q[10]_i_37/O
                         net (fo=1, routed)           0.432    23.343    betaCPU/control_unit/M_word_index_q[10]_i_37_n_0
    SLICE_X46Y77         LUT6 (Prop_lut6_I5_O)        0.124    23.467 r  betaCPU/control_unit/M_word_index_q[10]_i_31/O
                         net (fo=1, routed)           0.395    23.862    betaCPU/control_unit/M_word_index_q[10]_i_31_n_0
    SLICE_X45Y77         LUT2 (Prop_lut2_I0_O)        0.124    23.986 r  betaCPU/control_unit/M_word_index_q[10]_i_29/O
                         net (fo=38, routed)          0.313    24.299    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[4]
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    24.423 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_17/O
                         net (fo=2, routed)           0.164    24.587    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_17_n_0
    SLICE_X45Y77         LUT6 (Prop_lut6_I5_O)        0.124    24.711 r  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_10/O
                         net (fo=1, routed)           0.465    25.176    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_10_n_0
    SLICE_X44Y77         LUT6 (Prop_lut6_I3_O)        0.124    25.300 f  betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3/O
                         net (fo=13, routed)          0.442    25.741    betaCPU/control_unit/M_guess_1_letter_1_q[0]_i_3_n_0
    SLICE_X44Y78         LUT4 (Prop_lut4_I2_O)        0.124    25.865 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_29/O
                         net (fo=1, routed)           0.000    25.865    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_2[0]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606    26.471 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[3]
                         net (fo=3, routed)           0.526    26.997    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_4
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.306    27.303 r  betaCPU/game_alu/M_guess_1_letter_1_q[3]_i_8/O
                         net (fo=2, routed)           0.315    27.618    betaCPU/control_unit/M_game_alu_alu[3]
    SLICE_X44Y75         LUT6 (Prop_lut6_I2_O)        0.124    27.742 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_43/O
                         net (fo=1, routed)           0.302    28.044    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_43_n_0
    SLICE_X43Y75         LUT6 (Prop_lut6_I4_O)        0.124    28.168 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_36/O
                         net (fo=1, routed)           0.291    28.460    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_36_n_0
    SLICE_X43Y75         LUT2 (Prop_lut2_I1_O)        0.124    28.584 r  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_20/O
                         net (fo=59, routed)          0.511    29.094    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[1]
    SLICE_X43Y76         LUT6 (Prop_lut6_I4_O)        0.124    29.218 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_39/O
                         net (fo=1, routed)           0.000    29.218    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_39_n_0
    SLICE_X43Y76         MUXF7 (Prop_muxf7_I0_O)      0.212    29.430 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[3]_i_19/O
                         net (fo=1, routed)           0.295    29.725    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[3]_i_19_n_0
    SLICE_X40Y76         LUT6 (Prop_lut6_I0_O)        0.299    30.024 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8/O
                         net (fo=3, routed)           0.500    30.525    betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_8_n_0
    SLICE_X41Y76         LUT6 (Prop_lut6_I0_O)        0.124    30.649 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[3]_i_5/O
                         net (fo=15, routed)          0.486    31.135    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[1]
    SLICE_X44Y78         LUT5 (Prop_lut5_I1_O)        0.124    31.259 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_26/O
                         net (fo=1, routed)           0.000    31.259    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_26_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    31.660 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/CO[3]
                         net (fo=1, routed)           0.000    31.660    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    31.994 f  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/O[1]
                         net (fo=3, routed)           0.461    32.455    betaCPU/game_alu/M_word_index_q_reg[7]_i_7_n_6
    SLICE_X44Y77         LUT2 (Prop_lut2_I0_O)        0.303    32.758 f  betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_15/O
                         net (fo=2, routed)           0.448    33.206    betaCPU/control_unit/M_game_alu_alu[5]
    SLICE_X44Y77         LUT6 (Prop_lut6_I1_O)        0.124    33.330 f  betaCPU/control_unit/M_word_index_q[10]_i_28/O
                         net (fo=1, routed)           0.445    33.776    betaCPU/control_unit/M_word_index_q[10]_i_28_n_0
    SLICE_X43Y77         LUT6 (Prop_lut6_I5_O)        0.124    33.900 f  betaCPU/control_unit/M_word_index_q[10]_i_15/O
                         net (fo=62, routed)          0.571    34.471    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[3]
    SLICE_X40Y77         LUT6 (Prop_lut6_I2_O)        0.124    34.595 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_41__0/O
                         net (fo=1, routed)           0.280    34.874    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_41__0_n_0
    SLICE_X40Y77         LUT6 (Prop_lut6_I5_O)        0.124    34.998 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_21/O
                         net (fo=6, routed)           0.368    35.367    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_21_n_0
    SLICE_X41Y77         LUT6 (Prop_lut6_I0_O)        0.124    35.491 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_9__0/O
                         net (fo=15, routed)          0.452    35.943    betaCPU/control_unit/M_control_unit_regfile_out_b[6]
    SLICE_X43Y79         LUT4 (Prop_lut4_I2_O)        0.124    36.067 r  betaCPU/control_unit/M_word_index_q[7]_i_22/O
                         net (fo=1, routed)           0.438    36.505    betaCPU/control_unit/M_word_index_q[7]_i_22_n_0
    SLICE_X44Y79         LUT5 (Prop_lut5_I4_O)        0.124    36.629 r  betaCPU/control_unit/M_word_index_q[7]_i_19/O
                         net (fo=1, routed)           0.000    36.629    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_0[1]
    SLICE_X44Y79         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    37.027 r  betaCPU/game_alu/M_word_index_q_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    37.027    betaCPU/game_alu/M_word_index_q_reg[7]_i_7_n_0
    SLICE_X44Y80         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    37.340 f  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[3]
                         net (fo=3, routed)           0.489    37.829    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25_0[3]
    SLICE_X43Y80         LUT6 (Prop_lut6_I2_O)        0.306    38.135 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_39/O
                         net (fo=1, routed)           0.306    38.441    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_39_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.565 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25/O
                         net (fo=1, routed)           0.286    38.852    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_25_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I5_O)        0.124    38.976 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_12/O
                         net (fo=1, routed)           0.161    39.137    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_12_n_0
    SLICE_X42Y81         LUT6 (Prop_lut6_I0_O)        0.124    39.261 f  betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_3/O
                         net (fo=47, routed)          0.649    39.909    betaCPU/control_unit/M_guess_1_letter_1_q[5]_i_3_n_0
    SLICE_X42Y82         LUT6 (Prop_lut6_I5_O)        0.124    40.033 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[2]_i_5/O
                         net (fo=15, routed)          0.510    40.543    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13_0[0]
    SLICE_X44Y78         LUT6 (Prop_lut6_I1_O)        0.124    40.667 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_27/O
                         net (fo=1, routed)           0.000    40.667    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_27_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    40.915 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[2]
                         net (fo=3, routed)           0.479    41.394    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_5
    SLICE_X42Y77         LUT2 (Prop_lut2_I0_O)        0.302    41.696 r  betaCPU/game_alu/M_guess_1_letter_1_q[2]_i_6/O
                         net (fo=2, routed)           0.466    42.162    betaCPU/control_unit/M_game_alu_alu[2]
    SLICE_X42Y77         LUT6 (Prop_lut6_I2_O)        0.124    42.286 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_71/O
                         net (fo=1, routed)           0.339    42.625    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_71_n_0
    SLICE_X43Y77         LUT2 (Prop_lut2_I1_O)        0.124    42.749 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_46/O
                         net (fo=32, routed)          0.542    43.291    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[11]_0[0]
    SLICE_X38Y77         MUXF7 (Prop_muxf7_S_O)       0.292    43.583 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[1]_i_8/O
                         net (fo=4, routed)           0.366    43.948    betaCPU/control_unit/M_matrix1_letter_index_dff_q_reg[1]_i_8_n_0
    SLICE_X40Y78         LUT6 (Prop_lut6_I4_O)        0.297    44.245 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[1]_i_4/O
                         net (fo=12, routed)          0.371    44.617    betaCPU/control_unit/regfile_data01_in[1]
    SLICE_X42Y77         LUT5 (Prop_lut5_I2_O)        0.124    44.741 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_40/O
                         net (fo=1, routed)           0.429    45.169    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_40_n_0
    SLICE_X44Y78         LUT5 (Prop_lut5_I4_O)        0.124    45.293 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_28/O
                         net (fo=1, routed)           0.000    45.293    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_3_2[1]
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    45.520 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7/O[1]
                         net (fo=3, routed)           0.466    45.986    betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_7_n_6
    SLICE_X43Y79         LUT2 (Prop_lut2_I0_O)        0.303    46.289 r  betaCPU/game_alu/M_guess_1_letter_1_q[1]_i_8/O
                         net (fo=3, routed)           0.275    46.564    betaCPU/control_unit/M_game_alu_alu[1]
    SLICE_X43Y79         LUT6 (Prop_lut6_I3_O)        0.124    46.688 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49/O
                         net (fo=1, routed)           0.151    46.839    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_49_n_0
    SLICE_X43Y79         LUT6 (Prop_lut6_I1_O)        0.124    46.963 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_24/O
                         net (fo=40, routed)          0.692    47.655    betaCPU/control_unit/M_control_unit_regfile_rb[1]
    SLICE_X43Y80         LUT6 (Prop_lut6_I3_O)        0.124    47.779 r  betaCPU/control_unit/M_word_index_q[8]_i_4/O
                         net (fo=3, routed)           0.177    47.956    betaCPU/control_unit/M_control_unit_regfile_out_b[8]
    SLICE_X43Y80         LUT5 (Prop_lut5_I2_O)        0.124    48.080 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41/O
                         net (fo=1, routed)           0.590    48.671    betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_41_n_0
    SLICE_X44Y80         LUT5 (Prop_lut5_I4_O)        0.124    48.795 r  betaCPU/control_unit/FSM_onehot_M_game_fsm_q[35]_i_37/O
                         net (fo=1, routed)           0.000    48.795    betaCPU/game_alu/M_guess_1_letter_1_q[5]_i_41_0[0]
    SLICE_X44Y80         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    49.219 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q_reg[35]_i_13/O[1]
                         net (fo=4, routed)           0.606    49.825    betaCPU/game_alu/M_stage_q_reg[3]_1[1]
    SLICE_X47Y80         LUT5 (Prop_lut5_I2_O)        0.303    50.128 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_12/O
                         net (fo=1, routed)           0.295    50.423    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_12_n_0
    SLICE_X47Y82         LUT6 (Prop_lut6_I5_O)        0.124    50.547 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4/O
                         net (fo=1, routed)           0.304    50.851    betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_4_n_0
    SLICE_X47Y81         LUT6 (Prop_lut6_I0_O)        0.124    50.975 r  betaCPU/game_alu/FSM_onehot_M_game_fsm_q[35]_i_2/O
                         net (fo=23, routed)          0.845    51.820    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[27]_0
    SLICE_X45Y86         LUT6 (Prop_lut6_I4_O)        0.124    51.944 f  betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_7_comp/O
                         net (fo=2, routed)           0.736    52.680    betaCPU/control_unit/M_guess_2_letter_1_q[6]_i_7_n_0
    SLICE_X39Y85         LUT6 (Prop_lut6_I3_O)        0.124    52.804 r  betaCPU/control_unit/M_temp_guess_g_letter_i_q[6]_i_2_comp/O
                         net (fo=5, routed)           0.839    53.642    betaCPU/control_unit/M_temp_guess_g_letter_i_q[6]_i_2_n_0
    SLICE_X41Y84         LUT5 (Prop_lut5_I2_O)        0.124    53.766 r  betaCPU/control_unit/M_temp_guess_g_letter_i_q[6]_i_1/O
                         net (fo=7, routed)           0.475    54.241    betaCPU/r/M_temp_guess_g_letter_i_q_reg[6]_1[0]
    SLICE_X43Y85         FDRE                                         r  betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.432    14.836    betaCPU/r/clk_IBUF_BUFG
    SLICE_X43Y85         FDRE                                         r  betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]/C
                         clock pessimism              0.258    15.094    
                         clock uncertainty           -0.035    15.059    
    SLICE_X43Y85         FDRE (Setup_fdre_C_CE)      -0.205    14.854    betaCPU/r/M_temp_guess_g_letter_i_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -54.241    
  -------------------------------------------------------------------
                         slack                                -39.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 betaCPU/random_number_generator/M_x_q_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/random_number_generator/M_w_q_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.186ns (33.830%)  route 0.364ns (66.170%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.564     1.508    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X53Y94         FDSE                                         r  betaCPU/random_number_generator/M_x_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDSE (Prop_fdse_C_Q)         0.141     1.649 r  betaCPU/random_number_generator/M_x_q_reg[5]/Q
                         net (fo=3, routed)           0.364     2.013    betaCPU/random_number_generator/M_x_q[5]
    SLICE_X57Y100        LUT5 (Prop_lut5_I1_O)        0.045     2.058 r  betaCPU/random_number_generator/M_w_q[8]_i_1/O
                         net (fo=1, routed)           0.000     2.058    betaCPU/random_number_generator/M_w_q[8]_i_1_n_0
    SLICE_X57Y100        FDSE                                         r  betaCPU/random_number_generator/M_w_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.920     2.110    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X57Y100        FDSE                                         r  betaCPU/random_number_generator/M_w_q_reg[8]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X57Y100        FDSE (Hold_fdse_C_D)         0.091     1.950    betaCPU/random_number_generator/M_w_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.950    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 betaCPU/random_number_generator/M_y_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/random_number_generator/M_x_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.536%)  route 0.056ns (28.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.647     1.591    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X57Y102        FDSE                                         r  betaCPU/random_number_generator/M_y_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y102        FDSE (Prop_fdse_C_Q)         0.141     1.732 r  betaCPU/random_number_generator/M_y_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.788    betaCPU/random_number_generator/M_y_q[0]
    SLICE_X56Y102        FDRE                                         r  betaCPU/random_number_generator/M_x_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.920     2.110    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X56Y102        FDRE                                         r  betaCPU/random_number_generator/M_x_q_reg[0]/C
                         clock pessimism             -0.506     1.604    
    SLICE_X56Y102        FDRE (Hold_fdre_C_D)         0.075     1.679    betaCPU/random_number_generator/M_x_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 betaCPU/random_number_generator/M_x_q_reg[22]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/random_number_generator/M_w_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.209ns (49.805%)  route 0.211ns (50.195%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.647     1.591    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X56Y102        FDSE                                         r  betaCPU/random_number_generator/M_x_q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y102        FDSE (Prop_fdse_C_Q)         0.164     1.755 r  betaCPU/random_number_generator/M_x_q_reg[22]/Q
                         net (fo=2, routed)           0.211     1.966    betaCPU/random_number_generator/M_x_q[22]
    SLICE_X56Y97         LUT6 (Prop_lut6_I0_O)        0.045     2.011 r  betaCPU/random_number_generator/M_w_q[14]_i_1/O
                         net (fo=1, routed)           0.000     2.011    betaCPU/random_number_generator/M_w_q[14]_i_1_n_0
    SLICE_X56Y97         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.835     2.025    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X56Y97         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[14]/C
                         clock pessimism             -0.251     1.775    
    SLICE_X56Y97         FDRE (Hold_fdre_C_D)         0.121     1.896    betaCPU/random_number_generator/M_w_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.011    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 led_writer/M_bit_ctr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_writer/M_bit_ctr_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.189ns (65.556%)  route 0.099ns (34.444%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.561     1.505    led_writer/clk_IBUF_BUFG
    SLICE_X35Y97         FDRE                                         r  led_writer/M_bit_ctr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y97         FDRE (Prop_fdre_C_Q)         0.141     1.646 r  led_writer/M_bit_ctr_q_reg[1]/Q
                         net (fo=6, routed)           0.099     1.745    led_writer/M_bit_ctr_q[1]
    SLICE_X34Y97         LUT3 (Prop_lut3_I1_O)        0.048     1.793 r  led_writer/M_bit_ctr_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.793    led_writer/M_bit_ctr_q[2]_i_1_n_0
    SLICE_X34Y97         FDRE                                         r  led_writer/M_bit_ctr_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.829     2.019    led_writer/clk_IBUF_BUFG
    SLICE_X34Y97         FDRE                                         r  led_writer/M_bit_ctr_q_reg[2]/C
                         clock pessimism             -0.502     1.518    
    SLICE_X34Y97         FDRE (Hold_fdre_C_D)         0.131     1.649    led_writer/M_bit_ctr_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 betaCPU/random_number_generator/M_y_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/random_number_generator/M_x_q_reg[29]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.499%)  route 0.113ns (44.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.565     1.509    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X55Y98         FDRE                                         r  betaCPU/random_number_generator/M_y_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  betaCPU/random_number_generator/M_y_q_reg[29]/Q
                         net (fo=1, routed)           0.113     1.763    betaCPU/random_number_generator/M_y_q[29]
    SLICE_X57Y97         FDSE                                         r  betaCPU/random_number_generator/M_x_q_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.835     2.025    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X57Y97         FDSE                                         r  betaCPU/random_number_generator/M_x_q_reg[29]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X57Y97         FDSE (Hold_fdse_C_D)         0.066     1.612    betaCPU/random_number_generator/M_x_q_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 betaCPU/random_number_generator/M_x_q_reg[20]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/random_number_generator/M_w_q_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.566     1.510    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X57Y94         FDSE                                         r  betaCPU/random_number_generator/M_x_q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDSE (Prop_fdse_C_Q)         0.141     1.651 r  betaCPU/random_number_generator/M_x_q_reg[20]/Q
                         net (fo=4, routed)           0.099     1.750    betaCPU/random_number_generator/M_x_q[20]
    SLICE_X56Y94         LUT6 (Prop_lut6_I1_O)        0.045     1.795 r  betaCPU/random_number_generator/M_w_q[23]_i_1/O
                         net (fo=1, routed)           0.000     1.795    betaCPU/random_number_generator/M_w_q[23]_i_1_n_0
    SLICE_X56Y94         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.834     2.024    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X56Y94         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[23]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y94         FDRE (Hold_fdre_C_D)         0.120     1.643    betaCPU/random_number_generator/M_w_q_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 betaCPU/random_number_generator/M_x_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/random_number_generator/M_w_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.186ns (69.483%)  route 0.082ns (30.517%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.593     1.537    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X59Y97         FDRE                                         r  betaCPU/random_number_generator/M_x_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y97         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  betaCPU/random_number_generator/M_x_q_reg[7]/Q
                         net (fo=3, routed)           0.082     1.759    betaCPU/random_number_generator/M_x_q[7]
    SLICE_X58Y97         LUT6 (Prop_lut6_I1_O)        0.045     1.804 r  betaCPU/random_number_generator/M_w_q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.804    betaCPU/random_number_generator/M_w_q[10]_i_1_n_0
    SLICE_X58Y97         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.863     2.052    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X58Y97         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[10]/C
                         clock pessimism             -0.503     1.550    
    SLICE_X58Y97         FDRE (Hold_fdre_C_D)         0.092     1.642    betaCPU/random_number_generator/M_w_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 betaCPU/random_number_generator/M_w_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/random_number_generator/M_w_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.647     1.591    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X57Y101        FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.141     1.732 r  betaCPU/random_number_generator/M_w_q_reg[19]/Q
                         net (fo=3, routed)           0.110     1.843    betaCPU/random_number_generator/M_w_q_reg_n_0_[19]
    SLICE_X56Y101        LUT5 (Prop_lut5_I2_O)        0.045     1.888 r  betaCPU/random_number_generator/M_w_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.888    betaCPU/random_number_generator/M_w_q[0]_i_1_n_0
    SLICE_X56Y101        FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.920     2.110    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X56Y101        FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[0]/C
                         clock pessimism             -0.506     1.604    
    SLICE_X56Y101        FDRE (Hold_fdre_C_D)         0.120     1.724    betaCPU/random_number_generator/M_w_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 betaCPU/random_number_generator/M_x_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/random_number_generator/M_w_q_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.566     1.510    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X57Y93         FDRE                                         r  betaCPU/random_number_generator/M_x_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y93         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  betaCPU/random_number_generator/M_x_q_reg[17]/Q
                         net (fo=4, routed)           0.111     1.762    betaCPU/random_number_generator/M_x_q[17]
    SLICE_X56Y93         LUT5 (Prop_lut5_I4_O)        0.045     1.807 r  betaCPU/random_number_generator/M_w_q[17]_i_1/O
                         net (fo=1, routed)           0.000     1.807    betaCPU/random_number_generator/M_w_q[17]_i_1_n_0
    SLICE_X56Y93         FDSE                                         r  betaCPU/random_number_generator/M_w_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.834     2.024    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X56Y93         FDSE                                         r  betaCPU/random_number_generator/M_w_q_reg[17]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X56Y93         FDSE (Hold_fdse_C_D)         0.120     1.643    betaCPU/random_number_generator/M_w_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 betaCPU/random_number_generator/M_x_q_reg[13]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            betaCPU/random_number_generator/M_w_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.515%)  route 0.137ns (42.485%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.565     1.509    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X55Y97         FDSE                                         r  betaCPU/random_number_generator/M_x_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDSE (Prop_fdse_C_Q)         0.141     1.650 r  betaCPU/random_number_generator/M_x_q_reg[13]/Q
                         net (fo=4, routed)           0.137     1.787    betaCPU/random_number_generator/M_x_q[13]
    SLICE_X56Y97         LUT4 (Prop_lut4_I1_O)        0.045     1.832 r  betaCPU/random_number_generator/M_w_q[24]_i_1/O
                         net (fo=1, routed)           0.000     1.832    betaCPU/random_number_generator/M_w_q[24]_i_1_n_0
    SLICE_X56Y97         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.835     2.025    betaCPU/random_number_generator/clk_IBUF_BUFG
    SLICE_X56Y97         FDRE                                         r  betaCPU/random_number_generator/M_w_q_reg[24]/C
                         clock pessimism             -0.480     1.546    
    SLICE_X56Y97         FDRE (Hold_fdre_C_D)         0.121     1.667    betaCPU/random_number_generator/M_w_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.667    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.165    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y73   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y73   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y73   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X42Y73   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X44Y71   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y71   betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y73   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y73   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y73   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y73   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y73   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y73   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y73   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y73   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y74   betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.686ns  (logic 5.728ns (25.249%)  route 16.958ns (74.751%))
  Logic Levels:           13  (LUT5=3 LUT6=9 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.617     5.201    keyboard_controller/z_/button_cond/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456     5.657 f  keyboard_controller/z_/button_cond/M_ctr_q_reg[0]/Q
                         net (fo=2, routed)           0.823     6.480    keyboard_controller/z_/button_cond/M_ctr_q_reg[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I0_O)        0.124     6.604 r  keyboard_controller/z_/button_cond/M_ctr_q[0]_i_6__23/O
                         net (fo=1, routed)           0.825     7.429    keyboard_controller/z_/button_cond/M_ctr_q[0]_i_6__23_n_0
    SLICE_X62Y83         LUT6 (Prop_lut6_I4_O)        0.124     7.553 r  keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22/O
                         net (fo=25, routed)          0.723     8.276    keyboard_controller/z_/button_cond/M_ctr_q[0]_i_2__22_n_0
    SLICE_X59Y83         LUT6 (Prop_lut6_I0_O)        0.124     8.400 f  keyboard_controller/z_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_10/O
                         net (fo=2, routed)           1.257     9.657    keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q_reg[44]_2
    SLICE_X53Y79         LUT5 (Prop_lut5_I4_O)        0.124     9.781 f  keyboard_controller/q_/button_cond/FSM_onehot_M_game_fsm_q[44]_i_2/O
                         net (fo=5, routed)           0.650    10.431    keyboard_controller/f_/L_edge/M_temp_coloured_letter_q_reg[4]_2
    SLICE_X53Y78         LUT6 (Prop_lut6_I3_O)        0.124    10.555 f  keyboard_controller/f_/L_edge/M_guess_1_letter_1_q[6]_i_19/O
                         net (fo=24, routed)          0.524    11.079    betaCPU/control_unit/M_guess_4_letter_2_q_reg[6]
    SLICE_X52Y78         LUT6 (Prop_lut6_I1_O)        0.124    11.203 f  betaCPU/control_unit/g0_b0_i_47/O
                         net (fo=41, routed)          0.594    11.797    betaCPU/control_unit/FSM_onehot_M_game_fsm_q_reg[37]_0[1]
    SLICE_X51Y78         LUT6 (Prop_lut6_I5_O)        0.124    11.921 f  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_59/O
                         net (fo=17, routed)          1.928    13.849    betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_59_n_0
    SLICE_X47Y85         LUT5 (Prop_lut5_I0_O)        0.124    13.973 r  betaCPU/control_unit/M_matrix1_letter_index_dff_q[6]_i_37/O
                         net (fo=26, routed)          2.803    16.776    betaCPU/control_unit/M_control_unit_regfile_out_a[3]
    SLICE_X42Y88         LUT6 (Prop_lut6_I4_O)        0.124    16.900 r  betaCPU/control_unit/led_strip_OBUF_inst_i_7/O
                         net (fo=1, routed)           0.937    17.838    betaCPU/control_unit/led_strip_OBUF_inst_i_7_n_0
    SLICE_X42Y89         LUT6 (Prop_lut6_I3_O)        0.124    17.962 r  betaCPU/control_unit/led_strip_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.969    18.931    led_writer/led_strip_OBUF_inst_i_1_0
    SLICE_X34Y97         LUT5 (Prop_lut5_I0_O)        0.150    19.081 r  led_writer/led_strip_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.594    19.675    led_writer/led_strip_OBUF_inst_i_2_n_0
    SLICE_X34Y98         LUT6 (Prop_lut6_I1_O)        0.348    20.023 r  led_writer/led_strip_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.331    24.353    led_strip_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.534    27.887 r  led_strip_OBUF_inst/O
                         net (fo=0)                   0.000    27.887    led_strip
    P1                                                                r  led_strip (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/M_matrix3_letter_index_dff_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.208ns  (logic 5.741ns (33.363%)  route 11.467ns (66.637%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.541     5.125    betaCPU/bottom_matrix_control/clk_IBUF_BUFG
    SLICE_X45Y71         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix3_letter_index_dff_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y71         FDRE (Prop_fdre_C_Q)         0.456     5.581 r  betaCPU/bottom_matrix_control/M_matrix3_letter_index_dff_q_reg[2]/Q
                         net (fo=15, routed)          1.626     7.207    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_state_q_reg_inv_1[2]
    SLICE_X56Y64         LUT6 (Prop_lut6_I5_O)        0.124     7.331 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_26/O
                         net (fo=1, routed)           0.000     7.331    betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_26_n_0
    SLICE_X56Y64         MUXF7 (Prop_muxf7_I1_O)      0.214     7.545 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.894     8.439    betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_16_n_0
    SLICE_X58Y64         LUT6 (Prop_lut6_I3_O)        0.297     8.736 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_9/O
                         net (fo=3, routed)           0.658     9.395    betaCPU/bottom_matrix_control/matrix3/matrix_writer_n_5
    SLICE_X57Y63         LUT5 (Prop_lut5_I4_O)        0.124     9.519 r  betaCPU/bottom_matrix_control/matrix3/out_bottom_matrix3_OBUF_inst_i_12/O
                         net (fo=3, routed)           0.749    10.267    betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_3_0
    SLICE_X59Y63         LUT3 (Prop_lut3_I2_O)        0.153    10.420 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.812    11.232    betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_8_n_0
    SLICE_X59Y64         LUT5 (Prop_lut5_I4_O)        0.327    11.559 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.949    12.508    betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_4_n_0
    SLICE_X63Y65         LUT5 (Prop_lut5_I4_O)        0.152    12.660 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.817    13.477    betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_2_n_0
    SLICE_X61Y65         LUT6 (Prop_lut6_I0_O)        0.326    13.803 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.962    18.765    out_bottom_matrix3_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.568    22.333 r  out_bottom_matrix3_OBUF_inst/O
                         net (fo=0)                   0.000    22.333    out_bottom_matrix3
    R11                                                               r  out_bottom_matrix3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/top_matrix_control/M_matrix3_letter_index_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.661ns  (logic 5.601ns (35.765%)  route 10.060ns (64.235%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.541     5.125    betaCPU/top_matrix_control/clk_IBUF_BUFG
    SLICE_X46Y71         FDRE                                         r  betaCPU/top_matrix_control/M_matrix3_letter_index_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.518     5.643 r  betaCPU/top_matrix_control/M_matrix3_letter_index_dff_q_reg[1]/Q
                         net (fo=15, routed)          1.757     7.400    betaCPU/top_matrix_control/matrix3/matrix_writer/M_state_q_reg_inv_1[1]
    SLICE_X51Y64         LUT6 (Prop_lut6_I0_O)        0.124     7.524 r  betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_31/O
                         net (fo=1, routed)           0.800     8.324    betaCPU/top_matrix_control/matrix3/matrix_writer_n_4
    SLICE_X51Y62         LUT3 (Prop_lut3_I1_O)        0.150     8.474 r  betaCPU/top_matrix_control/matrix3/out_top_matrix3_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.848     9.321    betaCPU/top_matrix_control/matrix3/out_top_matrix3_OBUF_inst_i_19_n_0
    SLICE_X50Y62         LUT5 (Prop_lut5_I0_O)        0.332     9.653 r  betaCPU/top_matrix_control/matrix3/out_top_matrix3_OBUF_inst_i_12/O
                         net (fo=3, routed)           1.018    10.671    betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_3_0
    SLICE_X48Y62         LUT3 (Prop_lut3_I2_O)        0.152    10.823 r  betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.436    11.260    betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_8_n_0
    SLICE_X48Y62         LUT5 (Prop_lut5_I4_O)        0.326    11.586 r  betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.656    12.242    betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_4_n_0
    SLICE_X44Y62         LUT5 (Prop_lut5_I4_O)        0.118    12.360 r  betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.441    12.800    betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_2_n_0
    SLICE_X44Y62         LUT6 (Prop_lut6_I0_O)        0.326    13.126 r  betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.104    17.231    out_top_matrix3_OBUF
    T13                  OBUF (Prop_obuf_I_O)         3.555    20.786 r  out_top_matrix3_OBUF_inst/O
                         net (fo=0)                   0.000    20.786    out_top_matrix3
    T13                                                               r  out_top_matrix3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/top_matrix_control/M_matrix2_letter_index_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.640ns  (logic 5.739ns (36.692%)  route 9.901ns (63.308%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.533     5.117    betaCPU/top_matrix_control/clk_IBUF_BUFG
    SLICE_X39Y74         FDRE                                         r  betaCPU/top_matrix_control/M_matrix2_letter_index_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y74         FDRE (Prop_fdre_C_Q)         0.456     5.573 r  betaCPU/top_matrix_control/M_matrix2_letter_index_dff_q_reg[1]/Q
                         net (fo=15, routed)          1.614     7.188    betaCPU/top_matrix_control/matrix2/matrix_writer/M_state_q_reg_inv_1[1]
    SLICE_X34Y78         LUT6 (Prop_lut6_I5_O)        0.124     7.312 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_25/O
                         net (fo=1, routed)           0.000     7.312    betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_25_n_0
    SLICE_X34Y78         MUXF7 (Prop_muxf7_I0_O)      0.241     7.553 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_16/O
                         net (fo=1, routed)           0.809     8.362    betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_16_n_0
    SLICE_X32Y78         LUT6 (Prop_lut6_I3_O)        0.298     8.660 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_9/O
                         net (fo=3, routed)           0.563     9.222    betaCPU/top_matrix_control/matrix2/matrix_writer_n_5
    SLICE_X33Y80         LUT5 (Prop_lut5_I4_O)        0.124     9.346 r  betaCPU/top_matrix_control/matrix2/out_top_matrix2_OBUF_inst_i_12/O
                         net (fo=3, routed)           0.896    10.242    betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_3_0
    SLICE_X32Y80         LUT3 (Prop_lut3_I2_O)        0.152    10.394 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.441    10.835    betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_8_n_0
    SLICE_X32Y80         LUT5 (Prop_lut5_I4_O)        0.326    11.161 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.773    11.934    betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_4_n_0
    SLICE_X30Y82         LUT5 (Prop_lut5_I4_O)        0.116    12.050 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.452    12.502    betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_2_n_0
    SLICE_X30Y82         LUT6 (Prop_lut6_I0_O)        0.328    12.830 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.353    17.183    out_top_matrix2_OBUF
    N11                  OBUF (Prop_obuf_I_O)         3.574    20.757 r  out_top_matrix2_OBUF_inst/O
                         net (fo=0)                   0.000    20.757    out_top_matrix2
    N11                                                               r  out_top_matrix2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.530ns  (logic 5.349ns (34.440%)  route 10.182ns (65.560%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.536     5.120    betaCPU/bottom_matrix_control/clk_IBUF_BUFG
    SLICE_X42Y73         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDRE (Prop_fdre_C_Q)         0.518     5.638 r  betaCPU/bottom_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/Q
                         net (fo=15, routed)          2.287     7.925    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv_1[1]
    SLICE_X34Y88         LUT6 (Prop_lut6_I5_O)        0.124     8.049 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_22/O
                         net (fo=1, routed)           0.000     8.049    betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_22_n_0
    SLICE_X34Y88         MUXF7 (Prop_muxf7_I1_O)      0.214     8.263 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_14/O
                         net (fo=1, routed)           0.661     8.924    betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_14_n_0
    SLICE_X35Y88         LUT6 (Prop_lut6_I0_O)        0.297     9.221 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_9/O
                         net (fo=3, routed)           0.815    10.036    betaCPU/bottom_matrix_control/matrix1/matrix_writer_n_5
    SLICE_X35Y89         LUT5 (Prop_lut5_I4_O)        0.124    10.160 r  betaCPU/bottom_matrix_control/matrix1/out_bottom_matrix1_OBUF_inst_i_12/O
                         net (fo=3, routed)           0.816    10.976    betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_3_0
    SLICE_X33Y89         LUT3 (Prop_lut3_I2_O)        0.124    11.100 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.433    11.534    betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_8_n_0
    SLICE_X33Y89         LUT5 (Prop_lut5_I4_O)        0.124    11.658 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.574    12.232    betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_4_n_0
    SLICE_X32Y90         LUT5 (Prop_lut5_I4_O)        0.124    12.356 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.161    12.517    betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_2_n_0
    SLICE_X32Y90         LUT6 (Prop_lut6_I0_O)        0.124    12.641 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.434    17.075    out_bottom_matrix1_OBUF
    P13                  OBUF (Prop_obuf_I_O)         3.576    20.650 r  out_bottom_matrix1_OBUF_inst/O
                         net (fo=0)                   0.000    20.650    out_bottom_matrix1
    P13                                                               r  out_bottom_matrix1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/top_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.520ns  (logic 5.563ns (35.842%)  route 9.957ns (64.158%))
  Logic Levels:           8  (LUT3=2 LUT5=3 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.536     5.120    betaCPU/top_matrix_control/clk_IBUF_BUFG
    SLICE_X39Y72         FDRE                                         r  betaCPU/top_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.456     5.576 r  betaCPU/top_matrix_control/M_matrix1_letter_index_dff_q_reg[1]/Q
                         net (fo=15, routed)          1.456     7.032    betaCPU/top_matrix_control/matrix1/matrix_writer/M_state_q_reg_inv_1[1]
    SLICE_X44Y66         LUT6 (Prop_lut6_I0_O)        0.124     7.156 r  betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_31/O
                         net (fo=1, routed)           0.805     7.960    betaCPU/top_matrix_control/matrix1/matrix_writer_n_4
    SLICE_X43Y66         LUT3 (Prop_lut3_I1_O)        0.154     8.114 r  betaCPU/top_matrix_control/matrix1/out_top_matrix1_OBUF_inst_i_19/O
                         net (fo=1, routed)           0.962     9.076    betaCPU/top_matrix_control/matrix1/out_top_matrix1_OBUF_inst_i_19_n_0
    SLICE_X40Y66         LUT5 (Prop_lut5_I0_O)        0.327     9.403 r  betaCPU/top_matrix_control/matrix1/out_top_matrix1_OBUF_inst_i_12/O
                         net (fo=3, routed)           0.572     9.975    betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_3_0
    SLICE_X40Y63         LUT3 (Prop_lut3_I2_O)        0.120    10.095 r  betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.664    10.759    betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_8_n_0
    SLICE_X39Y63         LUT5 (Prop_lut5_I4_O)        0.327    11.086 r  betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.640    11.726    betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_4_n_0
    SLICE_X37Y63         LUT5 (Prop_lut5_I4_O)        0.150    11.876 r  betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433    12.309    betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_2_n_0
    SLICE_X37Y63         LUT6 (Prop_lut6_I0_O)        0.326    12.635 r  betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_1/O
                         net (fo=1, routed)           4.426    17.061    out_top_matrix1_OBUF
    R7                   OBUF (Prop_obuf_I_O)         3.579    20.640 r  out_top_matrix1_OBUF_inst/O
                         net (fo=0)                   0.000    20.640    out_top_matrix1
    R7                                                                r  out_top_matrix1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/M_matrix4_letter_index_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.077ns  (logic 5.757ns (38.183%)  route 9.320ns (61.817%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.540     5.124    betaCPU/bottom_matrix_control/clk_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix4_letter_index_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.518     5.642 r  betaCPU/bottom_matrix_control/M_matrix4_letter_index_dff_q_reg[1]/Q
                         net (fo=15, routed)          1.649     7.291    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_state_q_reg_inv_1[1]
    SLICE_X41Y68         LUT6 (Prop_lut6_I5_O)        0.124     7.415 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_28/O
                         net (fo=1, routed)           0.000     7.415    betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_28_n_0
    SLICE_X41Y68         MUXF7 (Prop_muxf7_I1_O)      0.217     7.632 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.661     8.293    betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_17_n_0
    SLICE_X40Y68         LUT6 (Prop_lut6_I5_O)        0.299     8.592 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_9/O
                         net (fo=3, routed)           1.043     9.635    betaCPU/bottom_matrix_control/matrix4/matrix_writer_n_5
    SLICE_X40Y67         LUT5 (Prop_lut5_I4_O)        0.124     9.759 r  betaCPU/bottom_matrix_control/matrix4/out_bottom_matrix4_OBUF_inst_i_12/O
                         net (fo=3, routed)           0.597    10.356    betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_3_0
    SLICE_X41Y67         LUT3 (Prop_lut3_I2_O)        0.150    10.506 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.822    11.329    betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_8_n_0
    SLICE_X42Y67         LUT5 (Prop_lut5_I4_O)        0.326    11.655 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.835    12.489    betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_4_n_0
    SLICE_X42Y69         LUT5 (Prop_lut5_I4_O)        0.148    12.637 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.452    13.090    betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_2_n_0
    SLICE_X42Y69         LUT6 (Prop_lut6_I0_O)        0.328    13.418 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.261    16.679    out_bottom_matrix4_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.523    20.201 r  out_bottom_matrix4_OBUF_inst/O
                         net (fo=0)                   0.000    20.201    out_bottom_matrix4
    N3                                                                r  out_bottom_matrix4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/top_matrix_control/M_matrix4_letter_index_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix4
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.770ns  (logic 5.776ns (39.105%)  route 8.994ns (60.895%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.537     5.121    betaCPU/top_matrix_control/clk_IBUF_BUFG
    SLICE_X43Y72         FDRE                                         r  betaCPU/top_matrix_control/M_matrix4_letter_index_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDRE (Prop_fdre_C_Q)         0.456     5.577 r  betaCPU/top_matrix_control/M_matrix4_letter_index_dff_q_reg[0]/Q
                         net (fo=15, routed)          1.393     6.970    betaCPU/top_matrix_control/matrix4/matrix_writer/M_state_q_reg_inv_1[0]
    SLICE_X38Y69         LUT6 (Prop_lut6_I4_O)        0.124     7.094 r  betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_27/O
                         net (fo=1, routed)           0.000     7.094    betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_27_n_0
    SLICE_X38Y69         MUXF7 (Prop_muxf7_I0_O)      0.241     7.335 r  betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.651     7.986    betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_17_n_0
    SLICE_X37Y69         LUT6 (Prop_lut6_I5_O)        0.298     8.284 r  betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_9/O
                         net (fo=3, routed)           0.443     8.727    betaCPU/top_matrix_control/matrix4/matrix_writer_n_5
    SLICE_X36Y68         LUT5 (Prop_lut5_I4_O)        0.124     8.851 r  betaCPU/top_matrix_control/matrix4/out_top_matrix4_OBUF_inst_i_12/O
                         net (fo=3, routed)           1.017     9.868    betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_3_0
    SLICE_X35Y68         LUT3 (Prop_lut3_I2_O)        0.152    10.020 r  betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.266    10.286    betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_8_n_0
    SLICE_X35Y68         LUT5 (Prop_lut5_I4_O)        0.332    10.618 r  betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.806    11.424    betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_4_n_0
    SLICE_X35Y67         LUT5 (Prop_lut5_I4_O)        0.152    11.576 r  betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.436    12.012    betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_2_n_0
    SLICE_X35Y67         LUT6 (Prop_lut6_I0_O)        0.326    12.338 r  betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.982    16.320    out_top_matrix4_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.571    19.891 r  out_top_matrix4_OBUF_inst/O
                         net (fo=0)                   0.000    19.891    out_top_matrix4
    R12                                                               r  out_top_matrix4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.177ns  (logic 5.741ns (40.498%)  route 8.436ns (59.502%))
  Logic Levels:           9  (LUT3=1 LUT5=3 LUT6=3 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.540     5.124    betaCPU/bottom_matrix_control/clk_IBUF_BUFG
    SLICE_X43Y71         FDRE                                         r  betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.456     5.580 r  betaCPU/bottom_matrix_control/M_matrix2_letter_index_dff_q_reg[1]/Q
                         net (fo=15, routed)          1.925     7.505    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_state_q_reg_inv_1[1]
    SLICE_X52Y65         LUT6 (Prop_lut6_I5_O)        0.124     7.629 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_28/O
                         net (fo=1, routed)           0.000     7.629    betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_28_n_0
    SLICE_X52Y65         MUXF7 (Prop_muxf7_I1_O)      0.247     7.876 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_17/O
                         net (fo=1, routed)           0.287     8.162    betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_17_n_0
    SLICE_X51Y65         LUT6 (Prop_lut6_I5_O)        0.298     8.460 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_9/O
                         net (fo=3, routed)           0.984     9.444    betaCPU/bottom_matrix_control/matrix2/matrix_writer_n_5
    SLICE_X50Y66         LUT5 (Prop_lut5_I4_O)        0.124     9.568 r  betaCPU/bottom_matrix_control/matrix2/out_bottom_matrix2_OBUF_inst_i_12/O
                         net (fo=3, routed)           0.836    10.404    betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_3_0
    SLICE_X49Y66         LUT3 (Prop_lut3_I2_O)        0.152    10.556 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_8/O
                         net (fo=1, routed)           0.472    11.029    betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_8_n_0
    SLICE_X49Y65         LUT5 (Prop_lut5_I4_O)        0.326    11.355 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.775    12.130    betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_4_n_0
    SLICE_X49Y63         LUT5 (Prop_lut5_I4_O)        0.150    12.280 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433    12.713    betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_2_n_0
    SLICE_X49Y63         LUT6 (Prop_lut6_I0_O)        0.326    13.039 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.723    15.763    out_bottom_matrix2_OBUF
    M2                   OBUF (Prop_obuf_I_O)         3.538    19.301 r  out_bottom_matrix2_OBUF_inst/O
                         net (fo=0)                   0.000    19.301    out_bottom_matrix2
    M2                                                                r  out_bottom_matrix2 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.465ns (60.816%)  route 0.944ns (39.184%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.560     1.504    betaCPU/bottom_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X49Y63         FDRE                                         r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.128     1.632 f  betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[6]/Q
                         net (fo=4, routed)           0.115     1.746    betaCPU/bottom_matrix_control/matrix2/matrix_writer/M_ctr_q[6]
    SLICE_X49Y63         LUT6 (Prop_lut6_I2_O)        0.098     1.844 r  betaCPU/bottom_matrix_control/matrix2/matrix_writer/out_bottom_matrix2_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.829     2.674    out_bottom_matrix2_OBUF
    M2                   OBUF (Prop_obuf_I_O)         1.239     3.913 r  out_bottom_matrix2_OBUF_inst/O
                         net (fo=0)                   0.000     3.913    out_bottom_matrix2
    M2                                                                r  out_bottom_matrix2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.684ns  (logic 1.471ns (54.800%)  route 1.213ns (45.200%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.553     1.497    betaCPU/bottom_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X42Y69         FDRE                                         r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y69         FDRE (Prop_fdre_C_Q)         0.148     1.645 f  betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/Q
                         net (fo=4, routed)           0.122     1.767    betaCPU/bottom_matrix_control/matrix4/matrix_writer/M_ctr_q[6]
    SLICE_X42Y69         LUT6 (Prop_lut6_I2_O)        0.099     1.866 r  betaCPU/bottom_matrix_control/matrix4/matrix_writer/out_bottom_matrix4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.091     2.957    out_bottom_matrix4_OBUF
    N3                   OBUF (Prop_obuf_I_O)         1.224     4.181 r  out_bottom_matrix4_OBUF_inst/O
                         net (fo=0)                   0.000     4.181    out_bottom_matrix4
    N3                                                                r  out_bottom_matrix4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix4
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.983ns  (logic 1.497ns (50.198%)  route 1.486ns (49.802%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.554     1.498    betaCPU/top_matrix_control/matrix4/matrix_writer/clk_IBUF_BUFG
    SLICE_X35Y67         FDRE                                         r  betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y67         FDRE (Prop_fdre_C_Q)         0.128     1.626 f  betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q_reg[6]/Q
                         net (fo=4, routed)           0.101     1.727    betaCPU/top_matrix_control/matrix4/matrix_writer/M_ctr_q[6]
    SLICE_X35Y67         LUT6 (Prop_lut6_I2_O)        0.098     1.825 r  betaCPU/top_matrix_control/matrix4/matrix_writer/out_top_matrix4_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.384     3.209    out_top_matrix4_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.271     4.481 r  out_top_matrix4_OBUF_inst/O
                         net (fo=0)                   0.000     4.481    out_top_matrix4
    R12                                                               r  out_top_matrix4 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/top_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.096ns  (logic 1.482ns (47.861%)  route 1.614ns (52.139%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.559     1.503    betaCPU/top_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X44Y62         FDRE                                         r  betaCPU/top_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y62         FDRE (Prop_fdre_C_Q)         0.128     1.631 f  betaCPU/top_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[6]/Q
                         net (fo=4, routed)           0.123     1.753    betaCPU/top_matrix_control/matrix3/matrix_writer/M_ctr_q[6]
    SLICE_X44Y62         LUT6 (Prop_lut6_I2_O)        0.098     1.851 r  betaCPU/top_matrix_control/matrix3/matrix_writer/out_top_matrix3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.491     3.343    out_top_matrix3_OBUF
    T13                  OBUF (Prop_obuf_I_O)         1.256     4.599 r  out_top_matrix3_OBUF_inst/O
                         net (fo=0)                   0.000     4.599    out_top_matrix3
    T13                                                               r  out_top_matrix3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_writer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_strip
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.141ns  (logic 1.481ns (47.138%)  route 1.661ns (52.862%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.561     1.505    led_writer/clk_IBUF_BUFG
    SLICE_X34Y98         FDRE                                         r  led_writer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y98         FDRE (Prop_fdre_C_Q)         0.148     1.653 f  led_writer/M_ctr_q_reg[6]/Q
                         net (fo=3, routed)           0.087     1.740    led_writer/M_ctr_q[6]
    SLICE_X34Y98         LUT6 (Prop_lut6_I5_O)        0.098     1.838 r  led_writer/led_strip_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.574     3.411    led_strip_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.235     4.646 r  led_strip_OBUF_inst/O
                         net (fo=0)                   0.000     4.646    led_strip
    P1                                                                r  led_strip (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/top_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.201ns  (logic 1.505ns (47.020%)  route 1.696ns (52.980%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.557     1.501    betaCPU/top_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X37Y63         FDRE                                         r  betaCPU/top_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y63         FDRE (Prop_fdre_C_Q)         0.128     1.629 f  betaCPU/top_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[6]/Q
                         net (fo=4, routed)           0.115     1.743    betaCPU/top_matrix_control/matrix1/matrix_writer/M_ctr_q[6]
    SLICE_X37Y63         LUT6 (Prop_lut6_I2_O)        0.098     1.841 r  betaCPU/top_matrix_control/matrix1/matrix_writer/out_top_matrix1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.581     3.423    out_top_matrix1_OBUF
    R7                   OBUF (Prop_obuf_I_O)         1.279     4.702 r  out_top_matrix1_OBUF_inst/O
                         net (fo=0)                   0.000     4.702    out_top_matrix1
    R7                                                                r  out_top_matrix1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.221ns  (logic 1.462ns (45.390%)  route 1.759ns (54.610%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.560     1.504    betaCPU/bottom_matrix_control/matrix1/matrix_writer/clk_IBUF_BUFG
    SLICE_X33Y91         FDRE                                         r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y91         FDRE (Prop_fdre_C_Q)         0.141     1.645 f  betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q_reg[4]/Q
                         net (fo=8, routed)           0.184     1.829    betaCPU/bottom_matrix_control/matrix1/matrix_writer/M_ctr_q[4]
    SLICE_X32Y90         LUT6 (Prop_lut6_I4_O)        0.045     1.874 r  betaCPU/bottom_matrix_control/matrix1/matrix_writer/out_bottom_matrix1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.575     3.449    out_bottom_matrix1_OBUF
    P13                  OBUF (Prop_obuf_I_O)         1.276     4.725 r  out_bottom_matrix1_OBUF_inst/O
                         net (fo=0)                   0.000     4.725    out_bottom_matrix1
    P13                                                               r  out_bottom_matrix1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/top_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_top_matrix2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.269ns  (logic 1.521ns (46.530%)  route 1.748ns (53.470%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.555     1.499    betaCPU/top_matrix_control/matrix2/matrix_writer/clk_IBUF_BUFG
    SLICE_X30Y82         FDRE                                         r  betaCPU/top_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.148     1.647 f  betaCPU/top_matrix_control/matrix2/matrix_writer/M_ctr_q_reg[6]/Q
                         net (fo=4, routed)           0.124     1.770    betaCPU/top_matrix_control/matrix2/matrix_writer/M_ctr_q[6]
    SLICE_X30Y82         LUT6 (Prop_lut6_I2_O)        0.099     1.869 r  betaCPU/top_matrix_control/matrix2/matrix_writer/out_top_matrix2_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.624     3.494    out_top_matrix2_OBUF
    N11                  OBUF (Prop_obuf_I_O)         1.274     4.768 r  out_top_matrix2_OBUF_inst/O
                         net (fo=0)                   0.000     4.768    out_top_matrix2
    N11                                                               r  out_top_matrix2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            out_bottom_matrix3
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.590ns  (logic 1.495ns (41.634%)  route 2.095ns (58.366%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.589     1.533    betaCPU/bottom_matrix_control/matrix3/matrix_writer/clk_IBUF_BUFG
    SLICE_X62Y65         FDRE                                         r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 f  betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q_reg[6]/Q
                         net (fo=4, routed)           0.135     1.796    betaCPU/bottom_matrix_control/matrix3/matrix_writer/M_ctr_q[6]
    SLICE_X61Y65         LUT6 (Prop_lut6_I2_O)        0.098     1.894 r  betaCPU/bottom_matrix_control/matrix3/matrix_writer/out_bottom_matrix3_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.961     3.854    out_bottom_matrix3_OBUF
    R11                  OBUF (Prop_obuf_I_O)         1.269     5.123 r  out_bottom_matrix3_OBUF_inst/O
                         net (fo=0)                   0.000     5.123    out_bottom_matrix3
    R11                                                               r  out_bottom_matrix3 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.255ns  (logic 1.634ns (22.522%)  route 5.621ns (77.478%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.833ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.311     5.821    reset_cond/rst_n_IBUF
    SLICE_X50Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.945 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           1.310     7.255    reset_cond/M_reset_cond_in
    SLICE_X48Y78         FDSE                                         r  reset_cond/M_stage_q_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.429     4.833    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y78         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.873ns  (logic 1.634ns (23.771%)  route 5.239ns (76.229%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.311     5.821    reset_cond/rst_n_IBUF
    SLICE_X50Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.945 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.928     6.873    reset_cond/M_reset_cond_in
    SLICE_X53Y72         FDSE                                         r  reset_cond/M_stage_q_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.428     4.832    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y72         FDSE                                         r  reset_cond/M_stage_q_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.873ns  (logic 1.634ns (23.771%)  route 5.239ns (76.229%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.311     5.821    reset_cond/rst_n_IBUF
    SLICE_X50Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.945 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.928     6.873    reset_cond/M_reset_cond_in
    SLICE_X53Y72         FDSE                                         r  reset_cond/M_stage_q_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.428     4.832    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y72         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            reset_cond/M_stage_q_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.873ns  (logic 1.634ns (23.771%)  route 5.239ns (76.229%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 f  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    P6                   IBUF (Prop_ibuf_I_O)         1.510     1.510 f  rst_n_IBUF_inst/O
                         net (fo=1, routed)           4.311     5.821    reset_cond/rst_n_IBUF
    SLICE_X50Y61         LUT1 (Prop_lut1_I0_O)        0.124     5.945 r  reset_cond/M_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.928     6.873    reset_cond/M_reset_cond_in
    SLICE_X53Y72         FDSE                                         r  reset_cond/M_stage_q_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.428     4.832    reset_cond/clk_IBUF_BUFG
    SLICE_X53Y72         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C

Slack:                    inf
  Source:                 a_in
                            (input port)
  Destination:            keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.274ns  (logic 1.536ns (29.126%)  route 3.738ns (70.874%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M6                                                0.000     0.000 r  a_in (IN)
                         net (fo=0)                   0.000     0.000    a_in
    M6                   IBUF (Prop_ibuf_I_O)         1.536     1.536 r  a_in_IBUF_inst/O
                         net (fo=1, routed)           3.738     5.274    keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X54Y59         FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.440     4.844    keyboard_controller/a_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X54Y59         FDRE                                         r  keyboard_controller/a_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 check_in
                            (input port)
  Destination:            button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.706ns  (logic 1.502ns (40.532%)  route 2.204ns (59.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B7                                                0.000     0.000 r  check_in (IN)
                         net (fo=0)                   0.000     0.000    check_in
    B7                   IBUF (Prop_ibuf_I_O)         1.502     1.502 r  check_in_IBUF_inst/O
                         net (fo=1, routed)           2.204     3.706    button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X56Y70         FDRE                                         r  button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.432     4.836    button_panel_controller/check_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y70         FDRE                                         r  button_panel_controller/check_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 reset_in
                            (input port)
  Destination:            button_panel_controller/reset_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.417ns  (logic 1.486ns (43.494%)  route 1.931ns (56.506%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E5                                                0.000     0.000 r  reset_in (IN)
                         net (fo=0)                   0.000     0.000    reset_in
    E5                   IBUF (Prop_ibuf_I_O)         1.486     1.486 r  reset_in_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.417    button_panel_controller/reset_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X50Y89         FDRE                                         r  button_panel_controller/reset_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.440     4.844    button_panel_controller/reset_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X50Y89         FDRE                                         r  button_panel_controller/reset_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 oka_in
                            (input port)
  Destination:            button_panel_controller/oka_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.369ns  (logic 1.487ns (44.129%)  route 1.883ns (55.871%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 r  oka_in (IN)
                         net (fo=0)                   0.000     0.000    oka_in
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 r  oka_in_IBUF_inst/O
                         net (fo=1, routed)           1.883     3.369    button_panel_controller/oka_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X56Y87         FDRE                                         r  button_panel_controller/oka_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.439     4.843    button_panel_controller/oka_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y87         FDRE                                         r  button_panel_controller/oka_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 r_in
                            (input port)
  Destination:            keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.314ns  (logic 1.496ns (45.134%)  route 1.818ns (54.865%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D3                                                0.000     0.000 r  r_in (IN)
                         net (fo=0)                   0.000     0.000    r_in
    D3                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  r_in_IBUF_inst/O
                         net (fo=1, routed)           1.818     3.314    keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X56Y89         FDRE                                         r  keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.441     4.845    keyboard_controller/r_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X56Y89         FDRE                                         r  keyboard_controller/r_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 guess_2_in
                            (input port)
  Destination:            button_panel_controller/guess2/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.265ns  (logic 1.491ns (45.668%)  route 1.774ns (54.332%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 r  guess_2_in (IN)
                         net (fo=0)                   0.000     0.000    guess_2_in
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 r  guess_2_in_IBUF_inst/O
                         net (fo=1, routed)           1.774     3.265    button_panel_controller/guess2/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X46Y91         FDRE                                         r  button_panel_controller/guess2/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        1.437     4.841    button_panel_controller/guess2/button_cond/sync/clk_IBUF_BUFG
    SLICE_X46Y91         FDRE                                         r  button_panel_controller/guess2/button_cond/sync/M_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 m_in
                            (input port)
  Destination:            keyboard_controller/m_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.230ns (39.648%)  route 0.350ns (60.352%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  m_in (IN)
                         net (fo=0)                   0.000     0.000    m_in
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 r  m_in_IBUF_inst/O
                         net (fo=1, routed)           0.350     0.580    keyboard_controller/m_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X65Y68         FDRE                                         r  keyboard_controller/m_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.854     2.044    keyboard_controller/m_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  keyboard_controller/m_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 s_in
                            (input port)
  Destination:            keyboard_controller/s_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.595ns  (logic 0.257ns (43.099%)  route 0.339ns (56.901%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  s_in (IN)
                         net (fo=0)                   0.000     0.000    s_in
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  s_in_IBUF_inst/O
                         net (fo=1, routed)           0.339     0.595    keyboard_controller/s_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X58Y89         FDRE                                         r  keyboard_controller/s_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.860     2.049    keyboard_controller/s_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  keyboard_controller/s_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 n_in
                            (input port)
  Destination:            keyboard_controller/n_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.610ns  (logic 0.235ns (38.474%)  route 0.375ns (61.526%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H2                                                0.000     0.000 r  n_in (IN)
                         net (fo=0)                   0.000     0.000    n_in
    H2                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  n_in_IBUF_inst/O
                         net (fo=1, routed)           0.375     0.610    keyboard_controller/n_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X65Y66         FDRE                                         r  keyboard_controller/n_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.856     2.046    keyboard_controller/n_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  keyboard_controller/n_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 c_in
                            (input port)
  Destination:            keyboard_controller/c_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.667ns  (logic 0.253ns (37.963%)  route 0.414ns (62.037%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F5                                                0.000     0.000 r  c_in (IN)
                         net (fo=0)                   0.000     0.000    c_in
    F5                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  c_in_IBUF_inst/O
                         net (fo=1, routed)           0.414     0.667    keyboard_controller/c_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X63Y70         FDRE                                         r  keyboard_controller/c_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.852     2.042    keyboard_controller/c_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  keyboard_controller/c_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 z_in
                            (input port)
  Destination:            keyboard_controller/z_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.669ns  (logic 0.260ns (38.907%)  route 0.409ns (61.093%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F2                                                0.000     0.000 r  z_in (IN)
                         net (fo=0)                   0.000     0.000    z_in
    F2                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  z_in_IBUF_inst/O
                         net (fo=1, routed)           0.409     0.669    keyboard_controller/z_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X64Y68         FDRE                                         r  keyboard_controller/z_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.854     2.044    keyboard_controller/z_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  keyboard_controller/z_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 x_in
                            (input port)
  Destination:            keyboard_controller/x_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.684ns  (logic 0.263ns (38.509%)  route 0.420ns (61.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  x_in (IN)
                         net (fo=0)                   0.000     0.000    x_in
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  x_in_IBUF_inst/O
                         net (fo=1, routed)           0.420     0.684    keyboard_controller/x_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X61Y89         FDRE                                         r  keyboard_controller/x_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.860     2.049    keyboard_controller/x_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X61Y89         FDRE                                         r  keyboard_controller/x_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 b_in
                            (input port)
  Destination:            keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.689ns  (logic 0.242ns (35.083%)  route 0.447ns (64.917%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  b_in (IN)
                         net (fo=0)                   0.000     0.000    b_in
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  b_in_IBUF_inst/O
                         net (fo=1, routed)           0.447     0.689    keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X58Y82         FDRE                                         r  keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.854     2.043    keyboard_controller/b_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  keyboard_controller/b_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 e_in
                            (input port)
  Destination:            keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.694ns  (logic 0.254ns (36.664%)  route 0.439ns (63.336%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J3                                                0.000     0.000 r  e_in (IN)
                         net (fo=0)                   0.000     0.000    e_in
    J3                   IBUF (Prop_ibuf_I_O)         0.254     0.254 r  e_in_IBUF_inst/O
                         net (fo=1, routed)           0.439     0.694    keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X64Y66         FDRE                                         r  keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.856     2.046    keyboard_controller/e_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X64Y66         FDRE                                         r  keyboard_controller/e_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 g_in
                            (input port)
  Destination:            keyboard_controller/g_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.697ns  (logic 0.272ns (38.940%)  route 0.426ns (61.060%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C3                                                0.000     0.000 r  g_in (IN)
                         net (fo=0)                   0.000     0.000    g_in
    C3                   IBUF (Prop_ibuf_I_O)         0.272     0.272 r  g_in_IBUF_inst/O
                         net (fo=1, routed)           0.426     0.697    keyboard_controller/g_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X58Y89         FDRE                                         r  keyboard_controller/g_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.860     2.049    keyboard_controller/g_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y89         FDRE                                         r  keyboard_controller/g_/button_cond/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 k_in
                            (input port)
  Destination:            keyboard_controller/k_/button_cond/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.727ns  (logic 0.239ns (32.874%)  route 0.488ns (67.126%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D5                                                0.000     0.000 r  k_in (IN)
                         net (fo=0)                   0.000     0.000    k_in
    D5                   IBUF (Prop_ibuf_I_O)         0.239     0.239 r  k_in_IBUF_inst/O
                         net (fo=1, routed)           0.488     0.727    keyboard_controller/k_/button_cond/sync/M_pipe_q_reg[0]_0[0]
    SLICE_X58Y82         FDRE                                         r  keyboard_controller/k_/button_cond/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=1573, routed)        0.854     2.043    keyboard_controller/k_/button_cond/sync/clk_IBUF_BUFG
    SLICE_X58Y82         FDRE                                         r  keyboard_controller/k_/button_cond/sync/M_pipe_q_reg[0]/C





