$comment
	File created using the following command:
		vcd file aula4.msim.vcd -direction
$end
$date
	Mon Mar 11 10:49:18 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module aula4_vhd_vec_tst $end
$var wire 1 ! CLOCK_50 $end
$var wire 1 " EntradaB_ULA [7] $end
$var wire 1 # EntradaB_ULA [6] $end
$var wire 1 $ EntradaB_ULA [5] $end
$var wire 1 % EntradaB_ULA [4] $end
$var wire 1 & EntradaB_ULA [3] $end
$var wire 1 ' EntradaB_ULA [2] $end
$var wire 1 ( EntradaB_ULA [1] $end
$var wire 1 ) EntradaB_ULA [0] $end
$var wire 1 * KEY [3] $end
$var wire 1 + KEY [2] $end
$var wire 1 , KEY [1] $end
$var wire 1 - KEY [0] $end
$var wire 1 . LEDR [9] $end
$var wire 1 / LEDR [8] $end
$var wire 1 0 LEDR [7] $end
$var wire 1 1 LEDR [6] $end
$var wire 1 2 LEDR [5] $end
$var wire 1 3 LEDR [4] $end
$var wire 1 4 LEDR [3] $end
$var wire 1 5 LEDR [2] $end
$var wire 1 6 LEDR [1] $end
$var wire 1 7 LEDR [0] $end
$var wire 1 8 Palavra_Controle [5] $end
$var wire 1 9 Palavra_Controle [4] $end
$var wire 1 : Palavra_Controle [3] $end
$var wire 1 ; Palavra_Controle [2] $end
$var wire 1 < Palavra_Controle [1] $end
$var wire 1 = Palavra_Controle [0] $end
$var wire 1 > PC_OUT [8] $end
$var wire 1 ? PC_OUT [7] $end
$var wire 1 @ PC_OUT [6] $end
$var wire 1 A PC_OUT [5] $end
$var wire 1 B PC_OUT [4] $end
$var wire 1 C PC_OUT [3] $end
$var wire 1 D PC_OUT [2] $end
$var wire 1 E PC_OUT [1] $end
$var wire 1 F PC_OUT [0] $end
$var wire 1 G SW [9] $end
$var wire 1 H SW [8] $end
$var wire 1 I SW [7] $end
$var wire 1 J SW [6] $end
$var wire 1 K SW [5] $end
$var wire 1 L SW [4] $end
$var wire 1 M SW [3] $end
$var wire 1 N SW [2] $end
$var wire 1 O SW [1] $end
$var wire 1 P SW [0] $end

$scope module i1 $end
$var wire 1 Q gnd $end
$var wire 1 R vcc $end
$var wire 1 S unknown $end
$var wire 1 T devoe $end
$var wire 1 U devclrn $end
$var wire 1 V devpor $end
$var wire 1 W ww_devoe $end
$var wire 1 X ww_devclrn $end
$var wire 1 Y ww_devpor $end
$var wire 1 Z ww_CLOCK_50 $end
$var wire 1 [ ww_KEY [3] $end
$var wire 1 \ ww_KEY [2] $end
$var wire 1 ] ww_KEY [1] $end
$var wire 1 ^ ww_KEY [0] $end
$var wire 1 _ ww_SW [9] $end
$var wire 1 ` ww_SW [8] $end
$var wire 1 a ww_SW [7] $end
$var wire 1 b ww_SW [6] $end
$var wire 1 c ww_SW [5] $end
$var wire 1 d ww_SW [4] $end
$var wire 1 e ww_SW [3] $end
$var wire 1 f ww_SW [2] $end
$var wire 1 g ww_SW [1] $end
$var wire 1 h ww_SW [0] $end
$var wire 1 i ww_PC_OUT [8] $end
$var wire 1 j ww_PC_OUT [7] $end
$var wire 1 k ww_PC_OUT [6] $end
$var wire 1 l ww_PC_OUT [5] $end
$var wire 1 m ww_PC_OUT [4] $end
$var wire 1 n ww_PC_OUT [3] $end
$var wire 1 o ww_PC_OUT [2] $end
$var wire 1 p ww_PC_OUT [1] $end
$var wire 1 q ww_PC_OUT [0] $end
$var wire 1 r ww_LEDR [9] $end
$var wire 1 s ww_LEDR [8] $end
$var wire 1 t ww_LEDR [7] $end
$var wire 1 u ww_LEDR [6] $end
$var wire 1 v ww_LEDR [5] $end
$var wire 1 w ww_LEDR [4] $end
$var wire 1 x ww_LEDR [3] $end
$var wire 1 y ww_LEDR [2] $end
$var wire 1 z ww_LEDR [1] $end
$var wire 1 { ww_LEDR [0] $end
$var wire 1 | ww_Palavra_Controle [5] $end
$var wire 1 } ww_Palavra_Controle [4] $end
$var wire 1 ~ ww_Palavra_Controle [3] $end
$var wire 1 !! ww_Palavra_Controle [2] $end
$var wire 1 "! ww_Palavra_Controle [1] $end
$var wire 1 #! ww_Palavra_Controle [0] $end
$var wire 1 $! ww_EntradaB_ULA [7] $end
$var wire 1 %! ww_EntradaB_ULA [6] $end
$var wire 1 &! ww_EntradaB_ULA [5] $end
$var wire 1 '! ww_EntradaB_ULA [4] $end
$var wire 1 (! ww_EntradaB_ULA [3] $end
$var wire 1 )! ww_EntradaB_ULA [2] $end
$var wire 1 *! ww_EntradaB_ULA [1] $end
$var wire 1 +! ww_EntradaB_ULA [0] $end
$var wire 1 ,! \CLOCK_50~input_o\ $end
$var wire 1 -! \KEY[1]~input_o\ $end
$var wire 1 .! \KEY[2]~input_o\ $end
$var wire 1 /! \KEY[3]~input_o\ $end
$var wire 1 0! \SW[0]~input_o\ $end
$var wire 1 1! \SW[1]~input_o\ $end
$var wire 1 2! \SW[2]~input_o\ $end
$var wire 1 3! \SW[3]~input_o\ $end
$var wire 1 4! \SW[4]~input_o\ $end
$var wire 1 5! \SW[5]~input_o\ $end
$var wire 1 6! \SW[6]~input_o\ $end
$var wire 1 7! \SW[7]~input_o\ $end
$var wire 1 8! \SW[8]~input_o\ $end
$var wire 1 9! \SW[9]~input_o\ $end
$var wire 1 :! \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 ;! \KEY[0]~input_o\ $end
$var wire 1 <! \KEY[0]~inputCLKENA0_outclk\ $end
$var wire 1 =! \PC|DOUT[0]~0_combout\ $end
$var wire 1 >! \incrementaPC|Add0~1_sumout\ $end
$var wire 1 ?! \PC|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 @! \incrementaPC|Add0~2\ $end
$var wire 1 A! \incrementaPC|Add0~5_sumout\ $end
$var wire 1 B! \incrementaPC|Add0~6\ $end
$var wire 1 C! \incrementaPC|Add0~9_sumout\ $end
$var wire 1 D! \incrementaPC|Add0~10\ $end
$var wire 1 E! \incrementaPC|Add0~13_sumout\ $end
$var wire 1 F! \PC|DOUT[4]~DUPLICATE_q\ $end
$var wire 1 G! \incrementaPC|Add0~14\ $end
$var wire 1 H! \incrementaPC|Add0~17_sumout\ $end
$var wire 1 I! \incrementaPC|Add0~18\ $end
$var wire 1 J! \incrementaPC|Add0~21_sumout\ $end
$var wire 1 K! \incrementaPC|Add0~22\ $end
$var wire 1 L! \incrementaPC|Add0~25_sumout\ $end
$var wire 1 M! \PC|DOUT[7]~DUPLICATE_q\ $end
$var wire 1 N! \incrementaPC|Add0~26\ $end
$var wire 1 O! \incrementaPC|Add0~29_sumout\ $end
$var wire 1 P! \PC|DOUT[3]~DUPLICATE_q\ $end
$var wire 1 Q! \ROM1|memROM~7_combout\ $end
$var wire 1 R! \ROM1|memROM~3_combout\ $end
$var wire 1 S! \ROM1|memROM~1_combout\ $end
$var wire 1 T! \Decodificador|Equal5~0_combout\ $end
$var wire 1 U! \Decodificador|Equal5~2_combout\ $end
$var wire 1 V! \ROM1|memROM~5_combout\ $end
$var wire 1 W! \Decodificador|Equal5~1_combout\ $end
$var wire 1 X! \RAM1|ram~89_combout\ $end
$var wire 1 Y! \RAM1|ram~25_q\ $end
$var wire 1 Z! \ROM1|memROM~4_combout\ $end
$var wire 1 [! \RAM1|ram~88_combout\ $end
$var wire 1 \! \RAM1|ram~17_q\ $end
$var wire 1 ]! \RAM1|ram~90_combout\ $end
$var wire 1 ^! \ULA1|Add0~34_cout\ $end
$var wire 1 _! \ULA1|Add0~1_sumout\ $end
$var wire 1 `! \RAM1|ram~81_combout\ $end
$var wire 1 a! \MUX1|saida_MUX[0]~0_combout\ $end
$var wire 1 b! \ROM1|memROM~0_combout\ $end
$var wire 1 c! \ROM1|memROM~2_combout\ $end
$var wire 1 d! \Decodificador|saida~1_combout\ $end
$var wire 1 e! \ROM1|memROM~6_combout\ $end
$var wire 1 f! \RAM1|ram~26_q\ $end
$var wire 1 g! \RAM1|ram~18_q\ $end
$var wire 1 h! \MUX1|saida_MUX[1]~1_combout\ $end
$var wire 1 i! \RAM1|ram~91_combout\ $end
$var wire 1 j! \ULA1|Add0~2\ $end
$var wire 1 k! \ULA1|Add0~5_sumout\ $end
$var wire 1 l! \REGA|DOUT[1]~DUPLICATE_q\ $end
$var wire 1 m! \RAM1|ram~19_q\ $end
$var wire 1 n! \RAM1|ram~27_q\ $end
$var wire 1 o! \RAM1|ram~92_combout\ $end
$var wire 1 p! \ULA1|Add0~6\ $end
$var wire 1 q! \ULA1|Add0~9_sumout\ $end
$var wire 1 r! \RAM1|ram~82_combout\ $end
$var wire 1 s! \MUX1|saida_MUX[2]~2_combout\ $end
$var wire 1 t! \RAM1|ram~20_q\ $end
$var wire 1 u! \RAM1|ram~28_q\ $end
$var wire 1 v! \RAM1|ram~83_combout\ $end
$var wire 1 w! \RAM1|ram~93_combout\ $end
$var wire 1 x! \ULA1|Add0~10\ $end
$var wire 1 y! \ULA1|Add0~13_sumout\ $end
$var wire 1 z! \MUX1|saida_MUX[3]~3_combout\ $end
$var wire 1 {! \RAM1|ram~29_q\ $end
$var wire 1 |! \RAM1|ram~21_q\ $end
$var wire 1 }! \RAM1|ram~84_combout\ $end
$var wire 1 ~! \RAM1|ram~94_combout\ $end
$var wire 1 !" \ULA1|Add0~14\ $end
$var wire 1 "" \ULA1|Add0~17_sumout\ $end
$var wire 1 #" \MUX1|saida_MUX[4]~4_combout\ $end
$var wire 1 $" \RAM1|ram~22_q\ $end
$var wire 1 %" \RAM1|ram~30_q\ $end
$var wire 1 &" \RAM1|ram~85_combout\ $end
$var wire 1 '" \RAM1|ram~95_combout\ $end
$var wire 1 (" \ULA1|Add0~18\ $end
$var wire 1 )" \ULA1|Add0~21_sumout\ $end
$var wire 1 *" \MUX1|saida_MUX[5]~5_combout\ $end
$var wire 1 +" \RAM1|ram~31_q\ $end
$var wire 1 ," \RAM1|ram~23_q\ $end
$var wire 1 -" \RAM1|ram~86_combout\ $end
$var wire 1 ." \RAM1|ram~96_combout\ $end
$var wire 1 /" \ULA1|Add0~22\ $end
$var wire 1 0" \ULA1|Add0~25_sumout\ $end
$var wire 1 1" \MUX1|saida_MUX[6]~6_combout\ $end
$var wire 1 2" \RAM1|ram~32_q\ $end
$var wire 1 3" \RAM1|ram~24_q\ $end
$var wire 1 4" \RAM1|ram~87_combout\ $end
$var wire 1 5" \RAM1|ram~97_combout\ $end
$var wire 1 6" \ULA1|Add0~26\ $end
$var wire 1 7" \ULA1|Add0~29_sumout\ $end
$var wire 1 8" \MUX1|saida_MUX[7]~7_combout\ $end
$var wire 1 9" \Decodificador|saida~0_combout\ $end
$var wire 1 :" \REGA|DOUT\ [7] $end
$var wire 1 ;" \REGA|DOUT\ [6] $end
$var wire 1 <" \REGA|DOUT\ [5] $end
$var wire 1 =" \REGA|DOUT\ [4] $end
$var wire 1 >" \REGA|DOUT\ [3] $end
$var wire 1 ?" \REGA|DOUT\ [2] $end
$var wire 1 @" \REGA|DOUT\ [1] $end
$var wire 1 A" \REGA|DOUT\ [0] $end
$var wire 1 B" \PC|DOUT\ [8] $end
$var wire 1 C" \PC|DOUT\ [7] $end
$var wire 1 D" \PC|DOUT\ [6] $end
$var wire 1 E" \PC|DOUT\ [5] $end
$var wire 1 F" \PC|DOUT\ [4] $end
$var wire 1 G" \PC|DOUT\ [3] $end
$var wire 1 H" \PC|DOUT\ [2] $end
$var wire 1 I" \PC|DOUT\ [1] $end
$var wire 1 J" \PC|DOUT\ [0] $end
$var wire 1 K" \RAM1|ALT_INV_ram~87_combout\ $end
$var wire 1 L" \RAM1|ALT_INV_ram~32_q\ $end
$var wire 1 M" \RAM1|ALT_INV_ram~24_q\ $end
$var wire 1 N" \RAM1|ALT_INV_ram~86_combout\ $end
$var wire 1 O" \RAM1|ALT_INV_ram~31_q\ $end
$var wire 1 P" \RAM1|ALT_INV_ram~23_q\ $end
$var wire 1 Q" \RAM1|ALT_INV_ram~85_combout\ $end
$var wire 1 R" \RAM1|ALT_INV_ram~30_q\ $end
$var wire 1 S" \RAM1|ALT_INV_ram~22_q\ $end
$var wire 1 T" \RAM1|ALT_INV_ram~84_combout\ $end
$var wire 1 U" \RAM1|ALT_INV_ram~29_q\ $end
$var wire 1 V" \RAM1|ALT_INV_ram~21_q\ $end
$var wire 1 W" \RAM1|ALT_INV_ram~83_combout\ $end
$var wire 1 X" \RAM1|ALT_INV_ram~28_q\ $end
$var wire 1 Y" \RAM1|ALT_INV_ram~20_q\ $end
$var wire 1 Z" \RAM1|ALT_INV_ram~82_combout\ $end
$var wire 1 [" \RAM1|ALT_INV_ram~27_q\ $end
$var wire 1 \" \RAM1|ALT_INV_ram~19_q\ $end
$var wire 1 ]" \RAM1|ALT_INV_ram~26_q\ $end
$var wire 1 ^" \RAM1|ALT_INV_ram~18_q\ $end
$var wire 1 _" \RAM1|ALT_INV_ram~81_combout\ $end
$var wire 1 `" \RAM1|ALT_INV_ram~25_q\ $end
$var wire 1 a" \RAM1|ALT_INV_ram~17_q\ $end
$var wire 1 b" \ROM1|ALT_INV_memROM~5_combout\ $end
$var wire 1 c" \ROM1|ALT_INV_memROM~4_combout\ $end
$var wire 1 d" \ROM1|ALT_INV_memROM~3_combout\ $end
$var wire 1 e" \ROM1|ALT_INV_memROM~2_combout\ $end
$var wire 1 f" \ROM1|ALT_INV_memROM~1_combout\ $end
$var wire 1 g" \ROM1|ALT_INV_memROM~0_combout\ $end
$var wire 1 h" \PC|ALT_INV_DOUT\ [8] $end
$var wire 1 i" \PC|ALT_INV_DOUT\ [7] $end
$var wire 1 j" \PC|ALT_INV_DOUT\ [6] $end
$var wire 1 k" \PC|ALT_INV_DOUT\ [5] $end
$var wire 1 l" \PC|ALT_INV_DOUT\ [4] $end
$var wire 1 m" \PC|ALT_INV_DOUT\ [3] $end
$var wire 1 n" \PC|ALT_INV_DOUT\ [2] $end
$var wire 1 o" \PC|ALT_INV_DOUT\ [1] $end
$var wire 1 p" \PC|ALT_INV_DOUT\ [0] $end
$var wire 1 q" \REGA|ALT_INV_DOUT\ [7] $end
$var wire 1 r" \REGA|ALT_INV_DOUT\ [6] $end
$var wire 1 s" \REGA|ALT_INV_DOUT\ [5] $end
$var wire 1 t" \REGA|ALT_INV_DOUT\ [4] $end
$var wire 1 u" \REGA|ALT_INV_DOUT\ [3] $end
$var wire 1 v" \REGA|ALT_INV_DOUT\ [2] $end
$var wire 1 w" \REGA|ALT_INV_DOUT\ [1] $end
$var wire 1 x" \REGA|ALT_INV_DOUT\ [0] $end
$var wire 1 y" \PC|ALT_INV_DOUT[4]~DUPLICATE_q\ $end
$var wire 1 z" \PC|ALT_INV_DOUT[3]~DUPLICATE_q\ $end
$var wire 1 {" \PC|ALT_INV_DOUT[1]~DUPLICATE_q\ $end
$var wire 1 |" \Decodificador|ALT_INV_Equal5~2_combout\ $end
$var wire 1 }" \Decodificador|ALT_INV_Equal5~1_combout\ $end
$var wire 1 ~" \Decodificador|ALT_INV_Equal5~0_combout\ $end
$var wire 1 !# \ROM1|ALT_INV_memROM~7_combout\ $end
$var wire 1 "# \RAM1|ALT_INV_ram~97_combout\ $end
$var wire 1 ## \RAM1|ALT_INV_ram~96_combout\ $end
$var wire 1 $# \RAM1|ALT_INV_ram~95_combout\ $end
$var wire 1 %# \RAM1|ALT_INV_ram~94_combout\ $end
$var wire 1 &# \RAM1|ALT_INV_ram~93_combout\ $end
$var wire 1 '# \RAM1|ALT_INV_ram~92_combout\ $end
$var wire 1 (# \RAM1|ALT_INV_ram~91_combout\ $end
$var wire 1 )# \ROM1|ALT_INV_memROM~6_combout\ $end
$var wire 1 *# \RAM1|ALT_INV_ram~90_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x!
0Q
1R
xS
1T
1U
1V
1W
1X
1Y
xZ
x,!
x-!
x.!
x/!
x0!
x1!
x2!
x3!
x4!
x5!
x6!
x7!
x8!
x9!
x:!
1;!
1<!
1=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
0L!
0M!
0N!
0O!
0P!
0Q!
0R!
1S!
1T!
0U!
1V!
0W!
0X!
0Y!
1Z!
0[!
0\!
0]!
1^!
0_!
0`!
0a!
0b!
0c!
1d!
0e!
0f!
0g!
0h!
0i!
1j!
0k!
0l!
0m!
0n!
0o!
1p!
1q!
0r!
1s!
0t!
0u!
0v!
0w!
0x!
1y!
0z!
0{!
0|!
0}!
0~!
0!"
1""
0#"
0$"
0%"
0&"
0'"
0("
1)"
0*"
0+"
0,"
0-"
0."
0/"
10"
01"
02"
03"
04"
05"
06"
17"
08"
09"
1K"
1L"
1M"
1N"
1O"
1P"
1Q"
1R"
1S"
1T"
1U"
1V"
1W"
1X"
1Y"
1Z"
1["
1\"
1]"
1^"
1_"
1`"
1a"
0b"
0c"
1d"
1e"
0f"
1g"
1y"
1z"
1{"
1|"
1}"
0~"
1!#
1"#
1##
1$#
1%#
1&#
1'#
1(#
1)#
1*#
x*
x+
x,
1-
x[
x\
x]
1^
x_
x`
xa
xb
xc
xd
xe
xf
xg
xh
0i
0j
0k
0l
0m
0n
0o
0p
0q
1r
0s
0t
0u
0v
0w
0x
0y
0z
0{
1|
1}
1~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
1)!
0*!
0+!
0:"
0;"
0<"
0="
0>"
0?"
0@"
0A"
0B"
0C"
0D"
0E"
0F"
0G"
0H"
0I"
0J"
1h"
1i"
1j"
1k"
1l"
1m"
1n"
1o"
1p"
1q"
1r"
1s"
1t"
1u"
1v"
1w"
1x"
0"
0#
0$
0%
0&
1'
0(
0)
1.
0/
00
01
02
03
04
05
06
07
18
19
1:
0;
0<
0=
0>
0?
0@
0A
0B
0C
0D
0E
0F
xG
xH
xI
xJ
xK
xL
xM
xN
xO
xP
$end
#10000
0-
0^
0;!
0<!
#20000
1-
1^
1;!
1<!
1J"
1?"
0v"
0p"
0=!
1>!
1Q!
0T!
0V!
1W!
0Z!
1b!
0q!
1x!
0g"
1c"
0}"
1b"
1~"
0!#
1y
1q
0y!
1!"
1R!
1[!
1q!
0s!
0d!
15
1F
0""
1("
0d"
1#!
0r
0~
0|
1X!
0[!
0)"
1/"
1=
0:
08
0.
0}
0)!
00"
16"
09
0'
07"
#30000
0-
0^
0;!
0<!
#40000
1-
1^
1;!
1<!
0J"
1I"
1?!
1n!
0["
0{"
0o"
1p"
1=!
1T!
1V!
0W!
0X!
0b!
1e!
1o!
1r!
0Z"
0'#
0)#
1g"
1}"
0b"
0~"
1p
0q
1_!
0j!
1a!
1h!
0o!
0r!
1d!
1k!
0p!
0F
1E
1Z"
1'#
0#!
1r
1~
1|
0q!
0k!
0=
1:
18
1.
1}
1*!
1+!
19
1)
1(
#50000
0-
0^
0;!
0<!
#60000
1-
1^
1;!
1<!
1J"
1A"
1@"
1l!
0?"
1v"
0w"
0x"
0p"
0=!
0>!
1@!
0Q!
0T!
0V!
1W!
1b!
0e!
0_!
1j!
1k!
1q!
0x!
1)#
0g"
0}"
1b"
1~"
1!#
0y
1z
1{
1q
1y!
0!"
0k!
1p!
1A!
0R!
1_!
0a!
0h!
1o!
1r!
1X!
0d!
1k!
17
16
05
1F
0q!
1x!
1""
0("
0Z"
0'#
1d"
1#!
0r
0~
0|
0X!
1[!
0o!
0r!
1q!
0x!
1s!
1)"
0/"
0y!
1!"
1=
0:
08
0.
1Z"
1'#
0}
0*!
0+!
0""
1("
10"
06"
1y!
0!"
0q!
1x!
0s!
09
0)
0(
1""
0("
17"
0)"
1/"
1)!
0y!
1!"
00"
16"
1)"
0/"
1'
0""
1("
0)!
10"
06"
07"
0)"
1/"
0'
17"
00"
16"
07"
#70000
0-
0^
0;!
0<!
#80000
1-
1^
1;!
1<!
0J"
0I"
0?!
1H"
1\!
1g!
0^"
0a"
0n"
1{"
1o"
1p"
1=!
0[!
0@!
0A!
1B!
1U!
0W!
0b!
1c!
1d!
19"
1]!
1`!
1h!
1i!
0(#
0_"
0*#
0e"
1g"
1}"
0|"
1o
0p
0q
1C!
1A!
0B!
0^!
1q!
0x!
1y!
0!"
1""
0("
1)"
0/"
10"
06"
17"
1a!
0F
0E
1D
0C!
1*!
1"!
1}
0#!
1s
1!!
07"
00"
0)"
0""
0y!
0_!
1(
0=
1<
1;
19
1/
1+!
1)
#90000
0-
0^
0;!
0<!
#100000
1-
1^
1;!
1<!
1J"
0A"
1?"
0v"
1x"
0p"
0=!
1>!
1_!
0j!
0q!
1x!
1y
0{
1q
1y!
0k!
07
15
1F
#110000
0-
0^
0;!
0<!
#120000
1-
1^
1;!
1<!
0J"
1I"
1?!
1A"
0@"
0l!
0?"
1>"
0u"
1v"
1w"
0x"
0{"
0o"
1p"
1=!
0U!
1Q!
1b!
0_!
1j!
1k!
0p!
1q!
0x!
0y!
1!"
0g"
0!#
1|"
1x
0y
0z
1{
1p
0q
1""
1y!
0!"
0q!
0k!
1p!
1^!
1_!
0j!
1k!
0p!
1q!
0y!
1!"
0""
1("
1)"
10"
17"
1R!
17
06
05
14
0F
1E
0q!
1x!
1""
0("
0d"
0s
0!!
0)"
1/"
0""
1("
1q!
0x!
0k!
0_!
1j!
0]!
0`!
0h!
0i!
1o!
1r!
1)"
0/"
1y!
0/
0;
1k!
0y!
0)"
1/"
00"
16"
0Z"
0'#
1(#
1_"
1*#
10"
06"
1_!
0a!
0k!
1p!
0q!
1s!
07"
00"
16"
17"
0*!
07"
1q!
0(
1)!
0+!
0)
1'
#130000
0-
0^
0;!
0<!
#140000
1-
1^
1;!
1<!
1J"
1?"
0>"
1u"
0v"
0p"
0=!
0>!
1@!
0Q!
0b!
0c!
0q!
1x!
1y!
0!"
1e"
1g"
1!#
0x
1y
1q
1""
0("
0y!
1!"
0A!
1B!
0R!
0d!
09"
15
04
1F
1C!
0""
1("
1)"
0/"
1d"
1]!
1`!
1h!
1i!
0o!
0r!
10"
06"
0)"
1/"
1Z"
1'#
0(#
0_"
0*#
0"!
0}
00"
16"
17"
0_!
1a!
1k!
0p!
1q!
0s!
0<
09
07"
1*!
0q!
1(
0)!
1+!
1)
0'
#150000
0-
0^
0;!
0<!
#160000
1-
1^
1;!
1<!
0J"
0I"
0?!
0H"
1G"
1P!
0z"
0m"
1n"
1{"
1o"
1p"
1=!
0@!
1A!
0B!
0C!
1D!
1n
0o
0p
0q
1E!
1C!
0D!
0A!
0F
0E
0D
1C
0E!
#170000
0-
0^
0;!
0<!
#180000
1-
1^
1;!
1<!
1J"
0p"
0=!
1>!
1q
1F
#190000
0-
0^
0;!
0<!
#200000
