#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Jul 21 20:34:21 2023
# Process ID: 3774161
# Current directory: /doc/wxy/2023_7_21/fuzz_7/vivado
# Command line: vivado -mode batch -source vivado_top.tcl
# Log file: /doc/wxy/2023_7_21/fuzz_7/vivado/vivado.log
# Journal file: /doc/wxy/2023_7_21/fuzz_7/vivado/vivado.jou
# Running On: tsmc-System-Product-Name, OS: Linux, CPU Frequency: 5191.025 MHz, CPU Physical cores: 10, Host memory: 134955 MB
#-----------------------------------------------------------
source vivado_top.tcl
# set_msg_config -id {Synth 8-5821} -new_severity {WARNING}
# read_verilog rtl.v
# synth_design -part xc7k70t -top top
Command: synth_design -part xc7k70t -top top
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3774214
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2898.500 ; gain = 0.000 ; free physical = 12899 ; free virtual = 126306
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module5' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:269]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module13' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:719]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module13' (0#1) [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:719]
WARNING: [Synth 8-689] width (20) of port connection 'y' does not match port width (125) of module 'module13' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:320]
INFO: [Synth 8-6157] synthesizing module 'module37' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:369]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module37' (0#1) [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:369]
WARNING: [Synth 8-689] width (18) of port connection 'y' does not match port width (684) of module 'module37' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:335]
WARNING: [Synth 8-689] width (15) of port connection 'wire41' does not match port width (6) of module 'module37' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:335]
INFO: [Synth 8-6155] done synthesizing module 'module5' (0#1) [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:269]
WARNING: [Synth 8-689] width (16) of port connection 'y' does not match port width (252) of module 'module5' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:48]
WARNING: [Synth 8-689] width (20) of port connection 'wire7' does not match port width (14) of module 'module5' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:48]
WARNING: [Synth 8-689] width (13) of port connection 'wire6' does not match port width (11) of module 'module5' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:48]
INFO: [Synth 8-6157] synthesizing module 'module114' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:75]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6157] synthesizing module 'module128' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:1035]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module128' (0#1) [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:1035]
WARNING: [Synth 8-689] width (18) of port connection 'y' does not match port width (470) of module 'module128' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:201]
WARNING: [Synth 8-689] width (22) of port connection 'wire131' does not match port width (13) of module 'module128' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:201]
WARNING: [Synth 8-689] width (15) of port connection 'wire129' does not match port width (7) of module 'module128' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:201]
INFO: [Synth 8-6157] synthesizing module 'module175' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:957]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module175' (0#1) [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:957]
WARNING: [Synth 8-689] width (5) of port connection 'y' does not match port width (195) of module 'module175' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:208]
WARNING: [Synth 8-689] width (14) of port connection 'wire180' does not match port width (4) of module 'module175' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:208]
WARNING: [Synth 8-689] width (15) of port connection 'wire179' does not match port width (3) of module 'module175' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:208]
WARNING: [Synth 8-689] width (22) of port connection 'wire178' does not match port width (17) of module 'module175' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:208]
WARNING: [Synth 8-689] width (22) of port connection 'wire177' does not match port width (7) of module 'module175' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:208]
INFO: [Synth 8-6157] synthesizing module 'module200' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:776]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'module200' (0#1) [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:776]
WARNING: [Synth 8-689] width (4) of port connection 'wire203' does not match port width (3) of module 'module200' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:216]
WARNING: [Synth 8-689] width (6) of port connection 'y' does not match port width (256) of module 'module200' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:216]
WARNING: [Synth 8-689] width (16) of port connection 'wire204' does not match port width (6) of module 'module200' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:216]
INFO: [Synth 8-6155] done synthesizing module 'module114' (0#1) [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:75]
WARNING: [Synth 8-689] width (10) of port connection 'y' does not match port width (398) of module 'module114' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:49]
WARNING: [Synth 8-689] width (20) of port connection 'wire117' does not match port width (8) of module 'module114' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:49]
WARNING: [Synth 8-689] width (18) of port connection 'wire116' does not match port width (15) of module 'module114' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:49]
WARNING: [Synth 8-689] width (8) of port connection 'y' does not match port width (684) of module 'module37' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:55]
WARNING: [Synth 8-689] width (13) of port connection 'wire41' does not match port width (6) of module 'module37' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:55]
WARNING: [Synth 8-689] width (20) of port connection 'wire38' does not match port width (18) of module 'module37' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:55]
WARNING: [Synth 8-689] width (3) of port connection 'y' does not match port width (195) of module 'module175' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:64]
WARNING: [Synth 8-689] width (11) of port connection 'wire180' does not match port width (4) of module 'module175' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:64]
WARNING: [Synth 8-689] width (20) of port connection 'wire179' does not match port width (3) of module 'module175' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:64]
WARNING: [Synth 8-689] width (10) of port connection 'wire177' does not match port width (7) of module 'module175' [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:64]
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:1]
WARNING: [Synth 8-3936] Found unconnected internal register 'reg110_reg' and it is trimmed from '16' to '10' bits. [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:298]
WARNING: [Synth 8-3917] design top has port y[171] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[170] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[169] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[168] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[167] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[166] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[165] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[164] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[163] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[162] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[161] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[160] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[159] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[158] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[157] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[156] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[155] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[130] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[129] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[128] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[127] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[126] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[125] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[124] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[123] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[122] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[121] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[120] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[98] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[97] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[96] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[95] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[94] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[93] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[92] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[91] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[90] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[88] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[87] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[86] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[84] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[83] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[82] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[81] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[79] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[78] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[77] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[76] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[75] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[74] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[73] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[72] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[71] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[70] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[69] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[68] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[67] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[66] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[65] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[64] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[63] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[62] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[61] driven by constant 1
WARNING: [Synth 8-3917] design top has port y[41] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[40] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[39] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[38] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[37] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[36] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[35] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[34] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[33] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[32] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[30] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[29] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[28] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[27] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[26] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[25] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[24] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[23] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[22] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[20] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[19] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[18] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[17] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[16] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[15] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[14] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[13] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[12] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[11] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[10] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[9] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[8] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[7] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[6] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[5] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[0] driven by constant 0
WARNING: [Synth 8-7129] Port clk[0] in module module13 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.500 ; gain = 0.000 ; free physical = 13982 ; free virtual = 127390
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2898.500 ; gain = 0.000 ; free physical = 13991 ; free virtual = 127399
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbg676-3
INFO: [Device 21-403] Loading part xc7k70tfbg676-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2906.496 ; gain = 7.996 ; free physical = 13990 ; free virtual = 127397
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2906.496 ; gain = 7.996 ; free physical = 13915 ; free virtual = 127324
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   22 Bit       Adders := 2     
	   2 Input   22 Bit       Adders := 1     
	   2 Input   21 Bit       Adders := 2     
	   3 Input   21 Bit       Adders := 1     
	   3 Input   20 Bit       Adders := 2     
	   2 Input   20 Bit       Adders := 3     
	   3 Input   18 Bit       Adders := 2     
	   2 Input   18 Bit       Adders := 2     
	   2 Input   17 Bit       Adders := 2     
	   3 Input   15 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 1     
	   3 Input   14 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 3     
	   2 Input   11 Bit       Adders := 6     
	   3 Input   11 Bit       Adders := 2     
	   2 Input    7 Bit       Adders := 4     
	   3 Input    7 Bit       Adders := 1     
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 3     
+---XORs : 
	   2 Input     42 Bit         XORs := 2     
	   2 Input     26 Bit         XORs := 1     
	   2 Input     22 Bit         XORs := 3     
	   2 Input     21 Bit         XORs := 2     
	   2 Input     20 Bit         XORs := 2     
	   2 Input     19 Bit         XORs := 4     
	   2 Input     18 Bit         XORs := 2     
	   3 Input     18 Bit         XORs := 2     
	   2 Input     17 Bit         XORs := 4     
	   2 Input     16 Bit         XORs := 1     
	   2 Input     15 Bit         XORs := 2     
	   2 Input     14 Bit         XORs := 4     
	   2 Input     13 Bit         XORs := 3     
	   2 Input     11 Bit         XORs := 2     
	   2 Input     10 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 4     
	   2 Input      7 Bit         XORs := 1     
	   2 Input      6 Bit         XORs := 2     
	   2 Input      5 Bit         XORs := 5     
	   2 Input      3 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---XORs : 
	               28 Bit    Wide XORs := 2     
	               22 Bit    Wide XORs := 2     
	               20 Bit    Wide XORs := 2     
	               19 Bit    Wide XORs := 3     
	               18 Bit    Wide XORs := 8     
	               17 Bit    Wide XORs := 4     
	               15 Bit    Wide XORs := 2     
	               13 Bit    Wide XORs := 2     
	               12 Bit    Wide XORs := 1     
	               11 Bit    Wide XORs := 8     
	               10 Bit    Wide XORs := 1     
	                9 Bit    Wide XORs := 5     
	                6 Bit    Wide XORs := 5     
	                5 Bit    Wide XORs := 3     
	                4 Bit    Wide XORs := 1     
	                3 Bit    Wide XORs := 2     
	                2 Bit    Wide XORs := 3     
	                1 Bit    Wide XORs := 4     
+---Registers : 
	               22 Bit    Registers := 5     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 7     
	               19 Bit    Registers := 8     
	               18 Bit    Registers := 13    
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 4     
	               15 Bit    Registers := 8     
	               14 Bit    Registers := 7     
	               13 Bit    Registers := 5     
	               12 Bit    Registers := 3     
	               11 Bit    Registers := 12    
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 8     
	                6 Bit    Registers := 13    
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 10    
	                3 Bit    Registers := 6     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Multipliers : 
	               6x21  Multipliers := 4     
	               5x19  Multipliers := 1     
	                7x8  Multipliers := 1     
	               3x11  Multipliers := 1     
	                5x8  Multipliers := 2     
	               1x11  Multipliers := 1     
	               8x11  Multipliers := 2     
	                1x3  Multipliers := 1     
+---Muxes : 
	   2 Input   26 Bit        Muxes := 2     
	   2 Input   22 Bit        Muxes := 10    
	   2 Input   21 Bit        Muxes := 5     
	   2 Input   20 Bit        Muxes := 41    
	   2 Input   19 Bit        Muxes := 22    
	   3 Input   19 Bit        Muxes := 1     
	   2 Input   18 Bit        Muxes := 25    
	   2 Input   17 Bit        Muxes := 10    
	   2 Input   16 Bit        Muxes := 9     
	   2 Input   15 Bit        Muxes := 23    
	   2 Input   14 Bit        Muxes := 15    
	   2 Input   13 Bit        Muxes := 16    
	   2 Input   12 Bit        Muxes := 11    
	   3 Input   12 Bit        Muxes := 2     
	   2 Input   11 Bit        Muxes := 29    
	   3 Input   11 Bit        Muxes := 2     
	   4 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 9     
	   2 Input    9 Bit        Muxes := 12    
	   3 Input    9 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 22    
	   2 Input    7 Bit        Muxes := 25    
	   2 Input    6 Bit        Muxes := 17    
	   4 Input    6 Bit        Muxes := 1     
	   5 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 13    
	   2 Input    4 Bit        Muxes := 14    
	   2 Input    3 Bit        Muxes := 41    
	   2 Input    2 Bit        Muxes := 15    
	   2 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'reg247_reg' and it is trimmed from '16' to '12' bits. [/doc/wxy/2023_7_21/fuzz_7/vivado/rtl.v:118]
WARNING: [Synth 8-3917] design top has port y[171] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port clk[0] in module module13 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.496 ; gain = 7.996 ; free physical = 13682 ; free virtual = 127097
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.496 ; gain = 7.996 ; free physical = 13682 ; free virtual = 127096
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2906.496 ; gain = 7.996 ; free physical = 13680 ; free virtual = 127094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.496 ; gain = 7.996 ; free physical = 13678 ; free virtual = 127093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.496 ; gain = 7.996 ; free physical = 13678 ; free virtual = 127093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.496 ; gain = 7.996 ; free physical = 13678 ; free virtual = 127093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.496 ; gain = 7.996 ; free physical = 13678 ; free virtual = 127093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.496 ; gain = 7.996 ; free physical = 13678 ; free virtual = 127093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.496 ; gain = 7.996 ; free physical = 13678 ; free virtual = 127093
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     6|
|5     |LUT3   |    17|
|6     |LUT4   |    17|
|7     |LUT5   |     8|
|8     |LUT6   |    23|
|9     |FDRE   |     5|
|10    |IBUF   |    65|
|11    |OBUF   |   199|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------+------+
|      |Instance     |Module    |Cells |
+------+-------------+----------+------+
|1     |top          |          |   347|
|2     |  modinst252 |module114 |    31|
+------+-------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.496 ; gain = 7.996 ; free physical = 13678 ; free virtual = 127093
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 238 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.496 ; gain = 7.996 ; free physical = 13679 ; free virtual = 127094
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.504 ; gain = 7.996 ; free physical = 13679 ; free virtual = 127094
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.504 ; gain = 0.000 ; free physical = 13767 ; free virtual = 127182
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.523 ; gain = 0.000 ; free physical = 13697 ; free virtual = 127111
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 896783a8
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2962.523 ; gain = 64.031 ; free physical = 13902 ; free virtual = 127316
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Fri Jul 21 20:34:39 2023...
--------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT1   |     1|
|4     |LUT2   |     6|
|5     |LUT3   |    17|
|6     |LUT4   |    17|
|7     |LUT5   |     8|
|8     |LUT6   |    23|
|9     |FDRE   |     5|
|10    |IBUF   |    65|
|11    |OBUF   |   199|
+------+-------+------+

Report Instance Areas: 
+------+-------------+----------+------+
|      |Instance     |Module    |Cells |
+------+-------------+----------+------+
|1     |top          |          |   347|
|2     |  modinst252 |module114 |    31|
+------+-------------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.496 ; gain = 7.996 ; free physical = 13678 ; free virtual = 127093
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 238 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.496 ; gain = 7.996 ; free physical = 13679 ; free virtual = 127094
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2906.504 ; gain = 7.996 ; free physical = 13679 ; free virtual = 127094
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2906.504 ; gain = 0.000 ; free physical = 13767 ; free virtual = 127182
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2962.523 ; gain = 0.000 ; free physical = 13697 ; free virtual = 127111
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 896783a8
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 2962.523 ; gain = 64.031 ; free physical = 13902 ; free virtual = 127316
# write_verilog -force syn_vivado.v
INFO: [Common 17-206] Exiting Vivado at Fri Jul 21 20:34:39 2023...
