// Seed: 400769155
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29
);
  output wire id_29;
  input wire id_28;
  output wire id_27;
  inout wire id_26;
  inout wire id_25;
  inout wire id_24;
  inout wire id_23;
  input wire id_22;
  inout wire id_21;
  output wire id_20;
  output wire id_19;
  output wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  tri0 id_30 = 1;
  assign id_25 = id_1;
  wire id_31;
  wire id_32;
  wire id_33;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32
);
  output wire id_32;
  output wire id_31;
  output wire id_30;
  input wire id_29;
  input wire id_28;
  input wire id_27;
  input wire id_26;
  output wire id_25;
  input wire id_24;
  inout wire id_23;
  input wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  input wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_33;
  module_0 modCall_1 (
      id_4,
      id_23,
      id_22,
      id_17,
      id_31,
      id_11,
      id_6,
      id_5,
      id_4,
      id_12,
      id_17,
      id_13,
      id_13,
      id_1,
      id_29,
      id_25,
      id_6,
      id_14,
      id_23,
      id_25,
      id_33,
      id_16,
      id_33,
      id_23,
      id_17,
      id_13,
      id_11,
      id_1,
      id_18
  );
  wire id_34;
  wire id_35;
  assign id_7  = 1;
  assign id_11 = (id_12) ? id_26 : id_28;
  always @(posedge 1) begin : LABEL_0
    begin : LABEL_0
      if (id_20) id_30 <= 1'b0;
      id_9[1] = id_12;
      id_31   = 1;
    end
  end
  assign id_6 = id_20;
endmodule
