$date
	Sat May 13 01:17:40 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dff_tb $end
$var wire 1 ! Qbar $end
$var wire 1 " Q $end
$var reg 1 # D $end
$var reg 1 $ clock $end
$scope module DUT $end
$var wire 1 # D $end
$var wire 1 $ clock $end
$var reg 1 " Q $end
$var reg 1 ! Qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0$
x#
x"
x!
$end
#10
1$
0#
#20
0!
1"
0$
1#
#30
1$
#40
1!
0"
0$
0#
