#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* miso */
miso__0__MASK EQU 0x08
miso__0__PC EQU CYREG_PRT1_PC3
miso__0__PORT EQU 1
miso__0__SHIFT EQU 3
miso__AG EQU CYREG_PRT1_AG
miso__AMUX EQU CYREG_PRT1_AMUX
miso__BIE EQU CYREG_PRT1_BIE
miso__BIT_MASK EQU CYREG_PRT1_BIT_MASK
miso__BYP EQU CYREG_PRT1_BYP
miso__CTL EQU CYREG_PRT1_CTL
miso__DM0 EQU CYREG_PRT1_DM0
miso__DM1 EQU CYREG_PRT1_DM1
miso__DM2 EQU CYREG_PRT1_DM2
miso__DR EQU CYREG_PRT1_DR
miso__INP_DIS EQU CYREG_PRT1_INP_DIS
miso__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
miso__LCD_EN EQU CYREG_PRT1_LCD_EN
miso__MASK EQU 0x08
miso__PORT EQU 1
miso__PRT EQU CYREG_PRT1_PRT
miso__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
miso__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
miso__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
miso__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
miso__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
miso__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
miso__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
miso__PS EQU CYREG_PRT1_PS
miso__SHIFT EQU 3
miso__SLW EQU CYREG_PRT1_SLW

/* mosi */
mosi__0__MASK EQU 0x10
mosi__0__PC EQU CYREG_PRT1_PC4
mosi__0__PORT EQU 1
mosi__0__SHIFT EQU 4
mosi__AG EQU CYREG_PRT1_AG
mosi__AMUX EQU CYREG_PRT1_AMUX
mosi__BIE EQU CYREG_PRT1_BIE
mosi__BIT_MASK EQU CYREG_PRT1_BIT_MASK
mosi__BYP EQU CYREG_PRT1_BYP
mosi__CTL EQU CYREG_PRT1_CTL
mosi__DM0 EQU CYREG_PRT1_DM0
mosi__DM1 EQU CYREG_PRT1_DM1
mosi__DM2 EQU CYREG_PRT1_DM2
mosi__DR EQU CYREG_PRT1_DR
mosi__INP_DIS EQU CYREG_PRT1_INP_DIS
mosi__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
mosi__LCD_EN EQU CYREG_PRT1_LCD_EN
mosi__MASK EQU 0x10
mosi__PORT EQU 1
mosi__PRT EQU CYREG_PRT1_PRT
mosi__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
mosi__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
mosi__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
mosi__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
mosi__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
mosi__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
mosi__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
mosi__PS EQU CYREG_PRT1_PS
mosi__SHIFT EQU 4
mosi__SLW EQU CYREG_PRT1_SLW

/* sclk */
sclk__0__MASK EQU 0x02
sclk__0__PC EQU CYREG_PRT1_PC1
sclk__0__PORT EQU 1
sclk__0__SHIFT EQU 1
sclk__AG EQU CYREG_PRT1_AG
sclk__AMUX EQU CYREG_PRT1_AMUX
sclk__BIE EQU CYREG_PRT1_BIE
sclk__BIT_MASK EQU CYREG_PRT1_BIT_MASK
sclk__BYP EQU CYREG_PRT1_BYP
sclk__CTL EQU CYREG_PRT1_CTL
sclk__DM0 EQU CYREG_PRT1_DM0
sclk__DM1 EQU CYREG_PRT1_DM1
sclk__DM2 EQU CYREG_PRT1_DM2
sclk__DR EQU CYREG_PRT1_DR
sclk__INP_DIS EQU CYREG_PRT1_INP_DIS
sclk__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
sclk__LCD_EN EQU CYREG_PRT1_LCD_EN
sclk__MASK EQU 0x02
sclk__PORT EQU 1
sclk__PRT EQU CYREG_PRT1_PRT
sclk__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
sclk__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
sclk__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
sclk__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
sclk__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
sclk__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
sclk__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
sclk__PS EQU CYREG_PRT1_PS
sclk__SHIFT EQU 1
sclk__SLW EQU CYREG_PRT1_SLW

/* I2C_1_I2C_FF */
I2C_1_I2C_FF__ADR EQU CYREG_I2C_ADR
I2C_1_I2C_FF__CFG EQU CYREG_I2C_CFG
I2C_1_I2C_FF__CLK_DIV1 EQU CYREG_I2C_CLK_DIV1
I2C_1_I2C_FF__CLK_DIV2 EQU CYREG_I2C_CLK_DIV2
I2C_1_I2C_FF__CSR EQU CYREG_I2C_CSR
I2C_1_I2C_FF__D EQU CYREG_I2C_D
I2C_1_I2C_FF__MCSR EQU CYREG_I2C_MCSR
I2C_1_I2C_FF__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
I2C_1_I2C_FF__PM_ACT_MSK EQU 0x04
I2C_1_I2C_FF__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
I2C_1_I2C_FF__PM_STBY_MSK EQU 0x04
I2C_1_I2C_FF__TMOUT_CFG0 EQU CYREG_I2C_TMOUT_CFG0
I2C_1_I2C_FF__TMOUT_CFG1 EQU CYREG_I2C_TMOUT_CFG1
I2C_1_I2C_FF__TMOUT_CSR EQU CYREG_I2C_TMOUT_CSR
I2C_1_I2C_FF__TMOUT_SR EQU CYREG_I2C_TMOUT_SR
I2C_1_I2C_FF__XCFG EQU CYREG_I2C_XCFG

/* I2C_1_I2C_IRQ */
I2C_1_I2C_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
I2C_1_I2C_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
I2C_1_I2C_IRQ__INTC_MASK EQU 0x8000
I2C_1_I2C_IRQ__INTC_NUMBER EQU 15
I2C_1_I2C_IRQ__INTC_PRIOR_NUM EQU 7
I2C_1_I2C_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_15
I2C_1_I2C_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
I2C_1_I2C_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* PWM_1_2_clk */
PWM_1_2_clk__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
PWM_1_2_clk__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
PWM_1_2_clk__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
PWM_1_2_clk__CFG2_SRC_SEL_MASK EQU 0x07
PWM_1_2_clk__INDEX EQU 0x00
PWM_1_2_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_1_2_clk__PM_ACT_MSK EQU 0x01
PWM_1_2_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_1_2_clk__PM_STBY_MSK EQU 0x01

/* PWM_1_PWMUDB */
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB03_04_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB03_04_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB03_04_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB03_04_MSK
PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB03_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB03_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_1_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB03_MSK
PWM_1_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_1_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
PWM_1_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_1_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_1_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_1_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_1_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_1_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_1_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_1_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB05_MSK
PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB05_ST
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB00_01_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB00_01_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB00_01_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB00_01_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB00_01_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB00_01_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB00_01_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB00_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB00_A0
PWM_1_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB00_A1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB00_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB00_D0
PWM_1_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB00_D1
PWM_1_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB00_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB00_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB00_F0
PWM_1_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB00_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB01_02_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB01_02_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB01_02_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB01_02_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB01_02_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB01_02_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB01_A0_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB01_A0
PWM_1_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB01_A1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB01_D0_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB01_D0
PWM_1_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB01_D1
PWM_1_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB01_F0_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB01_F0
PWM_1_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB01_F1
PWM_1_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
PWM_1_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL

/* PWM_2_PWMUDB */
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB14_15_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB14_15_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB14_15_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB14_15_MSK
PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB14_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB14_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB14_ST_CTL
PWM_2_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB14_MSK
PWM_2_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_2_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB03_04_ST
PWM_2_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_2_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_2_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_2_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_2_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_2_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_2_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_2_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB03_MSK
PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB03_ST_CTL
PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB03_ST
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB12_13_A0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB12_13_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB12_13_D0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB12_13_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB12_13_F0
PWM_2_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB12_13_F1
PWM_2_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB12_A0_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB12_A0
PWM_2_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB12_A1
PWM_2_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB12_D0_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB12_D0
PWM_2_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB12_D1
PWM_2_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB12_F0_F1
PWM_2_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB12_F0
PWM_2_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB12_F1
PWM_2_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB13_14_A0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB13_14_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB13_14_D0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB13_14_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB13_14_F0
PWM_2_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB13_14_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB13_A0_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB13_A0
PWM_2_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB13_A1
PWM_2_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB13_D0_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB13_D0
PWM_2_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB13_D1
PWM_2_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB13_F0_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB13_F0
PWM_2_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB13_F1
PWM_2_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
PWM_2_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL

/* PWM_3_4_clk */
PWM_3_4_clk__CFG0 EQU CYREG_CLKDIST_DCFG4_CFG0
PWM_3_4_clk__CFG1 EQU CYREG_CLKDIST_DCFG4_CFG1
PWM_3_4_clk__CFG2 EQU CYREG_CLKDIST_DCFG4_CFG2
PWM_3_4_clk__CFG2_SRC_SEL_MASK EQU 0x07
PWM_3_4_clk__INDEX EQU 0x04
PWM_3_4_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_3_4_clk__PM_ACT_MSK EQU 0x10
PWM_3_4_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_3_4_clk__PM_STBY_MSK EQU 0x10

/* PWM_3_PWMUDB */
PWM_3_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB11_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB11_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_3_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_3_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_3_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB11_MSK
PWM_3_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_3_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_3_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_3_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_3_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_3_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_3_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_3_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_3_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_3_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB11_MSK
PWM_3_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_3_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B1_UDB11_ST_CTL
PWM_3_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB11_ST
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB10_11_A0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB10_11_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB10_11_D0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB10_11_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB10_11_F0
PWM_3_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB10_11_F1
PWM_3_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB10_A0_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB10_A0
PWM_3_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB10_A1
PWM_3_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB10_D0_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB10_D0
PWM_3_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB10_D1
PWM_3_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB10_F0_F1
PWM_3_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB10_F0
PWM_3_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB10_F1
PWM_3_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB11_A0_A1
PWM_3_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB11_A0
PWM_3_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB11_A1
PWM_3_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB11_D0_D1
PWM_3_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB11_D0
PWM_3_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB11_D1
PWM_3_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB11_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB11_F0_F1
PWM_3_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB11_F0
PWM_3_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB11_F1
PWM_3_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL
PWM_3_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB11_MSK_ACTL

/* PWM_4_PWMUDB */
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB02_03_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB02_03_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB02_03_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB02_03_MSK
PWM_4_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_4_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB02_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB02_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB02_ST_CTL
PWM_4_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_4_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_4_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB02_MSK
PWM_4_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_4_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_4_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
PWM_4_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_4_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_4_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_4_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_4_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_4_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_4_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_4_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB07_MSK
PWM_4_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_4_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB07_ST
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB02_03_A0
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB02_03_A1
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB02_03_D0
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB02_03_D1
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB02_03_F0
PWM_4_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB02_03_F1
PWM_4_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB02_A0_A1
PWM_4_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB02_A0
PWM_4_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB02_A1
PWM_4_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB02_D0_D1
PWM_4_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB02_D0
PWM_4_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB02_D1
PWM_4_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB02_F0_F1
PWM_4_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB02_F0
PWM_4_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB02_F1
PWM_4_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB02_MSK_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB03_04_A0
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB03_04_A1
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB03_04_D0
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB03_04_D1
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_04_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB03_04_F0
PWM_4_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB03_04_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB03_A0_A1
PWM_4_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB03_A0
PWM_4_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB03_A1
PWM_4_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB03_D0_D1
PWM_4_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB03_D0
PWM_4_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB03_D1
PWM_4_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB03_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB03_F0_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB03_F0
PWM_4_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB03_F1
PWM_4_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL
PWM_4_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB03_MSK_ACTL

/* PWM_5_6_clk */
PWM_5_6_clk__CFG0 EQU CYREG_CLKDIST_DCFG3_CFG0
PWM_5_6_clk__CFG1 EQU CYREG_CLKDIST_DCFG3_CFG1
PWM_5_6_clk__CFG2 EQU CYREG_CLKDIST_DCFG3_CFG2
PWM_5_6_clk__CFG2_SRC_SEL_MASK EQU 0x07
PWM_5_6_clk__INDEX EQU 0x03
PWM_5_6_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_5_6_clk__PM_ACT_MSK EQU 0x08
PWM_5_6_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_5_6_clk__PM_STBY_MSK EQU 0x08

/* PWM_5_PWMUDB */
PWM_5_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_5_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB15_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB15_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_5_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_5_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_5_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_5_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB15_MSK
PWM_5_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_5_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_5_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_5_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
PWM_5_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_5_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_5_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_5_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_5_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_5_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_5_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_5_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B1_UDB04_MSK
PWM_5_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_5_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B1_UDB04_ST
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
PWM_5_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
PWM_5_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
PWM_5_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B1_UDB04_A0
PWM_5_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B1_UDB04_A1
PWM_5_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
PWM_5_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B1_UDB04_D0
PWM_5_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B1_UDB04_D1
PWM_5_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
PWM_5_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
PWM_5_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B1_UDB04_F0
PWM_5_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B1_UDB04_F1
PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B1_UDB05_06_A0
PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B1_UDB05_06_A1
PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B1_UDB05_06_D0
PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B1_UDB05_06_D1
PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B1_UDB05_06_F0
PWM_5_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B1_UDB05_06_F1
PWM_5_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B1_UDB05_A0_A1
PWM_5_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B1_UDB05_A0
PWM_5_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B1_UDB05_A1
PWM_5_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B1_UDB05_D0_D1
PWM_5_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B1_UDB05_D0
PWM_5_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B1_UDB05_D1
PWM_5_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
PWM_5_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B1_UDB05_F0_F1
PWM_5_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B1_UDB05_F0
PWM_5_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B1_UDB05_F1

/* PWM_6_PWMUDB */
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB10_11_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB10_11_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB10_11_MSK
PWM_6_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB10_11_MSK
PWM_6_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_6_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B1_UDB10_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B1_UDB10_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B1_UDB10_ST_CTL
PWM_6_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_6_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
PWM_6_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B1_UDB10_MSK
PWM_6_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_6_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_6_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_6_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_6_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_6_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_6_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_6_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_6_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_6_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB15_MSK
PWM_6_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_6_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_6_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_6_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_6_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
PWM_6_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB15_ST
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB14_15_A0
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB14_15_A1
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB14_15_D0
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB14_15_D1
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB14_15_F0
PWM_6_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB14_15_F1
PWM_6_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB14_A0_A1
PWM_6_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB14_A0
PWM_6_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB14_A1
PWM_6_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB14_D0_D1
PWM_6_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB14_D0
PWM_6_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB14_D1
PWM_6_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB14_F0_F1
PWM_6_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB14_F0
PWM_6_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB14_F1
PWM_6_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
PWM_6_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB15_A0
PWM_6_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB15_A1
PWM_6_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
PWM_6_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB15_D0
PWM_6_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB15_D1
PWM_6_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
PWM_6_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB15_F0
PWM_6_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB15_F1
PWM_6_PWMUDB_sP16_pwmdp_u1__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
PWM_6_PWMUDB_sP16_pwmdp_u1__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL

/* PWM_7_8_clk */
PWM_7_8_clk__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
PWM_7_8_clk__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
PWM_7_8_clk__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
PWM_7_8_clk__CFG2_SRC_SEL_MASK EQU 0x07
PWM_7_8_clk__INDEX EQU 0x01
PWM_7_8_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
PWM_7_8_clk__PM_ACT_MSK EQU 0x02
PWM_7_8_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
PWM_7_8_clk__PM_STBY_MSK EQU 0x02

/* PWM_7_PWMUDB */
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB12_13_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB12_13_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB12_13_MSK
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB12_13_MSK
PWM_7_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB12_13_MSK
PWM_7_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_7_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB12_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB12_ST_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB12_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB12_ST_CTL
PWM_7_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_7_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_7_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_7_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB12_MSK
PWM_7_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_7_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_7_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_13_ACTL
PWM_7_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB12_13_ST
PWM_7_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_7_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_7_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_7_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_7_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_7_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_7_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_7_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB12_MSK
PWM_7_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_7_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB12_MSK_ACTL
PWM_7_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB12_ACTL
PWM_7_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB12_ST_CTL
PWM_7_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB12_ST_CTL
PWM_7_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB12_ST
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
PWM_7_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
PWM_7_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
PWM_7_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB10_A0
PWM_7_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB10_A1
PWM_7_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
PWM_7_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB10_D0
PWM_7_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB10_D1
PWM_7_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
PWM_7_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB10_F0
PWM_7_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB10_F1
PWM_7_PWMUDB_sP16_pwmdp_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
PWM_7_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
PWM_7_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
PWM_7_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB11_A0
PWM_7_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB11_A1
PWM_7_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
PWM_7_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB11_D0
PWM_7_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB11_D1
PWM_7_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
PWM_7_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
PWM_7_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB11_F0
PWM_7_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB11_F1

/* PWM_8_PWMUDB */
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB08_09_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB08_09_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB08_09_MSK
PWM_8_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB08_09_MSK
PWM_8_PWMUDB_genblk1_ctrlreg__7__MASK EQU 0x80
PWM_8_PWMUDB_genblk1_ctrlreg__7__POS EQU 7
PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_REG EQU CYREG_B0_UDB08_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_REG EQU CYREG_B0_UDB08_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_8_PWMUDB_genblk1_ctrlreg__MASK EQU 0x80
PWM_8_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_8_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_8_PWMUDB_genblk1_ctrlreg__PERIOD_REG EQU CYREG_B0_UDB08_MSK
PWM_8_PWMUDB_genblk8_stsreg__0__MASK EQU 0x01
PWM_8_PWMUDB_genblk8_stsreg__0__POS EQU 0
PWM_8_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
PWM_8_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
PWM_8_PWMUDB_genblk8_stsreg__2__MASK EQU 0x04
PWM_8_PWMUDB_genblk8_stsreg__2__POS EQU 2
PWM_8_PWMUDB_genblk8_stsreg__3__MASK EQU 0x08
PWM_8_PWMUDB_genblk8_stsreg__3__POS EQU 3
PWM_8_PWMUDB_genblk8_stsreg__5__MASK EQU 0x20
PWM_8_PWMUDB_genblk8_stsreg__5__POS EQU 5
PWM_8_PWMUDB_genblk8_stsreg__MASK EQU 0x2D
PWM_8_PWMUDB_genblk8_stsreg__MASK_REG EQU CYREG_B0_UDB08_MSK
PWM_8_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_8_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB08_MSK_ACTL
PWM_8_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
PWM_8_PWMUDB_genblk8_stsreg__STATUS_CNT_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_8_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG EQU CYREG_B0_UDB08_ST_CTL
PWM_8_PWMUDB_genblk8_stsreg__STATUS_REG EQU CYREG_B0_UDB08_ST
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG EQU CYREG_B0_UDB06_07_A0
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG EQU CYREG_B0_UDB06_07_A1
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG EQU CYREG_B0_UDB06_07_D0
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG EQU CYREG_B0_UDB06_07_D1
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG EQU CYREG_B0_UDB06_07_F0
PWM_8_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG EQU CYREG_B0_UDB06_07_F1
PWM_8_PWMUDB_sP16_pwmdp_u0__A0_A1_REG EQU CYREG_B0_UDB06_A0_A1
PWM_8_PWMUDB_sP16_pwmdp_u0__A0_REG EQU CYREG_B0_UDB06_A0
PWM_8_PWMUDB_sP16_pwmdp_u0__A1_REG EQU CYREG_B0_UDB06_A1
PWM_8_PWMUDB_sP16_pwmdp_u0__D0_D1_REG EQU CYREG_B0_UDB06_D0_D1
PWM_8_PWMUDB_sP16_pwmdp_u0__D0_REG EQU CYREG_B0_UDB06_D0
PWM_8_PWMUDB_sP16_pwmdp_u0__D1_REG EQU CYREG_B0_UDB06_D1
PWM_8_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
PWM_8_PWMUDB_sP16_pwmdp_u0__F0_F1_REG EQU CYREG_B0_UDB06_F0_F1
PWM_8_PWMUDB_sP16_pwmdp_u0__F0_REG EQU CYREG_B0_UDB06_F0
PWM_8_PWMUDB_sP16_pwmdp_u0__F1_REG EQU CYREG_B0_UDB06_F1
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
PWM_8_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
PWM_8_PWMUDB_sP16_pwmdp_u1__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
PWM_8_PWMUDB_sP16_pwmdp_u1__A0_REG EQU CYREG_B0_UDB07_A0
PWM_8_PWMUDB_sP16_pwmdp_u1__A1_REG EQU CYREG_B0_UDB07_A1
PWM_8_PWMUDB_sP16_pwmdp_u1__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
PWM_8_PWMUDB_sP16_pwmdp_u1__D0_REG EQU CYREG_B0_UDB07_D0
PWM_8_PWMUDB_sP16_pwmdp_u1__D1_REG EQU CYREG_B0_UDB07_D1
PWM_8_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
PWM_8_PWMUDB_sP16_pwmdp_u1__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
PWM_8_PWMUDB_sP16_pwmdp_u1__F0_REG EQU CYREG_B0_UDB07_F0
PWM_8_PWMUDB_sP16_pwmdp_u1__F1_REG EQU CYREG_B0_UDB07_F1

/* SCL_1 */
SCL_1__0__MASK EQU 0x80
SCL_1__0__PC EQU CYREG_PRT1_PC7
SCL_1__0__PORT EQU 1
SCL_1__0__SHIFT EQU 7
SCL_1__AG EQU CYREG_PRT1_AG
SCL_1__AMUX EQU CYREG_PRT1_AMUX
SCL_1__BIE EQU CYREG_PRT1_BIE
SCL_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SCL_1__BYP EQU CYREG_PRT1_BYP
SCL_1__CTL EQU CYREG_PRT1_CTL
SCL_1__DM0 EQU CYREG_PRT1_DM0
SCL_1__DM1 EQU CYREG_PRT1_DM1
SCL_1__DM2 EQU CYREG_PRT1_DM2
SCL_1__DR EQU CYREG_PRT1_DR
SCL_1__INP_DIS EQU CYREG_PRT1_INP_DIS
SCL_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SCL_1__LCD_EN EQU CYREG_PRT1_LCD_EN
SCL_1__MASK EQU 0x80
SCL_1__PORT EQU 1
SCL_1__PRT EQU CYREG_PRT1_PRT
SCL_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SCL_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SCL_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SCL_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SCL_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SCL_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SCL_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SCL_1__PS EQU CYREG_PRT1_PS
SCL_1__SHIFT EQU 7
SCL_1__SLW EQU CYREG_PRT1_SLW

/* SDA_1 */
SDA_1__0__MASK EQU 0x40
SDA_1__0__PC EQU CYREG_PRT1_PC6
SDA_1__0__PORT EQU 1
SDA_1__0__SHIFT EQU 6
SDA_1__AG EQU CYREG_PRT1_AG
SDA_1__AMUX EQU CYREG_PRT1_AMUX
SDA_1__BIE EQU CYREG_PRT1_BIE
SDA_1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
SDA_1__BYP EQU CYREG_PRT1_BYP
SDA_1__CTL EQU CYREG_PRT1_CTL
SDA_1__DM0 EQU CYREG_PRT1_DM0
SDA_1__DM1 EQU CYREG_PRT1_DM1
SDA_1__DM2 EQU CYREG_PRT1_DM2
SDA_1__DR EQU CYREG_PRT1_DR
SDA_1__INP_DIS EQU CYREG_PRT1_INP_DIS
SDA_1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
SDA_1__LCD_EN EQU CYREG_PRT1_LCD_EN
SDA_1__MASK EQU 0x40
SDA_1__PORT EQU 1
SDA_1__PRT EQU CYREG_PRT1_PRT
SDA_1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
SDA_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
SDA_1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
SDA_1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
SDA_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
SDA_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
SDA_1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
SDA_1__PS EQU CYREG_PRT1_PS
SDA_1__SHIFT EQU 6
SDA_1__SLW EQU CYREG_PRT1_SLW

/* SPIS_1_BSPIS */
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB08_09_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB08_09_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB08_09_MSK
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB08_09_MSK
SPIS_1_BSPIS_es3_SPISlave_BitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB08_09_MSK
SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_REG EQU CYREG_B1_UDB08_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB08_ST_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__COUNT_REG EQU CYREG_B1_UDB08_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__COUNT_ST_REG EQU CYREG_B1_UDB08_ST_CTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
SPIS_1_BSPIS_es3_SPISlave_BitCounter__PERIOD_REG EQU CYREG_B1_UDB08_MSK
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__3__MASK EQU 0x08
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__3__POS EQU 3
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__4__MASK EQU 0x10
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__4__POS EQU 4
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__5__MASK EQU 0x20
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__5__POS EQU 5
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__6__MASK EQU 0x40
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__6__POS EQU 6
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__MASK EQU 0x78
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__MASK_REG EQU CYREG_B0_UDB11_MSK
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
SPIS_1_BSPIS_es3_SPISlave_RxStsReg__STATUS_REG EQU CYREG_B0_UDB11_ST
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_A0_REG EQU CYREG_B0_UDB09_10_A0
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_A1_REG EQU CYREG_B0_UDB09_10_A1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_D0_REG EQU CYREG_B0_UDB09_10_D0
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_D1_REG EQU CYREG_B0_UDB09_10_D1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_F0_REG EQU CYREG_B0_UDB09_10_F0
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__16BIT_F1_REG EQU CYREG_B0_UDB09_10_F1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A0_A1_REG EQU CYREG_B0_UDB09_A0_A1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A0_REG EQU CYREG_B0_UDB09_A0
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__A1_REG EQU CYREG_B0_UDB09_A1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D0_D1_REG EQU CYREG_B0_UDB09_D0_D1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D0_REG EQU CYREG_B0_UDB09_D0
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__D1_REG EQU CYREG_B0_UDB09_D1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F0_F1_REG EQU CYREG_B0_UDB09_F0_F1
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F0_REG EQU CYREG_B0_UDB09_F0
SPIS_1_BSPIS_es3_SPISlave_sR8_Dp_u0__F1_REG EQU CYREG_B0_UDB09_F1
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__0__MASK EQU 0x01
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__0__POS EQU 0
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__1__MASK EQU 0x02
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__1__POS EQU 1
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__2__MASK EQU 0x04
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__2__POS EQU 2
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__6__MASK EQU 0x40
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__6__POS EQU 6
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__MASK EQU 0x47
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__MASK_REG EQU CYREG_B0_UDB10_MSK
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
SPIS_1_BSPIS_es3_SPISlave_TxStsReg__STATUS_REG EQU CYREG_B0_UDB10_ST

/* SPIS_1_IntClock */
SPIS_1_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG6_CFG0
SPIS_1_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG6_CFG1
SPIS_1_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG6_CFG2
SPIS_1_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
SPIS_1_IntClock__INDEX EQU 0x06
SPIS_1_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
SPIS_1_IntClock__PM_ACT_MSK EQU 0x40
SPIS_1_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
SPIS_1_IntClock__PM_STBY_MSK EQU 0x40

/* Clock_1 */
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG5_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG5_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG5_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x05
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x20
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x20

/* IDAC8_1_viDAC8 */
IDAC8_1_viDAC8__CR0 EQU CYREG_DAC0_CR0
IDAC8_1_viDAC8__CR1 EQU CYREG_DAC0_CR1
IDAC8_1_viDAC8__D EQU CYREG_DAC0_D
IDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
IDAC8_1_viDAC8__PM_ACT_MSK EQU 0x01
IDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
IDAC8_1_viDAC8__PM_STBY_MSK EQU 0x01
IDAC8_1_viDAC8__STROBE EQU CYREG_DAC0_STROBE
IDAC8_1_viDAC8__SW0 EQU CYREG_DAC0_SW0
IDAC8_1_viDAC8__SW2 EQU CYREG_DAC0_SW2
IDAC8_1_viDAC8__SW3 EQU CYREG_DAC0_SW3
IDAC8_1_viDAC8__SW4 EQU CYREG_DAC0_SW4
IDAC8_1_viDAC8__TR EQU CYREG_DAC0_TR
IDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
IDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
IDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
IDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
IDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
IDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
IDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
IDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
IDAC8_1_viDAC8__TST EQU CYREG_DAC0_TST

/* VDAC8_1_viDAC8 */
VDAC8_1_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_1_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_1_viDAC8__D EQU CYREG_DAC3_D
VDAC8_1_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_1_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_1_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_1_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_1_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_1_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_1_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_1_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_1_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_1_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_1_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_1_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_1_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_1_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_1_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_1_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_1_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_1_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_1_viDAC8__TST EQU CYREG_DAC3_TST

/* VDAC8_2_viDAC8 */
VDAC8_2_viDAC8__CR0 EQU CYREG_DAC2_CR0
VDAC8_2_viDAC8__CR1 EQU CYREG_DAC2_CR1
VDAC8_2_viDAC8__D EQU CYREG_DAC2_D
VDAC8_2_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_2_viDAC8__PM_ACT_MSK EQU 0x04
VDAC8_2_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_2_viDAC8__PM_STBY_MSK EQU 0x04
VDAC8_2_viDAC8__STROBE EQU CYREG_DAC2_STROBE
VDAC8_2_viDAC8__SW0 EQU CYREG_DAC2_SW0
VDAC8_2_viDAC8__SW2 EQU CYREG_DAC2_SW2
VDAC8_2_viDAC8__SW3 EQU CYREG_DAC2_SW3
VDAC8_2_viDAC8__SW4 EQU CYREG_DAC2_SW4
VDAC8_2_viDAC8__TR EQU CYREG_DAC2_TR
VDAC8_2_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M1
VDAC8_2_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M2
VDAC8_2_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M3
VDAC8_2_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M4
VDAC8_2_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M5
VDAC8_2_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M6
VDAC8_2_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M7
VDAC8_2_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC2_M8
VDAC8_2_viDAC8__TST EQU CYREG_DAC2_TST

/* GPIO_2_0 */
GPIO_2_0__0__MASK EQU 0x01
GPIO_2_0__0__PC EQU CYREG_PRT2_PC0
GPIO_2_0__0__PORT EQU 2
GPIO_2_0__0__SHIFT EQU 0
GPIO_2_0__AG EQU CYREG_PRT2_AG
GPIO_2_0__AMUX EQU CYREG_PRT2_AMUX
GPIO_2_0__BIE EQU CYREG_PRT2_BIE
GPIO_2_0__BIT_MASK EQU CYREG_PRT2_BIT_MASK
GPIO_2_0__BYP EQU CYREG_PRT2_BYP
GPIO_2_0__CTL EQU CYREG_PRT2_CTL
GPIO_2_0__DM0 EQU CYREG_PRT2_DM0
GPIO_2_0__DM1 EQU CYREG_PRT2_DM1
GPIO_2_0__DM2 EQU CYREG_PRT2_DM2
GPIO_2_0__DR EQU CYREG_PRT2_DR
GPIO_2_0__INP_DIS EQU CYREG_PRT2_INP_DIS
GPIO_2_0__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
GPIO_2_0__LCD_EN EQU CYREG_PRT2_LCD_EN
GPIO_2_0__MASK EQU 0x01
GPIO_2_0__PORT EQU 2
GPIO_2_0__PRT EQU CYREG_PRT2_PRT
GPIO_2_0__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
GPIO_2_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
GPIO_2_0__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
GPIO_2_0__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
GPIO_2_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
GPIO_2_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
GPIO_2_0__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
GPIO_2_0__PS EQU CYREG_PRT2_PS
GPIO_2_0__SHIFT EQU 0
GPIO_2_0__SLW EQU CYREG_PRT2_SLW

/* GPIO_2_1 */
GPIO_2_1__0__MASK EQU 0x02
GPIO_2_1__0__PC EQU CYREG_PRT2_PC1
GPIO_2_1__0__PORT EQU 2
GPIO_2_1__0__SHIFT EQU 1
GPIO_2_1__AG EQU CYREG_PRT2_AG
GPIO_2_1__AMUX EQU CYREG_PRT2_AMUX
GPIO_2_1__BIE EQU CYREG_PRT2_BIE
GPIO_2_1__BIT_MASK EQU CYREG_PRT2_BIT_MASK
GPIO_2_1__BYP EQU CYREG_PRT2_BYP
GPIO_2_1__CTL EQU CYREG_PRT2_CTL
GPIO_2_1__DM0 EQU CYREG_PRT2_DM0
GPIO_2_1__DM1 EQU CYREG_PRT2_DM1
GPIO_2_1__DM2 EQU CYREG_PRT2_DM2
GPIO_2_1__DR EQU CYREG_PRT2_DR
GPIO_2_1__INP_DIS EQU CYREG_PRT2_INP_DIS
GPIO_2_1__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
GPIO_2_1__LCD_EN EQU CYREG_PRT2_LCD_EN
GPIO_2_1__MASK EQU 0x02
GPIO_2_1__PORT EQU 2
GPIO_2_1__PRT EQU CYREG_PRT2_PRT
GPIO_2_1__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
GPIO_2_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
GPIO_2_1__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
GPIO_2_1__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
GPIO_2_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
GPIO_2_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
GPIO_2_1__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
GPIO_2_1__PS EQU CYREG_PRT2_PS
GPIO_2_1__SHIFT EQU 1
GPIO_2_1__SLW EQU CYREG_PRT2_SLW

/* GPIO_2_2 */
GPIO_2_2__0__MASK EQU 0x04
GPIO_2_2__0__PC EQU CYREG_PRT2_PC2
GPIO_2_2__0__PORT EQU 2
GPIO_2_2__0__SHIFT EQU 2
GPIO_2_2__AG EQU CYREG_PRT2_AG
GPIO_2_2__AMUX EQU CYREG_PRT2_AMUX
GPIO_2_2__BIE EQU CYREG_PRT2_BIE
GPIO_2_2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
GPIO_2_2__BYP EQU CYREG_PRT2_BYP
GPIO_2_2__CTL EQU CYREG_PRT2_CTL
GPIO_2_2__DM0 EQU CYREG_PRT2_DM0
GPIO_2_2__DM1 EQU CYREG_PRT2_DM1
GPIO_2_2__DM2 EQU CYREG_PRT2_DM2
GPIO_2_2__DR EQU CYREG_PRT2_DR
GPIO_2_2__INP_DIS EQU CYREG_PRT2_INP_DIS
GPIO_2_2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
GPIO_2_2__LCD_EN EQU CYREG_PRT2_LCD_EN
GPIO_2_2__MASK EQU 0x04
GPIO_2_2__PORT EQU 2
GPIO_2_2__PRT EQU CYREG_PRT2_PRT
GPIO_2_2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
GPIO_2_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
GPIO_2_2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
GPIO_2_2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
GPIO_2_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
GPIO_2_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
GPIO_2_2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
GPIO_2_2__PS EQU CYREG_PRT2_PS
GPIO_2_2__SHIFT EQU 2
GPIO_2_2__SLW EQU CYREG_PRT2_SLW

/* GPIO_2_3 */
GPIO_2_3__0__MASK EQU 0x08
GPIO_2_3__0__PC EQU CYREG_PRT2_PC3
GPIO_2_3__0__PORT EQU 2
GPIO_2_3__0__SHIFT EQU 3
GPIO_2_3__AG EQU CYREG_PRT2_AG
GPIO_2_3__AMUX EQU CYREG_PRT2_AMUX
GPIO_2_3__BIE EQU CYREG_PRT2_BIE
GPIO_2_3__BIT_MASK EQU CYREG_PRT2_BIT_MASK
GPIO_2_3__BYP EQU CYREG_PRT2_BYP
GPIO_2_3__CTL EQU CYREG_PRT2_CTL
GPIO_2_3__DM0 EQU CYREG_PRT2_DM0
GPIO_2_3__DM1 EQU CYREG_PRT2_DM1
GPIO_2_3__DM2 EQU CYREG_PRT2_DM2
GPIO_2_3__DR EQU CYREG_PRT2_DR
GPIO_2_3__INP_DIS EQU CYREG_PRT2_INP_DIS
GPIO_2_3__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
GPIO_2_3__LCD_EN EQU CYREG_PRT2_LCD_EN
GPIO_2_3__MASK EQU 0x08
GPIO_2_3__PORT EQU 2
GPIO_2_3__PRT EQU CYREG_PRT2_PRT
GPIO_2_3__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
GPIO_2_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
GPIO_2_3__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
GPIO_2_3__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
GPIO_2_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
GPIO_2_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
GPIO_2_3__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
GPIO_2_3__PS EQU CYREG_PRT2_PS
GPIO_2_3__SHIFT EQU 3
GPIO_2_3__SLW EQU CYREG_PRT2_SLW

/* GPIO_2_4 */
GPIO_2_4__0__MASK EQU 0x10
GPIO_2_4__0__PC EQU CYREG_PRT2_PC4
GPIO_2_4__0__PORT EQU 2
GPIO_2_4__0__SHIFT EQU 4
GPIO_2_4__AG EQU CYREG_PRT2_AG
GPIO_2_4__AMUX EQU CYREG_PRT2_AMUX
GPIO_2_4__BIE EQU CYREG_PRT2_BIE
GPIO_2_4__BIT_MASK EQU CYREG_PRT2_BIT_MASK
GPIO_2_4__BYP EQU CYREG_PRT2_BYP
GPIO_2_4__CTL EQU CYREG_PRT2_CTL
GPIO_2_4__DM0 EQU CYREG_PRT2_DM0
GPIO_2_4__DM1 EQU CYREG_PRT2_DM1
GPIO_2_4__DM2 EQU CYREG_PRT2_DM2
GPIO_2_4__DR EQU CYREG_PRT2_DR
GPIO_2_4__INP_DIS EQU CYREG_PRT2_INP_DIS
GPIO_2_4__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
GPIO_2_4__LCD_EN EQU CYREG_PRT2_LCD_EN
GPIO_2_4__MASK EQU 0x10
GPIO_2_4__PORT EQU 2
GPIO_2_4__PRT EQU CYREG_PRT2_PRT
GPIO_2_4__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
GPIO_2_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
GPIO_2_4__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
GPIO_2_4__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
GPIO_2_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
GPIO_2_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
GPIO_2_4__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
GPIO_2_4__PS EQU CYREG_PRT2_PS
GPIO_2_4__SHIFT EQU 4
GPIO_2_4__SLW EQU CYREG_PRT2_SLW

/* GPIO_2_5 */
GPIO_2_5__0__MASK EQU 0x20
GPIO_2_5__0__PC EQU CYREG_PRT2_PC5
GPIO_2_5__0__PORT EQU 2
GPIO_2_5__0__SHIFT EQU 5
GPIO_2_5__AG EQU CYREG_PRT2_AG
GPIO_2_5__AMUX EQU CYREG_PRT2_AMUX
GPIO_2_5__BIE EQU CYREG_PRT2_BIE
GPIO_2_5__BIT_MASK EQU CYREG_PRT2_BIT_MASK
GPIO_2_5__BYP EQU CYREG_PRT2_BYP
GPIO_2_5__CTL EQU CYREG_PRT2_CTL
GPIO_2_5__DM0 EQU CYREG_PRT2_DM0
GPIO_2_5__DM1 EQU CYREG_PRT2_DM1
GPIO_2_5__DM2 EQU CYREG_PRT2_DM2
GPIO_2_5__DR EQU CYREG_PRT2_DR
GPIO_2_5__INP_DIS EQU CYREG_PRT2_INP_DIS
GPIO_2_5__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
GPIO_2_5__LCD_EN EQU CYREG_PRT2_LCD_EN
GPIO_2_5__MASK EQU 0x20
GPIO_2_5__PORT EQU 2
GPIO_2_5__PRT EQU CYREG_PRT2_PRT
GPIO_2_5__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
GPIO_2_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
GPIO_2_5__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
GPIO_2_5__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
GPIO_2_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
GPIO_2_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
GPIO_2_5__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
GPIO_2_5__PS EQU CYREG_PRT2_PS
GPIO_2_5__SHIFT EQU 5
GPIO_2_5__SLW EQU CYREG_PRT2_SLW

/* GPIO_2_6 */
GPIO_2_6__0__MASK EQU 0x40
GPIO_2_6__0__PC EQU CYREG_PRT2_PC6
GPIO_2_6__0__PORT EQU 2
GPIO_2_6__0__SHIFT EQU 6
GPIO_2_6__AG EQU CYREG_PRT2_AG
GPIO_2_6__AMUX EQU CYREG_PRT2_AMUX
GPIO_2_6__BIE EQU CYREG_PRT2_BIE
GPIO_2_6__BIT_MASK EQU CYREG_PRT2_BIT_MASK
GPIO_2_6__BYP EQU CYREG_PRT2_BYP
GPIO_2_6__CTL EQU CYREG_PRT2_CTL
GPIO_2_6__DM0 EQU CYREG_PRT2_DM0
GPIO_2_6__DM1 EQU CYREG_PRT2_DM1
GPIO_2_6__DM2 EQU CYREG_PRT2_DM2
GPIO_2_6__DR EQU CYREG_PRT2_DR
GPIO_2_6__INP_DIS EQU CYREG_PRT2_INP_DIS
GPIO_2_6__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
GPIO_2_6__LCD_EN EQU CYREG_PRT2_LCD_EN
GPIO_2_6__MASK EQU 0x40
GPIO_2_6__PORT EQU 2
GPIO_2_6__PRT EQU CYREG_PRT2_PRT
GPIO_2_6__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
GPIO_2_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
GPIO_2_6__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
GPIO_2_6__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
GPIO_2_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
GPIO_2_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
GPIO_2_6__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
GPIO_2_6__PS EQU CYREG_PRT2_PS
GPIO_2_6__SHIFT EQU 6
GPIO_2_6__SLW EQU CYREG_PRT2_SLW

/* GPIO_2_7 */
GPIO_2_7__0__MASK EQU 0x80
GPIO_2_7__0__PC EQU CYREG_PRT2_PC7
GPIO_2_7__0__PORT EQU 2
GPIO_2_7__0__SHIFT EQU 7
GPIO_2_7__AG EQU CYREG_PRT2_AG
GPIO_2_7__AMUX EQU CYREG_PRT2_AMUX
GPIO_2_7__BIE EQU CYREG_PRT2_BIE
GPIO_2_7__BIT_MASK EQU CYREG_PRT2_BIT_MASK
GPIO_2_7__BYP EQU CYREG_PRT2_BYP
GPIO_2_7__CTL EQU CYREG_PRT2_CTL
GPIO_2_7__DM0 EQU CYREG_PRT2_DM0
GPIO_2_7__DM1 EQU CYREG_PRT2_DM1
GPIO_2_7__DM2 EQU CYREG_PRT2_DM2
GPIO_2_7__DR EQU CYREG_PRT2_DR
GPIO_2_7__INP_DIS EQU CYREG_PRT2_INP_DIS
GPIO_2_7__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
GPIO_2_7__LCD_EN EQU CYREG_PRT2_LCD_EN
GPIO_2_7__MASK EQU 0x80
GPIO_2_7__PORT EQU 2
GPIO_2_7__PRT EQU CYREG_PRT2_PRT
GPIO_2_7__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
GPIO_2_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
GPIO_2_7__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
GPIO_2_7__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
GPIO_2_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
GPIO_2_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
GPIO_2_7__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
GPIO_2_7__PS EQU CYREG_PRT2_PS
GPIO_2_7__SHIFT EQU 7
GPIO_2_7__SLW EQU CYREG_PRT2_SLW

/* GPIO_4_0 */
GPIO_4_0__0__MASK EQU 0x01
GPIO_4_0__0__PC EQU CYREG_PRT4_PC0
GPIO_4_0__0__PORT EQU 4
GPIO_4_0__0__SHIFT EQU 0
GPIO_4_0__AG EQU CYREG_PRT4_AG
GPIO_4_0__AMUX EQU CYREG_PRT4_AMUX
GPIO_4_0__BIE EQU CYREG_PRT4_BIE
GPIO_4_0__BIT_MASK EQU CYREG_PRT4_BIT_MASK
GPIO_4_0__BYP EQU CYREG_PRT4_BYP
GPIO_4_0__CTL EQU CYREG_PRT4_CTL
GPIO_4_0__DM0 EQU CYREG_PRT4_DM0
GPIO_4_0__DM1 EQU CYREG_PRT4_DM1
GPIO_4_0__DM2 EQU CYREG_PRT4_DM2
GPIO_4_0__DR EQU CYREG_PRT4_DR
GPIO_4_0__INP_DIS EQU CYREG_PRT4_INP_DIS
GPIO_4_0__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
GPIO_4_0__LCD_EN EQU CYREG_PRT4_LCD_EN
GPIO_4_0__MASK EQU 0x01
GPIO_4_0__PORT EQU 4
GPIO_4_0__PRT EQU CYREG_PRT4_PRT
GPIO_4_0__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
GPIO_4_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
GPIO_4_0__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
GPIO_4_0__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
GPIO_4_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
GPIO_4_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
GPIO_4_0__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
GPIO_4_0__PS EQU CYREG_PRT4_PS
GPIO_4_0__SHIFT EQU 0
GPIO_4_0__SLW EQU CYREG_PRT4_SLW

/* GPIO_4_1 */
GPIO_4_1__0__MASK EQU 0x02
GPIO_4_1__0__PC EQU CYREG_PRT4_PC1
GPIO_4_1__0__PORT EQU 4
GPIO_4_1__0__SHIFT EQU 1
GPIO_4_1__AG EQU CYREG_PRT4_AG
GPIO_4_1__AMUX EQU CYREG_PRT4_AMUX
GPIO_4_1__BIE EQU CYREG_PRT4_BIE
GPIO_4_1__BIT_MASK EQU CYREG_PRT4_BIT_MASK
GPIO_4_1__BYP EQU CYREG_PRT4_BYP
GPIO_4_1__CTL EQU CYREG_PRT4_CTL
GPIO_4_1__DM0 EQU CYREG_PRT4_DM0
GPIO_4_1__DM1 EQU CYREG_PRT4_DM1
GPIO_4_1__DM2 EQU CYREG_PRT4_DM2
GPIO_4_1__DR EQU CYREG_PRT4_DR
GPIO_4_1__INP_DIS EQU CYREG_PRT4_INP_DIS
GPIO_4_1__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
GPIO_4_1__LCD_EN EQU CYREG_PRT4_LCD_EN
GPIO_4_1__MASK EQU 0x02
GPIO_4_1__PORT EQU 4
GPIO_4_1__PRT EQU CYREG_PRT4_PRT
GPIO_4_1__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
GPIO_4_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
GPIO_4_1__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
GPIO_4_1__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
GPIO_4_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
GPIO_4_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
GPIO_4_1__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
GPIO_4_1__PS EQU CYREG_PRT4_PS
GPIO_4_1__SHIFT EQU 1
GPIO_4_1__SLW EQU CYREG_PRT4_SLW

/* GPIO_4_2 */
GPIO_4_2__0__MASK EQU 0x04
GPIO_4_2__0__PC EQU CYREG_PRT4_PC2
GPIO_4_2__0__PORT EQU 4
GPIO_4_2__0__SHIFT EQU 2
GPIO_4_2__AG EQU CYREG_PRT4_AG
GPIO_4_2__AMUX EQU CYREG_PRT4_AMUX
GPIO_4_2__BIE EQU CYREG_PRT4_BIE
GPIO_4_2__BIT_MASK EQU CYREG_PRT4_BIT_MASK
GPIO_4_2__BYP EQU CYREG_PRT4_BYP
GPIO_4_2__CTL EQU CYREG_PRT4_CTL
GPIO_4_2__DM0 EQU CYREG_PRT4_DM0
GPIO_4_2__DM1 EQU CYREG_PRT4_DM1
GPIO_4_2__DM2 EQU CYREG_PRT4_DM2
GPIO_4_2__DR EQU CYREG_PRT4_DR
GPIO_4_2__INP_DIS EQU CYREG_PRT4_INP_DIS
GPIO_4_2__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
GPIO_4_2__LCD_EN EQU CYREG_PRT4_LCD_EN
GPIO_4_2__MASK EQU 0x04
GPIO_4_2__PORT EQU 4
GPIO_4_2__PRT EQU CYREG_PRT4_PRT
GPIO_4_2__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
GPIO_4_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
GPIO_4_2__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
GPIO_4_2__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
GPIO_4_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
GPIO_4_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
GPIO_4_2__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
GPIO_4_2__PS EQU CYREG_PRT4_PS
GPIO_4_2__SHIFT EQU 2
GPIO_4_2__SLW EQU CYREG_PRT4_SLW

/* GPIO_4_3 */
GPIO_4_3__0__MASK EQU 0x08
GPIO_4_3__0__PC EQU CYREG_PRT4_PC3
GPIO_4_3__0__PORT EQU 4
GPIO_4_3__0__SHIFT EQU 3
GPIO_4_3__AG EQU CYREG_PRT4_AG
GPIO_4_3__AMUX EQU CYREG_PRT4_AMUX
GPIO_4_3__BIE EQU CYREG_PRT4_BIE
GPIO_4_3__BIT_MASK EQU CYREG_PRT4_BIT_MASK
GPIO_4_3__BYP EQU CYREG_PRT4_BYP
GPIO_4_3__CTL EQU CYREG_PRT4_CTL
GPIO_4_3__DM0 EQU CYREG_PRT4_DM0
GPIO_4_3__DM1 EQU CYREG_PRT4_DM1
GPIO_4_3__DM2 EQU CYREG_PRT4_DM2
GPIO_4_3__DR EQU CYREG_PRT4_DR
GPIO_4_3__INP_DIS EQU CYREG_PRT4_INP_DIS
GPIO_4_3__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
GPIO_4_3__LCD_EN EQU CYREG_PRT4_LCD_EN
GPIO_4_3__MASK EQU 0x08
GPIO_4_3__PORT EQU 4
GPIO_4_3__PRT EQU CYREG_PRT4_PRT
GPIO_4_3__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
GPIO_4_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
GPIO_4_3__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
GPIO_4_3__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
GPIO_4_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
GPIO_4_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
GPIO_4_3__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
GPIO_4_3__PS EQU CYREG_PRT4_PS
GPIO_4_3__SHIFT EQU 3
GPIO_4_3__SLW EQU CYREG_PRT4_SLW

/* GPIO_4_4 */
GPIO_4_4__0__MASK EQU 0x10
GPIO_4_4__0__PC EQU CYREG_PRT4_PC4
GPIO_4_4__0__PORT EQU 4
GPIO_4_4__0__SHIFT EQU 4
GPIO_4_4__AG EQU CYREG_PRT4_AG
GPIO_4_4__AMUX EQU CYREG_PRT4_AMUX
GPIO_4_4__BIE EQU CYREG_PRT4_BIE
GPIO_4_4__BIT_MASK EQU CYREG_PRT4_BIT_MASK
GPIO_4_4__BYP EQU CYREG_PRT4_BYP
GPIO_4_4__CTL EQU CYREG_PRT4_CTL
GPIO_4_4__DM0 EQU CYREG_PRT4_DM0
GPIO_4_4__DM1 EQU CYREG_PRT4_DM1
GPIO_4_4__DM2 EQU CYREG_PRT4_DM2
GPIO_4_4__DR EQU CYREG_PRT4_DR
GPIO_4_4__INP_DIS EQU CYREG_PRT4_INP_DIS
GPIO_4_4__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
GPIO_4_4__LCD_EN EQU CYREG_PRT4_LCD_EN
GPIO_4_4__MASK EQU 0x10
GPIO_4_4__PORT EQU 4
GPIO_4_4__PRT EQU CYREG_PRT4_PRT
GPIO_4_4__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
GPIO_4_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
GPIO_4_4__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
GPIO_4_4__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
GPIO_4_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
GPIO_4_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
GPIO_4_4__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
GPIO_4_4__PS EQU CYREG_PRT4_PS
GPIO_4_4__SHIFT EQU 4
GPIO_4_4__SLW EQU CYREG_PRT4_SLW

/* GPIO_4_5 */
GPIO_4_5__0__MASK EQU 0x20
GPIO_4_5__0__PC EQU CYREG_PRT4_PC5
GPIO_4_5__0__PORT EQU 4
GPIO_4_5__0__SHIFT EQU 5
GPIO_4_5__AG EQU CYREG_PRT4_AG
GPIO_4_5__AMUX EQU CYREG_PRT4_AMUX
GPIO_4_5__BIE EQU CYREG_PRT4_BIE
GPIO_4_5__BIT_MASK EQU CYREG_PRT4_BIT_MASK
GPIO_4_5__BYP EQU CYREG_PRT4_BYP
GPIO_4_5__CTL EQU CYREG_PRT4_CTL
GPIO_4_5__DM0 EQU CYREG_PRT4_DM0
GPIO_4_5__DM1 EQU CYREG_PRT4_DM1
GPIO_4_5__DM2 EQU CYREG_PRT4_DM2
GPIO_4_5__DR EQU CYREG_PRT4_DR
GPIO_4_5__INP_DIS EQU CYREG_PRT4_INP_DIS
GPIO_4_5__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
GPIO_4_5__LCD_EN EQU CYREG_PRT4_LCD_EN
GPIO_4_5__MASK EQU 0x20
GPIO_4_5__PORT EQU 4
GPIO_4_5__PRT EQU CYREG_PRT4_PRT
GPIO_4_5__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
GPIO_4_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
GPIO_4_5__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
GPIO_4_5__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
GPIO_4_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
GPIO_4_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
GPIO_4_5__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
GPIO_4_5__PS EQU CYREG_PRT4_PS
GPIO_4_5__SHIFT EQU 5
GPIO_4_5__SLW EQU CYREG_PRT4_SLW

/* GPIO_4_6 */
GPIO_4_6__0__MASK EQU 0x40
GPIO_4_6__0__PC EQU CYREG_PRT4_PC6
GPIO_4_6__0__PORT EQU 4
GPIO_4_6__0__SHIFT EQU 6
GPIO_4_6__AG EQU CYREG_PRT4_AG
GPIO_4_6__AMUX EQU CYREG_PRT4_AMUX
GPIO_4_6__BIE EQU CYREG_PRT4_BIE
GPIO_4_6__BIT_MASK EQU CYREG_PRT4_BIT_MASK
GPIO_4_6__BYP EQU CYREG_PRT4_BYP
GPIO_4_6__CTL EQU CYREG_PRT4_CTL
GPIO_4_6__DM0 EQU CYREG_PRT4_DM0
GPIO_4_6__DM1 EQU CYREG_PRT4_DM1
GPIO_4_6__DM2 EQU CYREG_PRT4_DM2
GPIO_4_6__DR EQU CYREG_PRT4_DR
GPIO_4_6__INP_DIS EQU CYREG_PRT4_INP_DIS
GPIO_4_6__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
GPIO_4_6__LCD_EN EQU CYREG_PRT4_LCD_EN
GPIO_4_6__MASK EQU 0x40
GPIO_4_6__PORT EQU 4
GPIO_4_6__PRT EQU CYREG_PRT4_PRT
GPIO_4_6__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
GPIO_4_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
GPIO_4_6__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
GPIO_4_6__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
GPIO_4_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
GPIO_4_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
GPIO_4_6__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
GPIO_4_6__PS EQU CYREG_PRT4_PS
GPIO_4_6__SHIFT EQU 6
GPIO_4_6__SLW EQU CYREG_PRT4_SLW

/* GPIO_4_7 */
GPIO_4_7__0__MASK EQU 0x80
GPIO_4_7__0__PC EQU CYREG_PRT4_PC7
GPIO_4_7__0__PORT EQU 4
GPIO_4_7__0__SHIFT EQU 7
GPIO_4_7__AG EQU CYREG_PRT4_AG
GPIO_4_7__AMUX EQU CYREG_PRT4_AMUX
GPIO_4_7__BIE EQU CYREG_PRT4_BIE
GPIO_4_7__BIT_MASK EQU CYREG_PRT4_BIT_MASK
GPIO_4_7__BYP EQU CYREG_PRT4_BYP
GPIO_4_7__CTL EQU CYREG_PRT4_CTL
GPIO_4_7__DM0 EQU CYREG_PRT4_DM0
GPIO_4_7__DM1 EQU CYREG_PRT4_DM1
GPIO_4_7__DM2 EQU CYREG_PRT4_DM2
GPIO_4_7__DR EQU CYREG_PRT4_DR
GPIO_4_7__INP_DIS EQU CYREG_PRT4_INP_DIS
GPIO_4_7__LCD_COM_SEG EQU CYREG_PRT4_LCD_COM_SEG
GPIO_4_7__LCD_EN EQU CYREG_PRT4_LCD_EN
GPIO_4_7__MASK EQU 0x80
GPIO_4_7__PORT EQU 4
GPIO_4_7__PRT EQU CYREG_PRT4_PRT
GPIO_4_7__PRTDSI__CAPS_SEL EQU CYREG_PRT4_CAPS_SEL
GPIO_4_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT4_DBL_SYNC_IN
GPIO_4_7__PRTDSI__OE_SEL0 EQU CYREG_PRT4_OE_SEL0
GPIO_4_7__PRTDSI__OE_SEL1 EQU CYREG_PRT4_OE_SEL1
GPIO_4_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT4_OUT_SEL0
GPIO_4_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT4_OUT_SEL1
GPIO_4_7__PRTDSI__SYNC_OUT EQU CYREG_PRT4_SYNC_OUT
GPIO_4_7__PS EQU CYREG_PRT4_PS
GPIO_4_7__SHIFT EQU 7
GPIO_4_7__SLW EQU CYREG_PRT4_SLW

/* GPIO_5_0 */
GPIO_5_0__0__MASK EQU 0x01
GPIO_5_0__0__PC EQU CYREG_PRT5_PC0
GPIO_5_0__0__PORT EQU 5
GPIO_5_0__0__SHIFT EQU 0
GPIO_5_0__AG EQU CYREG_PRT5_AG
GPIO_5_0__AMUX EQU CYREG_PRT5_AMUX
GPIO_5_0__BIE EQU CYREG_PRT5_BIE
GPIO_5_0__BIT_MASK EQU CYREG_PRT5_BIT_MASK
GPIO_5_0__BYP EQU CYREG_PRT5_BYP
GPIO_5_0__CTL EQU CYREG_PRT5_CTL
GPIO_5_0__DM0 EQU CYREG_PRT5_DM0
GPIO_5_0__DM1 EQU CYREG_PRT5_DM1
GPIO_5_0__DM2 EQU CYREG_PRT5_DM2
GPIO_5_0__DR EQU CYREG_PRT5_DR
GPIO_5_0__INP_DIS EQU CYREG_PRT5_INP_DIS
GPIO_5_0__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
GPIO_5_0__LCD_EN EQU CYREG_PRT5_LCD_EN
GPIO_5_0__MASK EQU 0x01
GPIO_5_0__PORT EQU 5
GPIO_5_0__PRT EQU CYREG_PRT5_PRT
GPIO_5_0__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
GPIO_5_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
GPIO_5_0__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
GPIO_5_0__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
GPIO_5_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
GPIO_5_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
GPIO_5_0__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
GPIO_5_0__PS EQU CYREG_PRT5_PS
GPIO_5_0__SHIFT EQU 0
GPIO_5_0__SLW EQU CYREG_PRT5_SLW

/* GPIO_5_1 */
GPIO_5_1__0__MASK EQU 0x02
GPIO_5_1__0__PC EQU CYREG_PRT5_PC1
GPIO_5_1__0__PORT EQU 5
GPIO_5_1__0__SHIFT EQU 1
GPIO_5_1__AG EQU CYREG_PRT5_AG
GPIO_5_1__AMUX EQU CYREG_PRT5_AMUX
GPIO_5_1__BIE EQU CYREG_PRT5_BIE
GPIO_5_1__BIT_MASK EQU CYREG_PRT5_BIT_MASK
GPIO_5_1__BYP EQU CYREG_PRT5_BYP
GPIO_5_1__CTL EQU CYREG_PRT5_CTL
GPIO_5_1__DM0 EQU CYREG_PRT5_DM0
GPIO_5_1__DM1 EQU CYREG_PRT5_DM1
GPIO_5_1__DM2 EQU CYREG_PRT5_DM2
GPIO_5_1__DR EQU CYREG_PRT5_DR
GPIO_5_1__INP_DIS EQU CYREG_PRT5_INP_DIS
GPIO_5_1__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
GPIO_5_1__LCD_EN EQU CYREG_PRT5_LCD_EN
GPIO_5_1__MASK EQU 0x02
GPIO_5_1__PORT EQU 5
GPIO_5_1__PRT EQU CYREG_PRT5_PRT
GPIO_5_1__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
GPIO_5_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
GPIO_5_1__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
GPIO_5_1__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
GPIO_5_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
GPIO_5_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
GPIO_5_1__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
GPIO_5_1__PS EQU CYREG_PRT5_PS
GPIO_5_1__SHIFT EQU 1
GPIO_5_1__SLW EQU CYREG_PRT5_SLW

/* GPIO_5_2 */
GPIO_5_2__0__MASK EQU 0x04
GPIO_5_2__0__PC EQU CYREG_PRT5_PC2
GPIO_5_2__0__PORT EQU 5
GPIO_5_2__0__SHIFT EQU 2
GPIO_5_2__AG EQU CYREG_PRT5_AG
GPIO_5_2__AMUX EQU CYREG_PRT5_AMUX
GPIO_5_2__BIE EQU CYREG_PRT5_BIE
GPIO_5_2__BIT_MASK EQU CYREG_PRT5_BIT_MASK
GPIO_5_2__BYP EQU CYREG_PRT5_BYP
GPIO_5_2__CTL EQU CYREG_PRT5_CTL
GPIO_5_2__DM0 EQU CYREG_PRT5_DM0
GPIO_5_2__DM1 EQU CYREG_PRT5_DM1
GPIO_5_2__DM2 EQU CYREG_PRT5_DM2
GPIO_5_2__DR EQU CYREG_PRT5_DR
GPIO_5_2__INP_DIS EQU CYREG_PRT5_INP_DIS
GPIO_5_2__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
GPIO_5_2__LCD_EN EQU CYREG_PRT5_LCD_EN
GPIO_5_2__MASK EQU 0x04
GPIO_5_2__PORT EQU 5
GPIO_5_2__PRT EQU CYREG_PRT5_PRT
GPIO_5_2__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
GPIO_5_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
GPIO_5_2__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
GPIO_5_2__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
GPIO_5_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
GPIO_5_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
GPIO_5_2__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
GPIO_5_2__PS EQU CYREG_PRT5_PS
GPIO_5_2__SHIFT EQU 2
GPIO_5_2__SLW EQU CYREG_PRT5_SLW

/* GPIO_5_3 */
GPIO_5_3__0__MASK EQU 0x08
GPIO_5_3__0__PC EQU CYREG_PRT5_PC3
GPIO_5_3__0__PORT EQU 5
GPIO_5_3__0__SHIFT EQU 3
GPIO_5_3__AG EQU CYREG_PRT5_AG
GPIO_5_3__AMUX EQU CYREG_PRT5_AMUX
GPIO_5_3__BIE EQU CYREG_PRT5_BIE
GPIO_5_3__BIT_MASK EQU CYREG_PRT5_BIT_MASK
GPIO_5_3__BYP EQU CYREG_PRT5_BYP
GPIO_5_3__CTL EQU CYREG_PRT5_CTL
GPIO_5_3__DM0 EQU CYREG_PRT5_DM0
GPIO_5_3__DM1 EQU CYREG_PRT5_DM1
GPIO_5_3__DM2 EQU CYREG_PRT5_DM2
GPIO_5_3__DR EQU CYREG_PRT5_DR
GPIO_5_3__INP_DIS EQU CYREG_PRT5_INP_DIS
GPIO_5_3__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
GPIO_5_3__LCD_EN EQU CYREG_PRT5_LCD_EN
GPIO_5_3__MASK EQU 0x08
GPIO_5_3__PORT EQU 5
GPIO_5_3__PRT EQU CYREG_PRT5_PRT
GPIO_5_3__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
GPIO_5_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
GPIO_5_3__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
GPIO_5_3__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
GPIO_5_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
GPIO_5_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
GPIO_5_3__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
GPIO_5_3__PS EQU CYREG_PRT5_PS
GPIO_5_3__SHIFT EQU 3
GPIO_5_3__SLW EQU CYREG_PRT5_SLW

/* GPIO_5_4 */
GPIO_5_4__0__MASK EQU 0x10
GPIO_5_4__0__PC EQU CYREG_PRT5_PC4
GPIO_5_4__0__PORT EQU 5
GPIO_5_4__0__SHIFT EQU 4
GPIO_5_4__AG EQU CYREG_PRT5_AG
GPIO_5_4__AMUX EQU CYREG_PRT5_AMUX
GPIO_5_4__BIE EQU CYREG_PRT5_BIE
GPIO_5_4__BIT_MASK EQU CYREG_PRT5_BIT_MASK
GPIO_5_4__BYP EQU CYREG_PRT5_BYP
GPIO_5_4__CTL EQU CYREG_PRT5_CTL
GPIO_5_4__DM0 EQU CYREG_PRT5_DM0
GPIO_5_4__DM1 EQU CYREG_PRT5_DM1
GPIO_5_4__DM2 EQU CYREG_PRT5_DM2
GPIO_5_4__DR EQU CYREG_PRT5_DR
GPIO_5_4__INP_DIS EQU CYREG_PRT5_INP_DIS
GPIO_5_4__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
GPIO_5_4__LCD_EN EQU CYREG_PRT5_LCD_EN
GPIO_5_4__MASK EQU 0x10
GPIO_5_4__PORT EQU 5
GPIO_5_4__PRT EQU CYREG_PRT5_PRT
GPIO_5_4__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
GPIO_5_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
GPIO_5_4__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
GPIO_5_4__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
GPIO_5_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
GPIO_5_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
GPIO_5_4__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
GPIO_5_4__PS EQU CYREG_PRT5_PS
GPIO_5_4__SHIFT EQU 4
GPIO_5_4__SLW EQU CYREG_PRT5_SLW

/* GPIO_5_5 */
GPIO_5_5__0__MASK EQU 0x20
GPIO_5_5__0__PC EQU CYREG_PRT5_PC5
GPIO_5_5__0__PORT EQU 5
GPIO_5_5__0__SHIFT EQU 5
GPIO_5_5__AG EQU CYREG_PRT5_AG
GPIO_5_5__AMUX EQU CYREG_PRT5_AMUX
GPIO_5_5__BIE EQU CYREG_PRT5_BIE
GPIO_5_5__BIT_MASK EQU CYREG_PRT5_BIT_MASK
GPIO_5_5__BYP EQU CYREG_PRT5_BYP
GPIO_5_5__CTL EQU CYREG_PRT5_CTL
GPIO_5_5__DM0 EQU CYREG_PRT5_DM0
GPIO_5_5__DM1 EQU CYREG_PRT5_DM1
GPIO_5_5__DM2 EQU CYREG_PRT5_DM2
GPIO_5_5__DR EQU CYREG_PRT5_DR
GPIO_5_5__INP_DIS EQU CYREG_PRT5_INP_DIS
GPIO_5_5__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
GPIO_5_5__LCD_EN EQU CYREG_PRT5_LCD_EN
GPIO_5_5__MASK EQU 0x20
GPIO_5_5__PORT EQU 5
GPIO_5_5__PRT EQU CYREG_PRT5_PRT
GPIO_5_5__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
GPIO_5_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
GPIO_5_5__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
GPIO_5_5__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
GPIO_5_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
GPIO_5_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
GPIO_5_5__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
GPIO_5_5__PS EQU CYREG_PRT5_PS
GPIO_5_5__SHIFT EQU 5
GPIO_5_5__SLW EQU CYREG_PRT5_SLW

/* GPIO_5_6 */
GPIO_5_6__0__MASK EQU 0x40
GPIO_5_6__0__PC EQU CYREG_PRT5_PC6
GPIO_5_6__0__PORT EQU 5
GPIO_5_6__0__SHIFT EQU 6
GPIO_5_6__AG EQU CYREG_PRT5_AG
GPIO_5_6__AMUX EQU CYREG_PRT5_AMUX
GPIO_5_6__BIE EQU CYREG_PRT5_BIE
GPIO_5_6__BIT_MASK EQU CYREG_PRT5_BIT_MASK
GPIO_5_6__BYP EQU CYREG_PRT5_BYP
GPIO_5_6__CTL EQU CYREG_PRT5_CTL
GPIO_5_6__DM0 EQU CYREG_PRT5_DM0
GPIO_5_6__DM1 EQU CYREG_PRT5_DM1
GPIO_5_6__DM2 EQU CYREG_PRT5_DM2
GPIO_5_6__DR EQU CYREG_PRT5_DR
GPIO_5_6__INP_DIS EQU CYREG_PRT5_INP_DIS
GPIO_5_6__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
GPIO_5_6__LCD_EN EQU CYREG_PRT5_LCD_EN
GPIO_5_6__MASK EQU 0x40
GPIO_5_6__PORT EQU 5
GPIO_5_6__PRT EQU CYREG_PRT5_PRT
GPIO_5_6__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
GPIO_5_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
GPIO_5_6__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
GPIO_5_6__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
GPIO_5_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
GPIO_5_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
GPIO_5_6__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
GPIO_5_6__PS EQU CYREG_PRT5_PS
GPIO_5_6__SHIFT EQU 6
GPIO_5_6__SLW EQU CYREG_PRT5_SLW

/* GPIO_5_7 */
GPIO_5_7__0__MASK EQU 0x80
GPIO_5_7__0__PC EQU CYREG_PRT5_PC7
GPIO_5_7__0__PORT EQU 5
GPIO_5_7__0__SHIFT EQU 7
GPIO_5_7__AG EQU CYREG_PRT5_AG
GPIO_5_7__AMUX EQU CYREG_PRT5_AMUX
GPIO_5_7__BIE EQU CYREG_PRT5_BIE
GPIO_5_7__BIT_MASK EQU CYREG_PRT5_BIT_MASK
GPIO_5_7__BYP EQU CYREG_PRT5_BYP
GPIO_5_7__CTL EQU CYREG_PRT5_CTL
GPIO_5_7__DM0 EQU CYREG_PRT5_DM0
GPIO_5_7__DM1 EQU CYREG_PRT5_DM1
GPIO_5_7__DM2 EQU CYREG_PRT5_DM2
GPIO_5_7__DR EQU CYREG_PRT5_DR
GPIO_5_7__INP_DIS EQU CYREG_PRT5_INP_DIS
GPIO_5_7__LCD_COM_SEG EQU CYREG_PRT5_LCD_COM_SEG
GPIO_5_7__LCD_EN EQU CYREG_PRT5_LCD_EN
GPIO_5_7__MASK EQU 0x80
GPIO_5_7__PORT EQU 5
GPIO_5_7__PRT EQU CYREG_PRT5_PRT
GPIO_5_7__PRTDSI__CAPS_SEL EQU CYREG_PRT5_CAPS_SEL
GPIO_5_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT5_DBL_SYNC_IN
GPIO_5_7__PRTDSI__OE_SEL0 EQU CYREG_PRT5_OE_SEL0
GPIO_5_7__PRTDSI__OE_SEL1 EQU CYREG_PRT5_OE_SEL1
GPIO_5_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT5_OUT_SEL0
GPIO_5_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT5_OUT_SEL1
GPIO_5_7__PRTDSI__SYNC_OUT EQU CYREG_PRT5_SYNC_OUT
GPIO_5_7__PS EQU CYREG_PRT5_PS
GPIO_5_7__SHIFT EQU 7
GPIO_5_7__SLW EQU CYREG_PRT5_SLW

/* GPIO_clk */
GPIO_clk__CFG0 EQU CYREG_CLKDIST_DCFG2_CFG0
GPIO_clk__CFG1 EQU CYREG_CLKDIST_DCFG2_CFG1
GPIO_clk__CFG2 EQU CYREG_CLKDIST_DCFG2_CFG2
GPIO_clk__CFG2_SRC_SEL_MASK EQU 0x07
GPIO_clk__INDEX EQU 0x02
GPIO_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
GPIO_clk__PM_ACT_MSK EQU 0x04
GPIO_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
GPIO_clk__PM_STBY_MSK EQU 0x04

/* SAR_in_1 */
SAR_in_1__0__MASK EQU 0x10
SAR_in_1__0__PC EQU CYREG_IO_PC_PRT15_PC4
SAR_in_1__0__PORT EQU 15
SAR_in_1__0__SHIFT EQU 4
SAR_in_1__AG EQU CYREG_PRT15_AG
SAR_in_1__AMUX EQU CYREG_PRT15_AMUX
SAR_in_1__BIE EQU CYREG_PRT15_BIE
SAR_in_1__BIT_MASK EQU CYREG_PRT15_BIT_MASK
SAR_in_1__BYP EQU CYREG_PRT15_BYP
SAR_in_1__CTL EQU CYREG_PRT15_CTL
SAR_in_1__DM0 EQU CYREG_PRT15_DM0
SAR_in_1__DM1 EQU CYREG_PRT15_DM1
SAR_in_1__DM2 EQU CYREG_PRT15_DM2
SAR_in_1__DR EQU CYREG_PRT15_DR
SAR_in_1__INP_DIS EQU CYREG_PRT15_INP_DIS
SAR_in_1__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
SAR_in_1__LCD_EN EQU CYREG_PRT15_LCD_EN
SAR_in_1__MASK EQU 0x10
SAR_in_1__PORT EQU 15
SAR_in_1__PRT EQU CYREG_PRT15_PRT
SAR_in_1__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
SAR_in_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
SAR_in_1__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
SAR_in_1__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
SAR_in_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
SAR_in_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
SAR_in_1__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
SAR_in_1__PS EQU CYREG_PRT15_PS
SAR_in_1__SHIFT EQU 4
SAR_in_1__SLW EQU CYREG_PRT15_SLW

/* ADC_SAR_1_ADC_SAR */
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR1_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR1_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR1_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR1_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR1_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR1_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR1_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR1_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x02
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR1_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR1_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR1_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR1_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR1_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR1_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR1_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR1_WRK1

/* ADC_SAR_1_Bypass */
ADC_SAR_1_Bypass__0__MASK EQU 0x04
ADC_SAR_1_Bypass__0__PC EQU CYREG_PRT0_PC2
ADC_SAR_1_Bypass__0__PORT EQU 0
ADC_SAR_1_Bypass__0__SHIFT EQU 2
ADC_SAR_1_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_1_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_1_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_1_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_1_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_1_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_1_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_1_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_1_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_1_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_1_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_1_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_1_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_1_Bypass__MASK EQU 0x04
ADC_SAR_1_Bypass__PORT EQU 0
ADC_SAR_1_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_1_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_1_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_1_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_1_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_1_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_1_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_1_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_1_Bypass__SHIFT EQU 2
ADC_SAR_1_Bypass__SLW EQU CYREG_PRT0_SLW

/* ADC_SAR_1_IRQ */
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_1_theACLK */
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG2_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG2_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG2_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG2_CFG3
ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_1_theACLK__INDEX EQU 0x02
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x04
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x04

/* DELSIG_IN */
DELSIG_IN__0__MASK EQU 0x20
DELSIG_IN__0__PC EQU CYREG_IO_PC_PRT15_PC5
DELSIG_IN__0__PORT EQU 15
DELSIG_IN__0__SHIFT EQU 5
DELSIG_IN__AG EQU CYREG_PRT15_AG
DELSIG_IN__AMUX EQU CYREG_PRT15_AMUX
DELSIG_IN__BIE EQU CYREG_PRT15_BIE
DELSIG_IN__BIT_MASK EQU CYREG_PRT15_BIT_MASK
DELSIG_IN__BYP EQU CYREG_PRT15_BYP
DELSIG_IN__CTL EQU CYREG_PRT15_CTL
DELSIG_IN__DM0 EQU CYREG_PRT15_DM0
DELSIG_IN__DM1 EQU CYREG_PRT15_DM1
DELSIG_IN__DM2 EQU CYREG_PRT15_DM2
DELSIG_IN__DR EQU CYREG_PRT15_DR
DELSIG_IN__INP_DIS EQU CYREG_PRT15_INP_DIS
DELSIG_IN__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
DELSIG_IN__LCD_EN EQU CYREG_PRT15_LCD_EN
DELSIG_IN__MASK EQU 0x20
DELSIG_IN__PORT EQU 15
DELSIG_IN__PRT EQU CYREG_PRT15_PRT
DELSIG_IN__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
DELSIG_IN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
DELSIG_IN__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
DELSIG_IN__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
DELSIG_IN__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
DELSIG_IN__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
DELSIG_IN__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
DELSIG_IN__PS EQU CYREG_PRT15_PS
DELSIG_IN__SHIFT EQU 5
DELSIG_IN__SLW EQU CYREG_PRT15_SLW

/* GPIO_12_0 */
GPIO_12_0__0__MASK EQU 0x01
GPIO_12_0__0__PC EQU CYREG_PRT12_PC0
GPIO_12_0__0__PORT EQU 12
GPIO_12_0__0__SHIFT EQU 0
GPIO_12_0__AG EQU CYREG_PRT12_AG
GPIO_12_0__BIE EQU CYREG_PRT12_BIE
GPIO_12_0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
GPIO_12_0__BYP EQU CYREG_PRT12_BYP
GPIO_12_0__DM0 EQU CYREG_PRT12_DM0
GPIO_12_0__DM1 EQU CYREG_PRT12_DM1
GPIO_12_0__DM2 EQU CYREG_PRT12_DM2
GPIO_12_0__DR EQU CYREG_PRT12_DR
GPIO_12_0__INP_DIS EQU CYREG_PRT12_INP_DIS
GPIO_12_0__MASK EQU 0x01
GPIO_12_0__PORT EQU 12
GPIO_12_0__PRT EQU CYREG_PRT12_PRT
GPIO_12_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
GPIO_12_0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
GPIO_12_0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
GPIO_12_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
GPIO_12_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
GPIO_12_0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
GPIO_12_0__PS EQU CYREG_PRT12_PS
GPIO_12_0__SHIFT EQU 0
GPIO_12_0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
GPIO_12_0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
GPIO_12_0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
GPIO_12_0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
GPIO_12_0__SLW EQU CYREG_PRT12_SLW

/* GPIO_12_1 */
GPIO_12_1__0__MASK EQU 0x02
GPIO_12_1__0__PC EQU CYREG_PRT12_PC1
GPIO_12_1__0__PORT EQU 12
GPIO_12_1__0__SHIFT EQU 1
GPIO_12_1__AG EQU CYREG_PRT12_AG
GPIO_12_1__BIE EQU CYREG_PRT12_BIE
GPIO_12_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
GPIO_12_1__BYP EQU CYREG_PRT12_BYP
GPIO_12_1__DM0 EQU CYREG_PRT12_DM0
GPIO_12_1__DM1 EQU CYREG_PRT12_DM1
GPIO_12_1__DM2 EQU CYREG_PRT12_DM2
GPIO_12_1__DR EQU CYREG_PRT12_DR
GPIO_12_1__INP_DIS EQU CYREG_PRT12_INP_DIS
GPIO_12_1__MASK EQU 0x02
GPIO_12_1__PORT EQU 12
GPIO_12_1__PRT EQU CYREG_PRT12_PRT
GPIO_12_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
GPIO_12_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
GPIO_12_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
GPIO_12_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
GPIO_12_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
GPIO_12_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
GPIO_12_1__PS EQU CYREG_PRT12_PS
GPIO_12_1__SHIFT EQU 1
GPIO_12_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
GPIO_12_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
GPIO_12_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
GPIO_12_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
GPIO_12_1__SLW EQU CYREG_PRT12_SLW

/* GPIO_12_2 */
GPIO_12_2__0__MASK EQU 0x04
GPIO_12_2__0__PC EQU CYREG_PRT12_PC2
GPIO_12_2__0__PORT EQU 12
GPIO_12_2__0__SHIFT EQU 2
GPIO_12_2__AG EQU CYREG_PRT12_AG
GPIO_12_2__BIE EQU CYREG_PRT12_BIE
GPIO_12_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
GPIO_12_2__BYP EQU CYREG_PRT12_BYP
GPIO_12_2__DM0 EQU CYREG_PRT12_DM0
GPIO_12_2__DM1 EQU CYREG_PRT12_DM1
GPIO_12_2__DM2 EQU CYREG_PRT12_DM2
GPIO_12_2__DR EQU CYREG_PRT12_DR
GPIO_12_2__INP_DIS EQU CYREG_PRT12_INP_DIS
GPIO_12_2__MASK EQU 0x04
GPIO_12_2__PORT EQU 12
GPIO_12_2__PRT EQU CYREG_PRT12_PRT
GPIO_12_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
GPIO_12_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
GPIO_12_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
GPIO_12_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
GPIO_12_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
GPIO_12_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
GPIO_12_2__PS EQU CYREG_PRT12_PS
GPIO_12_2__SHIFT EQU 2
GPIO_12_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
GPIO_12_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
GPIO_12_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
GPIO_12_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
GPIO_12_2__SLW EQU CYREG_PRT12_SLW

/* GPIO_12_3 */
GPIO_12_3__0__MASK EQU 0x08
GPIO_12_3__0__PC EQU CYREG_PRT12_PC3
GPIO_12_3__0__PORT EQU 12
GPIO_12_3__0__SHIFT EQU 3
GPIO_12_3__AG EQU CYREG_PRT12_AG
GPIO_12_3__BIE EQU CYREG_PRT12_BIE
GPIO_12_3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
GPIO_12_3__BYP EQU CYREG_PRT12_BYP
GPIO_12_3__DM0 EQU CYREG_PRT12_DM0
GPIO_12_3__DM1 EQU CYREG_PRT12_DM1
GPIO_12_3__DM2 EQU CYREG_PRT12_DM2
GPIO_12_3__DR EQU CYREG_PRT12_DR
GPIO_12_3__INP_DIS EQU CYREG_PRT12_INP_DIS
GPIO_12_3__MASK EQU 0x08
GPIO_12_3__PORT EQU 12
GPIO_12_3__PRT EQU CYREG_PRT12_PRT
GPIO_12_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
GPIO_12_3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
GPIO_12_3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
GPIO_12_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
GPIO_12_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
GPIO_12_3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
GPIO_12_3__PS EQU CYREG_PRT12_PS
GPIO_12_3__SHIFT EQU 3
GPIO_12_3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
GPIO_12_3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
GPIO_12_3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
GPIO_12_3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
GPIO_12_3__SLW EQU CYREG_PRT12_SLW

/* GPIO_12_4 */
GPIO_12_4__0__MASK EQU 0x10
GPIO_12_4__0__PC EQU CYREG_PRT12_PC4
GPIO_12_4__0__PORT EQU 12
GPIO_12_4__0__SHIFT EQU 4
GPIO_12_4__AG EQU CYREG_PRT12_AG
GPIO_12_4__BIE EQU CYREG_PRT12_BIE
GPIO_12_4__BIT_MASK EQU CYREG_PRT12_BIT_MASK
GPIO_12_4__BYP EQU CYREG_PRT12_BYP
GPIO_12_4__DM0 EQU CYREG_PRT12_DM0
GPIO_12_4__DM1 EQU CYREG_PRT12_DM1
GPIO_12_4__DM2 EQU CYREG_PRT12_DM2
GPIO_12_4__DR EQU CYREG_PRT12_DR
GPIO_12_4__INP_DIS EQU CYREG_PRT12_INP_DIS
GPIO_12_4__MASK EQU 0x10
GPIO_12_4__PORT EQU 12
GPIO_12_4__PRT EQU CYREG_PRT12_PRT
GPIO_12_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
GPIO_12_4__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
GPIO_12_4__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
GPIO_12_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
GPIO_12_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
GPIO_12_4__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
GPIO_12_4__PS EQU CYREG_PRT12_PS
GPIO_12_4__SHIFT EQU 4
GPIO_12_4__SIO_CFG EQU CYREG_PRT12_SIO_CFG
GPIO_12_4__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
GPIO_12_4__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
GPIO_12_4__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
GPIO_12_4__SLW EQU CYREG_PRT12_SLW

/* GPIO_12_5 */
GPIO_12_5__0__MASK EQU 0x20
GPIO_12_5__0__PC EQU CYREG_PRT12_PC5
GPIO_12_5__0__PORT EQU 12
GPIO_12_5__0__SHIFT EQU 5
GPIO_12_5__AG EQU CYREG_PRT12_AG
GPIO_12_5__BIE EQU CYREG_PRT12_BIE
GPIO_12_5__BIT_MASK EQU CYREG_PRT12_BIT_MASK
GPIO_12_5__BYP EQU CYREG_PRT12_BYP
GPIO_12_5__DM0 EQU CYREG_PRT12_DM0
GPIO_12_5__DM1 EQU CYREG_PRT12_DM1
GPIO_12_5__DM2 EQU CYREG_PRT12_DM2
GPIO_12_5__DR EQU CYREG_PRT12_DR
GPIO_12_5__INP_DIS EQU CYREG_PRT12_INP_DIS
GPIO_12_5__MASK EQU 0x20
GPIO_12_5__PORT EQU 12
GPIO_12_5__PRT EQU CYREG_PRT12_PRT
GPIO_12_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
GPIO_12_5__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
GPIO_12_5__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
GPIO_12_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
GPIO_12_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
GPIO_12_5__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
GPIO_12_5__PS EQU CYREG_PRT12_PS
GPIO_12_5__SHIFT EQU 5
GPIO_12_5__SIO_CFG EQU CYREG_PRT12_SIO_CFG
GPIO_12_5__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
GPIO_12_5__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
GPIO_12_5__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
GPIO_12_5__SLW EQU CYREG_PRT12_SLW

/* GPIO_12_6 */
GPIO_12_6__0__MASK EQU 0x40
GPIO_12_6__0__PC EQU CYREG_PRT12_PC6
GPIO_12_6__0__PORT EQU 12
GPIO_12_6__0__SHIFT EQU 6
GPIO_12_6__AG EQU CYREG_PRT12_AG
GPIO_12_6__BIE EQU CYREG_PRT12_BIE
GPIO_12_6__BIT_MASK EQU CYREG_PRT12_BIT_MASK
GPIO_12_6__BYP EQU CYREG_PRT12_BYP
GPIO_12_6__DM0 EQU CYREG_PRT12_DM0
GPIO_12_6__DM1 EQU CYREG_PRT12_DM1
GPIO_12_6__DM2 EQU CYREG_PRT12_DM2
GPIO_12_6__DR EQU CYREG_PRT12_DR
GPIO_12_6__INP_DIS EQU CYREG_PRT12_INP_DIS
GPIO_12_6__MASK EQU 0x40
GPIO_12_6__PORT EQU 12
GPIO_12_6__PRT EQU CYREG_PRT12_PRT
GPIO_12_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
GPIO_12_6__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
GPIO_12_6__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
GPIO_12_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
GPIO_12_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
GPIO_12_6__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
GPIO_12_6__PS EQU CYREG_PRT12_PS
GPIO_12_6__SHIFT EQU 6
GPIO_12_6__SIO_CFG EQU CYREG_PRT12_SIO_CFG
GPIO_12_6__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
GPIO_12_6__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
GPIO_12_6__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
GPIO_12_6__SLW EQU CYREG_PRT12_SLW

/* GPIO_12_7 */
GPIO_12_7__0__MASK EQU 0x80
GPIO_12_7__0__PC EQU CYREG_PRT12_PC7
GPIO_12_7__0__PORT EQU 12
GPIO_12_7__0__SHIFT EQU 7
GPIO_12_7__AG EQU CYREG_PRT12_AG
GPIO_12_7__BIE EQU CYREG_PRT12_BIE
GPIO_12_7__BIT_MASK EQU CYREG_PRT12_BIT_MASK
GPIO_12_7__BYP EQU CYREG_PRT12_BYP
GPIO_12_7__DM0 EQU CYREG_PRT12_DM0
GPIO_12_7__DM1 EQU CYREG_PRT12_DM1
GPIO_12_7__DM2 EQU CYREG_PRT12_DM2
GPIO_12_7__DR EQU CYREG_PRT12_DR
GPIO_12_7__INP_DIS EQU CYREG_PRT12_INP_DIS
GPIO_12_7__MASK EQU 0x80
GPIO_12_7__PORT EQU 12
GPIO_12_7__PRT EQU CYREG_PRT12_PRT
GPIO_12_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
GPIO_12_7__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
GPIO_12_7__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
GPIO_12_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
GPIO_12_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
GPIO_12_7__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
GPIO_12_7__PS EQU CYREG_PRT12_PS
GPIO_12_7__SHIFT EQU 7
GPIO_12_7__SIO_CFG EQU CYREG_PRT12_SIO_CFG
GPIO_12_7__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
GPIO_12_7__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
GPIO_12_7__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
GPIO_12_7__SLW EQU CYREG_PRT12_SLW

/* PWM_out_1 */
PWM_out_1__0__MASK EQU 0x01
PWM_out_1__0__PC EQU CYREG_PRT6_PC0
PWM_out_1__0__PORT EQU 6
PWM_out_1__0__SHIFT EQU 0
PWM_out_1__AG EQU CYREG_PRT6_AG
PWM_out_1__AMUX EQU CYREG_PRT6_AMUX
PWM_out_1__BIE EQU CYREG_PRT6_BIE
PWM_out_1__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PWM_out_1__BYP EQU CYREG_PRT6_BYP
PWM_out_1__CTL EQU CYREG_PRT6_CTL
PWM_out_1__DM0 EQU CYREG_PRT6_DM0
PWM_out_1__DM1 EQU CYREG_PRT6_DM1
PWM_out_1__DM2 EQU CYREG_PRT6_DM2
PWM_out_1__DR EQU CYREG_PRT6_DR
PWM_out_1__INP_DIS EQU CYREG_PRT6_INP_DIS
PWM_out_1__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PWM_out_1__LCD_EN EQU CYREG_PRT6_LCD_EN
PWM_out_1__MASK EQU 0x01
PWM_out_1__PORT EQU 6
PWM_out_1__PRT EQU CYREG_PRT6_PRT
PWM_out_1__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PWM_out_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PWM_out_1__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PWM_out_1__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PWM_out_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PWM_out_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PWM_out_1__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PWM_out_1__PS EQU CYREG_PRT6_PS
PWM_out_1__SHIFT EQU 0
PWM_out_1__SLW EQU CYREG_PRT6_SLW

/* PWM_out_2 */
PWM_out_2__0__MASK EQU 0x02
PWM_out_2__0__PC EQU CYREG_PRT6_PC1
PWM_out_2__0__PORT EQU 6
PWM_out_2__0__SHIFT EQU 1
PWM_out_2__AG EQU CYREG_PRT6_AG
PWM_out_2__AMUX EQU CYREG_PRT6_AMUX
PWM_out_2__BIE EQU CYREG_PRT6_BIE
PWM_out_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PWM_out_2__BYP EQU CYREG_PRT6_BYP
PWM_out_2__CTL EQU CYREG_PRT6_CTL
PWM_out_2__DM0 EQU CYREG_PRT6_DM0
PWM_out_2__DM1 EQU CYREG_PRT6_DM1
PWM_out_2__DM2 EQU CYREG_PRT6_DM2
PWM_out_2__DR EQU CYREG_PRT6_DR
PWM_out_2__INP_DIS EQU CYREG_PRT6_INP_DIS
PWM_out_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PWM_out_2__LCD_EN EQU CYREG_PRT6_LCD_EN
PWM_out_2__MASK EQU 0x02
PWM_out_2__PORT EQU 6
PWM_out_2__PRT EQU CYREG_PRT6_PRT
PWM_out_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PWM_out_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PWM_out_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PWM_out_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PWM_out_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PWM_out_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PWM_out_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PWM_out_2__PS EQU CYREG_PRT6_PS
PWM_out_2__SHIFT EQU 1
PWM_out_2__SLW EQU CYREG_PRT6_SLW

/* PWM_out_3 */
PWM_out_3__0__MASK EQU 0x04
PWM_out_3__0__PC EQU CYREG_PRT6_PC2
PWM_out_3__0__PORT EQU 6
PWM_out_3__0__SHIFT EQU 2
PWM_out_3__AG EQU CYREG_PRT6_AG
PWM_out_3__AMUX EQU CYREG_PRT6_AMUX
PWM_out_3__BIE EQU CYREG_PRT6_BIE
PWM_out_3__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PWM_out_3__BYP EQU CYREG_PRT6_BYP
PWM_out_3__CTL EQU CYREG_PRT6_CTL
PWM_out_3__DM0 EQU CYREG_PRT6_DM0
PWM_out_3__DM1 EQU CYREG_PRT6_DM1
PWM_out_3__DM2 EQU CYREG_PRT6_DM2
PWM_out_3__DR EQU CYREG_PRT6_DR
PWM_out_3__INP_DIS EQU CYREG_PRT6_INP_DIS
PWM_out_3__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PWM_out_3__LCD_EN EQU CYREG_PRT6_LCD_EN
PWM_out_3__MASK EQU 0x04
PWM_out_3__PORT EQU 6
PWM_out_3__PRT EQU CYREG_PRT6_PRT
PWM_out_3__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PWM_out_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PWM_out_3__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PWM_out_3__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PWM_out_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PWM_out_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PWM_out_3__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PWM_out_3__PS EQU CYREG_PRT6_PS
PWM_out_3__SHIFT EQU 2
PWM_out_3__SLW EQU CYREG_PRT6_SLW

/* PWM_out_4 */
PWM_out_4__0__MASK EQU 0x08
PWM_out_4__0__PC EQU CYREG_PRT6_PC3
PWM_out_4__0__PORT EQU 6
PWM_out_4__0__SHIFT EQU 3
PWM_out_4__AG EQU CYREG_PRT6_AG
PWM_out_4__AMUX EQU CYREG_PRT6_AMUX
PWM_out_4__BIE EQU CYREG_PRT6_BIE
PWM_out_4__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PWM_out_4__BYP EQU CYREG_PRT6_BYP
PWM_out_4__CTL EQU CYREG_PRT6_CTL
PWM_out_4__DM0 EQU CYREG_PRT6_DM0
PWM_out_4__DM1 EQU CYREG_PRT6_DM1
PWM_out_4__DM2 EQU CYREG_PRT6_DM2
PWM_out_4__DR EQU CYREG_PRT6_DR
PWM_out_4__INP_DIS EQU CYREG_PRT6_INP_DIS
PWM_out_4__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PWM_out_4__LCD_EN EQU CYREG_PRT6_LCD_EN
PWM_out_4__MASK EQU 0x08
PWM_out_4__PORT EQU 6
PWM_out_4__PRT EQU CYREG_PRT6_PRT
PWM_out_4__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PWM_out_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PWM_out_4__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PWM_out_4__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PWM_out_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PWM_out_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PWM_out_4__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PWM_out_4__PS EQU CYREG_PRT6_PS
PWM_out_4__SHIFT EQU 3
PWM_out_4__SLW EQU CYREG_PRT6_SLW

/* PWM_out_5 */
PWM_out_5__0__MASK EQU 0x10
PWM_out_5__0__PC EQU CYREG_PRT6_PC4
PWM_out_5__0__PORT EQU 6
PWM_out_5__0__SHIFT EQU 4
PWM_out_5__AG EQU CYREG_PRT6_AG
PWM_out_5__AMUX EQU CYREG_PRT6_AMUX
PWM_out_5__BIE EQU CYREG_PRT6_BIE
PWM_out_5__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PWM_out_5__BYP EQU CYREG_PRT6_BYP
PWM_out_5__CTL EQU CYREG_PRT6_CTL
PWM_out_5__DM0 EQU CYREG_PRT6_DM0
PWM_out_5__DM1 EQU CYREG_PRT6_DM1
PWM_out_5__DM2 EQU CYREG_PRT6_DM2
PWM_out_5__DR EQU CYREG_PRT6_DR
PWM_out_5__INP_DIS EQU CYREG_PRT6_INP_DIS
PWM_out_5__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PWM_out_5__LCD_EN EQU CYREG_PRT6_LCD_EN
PWM_out_5__MASK EQU 0x10
PWM_out_5__PORT EQU 6
PWM_out_5__PRT EQU CYREG_PRT6_PRT
PWM_out_5__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PWM_out_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PWM_out_5__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PWM_out_5__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PWM_out_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PWM_out_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PWM_out_5__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PWM_out_5__PS EQU CYREG_PRT6_PS
PWM_out_5__SHIFT EQU 4
PWM_out_5__SLW EQU CYREG_PRT6_SLW

/* PWM_out_6 */
PWM_out_6__0__MASK EQU 0x20
PWM_out_6__0__PC EQU CYREG_PRT6_PC5
PWM_out_6__0__PORT EQU 6
PWM_out_6__0__SHIFT EQU 5
PWM_out_6__AG EQU CYREG_PRT6_AG
PWM_out_6__AMUX EQU CYREG_PRT6_AMUX
PWM_out_6__BIE EQU CYREG_PRT6_BIE
PWM_out_6__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PWM_out_6__BYP EQU CYREG_PRT6_BYP
PWM_out_6__CTL EQU CYREG_PRT6_CTL
PWM_out_6__DM0 EQU CYREG_PRT6_DM0
PWM_out_6__DM1 EQU CYREG_PRT6_DM1
PWM_out_6__DM2 EQU CYREG_PRT6_DM2
PWM_out_6__DR EQU CYREG_PRT6_DR
PWM_out_6__INP_DIS EQU CYREG_PRT6_INP_DIS
PWM_out_6__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PWM_out_6__LCD_EN EQU CYREG_PRT6_LCD_EN
PWM_out_6__MASK EQU 0x20
PWM_out_6__PORT EQU 6
PWM_out_6__PRT EQU CYREG_PRT6_PRT
PWM_out_6__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PWM_out_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PWM_out_6__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PWM_out_6__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PWM_out_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PWM_out_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PWM_out_6__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PWM_out_6__PS EQU CYREG_PRT6_PS
PWM_out_6__SHIFT EQU 5
PWM_out_6__SLW EQU CYREG_PRT6_SLW

/* PWM_out_7 */
PWM_out_7__0__MASK EQU 0x40
PWM_out_7__0__PC EQU CYREG_PRT6_PC6
PWM_out_7__0__PORT EQU 6
PWM_out_7__0__SHIFT EQU 6
PWM_out_7__AG EQU CYREG_PRT6_AG
PWM_out_7__AMUX EQU CYREG_PRT6_AMUX
PWM_out_7__BIE EQU CYREG_PRT6_BIE
PWM_out_7__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PWM_out_7__BYP EQU CYREG_PRT6_BYP
PWM_out_7__CTL EQU CYREG_PRT6_CTL
PWM_out_7__DM0 EQU CYREG_PRT6_DM0
PWM_out_7__DM1 EQU CYREG_PRT6_DM1
PWM_out_7__DM2 EQU CYREG_PRT6_DM2
PWM_out_7__DR EQU CYREG_PRT6_DR
PWM_out_7__INP_DIS EQU CYREG_PRT6_INP_DIS
PWM_out_7__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PWM_out_7__LCD_EN EQU CYREG_PRT6_LCD_EN
PWM_out_7__MASK EQU 0x40
PWM_out_7__PORT EQU 6
PWM_out_7__PRT EQU CYREG_PRT6_PRT
PWM_out_7__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PWM_out_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PWM_out_7__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PWM_out_7__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PWM_out_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PWM_out_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PWM_out_7__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PWM_out_7__PS EQU CYREG_PRT6_PS
PWM_out_7__SHIFT EQU 6
PWM_out_7__SLW EQU CYREG_PRT6_SLW

/* PWM_out_8 */
PWM_out_8__0__MASK EQU 0x80
PWM_out_8__0__PC EQU CYREG_PRT6_PC7
PWM_out_8__0__PORT EQU 6
PWM_out_8__0__SHIFT EQU 7
PWM_out_8__AG EQU CYREG_PRT6_AG
PWM_out_8__AMUX EQU CYREG_PRT6_AMUX
PWM_out_8__BIE EQU CYREG_PRT6_BIE
PWM_out_8__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PWM_out_8__BYP EQU CYREG_PRT6_BYP
PWM_out_8__CTL EQU CYREG_PRT6_CTL
PWM_out_8__DM0 EQU CYREG_PRT6_DM0
PWM_out_8__DM1 EQU CYREG_PRT6_DM1
PWM_out_8__DM2 EQU CYREG_PRT6_DM2
PWM_out_8__DR EQU CYREG_PRT6_DR
PWM_out_8__INP_DIS EQU CYREG_PRT6_INP_DIS
PWM_out_8__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PWM_out_8__LCD_EN EQU CYREG_PRT6_LCD_EN
PWM_out_8__MASK EQU 0x80
PWM_out_8__PORT EQU 6
PWM_out_8__PRT EQU CYREG_PRT6_PRT
PWM_out_8__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PWM_out_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PWM_out_8__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PWM_out_8__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PWM_out_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PWM_out_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PWM_out_8__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PWM_out_8__PS EQU CYREG_PRT6_PS
PWM_out_8__SHIFT EQU 7
PWM_out_8__SLW EQU CYREG_PRT6_SLW

/* IDAC_out_1 */
IDAC_out_1__0__MASK EQU 0x40
IDAC_out_1__0__PC EQU CYREG_PRT0_PC6
IDAC_out_1__0__PORT EQU 0
IDAC_out_1__0__SHIFT EQU 6
IDAC_out_1__AG EQU CYREG_PRT0_AG
IDAC_out_1__AMUX EQU CYREG_PRT0_AMUX
IDAC_out_1__BIE EQU CYREG_PRT0_BIE
IDAC_out_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
IDAC_out_1__BYP EQU CYREG_PRT0_BYP
IDAC_out_1__CTL EQU CYREG_PRT0_CTL
IDAC_out_1__DM0 EQU CYREG_PRT0_DM0
IDAC_out_1__DM1 EQU CYREG_PRT0_DM1
IDAC_out_1__DM2 EQU CYREG_PRT0_DM2
IDAC_out_1__DR EQU CYREG_PRT0_DR
IDAC_out_1__INP_DIS EQU CYREG_PRT0_INP_DIS
IDAC_out_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
IDAC_out_1__LCD_EN EQU CYREG_PRT0_LCD_EN
IDAC_out_1__MASK EQU 0x40
IDAC_out_1__PORT EQU 0
IDAC_out_1__PRT EQU CYREG_PRT0_PRT
IDAC_out_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
IDAC_out_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
IDAC_out_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
IDAC_out_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
IDAC_out_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
IDAC_out_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
IDAC_out_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
IDAC_out_1__PS EQU CYREG_PRT0_PS
IDAC_out_1__SHIFT EQU 6
IDAC_out_1__SLW EQU CYREG_PRT0_SLW

/* VDAC_out_1 */
VDAC_out_1__0__MASK EQU 0x02
VDAC_out_1__0__PC EQU CYREG_PRT0_PC1
VDAC_out_1__0__PORT EQU 0
VDAC_out_1__0__SHIFT EQU 1
VDAC_out_1__AG EQU CYREG_PRT0_AG
VDAC_out_1__AMUX EQU CYREG_PRT0_AMUX
VDAC_out_1__BIE EQU CYREG_PRT0_BIE
VDAC_out_1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VDAC_out_1__BYP EQU CYREG_PRT0_BYP
VDAC_out_1__CTL EQU CYREG_PRT0_CTL
VDAC_out_1__DM0 EQU CYREG_PRT0_DM0
VDAC_out_1__DM1 EQU CYREG_PRT0_DM1
VDAC_out_1__DM2 EQU CYREG_PRT0_DM2
VDAC_out_1__DR EQU CYREG_PRT0_DR
VDAC_out_1__INP_DIS EQU CYREG_PRT0_INP_DIS
VDAC_out_1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VDAC_out_1__LCD_EN EQU CYREG_PRT0_LCD_EN
VDAC_out_1__MASK EQU 0x02
VDAC_out_1__PORT EQU 0
VDAC_out_1__PRT EQU CYREG_PRT0_PRT
VDAC_out_1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VDAC_out_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VDAC_out_1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VDAC_out_1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VDAC_out_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VDAC_out_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VDAC_out_1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VDAC_out_1__PS EQU CYREG_PRT0_PS
VDAC_out_1__SHIFT EQU 1
VDAC_out_1__SLW EQU CYREG_PRT0_SLW

/* VDAC_out_2 */
VDAC_out_2__0__MASK EQU 0x20
VDAC_out_2__0__PC EQU CYREG_PRT0_PC5
VDAC_out_2__0__PORT EQU 0
VDAC_out_2__0__SHIFT EQU 5
VDAC_out_2__AG EQU CYREG_PRT0_AG
VDAC_out_2__AMUX EQU CYREG_PRT0_AMUX
VDAC_out_2__BIE EQU CYREG_PRT0_BIE
VDAC_out_2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
VDAC_out_2__BYP EQU CYREG_PRT0_BYP
VDAC_out_2__CTL EQU CYREG_PRT0_CTL
VDAC_out_2__DM0 EQU CYREG_PRT0_DM0
VDAC_out_2__DM1 EQU CYREG_PRT0_DM1
VDAC_out_2__DM2 EQU CYREG_PRT0_DM2
VDAC_out_2__DR EQU CYREG_PRT0_DR
VDAC_out_2__INP_DIS EQU CYREG_PRT0_INP_DIS
VDAC_out_2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
VDAC_out_2__LCD_EN EQU CYREG_PRT0_LCD_EN
VDAC_out_2__MASK EQU 0x20
VDAC_out_2__PORT EQU 0
VDAC_out_2__PRT EQU CYREG_PRT0_PRT
VDAC_out_2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
VDAC_out_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
VDAC_out_2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
VDAC_out_2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
VDAC_out_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
VDAC_out_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
VDAC_out_2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
VDAC_out_2__PS EQU CYREG_PRT0_PS
VDAC_out_2__SHIFT EQU 5
VDAC_out_2__SLW EQU CYREG_PRT0_SLW

/* WaveDAC8_1_BuffAmp_ABuf */
WaveDAC8_1_BuffAmp_ABuf__CR EQU CYREG_OPAMP2_CR
WaveDAC8_1_BuffAmp_ABuf__MX EQU CYREG_OPAMP2_MX
WaveDAC8_1_BuffAmp_ABuf__NPUMP_OPAMP_TR0 EQU CYREG_NPUMP_OPAMP_TR0
WaveDAC8_1_BuffAmp_ABuf__PM_ACT_CFG EQU CYREG_PM_ACT_CFG4
WaveDAC8_1_BuffAmp_ABuf__PM_ACT_MSK EQU 0x04
WaveDAC8_1_BuffAmp_ABuf__PM_STBY_CFG EQU CYREG_PM_STBY_CFG4
WaveDAC8_1_BuffAmp_ABuf__PM_STBY_MSK EQU 0x04
WaveDAC8_1_BuffAmp_ABuf__RSVD EQU CYREG_OPAMP2_RSVD
WaveDAC8_1_BuffAmp_ABuf__SW EQU CYREG_OPAMP2_SW
WaveDAC8_1_BuffAmp_ABuf__TR0 EQU CYREG_OPAMP2_TR0
WaveDAC8_1_BuffAmp_ABuf__TR1 EQU CYREG_OPAMP2_TR1

/* WaveDAC8_1_VDAC8_viDAC8 */
WaveDAC8_1_VDAC8_viDAC8__CR0 EQU CYREG_DAC1_CR0
WaveDAC8_1_VDAC8_viDAC8__CR1 EQU CYREG_DAC1_CR1
WaveDAC8_1_VDAC8_viDAC8__D EQU CYREG_DAC1_D
WaveDAC8_1_VDAC8_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
WaveDAC8_1_VDAC8_viDAC8__PM_ACT_MSK EQU 0x02
WaveDAC8_1_VDAC8_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
WaveDAC8_1_VDAC8_viDAC8__PM_STBY_MSK EQU 0x02
WaveDAC8_1_VDAC8_viDAC8__STROBE EQU CYREG_DAC1_STROBE
WaveDAC8_1_VDAC8_viDAC8__SW0 EQU CYREG_DAC1_SW0
WaveDAC8_1_VDAC8_viDAC8__SW2 EQU CYREG_DAC1_SW2
WaveDAC8_1_VDAC8_viDAC8__SW3 EQU CYREG_DAC1_SW3
WaveDAC8_1_VDAC8_viDAC8__SW4 EQU CYREG_DAC1_SW4
WaveDAC8_1_VDAC8_viDAC8__TR EQU CYREG_DAC1_TR
WaveDAC8_1_VDAC8_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M1
WaveDAC8_1_VDAC8_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M2
WaveDAC8_1_VDAC8_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M3
WaveDAC8_1_VDAC8_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M4
WaveDAC8_1_VDAC8_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M5
WaveDAC8_1_VDAC8_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M6
WaveDAC8_1_VDAC8_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M7
WaveDAC8_1_VDAC8_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC1_M8
WaveDAC8_1_VDAC8_viDAC8__TST EQU CYREG_DAC1_TST

/* WaveDAC8_1_Wave1_DMA */
WaveDAC8_1_Wave1_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_1_Wave1_DMA__DRQ_NUMBER EQU 2
WaveDAC8_1_Wave1_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_1_Wave1_DMA__PRIORITY EQU 2
WaveDAC8_1_Wave1_DMA__TERMIN_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMIN_SEL EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT0_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT1_EN EQU 0
WaveDAC8_1_Wave1_DMA__TERMOUT1_SEL EQU 0

/* WaveDAC8_1_Wave2_DMA */
WaveDAC8_1_Wave2_DMA__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
WaveDAC8_1_Wave2_DMA__DRQ_NUMBER EQU 3
WaveDAC8_1_Wave2_DMA__NUMBEROF_TDS EQU 0
WaveDAC8_1_Wave2_DMA__PRIORITY EQU 2
WaveDAC8_1_Wave2_DMA__TERMIN_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMIN_SEL EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT0_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT0_SEL EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT1_EN EQU 0
WaveDAC8_1_Wave2_DMA__TERMOUT1_SEL EQU 0

/* WaveDAC_clk */
WaveDAC_clk__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
WaveDAC_clk__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
WaveDAC_clk__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
WaveDAC_clk__CFG2_SRC_SEL_MASK EQU 0x07
WaveDAC_clk__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
WaveDAC_clk__CFG3_PHASE_DLY_MASK EQU 0x0F
WaveDAC_clk__INDEX EQU 0x00
WaveDAC_clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
WaveDAC_clk__PM_ACT_MSK EQU 0x01
WaveDAC_clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
WaveDAC_clk__PM_STBY_MSK EQU 0x01

/* WaveDAC_out */
WaveDAC_out__0__MASK EQU 0x01
WaveDAC_out__0__PC EQU CYREG_PRT0_PC0
WaveDAC_out__0__PORT EQU 0
WaveDAC_out__0__SHIFT EQU 0
WaveDAC_out__AG EQU CYREG_PRT0_AG
WaveDAC_out__AMUX EQU CYREG_PRT0_AMUX
WaveDAC_out__BIE EQU CYREG_PRT0_BIE
WaveDAC_out__BIT_MASK EQU CYREG_PRT0_BIT_MASK
WaveDAC_out__BYP EQU CYREG_PRT0_BYP
WaveDAC_out__CTL EQU CYREG_PRT0_CTL
WaveDAC_out__DM0 EQU CYREG_PRT0_DM0
WaveDAC_out__DM1 EQU CYREG_PRT0_DM1
WaveDAC_out__DM2 EQU CYREG_PRT0_DM2
WaveDAC_out__DR EQU CYREG_PRT0_DR
WaveDAC_out__INP_DIS EQU CYREG_PRT0_INP_DIS
WaveDAC_out__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
WaveDAC_out__LCD_EN EQU CYREG_PRT0_LCD_EN
WaveDAC_out__MASK EQU 0x01
WaveDAC_out__PORT EQU 0
WaveDAC_out__PRT EQU CYREG_PRT0_PRT
WaveDAC_out__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
WaveDAC_out__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
WaveDAC_out__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
WaveDAC_out__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
WaveDAC_out__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
WaveDAC_out__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
WaveDAC_out__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
WaveDAC_out__PS EQU CYREG_PRT0_PS
WaveDAC_out__SHIFT EQU 0
WaveDAC_out__SLW EQU CYREG_PRT0_SLW

/* analog_in_1 */
analog_in_1__0__MASK EQU 0x01
analog_in_1__0__PC EQU CYREG_PRT3_PC0
analog_in_1__0__PORT EQU 3
analog_in_1__0__SHIFT EQU 0
analog_in_1__AG EQU CYREG_PRT3_AG
analog_in_1__AMUX EQU CYREG_PRT3_AMUX
analog_in_1__BIE EQU CYREG_PRT3_BIE
analog_in_1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
analog_in_1__BYP EQU CYREG_PRT3_BYP
analog_in_1__CTL EQU CYREG_PRT3_CTL
analog_in_1__DM0 EQU CYREG_PRT3_DM0
analog_in_1__DM1 EQU CYREG_PRT3_DM1
analog_in_1__DM2 EQU CYREG_PRT3_DM2
analog_in_1__DR EQU CYREG_PRT3_DR
analog_in_1__INP_DIS EQU CYREG_PRT3_INP_DIS
analog_in_1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
analog_in_1__LCD_EN EQU CYREG_PRT3_LCD_EN
analog_in_1__MASK EQU 0x01
analog_in_1__PORT EQU 3
analog_in_1__PRT EQU CYREG_PRT3_PRT
analog_in_1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
analog_in_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
analog_in_1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
analog_in_1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
analog_in_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
analog_in_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
analog_in_1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
analog_in_1__PS EQU CYREG_PRT3_PS
analog_in_1__SHIFT EQU 0
analog_in_1__SLW EQU CYREG_PRT3_SLW

/* analog_in_2 */
analog_in_2__0__MASK EQU 0x02
analog_in_2__0__PC EQU CYREG_PRT3_PC1
analog_in_2__0__PORT EQU 3
analog_in_2__0__SHIFT EQU 1
analog_in_2__AG EQU CYREG_PRT3_AG
analog_in_2__AMUX EQU CYREG_PRT3_AMUX
analog_in_2__BIE EQU CYREG_PRT3_BIE
analog_in_2__BIT_MASK EQU CYREG_PRT3_BIT_MASK
analog_in_2__BYP EQU CYREG_PRT3_BYP
analog_in_2__CTL EQU CYREG_PRT3_CTL
analog_in_2__DM0 EQU CYREG_PRT3_DM0
analog_in_2__DM1 EQU CYREG_PRT3_DM1
analog_in_2__DM2 EQU CYREG_PRT3_DM2
analog_in_2__DR EQU CYREG_PRT3_DR
analog_in_2__INP_DIS EQU CYREG_PRT3_INP_DIS
analog_in_2__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
analog_in_2__LCD_EN EQU CYREG_PRT3_LCD_EN
analog_in_2__MASK EQU 0x02
analog_in_2__PORT EQU 3
analog_in_2__PRT EQU CYREG_PRT3_PRT
analog_in_2__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
analog_in_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
analog_in_2__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
analog_in_2__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
analog_in_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
analog_in_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
analog_in_2__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
analog_in_2__PS EQU CYREG_PRT3_PS
analog_in_2__SHIFT EQU 1
analog_in_2__SLW EQU CYREG_PRT3_SLW

/* analog_in_3 */
analog_in_3__0__MASK EQU 0x04
analog_in_3__0__PC EQU CYREG_PRT3_PC2
analog_in_3__0__PORT EQU 3
analog_in_3__0__SHIFT EQU 2
analog_in_3__AG EQU CYREG_PRT3_AG
analog_in_3__AMUX EQU CYREG_PRT3_AMUX
analog_in_3__BIE EQU CYREG_PRT3_BIE
analog_in_3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
analog_in_3__BYP EQU CYREG_PRT3_BYP
analog_in_3__CTL EQU CYREG_PRT3_CTL
analog_in_3__DM0 EQU CYREG_PRT3_DM0
analog_in_3__DM1 EQU CYREG_PRT3_DM1
analog_in_3__DM2 EQU CYREG_PRT3_DM2
analog_in_3__DR EQU CYREG_PRT3_DR
analog_in_3__INP_DIS EQU CYREG_PRT3_INP_DIS
analog_in_3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
analog_in_3__LCD_EN EQU CYREG_PRT3_LCD_EN
analog_in_3__MASK EQU 0x04
analog_in_3__PORT EQU 3
analog_in_3__PRT EQU CYREG_PRT3_PRT
analog_in_3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
analog_in_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
analog_in_3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
analog_in_3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
analog_in_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
analog_in_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
analog_in_3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
analog_in_3__PS EQU CYREG_PRT3_PS
analog_in_3__SHIFT EQU 2
analog_in_3__SLW EQU CYREG_PRT3_SLW

/* analog_in_4 */
analog_in_4__0__MASK EQU 0x08
analog_in_4__0__PC EQU CYREG_PRT3_PC3
analog_in_4__0__PORT EQU 3
analog_in_4__0__SHIFT EQU 3
analog_in_4__AG EQU CYREG_PRT3_AG
analog_in_4__AMUX EQU CYREG_PRT3_AMUX
analog_in_4__BIE EQU CYREG_PRT3_BIE
analog_in_4__BIT_MASK EQU CYREG_PRT3_BIT_MASK
analog_in_4__BYP EQU CYREG_PRT3_BYP
analog_in_4__CTL EQU CYREG_PRT3_CTL
analog_in_4__DM0 EQU CYREG_PRT3_DM0
analog_in_4__DM1 EQU CYREG_PRT3_DM1
analog_in_4__DM2 EQU CYREG_PRT3_DM2
analog_in_4__DR EQU CYREG_PRT3_DR
analog_in_4__INP_DIS EQU CYREG_PRT3_INP_DIS
analog_in_4__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
analog_in_4__LCD_EN EQU CYREG_PRT3_LCD_EN
analog_in_4__MASK EQU 0x08
analog_in_4__PORT EQU 3
analog_in_4__PRT EQU CYREG_PRT3_PRT
analog_in_4__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
analog_in_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
analog_in_4__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
analog_in_4__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
analog_in_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
analog_in_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
analog_in_4__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
analog_in_4__PS EQU CYREG_PRT3_PS
analog_in_4__SHIFT EQU 3
analog_in_4__SLW EQU CYREG_PRT3_SLW

/* analog_in_5 */
analog_in_5__0__MASK EQU 0x10
analog_in_5__0__PC EQU CYREG_PRT3_PC4
analog_in_5__0__PORT EQU 3
analog_in_5__0__SHIFT EQU 4
analog_in_5__AG EQU CYREG_PRT3_AG
analog_in_5__AMUX EQU CYREG_PRT3_AMUX
analog_in_5__BIE EQU CYREG_PRT3_BIE
analog_in_5__BIT_MASK EQU CYREG_PRT3_BIT_MASK
analog_in_5__BYP EQU CYREG_PRT3_BYP
analog_in_5__CTL EQU CYREG_PRT3_CTL
analog_in_5__DM0 EQU CYREG_PRT3_DM0
analog_in_5__DM1 EQU CYREG_PRT3_DM1
analog_in_5__DM2 EQU CYREG_PRT3_DM2
analog_in_5__DR EQU CYREG_PRT3_DR
analog_in_5__INP_DIS EQU CYREG_PRT3_INP_DIS
analog_in_5__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
analog_in_5__LCD_EN EQU CYREG_PRT3_LCD_EN
analog_in_5__MASK EQU 0x10
analog_in_5__PORT EQU 3
analog_in_5__PRT EQU CYREG_PRT3_PRT
analog_in_5__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
analog_in_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
analog_in_5__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
analog_in_5__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
analog_in_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
analog_in_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
analog_in_5__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
analog_in_5__PS EQU CYREG_PRT3_PS
analog_in_5__SHIFT EQU 4
analog_in_5__SLW EQU CYREG_PRT3_SLW

/* analog_in_6 */
analog_in_6__0__MASK EQU 0x20
analog_in_6__0__PC EQU CYREG_PRT3_PC5
analog_in_6__0__PORT EQU 3
analog_in_6__0__SHIFT EQU 5
analog_in_6__AG EQU CYREG_PRT3_AG
analog_in_6__AMUX EQU CYREG_PRT3_AMUX
analog_in_6__BIE EQU CYREG_PRT3_BIE
analog_in_6__BIT_MASK EQU CYREG_PRT3_BIT_MASK
analog_in_6__BYP EQU CYREG_PRT3_BYP
analog_in_6__CTL EQU CYREG_PRT3_CTL
analog_in_6__DM0 EQU CYREG_PRT3_DM0
analog_in_6__DM1 EQU CYREG_PRT3_DM1
analog_in_6__DM2 EQU CYREG_PRT3_DM2
analog_in_6__DR EQU CYREG_PRT3_DR
analog_in_6__INP_DIS EQU CYREG_PRT3_INP_DIS
analog_in_6__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
analog_in_6__LCD_EN EQU CYREG_PRT3_LCD_EN
analog_in_6__MASK EQU 0x20
analog_in_6__PORT EQU 3
analog_in_6__PRT EQU CYREG_PRT3_PRT
analog_in_6__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
analog_in_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
analog_in_6__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
analog_in_6__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
analog_in_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
analog_in_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
analog_in_6__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
analog_in_6__PS EQU CYREG_PRT3_PS
analog_in_6__SHIFT EQU 5
analog_in_6__SLW EQU CYREG_PRT3_SLW

/* analog_in_7 */
analog_in_7__0__MASK EQU 0x40
analog_in_7__0__PC EQU CYREG_PRT3_PC6
analog_in_7__0__PORT EQU 3
analog_in_7__0__SHIFT EQU 6
analog_in_7__AG EQU CYREG_PRT3_AG
analog_in_7__AMUX EQU CYREG_PRT3_AMUX
analog_in_7__BIE EQU CYREG_PRT3_BIE
analog_in_7__BIT_MASK EQU CYREG_PRT3_BIT_MASK
analog_in_7__BYP EQU CYREG_PRT3_BYP
analog_in_7__CTL EQU CYREG_PRT3_CTL
analog_in_7__DM0 EQU CYREG_PRT3_DM0
analog_in_7__DM1 EQU CYREG_PRT3_DM1
analog_in_7__DM2 EQU CYREG_PRT3_DM2
analog_in_7__DR EQU CYREG_PRT3_DR
analog_in_7__INP_DIS EQU CYREG_PRT3_INP_DIS
analog_in_7__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
analog_in_7__LCD_EN EQU CYREG_PRT3_LCD_EN
analog_in_7__MASK EQU 0x40
analog_in_7__PORT EQU 3
analog_in_7__PRT EQU CYREG_PRT3_PRT
analog_in_7__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
analog_in_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
analog_in_7__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
analog_in_7__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
analog_in_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
analog_in_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
analog_in_7__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
analog_in_7__PS EQU CYREG_PRT3_PS
analog_in_7__SHIFT EQU 6
analog_in_7__SLW EQU CYREG_PRT3_SLW

/* analog_in_8 */
analog_in_8__0__MASK EQU 0x80
analog_in_8__0__PC EQU CYREG_PRT3_PC7
analog_in_8__0__PORT EQU 3
analog_in_8__0__SHIFT EQU 7
analog_in_8__AG EQU CYREG_PRT3_AG
analog_in_8__AMUX EQU CYREG_PRT3_AMUX
analog_in_8__BIE EQU CYREG_PRT3_BIE
analog_in_8__BIT_MASK EQU CYREG_PRT3_BIT_MASK
analog_in_8__BYP EQU CYREG_PRT3_BYP
analog_in_8__CTL EQU CYREG_PRT3_CTL
analog_in_8__DM0 EQU CYREG_PRT3_DM0
analog_in_8__DM1 EQU CYREG_PRT3_DM1
analog_in_8__DM2 EQU CYREG_PRT3_DM2
analog_in_8__DR EQU CYREG_PRT3_DR
analog_in_8__INP_DIS EQU CYREG_PRT3_INP_DIS
analog_in_8__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
analog_in_8__LCD_EN EQU CYREG_PRT3_LCD_EN
analog_in_8__MASK EQU 0x80
analog_in_8__PORT EQU 3
analog_in_8__PRT EQU CYREG_PRT3_PRT
analog_in_8__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
analog_in_8__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
analog_in_8__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
analog_in_8__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
analog_in_8__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
analog_in_8__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
analog_in_8__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
analog_in_8__PS EQU CYREG_PRT3_PS
analog_in_8__SHIFT EQU 7
analog_in_8__SLW EQU CYREG_PRT3_SLW

/* analog_in_9 */
analog_in_9__0__MASK EQU 0x08
analog_in_9__0__PC EQU CYREG_PRT0_PC3
analog_in_9__0__PORT EQU 0
analog_in_9__0__SHIFT EQU 3
analog_in_9__AG EQU CYREG_PRT0_AG
analog_in_9__AMUX EQU CYREG_PRT0_AMUX
analog_in_9__BIE EQU CYREG_PRT0_BIE
analog_in_9__BIT_MASK EQU CYREG_PRT0_BIT_MASK
analog_in_9__BYP EQU CYREG_PRT0_BYP
analog_in_9__CTL EQU CYREG_PRT0_CTL
analog_in_9__DM0 EQU CYREG_PRT0_DM0
analog_in_9__DM1 EQU CYREG_PRT0_DM1
analog_in_9__DM2 EQU CYREG_PRT0_DM2
analog_in_9__DR EQU CYREG_PRT0_DR
analog_in_9__INP_DIS EQU CYREG_PRT0_INP_DIS
analog_in_9__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
analog_in_9__LCD_EN EQU CYREG_PRT0_LCD_EN
analog_in_9__MASK EQU 0x08
analog_in_9__PORT EQU 0
analog_in_9__PRT EQU CYREG_PRT0_PRT
analog_in_9__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
analog_in_9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
analog_in_9__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
analog_in_9__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
analog_in_9__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
analog_in_9__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
analog_in_9__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
analog_in_9__PS EQU CYREG_PRT0_PS
analog_in_9__SHIFT EQU 3
analog_in_9__SLW EQU CYREG_PRT0_SLW

/* ADC_DelSig_1_DEC */
ADC_DelSig_1_DEC__COHER EQU CYREG_DEC_COHER
ADC_DelSig_1_DEC__CR EQU CYREG_DEC_CR
ADC_DelSig_1_DEC__DR1 EQU CYREG_DEC_DR1
ADC_DelSig_1_DEC__DR2 EQU CYREG_DEC_DR2
ADC_DelSig_1_DEC__DR2H EQU CYREG_DEC_DR2H
ADC_DelSig_1_DEC__GCOR EQU CYREG_DEC_GCOR
ADC_DelSig_1_DEC__GCORH EQU CYREG_DEC_GCORH
ADC_DelSig_1_DEC__GVAL EQU CYREG_DEC_GVAL
ADC_DelSig_1_DEC__OCOR EQU CYREG_DEC_OCOR
ADC_DelSig_1_DEC__OCORH EQU CYREG_DEC_OCORH
ADC_DelSig_1_DEC__OCORM EQU CYREG_DEC_OCORM
ADC_DelSig_1_DEC__OUTSAMP EQU CYREG_DEC_OUTSAMP
ADC_DelSig_1_DEC__OUTSAMPH EQU CYREG_DEC_OUTSAMPH
ADC_DelSig_1_DEC__OUTSAMPM EQU CYREG_DEC_OUTSAMPM
ADC_DelSig_1_DEC__OUTSAMPS EQU CYREG_DEC_OUTSAMPS
ADC_DelSig_1_DEC__PM_ACT_CFG EQU CYREG_PM_ACT_CFG10
ADC_DelSig_1_DEC__PM_ACT_MSK EQU 0x01
ADC_DelSig_1_DEC__PM_STBY_CFG EQU CYREG_PM_STBY_CFG10
ADC_DelSig_1_DEC__PM_STBY_MSK EQU 0x01
ADC_DelSig_1_DEC__SHIFT1 EQU CYREG_DEC_SHIFT1
ADC_DelSig_1_DEC__SHIFT2 EQU CYREG_DEC_SHIFT2
ADC_DelSig_1_DEC__SR EQU CYREG_DEC_SR
ADC_DelSig_1_DEC__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DEC_M1
ADC_DelSig_1_DEC__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DEC_M2
ADC_DelSig_1_DEC__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DEC_M3
ADC_DelSig_1_DEC__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DEC_M4
ADC_DelSig_1_DEC__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DEC_M5
ADC_DelSig_1_DEC__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DEC_M6
ADC_DelSig_1_DEC__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DEC_M7
ADC_DelSig_1_DEC__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DEC_M8

/* ADC_DelSig_1_DSM */
ADC_DelSig_1_DSM__BUF0 EQU CYREG_DSM0_BUF0
ADC_DelSig_1_DSM__BUF1 EQU CYREG_DSM0_BUF1
ADC_DelSig_1_DSM__BUF2 EQU CYREG_DSM0_BUF2
ADC_DelSig_1_DSM__BUF3 EQU CYREG_DSM0_BUF3
ADC_DelSig_1_DSM__CLK EQU CYREG_DSM0_CLK
ADC_DelSig_1_DSM__CR0 EQU CYREG_DSM0_CR0
ADC_DelSig_1_DSM__CR1 EQU CYREG_DSM0_CR1
ADC_DelSig_1_DSM__CR10 EQU CYREG_DSM0_CR10
ADC_DelSig_1_DSM__CR11 EQU CYREG_DSM0_CR11
ADC_DelSig_1_DSM__CR12 EQU CYREG_DSM0_CR12
ADC_DelSig_1_DSM__CR13 EQU CYREG_DSM0_CR13
ADC_DelSig_1_DSM__CR14 EQU CYREG_DSM0_CR14
ADC_DelSig_1_DSM__CR15 EQU CYREG_DSM0_CR15
ADC_DelSig_1_DSM__CR16 EQU CYREG_DSM0_CR16
ADC_DelSig_1_DSM__CR17 EQU CYREG_DSM0_CR17
ADC_DelSig_1_DSM__CR2 EQU CYREG_DSM0_CR2
ADC_DelSig_1_DSM__CR3 EQU CYREG_DSM0_CR3
ADC_DelSig_1_DSM__CR4 EQU CYREG_DSM0_CR4
ADC_DelSig_1_DSM__CR5 EQU CYREG_DSM0_CR5
ADC_DelSig_1_DSM__CR6 EQU CYREG_DSM0_CR6
ADC_DelSig_1_DSM__CR7 EQU CYREG_DSM0_CR7
ADC_DelSig_1_DSM__CR8 EQU CYREG_DSM0_CR8
ADC_DelSig_1_DSM__CR9 EQU CYREG_DSM0_CR9
ADC_DelSig_1_DSM__DEM0 EQU CYREG_DSM0_DEM0
ADC_DelSig_1_DSM__DEM1 EQU CYREG_DSM0_DEM1
ADC_DelSig_1_DSM__MISC EQU CYREG_DSM0_MISC
ADC_DelSig_1_DSM__OUT0 EQU CYREG_DSM0_OUT0
ADC_DelSig_1_DSM__OUT1 EQU CYREG_DSM0_OUT1
ADC_DelSig_1_DSM__REF0 EQU CYREG_DSM0_REF0
ADC_DelSig_1_DSM__REF1 EQU CYREG_DSM0_REF1
ADC_DelSig_1_DSM__REF2 EQU CYREG_DSM0_REF2
ADC_DelSig_1_DSM__REF3 EQU CYREG_DSM0_REF3
ADC_DelSig_1_DSM__RSVD1 EQU CYREG_DSM0_RSVD1
ADC_DelSig_1_DSM__SW0 EQU CYREG_DSM0_SW0
ADC_DelSig_1_DSM__SW2 EQU CYREG_DSM0_SW2
ADC_DelSig_1_DSM__SW3 EQU CYREG_DSM0_SW3
ADC_DelSig_1_DSM__SW4 EQU CYREG_DSM0_SW4
ADC_DelSig_1_DSM__SW6 EQU CYREG_DSM0_SW6
ADC_DelSig_1_DSM__TR0 EQU CYREG_NPUMP_DSM_TR0
ADC_DelSig_1_DSM__TST0 EQU CYREG_DSM0_TST0
ADC_DelSig_1_DSM__TST1 EQU CYREG_DSM0_TST1

/* ADC_DelSig_1_Ext_CP_Clk */
ADC_DelSig_1_Ext_CP_Clk__CFG0 EQU CYREG_CLKDIST_ACFG1_CFG0
ADC_DelSig_1_Ext_CP_Clk__CFG1 EQU CYREG_CLKDIST_ACFG1_CFG1
ADC_DelSig_1_Ext_CP_Clk__CFG2 EQU CYREG_CLKDIST_ACFG1_CFG2
ADC_DelSig_1_Ext_CP_Clk__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_Ext_CP_Clk__CFG3 EQU CYREG_CLKDIST_ACFG1_CFG3
ADC_DelSig_1_Ext_CP_Clk__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_Ext_CP_Clk__INDEX EQU 0x01
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_Ext_CP_Clk__PM_ACT_MSK EQU 0x02
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_Ext_CP_Clk__PM_STBY_MSK EQU 0x02

/* ADC_DelSig_1_IRQ */
ADC_DelSig_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_DelSig_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_DelSig_1_IRQ__INTC_MASK EQU 0x20000000
ADC_DelSig_1_IRQ__INTC_NUMBER EQU 29
ADC_DelSig_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_DelSig_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_29
ADC_DelSig_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_DelSig_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_DelSig_1_theACLK */
ADC_DelSig_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG3_CFG0
ADC_DelSig_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG3_CFG1
ADC_DelSig_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG3_CFG2
ADC_DelSig_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_DelSig_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG3_CFG3
ADC_DelSig_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_DelSig_1_theACLK__INDEX EQU 0x03
ADC_DelSig_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_DelSig_1_theACLK__PM_ACT_MSK EQU 0x08
ADC_DelSig_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_DelSig_1_theACLK__PM_STBY_MSK EQU 0x08

/* analog_in_10 */
analog_in_10__0__MASK EQU 0x80
analog_in_10__0__PC EQU CYREG_PRT0_PC7
analog_in_10__0__PORT EQU 0
analog_in_10__0__SHIFT EQU 7
analog_in_10__AG EQU CYREG_PRT0_AG
analog_in_10__AMUX EQU CYREG_PRT0_AMUX
analog_in_10__BIE EQU CYREG_PRT0_BIE
analog_in_10__BIT_MASK EQU CYREG_PRT0_BIT_MASK
analog_in_10__BYP EQU CYREG_PRT0_BYP
analog_in_10__CTL EQU CYREG_PRT0_CTL
analog_in_10__DM0 EQU CYREG_PRT0_DM0
analog_in_10__DM1 EQU CYREG_PRT0_DM1
analog_in_10__DM2 EQU CYREG_PRT0_DM2
analog_in_10__DR EQU CYREG_PRT0_DR
analog_in_10__INP_DIS EQU CYREG_PRT0_INP_DIS
analog_in_10__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
analog_in_10__LCD_EN EQU CYREG_PRT0_LCD_EN
analog_in_10__MASK EQU 0x80
analog_in_10__PORT EQU 0
analog_in_10__PRT EQU CYREG_PRT0_PRT
analog_in_10__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
analog_in_10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
analog_in_10__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
analog_in_10__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
analog_in_10__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
analog_in_10__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
analog_in_10__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
analog_in_10__PS EQU CYREG_PRT0_PS
analog_in_10__SHIFT EQU 7
analog_in_10__SLW EQU CYREG_PRT0_SLW

/* ADC_SAR_Seq_1_bSAR_SEQ */
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB07_08_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB07_08_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB07_08_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB07_08_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB07_08_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG EQU CYREG_B1_UDB07_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG EQU CYREG_B1_UDB07_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG EQU CYREG_B1_UDB07_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG EQU CYREG_B1_UDB07_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG EQU CYREG_B1_UDB07_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG EQU CYREG_B1_UDB07_MSK
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB07_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB07_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB07_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG EQU CYREG_B1_UDB07_ST
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK EQU 0x02
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS EQU 1
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB04_05_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB04_05_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB04_05_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB04_05_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB04_05_MSK
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG EQU CYREG_B0_UDB04_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG EQU CYREG_B0_UDB04_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK EQU 0x03
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG EQU CYREG_B0_UDB04_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS EQU 0
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_05_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG EQU CYREG_B0_UDB04_05_ST
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK EQU 0x01
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG EQU CYREG_B0_UDB04_MSK
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB04_MSK_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB04_ACTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_CNT_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB04_ST_CTL
ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG EQU CYREG_B0_UDB04_ST

/* ADC_SAR_Seq_1_FinalBuf */
ADC_SAR_Seq_1_FinalBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER EQU 0
ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_FinalBuf__PRIORITY EQU 2
ADC_SAR_Seq_1_FinalBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL EQU 0

/* ADC_SAR_Seq_1_IRQ */
ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_Seq_1_IRQ__INTC_MASK EQU 0x02
ADC_SAR_Seq_1_IRQ__INTC_NUMBER EQU 1
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_1_SAR_ADC_SAR */
ADC_SAR_Seq_1_SAR_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_Seq_1_SAR_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_Seq_1_SAR_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_Seq_1_SAR_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_Seq_1_SAR_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_Seq_1_SAR_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_Seq_1_SAR_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1

/* ADC_SAR_Seq_1_SAR_Bypass */
ADC_SAR_Seq_1_SAR_Bypass__0__MASK EQU 0x10
ADC_SAR_Seq_1_SAR_Bypass__0__PC EQU CYREG_PRT0_PC4
ADC_SAR_Seq_1_SAR_Bypass__0__PORT EQU 0
ADC_SAR_Seq_1_SAR_Bypass__0__SHIFT EQU 4
ADC_SAR_Seq_1_SAR_Bypass__AG EQU CYREG_PRT0_AG
ADC_SAR_Seq_1_SAR_Bypass__AMUX EQU CYREG_PRT0_AMUX
ADC_SAR_Seq_1_SAR_Bypass__BIE EQU CYREG_PRT0_BIE
ADC_SAR_Seq_1_SAR_Bypass__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ADC_SAR_Seq_1_SAR_Bypass__BYP EQU CYREG_PRT0_BYP
ADC_SAR_Seq_1_SAR_Bypass__CTL EQU CYREG_PRT0_CTL
ADC_SAR_Seq_1_SAR_Bypass__DM0 EQU CYREG_PRT0_DM0
ADC_SAR_Seq_1_SAR_Bypass__DM1 EQU CYREG_PRT0_DM1
ADC_SAR_Seq_1_SAR_Bypass__DM2 EQU CYREG_PRT0_DM2
ADC_SAR_Seq_1_SAR_Bypass__DR EQU CYREG_PRT0_DR
ADC_SAR_Seq_1_SAR_Bypass__INP_DIS EQU CYREG_PRT0_INP_DIS
ADC_SAR_Seq_1_SAR_Bypass__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ADC_SAR_Seq_1_SAR_Bypass__LCD_EN EQU CYREG_PRT0_LCD_EN
ADC_SAR_Seq_1_SAR_Bypass__MASK EQU 0x10
ADC_SAR_Seq_1_SAR_Bypass__PORT EQU 0
ADC_SAR_Seq_1_SAR_Bypass__PRT EQU CYREG_PRT0_PRT
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ADC_SAR_Seq_1_SAR_Bypass__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ADC_SAR_Seq_1_SAR_Bypass__PS EQU CYREG_PRT0_PS
ADC_SAR_Seq_1_SAR_Bypass__SHIFT EQU 4
ADC_SAR_Seq_1_SAR_Bypass__SLW EQU CYREG_PRT0_SLW

/* ADC_SAR_Seq_1_TempBuf */
ADC_SAR_Seq_1_TempBuf__DRQ_CTL EQU CYREG_IDMUX_DRQ_CTL0
ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER EQU 1
ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS EQU 0
ADC_SAR_Seq_1_TempBuf__PRIORITY EQU 2
ADC_SAR_Seq_1_TempBuf__TERMIN_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMIN_SEL EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN EQU 1
ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL EQU 1
ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN EQU 0
ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL EQU 0

/* Port_2_Status */
Port_2_Status_sts_sts_reg__0__MASK EQU 0x01
Port_2_Status_sts_sts_reg__0__POS EQU 0
Port_2_Status_sts_sts_reg__1__MASK EQU 0x02
Port_2_Status_sts_sts_reg__1__POS EQU 1
Port_2_Status_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_15_ACTL
Port_2_Status_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB14_15_ST
Port_2_Status_sts_sts_reg__2__MASK EQU 0x04
Port_2_Status_sts_sts_reg__2__POS EQU 2
Port_2_Status_sts_sts_reg__3__MASK EQU 0x08
Port_2_Status_sts_sts_reg__3__POS EQU 3
Port_2_Status_sts_sts_reg__4__MASK EQU 0x10
Port_2_Status_sts_sts_reg__4__POS EQU 4
Port_2_Status_sts_sts_reg__5__MASK EQU 0x20
Port_2_Status_sts_sts_reg__5__POS EQU 5
Port_2_Status_sts_sts_reg__6__MASK EQU 0x40
Port_2_Status_sts_sts_reg__6__POS EQU 6
Port_2_Status_sts_sts_reg__7__MASK EQU 0x80
Port_2_Status_sts_sts_reg__7__POS EQU 7
Port_2_Status_sts_sts_reg__MASK EQU 0xFF
Port_2_Status_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB14_MSK
Port_2_Status_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Port_2_Status_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB14_MSK_ACTL
Port_2_Status_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB14_ACTL
Port_2_Status_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB14_ST_CTL
Port_2_Status_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB14_ST_CTL
Port_2_Status_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB14_ST

/* Port_4_Status */
Port_4_Status_sts_sts_reg__0__MASK EQU 0x01
Port_4_Status_sts_sts_reg__0__POS EQU 0
Port_4_Status_sts_sts_reg__1__MASK EQU 0x02
Port_4_Status_sts_sts_reg__1__POS EQU 1
Port_4_Status_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Port_4_Status_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB01_02_ST
Port_4_Status_sts_sts_reg__2__MASK EQU 0x04
Port_4_Status_sts_sts_reg__2__POS EQU 2
Port_4_Status_sts_sts_reg__3__MASK EQU 0x08
Port_4_Status_sts_sts_reg__3__POS EQU 3
Port_4_Status_sts_sts_reg__4__MASK EQU 0x10
Port_4_Status_sts_sts_reg__4__POS EQU 4
Port_4_Status_sts_sts_reg__5__MASK EQU 0x20
Port_4_Status_sts_sts_reg__5__POS EQU 5
Port_4_Status_sts_sts_reg__6__MASK EQU 0x40
Port_4_Status_sts_sts_reg__6__POS EQU 6
Port_4_Status_sts_sts_reg__7__MASK EQU 0x80
Port_4_Status_sts_sts_reg__7__POS EQU 7
Port_4_Status_sts_sts_reg__MASK EQU 0xFF
Port_4_Status_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB01_MSK
Port_4_Status_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Port_4_Status_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Port_4_Status_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Port_4_Status_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B0_UDB01_ST_CTL
Port_4_Status_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B0_UDB01_ST_CTL
Port_4_Status_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB01_ST

/* Port_5_Status */
Port_5_Status_sts_sts_reg__0__MASK EQU 0x01
Port_5_Status_sts_sts_reg__0__POS EQU 0
Port_5_Status_sts_sts_reg__1__MASK EQU 0x02
Port_5_Status_sts_sts_reg__1__POS EQU 1
Port_5_Status_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_11_ACTL
Port_5_Status_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB10_11_ST
Port_5_Status_sts_sts_reg__2__MASK EQU 0x04
Port_5_Status_sts_sts_reg__2__POS EQU 2
Port_5_Status_sts_sts_reg__3__MASK EQU 0x08
Port_5_Status_sts_sts_reg__3__POS EQU 3
Port_5_Status_sts_sts_reg__4__MASK EQU 0x10
Port_5_Status_sts_sts_reg__4__POS EQU 4
Port_5_Status_sts_sts_reg__5__MASK EQU 0x20
Port_5_Status_sts_sts_reg__5__POS EQU 5
Port_5_Status_sts_sts_reg__6__MASK EQU 0x40
Port_5_Status_sts_sts_reg__6__POS EQU 6
Port_5_Status_sts_sts_reg__7__MASK EQU 0x80
Port_5_Status_sts_sts_reg__7__POS EQU 7
Port_5_Status_sts_sts_reg__MASK EQU 0xFF
Port_5_Status_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB10_MSK
Port_5_Status_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Port_5_Status_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB10_MSK_ACTL
Port_5_Status_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB10_ACTL
Port_5_Status_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB10_ST_CTL
Port_5_Status_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB10_ST_CTL
Port_5_Status_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB10_ST

/* Port_12_Status */
Port_12_Status_sts_sts_reg__0__MASK EQU 0x01
Port_12_Status_sts_sts_reg__0__POS EQU 0
Port_12_Status_sts_sts_reg__1__MASK EQU 0x02
Port_12_Status_sts_sts_reg__1__POS EQU 1
Port_12_Status_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_09_ACTL
Port_12_Status_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB08_09_ST
Port_12_Status_sts_sts_reg__2__MASK EQU 0x04
Port_12_Status_sts_sts_reg__2__POS EQU 2
Port_12_Status_sts_sts_reg__3__MASK EQU 0x08
Port_12_Status_sts_sts_reg__3__POS EQU 3
Port_12_Status_sts_sts_reg__4__MASK EQU 0x10
Port_12_Status_sts_sts_reg__4__POS EQU 4
Port_12_Status_sts_sts_reg__5__MASK EQU 0x20
Port_12_Status_sts_sts_reg__5__POS EQU 5
Port_12_Status_sts_sts_reg__6__MASK EQU 0x40
Port_12_Status_sts_sts_reg__6__POS EQU 6
Port_12_Status_sts_sts_reg__7__MASK EQU 0x80
Port_12_Status_sts_sts_reg__7__POS EQU 7
Port_12_Status_sts_sts_reg__MASK EQU 0xFF
Port_12_Status_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB08_MSK
Port_12_Status_sts_sts_reg__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Port_12_Status_sts_sts_reg__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB08_MSK_ACTL
Port_12_Status_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB08_ACTL
Port_12_Status_sts_sts_reg__STATUS_CNT_REG EQU CYREG_B1_UDB08_ST_CTL
Port_12_Status_sts_sts_reg__STATUS_CONTROL_REG EQU CYREG_B1_UDB08_ST_CTL
Port_12_Status_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB08_ST

/* Port_2_Control */
Port_2_Control_Sync_ctrl_reg__0__MASK EQU 0x01
Port_2_Control_Sync_ctrl_reg__0__POS EQU 0
Port_2_Control_Sync_ctrl_reg__1__MASK EQU 0x02
Port_2_Control_Sync_ctrl_reg__1__POS EQU 1
Port_2_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_14_ACTL
Port_2_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Port_2_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Port_2_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB13_14_CTL
Port_2_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB13_14_CTL
Port_2_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Port_2_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Port_2_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB13_14_MSK
Port_2_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB13_14_MSK
Port_2_Control_Sync_ctrl_reg__2__MASK EQU 0x04
Port_2_Control_Sync_ctrl_reg__2__POS EQU 2
Port_2_Control_Sync_ctrl_reg__3__MASK EQU 0x08
Port_2_Control_Sync_ctrl_reg__3__POS EQU 3
Port_2_Control_Sync_ctrl_reg__4__MASK EQU 0x10
Port_2_Control_Sync_ctrl_reg__4__POS EQU 4
Port_2_Control_Sync_ctrl_reg__5__MASK EQU 0x20
Port_2_Control_Sync_ctrl_reg__5__POS EQU 5
Port_2_Control_Sync_ctrl_reg__6__MASK EQU 0x40
Port_2_Control_Sync_ctrl_reg__6__POS EQU 6
Port_2_Control_Sync_ctrl_reg__7__MASK EQU 0x80
Port_2_Control_Sync_ctrl_reg__7__POS EQU 7
Port_2_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB13_ACTL
Port_2_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB13_CTL
Port_2_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Port_2_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB13_CTL
Port_2_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB13_ST_CTL
Port_2_Control_Sync_ctrl_reg__MASK EQU 0xFF
Port_2_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Port_2_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB13_MSK_ACTL
Port_2_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB13_MSK

/* Port_4_Control */
Port_4_Control_Sync_ctrl_reg__0__MASK EQU 0x01
Port_4_Control_Sync_ctrl_reg__0__POS EQU 0
Port_4_Control_Sync_ctrl_reg__1__MASK EQU 0x02
Port_4_Control_Sync_ctrl_reg__1__POS EQU 1
Port_4_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_02_ACTL
Port_4_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Port_4_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Port_4_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB01_02_CTL
Port_4_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB01_02_CTL
Port_4_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Port_4_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Port_4_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB01_02_MSK
Port_4_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB01_02_MSK
Port_4_Control_Sync_ctrl_reg__2__MASK EQU 0x04
Port_4_Control_Sync_ctrl_reg__2__POS EQU 2
Port_4_Control_Sync_ctrl_reg__3__MASK EQU 0x08
Port_4_Control_Sync_ctrl_reg__3__POS EQU 3
Port_4_Control_Sync_ctrl_reg__4__MASK EQU 0x10
Port_4_Control_Sync_ctrl_reg__4__POS EQU 4
Port_4_Control_Sync_ctrl_reg__5__MASK EQU 0x20
Port_4_Control_Sync_ctrl_reg__5__POS EQU 5
Port_4_Control_Sync_ctrl_reg__6__MASK EQU 0x40
Port_4_Control_Sync_ctrl_reg__6__POS EQU 6
Port_4_Control_Sync_ctrl_reg__7__MASK EQU 0x80
Port_4_Control_Sync_ctrl_reg__7__POS EQU 7
Port_4_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB01_ACTL
Port_4_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB01_CTL
Port_4_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Port_4_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB01_CTL
Port_4_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB01_ST_CTL
Port_4_Control_Sync_ctrl_reg__MASK EQU 0xFF
Port_4_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Port_4_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB01_MSK_ACTL
Port_4_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB01_MSK

/* Port_5_Control */
Port_5_Control_Sync_ctrl_reg__0__MASK EQU 0x01
Port_5_Control_Sync_ctrl_reg__0__POS EQU 0
Port_5_Control_Sync_ctrl_reg__1__MASK EQU 0x02
Port_5_Control_Sync_ctrl_reg__1__POS EQU 1
Port_5_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_10_ACTL
Port_5_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Port_5_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Port_5_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB09_10_CTL
Port_5_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB09_10_CTL
Port_5_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Port_5_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Port_5_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB09_10_MSK
Port_5_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB09_10_MSK
Port_5_Control_Sync_ctrl_reg__2__MASK EQU 0x04
Port_5_Control_Sync_ctrl_reg__2__POS EQU 2
Port_5_Control_Sync_ctrl_reg__3__MASK EQU 0x08
Port_5_Control_Sync_ctrl_reg__3__POS EQU 3
Port_5_Control_Sync_ctrl_reg__4__MASK EQU 0x10
Port_5_Control_Sync_ctrl_reg__4__POS EQU 4
Port_5_Control_Sync_ctrl_reg__5__MASK EQU 0x20
Port_5_Control_Sync_ctrl_reg__5__POS EQU 5
Port_5_Control_Sync_ctrl_reg__6__MASK EQU 0x40
Port_5_Control_Sync_ctrl_reg__6__POS EQU 6
Port_5_Control_Sync_ctrl_reg__7__MASK EQU 0x80
Port_5_Control_Sync_ctrl_reg__7__POS EQU 7
Port_5_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB09_ACTL
Port_5_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB09_CTL
Port_5_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Port_5_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB09_CTL
Port_5_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB09_ST_CTL
Port_5_Control_Sync_ctrl_reg__MASK EQU 0xFF
Port_5_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Port_5_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB09_MSK_ACTL
Port_5_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB09_MSK

/* Port_12_Control */
Port_12_Control_Sync_ctrl_reg__0__MASK EQU 0x01
Port_12_Control_Sync_ctrl_reg__0__POS EQU 0
Port_12_Control_Sync_ctrl_reg__1__MASK EQU 0x02
Port_12_Control_Sync_ctrl_reg__1__POS EQU 1
Port_12_Control_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
Port_12_Control_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Port_12_Control_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Port_12_Control_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
Port_12_Control_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
Port_12_Control_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Port_12_Control_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Port_12_Control_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
Port_12_Control_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
Port_12_Control_Sync_ctrl_reg__2__MASK EQU 0x04
Port_12_Control_Sync_ctrl_reg__2__POS EQU 2
Port_12_Control_Sync_ctrl_reg__3__MASK EQU 0x08
Port_12_Control_Sync_ctrl_reg__3__POS EQU 3
Port_12_Control_Sync_ctrl_reg__4__MASK EQU 0x10
Port_12_Control_Sync_ctrl_reg__4__POS EQU 4
Port_12_Control_Sync_ctrl_reg__5__MASK EQU 0x20
Port_12_Control_Sync_ctrl_reg__5__POS EQU 5
Port_12_Control_Sync_ctrl_reg__6__MASK EQU 0x40
Port_12_Control_Sync_ctrl_reg__6__POS EQU 6
Port_12_Control_Sync_ctrl_reg__7__MASK EQU 0x80
Port_12_Control_Sync_ctrl_reg__7__POS EQU 7
Port_12_Control_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
Port_12_Control_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
Port_12_Control_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Port_12_Control_Sync_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
Port_12_Control_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
Port_12_Control_Sync_ctrl_reg__MASK EQU 0xFF
Port_12_Control_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Port_12_Control_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
Port_12_Control_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 4
CYDEV_CHIP_DIE_PSOC4A EQU 2
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E123069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 2
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_5A EQU 4
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_ES0 EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00008003
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 1
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 3300
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 3300
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x0000000F
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
