module decoder (
    input  wire [7:0] opcode,
    output reg  [4:0] alu_op,
    output reg        use_alu,
    output reg        mem_read,
    output reg        mem_write,
    output reg  [1:0] addr_mode,   // 00=implied, 01=imm, 02=zp, 03=abs
    output reg  [1:0] instr_size,  // 1,2,3 bytes
    output reg  [2:0] instr_type   // 0=LDA,1=STA,2=ADC,3=SBC,4=AND,5=JMP,6=INX
)


endmodule