# LRU L1 Cache Simulator
LRU L1 cache simulator for Rutgers CS 01:198:211 section 07 Project 4 (PA4)

Simulates reads/writes/hits/misses, but does not actually change data

