// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.3
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module hls_real2xfft_window_fn (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        indata_0_V_dout,
        indata_0_V_empty_n,
        indata_0_V_read,
        indata_1_V_dout,
        indata_1_V_empty_n,
        indata_1_V_read,
        outdata_0_V_din,
        outdata_0_V_full_n,
        outdata_0_V_write,
        outdata_1_V_din,
        outdata_1_V_full_n,
        outdata_1_V_write
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_st1_fsm_0 = 2'b1;
parameter    ap_ST_pp0_stg0_fsm_1 = 2'b10;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv10_0 = 10'b0000000000;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv11_2 = 11'b10;
parameter    ap_const_lv11_400 = 11'b10000000000;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_1E = 32'b11110;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [15:0] indata_0_V_dout;
input   indata_0_V_empty_n;
output   indata_0_V_read;
input  [15:0] indata_1_V_dout;
input   indata_1_V_empty_n;
output   indata_1_V_read;
output  [15:0] outdata_0_V_din;
input   outdata_0_V_full_n;
output   outdata_0_V_write;
output  [15:0] outdata_1_V_din;
input   outdata_1_V_full_n;
output   outdata_1_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg indata_0_V_read;
reg indata_1_V_read;
reg outdata_0_V_write;
reg outdata_1_V_write;
reg    ap_done_reg = 1'b0;
(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm = 2'b1;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_bdd_21;
wire   [0:0] exitcond_fu_184_p2;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_1;
reg    ap_sig_bdd_37;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_sig_bdd_53;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_sig_bdd_70;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
wire   [8:0] coeff_tab1_0_address0;
reg    coeff_tab1_0_ce0;
wire   [14:0] coeff_tab1_0_q0;
wire   [8:0] coeff_tab1_1_address0;
reg    coeff_tab1_1_ce0;
wire   [14:0] coeff_tab1_1_q0;
reg   [9:0] i9_reg_140;
wire   [9:0] tmp_2_fu_180_p1;
reg   [9:0] tmp_2_reg_252;
reg   [0:0] exitcond_reg_257;
reg   [0:0] ap_reg_ppstg_exitcond_reg_257_pp0_it1;
reg   [0:0] ap_reg_ppstg_exitcond_reg_257_pp0_it2;
reg    ap_sig_bdd_125;
reg   [9:0] i9_phi_fu_144_p6;
wire   [63:0] newIndex1_fu_168_p1;
wire   [8:0] tmp_1_fu_158_p4;
wire   [10:0] i9_cast_fu_154_p1;
wire   [10:0] i_1_1_fu_174_p2;
wire  signed [30:0] grp_fu_235_p2;
wire  signed [30:0] grp_fu_228_p2;
wire   [14:0] grp_fu_228_p1;
wire   [14:0] grp_fu_235_p1;
reg    grp_fu_228_ce;
reg    grp_fu_235_ce;
reg   [1:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
wire   [30:0] grp_fu_228_p10;
wire   [30:0] grp_fu_235_p10;
reg    ap_sig_bdd_131;


hls_real2xfft_window_fn_coeff_tab1_0 #(
    .DataWidth( 15 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
coeff_tab1_0_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( coeff_tab1_0_address0 ),
    .ce0( coeff_tab1_0_ce0 ),
    .q0( coeff_tab1_0_q0 )
);

hls_real2xfft_window_fn_coeff_tab1_1 #(
    .DataWidth( 15 ),
    .AddressRange( 512 ),
    .AddressWidth( 9 ))
coeff_tab1_1_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( coeff_tab1_1_address0 ),
    .ce0( coeff_tab1_1_ce0 ),
    .q0( coeff_tab1_1_q0 )
);

hls_real2xfft_mul_mul_16s_15ns_31_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
hls_real2xfft_mul_mul_16s_15ns_31_3_U13(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( indata_1_V_dout ),
    .din1( grp_fu_228_p1 ),
    .ce( grp_fu_228_ce ),
    .dout( grp_fu_228_p2 )
);

hls_real2xfft_mul_mul_16s_15ns_31_3 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 15 ),
    .dout_WIDTH( 31 ))
hls_real2xfft_mul_mul_16s_15ns_31_3_U14(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( indata_0_V_dout ),
    .din1( grp_fu_235_p1 ),
    .ce( grp_fu_235_ce ),
    .dout( grp_fu_235_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk) begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_done_reg assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_done_reg
    if (ap_rst == 1'b1) begin
        ap_done_reg <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_continue)) begin
            ap_done_reg <= ap_const_logic_0;
        end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_53 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == ap_const_logic_1)) & ~(ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_257_pp0_it2))) begin
            ap_done_reg <= ap_const_logic_1;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_53 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == ap_const_logic_1)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_125)) begin
            ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_53 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == ap_const_logic_1))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk) begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~((ap_sig_bdd_53 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == ap_const_logic_1))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end else if (((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_125)) begin
            ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
        end
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_53 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == ap_const_logic_1)) & (ap_const_lv1_0 == exitcond_reg_257))) begin
        i9_reg_140 <= tmp_2_reg_252;
    end else if ((((ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0) & ~ap_sig_bdd_125) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_53 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == ap_const_logic_1)) & ~(ap_const_lv1_0 == exitcond_reg_257)))) begin
        i9_reg_140 <= ap_const_lv10_0;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_53 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == ap_const_logic_1)))) begin
        ap_reg_ppstg_exitcond_reg_257_pp0_it1 <= exitcond_reg_257;
        exitcond_reg_257 <= exitcond_fu_184_p2;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (~((ap_sig_bdd_53 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == ap_const_logic_1))) begin
        ap_reg_ppstg_exitcond_reg_257_pp0_it2 <= ap_reg_ppstg_exitcond_reg_257_pp0_it1;
    end
end

/// assign process. ///
always @ (posedge ap_clk) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_53 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == ap_const_logic_1)))) begin
        tmp_2_reg_252 <= tmp_2_fu_180_p1;
    end
end

/// ap_done assign process. ///
always @ (ap_done_reg or ap_sig_bdd_53 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_70 or ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_exitcond_reg_257_pp0_it2) begin
    if (((ap_const_logic_1 == ap_done_reg) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_53 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == ap_const_logic_1)) & ~(ap_const_lv1_0 == ap_reg_ppstg_exitcond_reg_257_pp0_it2)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_st1_fsm_0) begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_done_reg or exitcond_fu_184_p2 or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_53 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_70 or ap_reg_ppiten_pp0_it3) begin
    if ((~(exitcond_fu_184_p2 == ap_const_lv1_0) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_53 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == ap_const_logic_1)))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_1 assign process. ///
always @ (ap_sig_bdd_37) begin
    if (ap_sig_bdd_37) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_1 = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_st1_fsm_0 assign process. ///
always @ (ap_sig_bdd_21) begin
    if (ap_sig_bdd_21) begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2) begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// coeff_tab1_0_ce0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_53 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_70 or ap_reg_ppiten_pp0_it3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_53 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == ap_const_logic_1)))) begin
        coeff_tab1_0_ce0 = ap_const_logic_1;
    end else begin
        coeff_tab1_0_ce0 = ap_const_logic_0;
    end
end

/// coeff_tab1_1_ce0 assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it0 or ap_sig_bdd_53 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_70 or ap_reg_ppiten_pp0_it3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~((ap_sig_bdd_53 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == ap_const_logic_1)))) begin
        coeff_tab1_1_ce0 = ap_const_logic_1;
    end else begin
        coeff_tab1_1_ce0 = ap_const_logic_0;
    end
end

/// grp_fu_228_ce assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_53 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_70 or ap_reg_ppiten_pp0_it3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_53 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == ap_const_logic_1)))) begin
        grp_fu_228_ce = ap_const_logic_1;
    end else begin
        grp_fu_228_ce = ap_const_logic_0;
    end
end

/// grp_fu_235_ce assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_53 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_70 or ap_reg_ppiten_pp0_it3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & ~((ap_sig_bdd_53 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == ap_const_logic_1)))) begin
        grp_fu_235_ce = ap_const_logic_1;
    end else begin
        grp_fu_235_ce = ap_const_logic_0;
    end
end

/// i9_phi_fu_144_p6 assign process. ///
always @ (i9_reg_140 or tmp_2_reg_252 or exitcond_reg_257 or ap_sig_bdd_131) begin
    if (ap_sig_bdd_131) begin
        if (~(ap_const_lv1_0 == exitcond_reg_257)) begin
            i9_phi_fu_144_p6 = ap_const_lv10_0;
        end else if ((ap_const_lv1_0 == exitcond_reg_257)) begin
            i9_phi_fu_144_p6 = tmp_2_reg_252;
        end else begin
            i9_phi_fu_144_p6 = i9_reg_140;
        end
    end else begin
        i9_phi_fu_144_p6 = i9_reg_140;
    end
end

/// indata_0_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_53 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_70 or ap_reg_ppiten_pp0_it3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_53 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == ap_const_logic_1)))) begin
        indata_0_V_read = ap_const_logic_1;
    end else begin
        indata_0_V_read = ap_const_logic_0;
    end
end

/// indata_1_V_read assign process. ///
always @ (ap_done_reg or ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_sig_bdd_53 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_70 or ap_reg_ppiten_pp0_it3) begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~((ap_sig_bdd_53 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == ap_const_logic_1)))) begin
        indata_1_V_read = ap_const_logic_1;
    end else begin
        indata_1_V_read = ap_const_logic_0;
    end
end

/// outdata_0_V_write assign process. ///
always @ (ap_done_reg or ap_sig_bdd_53 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_70 or ap_reg_ppiten_pp0_it3) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_53 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == ap_const_logic_1)))) begin
        outdata_0_V_write = ap_const_logic_1;
    end else begin
        outdata_0_V_write = ap_const_logic_0;
    end
end

/// outdata_1_V_write assign process. ///
always @ (ap_done_reg or ap_sig_bdd_53 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_70 or ap_reg_ppiten_pp0_it3) begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~((ap_sig_bdd_53 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == ap_const_logic_1)))) begin
        outdata_1_V_write = ap_const_logic_1;
    end else begin
        outdata_1_V_write = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_done_reg or ap_CS_fsm or ap_sig_bdd_53 or ap_reg_ppiten_pp0_it1 or ap_sig_bdd_70 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_125 or ap_sig_pprstidle_pp0) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : 
        begin
            if (~ap_sig_bdd_125) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_pp0_stg0_fsm_1 : 
        begin
            if (~(ap_const_logic_1 == ap_sig_pprstidle_pp0)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end else if ((~((ap_sig_bdd_53 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1)) | (ap_sig_bdd_70 & (ap_const_logic_1 == ap_reg_ppiten_pp0_it3)) | (ap_done_reg == ap_const_logic_1)) & (ap_const_logic_1 == ap_sig_pprstidle_pp0))) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_1;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_125 assign process. ///
always @ (ap_start or ap_done_reg) begin
    ap_sig_bdd_125 = ((ap_done_reg == ap_const_logic_1) | (ap_start == ap_const_logic_0));
end

/// ap_sig_bdd_131 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_1 or ap_reg_ppiten_pp0_it1) begin
    ap_sig_bdd_131 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_1) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1));
end

/// ap_sig_bdd_21 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_21 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_37 assign process. ///
always @ (ap_CS_fsm) begin
    ap_sig_bdd_37 = (ap_const_lv1_1 == ap_CS_fsm[ap_const_lv32_1]);
end

/// ap_sig_bdd_53 assign process. ///
always @ (indata_0_V_empty_n or indata_1_V_empty_n) begin
    ap_sig_bdd_53 = ((indata_0_V_empty_n == ap_const_logic_0) | (indata_1_V_empty_n == ap_const_logic_0));
end

/// ap_sig_bdd_70 assign process. ///
always @ (outdata_0_V_full_n or outdata_1_V_full_n) begin
    ap_sig_bdd_70 = ((outdata_0_V_full_n == ap_const_logic_0) | (outdata_1_V_full_n == ap_const_logic_0));
end
assign coeff_tab1_0_address0 = newIndex1_fu_168_p1;
assign coeff_tab1_1_address0 = newIndex1_fu_168_p1;
assign exitcond_fu_184_p2 = (i_1_1_fu_174_p2 == ap_const_lv11_400? 1'b1: 1'b0);
assign grp_fu_228_p1 = grp_fu_228_p10;
assign grp_fu_228_p10 = coeff_tab1_1_q0;
assign grp_fu_235_p1 = grp_fu_235_p10;
assign grp_fu_235_p10 = coeff_tab1_0_q0;
assign i9_cast_fu_154_p1 = i9_phi_fu_144_p6;
assign i_1_1_fu_174_p2 = (ap_const_lv11_2 + i9_cast_fu_154_p1);
assign newIndex1_fu_168_p1 = tmp_1_fu_158_p4;
assign outdata_0_V_din = {{grp_fu_235_p2[ap_const_lv32_1E : ap_const_lv32_F]}};
assign outdata_1_V_din = {{grp_fu_228_p2[ap_const_lv32_1E : ap_const_lv32_F]}};
assign tmp_1_fu_158_p4 = {{i9_phi_fu_144_p6[ap_const_lv32_9 : ap_const_lv32_1]}};
assign tmp_2_fu_180_p1 = i_1_1_fu_174_p2[9:0];


endmodule //hls_real2xfft_window_fn

