// Seed: 899412350
module module_0 (
    output wand  id_0,
    input  wand  id_1,
    input  uwire id_2
);
  wire id_4;
  assign module_1.id_12 = 0;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input wand id_2,
    output wand id_3,
    input wand id_4,
    input supply0 id_5,
    output supply1 id_6,
    output wand id_7,
    input tri id_8,
    input tri id_9,
    output logic id_10,
    output tri0 id_11,
    input tri1 id_12
);
  always @(posedge 1 or "") begin : LABEL_0
    id_10 <= -1'h0;
    logic [1 : -1] id_14, id_15, id_16, id_17;
    id_15 = id_17;
  end
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8
  );
endmodule
