/* Copyright (c) 2013, The Linux Foundation. All rights reserved.
 *
 * Redistribution and use in source and binary forms, with or without
 * modification, are permitted provided that the following conditions
 * are met:
 *  * Redistributions of source code must retain the above copyright
 *    notice, this list of conditions and the following disclaimer.
 *  * Redistributions in binary form must reproduce the above copyright
 *    notice, this list of conditions and the following disclaimer in
 *    the documentation and/or other materials provided with the
 *    distribution.
 *  * Neither the name of The Linux Foundation nor the names of its
 *    contributors may be used to endorse or promote products derived
 *    from this software without specific prior written permission.
 *
 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
 * "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS
 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE
 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,
 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS
 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED
 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,
 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT
 * OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF
 * SUCH DAMAGE.
 */

/*---------------------------------------------------------------------------
 * This file is autogenerated file using gcdb parser. Please do not edit it.
 * Update input XML file to add a new entry or update variable in this file
 * VERSION = "1.0"
 *---------------------------------------------------------------------------*/

#ifndef _PANEL_RM68172_TM_WVGA_VIDEO_H_

#define _PANEL_RM68172_TM_WVGA_VIDEO_H_
/*---------------------------------------------------------------------------*/
/* HEADER files                                                              */
/*---------------------------------------------------------------------------*/
#include "panel.h"

/*---------------------------------------------------------------------------*/
/* Panel configuration                                                       */
/*---------------------------------------------------------------------------*/

static struct panel_config rm68172_tm_wvga_video_panel_data = {
  //"qcom,mdss_dsi_rm68172_tm_wvga_video", "dsi:0:", "qcom,mdss-dsi-panel",
  "qcom,mdss_dsi_rm68172_tm_video", "dsi:0:", "qcom,mdss-dsi-panel",
	10, 0, "DISPLAY_1", 0, 0, 60, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

/*---------------------------------------------------------------------------*/
/* Panel resolution                                                          */
/*---------------------------------------------------------------------------*/
static struct panel_resolution rm68172_tm_wvga_video_panel_res = {
  480, 800, 40, 40, 10, 0, 16, 14, 2, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

/*---------------------------------------------------------------------------*/
/* Panel Color Information                                                   */
/*---------------------------------------------------------------------------*/
static struct color_info rm68172_tm_wvga_video_color = {
  24, 0, 0xff, 0, 0, 0
};

/*---------------------------------------------------------------------------*/
/* Panel Command information                                                 */
/*---------------------------------------------------------------------------*/

/********************************************************************************
*       ic=rm68172; glass=tm; module=tm; size=3.97; wvga; 480x800         *
*********************************************************************************/
static char rm68172_tm_wvga_cmd1[] = {0x06,0x00,0x39,0xC0,0xF0,0x55,0xAA,0x52,0x08,0x02,0xFF,0xFF};
static char rm68172_tm_wvga_cmd2[] = {0x03,0x00,0x39,0xC0,0xF6,0x60,0x40,0xFF};
static char rm68172_tm_wvga_cmd3[] = {0x05,0x00,0x39,0xC0,0xFE,0x01,0x80,0x09,0x09,0xFF,0xFF,0xFF};
static char rm68172_tm_wvga_cmd4[] = {0x06,0x00,0x39,0xC0,0xF0,0x55,0xAA,0x52,0x08,0x01,0xFF,0xFF};
static char rm68172_tm_wvga_cmd5[] = {0x02,0x00,0x39,0xC0,0xB0,0x02,0xFF,0xFF};
static char rm68172_tm_wvga_cmd6[] = {0x02,0x00,0x39,0xC0,0xB1,0x02,0xFF,0xFF};
static char rm68172_tm_wvga_cmd7[] = {0x02,0x00,0x39,0xC0,0xB2,0x00,0xFF,0xFF};
static char rm68172_tm_wvga_cmd8[] = {0x02,0x00,0x39,0xC0,0xB5,0x08,0xFF,0xFF};
static char rm68172_tm_wvga_cmd9[] = {0x02,0x00,0x39,0xC0,0xB6,0x34,0xFF,0xFF};
static char rm68172_tm_wvga_cmd10[] = {0x02,0x00,0x39,0xC0,0xB7,0x44,0xFF,0xFF};
static char rm68172_tm_wvga_cmd11[] = {0x02,0x00,0x39,0xC0,0xB8,0x24,0xFF,0xFF};
static char rm68172_tm_wvga_cmd12[] = {0x02,0x00,0x39,0xC0,0xB9,0x34,0xFF,0xFF};
static char rm68172_tm_wvga_cmd13[] = {0x02,0x00,0x39,0xC0,0xBA,0x04,0xFF,0xFF};
static char rm68172_tm_wvga_cmd14[] = {0x04,0x00,0x39,0xC0,0xBC,0x00,0x7d,0x00};
static char rm68172_tm_wvga_cmd15[] = {0x04,0x00,0x39,0xC0,0xBD,0x00,0x7d,0x00};
static char rm68172_tm_wvga_cmd16[] = {0x03,0x00,0x39,0xC0,0xBE,0x00,0x6b,0xFF};  //88--  78-  70-  60++  5C++++  60
static char rm68172_tm_wvga_cmd17[60] = {
0x35,0x00,0x39,0xC0,
0xD1,0x00,0x33,0x00,
0x6E,0x00,0x9E,0x00,
0xBC,0x00,0xD3,0x00,
0xF9,0x01,0x17,0x01,
0x45,0x01,0x6A,0x01,
0xA2,0x01,0xCE,0x02,
0x14,0x02,0x4C,0x02,
0x4E,0x02,0x81,0x02,
0xB7,0x02,0xD8,0x03,
0x02,0x03,0x1E,0x03,
0x40,0x03,0x54,0x03,
0x6E,0x03,0x7B,0x03,
0x88,0x03,0x93,0x03,
0xFF,0xFF,0xFF,0xFF};
static char rm68172_tm_wvga_cmd18[60] = {
0x35,0x00,0x39,0xC0,
0xD2,0x00,0x33,0x00,
0x6E,0x00,0x9E,0x00,
0xBC,0x00,0xD3,0x00,
0xF9,0x01,0x17,0x01,
0x45,0x01,0x6A,0x01,
0xA2,0x01,0xCE,0x02,
0x14,0x02,0x4C,0x02,
0x4E,0x02,0x81,0x02,
0xB7,0x02,0xD8,0x03,
0x02,0x03,0x1E,0x03,
0x40,0x03,0x54,0x03,
0x6E,0x03,0x7B,0x03,
0x88,0x03,0x93,0x03,
0xFF,0xFF,0xFF,0xFF};
static char rm68172_tm_wvga_cmd19[60] = {
0x35,0x00,0x39,0xC0,
0xD3,0x00,0x33,0x00,
0x6E,0x00,0x9E,0x00,
0xBC,0x00,0xD3,0x00,
0xF9,0x01,0x17,0x01,
0x45,0x01,0x6A,0x01,
0xA2,0x01,0xCE,0x02,
0x14,0x02,0x4C,0x02,
0x4E,0x02,0x81,0x02,
0xB7,0x02,0xD8,0x03,
0x02,0x03,0x1E,0x03,
0x40,0x03,0x54,0x03,
0x6E,0x03,0x7B,0x03,
0x88,0x03,0x93,0x03,
0xFF,0xFF,0xFF,0xFF};
static char rm68172_tm_wvga_cmd20[60] = {
0x35,0x00,0x39,0xC0,
0xD4,0x00,0x33,0x00,
0x6E,0x00,0x9E,0x00,
0xBC,0x00,0xD3,0x00,
0xF9,0x01,0x17,0x01,
0x45,0x01,0x6A,0x01,
0xA2,0x01,0xCE,0x02,
0x14,0x02,0x4C,0x02,
0x4E,0x02,0x81,0x02,
0xB7,0x02,0xD8,0x03,
0x02,0x03,0x1E,0x03,
0x40,0x03,0x54,0x03,
0x6E,0x03,0x7B,0x03,
0x88,0x03,0x93,0x03,
0xFF,0xFF,0xFF,0xFF};
static char rm68172_tm_wvga_cmd21[60] = {
0x35,0x00,0x39,0xC0,
0xD5,0x00,0x33,0x00,
0x6E,0x00,0x9E,0x00,
0xBC,0x00,0xD3,0x00,
0xF9,0x01,0x17,0x01,
0x45,0x01,0x6A,0x01,
0xA2,0x01,0xCE,0x02,
0x14,0x02,0x4C,0x02,
0x4E,0x02,0x81,0x02,
0xB7,0x02,0xD8,0x03,
0x02,0x03,0x1E,0x03,
0x40,0x03,0x54,0x03,
0x6E,0x03,0x7B,0x03,
0x88,0x03,0x93,0x03,
0xFF,0xFF,0xFF,0xFF};
static char rm68172_tm_wvga_cmd22[60] = {
0x35,0x00,0x39,0xC0,
0xD6,0x00,0x33,0x00,
0x6E,0x00,0x9E,0x00,
0xBC,0x00,0xD3,0x00,
0xF9,0x01,0x17,0x01,
0x45,0x01,0x6A,0x01,
0xA2,0x01,0xCE,0x02,
0x14,0x02,0x4C,0x02,
0x4E,0x02,0x81,0x02,
0xB7,0x02,0xD8,0x03,
0x02,0x03,0x1E,0x03,
0x40,0x03,0x54,0x03,
0x6E,0x03,0x7B,0x03,
0x88,0x03,0x93,0x03,
0xFF,0xFF,0xFF,0xFF};
static char rm68172_tm_wvga_cmd23[] = {0x06,0x00,0x39,0xC0,0xF0,0x55,0xAA,0x52,0x08,0x03,0xFF,0xFF};
static char rm68172_tm_wvga_cmd24[] = {0x08,0x00,0x39,0xC0,0xB0,0x02,0x15,0xFB,0x06,0x00,0x2C,0x01};
static char rm68172_tm_wvga_cmd25[] = {0x0A,0x00,0x39,0xC0,0xB2,0xFD,0xFE,0xFF,0x00,0x71,0x00,0x2C,0xC2,0x04,0xFF,0xFF};
static char rm68172_tm_wvga_cmd26[] = {0x07,0x00,0x39,0xC0,0xB3,0x5B,0x00,0xFD,0x24,0x25,0x0C,0xFF};
static char rm68172_tm_wvga_cmd27[] = {0x0C,0x00,0x39,0xC0,0xB4,0xFF,0x00,0x01,0x02,0xC0,0x00,0x04,0x08,0x14,0x14,0x00};
static char rm68172_tm_wvga_cmd28[] = {0x0C,0x00,0x39,0xC0,0xB5,0x40,0x00,0xFF,0x03,0x59,0x59,0x5A,0x5B,0x33,0x33,0xE4};
static char rm68172_tm_wvga_cmd29[] = {0x08,0x00,0x39,0xC0,0xB6,0x82,0x00,0x00,0x00,0x20,0x00,0x00};
static char rm68172_tm_wvga_cmd30[] = {0x09,0x00,0x39,0xC0,0xB7,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0x00,0xFF,0xFF,0xFF};
static char rm68172_tm_wvga_cmd31[] = {0x04,0x00,0x39,0xC0,0xB8,0x00,0x00,0x00};
static char rm68172_tm_wvga_cmd32[] = {0x02,0x00,0x39,0xC0,0xB9,0x90,0xFF,0xFF};
static char rm68172_tm_wvga_cmd33[] = {0x11,0x00,0x39,0xC0,0xBA,0x5F,0x10,0x9B,0x9B,0x11,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x00,0xA8,0xA8,0x01,0xF5,0xFF,0xFF,0xFF};
static char rm68172_tm_wvga_cmd34[] = {0x11,0x00,0x39,0xC0,0xBB,0xF5,0xFF,0xA8,0xA8,0x00,0xFF,0xFF,0xFF,0xFF,0xFF,0xFF,0x11,0x9B,0x9B,0xFF,0x5F,0xFF,0xFF,0xFF};
static char rm68172_tm_wvga_cmd35[] = {0x05,0x00,0x39,0xC0,0xBC,0xF0,0x3F,0xFC,0x0F,0xFF,0xFF,0xFF};
static char rm68172_tm_wvga_cmd36[] = {0x05,0x00,0x39,0xC0,0xBD,0xF0,0x3F,0xFC,0x0F,0xFF,0xFF,0xFF};
static char rm68172_tm_wvga_cmd37[] = {0x06,0x00,0x39,0xC0,0xF0,0x55,0xAA,0x52,0x08,0x00,0xFF,0xFF};
static char rm68172_tm_wvga_cmd38[] = {0x03,0x00,0x39,0xC0,0xB0,0x00,0x10,0xFF};
static char rm68172_tm_wvga_cmd39[] = {0x02,0x00,0x39,0xC0,0xB4,0x10,0xFF,0xFF};
static char rm68172_tm_wvga_cmd40[] = {0x03,0x00,0x39,0xC0,0xB7,0x77,0x77,0xFF};
static char rm68172_tm_wvga_cmd41[] = {0x05,0x00,0x39,0xC0,0xB8,0x01,0x03,0x03,0x03,0xFF,0xFF,0xFF};
static char rm68172_tm_wvga_cmd42[] = {0x04,0x00,0x39,0xC0,0xBC,0x02,0x02,0x02};
static char rm68172_tm_wvga_cmd43[] = {0x02,0x00,0x39,0xC0,0xC9,0x00,0xFF,0xFF};
static char rm68172_tm_wvga_cmd44[] = {0x02,0x00,0x39,0xC0,0x35,0x00,0xFF,0xFF};

static char rm68172_tm_hs_wvga_video_on_exit_sleep[] = {
	0x11,0x00,0x05,0x80};

static char rm68172_tm_hs_wvga_video_on_display_on[] = {
	0x29,0x00,0x05,0x80};

static struct mipi_dsi_cmd rm68172_tm_wvga_video_on_command[] = {
	{ARRAY_SIZE(rm68172_tm_wvga_cmd1), rm68172_tm_wvga_cmd1, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd2), rm68172_tm_wvga_cmd2, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd3), rm68172_tm_wvga_cmd3, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd4), rm68172_tm_wvga_cmd4, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd5), rm68172_tm_wvga_cmd5, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd6), rm68172_tm_wvga_cmd6, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd7), rm68172_tm_wvga_cmd7, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd8), rm68172_tm_wvga_cmd8, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd9), rm68172_tm_wvga_cmd9, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd10), rm68172_tm_wvga_cmd10, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd11), rm68172_tm_wvga_cmd11, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd12), rm68172_tm_wvga_cmd12, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd13), rm68172_tm_wvga_cmd13, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd14), rm68172_tm_wvga_cmd14, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd15), rm68172_tm_wvga_cmd15, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd16), rm68172_tm_wvga_cmd16, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd17), rm68172_tm_wvga_cmd17, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd18), rm68172_tm_wvga_cmd18, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd19), rm68172_tm_wvga_cmd19, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd20), rm68172_tm_wvga_cmd20, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd21), rm68172_tm_wvga_cmd21, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd22), rm68172_tm_wvga_cmd22, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd23), rm68172_tm_wvga_cmd23, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd24), rm68172_tm_wvga_cmd24, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd25), rm68172_tm_wvga_cmd25, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd26), rm68172_tm_wvga_cmd26, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd27), rm68172_tm_wvga_cmd27, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd28), rm68172_tm_wvga_cmd28, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd29), rm68172_tm_wvga_cmd29, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd30), rm68172_tm_wvga_cmd30, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd31), rm68172_tm_wvga_cmd31, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd32), rm68172_tm_wvga_cmd32, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd33), rm68172_tm_wvga_cmd33, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd34), rm68172_tm_wvga_cmd34, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd35), rm68172_tm_wvga_cmd35, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd36), rm68172_tm_wvga_cmd36, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd37), rm68172_tm_wvga_cmd37, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd38), rm68172_tm_wvga_cmd38, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd39), rm68172_tm_wvga_cmd39, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd40), rm68172_tm_wvga_cmd40, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd41), rm68172_tm_wvga_cmd41, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd42), rm68172_tm_wvga_cmd42, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd43), rm68172_tm_wvga_cmd43, 0x00},
	{ARRAY_SIZE(rm68172_tm_wvga_cmd44), rm68172_tm_wvga_cmd44, 0x00},

	{ARRAY_SIZE(rm68172_tm_hs_wvga_video_on_exit_sleep), rm68172_tm_hs_wvga_video_on_exit_sleep, 0x78},
	{ARRAY_SIZE(rm68172_tm_hs_wvga_video_on_display_on), rm68172_tm_hs_wvga_video_on_display_on, 0x32},

};

static char rm68172_tm_wvga_videooff_cmd0[] = {
0x28, 0x00, 0x05, 0x80 };


static char rm68172_tm_wvga_videooff_cmd1[] = {
0x10, 0x00, 0x05, 0x80 };




static struct mipi_dsi_cmd rm68172_tm_wvga_video_off_command[] = {
{ 0x4 , rm68172_tm_wvga_videooff_cmd0},
{ 0x4 , rm68172_tm_wvga_videooff_cmd1}
};
#define RM68172_TM_WVGA_VIDEO_OFF_COMMAND 2


static struct command_state rm68172_tm_wvga_video_state = {
	0, 0
};

/*---------------------------------------------------------------------------*/
/* Command mode panel information                                            */
/*---------------------------------------------------------------------------*/

static struct commandpanel_info rm68172_tm_wvga_video_command_panel = {
  0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
};

/*---------------------------------------------------------------------------*/
/* Video mode panel information                                              */
/*---------------------------------------------------------------------------*/

static struct videopanel_info rm68172_tm_wvga_video_video_panel = {
	1, 0, 0, 0, 1, 1, 2, 0, 0x9
};

/*---------------------------------------------------------------------------*/
/* Lane Configuration                                                        */
/*---------------------------------------------------------------------------*/

static struct lane_configuration rm68172_tm_wvga_video_lane_config = {
  2, 0, 1, 1, 0, 0
};


/*---------------------------------------------------------------------------*/
/* Panel Timing                                                              */
/*---------------------------------------------------------------------------*/
static const uint32_t rm68172_tm_wvga_video_timings[] = {
	//0x6B, 0x14, 0x0C, 0x00, 0x36, 0x3A, 0x12, 0x18, 0x11, 0x03, 0x04, 0x00
	//0x8B, 0x1f, 0x14, 0x00, 0x45, 0x4A, 0x19, 0x23, 0x23, 0x03, 0x04, 0x00
	0x2B, 0x14, 0x0c, 0x00, 0x36, 0x38, 0x12, 0x18, 0x11, 0x03, 0x04, 0x00
};

static struct panel_timing rm68172_tm_wvga_video_timing_info = {
	0, 4, 0x04, 0x1d
};

/*---------------------------------------------------------------------------*/
/* Panel Reset Sequence                                                      */
/*---------------------------------------------------------------------------*/
static struct panel_reset_sequence rm68172_tm_wvga_video_reset_seq = {
  { 1, 0, 1, }, { 10, 20, 120, }, 2
};

/*---------------------------------------------------------------------------*/
/* Backlight Settings                                                        */
/*---------------------------------------------------------------------------*/

static struct backlight rm68172_tm_wvga_video_backlight = {
  0, 1, 255, 0, 1, 0
};


#endif /*_PANEL_RM68172_TM_WVGA_VIDEO_H_*/

