*SPEF "IEEE 1481-1999"
*DESIGN "s641"
*DATE "Sun Oct 16 23:50:04 2022"
*VENDOR "SYNOPSYS INC"
*PROGRAM "Synopsys Design Compiler"
*VERSION "S-2021.06-SP5-3"
*DESIGN_FLOW "SYNTHESIS"
*DIVIDER /
*DELIMITER :
*BUS_DELIMITER []
*T_UNIT 1.0 NS
*C_UNIT 0.0010 PF
*R_UNIT 1000.0 KOHM
*L_UNIT 1.0 HENRY

*PORTS

CK I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G1 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G10 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G100BF O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G101BF O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G103BF O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G104BF O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G105BF O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G106BF O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G107 O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G11 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G12 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G13 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G138 O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G14 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G15 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G16 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G17 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G18 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G19 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G2 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G20 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G21 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G22 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G23 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G24 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G25 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G26 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G27 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G28 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G29 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G3 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G30 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G31 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G32 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G33 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G34 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G35 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G36 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G4 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G5 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G6 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G8 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G83 O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G84 O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G85 O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G86BF O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G87BF O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G88BF O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G89BF O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G9 I *L 0.000e+00 *S 0.000e+00 0.000e+00 
G90 O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G91 O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G92 O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G94 O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G95BF O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G96BF O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G97BF O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G98BF O *L 0.000e+00 *S 0.000e+00 0.000e+00 
G99BF O *L 0.000e+00 *S 0.000e+00 0.000e+00 

*R_NET N0 2.433e-01
*DRIVER NAND2_0:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_68:A 4.575e-03
*END

*R_NET N1 2.433e-01
*DRIVER NAND2_1:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_69:A 4.575e-03
*END

*R_NET N2 2.433e-01
*DRIVER NAND2_2:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_70:A 4.575e-03
*END

*R_NET N3 2.433e-01
*DRIVER NAND2_3:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_71:A 4.575e-03
*END

*R_NET CK 9.876e+00
*DRIVER DFF_18/Q_reg:clocked_on
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.938e+00 7.637e-01 4.938e+00 
*LOADS
*RC DFF_17/Q_reg:clocked_on 7.543e+00
*RC DFF_16/Q_reg:clocked_on 7.543e+00
*RC DFF_15/Q_reg:clocked_on 7.543e+00
*RC DFF_14/Q_reg:clocked_on 7.543e+00
*RC DFF_13/Q_reg:clocked_on 7.543e+00
*RC DFF_12/Q_reg:clocked_on 7.543e+00
*RC DFF_11/Q_reg:clocked_on 7.543e+00
*RC DFF_10/Q_reg:clocked_on 7.543e+00
*RC DFF_9/Q_reg:clocked_on 7.543e+00
*RC DFF_8/Q_reg:clocked_on 7.543e+00
*RC DFF_7/Q_reg:clocked_on 7.543e+00
*RC DFF_6/Q_reg:clocked_on 7.543e+00
*RC DFF_5/Q_reg:clocked_on 7.543e+00
*RC DFF_4/Q_reg:clocked_on 7.543e+00
*RC DFF_3/Q_reg:clocked_on 7.543e+00
*RC DFF_2/Q_reg:clocked_on 7.543e+00
*RC DFF_1/Q_reg:clocked_on 7.543e+00
*RC DFF_0/Q_reg:clocked_on 7.543e+00
*DRIVER DFF_17/Q_reg:clocked_on
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.938e+00 7.637e-01 4.938e+00 
*LOADS
*RC DFF_18/Q_reg:clocked_on 7.543e+00
*RC DFF_16/Q_reg:clocked_on 7.543e+00
*RC DFF_15/Q_reg:clocked_on 7.543e+00
*RC DFF_14/Q_reg:clocked_on 7.543e+00
*RC DFF_13/Q_reg:clocked_on 7.543e+00
*RC DFF_12/Q_reg:clocked_on 7.543e+00
*RC DFF_11/Q_reg:clocked_on 7.543e+00
*RC DFF_10/Q_reg:clocked_on 7.543e+00
*RC DFF_9/Q_reg:clocked_on 7.543e+00
*RC DFF_8/Q_reg:clocked_on 7.543e+00
*RC DFF_7/Q_reg:clocked_on 7.543e+00
*RC DFF_6/Q_reg:clocked_on 7.543e+00
*RC DFF_5/Q_reg:clocked_on 7.543e+00
*RC DFF_4/Q_reg:clocked_on 7.543e+00
*RC DFF_3/Q_reg:clocked_on 7.543e+00
*RC DFF_2/Q_reg:clocked_on 7.543e+00
*RC DFF_1/Q_reg:clocked_on 7.543e+00
*RC DFF_0/Q_reg:clocked_on 7.543e+00
*DRIVER DFF_16/Q_reg:clocked_on
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.938e+00 7.637e-01 4.938e+00 
*LOADS
*RC DFF_18/Q_reg:clocked_on 7.543e+00
*RC DFF_17/Q_reg:clocked_on 7.543e+00
*RC DFF_15/Q_reg:clocked_on 7.543e+00
*RC DFF_14/Q_reg:clocked_on 7.543e+00
*RC DFF_13/Q_reg:clocked_on 7.543e+00
*RC DFF_12/Q_reg:clocked_on 7.543e+00
*RC DFF_11/Q_reg:clocked_on 7.543e+00
*RC DFF_10/Q_reg:clocked_on 7.543e+00
*RC DFF_9/Q_reg:clocked_on 7.543e+00
*RC DFF_8/Q_reg:clocked_on 7.543e+00
*RC DFF_7/Q_reg:clocked_on 7.543e+00
*RC DFF_6/Q_reg:clocked_on 7.543e+00
*RC DFF_5/Q_reg:clocked_on 7.543e+00
*RC DFF_4/Q_reg:clocked_on 7.543e+00
*RC DFF_3/Q_reg:clocked_on 7.543e+00
*RC DFF_2/Q_reg:clocked_on 7.543e+00
*RC DFF_1/Q_reg:clocked_on 7.543e+00
*RC DFF_0/Q_reg:clocked_on 7.543e+00
*DRIVER DFF_15/Q_reg:clocked_on
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.938e+00 7.637e-01 4.938e+00 
*LOADS
*RC DFF_18/Q_reg:clocked_on 7.543e+00
*RC DFF_17/Q_reg:clocked_on 7.543e+00
*RC DFF_16/Q_reg:clocked_on 7.543e+00
*RC DFF_14/Q_reg:clocked_on 7.543e+00
*RC DFF_13/Q_reg:clocked_on 7.543e+00
*RC DFF_12/Q_reg:clocked_on 7.543e+00
*RC DFF_11/Q_reg:clocked_on 7.543e+00
*RC DFF_10/Q_reg:clocked_on 7.543e+00
*RC DFF_9/Q_reg:clocked_on 7.543e+00
*RC DFF_8/Q_reg:clocked_on 7.543e+00
*RC DFF_7/Q_reg:clocked_on 7.543e+00
*RC DFF_6/Q_reg:clocked_on 7.543e+00
*RC DFF_5/Q_reg:clocked_on 7.543e+00
*RC DFF_4/Q_reg:clocked_on 7.543e+00
*RC DFF_3/Q_reg:clocked_on 7.543e+00
*RC DFF_2/Q_reg:clocked_on 7.543e+00
*RC DFF_1/Q_reg:clocked_on 7.543e+00
*RC DFF_0/Q_reg:clocked_on 7.543e+00
*DRIVER DFF_14/Q_reg:clocked_on
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.938e+00 7.637e-01 4.938e+00 
*LOADS
*RC DFF_18/Q_reg:clocked_on 7.543e+00
*RC DFF_17/Q_reg:clocked_on 7.543e+00
*RC DFF_16/Q_reg:clocked_on 7.543e+00
*RC DFF_15/Q_reg:clocked_on 7.543e+00
*RC DFF_13/Q_reg:clocked_on 7.543e+00
*RC DFF_12/Q_reg:clocked_on 7.543e+00
*RC DFF_11/Q_reg:clocked_on 7.543e+00
*RC DFF_10/Q_reg:clocked_on 7.543e+00
*RC DFF_9/Q_reg:clocked_on 7.543e+00
*RC DFF_8/Q_reg:clocked_on 7.543e+00
*RC DFF_7/Q_reg:clocked_on 7.543e+00
*RC DFF_6/Q_reg:clocked_on 7.543e+00
*RC DFF_5/Q_reg:clocked_on 7.543e+00
*RC DFF_4/Q_reg:clocked_on 7.543e+00
*RC DFF_3/Q_reg:clocked_on 7.543e+00
*RC DFF_2/Q_reg:clocked_on 7.543e+00
*RC DFF_1/Q_reg:clocked_on 7.543e+00
*RC DFF_0/Q_reg:clocked_on 7.543e+00
*DRIVER DFF_13/Q_reg:clocked_on
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.938e+00 7.637e-01 4.938e+00 
*LOADS
*RC DFF_18/Q_reg:clocked_on 7.543e+00
*RC DFF_17/Q_reg:clocked_on 7.543e+00
*RC DFF_16/Q_reg:clocked_on 7.543e+00
*RC DFF_15/Q_reg:clocked_on 7.543e+00
*RC DFF_14/Q_reg:clocked_on 7.543e+00
*RC DFF_12/Q_reg:clocked_on 7.543e+00
*RC DFF_11/Q_reg:clocked_on 7.543e+00
*RC DFF_10/Q_reg:clocked_on 7.543e+00
*RC DFF_9/Q_reg:clocked_on 7.543e+00
*RC DFF_8/Q_reg:clocked_on 7.543e+00
*RC DFF_7/Q_reg:clocked_on 7.543e+00
*RC DFF_6/Q_reg:clocked_on 7.543e+00
*RC DFF_5/Q_reg:clocked_on 7.543e+00
*RC DFF_4/Q_reg:clocked_on 7.543e+00
*RC DFF_3/Q_reg:clocked_on 7.543e+00
*RC DFF_2/Q_reg:clocked_on 7.543e+00
*RC DFF_1/Q_reg:clocked_on 7.543e+00
*RC DFF_0/Q_reg:clocked_on 7.543e+00
*DRIVER DFF_12/Q_reg:clocked_on
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.938e+00 7.637e-01 4.938e+00 
*LOADS
*RC DFF_18/Q_reg:clocked_on 7.543e+00
*RC DFF_17/Q_reg:clocked_on 7.543e+00
*RC DFF_16/Q_reg:clocked_on 7.543e+00
*RC DFF_15/Q_reg:clocked_on 7.543e+00
*RC DFF_14/Q_reg:clocked_on 7.543e+00
*RC DFF_13/Q_reg:clocked_on 7.543e+00
*RC DFF_11/Q_reg:clocked_on 7.543e+00
*RC DFF_10/Q_reg:clocked_on 7.543e+00
*RC DFF_9/Q_reg:clocked_on 7.543e+00
*RC DFF_8/Q_reg:clocked_on 7.543e+00
*RC DFF_7/Q_reg:clocked_on 7.543e+00
*RC DFF_6/Q_reg:clocked_on 7.543e+00
*RC DFF_5/Q_reg:clocked_on 7.543e+00
*RC DFF_4/Q_reg:clocked_on 7.543e+00
*RC DFF_3/Q_reg:clocked_on 7.543e+00
*RC DFF_2/Q_reg:clocked_on 7.543e+00
*RC DFF_1/Q_reg:clocked_on 7.543e+00
*RC DFF_0/Q_reg:clocked_on 7.543e+00
*DRIVER DFF_11/Q_reg:clocked_on
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.938e+00 7.637e-01 4.938e+00 
*LOADS
*RC DFF_18/Q_reg:clocked_on 7.543e+00
*RC DFF_17/Q_reg:clocked_on 7.543e+00
*RC DFF_16/Q_reg:clocked_on 7.543e+00
*RC DFF_15/Q_reg:clocked_on 7.543e+00
*RC DFF_14/Q_reg:clocked_on 7.543e+00
*RC DFF_13/Q_reg:clocked_on 7.543e+00
*RC DFF_12/Q_reg:clocked_on 7.543e+00
*RC DFF_10/Q_reg:clocked_on 7.543e+00
*RC DFF_9/Q_reg:clocked_on 7.543e+00
*RC DFF_8/Q_reg:clocked_on 7.543e+00
*RC DFF_7/Q_reg:clocked_on 7.543e+00
*RC DFF_6/Q_reg:clocked_on 7.543e+00
*RC DFF_5/Q_reg:clocked_on 7.543e+00
*RC DFF_4/Q_reg:clocked_on 7.543e+00
*RC DFF_3/Q_reg:clocked_on 7.543e+00
*RC DFF_2/Q_reg:clocked_on 7.543e+00
*RC DFF_1/Q_reg:clocked_on 7.543e+00
*RC DFF_0/Q_reg:clocked_on 7.543e+00
*DRIVER DFF_10/Q_reg:clocked_on
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.938e+00 7.637e-01 4.938e+00 
*LOADS
*RC DFF_18/Q_reg:clocked_on 7.543e+00
*RC DFF_17/Q_reg:clocked_on 7.543e+00
*RC DFF_16/Q_reg:clocked_on 7.543e+00
*RC DFF_15/Q_reg:clocked_on 7.543e+00
*RC DFF_14/Q_reg:clocked_on 7.543e+00
*RC DFF_13/Q_reg:clocked_on 7.543e+00
*RC DFF_12/Q_reg:clocked_on 7.543e+00
*RC DFF_11/Q_reg:clocked_on 7.543e+00
*RC DFF_9/Q_reg:clocked_on 7.543e+00
*RC DFF_8/Q_reg:clocked_on 7.543e+00
*RC DFF_7/Q_reg:clocked_on 7.543e+00
*RC DFF_6/Q_reg:clocked_on 7.543e+00
*RC DFF_5/Q_reg:clocked_on 7.543e+00
*RC DFF_4/Q_reg:clocked_on 7.543e+00
*RC DFF_3/Q_reg:clocked_on 7.543e+00
*RC DFF_2/Q_reg:clocked_on 7.543e+00
*RC DFF_1/Q_reg:clocked_on 7.543e+00
*RC DFF_0/Q_reg:clocked_on 7.543e+00
*DRIVER DFF_9/Q_reg:clocked_on
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.938e+00 7.637e-01 4.938e+00 
*LOADS
*RC DFF_18/Q_reg:clocked_on 7.543e+00
*RC DFF_17/Q_reg:clocked_on 7.543e+00
*RC DFF_16/Q_reg:clocked_on 7.543e+00
*RC DFF_15/Q_reg:clocked_on 7.543e+00
*RC DFF_14/Q_reg:clocked_on 7.543e+00
*RC DFF_13/Q_reg:clocked_on 7.543e+00
*RC DFF_12/Q_reg:clocked_on 7.543e+00
*RC DFF_11/Q_reg:clocked_on 7.543e+00
*RC DFF_10/Q_reg:clocked_on 7.543e+00
*RC DFF_8/Q_reg:clocked_on 7.543e+00
*RC DFF_7/Q_reg:clocked_on 7.543e+00
*RC DFF_6/Q_reg:clocked_on 7.543e+00
*RC DFF_5/Q_reg:clocked_on 7.543e+00
*RC DFF_4/Q_reg:clocked_on 7.543e+00
*RC DFF_3/Q_reg:clocked_on 7.543e+00
*RC DFF_2/Q_reg:clocked_on 7.543e+00
*RC DFF_1/Q_reg:clocked_on 7.543e+00
*RC DFF_0/Q_reg:clocked_on 7.543e+00
*DRIVER DFF_8/Q_reg:clocked_on
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.938e+00 7.637e-01 4.938e+00 
*LOADS
*RC DFF_18/Q_reg:clocked_on 7.543e+00
*RC DFF_17/Q_reg:clocked_on 7.543e+00
*RC DFF_16/Q_reg:clocked_on 7.543e+00
*RC DFF_15/Q_reg:clocked_on 7.543e+00
*RC DFF_14/Q_reg:clocked_on 7.543e+00
*RC DFF_13/Q_reg:clocked_on 7.543e+00
*RC DFF_12/Q_reg:clocked_on 7.543e+00
*RC DFF_11/Q_reg:clocked_on 7.543e+00
*RC DFF_10/Q_reg:clocked_on 7.543e+00
*RC DFF_9/Q_reg:clocked_on 7.543e+00
*RC DFF_7/Q_reg:clocked_on 7.543e+00
*RC DFF_6/Q_reg:clocked_on 7.543e+00
*RC DFF_5/Q_reg:clocked_on 7.543e+00
*RC DFF_4/Q_reg:clocked_on 7.543e+00
*RC DFF_3/Q_reg:clocked_on 7.543e+00
*RC DFF_2/Q_reg:clocked_on 7.543e+00
*RC DFF_1/Q_reg:clocked_on 7.543e+00
*RC DFF_0/Q_reg:clocked_on 7.543e+00
*DRIVER DFF_7/Q_reg:clocked_on
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.938e+00 7.637e-01 4.938e+00 
*LOADS
*RC DFF_18/Q_reg:clocked_on 7.543e+00
*RC DFF_17/Q_reg:clocked_on 7.543e+00
*RC DFF_16/Q_reg:clocked_on 7.543e+00
*RC DFF_15/Q_reg:clocked_on 7.543e+00
*RC DFF_14/Q_reg:clocked_on 7.543e+00
*RC DFF_13/Q_reg:clocked_on 7.543e+00
*RC DFF_12/Q_reg:clocked_on 7.543e+00
*RC DFF_11/Q_reg:clocked_on 7.543e+00
*RC DFF_10/Q_reg:clocked_on 7.543e+00
*RC DFF_9/Q_reg:clocked_on 7.543e+00
*RC DFF_8/Q_reg:clocked_on 7.543e+00
*RC DFF_6/Q_reg:clocked_on 7.543e+00
*RC DFF_5/Q_reg:clocked_on 7.543e+00
*RC DFF_4/Q_reg:clocked_on 7.543e+00
*RC DFF_3/Q_reg:clocked_on 7.543e+00
*RC DFF_2/Q_reg:clocked_on 7.543e+00
*RC DFF_1/Q_reg:clocked_on 7.543e+00
*RC DFF_0/Q_reg:clocked_on 7.543e+00
*DRIVER DFF_6/Q_reg:clocked_on
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.938e+00 7.637e-01 4.938e+00 
*LOADS
*RC DFF_18/Q_reg:clocked_on 7.543e+00
*RC DFF_17/Q_reg:clocked_on 7.543e+00
*RC DFF_16/Q_reg:clocked_on 7.543e+00
*RC DFF_15/Q_reg:clocked_on 7.543e+00
*RC DFF_14/Q_reg:clocked_on 7.543e+00
*RC DFF_13/Q_reg:clocked_on 7.543e+00
*RC DFF_12/Q_reg:clocked_on 7.543e+00
*RC DFF_11/Q_reg:clocked_on 7.543e+00
*RC DFF_10/Q_reg:clocked_on 7.543e+00
*RC DFF_9/Q_reg:clocked_on 7.543e+00
*RC DFF_8/Q_reg:clocked_on 7.543e+00
*RC DFF_7/Q_reg:clocked_on 7.543e+00
*RC DFF_5/Q_reg:clocked_on 7.543e+00
*RC DFF_4/Q_reg:clocked_on 7.543e+00
*RC DFF_3/Q_reg:clocked_on 7.543e+00
*RC DFF_2/Q_reg:clocked_on 7.543e+00
*RC DFF_1/Q_reg:clocked_on 7.543e+00
*RC DFF_0/Q_reg:clocked_on 7.543e+00
*DRIVER DFF_5/Q_reg:clocked_on
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.938e+00 7.637e-01 4.938e+00 
*LOADS
*RC DFF_18/Q_reg:clocked_on 7.543e+00
*RC DFF_17/Q_reg:clocked_on 7.543e+00
*RC DFF_16/Q_reg:clocked_on 7.543e+00
*RC DFF_15/Q_reg:clocked_on 7.543e+00
*RC DFF_14/Q_reg:clocked_on 7.543e+00
*RC DFF_13/Q_reg:clocked_on 7.543e+00
*RC DFF_12/Q_reg:clocked_on 7.543e+00
*RC DFF_11/Q_reg:clocked_on 7.543e+00
*RC DFF_10/Q_reg:clocked_on 7.543e+00
*RC DFF_9/Q_reg:clocked_on 7.543e+00
*RC DFF_8/Q_reg:clocked_on 7.543e+00
*RC DFF_7/Q_reg:clocked_on 7.543e+00
*RC DFF_6/Q_reg:clocked_on 7.543e+00
*RC DFF_4/Q_reg:clocked_on 7.543e+00
*RC DFF_3/Q_reg:clocked_on 7.543e+00
*RC DFF_2/Q_reg:clocked_on 7.543e+00
*RC DFF_1/Q_reg:clocked_on 7.543e+00
*RC DFF_0/Q_reg:clocked_on 7.543e+00
*DRIVER DFF_4/Q_reg:clocked_on
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.938e+00 7.637e-01 4.938e+00 
*LOADS
*RC DFF_18/Q_reg:clocked_on 7.543e+00
*RC DFF_17/Q_reg:clocked_on 7.543e+00
*RC DFF_16/Q_reg:clocked_on 7.543e+00
*RC DFF_15/Q_reg:clocked_on 7.543e+00
*RC DFF_14/Q_reg:clocked_on 7.543e+00
*RC DFF_13/Q_reg:clocked_on 7.543e+00
*RC DFF_12/Q_reg:clocked_on 7.543e+00
*RC DFF_11/Q_reg:clocked_on 7.543e+00
*RC DFF_10/Q_reg:clocked_on 7.543e+00
*RC DFF_9/Q_reg:clocked_on 7.543e+00
*RC DFF_8/Q_reg:clocked_on 7.543e+00
*RC DFF_7/Q_reg:clocked_on 7.543e+00
*RC DFF_6/Q_reg:clocked_on 7.543e+00
*RC DFF_5/Q_reg:clocked_on 7.543e+00
*RC DFF_3/Q_reg:clocked_on 7.543e+00
*RC DFF_2/Q_reg:clocked_on 7.543e+00
*RC DFF_1/Q_reg:clocked_on 7.543e+00
*RC DFF_0/Q_reg:clocked_on 7.543e+00
*DRIVER DFF_3/Q_reg:clocked_on
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.938e+00 7.637e-01 4.938e+00 
*LOADS
*RC DFF_18/Q_reg:clocked_on 7.543e+00
*RC DFF_17/Q_reg:clocked_on 7.543e+00
*RC DFF_16/Q_reg:clocked_on 7.543e+00
*RC DFF_15/Q_reg:clocked_on 7.543e+00
*RC DFF_14/Q_reg:clocked_on 7.543e+00
*RC DFF_13/Q_reg:clocked_on 7.543e+00
*RC DFF_12/Q_reg:clocked_on 7.543e+00
*RC DFF_11/Q_reg:clocked_on 7.543e+00
*RC DFF_10/Q_reg:clocked_on 7.543e+00
*RC DFF_9/Q_reg:clocked_on 7.543e+00
*RC DFF_8/Q_reg:clocked_on 7.543e+00
*RC DFF_7/Q_reg:clocked_on 7.543e+00
*RC DFF_6/Q_reg:clocked_on 7.543e+00
*RC DFF_5/Q_reg:clocked_on 7.543e+00
*RC DFF_4/Q_reg:clocked_on 7.543e+00
*RC DFF_2/Q_reg:clocked_on 7.543e+00
*RC DFF_1/Q_reg:clocked_on 7.543e+00
*RC DFF_0/Q_reg:clocked_on 7.543e+00
*DRIVER DFF_2/Q_reg:clocked_on
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.938e+00 7.637e-01 4.938e+00 
*LOADS
*RC DFF_18/Q_reg:clocked_on 7.543e+00
*RC DFF_17/Q_reg:clocked_on 7.543e+00
*RC DFF_16/Q_reg:clocked_on 7.543e+00
*RC DFF_15/Q_reg:clocked_on 7.543e+00
*RC DFF_14/Q_reg:clocked_on 7.543e+00
*RC DFF_13/Q_reg:clocked_on 7.543e+00
*RC DFF_12/Q_reg:clocked_on 7.543e+00
*RC DFF_11/Q_reg:clocked_on 7.543e+00
*RC DFF_10/Q_reg:clocked_on 7.543e+00
*RC DFF_9/Q_reg:clocked_on 7.543e+00
*RC DFF_8/Q_reg:clocked_on 7.543e+00
*RC DFF_7/Q_reg:clocked_on 7.543e+00
*RC DFF_6/Q_reg:clocked_on 7.543e+00
*RC DFF_5/Q_reg:clocked_on 7.543e+00
*RC DFF_4/Q_reg:clocked_on 7.543e+00
*RC DFF_3/Q_reg:clocked_on 7.543e+00
*RC DFF_1/Q_reg:clocked_on 7.543e+00
*RC DFF_0/Q_reg:clocked_on 7.543e+00
*DRIVER DFF_1/Q_reg:clocked_on
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.938e+00 7.637e-01 4.938e+00 
*LOADS
*RC DFF_18/Q_reg:clocked_on 7.543e+00
*RC DFF_17/Q_reg:clocked_on 7.543e+00
*RC DFF_16/Q_reg:clocked_on 7.543e+00
*RC DFF_15/Q_reg:clocked_on 7.543e+00
*RC DFF_14/Q_reg:clocked_on 7.543e+00
*RC DFF_13/Q_reg:clocked_on 7.543e+00
*RC DFF_12/Q_reg:clocked_on 7.543e+00
*RC DFF_11/Q_reg:clocked_on 7.543e+00
*RC DFF_10/Q_reg:clocked_on 7.543e+00
*RC DFF_9/Q_reg:clocked_on 7.543e+00
*RC DFF_8/Q_reg:clocked_on 7.543e+00
*RC DFF_7/Q_reg:clocked_on 7.543e+00
*RC DFF_6/Q_reg:clocked_on 7.543e+00
*RC DFF_5/Q_reg:clocked_on 7.543e+00
*RC DFF_4/Q_reg:clocked_on 7.543e+00
*RC DFF_3/Q_reg:clocked_on 7.543e+00
*RC DFF_2/Q_reg:clocked_on 7.543e+00
*RC DFF_0/Q_reg:clocked_on 7.543e+00
*DRIVER CK
*CELL NULL
*C2_R1_C1 4.938e+00 7.637e-01 4.938e+00 
*LOADS
*RC DFF_18/Q_reg:clocked_on 7.543e+00
*RC DFF_17/Q_reg:clocked_on 7.543e+00
*RC DFF_16/Q_reg:clocked_on 7.543e+00
*RC DFF_15/Q_reg:clocked_on 7.543e+00
*RC DFF_14/Q_reg:clocked_on 7.543e+00
*RC DFF_13/Q_reg:clocked_on 7.543e+00
*RC DFF_12/Q_reg:clocked_on 7.543e+00
*RC DFF_11/Q_reg:clocked_on 7.543e+00
*RC DFF_10/Q_reg:clocked_on 7.543e+00
*RC DFF_9/Q_reg:clocked_on 7.543e+00
*RC DFF_8/Q_reg:clocked_on 7.543e+00
*RC DFF_7/Q_reg:clocked_on 7.543e+00
*RC DFF_6/Q_reg:clocked_on 7.543e+00
*RC DFF_5/Q_reg:clocked_on 7.543e+00
*RC DFF_4/Q_reg:clocked_on 7.543e+00
*RC DFF_3/Q_reg:clocked_on 7.543e+00
*RC DFF_2/Q_reg:clocked_on 7.543e+00
*RC DFF_1/Q_reg:clocked_on 7.543e+00
*RC DFF_0/Q_reg:clocked_on 7.543e+00
*DRIVER DFF_0/Q_reg:clocked_on
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 4.938e+00 7.637e-01 4.938e+00 
*LOADS
*RC DFF_18/Q_reg:clocked_on 7.543e+00
*RC DFF_17/Q_reg:clocked_on 7.543e+00
*RC DFF_16/Q_reg:clocked_on 7.543e+00
*RC DFF_15/Q_reg:clocked_on 7.543e+00
*RC DFF_14/Q_reg:clocked_on 7.543e+00
*RC DFF_13/Q_reg:clocked_on 7.543e+00
*RC DFF_12/Q_reg:clocked_on 7.543e+00
*RC DFF_11/Q_reg:clocked_on 7.543e+00
*RC DFF_10/Q_reg:clocked_on 7.543e+00
*RC DFF_9/Q_reg:clocked_on 7.543e+00
*RC DFF_8/Q_reg:clocked_on 7.543e+00
*RC DFF_7/Q_reg:clocked_on 7.543e+00
*RC DFF_6/Q_reg:clocked_on 7.543e+00
*RC DFF_5/Q_reg:clocked_on 7.543e+00
*RC DFF_4/Q_reg:clocked_on 7.543e+00
*RC DFF_3/Q_reg:clocked_on 7.543e+00
*RC DFF_2/Q_reg:clocked_on 7.543e+00
*RC DFF_1/Q_reg:clocked_on 7.543e+00
*END

*R_NET G1 5.436e-01
*DRIVER G1
*CELL NULL
*C2_R1_C1 2.718e-01 4.203e-02 2.718e-01 
*LOADS
*RC AND3_14:A 2.285e-02
*RC AND2_30:A 2.285e-02
*END

*R_NET G10 1.565e+00
*DRIVER G10
*CELL NULL
*C2_R1_C1 7.824e-01 1.210e-01 7.824e-01 
*LOADS
*RC AND3_2:B 1.893e-01
*RC AND4_4:B 1.893e-01
*RC AND4_3:C 1.893e-01
*RC AND4_1:C 1.893e-01
*RC I_4:A 1.893e-01
*END

*R_NET G100BF 2.433e-01
*DRIVER I_8:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G100BF 4.575e-03
*END

*R_NET G101BF 2.433e-01
*DRIVER I_20:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G101BF 4.575e-03
*END

*R_NET G103BF 2.433e-01
*DRIVER I_53:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G103BF 4.575e-03
*END

*R_NET G104BF 2.433e-01
*DRIVER I_24:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G104BF 4.575e-03
*END

*R_NET G105BF 2.433e-01
*DRIVER I_40:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G105BF 4.575e-03
*END

*R_NET G106BF 2.433e-01
*DRIVER I_21:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G106BF 4.575e-03
*END

*R_NET G107 2.433e-01
*DRIVER AND2_14:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G107 4.575e-03
*END

*R_NET G11 5.436e-01
*DRIVER G11
*CELL NULL
*C2_R1_C1 2.718e-01 4.203e-02 2.718e-01 
*LOADS
*RC AND3_0:A 2.285e-02
*RC I_5:A 2.285e-02
*END

*R_NET G12 5.436e-01
*DRIVER G12
*CELL NULL
*C2_R1_C1 2.718e-01 4.203e-02 2.718e-01 
*LOADS
*RC AND3_0:B 2.285e-02
*RC I_6:A 2.285e-02
*END

*R_NET G13 5.436e-01
*DRIVER G13
*CELL NULL
*C2_R1_C1 2.718e-01 4.203e-02 2.718e-01 
*LOADS
*RC AND3_0:C 2.285e-02
*RC I_7:A 2.285e-02
*END

*R_NET G138 5.436e-01
*DRIVER I_45:Z
*CELL GTECH_NOT
*C2_R1_C1 2.718e-01 4.203e-02 2.718e-01 
*LOADS
*RC G138 2.285e-02
*RC DFF_6/Q_reg:next_state 2.285e-02
*DRIVER DFF_6/Q_reg:next_state
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 2.718e-01 4.203e-02 2.718e-01 
*LOADS
*RC G138 2.285e-02
*END

*R_NET G14 2.433e-01
*DRIVER G14
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_54:B 4.575e-03
*END

*R_NET G15 2.433e-01
*DRIVER G15
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_28:B 4.575e-03
*END

*R_NET G16 2.433e-01
*DRIVER G16
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_44:B 4.575e-03
*END

*R_NET G17 2.433e-01
*DRIVER G17
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_26:B 4.575e-03
*END

*R_NET G18 2.433e-01
*DRIVER G18
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_14:B 4.575e-03
*END

*R_NET G19 2.433e-01
*DRIVER G19
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_15:B 4.575e-03
*END

*R_NET G2 2.433e-01
*DRIVER G2
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_0:A 4.575e-03
*END

*R_NET G20 2.433e-01
*DRIVER G20
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_16:B 4.575e-03
*END

*R_NET G21 2.433e-01
*DRIVER G21
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_17:B 4.575e-03
*END

*R_NET G22 2.433e-01
*DRIVER G22
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_48:B 4.575e-03
*END

*R_NET G23 2.433e-01
*DRIVER G23
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_19:B 4.575e-03
*END

*R_NET G24 2.433e-01
*DRIVER G24
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_38:B 4.575e-03
*END

*R_NET G25 2.433e-01
*DRIVER G25
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_20:B 4.575e-03
*END

*R_NET G26 2.433e-01
*DRIVER G26
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_59:B 4.575e-03
*END

*R_NET G27 2.433e-01
*DRIVER G27
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G91 4.575e-03
*END

*R_NET G28 2.433e-01
*DRIVER G28
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_18:B 4.575e-03
*END

*R_NET G29 2.433e-01
*DRIVER G29
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G94 4.575e-03
*END

*R_NET G3 2.433e-01
*DRIVER G3
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_1:A 4.575e-03
*END

*R_NET G30 2.433e-01
*DRIVER G30
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_51:B 4.575e-03
*END

*R_NET G31 2.433e-01
*DRIVER G31
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_13:B 4.575e-03
*END

*R_NET G32 2.433e-01
*DRIVER G32
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_27:B 4.575e-03
*END

*R_NET G33 2.433e-01
*DRIVER G33
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_12:B 4.575e-03
*END

*R_NET G34 2.433e-01
*DRIVER G34
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_41:B 4.575e-03
*END

*R_NET G35 2.433e-01
*DRIVER G35
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_11:B 4.575e-03
*END

*R_NET G36 2.433e-01
*DRIVER G36
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_25:B 4.575e-03
*END

*R_NET G4 2.433e-01
*DRIVER G4
*CELL NULL
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_2:A 4.575e-03
*END

*R_NET G5 5.436e-01
*DRIVER G5
*CELL NULL
*C2_R1_C1 2.718e-01 4.203e-02 2.718e-01 
*LOADS
*RC AND4_10:A 2.285e-02
*RC AND2_34:B 2.285e-02
*END

*R_NET G6 5.436e-01
*DRIVER G6
*CELL NULL
*C2_R1_C1 2.718e-01 4.203e-02 2.718e-01 
*LOADS
*RC AND4_11:A 2.285e-02
*RC AND2_43:B 2.285e-02
*END

*R_NET G8 5.436e-01
*DRIVER G8
*CELL NULL
*C2_R1_C1 2.718e-01 4.203e-02 2.718e-01 
*LOADS
*RC AND4_8:A 2.285e-02
*RC AND2_53:B 2.285e-02
*END

*R_NET G83 2.433e-01
*DRIVER AND2_15:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G83 4.575e-03
*END

*R_NET G84 2.433e-01
*DRIVER AND2_16:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G84 4.575e-03
*END

*R_NET G85 2.433e-01
*DRIVER AND2_17:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G85 4.575e-03
*END

*R_NET G86BF 2.433e-01
*DRIVER I_48:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G86BF 4.575e-03
*END

*R_NET G87BF 2.433e-01
*DRIVER I_16:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G87BF 4.575e-03
*END

*R_NET G88BF 2.433e-01
*DRIVER I_34:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G88BF 4.575e-03
*END

*R_NET G89BF 2.433e-01
*DRIVER I_17:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G89BF 4.575e-03
*END

*R_NET G9 1.565e+00
*DRIVER G9
*CELL NULL
*C2_R1_C1 7.824e-01 1.210e-01 7.824e-01 
*LOADS
*RC AND3_8:A 1.893e-01
*RC AND4_4:A 1.893e-01
*RC AND4_3:B 1.893e-01
*RC AND4_2:B 1.893e-01
*RC I_3:A 1.893e-01
*END

*R_NET G90 2.433e-01
*DRIVER AND2_59:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G90 4.575e-03
*END

*R_NET G92 2.433e-01
*DRIVER AND2_18:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G92 4.575e-03
*END

*R_NET G95BF 2.433e-01
*DRIVER I_51:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G95BF 4.575e-03
*END

*R_NET G96BF 2.433e-01
*DRIVER I_10:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G96BF 4.575e-03
*END

*R_NET G97BF 2.433e-01
*DRIVER I_23:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G97BF 4.575e-03
*END

*R_NET G98BF 2.433e-01
*DRIVER I_9:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G98BF 4.575e-03
*END

*R_NET G99BF 2.433e-01
*DRIVER I_37:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC G99BF 4.575e-03
*END

*R_NET G64 2.433e-01
*DRIVER DFF_0/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND3_4:B 4.575e-03
*END

*R_NET G380 2.433e-01
*DRIVER I_52:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC DFF_0/Q_reg:next_state 4.575e-03
*DRIVER DFF_0/Q_reg:next_state
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*END

*R_NET G65 2.433e-01
*DRIVER DFF_1/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR3_0:C 4.575e-03
*END

*R_NET G262 2.433e-01
*DRIVER AND4_5:Z
*CELL GTECH_AND4
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC DFF_1/Q_reg:next_state 4.575e-03
*DRIVER DFF_1/Q_reg:next_state
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*END

*R_NET G66 2.433e-01
*DRIVER DFF_2/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND3_1:B 4.575e-03
*END

*R_NET G394 2.433e-01
*DRIVER I_38:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC DFF_2/Q_reg:next_state 4.575e-03
*DRIVER DFF_2/Q_reg:next_state
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*END

*R_NET G67 2.433e-01
*DRIVER DFF_3/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR3_1:B 4.575e-03
*END

*R_NET G250 2.433e-01
*DRIVER AND2_31:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC DFF_3/Q_reg:next_state 4.575e-03
*DRIVER DFF_3/Q_reg:next_state
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*END

*R_NET G68 2.433e-01
*DRIVER DFF_4/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_21:B 4.575e-03
*END

*R_NET G122 2.433e-01
*DRIVER I_30:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC DFF_4/Q_reg:next_state 4.575e-03
*DRIVER DFF_4/Q_reg:next_state
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*END

*R_NET G69 2.433e-01
*DRIVER DFF_5/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_0:B 4.575e-03
*END

*R_NET G133 2.433e-01
*DRIVER I_46:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC DFF_5/Q_reg:next_state 4.575e-03
*DRIVER DFF_5/Q_reg:next_state
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*END

*R_NET G70 2.433e-01
*DRIVER DFF_6/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_39:B 4.575e-03
*END

*R_NET G71 2.433e-01
*DRIVER DFF_7/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_1:B 4.575e-03
*END

*R_NET G139 2.433e-01
*DRIVER I_32:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC DFF_7/Q_reg:next_state 4.575e-03
*DRIVER DFF_7/Q_reg:next_state
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*END

*R_NET G72 2.433e-01
*DRIVER DFF_8/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_23:B 4.575e-03
*END

*R_NET G140 2.433e-01
*DRIVER I_31:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC DFF_8/Q_reg:next_state 4.575e-03
*DRIVER DFF_8/Q_reg:next_state
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*END

*R_NET G73 2.433e-01
*DRIVER DFF_9/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_2:B 4.575e-03
*END

*R_NET G141 2.433e-01
*DRIVER I_66:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC DFF_9/Q_reg:next_state 4.575e-03
*DRIVER DFF_9/Q_reg:next_state
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*END

*R_NET G74 2.433e-01
*DRIVER DFF_10/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_49:B 4.575e-03
*END

*R_NET G142 2.433e-01
*DRIVER I_65:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC DFF_10/Q_reg:next_state 4.575e-03
*DRIVER DFF_10/Q_reg:next_state
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*END

*R_NET G75 2.433e-01
*DRIVER DFF_11/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_50:B 4.575e-03
*END

*R_NET G125 2.433e-01
*DRIVER I_61:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC DFF_11/Q_reg:next_state 4.575e-03
*DRIVER DFF_11/Q_reg:next_state
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*END

*R_NET G76 2.433e-01
*DRIVER DFF_12/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_24:B 4.575e-03
*END

*R_NET G126 2.433e-01
*DRIVER I_62:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC DFF_12/Q_reg:next_state 4.575e-03
*DRIVER DFF_12/Q_reg:next_state
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*END

*R_NET G77 2.433e-01
*DRIVER DFF_13/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_40:B 4.575e-03
*END

*R_NET G127 2.433e-01
*DRIVER I_63:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC DFF_13/Q_reg:next_state 4.575e-03
*DRIVER DFF_13/Q_reg:next_state
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*END

*R_NET G78 2.433e-01
*DRIVER DFF_14/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_22:B 4.575e-03
*END

*R_NET G128 2.433e-01
*DRIVER I_64:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC DFF_14/Q_reg:next_state 4.575e-03
*DRIVER DFF_14/Q_reg:next_state
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*END

*R_NET G79 2.433e-01
*DRIVER DFF_15/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_3:B 4.575e-03
*END

*R_NET G129 2.433e-01
*DRIVER I_56:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC DFF_15/Q_reg:next_state 4.575e-03
*DRIVER DFF_15/Q_reg:next_state
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*END

*R_NET G80 2.433e-01
*DRIVER DFF_16/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_4:B 4.575e-03
*END

*R_NET G130 2.433e-01
*DRIVER I_44:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC DFF_16/Q_reg:next_state 4.575e-03
*DRIVER DFF_16/Q_reg:next_state
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*END

*R_NET G81 2.433e-01
*DRIVER DFF_17/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_5:B 4.575e-03
*END

*R_NET G131 2.433e-01
*DRIVER I_42:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC DFF_17/Q_reg:next_state 4.575e-03
*DRIVER DFF_17/Q_reg:next_state
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*END

*R_NET G82 2.433e-01
*DRIVER DFF_18/Q_reg:Q
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_6:B 4.575e-03
*END

*R_NET G132 2.433e-01
*DRIVER I_28:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC DFF_18/Q_reg:next_state 4.575e-03
*DRIVER DFF_18/Q_reg:next_state
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*END

*R_NET G366 4.295e+00
*DRIVER I_0:Z
*CELL GTECH_NOT
*C2_R1_C1 2.147e+00 3.321e-01 2.147e+00 
*LOADS
*RC AND3_10:A 1.426e+00
*RC AND2_52:A 1.426e+00
*RC AND4_6:A 1.426e+00
*RC AND4_5:A 1.426e+00
*RC AND3_5:A 1.426e+00
*RC AND2_42:A 1.426e+00
*RC AND3_4:A 1.426e+00
*RC AND2_33:A 1.426e+00
*RC AND3_1:A 1.426e+00
*RC AND2_31:A 1.426e+00
*RC AND2_29:A 1.426e+00
*END

*R_NET G379 3.268e+00
*DRIVER I_1:Z
*CELL GTECH_NOT
*C2_R1_C1 1.634e+00 2.527e-01 1.634e+00 
*LOADS
*RC NAND2_3:A 8.257e-01
*RC NAND2_2:A 8.257e-01
*RC NAND2_1:A 8.257e-01
*RC NAND2_0:A 8.257e-01
*RC AND4_3:A 8.257e-01
*RC AND4_2:A 8.257e-01
*RC AND4_1:A 8.257e-01
*RC AND4_0:A 8.257e-01
*RC AND2_7:A 8.257e-01
*END

*R_NET G110 2.362e+00
*DRIVER I_2:Z
*CELL GTECH_NOT
*C2_R1_C1 1.181e+00 1.827e-01 1.181e+00 
*LOADS
*RC AND2_1:A 4.315e-01
*RC AND2_2:A 4.315e-01
*RC AND2_3:A 4.315e-01
*RC AND2_4:A 4.315e-01
*RC AND2_5:A 4.315e-01
*RC AND2_6:A 4.315e-01
*RC AND2_0:A 4.315e-01
*END

*R_NET G365 1.203e+00
*DRIVER I_3:Z
*CELL GTECH_NOT
*C2_R1_C1 6.014e-01 9.300e-02 6.014e-01 
*LOADS
*RC AND3_15:A 1.119e-01
*RC AND3_2:A 1.119e-01
*RC AND4_1:B 1.119e-01
*RC AND4_0:B 1.119e-01
*END

*R_NET G368 1.203e+00
*DRIVER I_4:Z
*CELL GTECH_NOT
*C2_R1_C1 6.014e-01 9.300e-02 6.014e-01 
*LOADS
*RC AND3_15:B 1.119e-01
*RC AND3_8:B 1.119e-01
*RC AND4_2:C 1.119e-01
*RC AND4_0:C 1.119e-01
*END

*R_NET G387 5.436e-01
*DRIVER I_5:Z
*CELL GTECH_NOT
*C2_R1_C1 2.718e-01 4.203e-02 2.718e-01 
*LOADS
*RC AND4_7:D 2.285e-02
*RC AND2_7:B 2.285e-02
*END

*R_NET G225 2.433e-01
*DRIVER I_6:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR3_8:A 4.575e-03
*END

*R_NET G390 2.801e+00
*DRIVER I_7:Z
*CELL GTECH_NOT
*C2_R1_C1 1.400e+00 2.166e-01 1.400e+00 
*LOADS
*RC AND3_17:B 6.065e-01
*RC AND3_9:B 6.065e-01
*RC AND3_3:B 6.065e-01
*RC AND4_4:D 6.065e-01
*RC AND4_3:D 6.065e-01
*RC AND4_2:D 6.065e-01
*RC AND4_1:D 6.065e-01
*RC AND4_0:D 6.065e-01
*END

*R_NET G289 2.433e-01
*DRIVER AND3_0:Z
*CELL GTECH_AND3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_18:A 4.575e-03
*END

*R_NET G324 1.951e+00
*DRIVER AND2_0:Z
*CELL GTECH_AND2
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC AND4_11:C 2.943e-01
*RC AND2_46:B 2.943e-01
*RC AND3_9:A 2.943e-01
*RC AND4_7:B 2.943e-01
*RC I_11:A 2.943e-01
*RC AND2_11:A 2.943e-01
*END

*R_NET G338 1.951e+00
*DRIVER AND2_1:Z
*CELL GTECH_AND2
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC AND4_10:C 2.943e-01
*RC AND4_9:D 2.943e-01
*RC AND2_36:B 2.943e-01
*RC AND3_3:A 2.943e-01
*RC I_12:A 2.943e-01
*RC AND2_12:A 2.943e-01
*END

*R_NET G344 1.951e+00
*DRIVER AND2_2:Z
*CELL GTECH_AND2
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC AND2_57:B 2.943e-01
*RC AND3_17:A 2.943e-01
*RC AND4_9:B 2.943e-01
*RC AND4_8:C 2.943e-01
*RC I_13:A 2.943e-01
*RC AND2_13:A 2.943e-01
*END

*R_NET G312 2.433e-01
*DRIVER AND2_3:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_14:A 4.575e-03
*END

*R_NET G315 2.433e-01
*DRIVER AND2_4:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_15:A 4.575e-03
*END

*R_NET G318 2.433e-01
*DRIVER AND2_5:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_16:A 4.575e-03
*END

*R_NET G321 2.433e-01
*DRIVER AND2_6:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_17:A 4.575e-03
*END

*R_NET G281 2.433e-01
*DRIVER OR3_0:Z
*CELL GTECH_OR3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_14:A 4.575e-03
*END

*R_NET G283 2.433e-01
*DRIVER OR3_1:Z
*CELL GTECH_OR3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_15:A 4.575e-03
*END

*R_NET G100 2.433e-01
*DRIVER AND2_11:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_8:A 4.575e-03
*END

*R_NET G98 2.433e-01
*DRIVER AND2_12:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_9:A 4.575e-03
*END

*R_NET G96 2.433e-01
*DRIVER AND2_13:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_10:A 4.575e-03
*END

*R_NET G382 2.433e-01
*DRIVER I_11:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_45:B 4.575e-03
*END

*R_NET G376 2.433e-01
*DRIVER I_12:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_35:B 4.575e-03
*END

*R_NET G372 2.433e-01
*DRIVER I_13:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_56:B 4.575e-03
*END

*R_NET G329 2.433e-01
*DRIVER I_14:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_19:A 4.575e-03
*END

*R_NET G333 2.433e-01
*DRIVER I_15:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_20:A 4.575e-03
*END

*R_NET G87 1.203e+00
*DRIVER AND2_19:Z
*CELL GTECH_AND2
*C2_R1_C1 6.014e-01 9.300e-02 6.014e-01 
*LOADS
*RC AND2_23:A 1.119e-01
*RC AND2_37:A 1.119e-01
*RC I_19:A 1.119e-01
*RC I_16:A 1.119e-01
*END

*R_NET G89 8.629e-01
*DRIVER AND2_20:Z
*CELL GTECH_AND2
*C2_R1_C1 4.314e-01 6.672e-02 4.314e-01 
*LOADS
*RC AND2_21:A 5.757e-02
*RC I_18:A 5.757e-02
*RC I_17:A 5.757e-02
*END

*R_NET G359 2.433e-01
*DRIVER I_18:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC NAND2_0:B 4.575e-03
*END

*R_NET G356 2.433e-01
*DRIVER I_19:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC NAND2_1:B 4.575e-03
*END

*R_NET G293 1.565e+00
*DRIVER AND2_21:Z
*CELL GTECH_AND2
*C2_R1_C1 7.824e-01 1.210e-01 7.824e-01 
*LOADS
*RC I_29:A 1.893e-01
*RC AND3_16:B 1.893e-01
*RC AND4_7:C 1.893e-01
*RC AND4_4:C 1.893e-01
*RC AND2_25:A 1.893e-01
*END

*R_NET G309 1.565e+00
*DRIVER AND2_22:Z
*CELL GTECH_AND2
*C2_R1_C1 7.824e-01 1.210e-01 7.824e-01 
*LOADS
*RC AND2_31:B 1.893e-01
*RC AND2_30:B 1.893e-01
*RC AND2_29:B 1.893e-01
*RC I_22:A 1.893e-01
*RC AND2_26:A 1.893e-01
*END

*R_NET G341 1.565e+00
*DRIVER AND2_23:Z
*CELL GTECH_AND2
*C2_R1_C1 7.824e-01 1.210e-01 7.824e-01 
*LOADS
*RC AND4_10:B 1.893e-01
*RC AND4_9:C 1.893e-01
*RC AND3_2:C 1.893e-01
*RC I_26:A 1.893e-01
*RC AND2_27:A 1.893e-01
*END

*R_NET G303 1.951e+00
*DRIVER AND2_24:Z
*CELL GTECH_AND2
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC AND4_6:B 2.943e-01
*RC AND4_5:B 2.943e-01
*RC AND2_34:A 2.943e-01
*RC AND2_33:B 2.943e-01
*RC I_27:A 2.943e-01
*RC AND2_28:A 2.943e-01
*END

*R_NET G101 2.433e-01
*DRIVER AND2_25:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_20:A 4.575e-03
*END

*R_NET G106 2.433e-01
*DRIVER AND2_26:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_21:A 4.575e-03
*END

*R_NET G397 3.268e+00
*DRIVER I_22:Z
*CELL GTECH_NOT
*C2_R1_C1 1.634e+00 2.527e-01 1.634e+00 
*LOADS
*RC AND3_13:C 8.257e-01
*RC AND3_12:C 8.257e-01
*RC AND3_11:B 8.257e-01
*RC AND4_6:D 8.257e-01
*RC AND4_5:D 8.257e-01
*RC AND3_7:B 8.257e-01
*RC AND3_6:C 8.257e-01
*RC AND3_5:C 8.257e-01
*RC AND3_1:C 8.257e-01
*END

*R_NET G97 2.433e-01
*DRIVER AND2_27:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_23:A 4.575e-03
*END

*R_NET G104 2.433e-01
*DRIVER AND2_28:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_24:A 4.575e-03
*END

*R_NET IIII279 2.433e-01
*DRIVER I_25:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_28:A 4.575e-03
*END

*R_NET G374 8.629e-01
*DRIVER I_26:Z
*CELL GTECH_NOT
*C2_R1_C1 4.314e-01 6.672e-02 4.314e-01 
*LOADS
*RC AND2_37:B 5.757e-02
*RC AND2_36:A 5.757e-02
*RC AND2_35:A 5.757e-02
*END

*R_NET G393 1.565e+00
*DRIVER I_27:Z
*CELL GTECH_NOT
*C2_R1_C1 7.824e-01 1.210e-01 7.824e-01 
*LOADS
*RC AND3_14:C 1.893e-01
*RC AND3_13:B 1.893e-01
*RC AND3_10:C 1.893e-01
*RC AND3_6:A 1.893e-01
*RC AND3_4:C 1.893e-01
*END

*R_NET G282 2.433e-01
*DRIVER OR3_2:Z
*CELL GTECH_OR3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_33:A 4.575e-03
*END

*R_NET G237 2.433e-01
*DRIVER AND2_36:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_31:A 4.575e-03
*END

*R_NET G285 2.433e-01
*DRIVER OR2_0:Z
*CELL GTECH_OR2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_32:A 4.575e-03
*END

*R_NET IIII210 2.433e-01
*DRIVER I_29:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_30:A 4.575e-03
*END

*R_NET G331 2.433e-01
*DRIVER I_33:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_38:A 4.575e-03
*END

*R_NET G88 1.203e+00
*DRIVER AND2_38:Z
*CELL GTECH_AND2
*C2_R1_C1 6.014e-01 9.300e-02 6.014e-01 
*LOADS
*RC AND2_39:A 1.119e-01
*RC AND2_47:A 1.119e-01
*RC I_35:A 1.119e-01
*RC I_34:A 1.119e-01
*END

*R_NET G358 2.433e-01
*DRIVER I_35:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC NAND2_2:B 4.575e-03
*END

*R_NET G335 1.565e+00
*DRIVER AND2_39:Z
*CELL GTECH_AND2
*C2_R1_C1 7.824e-01 1.210e-01 7.824e-01 
*LOADS
*RC AND4_11:B 1.893e-01
*RC AND4_7:A 1.893e-01
*RC AND3_8:C 1.893e-01
*RC I_41:A 1.893e-01
*RC AND2_41:A 1.893e-01
*END

*R_NET G306 1.565e+00
*DRIVER AND2_40:Z
*CELL GTECH_AND2
*C2_R1_C1 7.824e-01 1.210e-01 7.824e-01 
*LOADS
*RC AND2_44:A 1.893e-01
*RC AND3_5:B 1.893e-01
*RC AND2_43:A 1.893e-01
*RC AND2_42:B 1.893e-01
*RC I_36:A 1.893e-01
*END

*R_NET II476 2.801e+00
*DRIVER I_36:Z
*CELL GTECH_NOT
*C2_R1_C1 1.400e+00 2.166e-01 1.400e+00 
*LOADS
*RC AND3_16:A 6.065e-01
*RC AND3_12:B 6.065e-01
*RC AND3_11:A 6.065e-01
*RC AND4_6:C 6.065e-01
*RC AND4_5:C 6.065e-01
*RC AND3_7:A 6.065e-01
*RC AND3_6:B 6.065e-01
*RC I_38:A 6.065e-01
*END

*R_NET G99 2.433e-01
*DRIVER AND2_41:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_37:A 4.575e-03
*END

*R_NET G277 2.433e-01
*DRIVER AND3_5:Z
*CELL GTECH_AND3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_39:A 4.575e-03
*END

*R_NET IIII272 2.433e-01
*DRIVER I_39:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_42:A 4.575e-03
*END

*R_NET G105 2.433e-01
*DRIVER AND2_44:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_40:A 4.575e-03
*END

*R_NET G378 8.629e-01
*DRIVER I_41:Z
*CELL GTECH_NOT
*C2_R1_C1 4.314e-01 6.672e-02 4.314e-01 
*LOADS
*RC AND2_47:B 5.757e-02
*RC AND2_46:A 5.757e-02
*RC AND2_45:A 5.757e-02
*END

*R_NET G276 2.433e-01
*DRIVER AND4_6:Z
*CELL GTECH_AND4
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_43:A 4.575e-03
*END

*R_NET IIII265 2.433e-01
*DRIVER I_43:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_44:A 4.575e-03
*END

*R_NET G280 2.433e-01
*DRIVER OR3_3:Z
*CELL GTECH_OR3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_47:A 4.575e-03
*END

*R_NET G235 2.433e-01
*DRIVER AND2_46:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_45:A 4.575e-03
*END

*R_NET G279 2.433e-01
*DRIVER OR2_1:Z
*CELL GTECH_OR2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_46:A 4.575e-03
*END

*R_NET G327 2.433e-01
*DRIVER I_47:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_48:A 4.575e-03
*END

*R_NET G86 1.203e+00
*DRIVER AND2_48:Z
*CELL GTECH_AND2
*C2_R1_C1 6.014e-01 9.300e-02 6.014e-01 
*LOADS
*RC AND2_49:A 1.119e-01
*RC AND2_58:A 1.119e-01
*RC I_49:A 1.119e-01
*RC I_48:A 1.119e-01
*END

*R_NET G354 2.433e-01
*DRIVER I_49:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC NAND2_3:B 4.575e-03
*END

*R_NET G347 1.565e+00
*DRIVER AND2_49:Z
*CELL GTECH_AND2
*C2_R1_C1 7.824e-01 1.210e-01 7.824e-01 
*LOADS
*RC AND4_9:A 1.893e-01
*RC AND4_8:B 1.893e-01
*RC AND3_15:C 1.893e-01
*RC I_54:A 1.893e-01
*RC AND2_51:A 1.893e-01
*END

*R_NET G300 1.565e+00
*DRIVER AND2_50:Z
*CELL GTECH_AND2
*C2_R1_C1 7.824e-01 1.210e-01 7.824e-01 
*LOADS
*RC AND2_54:A 1.893e-01
*RC AND3_10:B 1.893e-01
*RC AND2_53:A 1.893e-01
*RC AND2_52:B 1.893e-01
*RC I_50:A 1.893e-01
*END

*R_NET II551 1.203e+00
*DRIVER I_50:Z
*CELL GTECH_NOT
*C2_R1_C1 6.014e-01 9.300e-02 6.014e-01 
*LOADS
*RC AND3_14:B 1.119e-01
*RC AND3_13:A 1.119e-01
*RC AND3_12:A 1.119e-01
*RC I_52:A 1.119e-01
*END

*R_NET G95 2.433e-01
*DRIVER AND2_51:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_51:A 4.575e-03
*END

*R_NET G103 2.433e-01
*DRIVER AND2_54:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_53:A 4.575e-03
*END

*R_NET G370 8.629e-01
*DRIVER I_54:Z
*CELL GTECH_NOT
*C2_R1_C1 4.314e-01 6.672e-02 4.314e-01 
*LOADS
*RC AND2_58:B 5.757e-02
*RC AND2_57:A 5.757e-02
*RC AND2_56:A 5.757e-02
*END

*R_NET G275 2.433e-01
*DRIVER AND3_11:Z
*CELL GTECH_AND3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_55:A 4.575e-03
*END

*R_NET IIII258 2.433e-01
*DRIVER I_55:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_56:A 4.575e-03
*END

*R_NET G271 2.433e-01
*DRIVER OR3_4:Z
*CELL GTECH_OR3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_57:A 4.575e-03
*END

*R_NET IIII230 2.433e-01
*DRIVER I_57:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_61:A 4.575e-03
*END

*R_NET G239 2.433e-01
*DRIVER AND2_57:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_65:A 4.575e-03
*END

*R_NET G272 2.433e-01
*DRIVER OR3_5:Z
*CELL GTECH_OR3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_58:A 4.575e-03
*END

*R_NET IIII237 2.433e-01
*DRIVER I_58:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_62:A 4.575e-03
*END

*R_NET G273 2.433e-01
*DRIVER OR3_6:Z
*CELL GTECH_OR3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_59:A 4.575e-03
*END

*R_NET IIII244 2.433e-01
*DRIVER I_59:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_63:A 4.575e-03
*END

*R_NET G274 2.433e-01
*DRIVER OR3_7:Z
*CELL GTECH_OR3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_60:A 4.575e-03
*END

*R_NET IIII251 2.433e-01
*DRIVER I_60:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_64:A 4.575e-03
*END

*R_NET G287 2.433e-01
*DRIVER OR2_2:Z
*CELL GTECH_OR2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_66:A 4.575e-03
*END

*R_NET G270 2.433e-01
*DRIVER OR4_0:Z
*CELL GTECH_OR4
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC I_67:A 4.575e-03
*END

*R_NET G298 2.433e-01
*DRIVER I_67:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_59:A 4.575e-03
*END

*R_NET G231 1.203e+00
*DRIVER AND2_7:Z
*CELL GTECH_AND2
*C2_R1_C1 6.014e-01 9.300e-02 6.014e-01 
*LOADS
*RC OR3_0:A 1.119e-01
*RC OR3_2:A 1.119e-01
*RC OR3_1:A 1.119e-01
*RC OR3_3:A 1.119e-01
*END

*R_NET G247 2.433e-01
*DRIVER AND4_0:Z
*CELL GTECH_AND4
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR3_3:B 4.575e-03
*END

*R_NET G248 2.433e-01
*DRIVER AND4_1:Z
*CELL GTECH_AND4
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR3_0:B 4.575e-03
*END

*R_NET G263 2.433e-01
*DRIVER AND4_2:Z
*CELL GTECH_AND4
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR3_2:C 4.575e-03
*END

*R_NET G264 2.433e-01
*DRIVER AND4_3:Z
*CELL GTECH_AND4
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR3_1:C 4.575e-03
*END

*R_NET G214 2.433e-01
*DRIVER I_68:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_22:A 4.575e-03
*END

*R_NET G210 2.433e-01
*DRIVER I_69:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_24:A 4.575e-03
*END

*R_NET G266 2.433e-01
*DRIVER AND4_4:Z
*CELL GTECH_AND4
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR4_0:B 4.575e-03
*END

*R_NET G229 5.436e-01
*DRIVER AND2_29:Z
*CELL GTECH_AND2
*C2_R1_C1 2.718e-01 4.203e-02 2.718e-01 
*LOADS
*RC I_25:A 2.285e-02
*RC OR3_7:A 2.285e-02
*END

*R_NET G245 2.433e-01
*DRIVER AND2_30:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR3_7:B 4.575e-03
*END

*R_NET G249 2.433e-01
*DRIVER AND3_1:Z
*CELL GTECH_AND3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR3_2:B 4.575e-03
*END

*R_NET IIII533 2.433e-01
*DRIVER AND3_2:Z
*CELL GTECH_AND3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND3_3:C 4.575e-03
*END

*R_NET G227 2.433e-01
*DRIVER AND2_33:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR3_5:A 4.575e-03
*END

*R_NET G243 2.433e-01
*DRIVER AND2_34:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR3_5:B 4.575e-03
*END

*R_NET G265 2.433e-01
*DRIVER AND3_3:Z
*CELL GTECH_AND3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR4_0:A 4.575e-03
*END

*R_NET G236 2.433e-01
*DRIVER AND2_35:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR2_0:A 4.575e-03
*END

*R_NET G252 2.433e-01
*DRIVER AND2_37:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR2_0:B 4.575e-03
*END

*R_NET IIII527 2.433e-01
*DRIVER AND3_4:Z
*CELL GTECH_AND3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND3_7:C 4.575e-03
*END

*R_NET G212 2.433e-01
*DRIVER I_70:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_40:A 4.575e-03
*END

*R_NET G228 2.433e-01
*DRIVER AND2_42:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR3_6:A 4.575e-03
*END

*R_NET G244 2.433e-01
*DRIVER AND2_43:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR3_6:B 4.575e-03
*END

*R_NET IIII515 2.433e-01
*DRIVER AND3_6:Z
*CELL GTECH_AND3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND4_8:D 4.575e-03
*END

*R_NET G261 2.433e-01
*DRIVER AND3_7:Z
*CELL GTECH_AND3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR3_3:C 4.575e-03
*END

*R_NET IIII512 2.433e-01
*DRIVER AND3_8:Z
*CELL GTECH_AND3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND3_9:C 4.575e-03
*END

*R_NET IIII538 2.433e-01
*DRIVER AND4_7:Z
*CELL GTECH_AND4
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_55:B 4.575e-03
*END

*R_NET G256 2.433e-01
*DRIVER AND3_9:Z
*CELL GTECH_AND3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR3_8:C 4.575e-03
*END

*R_NET G230 2.433e-01
*DRIVER AND2_45:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR2_1:A 4.575e-03
*END

*R_NET G246 2.433e-01
*DRIVER AND2_47:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR2_1:B 4.575e-03
*END

*R_NET G208 2.433e-01
*DRIVER I_71:Z
*CELL GTECH_NOT
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_50:A 4.575e-03
*END

*R_NET G226 2.433e-01
*DRIVER AND2_52:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR3_4:A 4.575e-03
*END

*R_NET G242 2.433e-01
*DRIVER AND2_53:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR3_4:B 4.575e-03
*END

*R_NET IIII553 2.433e-01
*DRIVER AND3_10:Z
*CELL GTECH_AND3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND3_11:C 4.575e-03
*END

*R_NET IIII518 2.433e-01
*DRIVER AND3_12:Z
*CELL GTECH_AND3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND4_10:D 4.575e-03
*END

*R_NET IIII521 2.433e-01
*DRIVER AND3_13:Z
*CELL GTECH_AND3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND4_11:D 4.575e-03
*END

*R_NET IIII524 2.433e-01
*DRIVER AND3_14:Z
*CELL GTECH_AND3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND3_16:C 4.575e-03
*END

*R_NET IIII495 2.433e-01
*DRIVER AND3_15:Z
*CELL GTECH_AND3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND3_17:C 4.575e-03
*END

*R_NET G257 2.433e-01
*DRIVER AND4_8:Z
*CELL GTECH_AND4
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR3_4:C 4.575e-03
*END

*R_NET IIII537 2.433e-01
*DRIVER AND4_9:Z
*CELL GTECH_AND4
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC AND2_55:A 4.575e-03
*END

*R_NET G258 2.433e-01
*DRIVER AND4_10:Z
*CELL GTECH_AND4
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR3_5:C 4.575e-03
*END

*R_NET G259 2.433e-01
*DRIVER AND4_11:Z
*CELL GTECH_AND4
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR3_6:C 4.575e-03
*END

*R_NET G260 2.433e-01
*DRIVER AND3_16:Z
*CELL GTECH_AND3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR3_7:C 4.575e-03
*END

*R_NET G241 2.433e-01
*DRIVER AND3_17:Z
*CELL GTECH_AND3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR3_8:B 4.575e-03
*END

*R_NET G267 2.433e-01
*DRIVER AND2_55:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR4_0:C 4.575e-03
*END

*R_NET G238 2.433e-01
*DRIVER AND2_56:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR2_2:A 4.575e-03
*END

*R_NET G254 2.433e-01
*DRIVER AND2_58:Z
*CELL GTECH_AND2
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR2_2:B 4.575e-03
*END

*R_NET IIII546 2.433e-01
*DRIVER OR3_8:Z
*CELL GTECH_OR3
*C2_R1_C1 1.216e-01 1.881e-02 1.216e-01 
*LOADS
*RC OR4_0:D 4.575e-03
*END

*R_NET DFF_0/\*Logic0\* 1.951e+00
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_0/Q_reg:synch_toggle 2.943e-01
*RC DFF_0/Q_reg:synch_preset 2.943e-01
*RC DFF_0/Q_reg:synch_clear 2.943e-01
*RC DFF_0/Q_reg:enable 2.943e-01
*RC DFF_0/Q_reg:data_in 2.943e-01
*RC DFF_0/Q_reg:preset 2.943e-01
*RC DFF_0/Q_reg:clear 2.943e-01
*DRIVER DFF_0/Q_reg:synch_toggle
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_0/Q_reg:synch_preset 2.943e-01
*RC DFF_0/Q_reg:synch_clear 2.943e-01
*RC DFF_0/Q_reg:enable 2.943e-01
*RC DFF_0/Q_reg:data_in 2.943e-01
*RC DFF_0/Q_reg:preset 2.943e-01
*RC DFF_0/Q_reg:clear 2.943e-01
*DRIVER DFF_0/Q_reg:synch_preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_0/Q_reg:synch_toggle 2.943e-01
*RC DFF_0/Q_reg:synch_clear 2.943e-01
*RC DFF_0/Q_reg:enable 2.943e-01
*RC DFF_0/Q_reg:data_in 2.943e-01
*RC DFF_0/Q_reg:preset 2.943e-01
*RC DFF_0/Q_reg:clear 2.943e-01
*DRIVER DFF_0/Q_reg:synch_clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_0/Q_reg:synch_toggle 2.943e-01
*RC DFF_0/Q_reg:synch_preset 2.943e-01
*RC DFF_0/Q_reg:enable 2.943e-01
*RC DFF_0/Q_reg:data_in 2.943e-01
*RC DFF_0/Q_reg:preset 2.943e-01
*RC DFF_0/Q_reg:clear 2.943e-01
*DRIVER DFF_0/Q_reg:enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_0/Q_reg:synch_toggle 2.943e-01
*RC DFF_0/Q_reg:synch_preset 2.943e-01
*RC DFF_0/Q_reg:synch_clear 2.943e-01
*RC DFF_0/Q_reg:data_in 2.943e-01
*RC DFF_0/Q_reg:preset 2.943e-01
*RC DFF_0/Q_reg:clear 2.943e-01
*DRIVER DFF_0/Q_reg:data_in
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_0/Q_reg:synch_toggle 2.943e-01
*RC DFF_0/Q_reg:synch_preset 2.943e-01
*RC DFF_0/Q_reg:synch_clear 2.943e-01
*RC DFF_0/Q_reg:enable 2.943e-01
*RC DFF_0/Q_reg:preset 2.943e-01
*RC DFF_0/Q_reg:clear 2.943e-01
*DRIVER DFF_0/Q_reg:preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_0/Q_reg:synch_toggle 2.943e-01
*RC DFF_0/Q_reg:synch_preset 2.943e-01
*RC DFF_0/Q_reg:synch_clear 2.943e-01
*RC DFF_0/Q_reg:enable 2.943e-01
*RC DFF_0/Q_reg:data_in 2.943e-01
*RC DFF_0/Q_reg:clear 2.943e-01
*DRIVER DFF_0/Q_reg:clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_0/Q_reg:synch_toggle 2.943e-01
*RC DFF_0/Q_reg:synch_preset 2.943e-01
*RC DFF_0/Q_reg:synch_clear 2.943e-01
*RC DFF_0/Q_reg:enable 2.943e-01
*RC DFF_0/Q_reg:data_in 2.943e-01
*RC DFF_0/Q_reg:preset 2.943e-01
*END

*R_NET DFF_0/\*Logic1\* 0.000e+00
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC DFF_0/Q_reg:synch_enable 0.000e+00
*DRIVER DFF_0/Q_reg:synch_enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*END

*R_NET DFF_1/\*Logic0\* 1.951e+00
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_1/Q_reg:synch_toggle 2.943e-01
*RC DFF_1/Q_reg:synch_preset 2.943e-01
*RC DFF_1/Q_reg:synch_clear 2.943e-01
*RC DFF_1/Q_reg:enable 2.943e-01
*RC DFF_1/Q_reg:data_in 2.943e-01
*RC DFF_1/Q_reg:preset 2.943e-01
*RC DFF_1/Q_reg:clear 2.943e-01
*DRIVER DFF_1/Q_reg:synch_toggle
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_1/Q_reg:synch_preset 2.943e-01
*RC DFF_1/Q_reg:synch_clear 2.943e-01
*RC DFF_1/Q_reg:enable 2.943e-01
*RC DFF_1/Q_reg:data_in 2.943e-01
*RC DFF_1/Q_reg:preset 2.943e-01
*RC DFF_1/Q_reg:clear 2.943e-01
*DRIVER DFF_1/Q_reg:synch_preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_1/Q_reg:synch_toggle 2.943e-01
*RC DFF_1/Q_reg:synch_clear 2.943e-01
*RC DFF_1/Q_reg:enable 2.943e-01
*RC DFF_1/Q_reg:data_in 2.943e-01
*RC DFF_1/Q_reg:preset 2.943e-01
*RC DFF_1/Q_reg:clear 2.943e-01
*DRIVER DFF_1/Q_reg:synch_clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_1/Q_reg:synch_toggle 2.943e-01
*RC DFF_1/Q_reg:synch_preset 2.943e-01
*RC DFF_1/Q_reg:enable 2.943e-01
*RC DFF_1/Q_reg:data_in 2.943e-01
*RC DFF_1/Q_reg:preset 2.943e-01
*RC DFF_1/Q_reg:clear 2.943e-01
*DRIVER DFF_1/Q_reg:enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_1/Q_reg:synch_toggle 2.943e-01
*RC DFF_1/Q_reg:synch_preset 2.943e-01
*RC DFF_1/Q_reg:synch_clear 2.943e-01
*RC DFF_1/Q_reg:data_in 2.943e-01
*RC DFF_1/Q_reg:preset 2.943e-01
*RC DFF_1/Q_reg:clear 2.943e-01
*DRIVER DFF_1/Q_reg:data_in
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_1/Q_reg:synch_toggle 2.943e-01
*RC DFF_1/Q_reg:synch_preset 2.943e-01
*RC DFF_1/Q_reg:synch_clear 2.943e-01
*RC DFF_1/Q_reg:enable 2.943e-01
*RC DFF_1/Q_reg:preset 2.943e-01
*RC DFF_1/Q_reg:clear 2.943e-01
*DRIVER DFF_1/Q_reg:preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_1/Q_reg:synch_toggle 2.943e-01
*RC DFF_1/Q_reg:synch_preset 2.943e-01
*RC DFF_1/Q_reg:synch_clear 2.943e-01
*RC DFF_1/Q_reg:enable 2.943e-01
*RC DFF_1/Q_reg:data_in 2.943e-01
*RC DFF_1/Q_reg:clear 2.943e-01
*DRIVER DFF_1/Q_reg:clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_1/Q_reg:synch_toggle 2.943e-01
*RC DFF_1/Q_reg:synch_preset 2.943e-01
*RC DFF_1/Q_reg:synch_clear 2.943e-01
*RC DFF_1/Q_reg:enable 2.943e-01
*RC DFF_1/Q_reg:data_in 2.943e-01
*RC DFF_1/Q_reg:preset 2.943e-01
*END

*R_NET DFF_1/\*Logic1\* 0.000e+00
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC DFF_1/Q_reg:synch_enable 0.000e+00
*DRIVER DFF_1/Q_reg:synch_enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*END

*R_NET DFF_2/\*Logic0\* 1.951e+00
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_2/Q_reg:synch_toggle 2.943e-01
*RC DFF_2/Q_reg:synch_preset 2.943e-01
*RC DFF_2/Q_reg:synch_clear 2.943e-01
*RC DFF_2/Q_reg:enable 2.943e-01
*RC DFF_2/Q_reg:data_in 2.943e-01
*RC DFF_2/Q_reg:preset 2.943e-01
*RC DFF_2/Q_reg:clear 2.943e-01
*DRIVER DFF_2/Q_reg:synch_toggle
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_2/Q_reg:synch_preset 2.943e-01
*RC DFF_2/Q_reg:synch_clear 2.943e-01
*RC DFF_2/Q_reg:enable 2.943e-01
*RC DFF_2/Q_reg:data_in 2.943e-01
*RC DFF_2/Q_reg:preset 2.943e-01
*RC DFF_2/Q_reg:clear 2.943e-01
*DRIVER DFF_2/Q_reg:synch_preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_2/Q_reg:synch_toggle 2.943e-01
*RC DFF_2/Q_reg:synch_clear 2.943e-01
*RC DFF_2/Q_reg:enable 2.943e-01
*RC DFF_2/Q_reg:data_in 2.943e-01
*RC DFF_2/Q_reg:preset 2.943e-01
*RC DFF_2/Q_reg:clear 2.943e-01
*DRIVER DFF_2/Q_reg:synch_clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_2/Q_reg:synch_toggle 2.943e-01
*RC DFF_2/Q_reg:synch_preset 2.943e-01
*RC DFF_2/Q_reg:enable 2.943e-01
*RC DFF_2/Q_reg:data_in 2.943e-01
*RC DFF_2/Q_reg:preset 2.943e-01
*RC DFF_2/Q_reg:clear 2.943e-01
*DRIVER DFF_2/Q_reg:enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_2/Q_reg:synch_toggle 2.943e-01
*RC DFF_2/Q_reg:synch_preset 2.943e-01
*RC DFF_2/Q_reg:synch_clear 2.943e-01
*RC DFF_2/Q_reg:data_in 2.943e-01
*RC DFF_2/Q_reg:preset 2.943e-01
*RC DFF_2/Q_reg:clear 2.943e-01
*DRIVER DFF_2/Q_reg:data_in
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_2/Q_reg:synch_toggle 2.943e-01
*RC DFF_2/Q_reg:synch_preset 2.943e-01
*RC DFF_2/Q_reg:synch_clear 2.943e-01
*RC DFF_2/Q_reg:enable 2.943e-01
*RC DFF_2/Q_reg:preset 2.943e-01
*RC DFF_2/Q_reg:clear 2.943e-01
*DRIVER DFF_2/Q_reg:preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_2/Q_reg:synch_toggle 2.943e-01
*RC DFF_2/Q_reg:synch_preset 2.943e-01
*RC DFF_2/Q_reg:synch_clear 2.943e-01
*RC DFF_2/Q_reg:enable 2.943e-01
*RC DFF_2/Q_reg:data_in 2.943e-01
*RC DFF_2/Q_reg:clear 2.943e-01
*DRIVER DFF_2/Q_reg:clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_2/Q_reg:synch_toggle 2.943e-01
*RC DFF_2/Q_reg:synch_preset 2.943e-01
*RC DFF_2/Q_reg:synch_clear 2.943e-01
*RC DFF_2/Q_reg:enable 2.943e-01
*RC DFF_2/Q_reg:data_in 2.943e-01
*RC DFF_2/Q_reg:preset 2.943e-01
*END

*R_NET DFF_2/\*Logic1\* 0.000e+00
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC DFF_2/Q_reg:synch_enable 0.000e+00
*DRIVER DFF_2/Q_reg:synch_enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*END

*R_NET DFF_3/\*Logic0\* 1.951e+00
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_3/Q_reg:synch_toggle 2.943e-01
*RC DFF_3/Q_reg:synch_preset 2.943e-01
*RC DFF_3/Q_reg:synch_clear 2.943e-01
*RC DFF_3/Q_reg:enable 2.943e-01
*RC DFF_3/Q_reg:data_in 2.943e-01
*RC DFF_3/Q_reg:preset 2.943e-01
*RC DFF_3/Q_reg:clear 2.943e-01
*DRIVER DFF_3/Q_reg:synch_toggle
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_3/Q_reg:synch_preset 2.943e-01
*RC DFF_3/Q_reg:synch_clear 2.943e-01
*RC DFF_3/Q_reg:enable 2.943e-01
*RC DFF_3/Q_reg:data_in 2.943e-01
*RC DFF_3/Q_reg:preset 2.943e-01
*RC DFF_3/Q_reg:clear 2.943e-01
*DRIVER DFF_3/Q_reg:synch_preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_3/Q_reg:synch_toggle 2.943e-01
*RC DFF_3/Q_reg:synch_clear 2.943e-01
*RC DFF_3/Q_reg:enable 2.943e-01
*RC DFF_3/Q_reg:data_in 2.943e-01
*RC DFF_3/Q_reg:preset 2.943e-01
*RC DFF_3/Q_reg:clear 2.943e-01
*DRIVER DFF_3/Q_reg:synch_clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_3/Q_reg:synch_toggle 2.943e-01
*RC DFF_3/Q_reg:synch_preset 2.943e-01
*RC DFF_3/Q_reg:enable 2.943e-01
*RC DFF_3/Q_reg:data_in 2.943e-01
*RC DFF_3/Q_reg:preset 2.943e-01
*RC DFF_3/Q_reg:clear 2.943e-01
*DRIVER DFF_3/Q_reg:enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_3/Q_reg:synch_toggle 2.943e-01
*RC DFF_3/Q_reg:synch_preset 2.943e-01
*RC DFF_3/Q_reg:synch_clear 2.943e-01
*RC DFF_3/Q_reg:data_in 2.943e-01
*RC DFF_3/Q_reg:preset 2.943e-01
*RC DFF_3/Q_reg:clear 2.943e-01
*DRIVER DFF_3/Q_reg:data_in
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_3/Q_reg:synch_toggle 2.943e-01
*RC DFF_3/Q_reg:synch_preset 2.943e-01
*RC DFF_3/Q_reg:synch_clear 2.943e-01
*RC DFF_3/Q_reg:enable 2.943e-01
*RC DFF_3/Q_reg:preset 2.943e-01
*RC DFF_3/Q_reg:clear 2.943e-01
*DRIVER DFF_3/Q_reg:preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_3/Q_reg:synch_toggle 2.943e-01
*RC DFF_3/Q_reg:synch_preset 2.943e-01
*RC DFF_3/Q_reg:synch_clear 2.943e-01
*RC DFF_3/Q_reg:enable 2.943e-01
*RC DFF_3/Q_reg:data_in 2.943e-01
*RC DFF_3/Q_reg:clear 2.943e-01
*DRIVER DFF_3/Q_reg:clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_3/Q_reg:synch_toggle 2.943e-01
*RC DFF_3/Q_reg:synch_preset 2.943e-01
*RC DFF_3/Q_reg:synch_clear 2.943e-01
*RC DFF_3/Q_reg:enable 2.943e-01
*RC DFF_3/Q_reg:data_in 2.943e-01
*RC DFF_3/Q_reg:preset 2.943e-01
*END

*R_NET DFF_3/\*Logic1\* 0.000e+00
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC DFF_3/Q_reg:synch_enable 0.000e+00
*DRIVER DFF_3/Q_reg:synch_enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*END

*R_NET DFF_4/\*Logic0\* 1.951e+00
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_4/Q_reg:synch_toggle 2.943e-01
*RC DFF_4/Q_reg:synch_preset 2.943e-01
*RC DFF_4/Q_reg:synch_clear 2.943e-01
*RC DFF_4/Q_reg:enable 2.943e-01
*RC DFF_4/Q_reg:data_in 2.943e-01
*RC DFF_4/Q_reg:preset 2.943e-01
*RC DFF_4/Q_reg:clear 2.943e-01
*DRIVER DFF_4/Q_reg:synch_toggle
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_4/Q_reg:synch_preset 2.943e-01
*RC DFF_4/Q_reg:synch_clear 2.943e-01
*RC DFF_4/Q_reg:enable 2.943e-01
*RC DFF_4/Q_reg:data_in 2.943e-01
*RC DFF_4/Q_reg:preset 2.943e-01
*RC DFF_4/Q_reg:clear 2.943e-01
*DRIVER DFF_4/Q_reg:synch_preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_4/Q_reg:synch_toggle 2.943e-01
*RC DFF_4/Q_reg:synch_clear 2.943e-01
*RC DFF_4/Q_reg:enable 2.943e-01
*RC DFF_4/Q_reg:data_in 2.943e-01
*RC DFF_4/Q_reg:preset 2.943e-01
*RC DFF_4/Q_reg:clear 2.943e-01
*DRIVER DFF_4/Q_reg:synch_clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_4/Q_reg:synch_toggle 2.943e-01
*RC DFF_4/Q_reg:synch_preset 2.943e-01
*RC DFF_4/Q_reg:enable 2.943e-01
*RC DFF_4/Q_reg:data_in 2.943e-01
*RC DFF_4/Q_reg:preset 2.943e-01
*RC DFF_4/Q_reg:clear 2.943e-01
*DRIVER DFF_4/Q_reg:enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_4/Q_reg:synch_toggle 2.943e-01
*RC DFF_4/Q_reg:synch_preset 2.943e-01
*RC DFF_4/Q_reg:synch_clear 2.943e-01
*RC DFF_4/Q_reg:data_in 2.943e-01
*RC DFF_4/Q_reg:preset 2.943e-01
*RC DFF_4/Q_reg:clear 2.943e-01
*DRIVER DFF_4/Q_reg:data_in
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_4/Q_reg:synch_toggle 2.943e-01
*RC DFF_4/Q_reg:synch_preset 2.943e-01
*RC DFF_4/Q_reg:synch_clear 2.943e-01
*RC DFF_4/Q_reg:enable 2.943e-01
*RC DFF_4/Q_reg:preset 2.943e-01
*RC DFF_4/Q_reg:clear 2.943e-01
*DRIVER DFF_4/Q_reg:preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_4/Q_reg:synch_toggle 2.943e-01
*RC DFF_4/Q_reg:synch_preset 2.943e-01
*RC DFF_4/Q_reg:synch_clear 2.943e-01
*RC DFF_4/Q_reg:enable 2.943e-01
*RC DFF_4/Q_reg:data_in 2.943e-01
*RC DFF_4/Q_reg:clear 2.943e-01
*DRIVER DFF_4/Q_reg:clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_4/Q_reg:synch_toggle 2.943e-01
*RC DFF_4/Q_reg:synch_preset 2.943e-01
*RC DFF_4/Q_reg:synch_clear 2.943e-01
*RC DFF_4/Q_reg:enable 2.943e-01
*RC DFF_4/Q_reg:data_in 2.943e-01
*RC DFF_4/Q_reg:preset 2.943e-01
*END

*R_NET DFF_4/\*Logic1\* 0.000e+00
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC DFF_4/Q_reg:synch_enable 0.000e+00
*DRIVER DFF_4/Q_reg:synch_enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*END

*R_NET DFF_5/\*Logic0\* 1.951e+00
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_5/Q_reg:synch_toggle 2.943e-01
*RC DFF_5/Q_reg:synch_preset 2.943e-01
*RC DFF_5/Q_reg:synch_clear 2.943e-01
*RC DFF_5/Q_reg:enable 2.943e-01
*RC DFF_5/Q_reg:data_in 2.943e-01
*RC DFF_5/Q_reg:preset 2.943e-01
*RC DFF_5/Q_reg:clear 2.943e-01
*DRIVER DFF_5/Q_reg:synch_toggle
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_5/Q_reg:synch_preset 2.943e-01
*RC DFF_5/Q_reg:synch_clear 2.943e-01
*RC DFF_5/Q_reg:enable 2.943e-01
*RC DFF_5/Q_reg:data_in 2.943e-01
*RC DFF_5/Q_reg:preset 2.943e-01
*RC DFF_5/Q_reg:clear 2.943e-01
*DRIVER DFF_5/Q_reg:synch_preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_5/Q_reg:synch_toggle 2.943e-01
*RC DFF_5/Q_reg:synch_clear 2.943e-01
*RC DFF_5/Q_reg:enable 2.943e-01
*RC DFF_5/Q_reg:data_in 2.943e-01
*RC DFF_5/Q_reg:preset 2.943e-01
*RC DFF_5/Q_reg:clear 2.943e-01
*DRIVER DFF_5/Q_reg:synch_clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_5/Q_reg:synch_toggle 2.943e-01
*RC DFF_5/Q_reg:synch_preset 2.943e-01
*RC DFF_5/Q_reg:enable 2.943e-01
*RC DFF_5/Q_reg:data_in 2.943e-01
*RC DFF_5/Q_reg:preset 2.943e-01
*RC DFF_5/Q_reg:clear 2.943e-01
*DRIVER DFF_5/Q_reg:enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_5/Q_reg:synch_toggle 2.943e-01
*RC DFF_5/Q_reg:synch_preset 2.943e-01
*RC DFF_5/Q_reg:synch_clear 2.943e-01
*RC DFF_5/Q_reg:data_in 2.943e-01
*RC DFF_5/Q_reg:preset 2.943e-01
*RC DFF_5/Q_reg:clear 2.943e-01
*DRIVER DFF_5/Q_reg:data_in
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_5/Q_reg:synch_toggle 2.943e-01
*RC DFF_5/Q_reg:synch_preset 2.943e-01
*RC DFF_5/Q_reg:synch_clear 2.943e-01
*RC DFF_5/Q_reg:enable 2.943e-01
*RC DFF_5/Q_reg:preset 2.943e-01
*RC DFF_5/Q_reg:clear 2.943e-01
*DRIVER DFF_5/Q_reg:preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_5/Q_reg:synch_toggle 2.943e-01
*RC DFF_5/Q_reg:synch_preset 2.943e-01
*RC DFF_5/Q_reg:synch_clear 2.943e-01
*RC DFF_5/Q_reg:enable 2.943e-01
*RC DFF_5/Q_reg:data_in 2.943e-01
*RC DFF_5/Q_reg:clear 2.943e-01
*DRIVER DFF_5/Q_reg:clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_5/Q_reg:synch_toggle 2.943e-01
*RC DFF_5/Q_reg:synch_preset 2.943e-01
*RC DFF_5/Q_reg:synch_clear 2.943e-01
*RC DFF_5/Q_reg:enable 2.943e-01
*RC DFF_5/Q_reg:data_in 2.943e-01
*RC DFF_5/Q_reg:preset 2.943e-01
*END

*R_NET DFF_5/\*Logic1\* 0.000e+00
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC DFF_5/Q_reg:synch_enable 0.000e+00
*DRIVER DFF_5/Q_reg:synch_enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*END

*R_NET DFF_6/\*Logic0\* 1.951e+00
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_6/Q_reg:synch_toggle 2.943e-01
*RC DFF_6/Q_reg:synch_preset 2.943e-01
*RC DFF_6/Q_reg:synch_clear 2.943e-01
*RC DFF_6/Q_reg:enable 2.943e-01
*RC DFF_6/Q_reg:data_in 2.943e-01
*RC DFF_6/Q_reg:preset 2.943e-01
*RC DFF_6/Q_reg:clear 2.943e-01
*DRIVER DFF_6/Q_reg:synch_toggle
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_6/Q_reg:synch_preset 2.943e-01
*RC DFF_6/Q_reg:synch_clear 2.943e-01
*RC DFF_6/Q_reg:enable 2.943e-01
*RC DFF_6/Q_reg:data_in 2.943e-01
*RC DFF_6/Q_reg:preset 2.943e-01
*RC DFF_6/Q_reg:clear 2.943e-01
*DRIVER DFF_6/Q_reg:synch_preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_6/Q_reg:synch_toggle 2.943e-01
*RC DFF_6/Q_reg:synch_clear 2.943e-01
*RC DFF_6/Q_reg:enable 2.943e-01
*RC DFF_6/Q_reg:data_in 2.943e-01
*RC DFF_6/Q_reg:preset 2.943e-01
*RC DFF_6/Q_reg:clear 2.943e-01
*DRIVER DFF_6/Q_reg:synch_clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_6/Q_reg:synch_toggle 2.943e-01
*RC DFF_6/Q_reg:synch_preset 2.943e-01
*RC DFF_6/Q_reg:enable 2.943e-01
*RC DFF_6/Q_reg:data_in 2.943e-01
*RC DFF_6/Q_reg:preset 2.943e-01
*RC DFF_6/Q_reg:clear 2.943e-01
*DRIVER DFF_6/Q_reg:enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_6/Q_reg:synch_toggle 2.943e-01
*RC DFF_6/Q_reg:synch_preset 2.943e-01
*RC DFF_6/Q_reg:synch_clear 2.943e-01
*RC DFF_6/Q_reg:data_in 2.943e-01
*RC DFF_6/Q_reg:preset 2.943e-01
*RC DFF_6/Q_reg:clear 2.943e-01
*DRIVER DFF_6/Q_reg:data_in
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_6/Q_reg:synch_toggle 2.943e-01
*RC DFF_6/Q_reg:synch_preset 2.943e-01
*RC DFF_6/Q_reg:synch_clear 2.943e-01
*RC DFF_6/Q_reg:enable 2.943e-01
*RC DFF_6/Q_reg:preset 2.943e-01
*RC DFF_6/Q_reg:clear 2.943e-01
*DRIVER DFF_6/Q_reg:preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_6/Q_reg:synch_toggle 2.943e-01
*RC DFF_6/Q_reg:synch_preset 2.943e-01
*RC DFF_6/Q_reg:synch_clear 2.943e-01
*RC DFF_6/Q_reg:enable 2.943e-01
*RC DFF_6/Q_reg:data_in 2.943e-01
*RC DFF_6/Q_reg:clear 2.943e-01
*DRIVER DFF_6/Q_reg:clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_6/Q_reg:synch_toggle 2.943e-01
*RC DFF_6/Q_reg:synch_preset 2.943e-01
*RC DFF_6/Q_reg:synch_clear 2.943e-01
*RC DFF_6/Q_reg:enable 2.943e-01
*RC DFF_6/Q_reg:data_in 2.943e-01
*RC DFF_6/Q_reg:preset 2.943e-01
*END

*R_NET DFF_6/\*Logic1\* 0.000e+00
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC DFF_6/Q_reg:synch_enable 0.000e+00
*DRIVER DFF_6/Q_reg:synch_enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*END

*R_NET DFF_7/\*Logic0\* 1.951e+00
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_7/Q_reg:synch_toggle 2.943e-01
*RC DFF_7/Q_reg:synch_preset 2.943e-01
*RC DFF_7/Q_reg:synch_clear 2.943e-01
*RC DFF_7/Q_reg:enable 2.943e-01
*RC DFF_7/Q_reg:data_in 2.943e-01
*RC DFF_7/Q_reg:preset 2.943e-01
*RC DFF_7/Q_reg:clear 2.943e-01
*DRIVER DFF_7/Q_reg:synch_toggle
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_7/Q_reg:synch_preset 2.943e-01
*RC DFF_7/Q_reg:synch_clear 2.943e-01
*RC DFF_7/Q_reg:enable 2.943e-01
*RC DFF_7/Q_reg:data_in 2.943e-01
*RC DFF_7/Q_reg:preset 2.943e-01
*RC DFF_7/Q_reg:clear 2.943e-01
*DRIVER DFF_7/Q_reg:synch_preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_7/Q_reg:synch_toggle 2.943e-01
*RC DFF_7/Q_reg:synch_clear 2.943e-01
*RC DFF_7/Q_reg:enable 2.943e-01
*RC DFF_7/Q_reg:data_in 2.943e-01
*RC DFF_7/Q_reg:preset 2.943e-01
*RC DFF_7/Q_reg:clear 2.943e-01
*DRIVER DFF_7/Q_reg:synch_clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_7/Q_reg:synch_toggle 2.943e-01
*RC DFF_7/Q_reg:synch_preset 2.943e-01
*RC DFF_7/Q_reg:enable 2.943e-01
*RC DFF_7/Q_reg:data_in 2.943e-01
*RC DFF_7/Q_reg:preset 2.943e-01
*RC DFF_7/Q_reg:clear 2.943e-01
*DRIVER DFF_7/Q_reg:enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_7/Q_reg:synch_toggle 2.943e-01
*RC DFF_7/Q_reg:synch_preset 2.943e-01
*RC DFF_7/Q_reg:synch_clear 2.943e-01
*RC DFF_7/Q_reg:data_in 2.943e-01
*RC DFF_7/Q_reg:preset 2.943e-01
*RC DFF_7/Q_reg:clear 2.943e-01
*DRIVER DFF_7/Q_reg:data_in
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_7/Q_reg:synch_toggle 2.943e-01
*RC DFF_7/Q_reg:synch_preset 2.943e-01
*RC DFF_7/Q_reg:synch_clear 2.943e-01
*RC DFF_7/Q_reg:enable 2.943e-01
*RC DFF_7/Q_reg:preset 2.943e-01
*RC DFF_7/Q_reg:clear 2.943e-01
*DRIVER DFF_7/Q_reg:preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_7/Q_reg:synch_toggle 2.943e-01
*RC DFF_7/Q_reg:synch_preset 2.943e-01
*RC DFF_7/Q_reg:synch_clear 2.943e-01
*RC DFF_7/Q_reg:enable 2.943e-01
*RC DFF_7/Q_reg:data_in 2.943e-01
*RC DFF_7/Q_reg:clear 2.943e-01
*DRIVER DFF_7/Q_reg:clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_7/Q_reg:synch_toggle 2.943e-01
*RC DFF_7/Q_reg:synch_preset 2.943e-01
*RC DFF_7/Q_reg:synch_clear 2.943e-01
*RC DFF_7/Q_reg:enable 2.943e-01
*RC DFF_7/Q_reg:data_in 2.943e-01
*RC DFF_7/Q_reg:preset 2.943e-01
*END

*R_NET DFF_7/\*Logic1\* 0.000e+00
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC DFF_7/Q_reg:synch_enable 0.000e+00
*DRIVER DFF_7/Q_reg:synch_enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*END

*R_NET DFF_8/\*Logic0\* 1.951e+00
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_8/Q_reg:synch_toggle 2.943e-01
*RC DFF_8/Q_reg:synch_preset 2.943e-01
*RC DFF_8/Q_reg:synch_clear 2.943e-01
*RC DFF_8/Q_reg:enable 2.943e-01
*RC DFF_8/Q_reg:data_in 2.943e-01
*RC DFF_8/Q_reg:preset 2.943e-01
*RC DFF_8/Q_reg:clear 2.943e-01
*DRIVER DFF_8/Q_reg:synch_toggle
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_8/Q_reg:synch_preset 2.943e-01
*RC DFF_8/Q_reg:synch_clear 2.943e-01
*RC DFF_8/Q_reg:enable 2.943e-01
*RC DFF_8/Q_reg:data_in 2.943e-01
*RC DFF_8/Q_reg:preset 2.943e-01
*RC DFF_8/Q_reg:clear 2.943e-01
*DRIVER DFF_8/Q_reg:synch_preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_8/Q_reg:synch_toggle 2.943e-01
*RC DFF_8/Q_reg:synch_clear 2.943e-01
*RC DFF_8/Q_reg:enable 2.943e-01
*RC DFF_8/Q_reg:data_in 2.943e-01
*RC DFF_8/Q_reg:preset 2.943e-01
*RC DFF_8/Q_reg:clear 2.943e-01
*DRIVER DFF_8/Q_reg:synch_clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_8/Q_reg:synch_toggle 2.943e-01
*RC DFF_8/Q_reg:synch_preset 2.943e-01
*RC DFF_8/Q_reg:enable 2.943e-01
*RC DFF_8/Q_reg:data_in 2.943e-01
*RC DFF_8/Q_reg:preset 2.943e-01
*RC DFF_8/Q_reg:clear 2.943e-01
*DRIVER DFF_8/Q_reg:enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_8/Q_reg:synch_toggle 2.943e-01
*RC DFF_8/Q_reg:synch_preset 2.943e-01
*RC DFF_8/Q_reg:synch_clear 2.943e-01
*RC DFF_8/Q_reg:data_in 2.943e-01
*RC DFF_8/Q_reg:preset 2.943e-01
*RC DFF_8/Q_reg:clear 2.943e-01
*DRIVER DFF_8/Q_reg:data_in
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_8/Q_reg:synch_toggle 2.943e-01
*RC DFF_8/Q_reg:synch_preset 2.943e-01
*RC DFF_8/Q_reg:synch_clear 2.943e-01
*RC DFF_8/Q_reg:enable 2.943e-01
*RC DFF_8/Q_reg:preset 2.943e-01
*RC DFF_8/Q_reg:clear 2.943e-01
*DRIVER DFF_8/Q_reg:preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_8/Q_reg:synch_toggle 2.943e-01
*RC DFF_8/Q_reg:synch_preset 2.943e-01
*RC DFF_8/Q_reg:synch_clear 2.943e-01
*RC DFF_8/Q_reg:enable 2.943e-01
*RC DFF_8/Q_reg:data_in 2.943e-01
*RC DFF_8/Q_reg:clear 2.943e-01
*DRIVER DFF_8/Q_reg:clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_8/Q_reg:synch_toggle 2.943e-01
*RC DFF_8/Q_reg:synch_preset 2.943e-01
*RC DFF_8/Q_reg:synch_clear 2.943e-01
*RC DFF_8/Q_reg:enable 2.943e-01
*RC DFF_8/Q_reg:data_in 2.943e-01
*RC DFF_8/Q_reg:preset 2.943e-01
*END

*R_NET DFF_8/\*Logic1\* 0.000e+00
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC DFF_8/Q_reg:synch_enable 0.000e+00
*DRIVER DFF_8/Q_reg:synch_enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*END

*R_NET DFF_9/\*Logic0\* 1.951e+00
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_9/Q_reg:synch_toggle 2.943e-01
*RC DFF_9/Q_reg:synch_preset 2.943e-01
*RC DFF_9/Q_reg:synch_clear 2.943e-01
*RC DFF_9/Q_reg:enable 2.943e-01
*RC DFF_9/Q_reg:data_in 2.943e-01
*RC DFF_9/Q_reg:preset 2.943e-01
*RC DFF_9/Q_reg:clear 2.943e-01
*DRIVER DFF_9/Q_reg:synch_toggle
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_9/Q_reg:synch_preset 2.943e-01
*RC DFF_9/Q_reg:synch_clear 2.943e-01
*RC DFF_9/Q_reg:enable 2.943e-01
*RC DFF_9/Q_reg:data_in 2.943e-01
*RC DFF_9/Q_reg:preset 2.943e-01
*RC DFF_9/Q_reg:clear 2.943e-01
*DRIVER DFF_9/Q_reg:synch_preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_9/Q_reg:synch_toggle 2.943e-01
*RC DFF_9/Q_reg:synch_clear 2.943e-01
*RC DFF_9/Q_reg:enable 2.943e-01
*RC DFF_9/Q_reg:data_in 2.943e-01
*RC DFF_9/Q_reg:preset 2.943e-01
*RC DFF_9/Q_reg:clear 2.943e-01
*DRIVER DFF_9/Q_reg:synch_clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_9/Q_reg:synch_toggle 2.943e-01
*RC DFF_9/Q_reg:synch_preset 2.943e-01
*RC DFF_9/Q_reg:enable 2.943e-01
*RC DFF_9/Q_reg:data_in 2.943e-01
*RC DFF_9/Q_reg:preset 2.943e-01
*RC DFF_9/Q_reg:clear 2.943e-01
*DRIVER DFF_9/Q_reg:enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_9/Q_reg:synch_toggle 2.943e-01
*RC DFF_9/Q_reg:synch_preset 2.943e-01
*RC DFF_9/Q_reg:synch_clear 2.943e-01
*RC DFF_9/Q_reg:data_in 2.943e-01
*RC DFF_9/Q_reg:preset 2.943e-01
*RC DFF_9/Q_reg:clear 2.943e-01
*DRIVER DFF_9/Q_reg:data_in
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_9/Q_reg:synch_toggle 2.943e-01
*RC DFF_9/Q_reg:synch_preset 2.943e-01
*RC DFF_9/Q_reg:synch_clear 2.943e-01
*RC DFF_9/Q_reg:enable 2.943e-01
*RC DFF_9/Q_reg:preset 2.943e-01
*RC DFF_9/Q_reg:clear 2.943e-01
*DRIVER DFF_9/Q_reg:preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_9/Q_reg:synch_toggle 2.943e-01
*RC DFF_9/Q_reg:synch_preset 2.943e-01
*RC DFF_9/Q_reg:synch_clear 2.943e-01
*RC DFF_9/Q_reg:enable 2.943e-01
*RC DFF_9/Q_reg:data_in 2.943e-01
*RC DFF_9/Q_reg:clear 2.943e-01
*DRIVER DFF_9/Q_reg:clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_9/Q_reg:synch_toggle 2.943e-01
*RC DFF_9/Q_reg:synch_preset 2.943e-01
*RC DFF_9/Q_reg:synch_clear 2.943e-01
*RC DFF_9/Q_reg:enable 2.943e-01
*RC DFF_9/Q_reg:data_in 2.943e-01
*RC DFF_9/Q_reg:preset 2.943e-01
*END

*R_NET DFF_9/\*Logic1\* 0.000e+00
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC DFF_9/Q_reg:synch_enable 0.000e+00
*DRIVER DFF_9/Q_reg:synch_enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*END

*R_NET DFF_10/\*Logic0\* 1.951e+00
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_10/Q_reg:synch_toggle 2.943e-01
*RC DFF_10/Q_reg:synch_preset 2.943e-01
*RC DFF_10/Q_reg:synch_clear 2.943e-01
*RC DFF_10/Q_reg:enable 2.943e-01
*RC DFF_10/Q_reg:data_in 2.943e-01
*RC DFF_10/Q_reg:preset 2.943e-01
*RC DFF_10/Q_reg:clear 2.943e-01
*DRIVER DFF_10/Q_reg:synch_toggle
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_10/Q_reg:synch_preset 2.943e-01
*RC DFF_10/Q_reg:synch_clear 2.943e-01
*RC DFF_10/Q_reg:enable 2.943e-01
*RC DFF_10/Q_reg:data_in 2.943e-01
*RC DFF_10/Q_reg:preset 2.943e-01
*RC DFF_10/Q_reg:clear 2.943e-01
*DRIVER DFF_10/Q_reg:synch_preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_10/Q_reg:synch_toggle 2.943e-01
*RC DFF_10/Q_reg:synch_clear 2.943e-01
*RC DFF_10/Q_reg:enable 2.943e-01
*RC DFF_10/Q_reg:data_in 2.943e-01
*RC DFF_10/Q_reg:preset 2.943e-01
*RC DFF_10/Q_reg:clear 2.943e-01
*DRIVER DFF_10/Q_reg:synch_clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_10/Q_reg:synch_toggle 2.943e-01
*RC DFF_10/Q_reg:synch_preset 2.943e-01
*RC DFF_10/Q_reg:enable 2.943e-01
*RC DFF_10/Q_reg:data_in 2.943e-01
*RC DFF_10/Q_reg:preset 2.943e-01
*RC DFF_10/Q_reg:clear 2.943e-01
*DRIVER DFF_10/Q_reg:enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_10/Q_reg:synch_toggle 2.943e-01
*RC DFF_10/Q_reg:synch_preset 2.943e-01
*RC DFF_10/Q_reg:synch_clear 2.943e-01
*RC DFF_10/Q_reg:data_in 2.943e-01
*RC DFF_10/Q_reg:preset 2.943e-01
*RC DFF_10/Q_reg:clear 2.943e-01
*DRIVER DFF_10/Q_reg:data_in
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_10/Q_reg:synch_toggle 2.943e-01
*RC DFF_10/Q_reg:synch_preset 2.943e-01
*RC DFF_10/Q_reg:synch_clear 2.943e-01
*RC DFF_10/Q_reg:enable 2.943e-01
*RC DFF_10/Q_reg:preset 2.943e-01
*RC DFF_10/Q_reg:clear 2.943e-01
*DRIVER DFF_10/Q_reg:preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_10/Q_reg:synch_toggle 2.943e-01
*RC DFF_10/Q_reg:synch_preset 2.943e-01
*RC DFF_10/Q_reg:synch_clear 2.943e-01
*RC DFF_10/Q_reg:enable 2.943e-01
*RC DFF_10/Q_reg:data_in 2.943e-01
*RC DFF_10/Q_reg:clear 2.943e-01
*DRIVER DFF_10/Q_reg:clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_10/Q_reg:synch_toggle 2.943e-01
*RC DFF_10/Q_reg:synch_preset 2.943e-01
*RC DFF_10/Q_reg:synch_clear 2.943e-01
*RC DFF_10/Q_reg:enable 2.943e-01
*RC DFF_10/Q_reg:data_in 2.943e-01
*RC DFF_10/Q_reg:preset 2.943e-01
*END

*R_NET DFF_10/\*Logic1\* 0.000e+00
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC DFF_10/Q_reg:synch_enable 0.000e+00
*DRIVER DFF_10/Q_reg:synch_enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*END

*R_NET DFF_11/\*Logic0\* 1.951e+00
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_11/Q_reg:synch_toggle 2.943e-01
*RC DFF_11/Q_reg:synch_preset 2.943e-01
*RC DFF_11/Q_reg:synch_clear 2.943e-01
*RC DFF_11/Q_reg:enable 2.943e-01
*RC DFF_11/Q_reg:data_in 2.943e-01
*RC DFF_11/Q_reg:preset 2.943e-01
*RC DFF_11/Q_reg:clear 2.943e-01
*DRIVER DFF_11/Q_reg:synch_toggle
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_11/Q_reg:synch_preset 2.943e-01
*RC DFF_11/Q_reg:synch_clear 2.943e-01
*RC DFF_11/Q_reg:enable 2.943e-01
*RC DFF_11/Q_reg:data_in 2.943e-01
*RC DFF_11/Q_reg:preset 2.943e-01
*RC DFF_11/Q_reg:clear 2.943e-01
*DRIVER DFF_11/Q_reg:synch_preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_11/Q_reg:synch_toggle 2.943e-01
*RC DFF_11/Q_reg:synch_clear 2.943e-01
*RC DFF_11/Q_reg:enable 2.943e-01
*RC DFF_11/Q_reg:data_in 2.943e-01
*RC DFF_11/Q_reg:preset 2.943e-01
*RC DFF_11/Q_reg:clear 2.943e-01
*DRIVER DFF_11/Q_reg:synch_clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_11/Q_reg:synch_toggle 2.943e-01
*RC DFF_11/Q_reg:synch_preset 2.943e-01
*RC DFF_11/Q_reg:enable 2.943e-01
*RC DFF_11/Q_reg:data_in 2.943e-01
*RC DFF_11/Q_reg:preset 2.943e-01
*RC DFF_11/Q_reg:clear 2.943e-01
*DRIVER DFF_11/Q_reg:enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_11/Q_reg:synch_toggle 2.943e-01
*RC DFF_11/Q_reg:synch_preset 2.943e-01
*RC DFF_11/Q_reg:synch_clear 2.943e-01
*RC DFF_11/Q_reg:data_in 2.943e-01
*RC DFF_11/Q_reg:preset 2.943e-01
*RC DFF_11/Q_reg:clear 2.943e-01
*DRIVER DFF_11/Q_reg:data_in
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_11/Q_reg:synch_toggle 2.943e-01
*RC DFF_11/Q_reg:synch_preset 2.943e-01
*RC DFF_11/Q_reg:synch_clear 2.943e-01
*RC DFF_11/Q_reg:enable 2.943e-01
*RC DFF_11/Q_reg:preset 2.943e-01
*RC DFF_11/Q_reg:clear 2.943e-01
*DRIVER DFF_11/Q_reg:preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_11/Q_reg:synch_toggle 2.943e-01
*RC DFF_11/Q_reg:synch_preset 2.943e-01
*RC DFF_11/Q_reg:synch_clear 2.943e-01
*RC DFF_11/Q_reg:enable 2.943e-01
*RC DFF_11/Q_reg:data_in 2.943e-01
*RC DFF_11/Q_reg:clear 2.943e-01
*DRIVER DFF_11/Q_reg:clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_11/Q_reg:synch_toggle 2.943e-01
*RC DFF_11/Q_reg:synch_preset 2.943e-01
*RC DFF_11/Q_reg:synch_clear 2.943e-01
*RC DFF_11/Q_reg:enable 2.943e-01
*RC DFF_11/Q_reg:data_in 2.943e-01
*RC DFF_11/Q_reg:preset 2.943e-01
*END

*R_NET DFF_11/\*Logic1\* 0.000e+00
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC DFF_11/Q_reg:synch_enable 0.000e+00
*DRIVER DFF_11/Q_reg:synch_enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*END

*R_NET DFF_12/\*Logic0\* 1.951e+00
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_12/Q_reg:synch_toggle 2.943e-01
*RC DFF_12/Q_reg:synch_preset 2.943e-01
*RC DFF_12/Q_reg:synch_clear 2.943e-01
*RC DFF_12/Q_reg:enable 2.943e-01
*RC DFF_12/Q_reg:data_in 2.943e-01
*RC DFF_12/Q_reg:preset 2.943e-01
*RC DFF_12/Q_reg:clear 2.943e-01
*DRIVER DFF_12/Q_reg:synch_toggle
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_12/Q_reg:synch_preset 2.943e-01
*RC DFF_12/Q_reg:synch_clear 2.943e-01
*RC DFF_12/Q_reg:enable 2.943e-01
*RC DFF_12/Q_reg:data_in 2.943e-01
*RC DFF_12/Q_reg:preset 2.943e-01
*RC DFF_12/Q_reg:clear 2.943e-01
*DRIVER DFF_12/Q_reg:synch_preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_12/Q_reg:synch_toggle 2.943e-01
*RC DFF_12/Q_reg:synch_clear 2.943e-01
*RC DFF_12/Q_reg:enable 2.943e-01
*RC DFF_12/Q_reg:data_in 2.943e-01
*RC DFF_12/Q_reg:preset 2.943e-01
*RC DFF_12/Q_reg:clear 2.943e-01
*DRIVER DFF_12/Q_reg:synch_clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_12/Q_reg:synch_toggle 2.943e-01
*RC DFF_12/Q_reg:synch_preset 2.943e-01
*RC DFF_12/Q_reg:enable 2.943e-01
*RC DFF_12/Q_reg:data_in 2.943e-01
*RC DFF_12/Q_reg:preset 2.943e-01
*RC DFF_12/Q_reg:clear 2.943e-01
*DRIVER DFF_12/Q_reg:enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_12/Q_reg:synch_toggle 2.943e-01
*RC DFF_12/Q_reg:synch_preset 2.943e-01
*RC DFF_12/Q_reg:synch_clear 2.943e-01
*RC DFF_12/Q_reg:data_in 2.943e-01
*RC DFF_12/Q_reg:preset 2.943e-01
*RC DFF_12/Q_reg:clear 2.943e-01
*DRIVER DFF_12/Q_reg:data_in
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_12/Q_reg:synch_toggle 2.943e-01
*RC DFF_12/Q_reg:synch_preset 2.943e-01
*RC DFF_12/Q_reg:synch_clear 2.943e-01
*RC DFF_12/Q_reg:enable 2.943e-01
*RC DFF_12/Q_reg:preset 2.943e-01
*RC DFF_12/Q_reg:clear 2.943e-01
*DRIVER DFF_12/Q_reg:preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_12/Q_reg:synch_toggle 2.943e-01
*RC DFF_12/Q_reg:synch_preset 2.943e-01
*RC DFF_12/Q_reg:synch_clear 2.943e-01
*RC DFF_12/Q_reg:enable 2.943e-01
*RC DFF_12/Q_reg:data_in 2.943e-01
*RC DFF_12/Q_reg:clear 2.943e-01
*DRIVER DFF_12/Q_reg:clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_12/Q_reg:synch_toggle 2.943e-01
*RC DFF_12/Q_reg:synch_preset 2.943e-01
*RC DFF_12/Q_reg:synch_clear 2.943e-01
*RC DFF_12/Q_reg:enable 2.943e-01
*RC DFF_12/Q_reg:data_in 2.943e-01
*RC DFF_12/Q_reg:preset 2.943e-01
*END

*R_NET DFF_12/\*Logic1\* 0.000e+00
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC DFF_12/Q_reg:synch_enable 0.000e+00
*DRIVER DFF_12/Q_reg:synch_enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*END

*R_NET DFF_13/\*Logic0\* 1.951e+00
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_13/Q_reg:synch_toggle 2.943e-01
*RC DFF_13/Q_reg:synch_preset 2.943e-01
*RC DFF_13/Q_reg:synch_clear 2.943e-01
*RC DFF_13/Q_reg:enable 2.943e-01
*RC DFF_13/Q_reg:data_in 2.943e-01
*RC DFF_13/Q_reg:preset 2.943e-01
*RC DFF_13/Q_reg:clear 2.943e-01
*DRIVER DFF_13/Q_reg:synch_toggle
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_13/Q_reg:synch_preset 2.943e-01
*RC DFF_13/Q_reg:synch_clear 2.943e-01
*RC DFF_13/Q_reg:enable 2.943e-01
*RC DFF_13/Q_reg:data_in 2.943e-01
*RC DFF_13/Q_reg:preset 2.943e-01
*RC DFF_13/Q_reg:clear 2.943e-01
*DRIVER DFF_13/Q_reg:synch_preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_13/Q_reg:synch_toggle 2.943e-01
*RC DFF_13/Q_reg:synch_clear 2.943e-01
*RC DFF_13/Q_reg:enable 2.943e-01
*RC DFF_13/Q_reg:data_in 2.943e-01
*RC DFF_13/Q_reg:preset 2.943e-01
*RC DFF_13/Q_reg:clear 2.943e-01
*DRIVER DFF_13/Q_reg:synch_clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_13/Q_reg:synch_toggle 2.943e-01
*RC DFF_13/Q_reg:synch_preset 2.943e-01
*RC DFF_13/Q_reg:enable 2.943e-01
*RC DFF_13/Q_reg:data_in 2.943e-01
*RC DFF_13/Q_reg:preset 2.943e-01
*RC DFF_13/Q_reg:clear 2.943e-01
*DRIVER DFF_13/Q_reg:enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_13/Q_reg:synch_toggle 2.943e-01
*RC DFF_13/Q_reg:synch_preset 2.943e-01
*RC DFF_13/Q_reg:synch_clear 2.943e-01
*RC DFF_13/Q_reg:data_in 2.943e-01
*RC DFF_13/Q_reg:preset 2.943e-01
*RC DFF_13/Q_reg:clear 2.943e-01
*DRIVER DFF_13/Q_reg:data_in
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_13/Q_reg:synch_toggle 2.943e-01
*RC DFF_13/Q_reg:synch_preset 2.943e-01
*RC DFF_13/Q_reg:synch_clear 2.943e-01
*RC DFF_13/Q_reg:enable 2.943e-01
*RC DFF_13/Q_reg:preset 2.943e-01
*RC DFF_13/Q_reg:clear 2.943e-01
*DRIVER DFF_13/Q_reg:preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_13/Q_reg:synch_toggle 2.943e-01
*RC DFF_13/Q_reg:synch_preset 2.943e-01
*RC DFF_13/Q_reg:synch_clear 2.943e-01
*RC DFF_13/Q_reg:enable 2.943e-01
*RC DFF_13/Q_reg:data_in 2.943e-01
*RC DFF_13/Q_reg:clear 2.943e-01
*DRIVER DFF_13/Q_reg:clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_13/Q_reg:synch_toggle 2.943e-01
*RC DFF_13/Q_reg:synch_preset 2.943e-01
*RC DFF_13/Q_reg:synch_clear 2.943e-01
*RC DFF_13/Q_reg:enable 2.943e-01
*RC DFF_13/Q_reg:data_in 2.943e-01
*RC DFF_13/Q_reg:preset 2.943e-01
*END

*R_NET DFF_13/\*Logic1\* 0.000e+00
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC DFF_13/Q_reg:synch_enable 0.000e+00
*DRIVER DFF_13/Q_reg:synch_enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*END

*R_NET DFF_14/\*Logic0\* 1.951e+00
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_14/Q_reg:synch_toggle 2.943e-01
*RC DFF_14/Q_reg:synch_preset 2.943e-01
*RC DFF_14/Q_reg:synch_clear 2.943e-01
*RC DFF_14/Q_reg:enable 2.943e-01
*RC DFF_14/Q_reg:data_in 2.943e-01
*RC DFF_14/Q_reg:preset 2.943e-01
*RC DFF_14/Q_reg:clear 2.943e-01
*DRIVER DFF_14/Q_reg:synch_toggle
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_14/Q_reg:synch_preset 2.943e-01
*RC DFF_14/Q_reg:synch_clear 2.943e-01
*RC DFF_14/Q_reg:enable 2.943e-01
*RC DFF_14/Q_reg:data_in 2.943e-01
*RC DFF_14/Q_reg:preset 2.943e-01
*RC DFF_14/Q_reg:clear 2.943e-01
*DRIVER DFF_14/Q_reg:synch_preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_14/Q_reg:synch_toggle 2.943e-01
*RC DFF_14/Q_reg:synch_clear 2.943e-01
*RC DFF_14/Q_reg:enable 2.943e-01
*RC DFF_14/Q_reg:data_in 2.943e-01
*RC DFF_14/Q_reg:preset 2.943e-01
*RC DFF_14/Q_reg:clear 2.943e-01
*DRIVER DFF_14/Q_reg:synch_clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_14/Q_reg:synch_toggle 2.943e-01
*RC DFF_14/Q_reg:synch_preset 2.943e-01
*RC DFF_14/Q_reg:enable 2.943e-01
*RC DFF_14/Q_reg:data_in 2.943e-01
*RC DFF_14/Q_reg:preset 2.943e-01
*RC DFF_14/Q_reg:clear 2.943e-01
*DRIVER DFF_14/Q_reg:enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_14/Q_reg:synch_toggle 2.943e-01
*RC DFF_14/Q_reg:synch_preset 2.943e-01
*RC DFF_14/Q_reg:synch_clear 2.943e-01
*RC DFF_14/Q_reg:data_in 2.943e-01
*RC DFF_14/Q_reg:preset 2.943e-01
*RC DFF_14/Q_reg:clear 2.943e-01
*DRIVER DFF_14/Q_reg:data_in
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_14/Q_reg:synch_toggle 2.943e-01
*RC DFF_14/Q_reg:synch_preset 2.943e-01
*RC DFF_14/Q_reg:synch_clear 2.943e-01
*RC DFF_14/Q_reg:enable 2.943e-01
*RC DFF_14/Q_reg:preset 2.943e-01
*RC DFF_14/Q_reg:clear 2.943e-01
*DRIVER DFF_14/Q_reg:preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_14/Q_reg:synch_toggle 2.943e-01
*RC DFF_14/Q_reg:synch_preset 2.943e-01
*RC DFF_14/Q_reg:synch_clear 2.943e-01
*RC DFF_14/Q_reg:enable 2.943e-01
*RC DFF_14/Q_reg:data_in 2.943e-01
*RC DFF_14/Q_reg:clear 2.943e-01
*DRIVER DFF_14/Q_reg:clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_14/Q_reg:synch_toggle 2.943e-01
*RC DFF_14/Q_reg:synch_preset 2.943e-01
*RC DFF_14/Q_reg:synch_clear 2.943e-01
*RC DFF_14/Q_reg:enable 2.943e-01
*RC DFF_14/Q_reg:data_in 2.943e-01
*RC DFF_14/Q_reg:preset 2.943e-01
*END

*R_NET DFF_14/\*Logic1\* 0.000e+00
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC DFF_14/Q_reg:synch_enable 0.000e+00
*DRIVER DFF_14/Q_reg:synch_enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*END

*R_NET DFF_15/\*Logic0\* 1.951e+00
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_15/Q_reg:synch_toggle 2.943e-01
*RC DFF_15/Q_reg:synch_preset 2.943e-01
*RC DFF_15/Q_reg:synch_clear 2.943e-01
*RC DFF_15/Q_reg:enable 2.943e-01
*RC DFF_15/Q_reg:data_in 2.943e-01
*RC DFF_15/Q_reg:preset 2.943e-01
*RC DFF_15/Q_reg:clear 2.943e-01
*DRIVER DFF_15/Q_reg:synch_toggle
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_15/Q_reg:synch_preset 2.943e-01
*RC DFF_15/Q_reg:synch_clear 2.943e-01
*RC DFF_15/Q_reg:enable 2.943e-01
*RC DFF_15/Q_reg:data_in 2.943e-01
*RC DFF_15/Q_reg:preset 2.943e-01
*RC DFF_15/Q_reg:clear 2.943e-01
*DRIVER DFF_15/Q_reg:synch_preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_15/Q_reg:synch_toggle 2.943e-01
*RC DFF_15/Q_reg:synch_clear 2.943e-01
*RC DFF_15/Q_reg:enable 2.943e-01
*RC DFF_15/Q_reg:data_in 2.943e-01
*RC DFF_15/Q_reg:preset 2.943e-01
*RC DFF_15/Q_reg:clear 2.943e-01
*DRIVER DFF_15/Q_reg:synch_clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_15/Q_reg:synch_toggle 2.943e-01
*RC DFF_15/Q_reg:synch_preset 2.943e-01
*RC DFF_15/Q_reg:enable 2.943e-01
*RC DFF_15/Q_reg:data_in 2.943e-01
*RC DFF_15/Q_reg:preset 2.943e-01
*RC DFF_15/Q_reg:clear 2.943e-01
*DRIVER DFF_15/Q_reg:enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_15/Q_reg:synch_toggle 2.943e-01
*RC DFF_15/Q_reg:synch_preset 2.943e-01
*RC DFF_15/Q_reg:synch_clear 2.943e-01
*RC DFF_15/Q_reg:data_in 2.943e-01
*RC DFF_15/Q_reg:preset 2.943e-01
*RC DFF_15/Q_reg:clear 2.943e-01
*DRIVER DFF_15/Q_reg:data_in
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_15/Q_reg:synch_toggle 2.943e-01
*RC DFF_15/Q_reg:synch_preset 2.943e-01
*RC DFF_15/Q_reg:synch_clear 2.943e-01
*RC DFF_15/Q_reg:enable 2.943e-01
*RC DFF_15/Q_reg:preset 2.943e-01
*RC DFF_15/Q_reg:clear 2.943e-01
*DRIVER DFF_15/Q_reg:preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_15/Q_reg:synch_toggle 2.943e-01
*RC DFF_15/Q_reg:synch_preset 2.943e-01
*RC DFF_15/Q_reg:synch_clear 2.943e-01
*RC DFF_15/Q_reg:enable 2.943e-01
*RC DFF_15/Q_reg:data_in 2.943e-01
*RC DFF_15/Q_reg:clear 2.943e-01
*DRIVER DFF_15/Q_reg:clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_15/Q_reg:synch_toggle 2.943e-01
*RC DFF_15/Q_reg:synch_preset 2.943e-01
*RC DFF_15/Q_reg:synch_clear 2.943e-01
*RC DFF_15/Q_reg:enable 2.943e-01
*RC DFF_15/Q_reg:data_in 2.943e-01
*RC DFF_15/Q_reg:preset 2.943e-01
*END

*R_NET DFF_15/\*Logic1\* 0.000e+00
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC DFF_15/Q_reg:synch_enable 0.000e+00
*DRIVER DFF_15/Q_reg:synch_enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*END

*R_NET DFF_16/\*Logic0\* 1.951e+00
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_16/Q_reg:synch_toggle 2.943e-01
*RC DFF_16/Q_reg:synch_preset 2.943e-01
*RC DFF_16/Q_reg:synch_clear 2.943e-01
*RC DFF_16/Q_reg:enable 2.943e-01
*RC DFF_16/Q_reg:data_in 2.943e-01
*RC DFF_16/Q_reg:preset 2.943e-01
*RC DFF_16/Q_reg:clear 2.943e-01
*DRIVER DFF_16/Q_reg:synch_toggle
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_16/Q_reg:synch_preset 2.943e-01
*RC DFF_16/Q_reg:synch_clear 2.943e-01
*RC DFF_16/Q_reg:enable 2.943e-01
*RC DFF_16/Q_reg:data_in 2.943e-01
*RC DFF_16/Q_reg:preset 2.943e-01
*RC DFF_16/Q_reg:clear 2.943e-01
*DRIVER DFF_16/Q_reg:synch_preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_16/Q_reg:synch_toggle 2.943e-01
*RC DFF_16/Q_reg:synch_clear 2.943e-01
*RC DFF_16/Q_reg:enable 2.943e-01
*RC DFF_16/Q_reg:data_in 2.943e-01
*RC DFF_16/Q_reg:preset 2.943e-01
*RC DFF_16/Q_reg:clear 2.943e-01
*DRIVER DFF_16/Q_reg:synch_clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_16/Q_reg:synch_toggle 2.943e-01
*RC DFF_16/Q_reg:synch_preset 2.943e-01
*RC DFF_16/Q_reg:enable 2.943e-01
*RC DFF_16/Q_reg:data_in 2.943e-01
*RC DFF_16/Q_reg:preset 2.943e-01
*RC DFF_16/Q_reg:clear 2.943e-01
*DRIVER DFF_16/Q_reg:enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_16/Q_reg:synch_toggle 2.943e-01
*RC DFF_16/Q_reg:synch_preset 2.943e-01
*RC DFF_16/Q_reg:synch_clear 2.943e-01
*RC DFF_16/Q_reg:data_in 2.943e-01
*RC DFF_16/Q_reg:preset 2.943e-01
*RC DFF_16/Q_reg:clear 2.943e-01
*DRIVER DFF_16/Q_reg:data_in
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_16/Q_reg:synch_toggle 2.943e-01
*RC DFF_16/Q_reg:synch_preset 2.943e-01
*RC DFF_16/Q_reg:synch_clear 2.943e-01
*RC DFF_16/Q_reg:enable 2.943e-01
*RC DFF_16/Q_reg:preset 2.943e-01
*RC DFF_16/Q_reg:clear 2.943e-01
*DRIVER DFF_16/Q_reg:preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_16/Q_reg:synch_toggle 2.943e-01
*RC DFF_16/Q_reg:synch_preset 2.943e-01
*RC DFF_16/Q_reg:synch_clear 2.943e-01
*RC DFF_16/Q_reg:enable 2.943e-01
*RC DFF_16/Q_reg:data_in 2.943e-01
*RC DFF_16/Q_reg:clear 2.943e-01
*DRIVER DFF_16/Q_reg:clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_16/Q_reg:synch_toggle 2.943e-01
*RC DFF_16/Q_reg:synch_preset 2.943e-01
*RC DFF_16/Q_reg:synch_clear 2.943e-01
*RC DFF_16/Q_reg:enable 2.943e-01
*RC DFF_16/Q_reg:data_in 2.943e-01
*RC DFF_16/Q_reg:preset 2.943e-01
*END

*R_NET DFF_16/\*Logic1\* 0.000e+00
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC DFF_16/Q_reg:synch_enable 0.000e+00
*DRIVER DFF_16/Q_reg:synch_enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*END

*R_NET DFF_17/\*Logic0\* 1.951e+00
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_17/Q_reg:synch_toggle 2.943e-01
*RC DFF_17/Q_reg:synch_preset 2.943e-01
*RC DFF_17/Q_reg:synch_clear 2.943e-01
*RC DFF_17/Q_reg:enable 2.943e-01
*RC DFF_17/Q_reg:data_in 2.943e-01
*RC DFF_17/Q_reg:preset 2.943e-01
*RC DFF_17/Q_reg:clear 2.943e-01
*DRIVER DFF_17/Q_reg:synch_toggle
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_17/Q_reg:synch_preset 2.943e-01
*RC DFF_17/Q_reg:synch_clear 2.943e-01
*RC DFF_17/Q_reg:enable 2.943e-01
*RC DFF_17/Q_reg:data_in 2.943e-01
*RC DFF_17/Q_reg:preset 2.943e-01
*RC DFF_17/Q_reg:clear 2.943e-01
*DRIVER DFF_17/Q_reg:synch_preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_17/Q_reg:synch_toggle 2.943e-01
*RC DFF_17/Q_reg:synch_clear 2.943e-01
*RC DFF_17/Q_reg:enable 2.943e-01
*RC DFF_17/Q_reg:data_in 2.943e-01
*RC DFF_17/Q_reg:preset 2.943e-01
*RC DFF_17/Q_reg:clear 2.943e-01
*DRIVER DFF_17/Q_reg:synch_clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_17/Q_reg:synch_toggle 2.943e-01
*RC DFF_17/Q_reg:synch_preset 2.943e-01
*RC DFF_17/Q_reg:enable 2.943e-01
*RC DFF_17/Q_reg:data_in 2.943e-01
*RC DFF_17/Q_reg:preset 2.943e-01
*RC DFF_17/Q_reg:clear 2.943e-01
*DRIVER DFF_17/Q_reg:enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_17/Q_reg:synch_toggle 2.943e-01
*RC DFF_17/Q_reg:synch_preset 2.943e-01
*RC DFF_17/Q_reg:synch_clear 2.943e-01
*RC DFF_17/Q_reg:data_in 2.943e-01
*RC DFF_17/Q_reg:preset 2.943e-01
*RC DFF_17/Q_reg:clear 2.943e-01
*DRIVER DFF_17/Q_reg:data_in
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_17/Q_reg:synch_toggle 2.943e-01
*RC DFF_17/Q_reg:synch_preset 2.943e-01
*RC DFF_17/Q_reg:synch_clear 2.943e-01
*RC DFF_17/Q_reg:enable 2.943e-01
*RC DFF_17/Q_reg:preset 2.943e-01
*RC DFF_17/Q_reg:clear 2.943e-01
*DRIVER DFF_17/Q_reg:preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_17/Q_reg:synch_toggle 2.943e-01
*RC DFF_17/Q_reg:synch_preset 2.943e-01
*RC DFF_17/Q_reg:synch_clear 2.943e-01
*RC DFF_17/Q_reg:enable 2.943e-01
*RC DFF_17/Q_reg:data_in 2.943e-01
*RC DFF_17/Q_reg:clear 2.943e-01
*DRIVER DFF_17/Q_reg:clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_17/Q_reg:synch_toggle 2.943e-01
*RC DFF_17/Q_reg:synch_preset 2.943e-01
*RC DFF_17/Q_reg:synch_clear 2.943e-01
*RC DFF_17/Q_reg:enable 2.943e-01
*RC DFF_17/Q_reg:data_in 2.943e-01
*RC DFF_17/Q_reg:preset 2.943e-01
*END

*R_NET DFF_17/\*Logic1\* 0.000e+00
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC DFF_17/Q_reg:synch_enable 0.000e+00
*DRIVER DFF_17/Q_reg:synch_enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*END

*R_NET DFF_18/\*Logic0\* 1.951e+00
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_18/Q_reg:synch_toggle 2.943e-01
*RC DFF_18/Q_reg:synch_preset 2.943e-01
*RC DFF_18/Q_reg:synch_clear 2.943e-01
*RC DFF_18/Q_reg:enable 2.943e-01
*RC DFF_18/Q_reg:data_in 2.943e-01
*RC DFF_18/Q_reg:preset 2.943e-01
*RC DFF_18/Q_reg:clear 2.943e-01
*DRIVER DFF_18/Q_reg:synch_toggle
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_18/Q_reg:synch_preset 2.943e-01
*RC DFF_18/Q_reg:synch_clear 2.943e-01
*RC DFF_18/Q_reg:enable 2.943e-01
*RC DFF_18/Q_reg:data_in 2.943e-01
*RC DFF_18/Q_reg:preset 2.943e-01
*RC DFF_18/Q_reg:clear 2.943e-01
*DRIVER DFF_18/Q_reg:synch_preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_18/Q_reg:synch_toggle 2.943e-01
*RC DFF_18/Q_reg:synch_clear 2.943e-01
*RC DFF_18/Q_reg:enable 2.943e-01
*RC DFF_18/Q_reg:data_in 2.943e-01
*RC DFF_18/Q_reg:preset 2.943e-01
*RC DFF_18/Q_reg:clear 2.943e-01
*DRIVER DFF_18/Q_reg:synch_clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_18/Q_reg:synch_toggle 2.943e-01
*RC DFF_18/Q_reg:synch_preset 2.943e-01
*RC DFF_18/Q_reg:enable 2.943e-01
*RC DFF_18/Q_reg:data_in 2.943e-01
*RC DFF_18/Q_reg:preset 2.943e-01
*RC DFF_18/Q_reg:clear 2.943e-01
*DRIVER DFF_18/Q_reg:enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_18/Q_reg:synch_toggle 2.943e-01
*RC DFF_18/Q_reg:synch_preset 2.943e-01
*RC DFF_18/Q_reg:synch_clear 2.943e-01
*RC DFF_18/Q_reg:data_in 2.943e-01
*RC DFF_18/Q_reg:preset 2.943e-01
*RC DFF_18/Q_reg:clear 2.943e-01
*DRIVER DFF_18/Q_reg:data_in
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_18/Q_reg:synch_toggle 2.943e-01
*RC DFF_18/Q_reg:synch_preset 2.943e-01
*RC DFF_18/Q_reg:synch_clear 2.943e-01
*RC DFF_18/Q_reg:enable 2.943e-01
*RC DFF_18/Q_reg:preset 2.943e-01
*RC DFF_18/Q_reg:clear 2.943e-01
*DRIVER DFF_18/Q_reg:preset
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_18/Q_reg:synch_toggle 2.943e-01
*RC DFF_18/Q_reg:synch_preset 2.943e-01
*RC DFF_18/Q_reg:synch_clear 2.943e-01
*RC DFF_18/Q_reg:enable 2.943e-01
*RC DFF_18/Q_reg:data_in 2.943e-01
*RC DFF_18/Q_reg:clear 2.943e-01
*DRIVER DFF_18/Q_reg:clear
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 9.754e-01 1.508e-01 9.754e-01 
*LOADS
*RC DFF_18/Q_reg:synch_toggle 2.943e-01
*RC DFF_18/Q_reg:synch_preset 2.943e-01
*RC DFF_18/Q_reg:synch_clear 2.943e-01
*RC DFF_18/Q_reg:enable 2.943e-01
*RC DFF_18/Q_reg:data_in 2.943e-01
*RC DFF_18/Q_reg:preset 2.943e-01
*END

*R_NET DFF_18/\*Logic1\* 0.000e+00
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*RC DFF_18/Q_reg:synch_enable 0.000e+00
*DRIVER DFF_18/Q_reg:synch_enable
*CELL \*\*SEQGEN\*\*
*C2_R1_C1 0.000e+00 0.000e+00 0.000e+00 
*LOADS
*END
