Version:11.0.0.23
ACTGENU_CALL:1
BATCH:T
FAM:PA3LCLP
OUTFORMAT:VHDL
LPMTYPE:LPM_FROM
LPM_HINT:NONE
INSERT_PAD:NO
INSERT_IOREG:NO
GEN_BHV_VHDL_VAL:F
GEN_BHV_VERILOG_VAL:F
MGNTIMER:F
MGNCMPL:T
DESDIR:C:/Users/Aaron/Desktop/fpga2/FPGA/smartgen\rom
GEN_BEHV_MODULE:F
SMARTGEN_DIE:IS4X2M1LPLV
SMARTGEN_PACKAGE:qn132
AGENIII_IS_SUBPROJECT_LIBERO:T
MEMFILE:rom.mem
UFCFILE:rom.ufc
