Analysis & Synthesis report for cnt12
Fri Oct 22 18:02:00 2021
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. User-Specified and Inferred Latches
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Analysis & Synthesis Messages
 12. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+------------------------------------+------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Oct 22 18:02:00 2021    ;
; Quartus II Version                 ; 9.0 Build 132 02/25/2009 SJ Full Version ;
; Revision Name                      ; cnt12                                    ;
; Top-level Entity Name              ; cnt12                                    ;
; Family                             ; Cyclone III                              ;
; Total logic elements               ; 142                                      ;
;     Total combinational functions  ; 141                                      ;
;     Dedicated logic registers      ; 78                                       ;
; Total registers                    ; 78                                       ;
; Total pins                         ; 25                                       ;
; Total virtual pins                 ; 0                                        ;
; Total memory bits                  ; 0                                        ;
; Embedded Multiplier 9-bit elements ; 0                                        ;
; Total PLLs                         ; 0                                        ;
+------------------------------------+------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP3C55F484I7       ;                    ;
; Top-level entity name                                          ; cnt12              ; cnt12              ;
; Family name                                                    ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; DSP Block Balancing                                            ; Auto               ; Auto               ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto DSP Block Replacement                                     ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Timing-Driven Synthesis                                        ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Auto Gated Clock Conversion                                    ; Off                ; Off                ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; SDC constraint protection                                      ; Off                ; Off                ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                            ;
+----------------------------------+-----------------+------------------------+-------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path        ;
+----------------------------------+-----------------+------------------------+-------------------------------------+
; seg.v                            ; yes             ; User Verilog HDL File  ; C:/Users/Äû±®/Desktop/cnt12/seg.v   ;
; cnt.v                            ; yes             ; User Verilog HDL File  ; C:/Users/Äû±®/Desktop/cnt12/cnt.v   ;
; divi.v                           ; yes             ; User Verilog HDL File  ; C:/Users/Äû±®/Desktop/cnt12/divi.v  ;
; cnt12.v                          ; yes             ; User Verilog HDL File  ; C:/Users/Äû±®/Desktop/cnt12/cnt12.v ;
+----------------------------------+-----------------+------------------------+-------------------------------------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 142       ;
;                                             ;           ;
; Total combinational functions               ; 141       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 36        ;
;     -- 3 input functions                    ; 34        ;
;     -- <=2 input functions                  ; 71        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 77        ;
;     -- arithmetic mode                      ; 64        ;
;                                             ;           ;
; Total registers                             ; 78        ;
;     -- Dedicated logic registers            ; 78        ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 25        ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 62        ;
; Total fan-out                               ; 589       ;
; Average fan-out                             ; 2.19      ;
+---------------------------------------------+-----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |cnt12                     ; 141 (0)           ; 78 (0)       ; 0           ; 0            ; 0       ; 0         ; 25   ; 0            ; |cnt12              ; work         ;
;    |cnt:u2|                ; 13 (13)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cnt12|cnt:u2       ; work         ;
;    |divi:u1|               ; 53 (53)           ; 29 (29)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cnt12|divi:u1      ; work         ;
;    |seg:u3|                ; 75 (75)           ; 44 (44)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cnt12|seg:u3       ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; seg:u3|seg0[1]                                      ; seg:u3|Mux1         ; yes                    ;
; seg:u3|seg1[1]                                      ; seg:u3|Mux1         ; yes                    ;
; seg:u3|seg0[2]                                      ; seg:u3|Mux1         ; yes                    ;
; seg:u3|seg0[3]                                      ; seg:u3|Mux1         ; yes                    ;
; seg:u3|seg0[4]                                      ; seg:u3|Mux1         ; yes                    ;
; seg:u3|seg1[4]                                      ; seg:u3|Mux1         ; yes                    ;
; seg:u3|seg0[5]                                      ; seg:u3|Mux1         ; yes                    ;
; seg:u3|seg1[5]                                      ; seg:u3|Mux1         ; yes                    ;
; seg:u3|seg0[6]                                      ; seg:u3|Mux1         ; yes                    ;
; seg:u3|seg1[6]                                      ; seg:u3|Mux1         ; yes                    ;
; seg:u3|seg0[7]                                      ; seg:u3|Mux1         ; yes                    ;
; Number of user-specified and inferred latches = 11  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; seg:u3|ds[0..5]                        ; Stuck at VCC due to stuck port data_in ;
; seg:u3|seg[0]                          ; Stuck at GND due to stuck port data_in ;
; divi:u1|count_reg[0]                   ; Merged with seg:u3|count_reg[0]        ;
; divi:u1|count_reg[1]                   ; Merged with seg:u3|count_reg[1]        ;
; divi:u1|count_reg[2]                   ; Merged with seg:u3|count_reg[2]        ;
; divi:u1|count_reg[3]                   ; Merged with seg:u3|count_reg[3]        ;
; Total Number of Removed Registers = 11 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 78    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 14    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cnt12|seg:u3|seg[2]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cnt12|seg:u3|seg[4]       ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |cnt12|cnt:u2|cq[3]        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Fri Oct 22 18:01:56 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cnt12 -c cnt12
Info: Found 1 design units, including 1 entities, in source file seg.v
    Info: Found entity 1: seg
Info: Found 1 design units, including 1 entities, in source file cnt.v
    Info: Found entity 1: cnt
Info: Found 1 design units, including 1 entities, in source file divi.v
    Info: Found entity 1: divi
Info: Found 1 design units, including 1 entities, in source file cnt12.v
    Info: Found entity 1: cnt12
Info: Elaborating entity "cnt12" for the top level hierarchy
Info: Elaborating entity "divi" for hierarchy "divi:u1"
Info: Elaborating entity "cnt" for hierarchy "cnt:u2"
Warning (10855): Verilog HDL warning at cnt.v(10): initial value for variable cq should be constant
Warning (10230): Verilog HDL assignment warning at cnt.v(35): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at cnt.v(36): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "seg" for hierarchy "seg:u3"
Warning (10230): Verilog HDL assignment warning at seg.v(49): truncated value with size 32 to match size of target (2)
Warning (10270): Verilog HDL Case Statement warning at seg.v(53): incomplete case statement has no default case item
Warning (10240): Verilog HDL Always Construct warning at seg.v(52): inferring latch(es) for variable "seg0", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at seg.v(52): inferring latch(es) for variable "seg1", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "seg1[0]" at seg.v(52)
Info (10041): Inferred latch for "seg1[1]" at seg.v(52)
Info (10041): Inferred latch for "seg1[2]" at seg.v(52)
Info (10041): Inferred latch for "seg1[3]" at seg.v(52)
Info (10041): Inferred latch for "seg1[4]" at seg.v(52)
Info (10041): Inferred latch for "seg1[5]" at seg.v(52)
Info (10041): Inferred latch for "seg1[6]" at seg.v(52)
Info (10041): Inferred latch for "seg1[7]" at seg.v(52)
Info (10041): Inferred latch for "seg0[0]" at seg.v(52)
Info (10041): Inferred latch for "seg0[1]" at seg.v(52)
Info (10041): Inferred latch for "seg0[2]" at seg.v(52)
Info (10041): Inferred latch for "seg0[3]" at seg.v(52)
Info (10041): Inferred latch for "seg0[4]" at seg.v(52)
Info (10041): Inferred latch for "seg0[5]" at seg.v(52)
Info (10041): Inferred latch for "seg0[6]" at seg.v(52)
Info (10041): Inferred latch for "seg0[7]" at seg.v(52)
Info: Duplicate LATCH primitives merged into single LATCH primitive
    Info: Duplicate LATCH primitive "seg:u3|seg1[4]" merged with LATCH primitive "seg:u3|seg1[1]"
    Info: Duplicate LATCH primitive "seg:u3|seg1[6]" merged with LATCH primitive "seg:u3|seg1[1]"
    Info: Duplicate LATCH primitive "seg:u3|seg1[5]" merged with LATCH primitive "seg:u3|seg1[1]"
Warning: Latch seg:u3|seg0[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2|cq[1]
Warning: Latch seg:u3|seg1[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2|cq[3]
Warning: Latch seg:u3|seg0[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2|cq[1]
Warning: Latch seg:u3|seg0[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2|cq[1]
Warning: Latch seg:u3|seg0[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2|cq[1]
Warning: Latch seg:u3|seg0[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2|cq[1]
Warning: Latch seg:u3|seg0[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2|cq[1]
Warning: Latch seg:u3|seg0[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cnt:u2|cq[1]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "dp" is stuck at GND
    Warning (13410): Pin "ds[0]" is stuck at VCC
    Warning (13410): Pin "ds[1]" is stuck at VCC
    Warning (13410): Pin "ds[2]" is stuck at VCC
    Warning (13410): Pin "ds[3]" is stuck at VCC
    Warning (13410): Pin "ds[4]" is stuck at VCC
    Warning (13410): Pin "ds[5]" is stuck at VCC
Info: Generated suppressed messages file C:/Users/Äû±®/Desktop/cnt12/cnt12.map.smsg
Warning: Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "preset[0]"
    Warning (15610): No output dependent on input pin "preset[1]"
    Warning (15610): No output dependent on input pin "preset[2]"
    Warning (15610): No output dependent on input pin "preset[3]"
Info: Implemented 167 device resources after synthesis - the final resource count might be different
    Info: Implemented 8 input pins
    Info: Implemented 17 output pins
    Info: Implemented 142 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 36 warnings
    Info: Peak virtual memory: 230 megabytes
    Info: Processing ended: Fri Oct 22 18:02:00 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/Äû±®/Desktop/cnt12/cnt12.map.smsg.


