<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-omap2 › include › mach › ctrl_module_pad_wkup_44xx.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>ctrl_module_pad_wkup_44xx.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * OMAP44xx CTRL_MODULE_PAD_WKUP registers and bitfields</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009-2010 Texas Instruments, Inc.</span>
<span class="cm"> *</span>
<span class="cm"> * Benoit Cousson (b-cousson@ti.com)</span>
<span class="cm"> * Santosh Shilimkar (santosh.shilimkar@ti.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This file is automatically generated from the OMAP hardware databases.</span>
<span class="cm"> * We respectfully ask that any modifications to this file be coordinated</span>
<span class="cm"> * with the public linux-omap@vger.kernel.org mailing list and the</span>
<span class="cm"> * authors above to ensure that the autogeneration scripts are kept</span>
<span class="cm"> * up-to-date with the file contents.</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or modify</span>
<span class="cm"> * it under the terms of the GNU General Public License version 2 as</span>
<span class="cm"> * published by the Free Software Foundation.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ARCH_ARM_MACH_OMAP2_CTRL_MODULE_PAD_WKUP_44XX_H</span>
<span class="cp">#define __ARCH_ARM_MACH_OMAP2_CTRL_MODULE_PAD_WKUP_44XX_H</span>


<span class="cm">/* Base address */</span>
<span class="cp">#define OMAP4_CTRL_MODULE_PAD_WKUP					0x4a31e000</span>

<span class="cm">/* Registers offset */</span>
<span class="cp">#define OMAP4_CTRL_MODULE_PAD_WKUP_IP_REVISION				0x0000</span>
<span class="cp">#define OMAP4_CTRL_MODULE_PAD_WKUP_IP_HWINFO				0x0004</span>
<span class="cp">#define OMAP4_CTRL_MODULE_PAD_WKUP_IP_SYSCONFIG				0x0010</span>
<span class="cp">#define OMAP4_CTRL_MODULE_PAD_WKUP_PADCONF_WAKEUPEVENT_0		0x007c</span>
<span class="cp">#define OMAP4_CTRL_MODULE_PAD_WKUP_CONTROL_SMART1NOPMIO_PADCONF_0	0x05a0</span>
<span class="cp">#define OMAP4_CTRL_MODULE_PAD_WKUP_CONTROL_SMART1NOPMIO_PADCONF_1	0x05a4</span>
<span class="cp">#define OMAP4_CTRL_MODULE_PAD_WKUP_CONTROL_PADCONF_MODE			0x05a8</span>
<span class="cp">#define OMAP4_CTRL_MODULE_PAD_WKUP_CONTROL_XTAL_OSCILLATOR		0x05ac</span>
<span class="cp">#define OMAP4_CTRL_MODULE_PAD_WKUP_CONTROL_USIMIO			0x0600</span>
<span class="cp">#define OMAP4_CTRL_MODULE_PAD_WKUP_CONTROL_I2C_2			0x0604</span>
<span class="cp">#define OMAP4_CTRL_MODULE_PAD_WKUP_CONTROL_JTAG				0x0608</span>
<span class="cp">#define OMAP4_CTRL_MODULE_PAD_WKUP_CONTROL_SYS				0x060c</span>
<span class="cp">#define OMAP4_CTRL_MODULE_PAD_WKUP_WKUP_CONTROL_SPARE_RW		0x0614</span>
<span class="cp">#define OMAP4_CTRL_MODULE_PAD_WKUP_WKUP_CONTROL_SPARE_R			0x0618</span>
<span class="cp">#define OMAP4_CTRL_MODULE_PAD_WKUP_WKUP_CONTROL_SPARE_R_C0		0x061c</span>

<span class="cm">/* Registers shifts and masks */</span>

<span class="cm">/* IP_REVISION */</span>
<span class="cp">#define OMAP4_IP_REV_SCHEME_SHIFT				30</span>
<span class="cp">#define OMAP4_IP_REV_SCHEME_MASK				(0x3 &lt;&lt; 30)</span>
<span class="cp">#define OMAP4_IP_REV_FUNC_SHIFT					16</span>
<span class="cp">#define OMAP4_IP_REV_FUNC_MASK					(0xfff &lt;&lt; 16)</span>
<span class="cp">#define OMAP4_IP_REV_RTL_SHIFT					11</span>
<span class="cp">#define OMAP4_IP_REV_RTL_MASK					(0x1f &lt;&lt; 11)</span>
<span class="cp">#define OMAP4_IP_REV_MAJOR_SHIFT				8</span>
<span class="cp">#define OMAP4_IP_REV_MAJOR_MASK					(0x7 &lt;&lt; 8)</span>
<span class="cp">#define OMAP4_IP_REV_CUSTOM_SHIFT				6</span>
<span class="cp">#define OMAP4_IP_REV_CUSTOM_MASK				(0x3 &lt;&lt; 6)</span>
<span class="cp">#define OMAP4_IP_REV_MINOR_SHIFT				0</span>
<span class="cp">#define OMAP4_IP_REV_MINOR_MASK					(0x3f &lt;&lt; 0)</span>

<span class="cm">/* IP_HWINFO */</span>
<span class="cp">#define OMAP4_IP_HWINFO_SHIFT					0</span>
<span class="cp">#define OMAP4_IP_HWINFO_MASK					(0xffffffff &lt;&lt; 0)</span>

<span class="cm">/* IP_SYSCONFIG */</span>
<span class="cp">#define OMAP4_IP_SYSCONFIG_IDLEMODE_SHIFT			2</span>
<span class="cp">#define OMAP4_IP_SYSCONFIG_IDLEMODE_MASK			(0x3 &lt;&lt; 2)</span>

<span class="cm">/* PADCONF_WAKEUPEVENT_0 */</span>
<span class="cp">#define OMAP4_JTAG_TDO_DUPLICATEWAKEUPEVENT_SHIFT		24</span>
<span class="cp">#define OMAP4_JTAG_TDO_DUPLICATEWAKEUPEVENT_MASK		(1 &lt;&lt; 24)</span>
<span class="cp">#define OMAP4_JTAG_TDI_DUPLICATEWAKEUPEVENT_SHIFT		23</span>
<span class="cp">#define OMAP4_JTAG_TDI_DUPLICATEWAKEUPEVENT_MASK		(1 &lt;&lt; 23)</span>
<span class="cp">#define OMAP4_JTAG_TMS_TMSC_DUPLICATEWAKEUPEVENT_SHIFT		22</span>
<span class="cp">#define OMAP4_JTAG_TMS_TMSC_DUPLICATEWAKEUPEVENT_MASK		(1 &lt;&lt; 22)</span>
<span class="cp">#define OMAP4_JTAG_RTCK_DUPLICATEWAKEUPEVENT_SHIFT		21</span>
<span class="cp">#define OMAP4_JTAG_RTCK_DUPLICATEWAKEUPEVENT_MASK		(1 &lt;&lt; 21)</span>
<span class="cp">#define OMAP4_JTAG_TCK_DUPLICATEWAKEUPEVENT_SHIFT		20</span>
<span class="cp">#define OMAP4_JTAG_TCK_DUPLICATEWAKEUPEVENT_MASK		(1 &lt;&lt; 20)</span>
<span class="cp">#define OMAP4_JTAG_NTRST_DUPLICATEWAKEUPEVENT_SHIFT		19</span>
<span class="cp">#define OMAP4_JTAG_NTRST_DUPLICATEWAKEUPEVENT_MASK		(1 &lt;&lt; 19)</span>
<span class="cp">#define OMAP4_SYS_BOOT7_DUPLICATEWAKEUPEVENT_SHIFT		18</span>
<span class="cp">#define OMAP4_SYS_BOOT7_DUPLICATEWAKEUPEVENT_MASK		(1 &lt;&lt; 18)</span>
<span class="cp">#define OMAP4_SYS_BOOT6_DUPLICATEWAKEUPEVENT_SHIFT		17</span>
<span class="cp">#define OMAP4_SYS_BOOT6_DUPLICATEWAKEUPEVENT_MASK		(1 &lt;&lt; 17)</span>
<span class="cp">#define OMAP4_SYS_PWRON_RESET_OUT_DUPLICATEWAKEUPEVENT_SHIFT	16</span>
<span class="cp">#define OMAP4_SYS_PWRON_RESET_OUT_DUPLICATEWAKEUPEVENT_MASK	(1 &lt;&lt; 16)</span>
<span class="cp">#define OMAP4_SYS_PWR_REQ_DUPLICATEWAKEUPEVENT_SHIFT		15</span>
<span class="cp">#define OMAP4_SYS_PWR_REQ_DUPLICATEWAKEUPEVENT_MASK		(1 &lt;&lt; 15)</span>
<span class="cp">#define OMAP4_SYS_NRESWARM_DUPLICATEWAKEUPEVENT_SHIFT		14</span>
<span class="cp">#define OMAP4_SYS_NRESWARM_DUPLICATEWAKEUPEVENT_MASK		(1 &lt;&lt; 14)</span>
<span class="cp">#define OMAP4_SYS_32K_DUPLICATEWAKEUPEVENT_SHIFT		13</span>
<span class="cp">#define OMAP4_SYS_32K_DUPLICATEWAKEUPEVENT_MASK			(1 &lt;&lt; 13)</span>
<span class="cp">#define OMAP4_FREF_CLK4_OUT_DUPLICATEWAKEUPEVENT_SHIFT		12</span>
<span class="cp">#define OMAP4_FREF_CLK4_OUT_DUPLICATEWAKEUPEVENT_MASK		(1 &lt;&lt; 12)</span>
<span class="cp">#define OMAP4_FREF_CLK4_REQ_DUPLICATEWAKEUPEVENT_SHIFT		11</span>
<span class="cp">#define OMAP4_FREF_CLK4_REQ_DUPLICATEWAKEUPEVENT_MASK		(1 &lt;&lt; 11)</span>
<span class="cp">#define OMAP4_FREF_CLK3_OUT_DUPLICATEWAKEUPEVENT_SHIFT		10</span>
<span class="cp">#define OMAP4_FREF_CLK3_OUT_DUPLICATEWAKEUPEVENT_MASK		(1 &lt;&lt; 10)</span>
<span class="cp">#define OMAP4_FREF_CLK3_REQ_DUPLICATEWAKEUPEVENT_SHIFT		9</span>
<span class="cp">#define OMAP4_FREF_CLK3_REQ_DUPLICATEWAKEUPEVENT_MASK		(1 &lt;&lt; 9)</span>
<span class="cp">#define OMAP4_FREF_CLK0_OUT_DUPLICATEWAKEUPEVENT_SHIFT		8</span>
<span class="cp">#define OMAP4_FREF_CLK0_OUT_DUPLICATEWAKEUPEVENT_MASK		(1 &lt;&lt; 8)</span>
<span class="cp">#define OMAP4_FREF_CLK_IOREQ_DUPLICATEWAKEUPEVENT_SHIFT		7</span>
<span class="cp">#define OMAP4_FREF_CLK_IOREQ_DUPLICATEWAKEUPEVENT_MASK		(1 &lt;&lt; 7)</span>
<span class="cp">#define OMAP4_SR_SDA_DUPLICATEWAKEUPEVENT_SHIFT			6</span>
<span class="cp">#define OMAP4_SR_SDA_DUPLICATEWAKEUPEVENT_MASK			(1 &lt;&lt; 6)</span>
<span class="cp">#define OMAP4_SR_SCL_DUPLICATEWAKEUPEVENT_SHIFT			5</span>
<span class="cp">#define OMAP4_SR_SCL_DUPLICATEWAKEUPEVENT_MASK			(1 &lt;&lt; 5)</span>
<span class="cp">#define OMAP4_SIM_PWRCTRL_DUPLICATEWAKEUPEVENT_SHIFT		4</span>
<span class="cp">#define OMAP4_SIM_PWRCTRL_DUPLICATEWAKEUPEVENT_MASK		(1 &lt;&lt; 4)</span>
<span class="cp">#define OMAP4_SIM_CD_DUPLICATEWAKEUPEVENT_SHIFT			3</span>
<span class="cp">#define OMAP4_SIM_CD_DUPLICATEWAKEUPEVENT_MASK			(1 &lt;&lt; 3)</span>
<span class="cp">#define OMAP4_SIM_RESET_DUPLICATEWAKEUPEVENT_SHIFT		2</span>
<span class="cp">#define OMAP4_SIM_RESET_DUPLICATEWAKEUPEVENT_MASK		(1 &lt;&lt; 2)</span>
<span class="cp">#define OMAP4_SIM_CLK_DUPLICATEWAKEUPEVENT_SHIFT		1</span>
<span class="cp">#define OMAP4_SIM_CLK_DUPLICATEWAKEUPEVENT_MASK			(1 &lt;&lt; 1)</span>
<span class="cp">#define OMAP4_SIM_IO_DUPLICATEWAKEUPEVENT_SHIFT			0</span>
<span class="cp">#define OMAP4_SIM_IO_DUPLICATEWAKEUPEVENT_MASK			(1 &lt;&lt; 0)</span>

<span class="cm">/* CONTROL_SMART1NOPMIO_PADCONF_0 */</span>
<span class="cp">#define OMAP4_FREF_DR0_SC_SHIFT					30</span>
<span class="cp">#define OMAP4_FREF_DR0_SC_MASK					(0x3 &lt;&lt; 30)</span>
<span class="cp">#define OMAP4_FREF_DR1_SC_SHIFT					28</span>
<span class="cp">#define OMAP4_FREF_DR1_SC_MASK					(0x3 &lt;&lt; 28)</span>
<span class="cp">#define OMAP4_FREF_DR4_SC_SHIFT					26</span>
<span class="cp">#define OMAP4_FREF_DR4_SC_MASK					(0x3 &lt;&lt; 26)</span>
<span class="cp">#define OMAP4_FREF_DR5_SC_SHIFT					24</span>
<span class="cp">#define OMAP4_FREF_DR5_SC_MASK					(0x3 &lt;&lt; 24)</span>
<span class="cp">#define OMAP4_FREF_DR6_SC_SHIFT					22</span>
<span class="cp">#define OMAP4_FREF_DR6_SC_MASK					(0x3 &lt;&lt; 22)</span>
<span class="cp">#define OMAP4_FREF_DR7_SC_SHIFT					20</span>
<span class="cp">#define OMAP4_FREF_DR7_SC_MASK					(0x3 &lt;&lt; 20)</span>
<span class="cp">#define OMAP4_GPIO_DR7_SC_SHIFT					18</span>
<span class="cp">#define OMAP4_GPIO_DR7_SC_MASK					(0x3 &lt;&lt; 18)</span>
<span class="cp">#define OMAP4_DPM_DR0_SC_SHIFT					14</span>
<span class="cp">#define OMAP4_DPM_DR0_SC_MASK					(0x3 &lt;&lt; 14)</span>
<span class="cp">#define OMAP4_SIM_DR0_SC_SHIFT					12</span>
<span class="cp">#define OMAP4_SIM_DR0_SC_MASK					(0x3 &lt;&lt; 12)</span>

<span class="cm">/* CONTROL_SMART1NOPMIO_PADCONF_1 */</span>
<span class="cp">#define OMAP4_FREF_DR0_LB_SHIFT					30</span>
<span class="cp">#define OMAP4_FREF_DR0_LB_MASK					(0x3 &lt;&lt; 30)</span>
<span class="cp">#define OMAP4_FREF_DR1_LB_SHIFT					28</span>
<span class="cp">#define OMAP4_FREF_DR1_LB_MASK					(0x3 &lt;&lt; 28)</span>
<span class="cp">#define OMAP4_FREF_DR4_LB_SHIFT					26</span>
<span class="cp">#define OMAP4_FREF_DR4_LB_MASK					(0x3 &lt;&lt; 26)</span>
<span class="cp">#define OMAP4_FREF_DR5_LB_SHIFT					24</span>
<span class="cp">#define OMAP4_FREF_DR5_LB_MASK					(0x3 &lt;&lt; 24)</span>
<span class="cp">#define OMAP4_FREF_DR6_LB_SHIFT					22</span>
<span class="cp">#define OMAP4_FREF_DR6_LB_MASK					(0x3 &lt;&lt; 22)</span>
<span class="cp">#define OMAP4_FREF_DR7_LB_SHIFT					20</span>
<span class="cp">#define OMAP4_FREF_DR7_LB_MASK					(0x3 &lt;&lt; 20)</span>
<span class="cp">#define OMAP4_GPIO_DR7_LB_SHIFT					18</span>
<span class="cp">#define OMAP4_GPIO_DR7_LB_MASK					(0x3 &lt;&lt; 18)</span>
<span class="cp">#define OMAP4_DPM_DR0_LB_SHIFT					14</span>
<span class="cp">#define OMAP4_DPM_DR0_LB_MASK					(0x3 &lt;&lt; 14)</span>
<span class="cp">#define OMAP4_SIM_DR0_LB_SHIFT					12</span>
<span class="cp">#define OMAP4_SIM_DR0_LB_MASK					(0x3 &lt;&lt; 12)</span>

<span class="cm">/* CONTROL_PADCONF_MODE */</span>
<span class="cp">#define OMAP4_VDDS_DV_FREF_SHIFT				31</span>
<span class="cp">#define OMAP4_VDDS_DV_FREF_MASK					(1 &lt;&lt; 31)</span>
<span class="cp">#define OMAP4_VDDS_DV_BANK2_SHIFT				30</span>
<span class="cp">#define OMAP4_VDDS_DV_BANK2_MASK				(1 &lt;&lt; 30)</span>

<span class="cm">/* CONTROL_XTAL_OSCILLATOR */</span>
<span class="cp">#define OMAP4_OSCILLATOR_BOOST_SHIFT				31</span>
<span class="cp">#define OMAP4_OSCILLATOR_BOOST_MASK				(1 &lt;&lt; 31)</span>
<span class="cp">#define OMAP4_OSCILLATOR_OS_OUT_SHIFT				30</span>
<span class="cp">#define OMAP4_OSCILLATOR_OS_OUT_MASK				(1 &lt;&lt; 30)</span>

<span class="cm">/* CONTROL_USIMIO */</span>
<span class="cp">#define OMAP4_PAD_USIM_CLK_LOW_SHIFT				31</span>
<span class="cp">#define OMAP4_PAD_USIM_CLK_LOW_MASK				(1 &lt;&lt; 31)</span>
<span class="cp">#define OMAP4_PAD_USIM_RST_LOW_SHIFT				29</span>
<span class="cp">#define OMAP4_PAD_USIM_RST_LOW_MASK				(1 &lt;&lt; 29)</span>
<span class="cp">#define OMAP4_USIM_PWRDNZ_SHIFT					28</span>
<span class="cp">#define OMAP4_USIM_PWRDNZ_MASK					(1 &lt;&lt; 28)</span>

<span class="cm">/* CONTROL_I2C_2 */</span>
<span class="cp">#define OMAP4_SR_SDA_GLFENB_SHIFT				31</span>
<span class="cp">#define OMAP4_SR_SDA_GLFENB_MASK				(1 &lt;&lt; 31)</span>
<span class="cp">#define OMAP4_SR_SDA_LOAD_BITS_SHIFT				29</span>
<span class="cp">#define OMAP4_SR_SDA_LOAD_BITS_MASK				(0x3 &lt;&lt; 29)</span>
<span class="cp">#define OMAP4_SR_SDA_PULLUPRESX_SHIFT				28</span>
<span class="cp">#define OMAP4_SR_SDA_PULLUPRESX_MASK				(1 &lt;&lt; 28)</span>
<span class="cp">#define OMAP4_SR_SCL_GLFENB_SHIFT				27</span>
<span class="cp">#define OMAP4_SR_SCL_GLFENB_MASK				(1 &lt;&lt; 27)</span>
<span class="cp">#define OMAP4_SR_SCL_LOAD_BITS_SHIFT				25</span>
<span class="cp">#define OMAP4_SR_SCL_LOAD_BITS_MASK				(0x3 &lt;&lt; 25)</span>
<span class="cp">#define OMAP4_SR_SCL_PULLUPRESX_SHIFT				24</span>
<span class="cp">#define OMAP4_SR_SCL_PULLUPRESX_MASK				(1 &lt;&lt; 24)</span>

<span class="cm">/* CONTROL_JTAG */</span>
<span class="cp">#define OMAP4_JTAG_NTRST_EN_SHIFT				31</span>
<span class="cp">#define OMAP4_JTAG_NTRST_EN_MASK				(1 &lt;&lt; 31)</span>
<span class="cp">#define OMAP4_JTAG_TCK_EN_SHIFT					30</span>
<span class="cp">#define OMAP4_JTAG_TCK_EN_MASK					(1 &lt;&lt; 30)</span>
<span class="cp">#define OMAP4_JTAG_RTCK_EN_SHIFT				29</span>
<span class="cp">#define OMAP4_JTAG_RTCK_EN_MASK					(1 &lt;&lt; 29)</span>
<span class="cp">#define OMAP4_JTAG_TDI_EN_SHIFT					28</span>
<span class="cp">#define OMAP4_JTAG_TDI_EN_MASK					(1 &lt;&lt; 28)</span>
<span class="cp">#define OMAP4_JTAG_TDO_EN_SHIFT					27</span>
<span class="cp">#define OMAP4_JTAG_TDO_EN_MASK					(1 &lt;&lt; 27)</span>

<span class="cm">/* CONTROL_SYS */</span>
<span class="cp">#define OMAP4_SYS_NRESWARM_PIPU_SHIFT				31</span>
<span class="cp">#define OMAP4_SYS_NRESWARM_PIPU_MASK				(1 &lt;&lt; 31)</span>

<span class="cm">/* WKUP_CONTROL_SPARE_RW */</span>
<span class="cp">#define OMAP4_WKUP_CONTROL_SPARE_RW_SHIFT			0</span>
<span class="cp">#define OMAP4_WKUP_CONTROL_SPARE_RW_MASK			(0xffffffff &lt;&lt; 0)</span>

<span class="cm">/* WKUP_CONTROL_SPARE_R */</span>
<span class="cp">#define OMAP4_WKUP_CONTROL_SPARE_R_SHIFT			0</span>
<span class="cp">#define OMAP4_WKUP_CONTROL_SPARE_R_MASK				(0xffffffff &lt;&lt; 0)</span>

<span class="cm">/* WKUP_CONTROL_SPARE_R_C0 */</span>
<span class="cp">#define OMAP4_WKUP_CONTROL_SPARE_R_C0_SHIFT			31</span>
<span class="cp">#define OMAP4_WKUP_CONTROL_SPARE_R_C0_MASK			(1 &lt;&lt; 31)</span>
<span class="cp">#define OMAP4_WKUP_CONTROL_SPARE_R_C1_SHIFT			30</span>
<span class="cp">#define OMAP4_WKUP_CONTROL_SPARE_R_C1_MASK			(1 &lt;&lt; 30)</span>
<span class="cp">#define OMAP4_WKUP_CONTROL_SPARE_R_C2_SHIFT			29</span>
<span class="cp">#define OMAP4_WKUP_CONTROL_SPARE_R_C2_MASK			(1 &lt;&lt; 29)</span>
<span class="cp">#define OMAP4_WKUP_CONTROL_SPARE_R_C3_SHIFT			28</span>
<span class="cp">#define OMAP4_WKUP_CONTROL_SPARE_R_C3_MASK			(1 &lt;&lt; 28)</span>
<span class="cp">#define OMAP4_WKUP_CONTROL_SPARE_R_C4_SHIFT			27</span>
<span class="cp">#define OMAP4_WKUP_CONTROL_SPARE_R_C4_MASK			(1 &lt;&lt; 27)</span>
<span class="cp">#define OMAP4_WKUP_CONTROL_SPARE_R_C5_SHIFT			26</span>
<span class="cp">#define OMAP4_WKUP_CONTROL_SPARE_R_C5_MASK			(1 &lt;&lt; 26)</span>
<span class="cp">#define OMAP4_WKUP_CONTROL_SPARE_R_C6_SHIFT			25</span>
<span class="cp">#define OMAP4_WKUP_CONTROL_SPARE_R_C6_MASK			(1 &lt;&lt; 25)</span>
<span class="cp">#define OMAP4_WKUP_CONTROL_SPARE_R_C7_SHIFT			24</span>
<span class="cp">#define OMAP4_WKUP_CONTROL_SPARE_R_C7_MASK			(1 &lt;&lt; 24)</span>

<span class="cp">#endif</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
