module eightHertz(clk_50mhz, clk_8hz); 
input clk_50mhz; 
output clk_8hz; 
reg clk_1hz; 
reg [24:0] count; 
always @ (posedge clk_50mhz) 
begin if(count == 3124999) 
begin count <= 0; 
$dumpfile("f.vcd"); 
clk_1hz <= ~clk_1hz; 
end 
else begin 
count <= count + 1; 
end 
end 
endmodule