
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.34 (git sha1 4a1b55992, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os)

[TCL: yosys -import] Command name collision: found pre-existing command `cd' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `eval' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `exec' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `read' -> skip.
[TCL: yosys -import] Command name collision: found pre-existing command `trace' -> skip.
Reading SCL library '/foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib' as a blackboxâ¦

1. Executing Liberty frontend: /foss/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.

2. Executing Verilog-2005 frontend: overall.v
Parsing SystemVerilog input from `overall.v' to AST representation.
Generating RTLIL representation for module `\systolic_top_uart_4parallel_q8_24'.
Warning: wire '\states[0].state' is assigned in a block at overall.v:556.13-556.43.
Warning: wire '\states[0].k' is assigned in a block at overall.v:557.13-557.40.
Warning: wire '\states[0].busy' is assigned in a block at overall.v:558.13-558.43.
Warning: wire '\states[0].partial_sum' is assigned in a block at overall.v:559.13-559.50.
Warning: wire '\states[1].state' is assigned in a block at overall.v:556.13-556.43.
Warning: wire '\states[1].k' is assigned in a block at overall.v:557.13-557.40.
Warning: wire '\states[1].busy' is assigned in a block at overall.v:558.13-558.43.
Warning: wire '\states[1].partial_sum' is assigned in a block at overall.v:559.13-559.50.
Warning: wire '\states[2].state' is assigned in a block at overall.v:556.13-556.43.
Warning: wire '\states[2].k' is assigned in a block at overall.v:557.13-557.40.
Warning: wire '\states[2].busy' is assigned in a block at overall.v:558.13-558.43.
Warning: wire '\states[2].partial_sum' is assigned in a block at overall.v:559.13-559.50.
Warning: wire '\states[3].state' is assigned in a block at overall.v:556.13-556.43.
Warning: wire '\states[3].k' is assigned in a block at overall.v:557.13-557.40.
Warning: wire '\states[3].busy' is assigned in a block at overall.v:558.13-558.43.
Warning: wire '\states[3].partial_sum' is assigned in a block at overall.v:559.13-559.50.
Warning: wire '$unnamed_block$18.rx_st_tmp.active' is assigned in a block at overall.v:592.9-592.46.
Warning: wire '$unnamed_block$18.rx_st_tmp.bitcount' is assigned in a block at overall.v:593.9-593.48.
Warning: wire '$unnamed_block$18.rx_st_tmp.sample_count' is assigned in a block at overall.v:594.9-594.52.
Warning: wire '$unnamed_block$18.rx_st_tmp.shift_reg' is assigned in a block at overall.v:595.9-595.49.
Warning: wire '$unnamed_block$18.tx_st_tmp.active' is assigned in a block at overall.v:597.9-597.46.
Warning: wire '$unnamed_block$18.tx_st_tmp.bitcount' is assigned in a block at overall.v:598.9-598.48.
Warning: wire '$unnamed_block$18.tx_st_tmp.sample_count' is assigned in a block at overall.v:599.9-599.52.
Warning: wire '$unnamed_block$18.tx_st_tmp.shift_reg' is assigned in a block at overall.v:600.9-600.49.
Warning: wire '$unnamed_block$18.tx_st_tmp.tx_out' is assigned in a block at overall.v:601.9-601.46.
Warning: wire '$unnamed_block$18.tx_st_tmp.data_latched' is assigned in a block at overall.v:602.9-602.52.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:404.17-404.39.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:405.17-405.39.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:406.17-406.39.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:407.17-407.39.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:410.13-410.50.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:414.21-414.62.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:418.17-418.39.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:419.17-419.46.
Warning: wire '\uart_rx$func$overall' is assigned in a block at overall.v:421.21-421.37.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:451.17-451.39.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:452.17-452.39.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:453.17-453.39.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:454.17-454.42.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:455.17-455.39.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:456.17-456.39.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:459.17-459.39.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:460.17-460.39.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:464.13-464.50.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:466.17-466.39.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:467.17-467.46.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:469.21-469.48.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:470.21-470.53.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:473.21-473.37.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:476.21-476.43.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:477.21-477.43.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:478.21-478.43.
Warning: wire '\uart_tx$func$overall' is assigned in a block at overall.v:479.21-479.43.
Warning: wire '\states[0].state' is assigned in a block at overall.v:723.17-723.53.
Warning: wire '\states[0].k' is assigned in a block at overall.v:724.17-724.49.
Warning: wire '\states[0].busy' is assigned in a block at overall.v:725.17-725.52.
Warning: wire '\states[0].partial_sum' is assigned in a block at overall.v:726.17-726.50.
Warning: wire '\states[1].state' is assigned in a block at overall.v:728.17-728.53.
Warning: wire '\states[1].k' is assigned in a block at overall.v:729.17-729.49.
Warning: wire '\states[1].busy' is assigned in a block at overall.v:730.17-730.52.
Warning: wire '\states[1].partial_sum' is assigned in a block at overall.v:731.17-731.50.
Warning: wire '\states[2].state' is assigned in a block at overall.v:733.17-733.53.
Warning: wire '\states[2].k' is assigned in a block at overall.v:734.17-734.49.
Warning: wire '\states[2].busy' is assigned in a block at overall.v:735.17-735.52.
Warning: wire '\states[2].partial_sum' is assigned in a block at overall.v:736.17-736.50.
Warning: wire '\states[3].state' is assigned in a block at overall.v:738.17-738.53.
Warning: wire '\states[3].k' is assigned in a block at overall.v:739.17-739.49.
Warning: wire '\states[3].busy' is assigned in a block at overall.v:740.17-740.52.
Warning: wire '\states[3].partial_sum' is assigned in a block at overall.v:741.17-741.50.
Warning: Replacing memory \q8_24_softmax$func$overall.v:349$259.local_array with list of registers. See overall.v:211, overall.v:206
Warning: Replacing memory \systolic_array$func$overall.v:712$222.localB with list of registers. See overall.v:317, overall.v:280
Warning: Replacing memory \systolic_array$func$overall.v:712$222.localA with list of registers. See overall.v:317, overall.v:279
Warning: Replacing memory \systolic_array$func$overall.v:712$222.localC with list of registers. See overall.v:317, overall.v:274
Warning: Replacing memory \q8_24_softmax$func$overall.v:349$194.local_array with list of registers. See overall.v:211, overall.v:206
Warning: Replacing memory \systolic_array$func$overall.v:703$157.localB with list of registers. See overall.v:317, overall.v:280
Warning: Replacing memory \systolic_array$func$overall.v:703$157.localA with list of registers. See overall.v:317, overall.v:279
Warning: Replacing memory \systolic_array$func$overall.v:703$157.localC with list of registers. See overall.v:317, overall.v:274
Warning: Replacing memory \q8_24_softmax$func$overall.v:349$129.local_array with list of registers. See overall.v:211, overall.v:206
Warning: Replacing memory \systolic_array$func$overall.v:694$92.localB with list of registers. See overall.v:317, overall.v:280
Warning: Replacing memory \systolic_array$func$overall.v:694$92.localA with list of registers. See overall.v:317, overall.v:279
Warning: Replacing memory \systolic_array$func$overall.v:694$92.localC with list of registers. See overall.v:317, overall.v:274
Warning: Replacing memory \q8_24_softmax$func$overall.v:349$64.local_array with list of registers. See overall.v:211, overall.v:206
Warning: Replacing memory \systolic_array$func$overall.v:685$27.localB with list of registers. See overall.v:317, overall.v:280
Warning: Replacing memory \systolic_array$func$overall.v:685$27.localA with list of registers. See overall.v:317, overall.v:279
Warning: Replacing memory \systolic_array$func$overall.v:685$27.localC with list of registers. See overall.v:317, overall.v:274
overall.v:556: Warning: Identifier `\states[0].state' is implicitly declared.
overall.v:557: Warning: Identifier `\states[0].k' is implicitly declared.
overall.v:558: Warning: Identifier `\states[0].busy' is implicitly declared.
overall.v:559: Warning: Identifier `\states[0].partial_sum' is implicitly declared.
overall.v:556: Warning: Identifier `\states[1].state' is implicitly declared.
overall.v:557: Warning: Identifier `\states[1].k' is implicitly declared.
overall.v:558: Warning: Identifier `\states[1].busy' is implicitly declared.
overall.v:559: Warning: Identifier `\states[1].partial_sum' is implicitly declared.
overall.v:556: Warning: Identifier `\states[2].state' is implicitly declared.
overall.v:557: Warning: Identifier `\states[2].k' is implicitly declared.
overall.v:558: Warning: Identifier `\states[2].busy' is implicitly declared.
overall.v:559: Warning: Identifier `\states[2].partial_sum' is implicitly declared.
overall.v:556: Warning: Identifier `\states[3].state' is implicitly declared.
overall.v:557: Warning: Identifier `\states[3].k' is implicitly declared.
overall.v:558: Warning: Identifier `\states[3].busy' is implicitly declared.
overall.v:559: Warning: Identifier `\states[3].partial_sum' is implicitly declared.
overall.v:592: Warning: Identifier `$unnamed_block$18.rx_st_tmp.active' is implicitly declared.
overall.v:593: Warning: Identifier `$unnamed_block$18.rx_st_tmp.bitcount' is implicitly declared.
overall.v:594: Warning: Identifier `$unnamed_block$18.rx_st_tmp.sample_count' is implicitly declared.
overall.v:595: Warning: Identifier `$unnamed_block$18.rx_st_tmp.shift_reg' is implicitly declared.
overall.v:597: Warning: Identifier `$unnamed_block$18.tx_st_tmp.active' is implicitly declared.
overall.v:598: Warning: Identifier `$unnamed_block$18.tx_st_tmp.bitcount' is implicitly declared.
overall.v:599: Warning: Identifier `$unnamed_block$18.tx_st_tmp.sample_count' is implicitly declared.
overall.v:600: Warning: Identifier `$unnamed_block$18.tx_st_tmp.shift_reg' is implicitly declared.
overall.v:601: Warning: Identifier `$unnamed_block$18.tx_st_tmp.tx_out' is implicitly declared.
overall.v:602: Warning: Identifier `$unnamed_block$18.tx_st_tmp.data_latched' is implicitly declared.
overall.v:404: Warning: Identifier `\uart_rx$func$overall' is implicitly declared.
ERROR: Assert `chunk.offset + chunk.width <= chunk.wire->width' failed in kernel/rtlil.cc:4509.
