Timing Analyzer report for Projeto1
Sat Jun 19 21:28:49 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'somador_condicional:inst16|inst2'
 13. Slow 1200mV 85C Model Setup: 'divisor_de_clock:inst11|inst1'
 14. Slow 1200mV 85C Model Setup: 'CLK'
 15. Slow 1200mV 85C Model Setup: 'somador_condicional:inst21|inst2'
 16. Slow 1200mV 85C Model Setup: 'divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'
 17. Slow 1200mV 85C Model Setup: 'DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]'
 18. Slow 1200mV 85C Model Setup: 'DivisorRap:inst15|inst2'
 19. Slow 1200mV 85C Model Setup: 'mux_display:inst5|inst2'
 20. Slow 1200mV 85C Model Hold: 'CLK'
 21. Slow 1200mV 85C Model Hold: 'divisor_de_clock:inst11|inst1'
 22. Slow 1200mV 85C Model Hold: 'somador_condicional:inst21|inst2'
 23. Slow 1200mV 85C Model Hold: 'somador_condicional:inst16|inst2'
 24. Slow 1200mV 85C Model Hold: 'mux_display:inst5|inst2'
 25. Slow 1200mV 85C Model Hold: 'DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]'
 26. Slow 1200mV 85C Model Hold: 'DivisorRap:inst15|inst2'
 27. Slow 1200mV 85C Model Hold: 'divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'
 28. Slow 1200mV 85C Model Recovery: 'somador_condicional:inst16|inst2'
 29. Slow 1200mV 85C Model Recovery: 'divisor_de_clock:inst11|inst1'
 30. Slow 1200mV 85C Model Recovery: 'somador_condicional:inst21|inst2'
 31. Slow 1200mV 85C Model Removal: 'somador_condicional:inst16|inst2'
 32. Slow 1200mV 85C Model Removal: 'divisor_de_clock:inst11|inst1'
 33. Slow 1200mV 85C Model Removal: 'somador_condicional:inst21|inst2'
 34. Slow 1200mV 85C Model Metastability Summary
 35. Slow 1200mV 0C Model Fmax Summary
 36. Slow 1200mV 0C Model Setup Summary
 37. Slow 1200mV 0C Model Hold Summary
 38. Slow 1200mV 0C Model Recovery Summary
 39. Slow 1200mV 0C Model Removal Summary
 40. Slow 1200mV 0C Model Minimum Pulse Width Summary
 41. Slow 1200mV 0C Model Setup: 'somador_condicional:inst16|inst2'
 42. Slow 1200mV 0C Model Setup: 'divisor_de_clock:inst11|inst1'
 43. Slow 1200mV 0C Model Setup: 'CLK'
 44. Slow 1200mV 0C Model Setup: 'somador_condicional:inst21|inst2'
 45. Slow 1200mV 0C Model Setup: 'divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'
 46. Slow 1200mV 0C Model Setup: 'DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]'
 47. Slow 1200mV 0C Model Setup: 'DivisorRap:inst15|inst2'
 48. Slow 1200mV 0C Model Setup: 'mux_display:inst5|inst2'
 49. Slow 1200mV 0C Model Hold: 'CLK'
 50. Slow 1200mV 0C Model Hold: 'divisor_de_clock:inst11|inst1'
 51. Slow 1200mV 0C Model Hold: 'somador_condicional:inst21|inst2'
 52. Slow 1200mV 0C Model Hold: 'somador_condicional:inst16|inst2'
 53. Slow 1200mV 0C Model Hold: 'mux_display:inst5|inst2'
 54. Slow 1200mV 0C Model Hold: 'DivisorRap:inst15|inst2'
 55. Slow 1200mV 0C Model Hold: 'DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]'
 56. Slow 1200mV 0C Model Hold: 'divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'
 57. Slow 1200mV 0C Model Recovery: 'somador_condicional:inst16|inst2'
 58. Slow 1200mV 0C Model Recovery: 'divisor_de_clock:inst11|inst1'
 59. Slow 1200mV 0C Model Recovery: 'somador_condicional:inst21|inst2'
 60. Slow 1200mV 0C Model Removal: 'somador_condicional:inst16|inst2'
 61. Slow 1200mV 0C Model Removal: 'divisor_de_clock:inst11|inst1'
 62. Slow 1200mV 0C Model Removal: 'somador_condicional:inst21|inst2'
 63. Slow 1200mV 0C Model Metastability Summary
 64. Fast 1200mV 0C Model Setup Summary
 65. Fast 1200mV 0C Model Hold Summary
 66. Fast 1200mV 0C Model Recovery Summary
 67. Fast 1200mV 0C Model Removal Summary
 68. Fast 1200mV 0C Model Minimum Pulse Width Summary
 69. Fast 1200mV 0C Model Setup: 'somador_condicional:inst16|inst2'
 70. Fast 1200mV 0C Model Setup: 'divisor_de_clock:inst11|inst1'
 71. Fast 1200mV 0C Model Setup: 'CLK'
 72. Fast 1200mV 0C Model Setup: 'somador_condicional:inst21|inst2'
 73. Fast 1200mV 0C Model Setup: 'divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'
 74. Fast 1200mV 0C Model Setup: 'DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]'
 75. Fast 1200mV 0C Model Setup: 'DivisorRap:inst15|inst2'
 76. Fast 1200mV 0C Model Setup: 'mux_display:inst5|inst2'
 77. Fast 1200mV 0C Model Hold: 'CLK'
 78. Fast 1200mV 0C Model Hold: 'divisor_de_clock:inst11|inst1'
 79. Fast 1200mV 0C Model Hold: 'somador_condicional:inst21|inst2'
 80. Fast 1200mV 0C Model Hold: 'somador_condicional:inst16|inst2'
 81. Fast 1200mV 0C Model Hold: 'mux_display:inst5|inst2'
 82. Fast 1200mV 0C Model Hold: 'DivisorRap:inst15|inst2'
 83. Fast 1200mV 0C Model Hold: 'DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]'
 84. Fast 1200mV 0C Model Hold: 'divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'
 85. Fast 1200mV 0C Model Recovery: 'somador_condicional:inst16|inst2'
 86. Fast 1200mV 0C Model Recovery: 'divisor_de_clock:inst11|inst1'
 87. Fast 1200mV 0C Model Recovery: 'somador_condicional:inst21|inst2'
 88. Fast 1200mV 0C Model Removal: 'somador_condicional:inst16|inst2'
 89. Fast 1200mV 0C Model Removal: 'divisor_de_clock:inst11|inst1'
 90. Fast 1200mV 0C Model Removal: 'somador_condicional:inst21|inst2'
 91. Fast 1200mV 0C Model Metastability Summary
 92. Multicorner Timing Analysis Summary
 93. Board Trace Model Assignments
 94. Input Transition Times
 95. Signal Integrity Metrics (Slow 1200mv 0c Model)
 96. Signal Integrity Metrics (Slow 1200mv 85c Model)
 97. Signal Integrity Metrics (Fast 1200mv 0c Model)
 98. Setup Transfers
 99. Hold Transfers
100. Recovery Transfers
101. Removal Transfers
102. Report TCCS
103. Report RSKM
104. Unconstrained Paths Summary
105. Clock Status Summary
106. Unconstrained Input Ports
107. Unconstrained Output Ports
108. Unconstrained Input Ports
109. Unconstrained Output Ports
110. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; Projeto1                                            ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.07        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.8%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------+
; Clock Name                                                                          ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                 ;
+-------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------+
; CLK                                                                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK }                                                                                 ;
; divisor_de_clock:inst11|inst1                                                       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_de_clock:inst11|inst1 }                                                       ;
; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] } ;
; DivisorRap:inst15|inst2                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { DivisorRap:inst15|inst2 }                                                             ;
; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] }       ;
; mux_display:inst5|inst2                                                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { mux_display:inst5|inst2 }                                                             ;
; somador_condicional:inst16|inst2                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { somador_condicional:inst16|inst2 }                                                    ;
; somador_condicional:inst21|inst2                                                    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { somador_condicional:inst21|inst2 }                                                    ;
+-------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                ;
+-------------+-----------------+----------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                       ; Note                                           ;
+-------------+-----------------+----------------------------------+------------------------------------------------+
; 120.08 MHz  ; 120.08 MHz      ; somador_condicional:inst16|inst2 ;                                                ;
; 141.04 MHz  ; 141.04 MHz      ; CLK                              ;                                                ;
; 152.32 MHz  ; 152.32 MHz      ; somador_condicional:inst21|inst2 ;                                                ;
; 215.15 MHz  ; 215.15 MHz      ; divisor_de_clock:inst11|inst1    ;                                                ;
; 1128.67 MHz ; 402.09 MHz      ; mux_display:inst5|inst2          ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+----------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                          ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; somador_condicional:inst16|inst2                                                    ; -7.175 ; -19.826       ;
; divisor_de_clock:inst11|inst1                                                       ; -6.489 ; -37.454       ;
; CLK                                                                                 ; -6.090 ; -158.245      ;
; somador_condicional:inst21|inst2                                                    ; -5.565 ; -15.936       ;
; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -2.695 ; -2.695        ;
; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; -1.140 ; -1.140        ;
; DivisorRap:inst15|inst2                                                             ; -0.693 ; -0.693        ;
; mux_display:inst5|inst2                                                             ; 0.114  ; 0.000         ;
+-------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                           ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                 ; -1.571 ; -25.800       ;
; divisor_de_clock:inst11|inst1                                                       ; 0.000  ; 0.000         ;
; somador_condicional:inst21|inst2                                                    ; 0.453  ; 0.000         ;
; somador_condicional:inst16|inst2                                                    ; 0.464  ; 0.000         ;
; mux_display:inst5|inst2                                                             ; 0.497  ; 0.000         ;
; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; 0.680  ; 0.000         ;
; DivisorRap:inst15|inst2                                                             ; 0.700  ; 0.000         ;
; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 0.949  ; 0.000         ;
+-------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                    ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; somador_condicional:inst16|inst2 ; -4.561 ; -12.682       ;
; divisor_de_clock:inst11|inst1    ; -2.639 ; -15.324       ;
; somador_condicional:inst21|inst2 ; -1.470 ; -5.782        ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                    ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; somador_condicional:inst16|inst2 ; 0.780 ; 0.000         ;
; divisor_de_clock:inst11|inst1    ; 0.865 ; 0.000         ;
; somador_condicional:inst21|inst2 ; 1.511 ; 0.000         ;
+----------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                            ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                 ; -3.000 ; -52.071       ;
; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -1.513 ; -7.852        ;
; divisor_de_clock:inst11|inst1                                                       ; -1.487 ; -11.896       ;
; somador_condicional:inst16|inst2                                                    ; -1.487 ; -5.948        ;
; somador_condicional:inst21|inst2                                                    ; -1.487 ; -5.948        ;
; DivisorRap:inst15|inst2                                                             ; -1.487 ; -1.487        ;
; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; -1.487 ; -1.487        ;
; mux_display:inst5|inst2                                                             ; -1.487 ; -1.487        ;
+-------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'somador_condicional:inst16|inst2'                                                                                                                             ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -7.175 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.767     ; 5.419      ;
; -6.355 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.767     ; 4.599      ;
; -6.072 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.767     ; 4.316      ;
; -5.908 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.767     ; 4.152      ;
; -5.879 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.767     ; 4.123      ;
; -5.834 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.767     ; 4.078      ;
; -5.301 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.767     ; 3.545      ;
; -5.118 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.767     ; 3.362      ;
; -5.014 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.767     ; 3.258      ;
; -4.795 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.767     ; 3.039      ;
; -4.612 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.767     ; 2.856      ;
; -4.538 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.767     ; 2.782      ;
; -4.334 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; -0.030     ; 5.315      ;
; -3.962 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; -0.030     ; 4.943      ;
; -3.961 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; -0.030     ; 4.942      ;
; -3.918 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.054     ; 4.885      ;
; -3.823 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.049     ; 4.795      ;
; -3.819 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.054     ; 4.786      ;
; -3.664 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 1.935      ; 6.381      ;
; -3.566 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 1.935      ; 6.273      ;
; -3.532 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; -0.030     ; 4.513      ;
; -3.351 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 1.935      ; 6.568      ;
; -3.316 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 1.935      ; 6.523      ;
; -3.164 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; -0.030     ; 4.145      ;
; -3.159 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; -0.030     ; 4.140      ;
; -3.093 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.049     ; 4.065      ;
; -3.038 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; -0.030     ; 4.019      ;
; -3.014 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.054     ; 3.981      ;
; -3.008 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.054     ; 3.975      ;
; -2.949 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 1.935      ; 5.666      ;
; -2.851 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 1.935      ; 5.558      ;
; -2.666 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; -0.030     ; 3.647      ;
; -2.665 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; -0.030     ; 3.646      ;
; -2.622 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.054     ; 3.589      ;
; -2.532 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.054     ; 3.499      ;
; -2.531 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 1.935      ; 5.748      ;
; -2.518 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.049     ; 3.490      ;
; -2.509 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.500        ; 1.935      ; 5.216      ;
; -2.496 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 1.935      ; 5.703      ;
; -2.451 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; 1.935      ; 5.658      ;
; -2.443 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 1.935      ; 5.160      ;
; -2.345 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 1.935      ; 5.052      ;
; -2.055 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 1.935      ; 5.272      ;
; -2.020 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 1.935      ; 5.227      ;
; -0.650 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.500        ; 1.935      ; 3.357      ;
; -0.531 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.500        ; 1.935      ; 3.238      ;
; -0.417 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 1.935      ; 3.124      ;
; -0.245 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; 1.935      ; 3.452      ;
; -0.010 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; 1.935      ; 3.217      ;
; 0.055  ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 1.935      ; 3.152      ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor_de_clock:inst11|inst1'                                                                                                                             ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; -6.489 ; somador_condicional:inst23|inst5 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.787     ; 5.703      ;
; -6.488 ; somador_condicional:inst23|inst5 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.787     ; 5.702      ;
; -6.101 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.838     ; 4.264      ;
; -6.099 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.838     ; 4.262      ;
; -5.811 ; somador_condicional:inst23|inst5 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.787     ; 5.025      ;
; -5.627 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.838     ; 3.790      ;
; -5.386 ; somador_condicional:inst23|inst4 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.787     ; 4.600      ;
; -5.385 ; somador_condicional:inst23|inst4 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.787     ; 4.599      ;
; -5.222 ; somador_condicional:inst23|inst3 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.787     ; 4.436      ;
; -5.221 ; somador_condicional:inst23|inst3 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.787     ; 4.435      ;
; -5.148 ; somador_condicional:inst23|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.787     ; 4.362      ;
; -5.147 ; somador_condicional:inst23|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.787     ; 4.361      ;
; -5.064 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.838     ; 3.227      ;
; -5.058 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.838     ; 3.221      ;
; -4.881 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.838     ; 3.044      ;
; -4.875 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.838     ; 3.038      ;
; -4.760 ; somador_condicional:inst23|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.838     ; 2.923      ;
; -4.758 ; somador_condicional:inst23|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.838     ; 2.921      ;
; -4.708 ; somador_condicional:inst23|inst4 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.787     ; 3.922      ;
; -4.584 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.838     ; 2.747      ;
; -4.544 ; somador_condicional:inst23|inst3 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.787     ; 3.758      ;
; -4.470 ; somador_condicional:inst23|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.787     ; 3.684      ;
; -4.401 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.838     ; 2.564      ;
; -4.286 ; somador_condicional:inst23|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.838     ; 2.449      ;
; -3.648 ; somador_condicional:inst16|inst5 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.950      ; 5.599      ;
; -3.647 ; somador_condicional:inst16|inst5 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.950      ; 5.598      ;
; -3.283 ; somador_condicional:inst21|inst4 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.875      ; 5.169      ;
; -3.282 ; somador_condicional:inst21|inst4 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.875      ; 5.168      ;
; -3.276 ; somador_condicional:inst16|inst3 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.950      ; 5.227      ;
; -3.275 ; somador_condicional:inst16|inst3 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.950      ; 5.226      ;
; -3.275 ; somador_condicional:inst16|inst4 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.950      ; 5.226      ;
; -3.274 ; somador_condicional:inst16|inst4 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.950      ; 5.225      ;
; -3.247 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.053     ; 4.195      ;
; -3.237 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.049     ; 4.189      ;
; -3.193 ; somador_condicional:inst21|inst5 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.875      ; 5.079      ;
; -3.192 ; somador_condicional:inst21|inst5 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.875      ; 5.078      ;
; -3.184 ; somador_condicional:inst21|inst3 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.875      ; 5.070      ;
; -3.183 ; somador_condicional:inst21|inst3 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.875      ; 5.069      ;
; -2.980 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 2.915      ; 6.667      ;
; -2.979 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 2.915      ; 6.666      ;
; -2.970 ; somador_condicional:inst16|inst5 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.950      ; 4.921      ;
; -2.895 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.176     ; 3.730      ;
; -2.893 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.176     ; 3.728      ;
; -2.882 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 2.915      ; 6.559      ;
; -2.881 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 2.915      ; 6.558      ;
; -2.879 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.053     ; 3.827      ;
; -2.873 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.053     ; 3.821      ;
; -2.870 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.049     ; 3.822      ;
; -2.868 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.053     ; 3.816      ;
; -2.828 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.176     ; 3.663      ;
; -2.822 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.176     ; 3.657      ;
; -2.805 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.176     ; 3.640      ;
; -2.803 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.176     ; 3.638      ;
; -2.767 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.053     ; 3.715      ;
; -2.712 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.864      ; 5.348      ;
; -2.706 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.864      ; 5.342      ;
; -2.665 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 2.915      ; 6.852      ;
; -2.664 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 2.915      ; 6.851      ;
; -2.630 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 2.915      ; 6.807      ;
; -2.629 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 2.915      ; 6.806      ;
; -2.614 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.864      ; 5.240      ;
; -2.608 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.864      ; 5.234      ;
; -2.605 ; somador_condicional:inst21|inst4 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.875      ; 4.491      ;
; -2.598 ; somador_condicional:inst16|inst3 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.950      ; 4.549      ;
; -2.597 ; somador_condicional:inst16|inst4 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.950      ; 4.548      ;
; -2.515 ; somador_condicional:inst21|inst5 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.875      ; 4.401      ;
; -2.506 ; somador_condicional:inst21|inst3 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.875      ; 4.392      ;
; -2.421 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.176     ; 3.256      ;
; -2.395 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.049     ; 3.347      ;
; -2.394 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.053     ; 3.342      ;
; -2.348 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.176     ; 3.183      ;
; -2.331 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.176     ; 3.166      ;
; -2.277 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.864      ; 5.413      ;
; -2.275 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.864      ; 5.411      ;
; -2.270 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 2.915      ; 5.957      ;
; -2.242 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.864      ; 5.368      ;
; -2.240 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.864      ; 5.366      ;
; -2.232 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.864      ; 4.868      ;
; -2.172 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 2.915      ; 5.849      ;
; -2.134 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.864      ; 4.760      ;
; -1.987 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 2.915      ; 6.174      ;
; -1.952 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 2.915      ; 6.129      ;
; -1.803 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.864      ; 4.939      ;
; -1.768 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.864      ; 4.894      ;
; -1.648 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 2.915      ; 5.825      ;
; -1.646 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.500        ; 2.915      ; 5.323      ;
; -1.633 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.081     ; 2.553      ;
; -1.632 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.081     ; 2.552      ;
; -1.595 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.081     ; 2.515      ;
; -1.594 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.081     ; 2.514      ;
; -1.033 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.500        ; 2.915      ; 4.710      ;
; -0.839 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 2.908      ; 4.519      ;
; -0.740 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.500        ; 2.915      ; 4.417      ;
; -0.716 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 2.915      ; 4.893      ;
; -0.516 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.081     ; 1.436      ;
; -0.474 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 2.915      ; 4.651      ;
; -0.436 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.864      ; 3.062      ;
; -0.418 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.081     ; 1.338      ;
; -0.279 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.864      ; 2.905      ;
; -0.246 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 2.908      ; 4.426      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                        ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.090 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 7.035      ;
; -6.090 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 7.035      ;
; -6.090 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 7.035      ;
; -6.090 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 7.035      ;
; -6.090 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 7.035      ;
; -6.090 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 7.035      ;
; -6.090 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 7.035      ;
; -6.090 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 7.035      ;
; -6.090 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 7.035      ;
; -6.090 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 7.035      ;
; -6.090 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 7.035      ;
; -6.083 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 7.035      ;
; -6.060 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 7.005      ;
; -6.060 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 7.005      ;
; -6.060 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 7.005      ;
; -6.060 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 7.005      ;
; -6.060 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 7.005      ;
; -6.060 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 7.005      ;
; -6.060 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 7.005      ;
; -6.060 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 7.005      ;
; -6.060 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 7.005      ;
; -6.060 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 7.005      ;
; -6.060 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 7.005      ;
; -6.053 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 7.005      ;
; -6.011 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; 0.023      ; 7.035      ;
; -5.981 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; 0.023      ; 7.005      ;
; -5.930 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.875      ;
; -5.930 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.875      ;
; -5.930 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.875      ;
; -5.930 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.875      ;
; -5.930 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.875      ;
; -5.930 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.875      ;
; -5.930 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.875      ;
; -5.930 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.875      ;
; -5.930 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.875      ;
; -5.930 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.875      ;
; -5.930 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.875      ;
; -5.923 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.875      ;
; -5.895 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.840      ;
; -5.895 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.840      ;
; -5.895 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.840      ;
; -5.895 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.840      ;
; -5.895 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.840      ;
; -5.895 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.840      ;
; -5.895 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.840      ;
; -5.895 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.840      ;
; -5.895 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.840      ;
; -5.895 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.840      ;
; -5.895 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.840      ;
; -5.891 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.762      ;
; -5.891 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.762      ;
; -5.891 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.762      ;
; -5.891 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.762      ;
; -5.891 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.762      ;
; -5.891 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.762      ;
; -5.891 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.762      ;
; -5.891 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.762      ;
; -5.891 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.762      ;
; -5.891 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.762      ;
; -5.891 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.762      ;
; -5.891 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.762      ;
; -5.888 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.840      ;
; -5.861 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.732      ;
; -5.861 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.732      ;
; -5.861 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.732      ;
; -5.861 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.732      ;
; -5.861 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.732      ;
; -5.861 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.732      ;
; -5.861 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.732      ;
; -5.861 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.732      ;
; -5.861 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.732      ;
; -5.861 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.732      ;
; -5.861 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.732      ;
; -5.861 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; CLK          ; CLK         ; 1.000        ; -0.130     ; 6.732      ;
; -5.851 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; 0.023      ; 6.875      ;
; -5.816 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; 0.023      ; 6.840      ;
; -5.802 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.747      ;
; -5.802 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.747      ;
; -5.802 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.747      ;
; -5.802 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.747      ;
; -5.802 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.747      ;
; -5.802 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.747      ;
; -5.802 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.747      ;
; -5.802 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.747      ;
; -5.802 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.747      ;
; -5.802 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.747      ;
; -5.802 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.747      ;
; -5.795 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.747      ;
; -5.751 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.696      ;
; -5.751 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.696      ;
; -5.751 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.696      ;
; -5.751 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.696      ;
; -5.751 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.696      ;
; -5.751 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.696      ;
; -5.751 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.696      ;
; -5.751 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.696      ;
; -5.751 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.696      ;
; -5.751 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.696      ;
; -5.751 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.056     ; 6.696      ;
; -5.744 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.696      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'somador_condicional:inst21|inst2'                                                                                                                             ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -5.565 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 6.485      ;
; -5.553 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 6.473      ;
; -4.818 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 5.738      ;
; -4.462 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 5.382      ;
; -4.450 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 5.370      ;
; -4.298 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 5.218      ;
; -4.286 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 5.206      ;
; -4.224 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 5.144      ;
; -4.212 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 5.132      ;
; -3.715 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 4.635      ;
; -3.551 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 4.471      ;
; -3.477 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 4.397      ;
; -2.854 ; somador_condicional:inst16|inst5 ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 2.526      ; 6.381      ;
; -2.842 ; somador_condicional:inst16|inst5 ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 2.526      ; 6.369      ;
; -2.489 ; somador_condicional:inst21|inst4 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 2.451      ; 5.951      ;
; -2.482 ; somador_condicional:inst16|inst3 ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 2.526      ; 6.009      ;
; -2.481 ; somador_condicional:inst16|inst4 ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 2.526      ; 6.008      ;
; -2.477 ; somador_condicional:inst21|inst4 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 2.451      ; 5.939      ;
; -2.470 ; somador_condicional:inst16|inst3 ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 2.526      ; 5.997      ;
; -2.469 ; somador_condicional:inst16|inst4 ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 2.526      ; 5.996      ;
; -2.399 ; somador_condicional:inst21|inst5 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 2.451      ; 5.861      ;
; -2.390 ; somador_condicional:inst21|inst3 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 2.451      ; 5.852      ;
; -2.387 ; somador_condicional:inst21|inst5 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 2.451      ; 5.849      ;
; -2.378 ; somador_condicional:inst21|inst3 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 2.451      ; 5.840      ;
; -2.132 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.500        ; 4.491      ; 7.395      ;
; -2.120 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.500        ; 4.491      ; 7.383      ;
; -2.107 ; somador_condicional:inst16|inst5 ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 2.526      ; 5.634      ;
; -2.034 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.500        ; 4.491      ; 7.287      ;
; -2.022 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.500        ; 4.491      ; 7.275      ;
; -1.871 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 4.491      ; 7.634      ;
; -1.859 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 4.491      ; 7.622      ;
; -1.836 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 4.491      ; 7.589      ;
; -1.824 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 4.491      ; 7.577      ;
; -1.742 ; somador_condicional:inst21|inst4 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 2.451      ; 5.204      ;
; -1.735 ; somador_condicional:inst16|inst3 ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 2.526      ; 5.262      ;
; -1.734 ; somador_condicional:inst16|inst4 ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 2.526      ; 5.261      ;
; -1.652 ; somador_condicional:inst21|inst5 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 2.451      ; 5.114      ;
; -1.643 ; somador_condicional:inst21|inst3 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 2.451      ; 5.105      ;
; -1.461 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.500        ; 4.491      ; 6.724      ;
; -1.416 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.500        ; 4.491      ; 6.669      ;
; -1.404 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.500        ; 4.491      ; 6.657      ;
; -1.377 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.500        ; 4.491      ; 6.630      ;
; -1.363 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.500        ; 4.491      ; 6.616      ;
; -1.249 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 4.491      ; 7.002      ;
; -1.237 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 4.491      ; 6.990      ;
; -1.172 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 4.491      ; 6.925      ;
; -1.124 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 4.491      ; 6.887      ;
; -1.089 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 4.491      ; 6.842      ;
; 0.062  ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 0.858      ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'                                                                                                                    ;
+--------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.695 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 0.500        ; 4.328      ; 7.795      ;
; -2.261 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 1.000        ; 4.328      ; 7.861      ;
+--------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]'                                                                                                  ;
+--------+-------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -1.140 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] ; 0.500        ; 3.579      ; 5.501      ;
; -0.563 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] ; 1.000        ; 3.579      ; 5.424      ;
+--------+-------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'DivisorRap:inst15|inst2'                                                                                                  ;
+--------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.693 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; DivisorRap:inst15|inst2 ; 0.500        ; 1.866      ; 3.341      ;
; -0.253 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; DivisorRap:inst15|inst2 ; 1.000        ; 1.866      ; 3.401      ;
+--------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'mux_display:inst5|inst2'                                                                                                 ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.114 ; mux_display:inst5|inst1 ; mux_display:inst5|inst1 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; 1.000        ; -0.049     ; 0.858      ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.571 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.495      ; 1.417      ;
; -1.562 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.495      ; 1.426      ;
; -1.431 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.495      ; 1.557      ;
; -1.422 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.495      ; 1.566      ;
; -1.291 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.495      ; 1.697      ;
; -1.282 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.495      ; 1.706      ;
; -1.222 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[1]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 2.123      ; 1.394      ;
; -1.213 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[2]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 2.123      ; 1.403      ;
; -1.151 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.495      ; 1.837      ;
; -1.142 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.495      ; 1.846      ;
; -1.082 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[3]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 2.123      ; 1.534      ;
; -1.073 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[4]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 2.123      ; 1.543      ;
; -1.053 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.495      ; 1.435      ;
; -1.011 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.495      ; 1.977      ;
; -1.002 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.495      ; 1.986      ;
; -0.942 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[5]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 2.123      ; 1.674      ;
; -0.933 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[6]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 2.123      ; 1.683      ;
; -0.922 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.495      ; 1.566      ;
; -0.913 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.495      ; 1.575      ;
; -0.871 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.495      ; 2.117      ;
; -0.862 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.495      ; 2.126      ;
; -0.802 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[7]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 2.123      ; 1.814      ;
; -0.782 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.495      ; 1.706      ;
; -0.773 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.495      ; 1.715      ;
; -0.703 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[1]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; -0.500       ; 2.123      ; 1.413      ;
; -0.678 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.442      ; 2.257      ;
; -0.669 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.442      ; 2.266      ;
; -0.642 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.495      ; 1.846      ;
; -0.633 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.495      ; 1.855      ;
; -0.572 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[2]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; -0.500       ; 2.123      ; 1.544      ;
; -0.563 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[3]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; -0.500       ; 2.123      ; 1.553      ;
; -0.538 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.442      ; 2.397      ;
; -0.529 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.442      ; 2.406      ;
; -0.502 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.495      ; 1.986      ;
; -0.493 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.495      ; 1.995      ;
; -0.432 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[4]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; -0.500       ; 2.123      ; 1.684      ;
; -0.423 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[5]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; -0.500       ; 2.123      ; 1.693      ;
; -0.398 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.442      ; 2.537      ;
; -0.389 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.442      ; 2.546      ;
; -0.362 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.495      ; 2.126      ;
; -0.353 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.495      ; 2.135      ;
; -0.292 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[6]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; -0.500       ; 2.123      ; 1.824      ;
; -0.283 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[7]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; -0.500       ; 2.123      ; 1.833      ;
; -0.258 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.442      ; 2.677      ;
; -0.249 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.442      ; 2.686      ;
; -0.222 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.495      ; 2.266      ;
; -0.160 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.442      ; 2.275      ;
; -0.118 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.442      ; 2.817      ;
; -0.109 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.442      ; 2.826      ;
; -0.029 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.442      ; 2.406      ;
; -0.020 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.442      ; 2.415      ;
; 0.022  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.442      ; 2.957      ;
; 0.031  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.442      ; 2.966      ;
; 0.111  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.442      ; 2.546      ;
; 0.120  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.442      ; 2.555      ;
; 0.251  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.442      ; 2.686      ;
; 0.260  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.442      ; 2.695      ;
; 0.391  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.442      ; 2.826      ;
; 0.400  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.442      ; 2.835      ;
; 0.531  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.442      ; 2.966      ;
; 0.540  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.442      ; 2.975      ;
; 0.671  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.442      ; 3.106      ;
; 0.768  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[1]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[1]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.029      ;
; 0.769  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[5]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[5]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.030      ;
; 0.769  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[7]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[7]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.030      ;
; 0.770  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[3]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[3]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.031      ;
; 0.770  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[6]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[6]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.031      ;
; 0.771  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[4]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[4]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.032      ;
; 0.772  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[2]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[2]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.033      ;
; 0.774  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.035      ;
; 0.775  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.036      ;
; 0.775  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.036      ;
; 0.775  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.036      ;
; 0.776  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.037      ;
; 0.776  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.037      ;
; 0.776  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.037      ;
; 0.776  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.037      ;
; 0.776  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.037      ;
; 0.776  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.037      ;
; 0.777  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.038      ;
; 0.779  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.040      ;
; 0.779  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.040      ;
; 0.792  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.053      ;
; 0.793  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.054      ;
; 0.793  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.054      ;
; 0.793  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.054      ;
; 0.793  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.054      ;
; 0.794  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.055      ;
; 0.794  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.055      ;
; 0.794  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.055      ;
; 0.794  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.055      ;
; 0.796  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.057      ;
; 0.796  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.049      ; 1.057      ;
; 0.964  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 2.617      ; 4.074      ;
; 1.090  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.614      ; 4.197      ;
; 1.114  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[1]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[2]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.058      ; 1.384      ;
; 1.114  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[5]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[6]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.058      ; 1.384      ;
; 1.115  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[3]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[4]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.058      ; 1.385      ;
; 1.122  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[6]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[7]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.058      ; 1.392      ;
; 1.123  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[4]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[5]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.058      ; 1.393      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor_de_clock:inst11|inst1'                                                                                                                             ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; 0.000 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.965      ; 2.438      ;
; 0.281 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.965      ; 2.719      ;
; 0.304 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.965      ; 2.752      ;
; 0.415 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.965      ; 2.863      ;
; 0.453 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 0.746      ;
; 0.460 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.965      ; 2.418      ;
; 0.465 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 0.758      ;
; 0.479 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.965      ; 2.917      ;
; 0.485 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.049      ; 0.746      ;
; 0.589 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 3.052      ; 4.124      ;
; 0.626 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.965      ; 3.074      ;
; 0.748 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.965      ; 2.706      ;
; 0.802 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.965      ; 2.750      ;
; 0.806 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 1.099      ;
; 0.826 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.965      ; 2.774      ;
; 0.888 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.965      ; 2.846      ;
; 0.909 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 3.060      ; 4.442      ;
; 0.984 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 1.277      ;
; 0.996 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 3.060      ; 4.529      ;
; 0.997 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 3.060      ; 4.530      ;
; 1.102 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.965      ; 3.050      ;
; 1.110 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.053      ; 1.375      ;
; 1.110 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.053      ; 1.375      ;
; 1.157 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; -0.500       ; 3.060      ; 4.210      ;
; 1.215 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 3.052      ; 4.250      ;
; 1.278 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; -0.500       ; 3.060      ; 4.331      ;
; 1.279 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; -0.500       ; 3.060      ; 4.332      ;
; 1.494 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.053      ; 1.759      ;
; 1.825 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 2.118      ;
; 1.826 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 2.119      ;
; 1.909 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 2.202      ;
; 1.910 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 2.203      ;
; 2.126 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.965      ; 4.584      ;
; 2.279 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 3.060      ; 5.832      ;
; 2.332 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 3.060      ; 5.875      ;
; 2.513 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 3.060      ; 5.566      ;
; 2.514 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.965      ; 4.472      ;
; 2.603 ; somador_condicional:inst21|inst5 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.125      ; 3.950      ;
; 2.604 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.030      ; 2.856      ;
; 2.626 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 3.060      ; 5.669      ;
; 2.640 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.965      ; 5.098      ;
; 2.642 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.965      ; 5.100      ;
; 2.664 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.030      ; 2.916      ;
; 2.704 ; somador_condicional:inst21|inst3 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.125      ; 4.051      ;
; 2.715 ; somador_condicional:inst21|inst4 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.125      ; 4.062      ;
; 2.716 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.030      ; 2.968      ;
; 2.770 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 3.060      ; 6.323      ;
; 2.771 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 3.060      ; 6.324      ;
; 2.796 ; somador_condicional:inst16|inst4 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.196      ; 4.204      ;
; 2.801 ; somador_condicional:inst16|inst3 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.196      ; 4.209      ;
; 2.802 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.053      ; 3.067      ;
; 2.823 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 3.060      ; 6.366      ;
; 2.824 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 3.060      ; 6.367      ;
; 3.012 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 3.060      ; 6.065      ;
; 3.024 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 3.060      ; 6.077      ;
; 3.031 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.965      ; 4.989      ;
; 3.033 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.965      ; 4.991      ;
; 3.102 ; somador_condicional:inst21|inst5 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.125      ; 4.449      ;
; 3.114 ; somador_condicional:inst21|inst5 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.125      ; 4.461      ;
; 3.121 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.030      ; 3.373      ;
; 3.123 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.030      ; 3.375      ;
; 3.125 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 3.060      ; 6.168      ;
; 3.137 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 3.060      ; 6.180      ;
; 3.154 ; somador_condicional:inst16|inst5 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.196      ; 4.562      ;
; 3.159 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.053      ; 3.424      ;
; 3.178 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.030      ; 3.430      ;
; 3.180 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.030      ; 3.432      ;
; 3.203 ; somador_condicional:inst21|inst3 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.125      ; 4.550      ;
; 3.214 ; somador_condicional:inst21|inst4 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.125      ; 4.561      ;
; 3.215 ; somador_condicional:inst21|inst3 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.125      ; 4.562      ;
; 3.226 ; somador_condicional:inst21|inst4 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.125      ; 4.573      ;
; 3.233 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.030      ; 3.485      ;
; 3.235 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.030      ; 3.487      ;
; 3.295 ; somador_condicional:inst16|inst4 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.196      ; 4.703      ;
; 3.300 ; somador_condicional:inst16|inst3 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.196      ; 4.708      ;
; 3.307 ; somador_condicional:inst16|inst4 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.196      ; 4.715      ;
; 3.312 ; somador_condicional:inst16|inst3 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.196      ; 4.720      ;
; 3.653 ; somador_condicional:inst16|inst5 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.196      ; 5.061      ;
; 3.665 ; somador_condicional:inst16|inst5 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.196      ; 5.073      ;
; 3.675 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.053      ; 3.940      ;
; 4.411 ; somador_condicional:inst23|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.431     ; 3.212      ;
; 4.412 ; somador_condicional:inst23|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -2.526     ; 2.118      ;
; 4.597 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -2.526     ; 2.303      ;
; 4.655 ; somador_condicional:inst23|inst3 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.431     ; 3.456      ;
; 4.711 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -2.526     ; 2.417      ;
; 4.733 ; somador_condicional:inst23|inst4 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.431     ; 3.534      ;
; 4.910 ; somador_condicional:inst23|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.431     ; 3.711      ;
; 4.922 ; somador_condicional:inst23|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.431     ; 3.723      ;
; 4.929 ; somador_condicional:inst23|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -2.526     ; 2.635      ;
; 4.931 ; somador_condicional:inst23|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -2.526     ; 2.637      ;
; 5.111 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -2.526     ; 2.817      ;
; 5.113 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -2.526     ; 2.819      ;
; 5.154 ; somador_condicional:inst23|inst3 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.431     ; 3.955      ;
; 5.166 ; somador_condicional:inst23|inst3 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.431     ; 3.967      ;
; 5.225 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -2.526     ; 2.931      ;
; 5.227 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -2.526     ; 2.933      ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'somador_condicional:inst21|inst2'                                                                                                                             ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.453 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 0.758      ;
; 0.713 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 1.006      ;
; 1.152 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; -0.500       ; 4.702      ; 5.847      ;
; 1.168 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 4.702      ; 6.363      ;
; 1.249 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 1.542      ;
; 1.267 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 4.702      ; 6.462      ;
; 1.373 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 4.702      ; 6.548      ;
; 1.398 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 4.702      ; 6.593      ;
; 1.406 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 4.702      ; 6.591      ;
; 1.440 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; -0.500       ; 4.702      ; 6.135      ;
; 1.606 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; -0.500       ; 4.702      ; 6.301      ;
; 1.628 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; -0.500       ; 4.702      ; 6.323      ;
; 1.718 ; somador_condicional:inst21|inst5 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.767      ; 4.707      ;
; 1.741 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; -0.500       ; 4.702      ; 6.426      ;
; 1.819 ; somador_condicional:inst21|inst3 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.767      ; 4.808      ;
; 1.830 ; somador_condicional:inst21|inst4 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.767      ; 4.819      ;
; 1.855 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 4.702      ; 7.030      ;
; 1.858 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 4.702      ; 7.033      ;
; 1.888 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 4.702      ; 7.073      ;
; 1.891 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 4.702      ; 7.076      ;
; 1.891 ; somador_condicional:inst16|inst4 ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 2.838      ; 4.961      ;
; 1.896 ; somador_condicional:inst16|inst3 ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 2.838      ; 4.966      ;
; 2.083 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; -0.500       ; 4.702      ; 6.778      ;
; 2.086 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; -0.500       ; 4.702      ; 6.781      ;
; 2.173 ; somador_condicional:inst21|inst5 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.767      ; 5.162      ;
; 2.175 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 2.468      ;
; 2.176 ; somador_condicional:inst21|inst5 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.767      ; 5.165      ;
; 2.178 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 2.471      ;
; 2.180 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 2.473      ;
; 2.183 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 2.476      ;
; 2.196 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; -0.500       ; 4.702      ; 6.881      ;
; 2.199 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; -0.500       ; 4.702      ; 6.884      ;
; 2.249 ; somador_condicional:inst16|inst5 ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 2.838      ; 5.319      ;
; 2.274 ; somador_condicional:inst21|inst3 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.767      ; 5.263      ;
; 2.277 ; somador_condicional:inst21|inst3 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.767      ; 5.266      ;
; 2.285 ; somador_condicional:inst21|inst4 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.767      ; 5.274      ;
; 2.288 ; somador_condicional:inst21|inst4 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.767      ; 5.277      ;
; 2.346 ; somador_condicional:inst16|inst4 ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 2.838      ; 5.416      ;
; 2.349 ; somador_condicional:inst16|inst4 ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 2.838      ; 5.419      ;
; 2.351 ; somador_condicional:inst16|inst3 ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 2.838      ; 5.421      ;
; 2.354 ; somador_condicional:inst16|inst3 ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 2.838      ; 5.424      ;
; 2.704 ; somador_condicional:inst16|inst5 ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 2.838      ; 5.774      ;
; 2.707 ; somador_condicional:inst16|inst5 ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 2.838      ; 5.777      ;
; 3.998 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 4.291      ;
; 5.032 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 5.325      ;
; 5.487 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 5.780      ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'somador_condicional:inst16|inst2'                                                                                                                             ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.464 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 2.040      ; 2.987      ;
; 0.485 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.049      ; 0.746      ;
; 0.513 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 2.040      ; 3.036      ;
; 0.514 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 2.040      ; 3.037      ;
; 0.515 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 2.040      ; 3.038      ;
; 0.678 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 2.040      ; 3.201      ;
; 0.774 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 2.040      ; 3.297      ;
; 0.797 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 2.040      ; 3.320      ;
; 0.817 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.054      ; 1.083      ;
; 0.899 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 2.040      ; 2.922      ;
; 0.963 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; -0.500       ; 2.040      ; 2.986      ;
; 0.989 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 2.040      ; 3.012      ;
; 1.063 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 2.040      ; 3.086      ;
; 1.107 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; -0.500       ; 2.040      ; 3.130      ;
; 1.224 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; -0.500       ; 2.040      ; 3.247      ;
; 1.326 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 2.040      ; 3.349      ;
; 2.435 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 2.040      ; 4.948      ;
; 2.670 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.054      ; 2.936      ;
; 2.842 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 2.040      ; 4.855      ;
; 2.870 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.054      ; 3.136      ;
; 2.913 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 2.040      ; 5.426      ;
; 2.931 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.054      ; 3.197      ;
; 2.982 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.054      ; 3.248      ;
; 2.990 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.176      ; 3.388      ;
; 2.991 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.176      ; 3.389      ;
; 3.174 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 2.040      ; 5.687      ;
; 3.347 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.176      ; 3.745      ;
; 3.374 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 2.040      ; 5.387      ;
; 3.402 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.054      ; 3.668      ;
; 3.468 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.176      ; 3.866      ;
; 3.469 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.176      ; 3.867      ;
; 3.635 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 2.040      ; 5.648      ;
; 3.729 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.176      ; 4.127      ;
; 3.730 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.176      ; 4.128      ;
; 3.825 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.176      ; 4.223      ;
; 4.086 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.176      ; 4.484      ;
; 4.627 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.451     ; 2.398      ;
; 4.853 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.451     ; 2.624      ;
; 4.949 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.451     ; 2.720      ;
; 5.159 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.451     ; 2.930      ;
; 5.331 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.451     ; 3.102      ;
; 5.420 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.451     ; 3.191      ;
; 5.445 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.451     ; 3.216      ;
; 5.592 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.451     ; 3.363      ;
; 5.706 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.451     ; 3.477      ;
; 5.983 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.451     ; 3.754      ;
; 6.515 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.451     ; 4.286      ;
; 6.776 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.451     ; 4.547      ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'mux_display:inst5|inst2'                                                                                                  ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.497 ; mux_display:inst5|inst1 ; mux_display:inst5|inst1 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; 0.000        ; 0.049      ; 0.758      ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]'                                                                                                  ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.680 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] ; 0.000        ; 4.033      ; 5.186      ;
; 1.265 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] ; -0.500       ; 4.033      ; 5.271      ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'DivisorRap:inst15|inst2'                                                                                                  ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.700 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; DivisorRap:inst15|inst2 ; 0.000        ; 1.967      ; 3.140      ;
; 1.176 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; DivisorRap:inst15|inst2 ; -0.500       ; 1.967      ; 3.116      ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'                                                                                                                    ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.949 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 0.000        ; 6.007      ; 7.439      ;
; 1.402 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -0.500       ; 6.007      ; 7.392      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'somador_condicional:inst16|inst2'                                                                                                                          ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -4.561 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.054     ; 5.528      ;
; -4.556 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.049     ; 5.528      ;
; -4.157 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.054     ; 5.124      ;
; -4.152 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.049     ; 5.124      ;
; -4.126 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.054     ; 5.093      ;
; -4.126 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.054     ; 5.093      ;
; -2.615 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 1.935      ; 5.322      ;
; -2.615 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 1.935      ; 5.322      ;
; -2.026 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 1.935      ; 5.233      ;
; -2.026 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 1.935      ; 5.233      ;
; -1.785 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.054     ; 2.752      ;
; -1.780 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.049     ; 2.752      ;
; -1.697 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.054     ; 2.664      ;
; -1.697 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.054     ; 2.664      ;
; -1.650 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.054     ; 2.617      ;
; -1.650 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.054     ; 2.617      ;
; -0.823 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 1.935      ; 3.530      ;
; -0.823 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 1.935      ; 3.530      ;
; -0.237 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 1.935      ; 3.444      ;
; -0.237 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 1.935      ; 3.444      ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'divisor_de_clock:inst11|inst1'                                                                                                                          ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; -2.639 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.053     ; 3.587      ;
; -2.621 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.053     ; 3.569      ;
; -2.617 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.049     ; 3.569      ;
; -2.440 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.049     ; 3.392      ;
; -2.426 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.053     ; 3.374      ;
; -2.426 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.053     ; 3.374      ;
; -2.378 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.053     ; 3.326      ;
; -2.360 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.053     ; 3.308      ;
; -2.356 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.049     ; 3.308      ;
; -2.187 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.864      ; 4.823      ;
; -1.724 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.864      ; 4.860      ;
; -1.643 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.943      ; 3.587      ;
; -1.545 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.081     ; 2.465      ;
; -1.545 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.081     ; 2.465      ;
; -1.448 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.943      ; 3.392      ;
; -1.437 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.081     ; 2.357      ;
; -1.437 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.081     ; 2.357      ;
; -1.382 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.943      ; 3.326      ;
; -1.357 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.081     ; 2.277      ;
; -1.357 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.081     ; 2.277      ;
; -1.324 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.081     ; 2.244      ;
; -1.324 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.081     ; 2.244      ;
; -1.238 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.081     ; 2.158      ;
; -1.238 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.081     ; 2.158      ;
; -1.190 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.081     ; 2.110      ;
; -1.190 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.081     ; 2.110      ;
; -1.143 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 2.908      ; 4.823      ;
; -1.051 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.081     ; 1.971      ;
; -1.051 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.081     ; 1.971      ;
; -1.051 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.081     ; 1.971      ;
; -1.051 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.081     ; 1.971      ;
; -1.011 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.864      ; 3.647      ;
; -1.011 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.864      ; 3.647      ;
; -0.680 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 2.908      ; 4.860      ;
; -0.350 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.864      ; 3.486      ;
; -0.350 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.864      ; 3.486      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'somador_condicional:inst21|inst2'                                                                                                                          ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.470 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 2.390      ;
; -1.470 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 2.390      ;
; -1.460 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 2.380      ;
; -1.460 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 2.380      ;
; -1.421 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 2.341      ;
; -1.421 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 2.341      ;
; -1.409 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 2.329      ;
; -1.409 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 2.329      ;
; -1.200 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 2.120      ;
; -1.200 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 2.120      ;
; -1.199 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 2.119      ;
; -1.199 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 2.119      ;
; -1.072 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 1.992      ;
; -1.072 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 1.992      ;
; -1.033 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 1.953      ;
; -1.033 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.081     ; 1.953      ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'somador_condicional:inst16|inst2'                                                                                                                          ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.780 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 2.040      ; 3.303      ;
; 0.780 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 2.040      ; 3.303      ;
; 1.367 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 2.040      ; 3.390      ;
; 1.367 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 2.040      ; 3.390      ;
; 2.215 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.054      ; 2.481      ;
; 2.215 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.054      ; 2.481      ;
; 2.231 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.054      ; 2.497      ;
; 2.231 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.054      ; 2.497      ;
; 2.371 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.054      ; 2.637      ;
; 2.376 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.049      ; 2.637      ;
; 2.433 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 2.040      ; 4.956      ;
; 2.433 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 2.040      ; 4.956      ;
; 2.994 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 2.040      ; 5.017      ;
; 2.994 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 2.040      ; 5.017      ;
; 4.575 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.054      ; 4.841      ;
; 4.575 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.054      ; 4.841      ;
; 4.599 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.054      ; 4.865      ;
; 4.604 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.049      ; 4.865      ;
; 4.979 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.054      ; 5.245      ;
; 4.984 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.049      ; 5.245      ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'divisor_de_clock:inst11|inst1'                                                                                                                          ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; 0.865 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.965      ; 3.313      ;
; 0.865 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.965      ; 3.313      ;
; 1.128 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 3.052      ; 4.663      ;
; 1.345 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.965      ; 3.293      ;
; 1.345 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.965      ; 3.293      ;
; 1.527 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 1.820      ;
; 1.527 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 1.820      ;
; 1.543 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 1.836      ;
; 1.543 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 1.836      ;
; 1.583 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.188      ; 2.983      ;
; 1.597 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 3.052      ; 4.632      ;
; 1.636 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 1.929      ;
; 1.636 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 1.929      ;
; 1.678 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 1.971      ;
; 1.678 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 1.971      ;
; 1.736 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 2.029      ;
; 1.736 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 2.029      ;
; 1.738 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 2.031      ;
; 1.738 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 2.031      ;
; 1.801 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.188      ; 3.201      ;
; 1.931 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 2.224      ;
; 1.931 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 2.224      ;
; 1.970 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.188      ; 3.370      ;
; 2.041 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 2.334      ;
; 2.041 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.081      ; 2.334      ;
; 2.215 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.965      ; 4.663      ;
; 2.684 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.965      ; 4.632      ;
; 2.701 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.053      ; 2.966      ;
; 2.705 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.049      ; 2.966      ;
; 2.718 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.053      ; 2.983      ;
; 2.920 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.053      ; 3.185      ;
; 2.920 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.053      ; 3.185      ;
; 2.940 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.049      ; 3.201      ;
; 3.070 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.053      ; 3.335      ;
; 3.074 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.049      ; 3.335      ;
; 3.105 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.053      ; 3.370      ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'somador_condicional:inst21|inst2'                                                                                                                          ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.511 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 1.804      ;
; 1.511 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 1.804      ;
; 1.558 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 1.851      ;
; 1.558 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 1.851      ;
; 1.640 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 1.933      ;
; 1.640 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 1.933      ;
; 1.692 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 1.985      ;
; 1.692 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 1.985      ;
; 1.751 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 2.044      ;
; 1.751 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 2.044      ;
; 1.759 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 2.052      ;
; 1.759 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 2.052      ;
; 1.850 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 2.143      ;
; 1.850 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 2.143      ;
; 1.863 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 2.156      ;
; 1.863 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.081      ; 2.156      ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                 ;
+-------------+-----------------+----------------------------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name                       ; Note                                           ;
+-------------+-----------------+----------------------------------+------------------------------------------------+
; 136.65 MHz  ; 136.65 MHz      ; somador_condicional:inst16|inst2 ;                                                ;
; 153.14 MHz  ; 153.14 MHz      ; CLK                              ;                                                ;
; 159.49 MHz  ; 159.49 MHz      ; somador_condicional:inst21|inst2 ;                                                ;
; 222.22 MHz  ; 222.22 MHz      ; divisor_de_clock:inst11|inst1    ;                                                ;
; 1262.63 MHz ; 402.09 MHz      ; mux_display:inst5|inst2          ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+----------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                           ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; somador_condicional:inst16|inst2                                                    ; -6.727 ; -18.442       ;
; divisor_de_clock:inst11|inst1                                                       ; -6.128 ; -35.007       ;
; CLK                                                                                 ; -5.530 ; -142.796      ;
; somador_condicional:inst21|inst2                                                    ; -5.270 ; -15.055       ;
; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -2.333 ; -2.333        ;
; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; -0.999 ; -0.999        ;
; DivisorRap:inst15|inst2                                                             ; -0.554 ; -0.554        ;
; mux_display:inst5|inst2                                                             ; 0.208  ; 0.000         ;
+-------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                            ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                 ; -1.464 ; -25.205       ;
; divisor_de_clock:inst11|inst1                                                       ; -0.023 ; -0.023        ;
; somador_condicional:inst21|inst2                                                    ; 0.402  ; 0.000         ;
; somador_condicional:inst16|inst2                                                    ; 0.430  ; 0.000         ;
; mux_display:inst5|inst2                                                             ; 0.445  ; 0.000         ;
; DivisorRap:inst15|inst2                                                             ; 0.600  ; 0.000         ;
; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; 0.618  ; 0.000         ;
; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 0.990  ; 0.000         ;
+-------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                     ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; somador_condicional:inst16|inst2 ; -4.165 ; -11.520       ;
; divisor_de_clock:inst11|inst1    ; -2.428 ; -13.718       ;
; somador_condicional:inst21|inst2 ; -1.230 ; -4.838        ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                     ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; somador_condicional:inst16|inst2 ; 0.690 ; 0.000         ;
; divisor_de_clock:inst11|inst1    ; 0.703 ; 0.000         ;
; somador_condicional:inst21|inst2 ; 1.382 ; 0.000         ;
+----------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                             ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                 ; -3.000 ; -52.071       ;
; divisor_de_clock:inst11|inst1                                                       ; -1.487 ; -11.896       ;
; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -1.487 ; -6.330        ;
; somador_condicional:inst16|inst2                                                    ; -1.487 ; -5.948        ;
; somador_condicional:inst21|inst2                                                    ; -1.487 ; -5.948        ;
; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; -1.487 ; -1.500        ;
; DivisorRap:inst15|inst2                                                             ; -1.487 ; -1.487        ;
; mux_display:inst5|inst2                                                             ; -1.487 ; -1.487        ;
+-------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'somador_condicional:inst16|inst2'                                                                                                                              ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -6.727 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.563     ; 5.176      ;
; -5.935 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.563     ; 4.384      ;
; -5.660 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.563     ; 4.109      ;
; -5.515 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.563     ; 3.964      ;
; -5.468 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.563     ; 3.917      ;
; -5.423 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.563     ; 3.872      ;
; -4.868 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.563     ; 3.317      ;
; -4.723 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.563     ; 3.172      ;
; -4.631 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.563     ; 3.080      ;
; -4.401 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.563     ; 2.850      ;
; -4.256 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.563     ; 2.705      ;
; -4.164 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -2.563     ; 2.613      ;
; -4.099 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; -0.053     ; 5.058      ;
; -3.748 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; -0.053     ; 4.707      ;
; -3.743 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; -0.053     ; 4.702      ;
; -3.693 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.049     ; 4.666      ;
; -3.593 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.044     ; 4.571      ;
; -3.587 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.049     ; 4.560      ;
; -3.307 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; -0.053     ; 4.266      ;
; -3.183 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 1.810      ; 6.255      ;
; -3.173 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 1.810      ; 6.235      ;
; -3.159 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 1.810      ; 5.731      ;
; -3.064 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 1.810      ; 5.626      ;
; -2.956 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; -0.053     ; 3.915      ;
; -2.951 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; -0.053     ; 3.910      ;
; -2.896 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.044     ; 3.874      ;
; -2.840 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; -0.053     ; 3.799      ;
; -2.806 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.049     ; 3.779      ;
; -2.795 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.049     ; 3.768      ;
; -2.599 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 1.810      ; 5.171      ;
; -2.504 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 1.810      ; 5.066      ;
; -2.489 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; -0.053     ; 3.448      ;
; -2.484 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; -0.053     ; 3.443      ;
; -2.434 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.049     ; 3.407      ;
; -2.391 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 1.810      ; 5.463      ;
; -2.381 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 1.810      ; 5.443      ;
; -2.373 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; 1.810      ; 5.435      ;
; -2.339 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.049     ; 3.312      ;
; -2.323 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.044     ; 3.301      ;
; -2.106 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.500        ; 1.810      ; 4.668      ;
; -2.063 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 1.810      ; 4.635      ;
; -1.968 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 1.810      ; 4.530      ;
; -1.924 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 1.810      ; 4.996      ;
; -1.914 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 1.810      ; 4.976      ;
; -0.468 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.500        ; 1.810      ; 3.030      ;
; -0.418 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.500        ; 1.810      ; 2.980      ;
; -0.312 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 1.810      ; 2.874      ;
; -0.201 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; 1.810      ; 3.263      ;
; 0.021  ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; 1.810      ; 3.041      ;
; 0.125  ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 1.810      ; 2.937      ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor_de_clock:inst11|inst1'                                                                                                                              ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; -6.128 ; somador_condicional:inst23|inst5 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.684     ; 5.446      ;
; -6.128 ; somador_condicional:inst23|inst5 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.684     ; 5.446      ;
; -5.660 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.604     ; 4.058      ;
; -5.658 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.604     ; 4.056      ;
; -5.460 ; somador_condicional:inst23|inst5 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.684     ; 4.778      ;
; -5.194 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.604     ; 3.592      ;
; -5.061 ; somador_condicional:inst23|inst4 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.684     ; 4.379      ;
; -5.061 ; somador_condicional:inst23|inst4 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.684     ; 4.379      ;
; -4.916 ; somador_condicional:inst23|inst3 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.684     ; 4.234      ;
; -4.916 ; somador_condicional:inst23|inst3 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.684     ; 4.234      ;
; -4.824 ; somador_condicional:inst23|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.684     ; 4.142      ;
; -4.824 ; somador_condicional:inst23|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.684     ; 4.142      ;
; -4.593 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.604     ; 2.991      ;
; -4.591 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.604     ; 2.989      ;
; -4.448 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.604     ; 2.846      ;
; -4.446 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.604     ; 2.844      ;
; -4.393 ; somador_condicional:inst23|inst4 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.684     ; 3.711      ;
; -4.356 ; somador_condicional:inst23|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.604     ; 2.754      ;
; -4.354 ; somador_condicional:inst23|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.604     ; 2.752      ;
; -4.248 ; somador_condicional:inst23|inst3 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.684     ; 3.566      ;
; -4.156 ; somador_condicional:inst23|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.684     ; 3.474      ;
; -4.127 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.604     ; 2.525      ;
; -3.982 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.604     ; 2.380      ;
; -3.890 ; somador_condicional:inst23|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -2.604     ; 2.288      ;
; -3.500 ; somador_condicional:inst16|inst5 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.826      ; 5.328      ;
; -3.500 ; somador_condicional:inst16|inst5 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.826      ; 5.328      ;
; -3.149 ; somador_condicional:inst16|inst3 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.826      ; 4.977      ;
; -3.149 ; somador_condicional:inst16|inst3 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.826      ; 4.977      ;
; -3.144 ; somador_condicional:inst16|inst4 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.826      ; 4.972      ;
; -3.144 ; somador_condicional:inst16|inst4 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.826      ; 4.972      ;
; -3.141 ; somador_condicional:inst21|inst4 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.783      ; 4.936      ;
; -3.141 ; somador_condicional:inst21|inst4 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.783      ; 4.936      ;
; -3.046 ; somador_condicional:inst21|inst5 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.783      ; 4.841      ;
; -3.046 ; somador_condicional:inst21|inst5 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.783      ; 4.841      ;
; -3.035 ; somador_condicional:inst21|inst3 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.783      ; 4.830      ;
; -3.035 ; somador_condicional:inst21|inst3 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.783      ; 4.830      ;
; -2.984 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.048     ; 3.938      ;
; -2.982 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.044     ; 3.940      ;
; -2.832 ; somador_condicional:inst16|inst5 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.826      ; 4.660      ;
; -2.673 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.137     ; 3.548      ;
; -2.671 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.137     ; 3.546      ;
; -2.635 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.048     ; 3.589      ;
; -2.633 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.048     ; 3.587      ;
; -2.630 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.048     ; 3.584      ;
; -2.628 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 2.689      ; 6.069      ;
; -2.628 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 2.689      ; 6.069      ;
; -2.624 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.044     ; 3.582      ;
; -2.584 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 2.689      ; 6.525      ;
; -2.584 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 2.689      ; 6.525      ;
; -2.578 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.137     ; 3.453      ;
; -2.576 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.137     ; 3.451      ;
; -2.574 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 2.689      ; 6.505      ;
; -2.574 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 2.689      ; 6.505      ;
; -2.567 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.137     ; 3.442      ;
; -2.565 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.137     ; 3.440      ;
; -2.533 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 2.689      ; 5.964      ;
; -2.533 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 2.689      ; 5.964      ;
; -2.520 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.048     ; 3.474      ;
; -2.481 ; somador_condicional:inst16|inst3 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.826      ; 4.309      ;
; -2.476 ; somador_condicional:inst16|inst4 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.826      ; 4.304      ;
; -2.473 ; somador_condicional:inst21|inst4 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.783      ; 4.268      ;
; -2.378 ; somador_condicional:inst21|inst5 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.783      ; 4.173      ;
; -2.367 ; somador_condicional:inst21|inst3 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.783      ; 4.162      ;
; -2.322 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.769      ; 4.843      ;
; -2.322 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.769      ; 4.843      ;
; -2.227 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.769      ; 4.738      ;
; -2.227 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.769      ; 4.738      ;
; -2.207 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.137     ; 3.082      ;
; -2.165 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.044     ; 3.123      ;
; -2.164 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.048     ; 3.118      ;
; -2.116 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.769      ; 5.137      ;
; -2.114 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.769      ; 5.135      ;
; -2.112 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.137     ; 2.987      ;
; -2.106 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.769      ; 5.117      ;
; -2.104 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.769      ; 5.115      ;
; -2.101 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.137     ; 2.976      ;
; -1.916 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 2.689      ; 5.857      ;
; -1.906 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 2.689      ; 5.837      ;
; -1.902 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 2.689      ; 5.343      ;
; -1.854 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.769      ; 4.375      ;
; -1.807 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 2.689      ; 5.238      ;
; -1.759 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.769      ; 4.270      ;
; -1.664 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 2.689      ; 5.595      ;
; -1.650 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.769      ; 4.671      ;
; -1.640 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.769      ; 4.651      ;
; -1.459 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.073     ; 2.388      ;
; -1.459 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.073     ; 2.388      ;
; -1.447 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.073     ; 2.376      ;
; -1.447 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.073     ; 2.376      ;
; -1.334 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.500        ; 2.689      ; 4.765      ;
; -0.869 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.500        ; 2.689      ; 4.300      ;
; -0.779 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 2.679      ; 4.210      ;
; -0.743 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 2.689      ; 4.674      ;
; -0.565 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.500        ; 2.689      ; 3.996      ;
; -0.478 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 2.689      ; 4.409      ;
; -0.408 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.073     ; 1.337      ;
; -0.277 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.073     ; 1.206      ;
; -0.241 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.769      ; 2.752      ;
; -0.165 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 2.679      ; 4.096      ;
; -0.144 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.769      ; 2.655      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.530 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.483      ;
; -5.530 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.483      ;
; -5.530 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.483      ;
; -5.530 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.483      ;
; -5.530 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.483      ;
; -5.530 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.483      ;
; -5.530 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.483      ;
; -5.530 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.483      ;
; -5.530 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.483      ;
; -5.530 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.483      ;
; -5.530 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.483      ;
; -5.525 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.044     ; 6.483      ;
; -5.505 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.458      ;
; -5.505 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.458      ;
; -5.505 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.458      ;
; -5.505 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.458      ;
; -5.505 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.458      ;
; -5.505 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.458      ;
; -5.505 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.458      ;
; -5.505 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.458      ;
; -5.505 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.458      ;
; -5.505 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.458      ;
; -5.505 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.458      ;
; -5.500 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.044     ; 6.458      ;
; -5.471 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; 0.010      ; 6.483      ;
; -5.446 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; 0.010      ; 6.458      ;
; -5.396 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.349      ;
; -5.396 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.349      ;
; -5.396 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.349      ;
; -5.396 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.349      ;
; -5.396 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.349      ;
; -5.396 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.349      ;
; -5.396 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.349      ;
; -5.396 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.349      ;
; -5.396 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.349      ;
; -5.396 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.349      ;
; -5.396 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.349      ;
; -5.391 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.044     ; 6.349      ;
; -5.362 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.315      ;
; -5.362 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.315      ;
; -5.362 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.315      ;
; -5.362 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.315      ;
; -5.362 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.315      ;
; -5.362 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.315      ;
; -5.362 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.315      ;
; -5.362 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.315      ;
; -5.362 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.315      ;
; -5.362 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.315      ;
; -5.362 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.315      ;
; -5.357 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.044     ; 6.315      ;
; -5.337 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; 0.010      ; 6.349      ;
; -5.334 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.222      ;
; -5.334 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.222      ;
; -5.334 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.222      ;
; -5.334 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.222      ;
; -5.334 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.222      ;
; -5.334 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.222      ;
; -5.334 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.222      ;
; -5.334 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.222      ;
; -5.334 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.222      ;
; -5.334 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.222      ;
; -5.334 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.222      ;
; -5.334 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.222      ;
; -5.309 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.197      ;
; -5.309 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.197      ;
; -5.309 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.197      ;
; -5.309 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.197      ;
; -5.309 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.197      ;
; -5.309 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.197      ;
; -5.309 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.197      ;
; -5.309 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.197      ;
; -5.309 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.197      ;
; -5.309 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.197      ;
; -5.309 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.197      ;
; -5.309 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; CLK          ; CLK         ; 1.000        ; -0.114     ; 6.197      ;
; -5.303 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; 0.010      ; 6.315      ;
; -5.283 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.236      ;
; -5.283 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.236      ;
; -5.283 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.236      ;
; -5.283 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.236      ;
; -5.283 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.236      ;
; -5.283 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.236      ;
; -5.283 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.236      ;
; -5.283 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.236      ;
; -5.283 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.236      ;
; -5.283 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.236      ;
; -5.283 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.236      ;
; -5.278 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.044     ; 6.236      ;
; -5.240 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.193      ;
; -5.240 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.193      ;
; -5.240 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.193      ;
; -5.240 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.193      ;
; -5.240 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.193      ;
; -5.240 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.193      ;
; -5.240 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.193      ;
; -5.240 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.193      ;
; -5.240 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.193      ;
; -5.240 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.193      ;
; -5.240 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.049     ; 6.193      ;
; -5.235 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.044     ; 6.193      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'somador_condicional:inst21|inst2'                                                                                                                              ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -5.270 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 6.200      ;
; -5.258 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 6.188      ;
; -4.527 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 5.457      ;
; -4.203 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 5.133      ;
; -4.191 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 5.121      ;
; -4.058 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 4.988      ;
; -4.046 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 4.976      ;
; -3.966 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 4.896      ;
; -3.954 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 4.884      ;
; -3.460 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 4.390      ;
; -3.315 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 4.245      ;
; -3.223 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 4.153      ;
; -2.765 ; somador_condicional:inst16|inst5 ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 2.315      ; 6.082      ;
; -2.753 ; somador_condicional:inst16|inst5 ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 2.315      ; 6.070      ;
; -2.414 ; somador_condicional:inst16|inst3 ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 2.315      ; 5.731      ;
; -2.409 ; somador_condicional:inst16|inst4 ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 2.315      ; 5.726      ;
; -2.406 ; somador_condicional:inst21|inst4 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 2.272      ; 5.690      ;
; -2.402 ; somador_condicional:inst16|inst3 ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 2.315      ; 5.719      ;
; -2.397 ; somador_condicional:inst16|inst4 ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 2.315      ; 5.714      ;
; -2.394 ; somador_condicional:inst21|inst4 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 2.272      ; 5.678      ;
; -2.311 ; somador_condicional:inst21|inst5 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 2.272      ; 5.595      ;
; -2.300 ; somador_condicional:inst21|inst3 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 2.272      ; 5.584      ;
; -2.299 ; somador_condicional:inst21|inst5 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 2.272      ; 5.583      ;
; -2.288 ; somador_condicional:inst21|inst3 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 2.272      ; 5.572      ;
; -2.022 ; somador_condicional:inst16|inst5 ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 2.315      ; 5.339      ;
; -1.849 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 4.178      ; 7.279      ;
; -1.839 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 4.178      ; 7.259      ;
; -1.837 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 4.178      ; 7.267      ;
; -1.827 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 4.178      ; 7.247      ;
; -1.817 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.500        ; 4.178      ; 6.747      ;
; -1.805 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.500        ; 4.178      ; 6.735      ;
; -1.722 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.500        ; 4.178      ; 6.642      ;
; -1.710 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.500        ; 4.178      ; 6.630      ;
; -1.671 ; somador_condicional:inst16|inst3 ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 2.315      ; 4.988      ;
; -1.666 ; somador_condicional:inst16|inst4 ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 2.315      ; 4.983      ;
; -1.663 ; somador_condicional:inst21|inst4 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 2.272      ; 4.947      ;
; -1.568 ; somador_condicional:inst21|inst5 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 2.272      ; 4.852      ;
; -1.557 ; somador_condicional:inst21|inst3 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 2.272      ; 4.841      ;
; -1.258 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 4.178      ; 6.678      ;
; -1.246 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 4.178      ; 6.666      ;
; -1.185 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.500        ; 4.178      ; 6.105      ;
; -1.173 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.500        ; 4.178      ; 6.093      ;
; -1.138 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.500        ; 4.178      ; 6.068      ;
; -1.112 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 4.178      ; 6.532      ;
; -1.106 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 4.178      ; 6.536      ;
; -1.096 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 4.178      ; 6.516      ;
; -1.087 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.500        ; 4.178      ; 6.007      ;
; -1.043 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.500        ; 4.178      ; 5.963      ;
; 0.160  ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 0.770      ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'                                                                                                                     ;
+--------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.333 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 0.500        ; 4.125      ; 7.210      ;
; -1.938 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 1.000        ; 4.125      ; 7.315      ;
+--------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]'                                                                                                   ;
+--------+-------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.999 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] ; 0.500        ; 3.357      ; 5.118      ;
; -0.411 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] ; 1.000        ; 3.357      ; 5.030      ;
+--------+-------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'DivisorRap:inst15|inst2'                                                                                                   ;
+--------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.554 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; DivisorRap:inst15|inst2 ; 0.500        ; 1.769      ; 3.085      ;
; -0.110 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; DivisorRap:inst15|inst2 ; 1.000        ; 1.769      ; 3.141      ;
+--------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'mux_display:inst5|inst2'                                                                                                  ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.208 ; mux_display:inst5|inst1 ; mux_display:inst5|inst1 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; 1.000        ; -0.044     ; 0.770      ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.464 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.304      ; 1.295      ;
; -1.449 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.304      ; 1.310      ;
; -1.342 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.304      ; 1.417      ;
; -1.327 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.304      ; 1.432      ;
; -1.220 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.304      ; 1.539      ;
; -1.205 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.304      ; 1.554      ;
; -1.148 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[1]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 1.970      ; 1.277      ;
; -1.133 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[2]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 1.970      ; 1.292      ;
; -1.098 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.304      ; 1.661      ;
; -1.083 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.304      ; 1.676      ;
; -1.026 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[3]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 1.970      ; 1.399      ;
; -1.011 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[4]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 1.970      ; 1.414      ;
; -0.976 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.304      ; 1.783      ;
; -0.965 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.304      ; 1.294      ;
; -0.961 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.304      ; 1.798      ;
; -0.904 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[5]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 1.970      ; 1.521      ;
; -0.889 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[6]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 1.970      ; 1.536      ;
; -0.858 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.304      ; 1.401      ;
; -0.854 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.304      ; 1.905      ;
; -0.843 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.304      ; 1.416      ;
; -0.839 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.304      ; 1.920      ;
; -0.782 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[7]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 1.970      ; 1.643      ;
; -0.736 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.304      ; 1.523      ;
; -0.721 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.304      ; 1.538      ;
; -0.687 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.259      ; 2.027      ;
; -0.672 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.259      ; 2.042      ;
; -0.650 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[1]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; -0.500       ; 1.970      ; 1.275      ;
; -0.614 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.304      ; 1.645      ;
; -0.599 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.304      ; 1.660      ;
; -0.565 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.259      ; 2.149      ;
; -0.550 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.259      ; 2.164      ;
; -0.543 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[2]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; -0.500       ; 1.970      ; 1.382      ;
; -0.528 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[3]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; -0.500       ; 1.970      ; 1.397      ;
; -0.492 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.304      ; 1.767      ;
; -0.477 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.304      ; 1.782      ;
; -0.443 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.259      ; 2.271      ;
; -0.428 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.259      ; 2.286      ;
; -0.421 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[4]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; -0.500       ; 1.970      ; 1.504      ;
; -0.406 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[5]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; -0.500       ; 1.970      ; 1.519      ;
; -0.370 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.304      ; 1.889      ;
; -0.355 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.304      ; 1.904      ;
; -0.321 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.259      ; 2.393      ;
; -0.306 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.259      ; 2.408      ;
; -0.299 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[6]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; -0.500       ; 1.970      ; 1.626      ;
; -0.284 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[7]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; -0.500       ; 1.970      ; 1.641      ;
; -0.248 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.304      ; 2.011      ;
; -0.199 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.259      ; 2.515      ;
; -0.188 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.259      ; 2.026      ;
; -0.184 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.259      ; 2.530      ;
; -0.081 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.259      ; 2.133      ;
; -0.077 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.259      ; 2.637      ;
; -0.066 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.259      ; 2.148      ;
; -0.062 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.259      ; 2.652      ;
; 0.041  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.259      ; 2.255      ;
; 0.056  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.259      ; 2.270      ;
; 0.163  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.259      ; 2.377      ;
; 0.178  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.259      ; 2.392      ;
; 0.285  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.259      ; 2.499      ;
; 0.300  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.259      ; 2.514      ;
; 0.407  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.259      ; 2.621      ;
; 0.422  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.259      ; 2.636      ;
; 0.529  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 2.259      ; 2.743      ;
; 0.712  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[1]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[1]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.951      ;
; 0.714  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[6]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[6]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.953      ;
; 0.715  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[3]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[3]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.954      ;
; 0.715  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[5]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[5]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.954      ;
; 0.715  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[7]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[7]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.954      ;
; 0.718  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[2]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[2]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.957      ;
; 0.718  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[4]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[4]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.957      ;
; 0.719  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.958      ;
; 0.720  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.959      ;
; 0.720  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.959      ;
; 0.720  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.959      ;
; 0.720  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.959      ;
; 0.720  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.959      ;
; 0.721  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.960      ;
; 0.721  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.960      ;
; 0.721  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.960      ;
; 0.722  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.961      ;
; 0.722  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.961      ;
; 0.726  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.965      ;
; 0.726  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.965      ;
; 0.733  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.972      ;
; 0.734  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.973      ;
; 0.734  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.973      ;
; 0.734  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.973      ;
; 0.735  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.974      ;
; 0.735  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.974      ;
; 0.735  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.974      ;
; 0.736  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.975      ;
; 0.736  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.975      ;
; 0.738  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.977      ;
; 0.739  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.044      ; 0.978      ;
; 0.824  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 2.406      ; 3.685      ;
; 0.918  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 2.400      ; 3.773      ;
; 1.025  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[6]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[7]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.052      ; 1.272      ;
; 1.026  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[1]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[2]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.052      ; 1.273      ;
; 1.027  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[2]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[3]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.052      ; 1.274      ;
; 1.027  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[4]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[5]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.052      ; 1.274      ;
; 1.031  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[3]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[4]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.052      ; 1.278      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor_de_clock:inst11|inst1'                                                                                                                               ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; -0.023 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.863      ; 2.275      ;
; 0.255  ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.863      ; 2.563      ;
; 0.281  ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.863      ; 2.579      ;
; 0.346  ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.863      ; 2.164      ;
; 0.401  ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 0.669      ;
; 0.401  ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 0.669      ;
; 0.408  ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.863      ; 2.716      ;
; 0.416  ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 0.684      ;
; 0.430  ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.044      ; 0.669      ;
; 0.477  ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.863      ; 2.775      ;
; 0.561  ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 2.811      ; 3.817      ;
; 0.582  ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.863      ; 2.890      ;
; 0.604  ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.863      ; 2.422      ;
; 0.677  ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.863      ; 2.485      ;
; 0.695  ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.863      ; 2.503      ;
; 0.736  ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.863      ; 2.554      ;
; 0.749  ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 1.017      ;
; 0.875  ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 1.143      ;
; 0.930  ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.863      ; 2.738      ;
; 0.947  ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 2.822      ; 4.204      ;
; 0.989  ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 2.822      ; 4.246      ;
; 0.989  ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 2.822      ; 4.246      ;
; 1.025  ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.048      ; 1.268      ;
; 1.026  ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; -0.500       ; 2.822      ; 3.803      ;
; 1.027  ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.048      ; 1.270      ;
; 1.088  ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; -0.500       ; 2.822      ; 3.865      ;
; 1.088  ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; -0.500       ; 2.822      ; 3.865      ;
; 1.198  ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 2.811      ; 3.954      ;
; 1.367  ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.048      ; 1.610      ;
; 1.650  ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 1.918      ;
; 1.650  ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 1.918      ;
; 1.725  ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 1.993      ;
; 1.725  ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 1.993      ;
; 2.042  ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.863      ; 4.360      ;
; 2.188  ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.863      ; 4.006      ;
; 2.204  ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 2.822      ; 4.981      ;
; 2.283  ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 2.822      ; 5.560      ;
; 2.301  ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.053      ; 2.559      ;
; 2.312  ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 2.822      ; 5.579      ;
; 2.314  ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 2.822      ; 5.081      ;
; 2.317  ; somador_condicional:inst21|inst5 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.012      ; 3.534      ;
; 2.393  ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.053      ; 2.651      ;
; 2.398  ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.053      ; 2.656      ;
; 2.409  ; somador_condicional:inst21|inst3 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.012      ; 3.626      ;
; 2.414  ; somador_condicional:inst21|inst4 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.012      ; 3.631      ;
; 2.491  ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.863      ; 4.809      ;
; 2.492  ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.863      ; 4.810      ;
; 2.517  ; somador_condicional:inst16|inst4 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.053      ; 3.765      ;
; 2.522  ; somador_condicional:inst16|inst3 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.053      ; 3.770      ;
; 2.547  ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.048      ; 2.790      ;
; 2.652  ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 2.822      ; 5.429      ;
; 2.652  ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 2.822      ; 5.429      ;
; 2.659  ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.863      ; 4.477      ;
; 2.663  ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.863      ; 4.481      ;
; 2.680  ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 2.822      ; 5.957      ;
; 2.680  ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 2.822      ; 5.957      ;
; 2.709  ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 2.822      ; 5.976      ;
; 2.709  ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 2.822      ; 5.976      ;
; 2.762  ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 2.822      ; 5.529      ;
; 2.762  ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 2.822      ; 5.529      ;
; 2.765  ; somador_condicional:inst21|inst5 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.012      ; 3.982      ;
; 2.765  ; somador_condicional:inst21|inst5 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.012      ; 3.982      ;
; 2.772  ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.053      ; 3.030      ;
; 2.776  ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.053      ; 3.034      ;
; 2.846  ; somador_condicional:inst16|inst5 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.053      ; 4.094      ;
; 2.857  ; somador_condicional:inst21|inst3 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.012      ; 4.074      ;
; 2.857  ; somador_condicional:inst21|inst3 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.012      ; 4.074      ;
; 2.862  ; somador_condicional:inst21|inst4 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.012      ; 4.079      ;
; 2.862  ; somador_condicional:inst21|inst4 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.012      ; 4.079      ;
; 2.864  ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.053      ; 3.122      ;
; 2.868  ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.053      ; 3.126      ;
; 2.869  ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.053      ; 3.127      ;
; 2.873  ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.053      ; 3.131      ;
; 2.876  ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.048      ; 3.119      ;
; 2.965  ; somador_condicional:inst16|inst4 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.053      ; 4.213      ;
; 2.965  ; somador_condicional:inst16|inst4 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.053      ; 4.213      ;
; 2.970  ; somador_condicional:inst16|inst3 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.053      ; 4.218      ;
; 2.970  ; somador_condicional:inst16|inst3 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.053      ; 4.218      ;
; 3.294  ; somador_condicional:inst16|inst5 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.053      ; 4.542      ;
; 3.294  ; somador_condicional:inst16|inst5 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.053      ; 4.542      ;
; 3.351  ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.048      ; 3.594      ;
; 4.010  ; somador_condicional:inst23|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -2.315     ; 1.910      ;
; 4.026  ; somador_condicional:inst23|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.356     ; 2.885      ;
; 4.220  ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -2.315     ; 2.120      ;
; 4.236  ; somador_condicional:inst23|inst3 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.356     ; 3.095      ;
; 4.285  ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -2.315     ; 2.185      ;
; 4.301  ; somador_condicional:inst23|inst4 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.356     ; 3.160      ;
; 4.474  ; somador_condicional:inst23|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.356     ; 3.333      ;
; 4.474  ; somador_condicional:inst23|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.356     ; 3.333      ;
; 4.481  ; somador_condicional:inst23|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -2.315     ; 2.381      ;
; 4.485  ; somador_condicional:inst23|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -2.315     ; 2.385      ;
; 4.684  ; somador_condicional:inst23|inst3 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.356     ; 3.543      ;
; 4.684  ; somador_condicional:inst23|inst3 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.356     ; 3.543      ;
; 4.691  ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -2.315     ; 2.591      ;
; 4.695  ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -2.315     ; 2.595      ;
; 4.749  ; somador_condicional:inst23|inst4 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.356     ; 3.608      ;
; 4.749  ; somador_condicional:inst23|inst4 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.356     ; 3.608      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'somador_condicional:inst21|inst2'                                                                                                                              ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.402 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 0.684      ;
; 0.644 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 0.911      ;
; 0.886 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; -0.500       ; 4.373      ; 5.214      ;
; 1.111 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 1.378      ;
; 1.178 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; -0.500       ; 4.373      ; 5.506      ;
; 1.233 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 4.373      ; 6.061      ;
; 1.236 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 4.373      ; 6.064      ;
; 1.362 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; -0.500       ; 4.373      ; 5.690      ;
; 1.382 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; -0.500       ; 4.373      ; 5.710      ;
; 1.398 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 4.373      ; 6.226      ;
; 1.421 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 4.373      ; 6.229      ;
; 1.430 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 4.373      ; 6.248      ;
; 1.472 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; -0.500       ; 4.373      ; 5.790      ;
; 1.475 ; somador_condicional:inst21|inst5 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.563      ; 4.243      ;
; 1.567 ; somador_condicional:inst21|inst3 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.563      ; 4.335      ;
; 1.572 ; somador_condicional:inst21|inst4 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.563      ; 4.340      ;
; 1.655 ; somador_condicional:inst16|inst4 ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 2.604      ; 4.474      ;
; 1.660 ; somador_condicional:inst16|inst3 ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 2.604      ; 4.479      ;
; 1.738 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; -0.500       ; 4.373      ; 6.066      ;
; 1.741 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; -0.500       ; 4.373      ; 6.069      ;
; 1.818 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 4.373      ; 6.626      ;
; 1.821 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 4.373      ; 6.629      ;
; 1.827 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 4.373      ; 6.645      ;
; 1.830 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 4.373      ; 6.648      ;
; 1.848 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; -0.500       ; 4.373      ; 6.166      ;
; 1.851 ; somador_condicional:inst21|inst5 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.563      ; 4.619      ;
; 1.851 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; -0.500       ; 4.373      ; 6.169      ;
; 1.854 ; somador_condicional:inst21|inst5 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.563      ; 4.622      ;
; 1.943 ; somador_condicional:inst21|inst3 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.563      ; 4.711      ;
; 1.946 ; somador_condicional:inst21|inst3 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.563      ; 4.714      ;
; 1.948 ; somador_condicional:inst21|inst4 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.563      ; 4.716      ;
; 1.951 ; somador_condicional:inst21|inst4 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.563      ; 4.719      ;
; 1.961 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 2.228      ;
; 1.963 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 2.230      ;
; 1.964 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 2.231      ;
; 1.966 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 2.233      ;
; 1.984 ; somador_condicional:inst16|inst5 ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 2.604      ; 4.803      ;
; 2.031 ; somador_condicional:inst16|inst4 ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 2.604      ; 4.850      ;
; 2.034 ; somador_condicional:inst16|inst4 ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 2.604      ; 4.853      ;
; 2.036 ; somador_condicional:inst16|inst3 ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 2.604      ; 4.855      ;
; 2.039 ; somador_condicional:inst16|inst3 ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 2.604      ; 4.858      ;
; 2.360 ; somador_condicional:inst16|inst5 ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 2.604      ; 5.179      ;
; 2.363 ; somador_condicional:inst16|inst5 ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 2.604      ; 5.182      ;
; 3.602 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 3.869      ;
; 4.535 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 4.802      ;
; 4.911 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 5.178      ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'somador_condicional:inst16|inst2'                                                                                                                              ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.430 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.044      ; 0.669      ;
; 0.464 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 1.906      ; 2.815      ;
; 0.466 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 1.906      ; 2.817      ;
; 0.477 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 1.906      ; 2.828      ;
; 0.495 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 1.906      ; 2.846      ;
; 0.675 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 1.906      ; 3.026      ;
; 0.698 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 1.906      ; 3.049      ;
; 0.729 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 1.906      ; 3.080      ;
; 0.761 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.049      ; 1.005      ;
; 0.787 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 1.906      ; 2.638      ;
; 0.820 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; -0.500       ; 1.906      ; 2.671      ;
; 0.918 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 1.906      ; 2.769      ;
; 0.919 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 1.906      ; 2.770      ;
; 0.970 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; -0.500       ; 1.906      ; 2.821      ;
; 1.054 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; -0.500       ; 1.906      ; 2.905      ;
; 1.153 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 1.906      ; 3.004      ;
; 2.349 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 1.906      ; 4.690      ;
; 2.384 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.049      ; 2.628      ;
; 2.514 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 1.906      ; 4.355      ;
; 2.564 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.049      ; 2.808      ;
; 2.618 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.049      ; 2.862      ;
; 2.661 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.049      ; 2.905      ;
; 2.697 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.137      ; 3.039      ;
; 2.702 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.137      ; 3.044      ;
; 2.740 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 1.906      ; 5.081      ;
; 2.974 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 1.906      ; 5.315      ;
; 2.992 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 1.906      ; 4.833      ;
; 3.026 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.137      ; 3.368      ;
; 3.042 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.049      ; 3.286      ;
; 3.175 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.137      ; 3.517      ;
; 3.180 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.137      ; 3.522      ;
; 3.226 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 1.906      ; 5.067      ;
; 3.409 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.137      ; 3.751      ;
; 3.414 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.137      ; 3.756      ;
; 3.504 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.137      ; 3.846      ;
; 3.738 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.137      ; 4.080      ;
; 4.226 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.272     ; 2.159      ;
; 4.436 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.272     ; 2.369      ;
; 4.501 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.272     ; 2.434      ;
; 4.704 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.272     ; 2.637      ;
; 4.914 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.272     ; 2.847      ;
; 4.938 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.272     ; 2.871      ;
; 4.979 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.272     ; 2.912      ;
; 5.148 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.272     ; 3.081      ;
; 5.213 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.272     ; 3.146      ;
; 5.434 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.272     ; 3.367      ;
; 5.912 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.272     ; 3.845      ;
; 6.146 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -2.272     ; 4.079      ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'mux_display:inst5|inst2'                                                                                                   ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.445 ; mux_display:inst5|inst1 ; mux_display:inst5|inst1 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; 0.000        ; 0.044      ; 0.684      ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DivisorRap:inst15|inst2'                                                                                                   ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.600 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; DivisorRap:inst15|inst2 ; 0.000        ; 1.863      ; 2.898      ;
; 1.073 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; DivisorRap:inst15|inst2 ; -0.500       ; 1.863      ; 2.871      ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]'                                                                                                   ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.618 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] ; 0.000        ; 3.757      ; 4.810      ;
; 1.210 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] ; -0.500       ; 3.757      ; 4.902      ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.990 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 0.000        ; 5.496      ; 6.931      ;
; 1.396 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -0.500       ; 5.496      ; 6.837      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'somador_condicional:inst16|inst2'                                                                                                                           ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -4.165 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.049     ; 5.138      ;
; -4.160 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.044     ; 5.138      ;
; -3.790 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.049     ; 4.763      ;
; -3.785 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.044     ; 4.763      ;
; -3.705 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.049     ; 4.678      ;
; -3.705 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.049     ; 4.678      ;
; -2.343 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 1.810      ; 4.905      ;
; -2.343 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 1.810      ; 4.905      ;
; -1.721 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 1.810      ; 4.783      ;
; -1.721 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 1.810      ; 4.783      ;
; -1.600 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.049     ; 2.573      ;
; -1.595 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.044     ; 2.573      ;
; -1.487 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.049     ; 2.460      ;
; -1.487 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.049     ; 2.460      ;
; -1.455 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.049     ; 2.428      ;
; -1.455 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.049     ; 2.428      ;
; -0.676 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 1.810      ; 3.238      ;
; -0.676 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 1.810      ; 3.238      ;
; -0.107 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 1.810      ; 3.169      ;
; -0.107 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 1.810      ; 3.169      ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'divisor_de_clock:inst11|inst1'                                                                                                                           ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; -2.428 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.048     ; 3.382      ;
; -2.401 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.048     ; 3.355      ;
; -2.397 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.044     ; 3.355      ;
; -2.238 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.044     ; 3.196      ;
; -2.215 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.048     ; 3.169      ;
; -2.215 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.048     ; 3.169      ;
; -2.164 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.048     ; 3.118      ;
; -2.135 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.048     ; 3.089      ;
; -2.131 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.044     ; 3.089      ;
; -1.919 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.769      ; 4.440      ;
; -1.564 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.816      ; 3.382      ;
; -1.484 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.769      ; 4.505      ;
; -1.378 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.816      ; 3.196      ;
; -1.328 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.073     ; 2.257      ;
; -1.328 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.073     ; 2.257      ;
; -1.300 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.816      ; 3.118      ;
; -1.213 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.073     ; 2.142      ;
; -1.213 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.073     ; 2.142      ;
; -1.136 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.073     ; 2.065      ;
; -1.136 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.073     ; 2.065      ;
; -1.104 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.073     ; 2.033      ;
; -1.104 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.073     ; 2.033      ;
; -1.025 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.073     ; 1.954      ;
; -1.025 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.073     ; 1.954      ;
; -1.009 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 2.679      ; 4.440      ;
; -0.984 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.073     ; 1.913      ;
; -0.984 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.073     ; 1.913      ;
; -0.871 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.769      ; 3.392      ;
; -0.871 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.769      ; 3.392      ;
; -0.870 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.073     ; 1.799      ;
; -0.870 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.073     ; 1.799      ;
; -0.862 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.073     ; 1.791      ;
; -0.862 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.073     ; 1.791      ;
; -0.574 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 2.679      ; 4.505      ;
; -0.250 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.769      ; 3.271      ;
; -0.250 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.769      ; 3.271      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'somador_condicional:inst21|inst2'                                                                                                                           ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.230 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 2.160      ;
; -1.230 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 2.160      ;
; -1.222 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 2.152      ;
; -1.222 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 2.152      ;
; -1.189 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 2.119      ;
; -1.189 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 2.119      ;
; -1.178 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 2.108      ;
; -1.178 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 2.108      ;
; -1.005 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 1.935      ;
; -1.005 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 1.935      ;
; -0.991 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 1.921      ;
; -0.991 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 1.921      ;
; -0.886 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 1.816      ;
; -0.886 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 1.816      ;
; -0.844 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 1.774      ;
; -0.844 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.072     ; 1.774      ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'somador_condicional:inst16|inst2'                                                                                                                           ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.690 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 1.906      ; 3.041      ;
; 0.690 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 1.906      ; 3.041      ;
; 1.258 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 1.906      ; 3.109      ;
; 1.258 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 1.906      ; 3.109      ;
; 2.016 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.049      ; 2.260      ;
; 2.016 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.049      ; 2.260      ;
; 2.022 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.049      ; 2.266      ;
; 2.022 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.049      ; 2.266      ;
; 2.126 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.049      ; 2.370      ;
; 2.131 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.044      ; 2.370      ;
; 2.193 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 1.906      ; 4.544      ;
; 2.193 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 1.906      ; 4.544      ;
; 2.660 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 1.906      ; 4.511      ;
; 2.660 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 1.906      ; 4.511      ;
; 4.126 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.049      ; 4.370      ;
; 4.131 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.044      ; 4.370      ;
; 4.155 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.049      ; 4.399      ;
; 4.155 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.049      ; 4.399      ;
; 4.494 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.049      ; 4.738      ;
; 4.499 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.044      ; 4.738      ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'divisor_de_clock:inst11|inst1'                                                                                                                           ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; 0.703 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.863      ; 3.011      ;
; 0.703 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.863      ; 3.011      ;
; 1.069 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 2.811      ; 4.325      ;
; 1.154 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.863      ; 2.962      ;
; 1.154 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.863      ; 2.962      ;
; 1.398 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 1.666      ;
; 1.398 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 1.666      ;
; 1.410 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 1.678      ;
; 1.410 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 1.678      ;
; 1.452 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.042      ; 2.689      ;
; 1.504 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 1.772      ;
; 1.504 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 1.772      ;
; 1.507 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 2.811      ; 4.263      ;
; 1.546 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 1.814      ;
; 1.546 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 1.814      ;
; 1.593 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 1.861      ;
; 1.593 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 1.861      ;
; 1.599 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 1.867      ;
; 1.599 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 1.867      ;
; 1.637 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.042      ; 2.874      ;
; 1.774 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 2.042      ;
; 1.774 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 2.042      ;
; 1.787 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.042      ; 3.024      ;
; 1.865 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 2.133      ;
; 1.865 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.073      ; 2.133      ;
; 2.017 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.863      ; 4.325      ;
; 2.440 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.048      ; 2.683      ;
; 2.444 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.044      ; 2.683      ;
; 2.446 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.048      ; 2.689      ;
; 2.455 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.863      ; 4.263      ;
; 2.626 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.048      ; 2.869      ;
; 2.626 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.048      ; 2.869      ;
; 2.635 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.044      ; 2.874      ;
; 2.756 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.048      ; 2.999      ;
; 2.760 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.044      ; 2.999      ;
; 2.781 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.048      ; 3.024      ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'somador_condicional:inst21|inst2'                                                                                                                           ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 1.382 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 1.649      ;
; 1.382 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 1.649      ;
; 1.423 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 1.690      ;
; 1.423 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 1.690      ;
; 1.504 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 1.771      ;
; 1.504 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 1.771      ;
; 1.549 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 1.816      ;
; 1.549 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 1.816      ;
; 1.613 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 1.880      ;
; 1.613 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 1.880      ;
; 1.620 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 1.887      ;
; 1.620 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 1.887      ;
; 1.705 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 1.972      ;
; 1.705 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 1.972      ;
; 1.716 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 1.983      ;
; 1.716 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.072      ; 1.983      ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                           ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; somador_condicional:inst16|inst2                                                    ; -2.725 ; -7.186        ;
; divisor_de_clock:inst11|inst1                                                       ; -2.333 ; -13.377       ;
; CLK                                                                                 ; -2.218 ; -54.663       ;
; somador_condicional:inst21|inst2                                                    ; -1.968 ; -5.731        ;
; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -1.217 ; -1.217        ;
; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; -0.349 ; -0.349        ;
; DivisorRap:inst15|inst2                                                             ; -0.024 ; -0.024        ;
; mux_display:inst5|inst2                                                             ; 0.626  ; 0.000         ;
+-------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                            ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                 ; -0.760 ; -12.721       ;
; divisor_de_clock:inst11|inst1                                                       ; 0.025  ; 0.000         ;
; somador_condicional:inst21|inst2                                                    ; 0.187  ; 0.000         ;
; somador_condicional:inst16|inst2                                                    ; 0.188  ; 0.000         ;
; mux_display:inst5|inst2                                                             ; 0.208  ; 0.000         ;
; DivisorRap:inst15|inst2                                                             ; 0.319  ; 0.000         ;
; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; 0.481  ; 0.000         ;
; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 0.617  ; 0.000         ;
+-------------------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                     ;
+----------------------------------+--------+---------------+
; Clock                            ; Slack  ; End Point TNS ;
+----------------------------------+--------+---------------+
; somador_condicional:inst16|inst2 ; -1.644 ; -3.762        ;
; divisor_de_clock:inst11|inst1    ; -0.725 ; -2.588        ;
; somador_condicional:inst21|inst2 ; -0.099 ; -0.350        ;
+----------------------------------+--------+---------------+


+----------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                     ;
+----------------------------------+-------+---------------+
; Clock                            ; Slack ; End Point TNS ;
+----------------------------------+-------+---------------+
; somador_condicional:inst16|inst2 ; 0.379 ; 0.000         ;
; divisor_de_clock:inst11|inst1    ; 0.382 ; 0.000         ;
; somador_condicional:inst21|inst2 ; 0.644 ; 0.000         ;
+----------------------------------+-------+---------------+


+--------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                             ;
+-------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                               ; Slack  ; End Point TNS ;
+-------------------------------------------------------------------------------------+--------+---------------+
; CLK                                                                                 ; -3.000 ; -36.678       ;
; divisor_de_clock:inst11|inst1                                                       ; -1.000 ; -8.000        ;
; somador_condicional:inst16|inst2                                                    ; -1.000 ; -4.000        ;
; somador_condicional:inst21|inst2                                                    ; -1.000 ; -4.000        ;
; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -1.000 ; -2.620        ;
; DivisorRap:inst15|inst2                                                             ; -1.000 ; -1.000        ;
; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; -1.000 ; -1.000        ;
; mux_display:inst5|inst2                                                             ; -1.000 ; -1.000        ;
+-------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'somador_condicional:inst16|inst2'                                                                                                                              ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -2.725 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -1.255     ; 2.467      ;
; -2.338 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -1.255     ; 2.080      ;
; -2.224 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -1.255     ; 1.966      ;
; -2.133 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -1.255     ; 1.875      ;
; -2.123 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -1.255     ; 1.865      ;
; -2.056 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -1.255     ; 1.798      ;
; -1.837 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -1.255     ; 1.579      ;
; -1.746 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -1.255     ; 1.488      ;
; -1.669 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -1.255     ; 1.411      ;
; -1.622 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -1.255     ; 1.364      ;
; -1.594 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 0.810      ; 3.016      ;
; -1.543 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 0.810      ; 2.955      ;
; -1.531 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -1.255     ; 1.273      ;
; -1.454 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -1.255     ; 1.196      ;
; -1.441 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; 0.014      ; 2.452      ;
; -1.232 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; 0.014      ; 2.243      ;
; -1.228 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; 0.014      ; 2.239      ;
; -1.208 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.022     ; 2.193      ;
; -1.207 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 0.810      ; 2.629      ;
; -1.184 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.022     ; 2.169      ;
; -1.173 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.022     ; 2.158      ;
; -1.156 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 0.810      ; 2.568      ;
; -1.131 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.500        ; 0.810      ; 2.543      ;
; -1.054 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; 0.014      ; 2.065      ;
; -0.992 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 0.810      ; 2.414      ;
; -0.941 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 0.810      ; 2.353      ;
; -0.845 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; 0.014      ; 1.856      ;
; -0.841 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; 0.014      ; 1.852      ;
; -0.839 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; 0.014      ; 1.850      ;
; -0.821 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.022     ; 1.806      ;
; -0.797 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.022     ; 1.782      ;
; -0.786 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.022     ; 1.771      ;
; -0.748 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 0.810      ; 2.670      ;
; -0.719 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 0.810      ; 2.631      ;
; -0.630 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; 0.014      ; 1.641      ;
; -0.626 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; 0.014      ; 1.637      ;
; -0.606 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.022     ; 1.591      ;
; -0.582 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.022     ; 1.567      ;
; -0.571 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.022     ; 1.556      ;
; -0.463 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 0.810      ; 2.385      ;
; -0.434 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 0.810      ; 2.346      ;
; -0.350 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; 0.810      ; 2.262      ;
; -0.244 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.500        ; 0.810      ; 1.656      ;
; -0.225 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 0.810      ; 2.147      ;
; -0.196 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 0.810      ; 2.108      ;
; -0.075 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.500        ; 0.810      ; 1.487      ;
; 0.090  ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 0.810      ; 1.322      ;
; 0.462  ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; 0.810      ; 1.450      ;
; 0.525  ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 1.000        ; 0.810      ; 1.387      ;
; 0.595  ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 0.810      ; 1.317      ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor_de_clock:inst11|inst1'                                                                                                                              ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; -2.333 ; somador_condicional:inst23|inst5 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.781     ; 2.539      ;
; -2.332 ; somador_condicional:inst23|inst5 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.781     ; 2.538      ;
; -2.250 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.311     ; 1.926      ;
; -2.249 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.311     ; 1.925      ;
; -2.063 ; somador_condicional:inst23|inst5 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.781     ; 2.269      ;
; -2.037 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.311     ; 1.713      ;
; -1.832 ; somador_condicional:inst23|inst4 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.781     ; 2.038      ;
; -1.831 ; somador_condicional:inst23|inst4 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.781     ; 2.037      ;
; -1.749 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.311     ; 1.425      ;
; -1.748 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.311     ; 1.424      ;
; -1.741 ; somador_condicional:inst23|inst3 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.781     ; 1.947      ;
; -1.740 ; somador_condicional:inst23|inst3 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.781     ; 1.946      ;
; -1.664 ; somador_condicional:inst23|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.781     ; 1.870      ;
; -1.663 ; somador_condicional:inst23|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.781     ; 1.869      ;
; -1.658 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.311     ; 1.334      ;
; -1.657 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.311     ; 1.333      ;
; -1.581 ; somador_condicional:inst23|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.311     ; 1.257      ;
; -1.580 ; somador_condicional:inst23|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.311     ; 1.256      ;
; -1.562 ; somador_condicional:inst23|inst4 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.781     ; 1.768      ;
; -1.536 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.311     ; 1.212      ;
; -1.471 ; somador_condicional:inst23|inst3 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.781     ; 1.677      ;
; -1.445 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.311     ; 1.121      ;
; -1.394 ; somador_condicional:inst23|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.781     ; 1.600      ;
; -1.368 ; somador_condicional:inst23|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -1.311     ; 1.044      ;
; -1.202 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.284      ; 3.088      ;
; -1.201 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.284      ; 3.087      ;
; -1.151 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.284      ; 3.027      ;
; -1.150 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.284      ; 3.026      ;
; -1.119 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 0.754      ; 2.475      ;
; -1.118 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 0.754      ; 2.474      ;
; -1.068 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 0.754      ; 2.414      ;
; -1.067 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 0.754      ; 2.413      ;
; -1.049 ; somador_condicional:inst16|inst5 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.488      ; 2.524      ;
; -1.048 ; somador_condicional:inst16|inst5 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.488      ; 2.523      ;
; -0.946 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.022     ; 1.911      ;
; -0.946 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.023     ; 1.910      ;
; -0.932 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.284      ; 2.818      ;
; -0.906 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 0.754      ; 2.262      ;
; -0.881 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.284      ; 2.757      ;
; -0.855 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 0.754      ; 2.201      ;
; -0.840 ; somador_condicional:inst16|inst3 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.488      ; 2.315      ;
; -0.839 ; somador_condicional:inst16|inst3 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.488      ; 2.314      ;
; -0.837 ; somador_condicional:inst21|inst4 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.431      ; 2.265      ;
; -0.836 ; somador_condicional:inst21|inst4 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.431      ; 2.264      ;
; -0.836 ; somador_condicional:inst16|inst4 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.488      ; 2.311      ;
; -0.835 ; somador_condicional:inst16|inst4 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.488      ; 2.310      ;
; -0.813 ; somador_condicional:inst21|inst3 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.431      ; 2.241      ;
; -0.812 ; somador_condicional:inst21|inst3 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.431      ; 2.240      ;
; -0.802 ; somador_condicional:inst21|inst5 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.431      ; 2.230      ;
; -0.801 ; somador_condicional:inst21|inst5 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.431      ; 2.229      ;
; -0.779 ; somador_condicional:inst16|inst5 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.488      ; 2.254      ;
; -0.754 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.099     ; 1.652      ;
; -0.753 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.099     ; 1.651      ;
; -0.738 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.023     ; 1.702      ;
; -0.737 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.023     ; 1.701      ;
; -0.734 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.023     ; 1.698      ;
; -0.734 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.023     ; 1.698      ;
; -0.732 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.022     ; 1.697      ;
; -0.730 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.099     ; 1.628      ;
; -0.729 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.099     ; 1.627      ;
; -0.719 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.099     ; 1.617      ;
; -0.718 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.099     ; 1.616      ;
; -0.709 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.284      ; 2.585      ;
; -0.570 ; somador_condicional:inst16|inst3 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.488      ; 2.045      ;
; -0.567 ; somador_condicional:inst21|inst4 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.431      ; 1.995      ;
; -0.566 ; somador_condicional:inst16|inst4 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.488      ; 2.041      ;
; -0.543 ; somador_condicional:inst21|inst3 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.431      ; 1.971      ;
; -0.541 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.099     ; 1.439      ;
; -0.532 ; somador_condicional:inst21|inst5 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.431      ; 1.960      ;
; -0.524 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.022     ; 1.489      ;
; -0.521 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.023     ; 1.485      ;
; -0.517 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.099     ; 1.415      ;
; -0.506 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.099     ; 1.404      ;
; -0.422 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.284      ; 2.808      ;
; -0.421 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.284      ; 2.807      ;
; -0.393 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.284      ; 2.769      ;
; -0.392 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.284      ; 2.768      ;
; -0.387 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.284      ; 2.263      ;
; -0.375 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.754      ; 2.231      ;
; -0.375 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.754      ; 2.231      ;
; -0.346 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.754      ; 2.192      ;
; -0.346 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.754      ; 2.192      ;
; -0.331 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.284      ; 2.207      ;
; -0.162 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.754      ; 2.018      ;
; -0.133 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.754      ; 1.979      ;
; -0.132 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.284      ; 2.518      ;
; -0.128 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.500        ; 0.754      ; 1.474      ;
; -0.124 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.036     ; 1.075      ;
; -0.123 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.036     ; 1.074      ;
; -0.113 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.275      ; 1.990      ;
; -0.108 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.036     ; 1.059      ;
; -0.107 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.036     ; 1.058      ;
; -0.103 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.284      ; 2.479      ;
; 0.010  ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.500        ; 0.754      ; 1.336      ;
; 0.059  ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.284      ; 2.317      ;
; 0.147  ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.500        ; 0.754      ; 1.199      ;
; 0.331  ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.036     ; 0.620      ;
; 0.366  ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.284      ; 2.010      ;
; 0.374  ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.036     ; 0.577      ;
; 0.390  ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.284      ; 1.986      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                         ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                           ; To Node                                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.218 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.180      ;
; -2.218 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.180      ;
; -2.218 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.180      ;
; -2.218 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.180      ;
; -2.218 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.180      ;
; -2.218 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.180      ;
; -2.218 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.180      ;
; -2.218 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.180      ;
; -2.218 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.180      ;
; -2.218 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.180      ;
; -2.218 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.180      ;
; -2.215 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.022     ; 3.180      ;
; -2.186 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; 0.007      ; 3.180      ;
; -2.140 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.102      ;
; -2.140 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.102      ;
; -2.140 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.102      ;
; -2.140 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.102      ;
; -2.140 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.102      ;
; -2.140 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.102      ;
; -2.140 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.102      ;
; -2.140 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.102      ;
; -2.140 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.102      ;
; -2.140 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.102      ;
; -2.140 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.102      ;
; -2.137 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.022     ; 3.102      ;
; -2.120 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.052      ;
; -2.120 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.052      ;
; -2.120 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.052      ;
; -2.120 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.052      ;
; -2.120 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.052      ;
; -2.120 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.052      ;
; -2.120 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.052      ;
; -2.120 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.052      ;
; -2.120 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.052      ;
; -2.120 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.052      ;
; -2.120 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.052      ;
; -2.120 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 3.052      ;
; -2.108 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; 0.007      ; 3.102      ;
; -2.101 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.063      ;
; -2.101 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.063      ;
; -2.101 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.063      ;
; -2.101 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.063      ;
; -2.101 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.063      ;
; -2.101 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.063      ;
; -2.101 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.063      ;
; -2.101 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.063      ;
; -2.101 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.063      ;
; -2.101 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.063      ;
; -2.101 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.063      ;
; -2.098 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.022     ; 3.063      ;
; -2.077 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.039      ;
; -2.077 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.039      ;
; -2.077 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.039      ;
; -2.077 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.039      ;
; -2.077 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.039      ;
; -2.077 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.039      ;
; -2.077 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.039      ;
; -2.077 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.039      ;
; -2.077 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.039      ;
; -2.077 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.039      ;
; -2.077 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 3.039      ;
; -2.074 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.022     ; 3.039      ;
; -2.069 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; 0.007      ; 3.063      ;
; -2.045 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; CLK          ; CLK         ; 1.000        ; 0.007      ; 3.039      ;
; -2.042 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.974      ;
; -2.042 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.974      ;
; -2.042 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.974      ;
; -2.042 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.974      ;
; -2.042 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.974      ;
; -2.042 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.974      ;
; -2.042 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.974      ;
; -2.042 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.974      ;
; -2.042 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.974      ;
; -2.042 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.974      ;
; -2.042 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.974      ;
; -2.042 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; CLK          ; CLK         ; 1.000        ; -0.055     ; 2.974      ;
; -2.029 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 2.991      ;
; -2.029 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 2.991      ;
; -2.029 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 2.991      ;
; -2.029 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 2.991      ;
; -2.029 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 2.991      ;
; -2.029 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 2.991      ;
; -2.029 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 2.991      ;
; -2.029 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 2.991      ;
; -2.029 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 2.991      ;
; -2.029 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 2.991      ;
; -2.029 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 2.991      ;
; -2.026 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.022     ; 2.991      ;
; -2.007 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 2.969      ;
; -2.007 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 2.969      ;
; -2.007 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 2.969      ;
; -2.007 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 2.969      ;
; -2.007 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 2.969      ;
; -2.007 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 2.969      ;
; -2.007 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 2.969      ;
; -2.007 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLK          ; CLK         ; 1.000        ; -0.025     ; 2.969      ;
; -2.007 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 2.969      ;
; -2.007 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 2.969      ;
; -2.007 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLK          ; CLK         ; 1.000        ; -0.025     ; 2.969      ;
; -2.004 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLK          ; CLK         ; 1.000        ; -0.022     ; 2.969      ;
+--------+-------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'somador_condicional:inst21|inst2'                                                                                                                              ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.968 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 2.919      ;
; -1.930 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 2.881      ;
; -1.833 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 2.784      ;
; -1.467 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 2.418      ;
; -1.429 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 2.380      ;
; -1.376 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 2.327      ;
; -1.338 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 2.289      ;
; -1.332 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 2.283      ;
; -1.299 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 2.250      ;
; -1.261 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 2.212      ;
; -1.241 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 2.192      ;
; -1.164 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 2.115      ;
; -0.896 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.500        ; 1.973      ; 3.461      ;
; -0.893 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.500        ; 1.973      ; 3.468      ;
; -0.855 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.500        ; 1.973      ; 3.430      ;
; -0.842 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.500        ; 1.973      ; 3.407      ;
; -0.804 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.500        ; 1.973      ; 3.369      ;
; -0.758 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.500        ; 1.973      ; 3.333      ;
; -0.740 ; somador_condicional:inst16|inst5 ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 1.177      ; 2.904      ;
; -0.707 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.500        ; 1.973      ; 3.272      ;
; -0.702 ; somador_condicional:inst16|inst5 ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 1.177      ; 2.866      ;
; -0.680 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.500        ; 1.973      ; 3.245      ;
; -0.678 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.500        ; 1.973      ; 3.243      ;
; -0.605 ; somador_condicional:inst16|inst5 ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 1.177      ; 2.769      ;
; -0.531 ; somador_condicional:inst16|inst3 ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 1.177      ; 2.695      ;
; -0.528 ; somador_condicional:inst21|inst4 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 1.120      ; 2.645      ;
; -0.527 ; somador_condicional:inst16|inst4 ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 1.177      ; 2.691      ;
; -0.504 ; somador_condicional:inst21|inst3 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 1.120      ; 2.621      ;
; -0.493 ; somador_condicional:inst21|inst5 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 1.120      ; 2.610      ;
; -0.493 ; somador_condicional:inst16|inst3 ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 1.177      ; 2.657      ;
; -0.490 ; somador_condicional:inst21|inst4 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 1.120      ; 2.607      ;
; -0.489 ; somador_condicional:inst16|inst4 ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 1.177      ; 2.653      ;
; -0.466 ; somador_condicional:inst21|inst3 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 1.120      ; 2.583      ;
; -0.455 ; somador_condicional:inst21|inst5 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 1.120      ; 2.572      ;
; -0.396 ; somador_condicional:inst16|inst3 ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 1.177      ; 2.560      ;
; -0.393 ; somador_condicional:inst21|inst4 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 1.120      ; 2.510      ;
; -0.392 ; somador_condicional:inst16|inst4 ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 1.177      ; 2.556      ;
; -0.369 ; somador_condicional:inst21|inst3 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 1.120      ; 2.486      ;
; -0.358 ; somador_condicional:inst21|inst5 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 1.120      ; 2.475      ;
; -0.057 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 1.973      ; 3.132      ;
; -0.055 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 1.973      ; 3.130      ;
; -0.028 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 1.973      ; 3.093      ;
; -0.026 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 1.973      ; 3.091      ;
; 0.032  ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 1.973      ; 3.033      ;
; 0.133  ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 1.973      ; 2.932      ;
; 0.135  ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 1.000        ; 1.973      ; 2.930      ;
; 0.147  ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 1.973      ; 2.928      ;
; 0.176  ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; 1.973      ; 2.889      ;
; 0.592  ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 0.359      ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'                                                                                                                     ;
+--------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.217 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.741      ; 3.560      ;
; -0.728 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.741      ; 3.571      ;
+--------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]'                                                                                                   ;
+--------+-------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; -0.349 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.477      ; 2.438      ;
; 0.148  ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.477      ; 2.441      ;
+--------+-------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'DivisorRap:inst15|inst2'                                                                                                   ;
+--------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack  ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; -0.024 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; DivisorRap:inst15|inst2 ; 0.500        ; 0.782      ; 1.418      ;
; 0.450  ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; DivisorRap:inst15|inst2 ; 1.000        ; 0.782      ; 1.444      ;
+--------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'mux_display:inst5|inst2'                                                                                                  ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.626 ; mux_display:inst5|inst1 ; mux_display:inst5|inst1 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; 1.000        ; -0.022     ; 0.359      ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                                                        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.760 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.135      ; 0.584      ;
; -0.757 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.135      ; 0.587      ;
; -0.694 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.135      ; 0.650      ;
; -0.691 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.135      ; 0.653      ;
; -0.628 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.135      ; 0.716      ;
; -0.625 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.135      ; 0.719      ;
; -0.580 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[1]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 0.946      ; 0.575      ;
; -0.577 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[2]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 0.946      ; 0.578      ;
; -0.562 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.135      ; 0.782      ;
; -0.559 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.135      ; 0.785      ;
; -0.514 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[3]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 0.946      ; 0.641      ;
; -0.511 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[4]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 0.946      ; 0.644      ;
; -0.496 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.135      ; 0.848      ;
; -0.493 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.135      ; 0.851      ;
; -0.448 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[5]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 0.946      ; 0.707      ;
; -0.445 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[6]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 0.946      ; 0.710      ;
; -0.430 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.135      ; 0.914      ;
; -0.427 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.135      ; 0.917      ;
; -0.382 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[7]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 0.946      ; 0.773      ;
; -0.345 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.116      ; 0.980      ;
; -0.342 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.116      ; 0.983      ;
; -0.279 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.116      ; 1.046      ;
; -0.276 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.116      ; 1.049      ;
; -0.233 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 1.135      ; 0.611      ;
; -0.213 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.116      ; 1.112      ;
; -0.210 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.116      ; 1.115      ;
; -0.170 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 1.135      ; 0.674      ;
; -0.167 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 1.135      ; 0.677      ;
; -0.147 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.116      ; 1.178      ;
; -0.144 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.116      ; 1.181      ;
; -0.104 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 1.135      ; 0.740      ;
; -0.101 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 1.135      ; 0.743      ;
; -0.081 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.116      ; 1.244      ;
; -0.078 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.116      ; 1.247      ;
; -0.052 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[1]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; -0.500       ; 0.946      ; 0.603      ;
; -0.038 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 1.135      ; 0.806      ;
; -0.035 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 1.135      ; 0.809      ;
; -0.015 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.116      ; 1.310      ;
; -0.012 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.116      ; 1.313      ;
; 0.011  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[2]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; -0.500       ; 0.946      ; 0.666      ;
; 0.014  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[3]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; -0.500       ; 0.946      ; 0.669      ;
; 0.028  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 1.135      ; 0.872      ;
; 0.031  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 1.135      ; 0.875      ;
; 0.077  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[4]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; -0.500       ; 0.946      ; 0.732      ;
; 0.080  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[5]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; -0.500       ; 0.946      ; 0.735      ;
; 0.094  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 1.135      ; 0.938      ;
; 0.097  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 1.135      ; 0.941      ;
; 0.143  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[6]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; -0.500       ; 0.946      ; 0.798      ;
; 0.146  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[7]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; -0.500       ; 0.946      ; 0.801      ;
; 0.160  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 1.135      ; 1.004      ;
; 0.182  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 1.116      ; 1.007      ;
; 0.245  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 1.116      ; 1.070      ;
; 0.248  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 1.116      ; 1.073      ;
; 0.307  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[1]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[1]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.413      ;
; 0.308  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[3]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[3]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.414      ;
; 0.308  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[6]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[6]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.414      ;
; 0.308  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[7]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[7]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.414      ;
; 0.309  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[2]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[2]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.415      ;
; 0.309  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[4]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[4]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.415      ;
; 0.309  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[5]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[5]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.415      ;
; 0.310  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.416      ;
; 0.311  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.417      ;
; 0.311  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.417      ;
; 0.311  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.417      ;
; 0.311  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.417      ;
; 0.311  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 1.116      ; 1.136      ;
; 0.312  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.418      ;
; 0.313  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.419      ;
; 0.313  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.419      ;
; 0.314  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[17] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 1.116      ; 1.139      ;
; 0.318  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[10] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.424      ;
; 0.318  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[11] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.424      ;
; 0.318  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[12] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.424      ;
; 0.319  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[2]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[1]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[9]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[23] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[24] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.425      ;
; 0.320  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.426      ;
; 0.320  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[22] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.022      ; 0.426      ;
; 0.377  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[18] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 1.116      ; 1.202      ;
; 0.378  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK         ; 0.000        ; 1.190      ; 1.777      ;
; 0.380  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[19] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 1.116      ; 1.205      ;
; 0.435  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; 0.000        ; 1.186      ; 1.830      ;
; 0.443  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[20] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 1.116      ; 1.268      ;
; 0.446  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[21] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK         ; -0.500       ; 1.116      ; 1.271      ;
; 0.453  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[1]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[2]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.025      ; 0.562      ;
; 0.454  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[3]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[4]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.025      ; 0.563      ;
; 0.455  ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[5]        ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[6]        ; CLK                                                                                 ; CLK         ; 0.000        ; 0.025      ; 0.564      ;
; 0.457  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[3]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[4]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.025      ; 0.566      ;
; 0.457  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[13] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[14] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.024      ; 0.565      ;
; 0.458  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[5]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[6]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.025      ; 0.567      ;
; 0.458  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[7]  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[8]  ; CLK                                                                                 ; CLK         ; 0.000        ; 0.025      ; 0.567      ;
; 0.458  ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[15] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[16] ; CLK                                                                                 ; CLK         ; 0.000        ; 0.024      ; 0.566      ;
+--------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor_de_clock:inst11|inst1'                                                                                                                              ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; 0.025 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.796      ; 1.010      ;
; 0.129 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.796      ; 1.114      ;
; 0.133 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.796      ; 1.128      ;
; 0.187 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.307      ;
; 0.190 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.796      ; 1.185      ;
; 0.194 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.314      ;
; 0.201 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.796      ; 1.193      ;
; 0.289 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.348      ; 1.826      ;
; 0.290 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.796      ; 1.285      ;
; 0.296 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.348      ; 1.833      ;
; 0.309 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.339      ; 1.847      ;
; 0.328 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.448      ;
; 0.358 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.348      ; 1.895      ;
; 0.386 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.506      ;
; 0.452 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.023      ; 0.559      ;
; 0.455 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.023      ; 0.562      ;
; 0.610 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; -0.500       ; 0.796      ; 1.115      ;
; 0.623 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.023      ; 0.730      ;
; 0.732 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 0.796      ; 1.227      ;
; 0.734 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.854      ;
; 0.741 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.861      ;
; 0.748 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; -0.500       ; 0.796      ; 1.253      ;
; 0.768 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.888      ;
; 0.775 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.895      ;
; 0.797 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.348      ; 2.354      ;
; 0.837 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.339      ; 1.875      ;
; 0.843 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.796      ; 1.848      ;
; 0.844 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.348      ; 2.391      ;
; 0.850 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 0.796      ; 1.345      ;
; 0.873 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; -0.500       ; 0.796      ; 1.378      ;
; 0.931 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 0.796      ; 1.426      ;
; 0.961 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.348      ; 2.018      ;
; 0.968 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.348      ; 2.025      ;
; 1.007 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.348      ; 2.564      ;
; 1.007 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.348      ; 2.564      ;
; 1.035 ; somador_condicional:inst21|inst5 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.538      ; 1.667      ;
; 1.036 ; somador_condicional:inst21|inst3 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.538      ; 1.668      ;
; 1.054 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.348      ; 2.601      ;
; 1.054 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.348      ; 2.601      ;
; 1.061 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.796      ; 2.066      ;
; 1.061 ; somador_condicional:inst16|inst4 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.594      ; 1.739      ;
; 1.062 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.796      ; 2.067      ;
; 1.066 ; somador_condicional:inst16|inst3 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.594      ; 1.744      ;
; 1.068 ; somador_condicional:inst21|inst4 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.538      ; 1.700      ;
; 1.081 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -0.014     ; 1.161      ;
; 1.082 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -0.014     ; 1.162      ;
; 1.108 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.348      ; 2.165      ;
; 1.114 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -0.014     ; 1.194      ;
; 1.126 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.023      ; 1.233      ;
; 1.232 ; somador_condicional:inst16|inst5 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.594      ; 1.910      ;
; 1.245 ; somador_condicional:inst21|inst5 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.538      ; 1.877      ;
; 1.245 ; somador_condicional:inst21|inst5 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.538      ; 1.877      ;
; 1.246 ; somador_condicional:inst21|inst3 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.538      ; 1.878      ;
; 1.246 ; somador_condicional:inst21|inst3 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.538      ; 1.878      ;
; 1.271 ; somador_condicional:inst16|inst4 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.594      ; 1.949      ;
; 1.271 ; somador_condicional:inst16|inst4 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.594      ; 1.949      ;
; 1.276 ; somador_condicional:inst16|inst3 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.594      ; 1.954      ;
; 1.276 ; somador_condicional:inst16|inst3 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.594      ; 1.954      ;
; 1.278 ; somador_condicional:inst21|inst4 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.538      ; 1.910      ;
; 1.278 ; somador_condicional:inst21|inst4 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.538      ; 1.910      ;
; 1.297 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.023      ; 1.404      ;
; 1.299 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -0.014     ; 1.379      ;
; 1.300 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -0.014     ; 1.380      ;
; 1.300 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -0.014     ; 1.380      ;
; 1.301 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -0.014     ; 1.381      ;
; 1.332 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -0.014     ; 1.412      ;
; 1.333 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -0.014     ; 1.413      ;
; 1.442 ; somador_condicional:inst16|inst5 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.594      ; 2.120      ;
; 1.442 ; somador_condicional:inst16|inst5 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.594      ; 2.120      ;
; 1.515 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.023      ; 1.622      ;
; 1.570 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 0.796      ; 2.075      ;
; 1.570 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.348      ; 2.627      ;
; 1.638 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.348      ; 2.685      ;
; 1.754 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 0.796      ; 2.259      ;
; 1.755 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 0.796      ; 2.260      ;
; 1.761 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.348      ; 2.818      ;
; 1.768 ; somador_condicional:inst21|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.348      ; 2.825      ;
; 1.829 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.348      ; 2.876      ;
; 1.836 ; somador_condicional:inst16|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.348      ; 2.883      ;
; 1.877 ; somador_condicional:inst23|inst2 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -0.625     ; 1.356      ;
; 1.923 ; somador_condicional:inst23|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.177     ; 0.850      ;
; 1.938 ; somador_condicional:inst23|inst3 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -0.625     ; 1.417      ;
; 1.984 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.177     ; 0.911      ;
; 1.986 ; somador_condicional:inst23|inst4 ; somador_condicional:inst13|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -0.625     ; 1.465      ;
; 2.032 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.177     ; 0.959      ;
; 2.087 ; somador_condicional:inst23|inst2 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -0.625     ; 1.566      ;
; 2.087 ; somador_condicional:inst23|inst2 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -0.625     ; 1.566      ;
; 2.141 ; somador_condicional:inst23|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.177     ; 1.068      ;
; 2.142 ; somador_condicional:inst23|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.177     ; 1.069      ;
; 2.148 ; somador_condicional:inst23|inst3 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -0.625     ; 1.627      ;
; 2.148 ; somador_condicional:inst23|inst3 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -0.625     ; 1.627      ;
; 2.196 ; somador_condicional:inst23|inst4 ; somador_condicional:inst13|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -0.625     ; 1.675      ;
; 2.196 ; somador_condicional:inst23|inst4 ; somador_condicional:inst13|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -0.625     ; 1.675      ;
; 2.202 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.177     ; 1.129      ;
; 2.203 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; -1.177     ; 1.130      ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'somador_condicional:inst21|inst2'                                                                                                                              ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.187 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 0.314      ;
; 0.256 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 2.065      ; 2.530      ;
; 0.274 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 0.394      ;
; 0.425 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 2.065      ; 2.699      ;
; 0.488 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 0.608      ;
; 0.511 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.065      ; 2.765      ;
; 0.538 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.065      ; 2.802      ;
; 0.606 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.065      ; 2.860      ;
; 0.610 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 2.065      ; 2.884      ;
; 0.611 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.065      ; 2.865      ;
; 0.633 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.065      ; 2.897      ;
; 0.638 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 2.065      ; 2.902      ;
; 0.729 ; somador_condicional:inst21|inst5 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 1.255      ; 2.078      ;
; 0.730 ; somador_condicional:inst21|inst3 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 1.255      ; 2.079      ;
; 0.735 ; somador_condicional:inst16|inst4 ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 1.311      ; 2.150      ;
; 0.740 ; somador_condicional:inst16|inst3 ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 1.311      ; 2.155      ;
; 0.762 ; somador_condicional:inst21|inst4 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 1.255      ; 2.111      ;
; 0.824 ; somador_condicional:inst21|inst5 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 1.255      ; 2.173      ;
; 0.825 ; somador_condicional:inst21|inst3 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 1.255      ; 2.174      ;
; 0.829 ; somador_condicional:inst21|inst5 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 1.255      ; 2.178      ;
; 0.830 ; somador_condicional:inst21|inst3 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 1.255      ; 2.179      ;
; 0.830 ; somador_condicional:inst16|inst4 ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 1.311      ; 2.245      ;
; 0.835 ; somador_condicional:inst16|inst4 ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 1.311      ; 2.250      ;
; 0.835 ; somador_condicional:inst16|inst3 ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 1.311      ; 2.250      ;
; 0.840 ; somador_condicional:inst16|inst3 ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 1.311      ; 2.255      ;
; 0.857 ; somador_condicional:inst21|inst4 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 1.255      ; 2.206      ;
; 0.862 ; somador_condicional:inst21|inst4 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 1.255      ; 2.211      ;
; 0.892 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 1.012      ;
; 0.894 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 1.014      ;
; 0.897 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 1.017      ;
; 0.899 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 1.019      ;
; 0.906 ; somador_condicional:inst16|inst5 ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 1.311      ; 2.321      ;
; 1.001 ; somador_condicional:inst16|inst5 ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 1.311      ; 2.416      ;
; 1.006 ; somador_condicional:inst16|inst5 ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; 0.000        ; 1.311      ; 2.421      ;
; 1.060 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; -0.500       ; 2.065      ; 2.834      ;
; 1.233 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; -0.500       ; 2.065      ; 3.007      ;
; 1.333 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; -0.500       ; 2.065      ; 3.107      ;
; 1.338 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; -0.500       ; 2.065      ; 3.112      ;
; 1.362 ; somador_condicional:inst21|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; -0.500       ; 2.065      ; 3.136      ;
; 1.401 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; -0.500       ; 2.065      ; 3.165      ;
; 1.406 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; -0.500       ; 2.065      ; 3.170      ;
; 1.430 ; somador_condicional:inst16|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst2 ; -0.500       ; 2.065      ; 3.194      ;
; 1.521 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst23|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst2 ; -0.500       ; 2.065      ; 3.295      ;
; 1.756 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 1.876      ;
; 2.220 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 2.340      ;
; 2.315 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 2.435      ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'somador_condicional:inst16|inst2'                                                                                                                              ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.188 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.853      ; 1.240      ;
; 0.201 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.022      ; 0.307      ;
; 0.217 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.853      ; 1.269      ;
; 0.235 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.853      ; 1.287      ;
; 0.245 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.853      ; 1.297      ;
; 0.285 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.853      ; 1.337      ;
; 0.297 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.853      ; 1.349      ;
; 0.329 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.022      ; 0.435      ;
; 0.344 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.853      ; 1.396      ;
; 0.721 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 0.853      ; 1.273      ;
; 0.827 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; -0.500       ; 0.853      ; 1.379      ;
; 0.838 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 0.853      ; 1.390      ;
; 0.936 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; -0.500       ; 0.853      ; 1.488      ;
; 0.939 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 0.853      ; 1.491      ;
; 0.947 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 0.853      ; 1.499      ;
; 0.967 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.853      ; 2.009      ;
; 1.000 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; -0.500       ; 0.853      ; 1.552      ;
; 1.148 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.022      ; 1.254      ;
; 1.164 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.099      ; 1.357      ;
; 1.169 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.099      ; 1.362      ;
; 1.179 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.022      ; 1.285      ;
; 1.191 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.853      ; 2.233      ;
; 1.212 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.022      ; 1.318      ;
; 1.257 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.022      ; 1.363      ;
; 1.300 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.853      ; 2.342      ;
; 1.335 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst3 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.099      ; 1.528      ;
; 1.388 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.099      ; 1.581      ;
; 1.393 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.099      ; 1.586      ;
; 1.403 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.022      ; 1.509      ;
; 1.497 ; somador_condicional:inst16|inst4 ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.099      ; 1.690      ;
; 1.502 ; somador_condicional:inst16|inst3 ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.099      ; 1.695      ;
; 1.559 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst4 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.099      ; 1.752      ;
; 1.668 ; somador_condicional:inst16|inst5 ; somador_condicional:inst21|inst5 ; divisor_de_clock:inst11|inst1    ; somador_condicional:inst16|inst2 ; 0.000        ; 0.099      ; 1.861      ;
; 1.737 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 0.853      ; 2.279      ;
; 1.906 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 0.853      ; 2.448      ;
; 2.000 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -1.120     ; 0.974      ;
; 2.015 ; somador_condicional:inst16|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 0.853      ; 2.557      ;
; 2.061 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -1.120     ; 1.035      ;
; 2.109 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -1.120     ; 1.083      ;
; 2.224 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -1.120     ; 1.198      ;
; 2.285 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -1.120     ; 1.259      ;
; 2.333 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -1.120     ; 1.307      ;
; 2.333 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -1.120     ; 1.307      ;
; 2.394 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -1.120     ; 1.368      ;
; 2.442 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -1.120     ; 1.416      ;
; 2.573 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -1.120     ; 1.547      ;
; 2.797 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -1.120     ; 1.771      ;
; 2.906 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; -1.120     ; 1.880      ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'mux_display:inst5|inst2'                                                                                                   ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.208 ; mux_display:inst5|inst1 ; mux_display:inst5|inst1 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; 0.000        ; 0.022      ; 0.314      ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DivisorRap:inst15|inst2'                                                                                                   ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock             ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+
; 0.319 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; DivisorRap:inst15|inst2 ; 0.000        ; 0.825      ; 1.333      ;
; 0.811 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; mux_display:inst5|inst2 ; DivisorRap:inst15|inst2 ; -0.500       ; 0.825      ; 1.325      ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]'                                                                                                   ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node               ; To Node                 ; Launch Clock            ; Latch Clock                                                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+
; 0.481 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] ; 0.000        ; 1.665      ; 2.335      ;
; 0.986 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|inst2 ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] ; -0.500       ; 1.665      ; 2.340      ;
+-------+-------------------------+-------------------------+-------------------------+-------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]'                                                                                                                     ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node                       ; Launch Clock                  ; Latch Clock                                                                         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.617 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.564      ; 3.380      ;
; 1.113 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|inst1 ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.564      ; 3.376      ;
+-------+-------------------------------+-------------------------------+-------------------------------+-------------------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'somador_condicional:inst16|inst2'                                                                                                                           ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -1.644 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.022     ; 2.629      ;
; -1.644 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.022     ; 2.629      ;
; -1.431 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.022     ; 2.416      ;
; -1.431 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.022     ; 2.416      ;
; -1.426 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.022     ; 2.411      ;
; -1.426 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.022     ; 2.411      ;
; -1.066 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 0.810      ; 2.478      ;
; -1.066 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 0.810      ; 2.478      ;
; -0.546 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 0.810      ; 2.458      ;
; -0.546 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 0.810      ; 2.458      ;
; -0.237 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.022     ; 1.222      ;
; -0.237 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.022     ; 1.222      ;
; -0.171 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.022     ; 1.156      ;
; -0.171 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.022     ; 1.156      ;
; -0.148 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 0.810      ; 1.560      ;
; -0.148 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.500        ; 0.810      ; 1.560      ;
; -0.135 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.022     ; 1.120      ;
; -0.135 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; -0.022     ; 1.120      ;
; 0.415  ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 0.810      ; 1.497      ;
; 0.415  ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 1.000        ; 0.810      ; 1.497      ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'divisor_de_clock:inst11|inst1'                                                                                                                           ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; -0.725 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 0.754      ; 2.081      ;
; -0.649 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.023     ; 1.613      ;
; -0.648 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.022     ; 1.613      ;
; -0.641 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.023     ; 1.605      ;
; -0.564 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.023     ; 1.528      ;
; -0.564 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.023     ; 1.528      ;
; -0.555 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.022     ; 1.520      ;
; -0.493 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.023     ; 1.457      ;
; -0.492 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.022     ; 1.457      ;
; -0.452 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.023     ; 1.416      ;
; -0.231 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.754      ; 2.087      ;
; -0.231 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 0.754      ; 1.587      ;
; -0.231 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 0.754      ; 1.587      ;
; -0.204 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.500        ; 1.275      ; 2.081      ;
; -0.139 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.479      ; 1.605      ;
; -0.137 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.036     ; 1.088      ;
; -0.137 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.036     ; 1.088      ;
; -0.077 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.036     ; 1.028      ;
; -0.077 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.036     ; 1.028      ;
; -0.054 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.479      ; 1.520      ;
; -0.044 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.036     ; 0.995      ;
; -0.044 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.036     ; 0.995      ;
; -0.031 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.036     ; 0.982      ;
; -0.031 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.036     ; 0.982      ;
; 0.012  ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.036     ; 0.939      ;
; 0.012  ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.036     ; 0.939      ;
; 0.036  ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.036     ; 0.915      ;
; 0.036  ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.036     ; 0.915      ;
; 0.050  ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.479      ; 1.416      ;
; 0.090  ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.036     ; 0.861      ;
; 0.090  ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.036     ; 0.861      ;
; 0.104  ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.036     ; 0.847      ;
; 0.104  ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 1.000        ; -0.036     ; 0.847      ;
; 0.286  ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.754      ; 1.570      ;
; 0.286  ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 0.754      ; 1.570      ;
; 0.290  ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 1.000        ; 1.275      ; 2.087      ;
+--------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'somador_condicional:inst21|inst2'                                                                                                                           ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; -0.099 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 1.050      ;
; -0.099 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 1.050      ;
; -0.093 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 1.044      ;
; -0.093 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 1.044      ;
; -0.076 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 1.027      ;
; -0.076 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 1.027      ;
; -0.068 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 1.019      ;
; -0.068 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 1.019      ;
; 0.033  ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 0.918      ;
; 0.033  ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 0.918      ;
; 0.044  ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 0.907      ;
; 0.044  ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 0.907      ;
; 0.094  ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 0.857      ;
; 0.094  ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 0.857      ;
; 0.098  ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 0.853      ;
; 0.098  ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 1.000        ; -0.036     ; 0.853      ;
+--------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'somador_condicional:inst16|inst2'                                                                                                                           ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.379 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.853      ; 1.431      ;
; 0.379 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.853      ; 1.431      ;
; 0.917 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.022      ; 1.023      ;
; 0.917 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.022      ; 1.023      ;
; 0.945 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 0.853      ; 1.497      ;
; 0.945 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 0.853      ; 1.497      ;
; 0.961 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.022      ; 1.067      ;
; 0.961 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.022      ; 1.067      ;
; 0.979 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst5 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.022      ; 1.085      ;
; 0.979 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.022      ; 1.085      ;
; 1.128 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.853      ; 2.180      ;
; 1.128 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.853      ; 2.180      ;
; 1.719 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 0.853      ; 2.271      ;
; 1.719 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; -0.500       ; 0.853      ; 2.271      ;
; 2.026 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.022      ; 2.132      ;
; 2.026 ; somador_condicional:inst21|inst5 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.022      ; 2.132      ;
; 2.037 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.022      ; 2.143      ;
; 2.037 ; somador_condicional:inst21|inst4 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.022      ; 2.143      ;
; 2.193 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst3 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.022      ; 2.299      ;
; 2.193 ; somador_condicional:inst21|inst3 ; somador_condicional:inst21|inst4 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 0.000        ; 0.022      ; 2.299      ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'divisor_de_clock:inst11|inst1'                                                                                                                           ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+
; 0.382 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.796      ; 1.377      ;
; 0.382 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.796      ; 1.377      ;
; 0.460 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 1.339      ; 1.998      ;
; 0.636 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.585      ; 1.305      ;
; 0.648 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.585      ; 1.317      ;
; 0.655 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.775      ;
; 0.655 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.775      ;
; 0.670 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.790      ;
; 0.670 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.790      ;
; 0.697 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.817      ;
; 0.697 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.817      ;
; 0.708 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.828      ;
; 0.708 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.828      ;
; 0.732 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.585      ; 1.401      ;
; 0.739 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.859      ;
; 0.739 ; somador_condicional:inst13|inst4 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.859      ;
; 0.741 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.861      ;
; 0.741 ; somador_condicional:inst13|inst5 ; somador_condicional:inst13|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.861      ;
; 0.831 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.951      ;
; 0.831 ; somador_condicional:inst13|inst2 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.951      ;
; 0.845 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst2 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.965      ;
; 0.845 ; somador_condicional:inst13|inst3 ; somador_condicional:inst13|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.036      ; 0.965      ;
; 0.960 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 1.339      ; 1.998      ;
; 0.974 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 0.796      ; 1.469      ;
; 0.974 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 0.796      ; 1.469      ;
; 1.003 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.796      ; 1.998      ;
; 1.172 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.023      ; 1.279      ;
; 1.173 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.022      ; 1.279      ;
; 1.198 ; somador_condicional:inst16|inst4 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.023      ; 1.305      ;
; 1.211 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.022      ; 1.317      ;
; 1.224 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.023      ; 1.331      ;
; 1.224 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.023      ; 1.331      ;
; 1.281 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst4 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.023      ; 1.388      ;
; 1.282 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst3 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.022      ; 1.388      ;
; 1.294 ; somador_condicional:inst16|inst3 ; somador_condicional:inst16|inst5 ; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1 ; 0.000        ; 0.023      ; 1.401      ;
; 1.503 ; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst5 ; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1 ; -0.500       ; 0.796      ; 1.998      ;
+-------+----------------------------------+----------------------------------+----------------------------------+-------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'somador_condicional:inst21|inst2'                                                                                                                           ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                        ; To Node                          ; Launch Clock                     ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+
; 0.644 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 0.764      ;
; 0.644 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 0.764      ;
; 0.678 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 0.798      ;
; 0.678 ; somador_condicional:inst23|inst2 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 0.798      ;
; 0.698 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 0.818      ;
; 0.698 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 0.818      ;
; 0.731 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 0.851      ;
; 0.731 ; somador_condicional:inst23|inst4 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 0.851      ;
; 0.749 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 0.869      ;
; 0.749 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 0.869      ;
; 0.750 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst4 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 0.870      ;
; 0.750 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst3 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 0.870      ;
; 0.790 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 0.910      ;
; 0.790 ; somador_condicional:inst23|inst3 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 0.910      ;
; 0.793 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst5 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 0.913      ;
; 0.793 ; somador_condicional:inst23|inst5 ; somador_condicional:inst23|inst2 ; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 0.000        ; 0.036      ; 0.913      ;
+-------+----------------------------------+----------------------------------+----------------------------------+----------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                  ;
+--------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                                                ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                                                     ; -7.175   ; -1.571  ; -4.561   ; 0.379   ; -3.000              ;
;  CLK                                                                                 ; -6.090   ; -1.571  ; N/A      ; N/A     ; -3.000              ;
;  DivisorRap:inst15|inst2                                                             ; -0.693   ; 0.319   ; N/A      ; N/A     ; -1.487              ;
;  DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; -1.140   ; 0.481   ; N/A      ; N/A     ; -1.487              ;
;  divisor_de_clock:inst11|inst1                                                       ; -6.489   ; -0.023  ; -2.639   ; 0.382   ; -1.487              ;
;  divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -2.695   ; 0.617   ; N/A      ; N/A     ; -1.513              ;
;  mux_display:inst5|inst2                                                             ; 0.114    ; 0.208   ; N/A      ; N/A     ; -1.487              ;
;  somador_condicional:inst16|inst2                                                    ; -7.175   ; 0.188   ; -4.561   ; 0.379   ; -1.487              ;
;  somador_condicional:inst21|inst2                                                    ; -5.565   ; 0.187   ; -1.470   ; 0.644   ; -1.487              ;
; Design-wide TNS                                                                      ; -235.989 ; -25.8   ; -33.788  ; 0.0     ; -88.176             ;
;  CLK                                                                                 ; -158.245 ; -25.800 ; N/A      ; N/A     ; -52.071             ;
;  DivisorRap:inst15|inst2                                                             ; -0.693   ; 0.000   ; N/A      ; N/A     ; -1.487              ;
;  DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; -1.140   ; 0.000   ; N/A      ; N/A     ; -1.500              ;
;  divisor_de_clock:inst11|inst1                                                       ; -37.454  ; -0.023  ; -15.324  ; 0.000   ; -11.896             ;
;  divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; -2.695   ; 0.000   ; N/A      ; N/A     ; -7.852              ;
;  mux_display:inst5|inst2                                                             ; 0.000    ; 0.000   ; N/A      ; N/A     ; -1.487              ;
;  somador_condicional:inst16|inst2                                                    ; -19.826  ; 0.000   ; -12.682  ; 0.000   ; -5.948              ;
;  somador_condicional:inst21|inst2                                                    ; -15.936  ; 0.000   ; -5.782   ; 0.000   ; -5.948              ;
+--------------------------------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; 7seg_a        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7seg_b        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7seg_c        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7seg_d        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7seg_e        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7seg_f        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; 7seg_g        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_name1     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_name2     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_name3     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED4          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED1          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED2          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LED3          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Botao                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW_MODO                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; 7seg_a        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_b        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_c        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_d        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_e        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_f        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_g        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pin_name1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pin_name2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; pin_name3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; LED4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; 7seg_a        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_b        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_c        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_d        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_e        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_f        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_g        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pin_name1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pin_name2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; pin_name3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; LED4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; 7seg_a        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_b        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_c        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_d        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_e        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_f        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; 7seg_g        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_name1     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_name2     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_name3     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LED4          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED1          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED2          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LED3          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                 ; CLK                                                                                 ; 1528     ; 0        ; 0        ; 0        ;
; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK                                                                                 ; 75       ; 75       ; 0        ; 0        ;
; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK                                                                                 ; 8        ; 8        ; 0        ; 0        ;
; divisor_de_clock:inst11|inst1                                                       ; divisor_de_clock:inst11|inst1                                                       ; 45       ; 7        ; 0        ; 0        ;
; somador_condicional:inst16|inst2                                                    ; divisor_de_clock:inst11|inst1                                                       ; 32       ; 11       ; 0        ; 0        ;
; somador_condicional:inst21|inst2                                                    ; divisor_de_clock:inst11|inst1                                                       ; 35       ; 7        ; 0        ; 0        ;
; divisor_de_clock:inst11|inst1                                                       ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; mux_display:inst5|inst2                                                             ; DivisorRap:inst15|inst2                                                             ; 1        ; 1        ; 0        ; 0        ;
; DivisorRap:inst15|inst2                                                             ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; 1        ; 1        ; 0        ; 0        ;
; mux_display:inst5|inst2                                                             ; mux_display:inst5|inst2                                                             ; 1        ; 0        ; 0        ; 0        ;
; divisor_de_clock:inst11|inst1                                                       ; somador_condicional:inst16|inst2                                                    ; 16       ; 4        ; 0        ; 0        ;
; somador_condicional:inst16|inst2                                                    ; somador_condicional:inst16|inst2                                                    ; 22       ; 4        ; 0        ; 0        ;
; somador_condicional:inst21|inst2                                                    ; somador_condicional:inst16|inst2                                                    ; 24       ; 8        ; 0        ; 0        ;
; divisor_de_clock:inst11|inst1                                                       ; somador_condicional:inst21|inst2                                                    ; 16       ; 4        ; 0        ; 0        ;
; somador_condicional:inst16|inst2                                                    ; somador_condicional:inst21|inst2                                                    ; 16       ; 4        ; 0        ; 0        ;
; somador_condicional:inst21|inst2                                                    ; somador_condicional:inst21|inst2                                                    ; 30       ; 4        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                          ; To Clock                                                                            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
; CLK                                                                                 ; CLK                                                                                 ; 1528     ; 0        ; 0        ; 0        ;
; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; CLK                                                                                 ; 75       ; 75       ; 0        ; 0        ;
; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; CLK                                                                                 ; 8        ; 8        ; 0        ; 0        ;
; divisor_de_clock:inst11|inst1                                                       ; divisor_de_clock:inst11|inst1                                                       ; 45       ; 7        ; 0        ; 0        ;
; somador_condicional:inst16|inst2                                                    ; divisor_de_clock:inst11|inst1                                                       ; 32       ; 11       ; 0        ; 0        ;
; somador_condicional:inst21|inst2                                                    ; divisor_de_clock:inst11|inst1                                                       ; 35       ; 7        ; 0        ; 0        ;
; divisor_de_clock:inst11|inst1                                                       ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; 1        ; 1        ; 0        ; 0        ;
; mux_display:inst5|inst2                                                             ; DivisorRap:inst15|inst2                                                             ; 1        ; 1        ; 0        ; 0        ;
; DivisorRap:inst15|inst2                                                             ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; 1        ; 1        ; 0        ; 0        ;
; mux_display:inst5|inst2                                                             ; mux_display:inst5|inst2                                                             ; 1        ; 0        ; 0        ; 0        ;
; divisor_de_clock:inst11|inst1                                                       ; somador_condicional:inst16|inst2                                                    ; 16       ; 4        ; 0        ; 0        ;
; somador_condicional:inst16|inst2                                                    ; somador_condicional:inst16|inst2                                                    ; 22       ; 4        ; 0        ; 0        ;
; somador_condicional:inst21|inst2                                                    ; somador_condicional:inst16|inst2                                                    ; 24       ; 8        ; 0        ; 0        ;
; divisor_de_clock:inst11|inst1                                                       ; somador_condicional:inst21|inst2                                                    ; 16       ; 4        ; 0        ; 0        ;
; somador_condicional:inst16|inst2                                                    ; somador_condicional:inst21|inst2                                                    ; 16       ; 4        ; 0        ; 0        ;
; somador_condicional:inst21|inst2                                                    ; somador_condicional:inst21|inst2                                                    ; 30       ; 4        ; 0        ; 0        ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                              ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1    ; 28       ; 0        ; 0        ; 0        ;
; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1    ; 4        ; 4        ; 0        ; 0        ;
; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 12       ; 0        ; 0        ; 0        ;
; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 4        ; 4        ; 0        ; 0        ;
; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 16       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                               ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; From Clock                       ; To Clock                         ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
; divisor_de_clock:inst11|inst1    ; divisor_de_clock:inst11|inst1    ; 28       ; 0        ; 0        ; 0        ;
; somador_condicional:inst16|inst2 ; divisor_de_clock:inst11|inst1    ; 4        ; 4        ; 0        ; 0        ;
; somador_condicional:inst16|inst2 ; somador_condicional:inst16|inst2 ; 12       ; 0        ; 0        ; 0        ;
; somador_condicional:inst21|inst2 ; somador_condicional:inst16|inst2 ; 4        ; 4        ; 0        ; 0        ;
; somador_condicional:inst21|inst2 ; somador_condicional:inst21|inst2 ; 16       ; 0        ; 0        ; 0        ;
+----------------------------------+----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 12    ; 12   ;
; Unconstrained Output Ports      ; 14    ; 14   ;
; Unconstrained Output Port Paths ; 108   ; 108  ;
+---------------------------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------+-------------+
; Target                                                                              ; Clock                                                                               ; Type ; Status      ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------+-------------+
; CLK                                                                                 ; CLK                                                                                 ; Base ; Constrained ;
; DivisorRap:inst15|inst2                                                             ; DivisorRap:inst15|inst2                                                             ; Base ; Constrained ;
; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]       ; Base ; Constrained ;
; divisor_de_clock:inst11|inst1                                                       ; divisor_de_clock:inst11|inst1                                                       ; Base ; Constrained ;
; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] ; Base ; Constrained ;
; mux_display:inst5|inst2                                                             ; mux_display:inst5|inst2                                                             ; Base ; Constrained ;
; somador_condicional:inst16|inst2                                                    ; somador_condicional:inst16|inst2                                                    ; Base ; Constrained ;
; somador_condicional:inst21|inst2                                                    ; somador_condicional:inst21|inst2                                                    ; Base ; Constrained ;
+-------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW_MODO    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; 7seg_a      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 7seg_b      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 7seg_c      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 7seg_d      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 7seg_e      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 7seg_f      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 7seg_g      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED3        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED4        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_name1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_name2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_name3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; SW_MODO    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; 7seg_a      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 7seg_b      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 7seg_c      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 7seg_d      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 7seg_e      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 7seg_f      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; 7seg_g      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED1        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED2        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED3        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LED4        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_name1   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_name2   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_name3   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Jun 19 21:28:43 2021
Info: Command: quartus_sta Projeto1 -c Projeto1
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
    Info (332105): create_clock -period 1.000 -name DivisorRap:inst15|inst2 DivisorRap:inst15|inst2
    Info (332105): create_clock -period 1.000 -name DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0]
    Info (332105): create_clock -period 1.000 -name mux_display:inst5|inst2 mux_display:inst5|inst2
    Info (332105): create_clock -period 1.000 -name somador_condicional:inst21|inst2 somador_condicional:inst21|inst2
    Info (332105): create_clock -period 1.000 -name divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0]
    Info (332105): create_clock -period 1.000 -name somador_condicional:inst16|inst2 somador_condicional:inst16|inst2
    Info (332105): create_clock -period 1.000 -name divisor_de_clock:inst11|inst1 divisor_de_clock:inst11|inst1
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita9  from: cin  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst16|inst140  from: datab  to: combout
    Info (332098): Cell: inst21|inst140  from: dataa  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -7.175
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.175             -19.826 somador_condicional:inst16|inst2 
    Info (332119):    -6.489             -37.454 divisor_de_clock:inst11|inst1 
    Info (332119):    -6.090            -158.245 CLK 
    Info (332119):    -5.565             -15.936 somador_condicional:inst21|inst2 
    Info (332119):    -2.695              -2.695 divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.140              -1.140 DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.693              -0.693 DivisorRap:inst15|inst2 
    Info (332119):     0.114               0.000 mux_display:inst5|inst2 
Info (332146): Worst-case hold slack is -1.571
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.571             -25.800 CLK 
    Info (332119):     0.000               0.000 divisor_de_clock:inst11|inst1 
    Info (332119):     0.453               0.000 somador_condicional:inst21|inst2 
    Info (332119):     0.464               0.000 somador_condicional:inst16|inst2 
    Info (332119):     0.497               0.000 mux_display:inst5|inst2 
    Info (332119):     0.680               0.000 DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.700               0.000 DivisorRap:inst15|inst2 
    Info (332119):     0.949               0.000 divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case recovery slack is -4.561
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.561             -12.682 somador_condicional:inst16|inst2 
    Info (332119):    -2.639             -15.324 divisor_de_clock:inst11|inst1 
    Info (332119):    -1.470              -5.782 somador_condicional:inst21|inst2 
Info (332146): Worst-case removal slack is 0.780
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.780               0.000 somador_condicional:inst16|inst2 
    Info (332119):     0.865               0.000 divisor_de_clock:inst11|inst1 
    Info (332119):     1.511               0.000 somador_condicional:inst21|inst2 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -52.071 CLK 
    Info (332119):    -1.513              -7.852 divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.487             -11.896 divisor_de_clock:inst11|inst1 
    Info (332119):    -1.487              -5.948 somador_condicional:inst16|inst2 
    Info (332119):    -1.487              -5.948 somador_condicional:inst21|inst2 
    Info (332119):    -1.487              -1.487 DivisorRap:inst15|inst2 
    Info (332119):    -1.487              -1.487 DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.487              -1.487 mux_display:inst5|inst2 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita9  from: cin  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst16|inst140  from: datab  to: combout
    Info (332098): Cell: inst21|inst140  from: dataa  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -6.727
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -6.727             -18.442 somador_condicional:inst16|inst2 
    Info (332119):    -6.128             -35.007 divisor_de_clock:inst11|inst1 
    Info (332119):    -5.530            -142.796 CLK 
    Info (332119):    -5.270             -15.055 somador_condicional:inst21|inst2 
    Info (332119):    -2.333              -2.333 divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.999              -0.999 DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.554              -0.554 DivisorRap:inst15|inst2 
    Info (332119):     0.208               0.000 mux_display:inst5|inst2 
Info (332146): Worst-case hold slack is -1.464
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.464             -25.205 CLK 
    Info (332119):    -0.023              -0.023 divisor_de_clock:inst11|inst1 
    Info (332119):     0.402               0.000 somador_condicional:inst21|inst2 
    Info (332119):     0.430               0.000 somador_condicional:inst16|inst2 
    Info (332119):     0.445               0.000 mux_display:inst5|inst2 
    Info (332119):     0.600               0.000 DivisorRap:inst15|inst2 
    Info (332119):     0.618               0.000 DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.990               0.000 divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case recovery slack is -4.165
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.165             -11.520 somador_condicional:inst16|inst2 
    Info (332119):    -2.428             -13.718 divisor_de_clock:inst11|inst1 
    Info (332119):    -1.230              -4.838 somador_condicional:inst21|inst2 
Info (332146): Worst-case removal slack is 0.690
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.690               0.000 somador_condicional:inst16|inst2 
    Info (332119):     0.703               0.000 divisor_de_clock:inst11|inst1 
    Info (332119):     1.382               0.000 somador_condicional:inst21|inst2 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -52.071 CLK 
    Info (332119):    -1.487             -11.896 divisor_de_clock:inst11|inst1 
    Info (332119):    -1.487              -6.330 divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.487              -5.948 somador_condicional:inst16|inst2 
    Info (332119):    -1.487              -5.948 somador_condicional:inst21|inst2 
    Info (332119):    -1.487              -1.500 DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.487              -1.487 DivisorRap:inst15|inst2 
    Info (332119):    -1.487              -1.487 mux_display:inst5|inst2 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst11|inst|auto_generated|counter_comb_bita9  from: cin  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst15|inst|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst16|inst140  from: datab  to: combout
    Info (332098): Cell: inst21|inst140  from: dataa  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.725
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.725              -7.186 somador_condicional:inst16|inst2 
    Info (332119):    -2.333             -13.377 divisor_de_clock:inst11|inst1 
    Info (332119):    -2.218             -54.663 CLK 
    Info (332119):    -1.968              -5.731 somador_condicional:inst21|inst2 
    Info (332119):    -1.217              -1.217 divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.349              -0.349 DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.024              -0.024 DivisorRap:inst15|inst2 
    Info (332119):     0.626               0.000 mux_display:inst5|inst2 
Info (332146): Worst-case hold slack is -0.760
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.760             -12.721 CLK 
    Info (332119):     0.025               0.000 divisor_de_clock:inst11|inst1 
    Info (332119):     0.187               0.000 somador_condicional:inst21|inst2 
    Info (332119):     0.188               0.000 somador_condicional:inst16|inst2 
    Info (332119):     0.208               0.000 mux_display:inst5|inst2 
    Info (332119):     0.319               0.000 DivisorRap:inst15|inst2 
    Info (332119):     0.481               0.000 DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.617               0.000 divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
Info (332146): Worst-case recovery slack is -1.644
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.644              -3.762 somador_condicional:inst16|inst2 
    Info (332119):    -0.725              -2.588 divisor_de_clock:inst11|inst1 
    Info (332119):    -0.099              -0.350 somador_condicional:inst21|inst2 
Info (332146): Worst-case removal slack is 0.379
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.379               0.000 somador_condicional:inst16|inst2 
    Info (332119):     0.382               0.000 divisor_de_clock:inst11|inst1 
    Info (332119):     0.644               0.000 somador_condicional:inst21|inst2 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -36.678 CLK 
    Info (332119):    -1.000              -8.000 divisor_de_clock:inst11|inst1 
    Info (332119):    -1.000              -4.000 somador_condicional:inst16|inst2 
    Info (332119):    -1.000              -4.000 somador_condicional:inst21|inst2 
    Info (332119):    -1.000              -2.620 divisor_de_clock:inst11|lpm_counter:inst|cntr_d2i:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000              -1.000 DivisorRap:inst15|inst2 
    Info (332119):    -1.000              -1.000 DivisorRap:inst15|lpm_counter:inst|cntr_9cg:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000              -1.000 mux_display:inst5|inst2 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4727 megabytes
    Info: Processing ended: Sat Jun 19 21:28:49 2021
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06


