<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/opt/tools/xilinx/ise/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v
3 -s 5 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="spartan3e" pkg="ft256"><twDevName>xc3s500e</twDevName><twSpeedGrade>-5</twSpeedGrade><twSpeedVer>PRODUCTION 1.27 2013-10-13</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twInfo anchorID="6">INFO:Timing:3390 - This architecture does not support a default System Jitter value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock Uncertainty calculation.</twInfo><twInfo anchorID="7">INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 'Phase Error' calculations, these terms will be zero in the Clock Uncertainty calculation.  Please make appropriate modification to SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase Error.</twInfo><twBody><twVerboseRpt><twConst anchorID="8" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D2_TO_T2_path&quot; TIG;</twConstName><twItemCnt>3</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X46Y83.G1), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.798</twTotDel><twSrc BELType="LATCH">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>5.022</twDel><twSUTime>0.776</twSUTime><twTotPathDel>5.798</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X42Y84.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ila_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X42Y84.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y84.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y84.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y83.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.354</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y83.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y82.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.377</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y82.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y83.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y83.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.924</twLogDel><twRouteDel>1.874</twRouteDel><twTotDel>5.798</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>67.7</twPctLog><twPctRoute>32.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X42Y85.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.952</twTotDel><twSrc BELType="LATCH">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>2.619</twDel><twSUTime>0.333</twSUTime><twTotPathDel>2.952</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y84.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ila_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X42Y84.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y84.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y84.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y85.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y85.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.591</twLogDel><twRouteDel>1.361</twRouteDel><twTotDel>2.952</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>53.9</twPctLog><twPctRoute>46.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X43Y84.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.886</twTotDel><twSrc BELType="LATCH">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>1.158</twDel><twSUTime>0.728</twSUTime><twTotPathDel>1.886</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y84.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ila_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X42Y84.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.646</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y84.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.512</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y84.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>1.374</twLogDel><twRouteDel>0.512</twRouteDel><twTotDel>1.886</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>72.9</twPctLog><twPctRoute>27.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_D2_TO_T2_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X43Y84.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="15"><twUnconstPath anchorID="16" twDataPathType="twDataPathMinDelay" ><twTotDel>1.374</twTotDel><twSrc BELType="LATCH">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twDel>0.926</twDel><twSUTime>-0.448</twSUTime><twTotPathDel>1.374</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y84.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ila_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X42Y84.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y84.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y84.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE</twBEL></twPathDel><twLogDel>0.965</twLogDel><twRouteDel>0.409</twRouteDel><twTotDel>1.374</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>70.2</twPctLog><twPctRoute>29.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X42Y85.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="17"><twUnconstPath anchorID="18" twDataPathType="twDataPathMinDelay" ><twTotDel>2.227</twTotDel><twSrc BELType="LATCH">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twDel>2.095</twDel><twSUTime>-0.132</twSUTime><twTotPathDel>2.227</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y84.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ila_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X42Y84.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y84.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y84.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y85.BY</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.679</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X42Y85.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.132</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE</twBEL></twPathDel><twLogDel>1.139</twLogDel><twRouteDel>1.088</twRouteDel><twTotDel>2.227</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X46Y83.G1), 1 path
</twPathRptBanner><twPathRpt anchorID="19"><twUnconstPath anchorID="20" twDataPathType="twDataPathMinDelay" ><twTotDel>4.505</twTotDel><twSrc BELType="LATCH">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>4.018</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>4.505</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='LATCH'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X42Y84.CLK</twSrcSite><twSrcClk twEdge ="twFalling">ila_control&lt;13&gt;</twSrcClk><twPathDel><twSite>SLICE_X42Y84.YQ</twSite><twDelType>Tcklo</twDelType><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y84.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y84.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.490</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y83.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.283</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y83.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.712</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y82.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.302</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y82.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.800</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y83.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.505</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y83.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.006</twLogDel><twRouteDel>1.499</twRouteDel><twTotDel>4.505</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>66.7</twPctLog><twPctRoute>33.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="21" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J2_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="22" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J3_TO_D2_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="23" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J4_TO_D2_path&quot; TIG;</twConstName><twItemCnt>11</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="11" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X42Y84.CLK), 11 paths
</twPathRptBanner><twPathRpt anchorID="24"><twUnconstPath anchorID="25" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.279</twTotDel><twSrc BELType="FF">icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>5.279</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X49Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X49Y75.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>icon_inst/U0/U_ICON/iCORE_ID&lt;1&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y74.F3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.338</twDelInfo><twComp>icon_inst/U0/U_ICON/iCORE_ID&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y74.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_inst/U0/U_ICON/iCORE_ID_SEL&lt;1&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.G3</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>icon_inst/U0/U_ICON/iCORE_ID_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y84.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>ila_control&lt;13&gt;</twComp></twPathDel><twLogDel>1.783</twLogDel><twRouteDel>3.496</twRouteDel><twTotDel>5.279</twTotDel><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="26"><twUnconstPath anchorID="27" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.674</twTotDel><twSrc BELType="FF">icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.674</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y75.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y75.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y75.F2</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">1.505</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y75.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>icon_inst/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.G4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>icon_inst/U0/U_ICON/iCOMMAND_SEL&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y84.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>ila_control&lt;13&gt;</twComp></twPathDel><twLogDel>1.791</twLogDel><twRouteDel>2.883</twRouteDel><twTotDel>4.674</twTotDel><twPctLog>38.3</twPctLog><twPctRoute>61.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="28"><twUnconstPath anchorID="29" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.623</twTotDel><twSrc BELType="FF">icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType="LATCH">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twTotPathDel>4.623</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twSrc><twDest BELType='LATCH'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X48Y74.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X48Y74.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>icon_inst/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y74.F1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.626</twDelInfo><twComp>icon_inst/U0/U_ICON/iCORE_ID&lt;2&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y74.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_inst/U0/U_ICON/iCORE_ID_SEL&lt;1&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[1].U_LUT</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y77.G3</twSite><twDelType>net</twDelType><twFanCnt>29</twFanCnt><twDelInfo twEdge="twRising">1.325</twDelInfo><twComp>icon_inst/U0/U_ICON/iCORE_ID_SEL&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y77.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched</twComp><twBEL>icon_inst/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y84.CLK</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.833</twDelInfo><twComp>ila_control&lt;13&gt;</twComp></twPathDel><twLogDel>1.839</twLogDel><twRouteDel>2.784</twRouteDel><twTotDel>4.623</twTotDel><twPctLog>39.8</twPctLog><twPctRoute>60.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="30" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;</twConstName><twItemCnt>18</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>4.604</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (SLICE_X48Y74.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathFromToDelay"><twSlack>10.396</twSlack><twSrc BELType="FF">icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twDest><twTotPathDel>4.604</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X64Y90.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y78.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.876</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y74.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y74.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>icon_inst/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET</twBEL></twPathDel><twLogDel>1.710</twLogDel><twRouteDel>2.894</twRouteDel><twTotDel>4.604</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET (SLICE_X48Y74.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathFromToDelay"><twSlack>10.396</twSlack><twSrc BELType="FF">icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twTotPathDel>4.604</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X64Y90.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y78.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.876</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y74.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y74.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>icon_inst/U0/U_ICON/iCORE_ID&lt;3&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/G_TARGET[14].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.710</twLogDel><twRouteDel>2.894</twRouteDel><twTotDel>4.604</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X48Y75.CE), 1 path
</twPathRptBanner><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathFromToDelay"><twSlack>10.396</twSlack><twSrc BELType="FF">icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twTotPathDel>4.604</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X64Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X64Y90.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y78.G4</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">1.876</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y78.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET_CE</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/U_TARGET_CE</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y75.CE</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">1.018</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET_CE</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y75.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>icon_inst/U0/U_ICON/U_CMD/iTARGET&lt;9&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET</twBEL></twPathDel><twLogDel>1.710</twLogDel><twRouteDel>2.894</twRouteDel><twTotDel>4.604</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>37.1</twPctLog><twPctRoute>62.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;J_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X62Y89.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="37"><twUnconstPath anchorID="38" twDataPathType="twDataPathMinDelay" ><twTotDel>1.625</twTotDel><twSrc BELType="FF">icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twDelConst>0.000</twDelConst><twDel>1.134</twDel><twSUTime>-0.491</twSUTime><twTotPathDel>1.625</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X64Y90.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y89.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X62Y89.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>icon_inst/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;6&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>0.680</twRouteDel><twTotDel>1.625</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>58.2</twPctLog><twPctRoute>41.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X64Y88.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="39"><twUnconstPath anchorID="40" twDataPathType="twDataPathMinDelay" ><twTotDel>1.627</twTotDel><twSrc BELType="FF">icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twDelConst>0.000</twDelConst><twDel>1.136</twDel><twSUTime>-0.491</twSUTime><twTotPathDel>1.627</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X64Y90.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y88.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>icon_inst/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>0.682</twRouteDel><twTotDel>1.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>58.1</twPctLog><twPctRoute>41.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X64Y88.SR), 1 path
</twPathRptBanner><twPathRpt anchorID="41"><twUnconstPath anchorID="42" twDataPathType="twDataPathMinDelay" ><twTotDel>1.627</twTotDel><twSrc BELType="FF">icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twDelConst>0.000</twDelConst><twDel>1.136</twDel><twSUTime>-0.491</twSUTime><twTotPathDel>1.627</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X64Y90.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y88.SR</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.682</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y88.CLK</twSite><twDelType>Tcksr</twDelType><twDelInfo twEdge="twRising">0.491</twDelInfo><twComp>icon_inst/U0/U_ICON/U_SYNC/iSYNC_WORD&lt;3&gt;</twComp><twBEL>icon_inst/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR</twBEL></twPathDel><twLogDel>0.945</twLogDel><twRouteDel>0.682</twRouteDel><twTotDel>1.627</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>58.1</twPctLog><twPctRoute>41.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="43" twConstType="PATHDELAY" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;</twConstName><twItemCnt>1</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>1.622</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_inst/U0/U_ICON/U_iDATA_CMD (SLICE_X64Y90.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twConstPath anchorID="45" twDataPathType="twDataPathFromToDelay"><twSlack>13.378</twSlack><twSrc BELType="FF">icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_inst/U0/U_ICON/U_iDATA_CMD</twDest><twTotPathDel>1.622</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_inst/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X64Y90.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y90.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.722</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel><twSite>SLICE_X64Y90.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.900</twLogDel><twRouteDel>0.722</twRouteDel><twTotDel>1.622</twTotDel><twDestClk twEdge ="twRising">icon_inst/U0/iUPDATE_OUT</twDestClk><twPctLog>55.5</twPctLog><twPctRoute>44.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP &quot;U_CLK&quot; TO TIMEGRP &quot;U_CLK&quot; 15 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point icon_inst/U0/U_ICON/U_iDATA_CMD (SLICE_X64Y90.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twUnconstPath anchorID="47" twDataPathType="twDataPathMinDelay" ><twTotDel>1.164</twTotDel><twSrc BELType="FF">icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType="FF">icon_inst/U0/U_ICON/U_iDATA_CMD</twDest><twDelConst>0.000</twDelConst><twDel>1.032</twDel><twSUTime>-0.132</twSUTime><twTotPathDel>1.164</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>icon_inst/U0/U_ICON/U_iDATA_CMD</twSrc><twDest BELType='FF'>icon_inst/U0/U_ICON/U_iDATA_CMD</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X64Y90.CLK</twSrcSite><twSrcClk twEdge ="twRising">icon_inst/U0/iUPDATE_OUT</twSrcClk><twPathDel><twSite>SLICE_X64Y90.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.454</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twPathDel><twSite>SLICE_X64Y90.BY</twSite><twDelType>net</twDelType><twFanCnt>7</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X64Y90.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.132</twDelInfo><twComp>icon_inst/U0/U_ICON/iDATA_CMD</twComp><twBEL>icon_inst/U0/U_ICON/U_iDATA_CMD</twBEL></twPathDel><twLogDel>0.586</twLogDel><twRouteDel>0.578</twRouteDel><twTotDel>1.164</twTotDel><twDestClk twEdge ="twRising">icon_inst/U0/iUPDATE_OUT</twDestClk><twPctLog>50.3</twPctLog><twPctRoute>49.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="48" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_J_TO_D_path&quot; TIG;</twConstName><twItemCnt>207771</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>177</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="3047" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING (SLICE_X13Y61.CLK), 3047 paths
</twPathRptBanner><twPathRpt anchorID="49"><twUnconstPath anchorID="50" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.499</twTotDel><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING</twDest><twTotPathDel>16.499</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X54Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y67.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>instr&lt;13&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.G4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>instr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;2&gt;31</twComp><twBEL>decoder/op&lt;0&gt;207</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>decoder/op&lt;0&gt;207</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp><twBEL>decoder/op&lt;0&gt;226</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;259</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>decoder/op&lt;0&gt;259</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;289</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.637</twDelInfo><twComp>op&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N205</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>alu_main_function/out_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y32.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;0&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_xor&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out&lt;0&gt;93</twComp><twBEL>alu_main_function/out&lt;0&gt;93</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>alu_main_function/out&lt;0&gt;93</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;213</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_STATCMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/user_in_n</twComp></twPathDel><twLogDel>7.490</twLogDel><twRouteDel>9.009</twRouteDel><twTotDel>16.499</twTotDel><twPctLog>45.4</twPctLog><twPctRoute>54.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="51"><twUnconstPath anchorID="52" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.359</twTotDel><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING</twDest><twTotPathDel>16.359</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X54Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y64.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>instr&lt;14&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.G3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>instr&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;2&gt;31</twComp><twBEL>decoder/op&lt;0&gt;207</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>decoder/op&lt;0&gt;207</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp><twBEL>decoder/op&lt;0&gt;226</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;259</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>decoder/op&lt;0&gt;259</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;289</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.637</twDelInfo><twComp>op&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N205</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>alu_main_function/out_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y32.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;0&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_xor&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out&lt;0&gt;93</twComp><twBEL>alu_main_function/out&lt;0&gt;93</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>alu_main_function/out&lt;0&gt;93</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;213</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_STATCMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/user_in_n</twComp></twPathDel><twLogDel>7.490</twLogDel><twRouteDel>8.869</twRouteDel><twTotDel>16.359</twTotDel><twPctLog>45.8</twPctLog><twPctRoute>54.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="53"><twUnconstPath anchorID="54" twDataPathType="twDataPathMaxDelay" ><twTotDel>16.318</twTotDel><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING</twDest><twTotPathDel>16.318</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_FALLING</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y61.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>instr&lt;5&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.F2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.316</twDelInfo><twComp>instr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>decoder/op&lt;0&gt;257</twComp><twBEL>decoder/op&lt;3&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>decoder/op&lt;0&gt;257</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;3&gt;</twComp><twBEL>decoder/op&lt;3&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>decoder/op&lt;3&gt;81</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;3&gt;</twComp><twBEL>decoder/op&lt;3&gt;157</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.346</twDelInfo><twComp>op&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N205</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>alu_main_function/out_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y32.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;0&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_xor&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out&lt;0&gt;93</twComp><twBEL>alu_main_function/out&lt;0&gt;93</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>alu_main_function/out&lt;0&gt;93</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;213</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.091</twDelInfo><twComp>out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_STATCMD_n</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y61.CLK</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.752</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/user_in_n</twComp></twPathDel><twLogDel>6.782</twLogDel><twRouteDel>9.536</twRouteDel><twTotDel>16.318</twTotDel><twPctLog>41.6</twPctLog><twPctRoute>58.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="3047" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG (SLICE_X13Y59.G3), 3047 paths
</twPathRptBanner><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>15.892</twTotDel><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>15.164</twDel><twSUTime>0.728</twSUTime><twTotPathDel>15.892</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X54Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y67.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>instr&lt;13&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.G4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>instr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;2&gt;31</twComp><twBEL>decoder/op&lt;0&gt;207</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>decoder/op&lt;0&gt;207</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp><twBEL>decoder/op&lt;0&gt;226</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;259</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>decoder/op&lt;0&gt;259</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;289</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.637</twDelInfo><twComp>op&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N205</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>alu_main_function/out_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y32.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;0&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_xor&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out&lt;0&gt;93</twComp><twBEL>alu_main_function/out&lt;0&gt;93</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>alu_main_function/out&lt;0&gt;93</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;213</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>7.606</twLogDel><twRouteDel>8.286</twRouteDel><twTotDel>15.892</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>47.9</twPctLog><twPctRoute>52.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMaxDelay" ><twTotDel>15.752</twTotDel><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>15.024</twDel><twSUTime>0.728</twSUTime><twTotPathDel>15.752</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X54Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y64.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>instr&lt;14&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.G3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>instr&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;2&gt;31</twComp><twBEL>decoder/op&lt;0&gt;207</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>decoder/op&lt;0&gt;207</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp><twBEL>decoder/op&lt;0&gt;226</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;259</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>decoder/op&lt;0&gt;259</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;289</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.637</twDelInfo><twComp>op&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N205</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>alu_main_function/out_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y32.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;0&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_xor&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out&lt;0&gt;93</twComp><twBEL>alu_main_function/out&lt;0&gt;93</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>alu_main_function/out&lt;0&gt;93</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;213</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>7.606</twLogDel><twRouteDel>8.146</twRouteDel><twTotDel>15.752</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>48.3</twPctLog><twPctRoute>51.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="59"><twUnconstPath anchorID="60" twDataPathType="twDataPathMaxDelay" ><twTotDel>15.711</twTotDel><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twDel>14.983</twDel><twSUTime>0.728</twSUTime><twTotPathDel>15.711</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X52Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y61.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>instr&lt;5&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.F2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.316</twDelInfo><twComp>instr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>decoder/op&lt;0&gt;257</twComp><twBEL>decoder/op&lt;3&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>decoder/op&lt;0&gt;257</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;3&gt;</twComp><twBEL>decoder/op&lt;3&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>decoder/op&lt;3&gt;81</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;3&gt;</twComp><twBEL>decoder/op&lt;3&gt;157</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.346</twDelInfo><twComp>op&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N205</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>alu_main_function/out_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y32.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;0&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_xor&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out&lt;0&gt;93</twComp><twBEL>alu_main_function/out&lt;0&gt;93</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>alu_main_function/out&lt;0&gt;93</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;213</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y59.G3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.120</twDelInfo><twComp>out&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y59.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>6.898</twLogDel><twRouteDel>8.813</twRouteDel><twTotDel>15.711</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="3047" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING (SLICE_X15Y58.CLK), 3047 paths
</twPathRptBanner><twPathRpt anchorID="61"><twUnconstPath anchorID="62" twDataPathType="twDataPathMaxDelay" ><twTotDel>15.093</twTotDel><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING</twDest><twTotPathDel>15.093</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X54Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y67.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>instr&lt;13&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.G4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>instr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;2&gt;31</twComp><twBEL>decoder/op&lt;0&gt;207</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>decoder/op&lt;0&gt;207</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp><twBEL>decoder/op&lt;0&gt;226</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;259</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>decoder/op&lt;0&gt;259</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;289</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.637</twDelInfo><twComp>op&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N205</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>alu_main_function/out_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y32.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;0&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_xor&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out&lt;0&gt;93</twComp><twBEL>alu_main_function/out&lt;0&gt;93</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>alu_main_function/out&lt;0&gt;93</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;213</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y58.CLK</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>out&lt;0&gt;</twComp></twPathDel><twLogDel>6.878</twLogDel><twRouteDel>8.215</twRouteDel><twTotDel>15.093</twTotDel><twPctLog>45.6</twPctLog><twPctRoute>54.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="63"><twUnconstPath anchorID="64" twDataPathType="twDataPathMaxDelay" ><twTotDel>14.953</twTotDel><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING</twDest><twTotPathDel>14.953</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING</twDest><twLogLvls>9</twLogLvls><twSrcSite>SLICE_X54Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y64.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>instr&lt;14&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.G3</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.332</twDelInfo><twComp>instr&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;2&gt;31</twComp><twBEL>decoder/op&lt;0&gt;207</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>decoder/op&lt;0&gt;207</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp><twBEL>decoder/op&lt;0&gt;226</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;259</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>decoder/op&lt;0&gt;259</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;289</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.637</twDelInfo><twComp>op&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N205</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>alu_main_function/out_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y32.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;0&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_xor&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out&lt;0&gt;93</twComp><twBEL>alu_main_function/out&lt;0&gt;93</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>alu_main_function/out&lt;0&gt;93</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;213</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y58.CLK</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>out&lt;0&gt;</twComp></twPathDel><twLogDel>6.878</twLogDel><twRouteDel>8.075</twRouteDel><twTotDel>14.953</twTotDel><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="65"><twUnconstPath anchorID="66" twDataPathType="twDataPathMaxDelay" ><twTotDel>14.912</twTotDel><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING</twDest><twTotPathDel>14.912</twTotPathDel><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[0].ASYNC_IN_CELL/U_RISING</twDest><twLogLvls>8</twLogLvls><twSrcSite>SLICE_X52Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y61.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>instr&lt;5&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y55.F2</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">2.316</twDelInfo><twComp>instr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>decoder/op&lt;0&gt;257</twComp><twBEL>decoder/op&lt;3&gt;34</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>decoder/op&lt;0&gt;257</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;3&gt;</twComp><twBEL>decoder/op&lt;3&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y57.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>decoder/op&lt;3&gt;81</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y57.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;3&gt;</twComp><twBEL>decoder/op&lt;3&gt;157</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G4</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">2.346</twDelInfo><twComp>op&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N205</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>alu_main_function/out_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y32.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">1.031</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;0&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_xor&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X24Y33.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.298</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X24Y33.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out&lt;0&gt;93</twComp><twBEL>alu_main_function/out&lt;0&gt;93</twBEL></twPathDel><twPathDel><twSite>SLICE_X20Y43.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.837</twDelInfo><twComp>alu_main_function/out&lt;0&gt;93</twComp></twPathDel><twPathDel><twSite>SLICE_X20Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;0&gt;</twComp><twBEL>alu_main_function/out&lt;0&gt;213</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y58.CLK</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.049</twDelInfo><twComp>out&lt;0&gt;</twComp></twPathDel><twLogDel>6.170</twLogDel><twRouteDel>8.742</twRouteDel><twTotDel>14.912</twTotDel><twPctLog>41.4</twPctLog><twPctRoute>58.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_J_TO_D_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR (SLICE_X15Y80.G4), 1 path
</twPathRptBanner><twPathRpt anchorID="67"><twUnconstPath anchorID="68" twDataPathType="twDataPathMinDelay" ><twTotDel>1.127</twTotDel><twSrc BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR</twDest><twDel>0.679</twDel><twSUTime>-0.448</twSUTime><twTotPathDel>1.127</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X15Y78.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;8&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y80.G4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.270</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X15Y80.CLK</twSite><twDelType>Tckg</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;7&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_CAP_ADDR_MUX</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[6].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.857</twLogDel><twRouteDel>0.270</twRouteDel><twTotDel>1.127</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>76.0</twPctLog><twPctRoute>24.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X16Y79.F3), 1 path
</twPathRptBanner><twPathRpt anchorID="69"><twUnconstPath anchorID="70" twDataPathType="twDataPathMinDelay" ><twTotDel>1.202</twTotDel><twSrc BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twDest><twDel>0.715</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>1.202</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X14Y78.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X14Y78.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.412</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y79.F3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.303</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y79.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;3&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.899</twLogDel><twRouteDel>0.303</twRouteDel><twTotDel>1.202</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>74.8</twPctLog><twPctRoute>25.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X16Y78.F4), 1 path
</twPathRptBanner><twPathRpt anchorID="71"><twUnconstPath anchorID="72" twDataPathType="twDataPathMinDelay" ><twTotDel>1.206</twTotDel><twSrc BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twDest><twDel>0.719</twDel><twSUTime>-0.487</twSUTime><twTotPathDel>1.206</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X19Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X19Y79.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.411</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;2&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y78.F4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.308</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X16Y78.CLK</twSite><twDelType>Tckf</twDelType><twDelInfo twEdge="twRising">0.487</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR&lt;1&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR</twBEL></twPathDel><twLogDel>0.898</twLogDel><twRouteDel>0.308</twRouteDel><twTotDel>1.206</twTotDel><twDestClk twEdge ="twRising">clk_BUFGP</twDestClk><twPctLog>74.5</twPctLog><twPctRoute>25.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="73" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_D_TO_J_path&quot; TIG;</twConstName><twItemCnt>256</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>241</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="16" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X46Y83.G1), 16 paths
</twPathRptBanner><twPathRpt anchorID="74"><twUnconstPath anchorID="75" twDataPathType="twDataPathMaxDelay" ><twTotDel>6.082</twTotDel><twSrc BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>5.306</twDel><twSUTime>0.776</twSUTime><twTotPathDel>6.082</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="18"><twSrc BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X33Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X33Y80.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;5&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/G_NS[4].U_NSQ</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y80.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.135</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/NS_dstat&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y80.F5</twSite><twDelType>Tif5</twDelType><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_10</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y80.FXINA</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y80.Y</twSite><twDelType>Tif6y</twDelType><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y82.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.819</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_7_f6</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y82.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_3</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y83.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y83.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.497</twLogDel><twRouteDel>2.585</twRouteDel><twTotDel>6.082</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>57.5</twPctLog><twPctRoute>42.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="76"><twUnconstPath anchorID="77" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.998</twTotDel><twSrc BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>5.222</twDel><twSUTime>0.776</twSUTime><twTotPathDel>5.998</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X30Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X30Y77.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y82.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.906</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y82.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;1&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y82.F1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.414</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/iSTAT_CNT&lt;1&gt;1/O</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y82.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y82.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y82.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y83.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y83.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.515</twLogDel><twRouteDel>2.483</twRouteDel><twTotDel>5.998</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>58.6</twPctLog><twPctRoute>41.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="78"><twUnconstPath anchorID="79" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.914</twTotDel><twSrc BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twDel>5.138</twDel><twSUTime>0.776</twSUTime><twTotPathDel>5.914</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X30Y83.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X30Y83.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.515</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_FULL</twBEL></twPathDel><twPathDel><twSite>SLICE_X37Y83.G2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.654</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/FULL_dstat</twComp></twPathDel><twPathDel><twSite>SLICE_X37Y83.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">0.890</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_14</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y82.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_12_f5</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y82.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y82.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_8</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y82.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y83.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.631</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_STAT/TDO_mux_in&lt;0&gt;1</twComp></twPathDel><twPathDel><twSite>SLICE_X46Y83.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/iSTAT_DOUT</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87</twBEL><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_STAT/U_TDO</twBEL></twPathDel><twLogDel>3.793</twLogDel><twRouteDel>2.121</twRouteDel><twTotDel>5.914</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twDestClk><twPctLog>64.1</twPctLog><twPctRoute>35.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (SLICE_X26Y82.G2), 1 path
</twPathRptBanner><twPathRpt anchorID="80"><twUnconstPath anchorID="81" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.566</twTotDel><twSrc BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4</twDest><twTotPathDel>3.566</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X45Y86.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y82.G2</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">3.055</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp></twPathDel><twLogDel>0.511</twLogDel><twRouteDel>3.055</twRouteDel><twTotDel>3.566</twTotDel><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (SLICE_X26Y83.G2), 1 path
</twPathRptBanner><twPathRpt anchorID="82"><twUnconstPath anchorID="83" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.566</twTotDel><twSrc BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4</twDest><twTotPathDel>3.566</twTotPathDel><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y86.CLK</twSrcSite><twSrcClk twEdge ="twRising">clk_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X45Y86.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.511</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_NS1/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_YES_OREG.OUT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y83.G2</twSite><twDelType>net</twDelType><twFanCnt>38</twFanCnt><twDelInfo twEdge="twRising">3.055</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/iCAP_STATE&lt;1&gt;</twComp></twPathDel><twLogDel>0.511</twLogDel><twRouteDel>3.055</twRouteDel><twTotDel>3.566</twTotDel><twPctLog>14.3</twPctLog><twPctRoute>85.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="84" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twConstName><twItemCnt>204456</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1417</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>16.763</twMinPer></twConstHead><twPathRptBanner iPaths="8879" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG (SLICE_X3Y65.F4), 8879 paths
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.237</twSlack><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>16.763</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>19</twLogLvls><twSrcSite>SLICE_X54Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y67.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>instr&lt;13&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.G4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>instr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;2&gt;31</twComp><twBEL>decoder/op&lt;0&gt;207</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>decoder/op&lt;0&gt;207</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp><twBEL>decoder/op&lt;0&gt;226</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;259</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>decoder/op&lt;0&gt;259</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;289</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.637</twDelInfo><twComp>op&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N205</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y36.F4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>alu_main_function/out_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y36.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;8&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_lut&lt;8&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;8&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;10&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;10&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;12&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;12&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;14&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;14&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;16&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;16&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;18&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;18&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;20&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;20&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;22&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;22&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;24&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;24&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;26&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;26&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y46.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;28&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;28&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_xor&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y57.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;29&gt;</twComp><twBEL>alu_main_function/out&lt;29&gt;160</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y65.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>out&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y65.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>8.561</twLogDel><twRouteDel>8.202</twRouteDel><twTotDel>16.763</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>51.1</twPctLog><twPctRoute>48.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.292</twSlack><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>16.708</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>23</twLogLvls><twSrcSite>SLICE_X54Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y67.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>instr&lt;13&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.G4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>instr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;2&gt;31</twComp><twBEL>decoder/op&lt;0&gt;207</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>decoder/op&lt;0&gt;207</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp><twBEL>decoder/op&lt;0&gt;226</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;259</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>decoder/op&lt;0&gt;259</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;289</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.637</twDelInfo><twComp>op&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N205</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y32.F3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>alu_main_function/out_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y32.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;0&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_lut&lt;0&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;0&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;2&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;2&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;4&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;4&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;6&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;6&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;8&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;8&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;10&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;10&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;12&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;12&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;14&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;14&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;16&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;16&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;18&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;18&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;20&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;20&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;22&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;22&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;24&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;24&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;26&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;26&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y46.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;28&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;28&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_xor&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y57.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;29&gt;</twComp><twBEL>alu_main_function/out&lt;29&gt;160</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y65.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>out&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y65.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>8.973</twLogDel><twRouteDel>7.735</twRouteDel><twTotDel>16.708</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>53.7</twPctLog><twPctRoute>46.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="89"><twConstPath anchorID="90" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.307</twSlack><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>16.693</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>23</twLogLvls><twSrcSite>SLICE_X54Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y67.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>instr&lt;13&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.G4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>instr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;2&gt;31</twComp><twBEL>decoder/op&lt;0&gt;207</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>decoder/op&lt;0&gt;207</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp><twBEL>decoder/op&lt;0&gt;226</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;259</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>decoder/op&lt;0&gt;259</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;289</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.637</twDelInfo><twComp>op&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N205</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>alu_main_function/out_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y32.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;0&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;0&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;2&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;2&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;4&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;4&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;6&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;6&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;8&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;8&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;10&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;10&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;12&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;12&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;14&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;14&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;16&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;16&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;18&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;18&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;20&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;20&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;22&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;22&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;24&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;24&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;26&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;26&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y46.Y</twSite><twDelType>Tciny</twDelType><twDelInfo twEdge="twRising">0.756</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;28&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;28&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_xor&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y57.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.820</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y57.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;29&gt;</twComp><twBEL>alu_main_function/out&lt;29&gt;160</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y65.F4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.211</twDelInfo><twComp>out&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y65.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.728</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[29].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>8.631</twLogDel><twRouteDel>8.062</twRouteDel><twTotDel>16.693</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>51.7</twPctLog><twPctRoute>48.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9095" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG (SLICE_X2Y68.F3), 9095 paths
</twPathRptBanner><twPathRpt anchorID="91"><twConstPath anchorID="92" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.242</twSlack><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>16.758</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>20</twLogLvls><twSrcSite>SLICE_X54Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y67.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>instr&lt;13&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.G4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>instr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;2&gt;31</twComp><twBEL>decoder/op&lt;0&gt;207</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>decoder/op&lt;0&gt;207</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp><twBEL>decoder/op&lt;0&gt;226</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;259</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>decoder/op&lt;0&gt;259</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;289</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.637</twDelInfo><twComp>op&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N205</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y36.F4</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.360</twDelInfo><twComp>alu_main_function/out_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y36.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;8&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_lut&lt;8&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;8&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;10&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;10&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;12&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;12&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;14&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;14&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;16&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;16&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;18&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;18&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;20&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;20&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;22&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;22&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;24&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;24&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;26&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;26&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;28&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;28&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y47.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;30&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_xor&lt;30&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y58.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;30&gt;</twComp><twBEL>alu_main_function/out&lt;30&gt;160</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y68.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>out&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y68.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>8.406</twLogDel><twRouteDel>8.352</twRouteDel><twTotDel>16.758</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>50.2</twPctLog><twPctRoute>49.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.297</twSlack><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>16.703</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>24</twLogLvls><twSrcSite>SLICE_X54Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y67.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>instr&lt;13&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.G4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>instr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;2&gt;31</twComp><twBEL>decoder/op&lt;0&gt;207</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>decoder/op&lt;0&gt;207</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp><twBEL>decoder/op&lt;0&gt;226</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;259</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>decoder/op&lt;0&gt;259</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;289</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.637</twDelInfo><twComp>op&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N205</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y32.F3</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">0.893</twDelInfo><twComp>alu_main_function/out_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y32.COUT</twSite><twDelType>Topcyf</twDelType><twDelInfo twEdge="twRising">1.011</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;0&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_lut&lt;0&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;0&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;2&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;2&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;4&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;4&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;6&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;6&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;8&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;8&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;10&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;10&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;12&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;12&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;14&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;14&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;16&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;16&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;18&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;18&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;20&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;20&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;22&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;22&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;24&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;24&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;26&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;26&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;28&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;28&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y47.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;30&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_xor&lt;30&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y58.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;30&gt;</twComp><twBEL>alu_main_function/out&lt;30&gt;160</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y68.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>out&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y68.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>8.818</twLogDel><twRouteDel>7.885</twRouteDel><twTotDel>16.703</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>52.8</twPctLog><twPctRoute>47.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.312</twSlack><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>16.688</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>24</twLogLvls><twSrcSite>SLICE_X54Y67.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y67.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>instr&lt;13&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[13].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y54.G4</twSite><twDelType>net</twDelType><twFanCnt>22</twFanCnt><twDelInfo twEdge="twRising">1.472</twDelInfo><twComp>instr&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;2&gt;31</twComp><twBEL>decoder/op&lt;0&gt;207</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y55.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.304</twDelInfo><twComp>decoder/op&lt;0&gt;207</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y55.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp><twBEL>decoder/op&lt;0&gt;226</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.358</twDelInfo><twComp>decoder/op&lt;0&gt;226</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;259</twBEL></twPathDel><twPathDel><twSite>SLICE_X50Y56.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>decoder/op&lt;0&gt;259</twComp></twPathDel><twPathDel><twSite>SLICE_X50Y56.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>op&lt;0&gt;</twComp><twBEL>decoder/op&lt;0&gt;289</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.G3</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">2.637</twDelInfo><twComp>op&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y43.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>N205</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out_mux0000</twComp><twBEL>alu_main_function/out_mux0000</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y32.BX</twSite><twDelType>net</twDelType><twFanCnt>33</twFanCnt><twDelInfo twEdge="twRising">1.220</twDelInfo><twComp>alu_main_function/out_mux0000</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y32.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.669</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;0&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;0&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;1&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y33.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y33.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;2&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;2&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y34.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y34.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;4&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;4&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;5&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;6&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;6&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;8&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;8&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;10&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;10&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;12&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;12&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;14&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;14&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y40.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;16&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;16&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;17&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y41.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;17&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y41.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;18&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;18&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y42.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y42.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;20&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;20&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;21&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y43.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;21&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y43.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;22&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;22&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y44.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y44.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;24&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;24&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;25&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y45.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y45.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;26&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;26&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y46.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;27&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y46.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.103</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;28&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;28&gt;</twBEL><twBEL>alu_main_function/Maddsub_out_addsub0000_cy&lt;29&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X25Y47.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>alu_main_function/Maddsub_out_addsub0000_cy&lt;29&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X25Y47.X</twSite><twDelType>Tcinx</twDelType><twDelInfo twEdge="twRising">0.402</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;30&gt;</twComp><twBEL>alu_main_function/Maddsub_out_addsub0000_xor&lt;30&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y58.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.902</twDelInfo><twComp>alu_main_function/out_addsub0000&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y58.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;30&gt;</twComp><twBEL>alu_main_function/out&lt;30&gt;160</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y68.F3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.279</twDelInfo><twComp>out&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y68.CLK</twSite><twDelType>Tfck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[30].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>8.476</twLogDel><twRouteDel>8.212</twRouteDel><twTotDel>16.688</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>50.8</twPctLog><twPctRoute>49.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6996" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG (SLICE_X12Y66.G2), 6996 paths
</twPathRptBanner><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.275</twSlack><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>16.725</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X52Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y61.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>instr&lt;5&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y54.F4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.834</twDelInfo><twComp>instr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>decoder/op&lt;1&gt;101</twComp><twBEL>decoder/op&lt;1&gt;101</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y54.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.445</twDelInfo><twComp>decoder/op&lt;1&gt;101</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>decoder/op&lt;1&gt;163</twComp><twBEL>decoder/op&lt;1&gt;148</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y54.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>decoder/op&lt;1&gt;148</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>decoder/op&lt;1&gt;163</twComp><twBEL>decoder/op&lt;1&gt;163</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y53.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>decoder/op&lt;1&gt;163</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out&lt;19&gt;49</twComp><twBEL>decoder/op&lt;1&gt;203</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y42.F1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.774</twDelInfo><twComp>op&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y42.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out_or0006</twComp><twBEL>alu_main_function/out_or0006</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.G3</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>alu_main_function/out_or0006</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out&lt;0&gt;109</twComp><twBEL>alu_main_function/out&lt;20&gt;23</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y43.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>alu_main_function/out&lt;20&gt;23</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out&lt;20&gt;134</twComp><twBEL>alu_main_function/out&lt;20&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y43.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>alu_main_function/out&lt;20&gt;81</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out&lt;20&gt;134</twComp><twBEL>alu_main_function/out&lt;20&gt;134</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y46.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>alu_main_function/out&lt;20&gt;134</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;20&gt;</twComp><twBEL>alu_main_function/out&lt;20&gt;145</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.519</twDelInfo><twComp>out&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>6.995</twLogDel><twRouteDel>9.730</twRouteDel><twTotDel>16.725</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>41.8</twPctLog><twPctRoute>58.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.483</twSlack><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>16.517</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X54Y64.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X54Y64.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>instr&lt;14&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[14].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y55.G2</twSite><twDelType>net</twDelType><twFanCnt>21</twFanCnt><twDelInfo twEdge="twRising">1.683</twDelInfo><twComp>instr&lt;14&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y55.X</twSite><twDelType>Tif5x</twDelType><twDelInfo twEdge="twRising">1.000</twDelInfo><twComp>decoder/op&lt;1&gt;125</twComp><twBEL>decoder/op&lt;1&gt;1252</twBEL><twBEL>decoder/op&lt;1&gt;125_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y54.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>decoder/op&lt;1&gt;125</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>decoder/op&lt;1&gt;163</twComp><twBEL>decoder/op&lt;1&gt;148</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y54.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>decoder/op&lt;1&gt;148</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>decoder/op&lt;1&gt;163</twComp><twBEL>decoder/op&lt;1&gt;163</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y53.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>decoder/op&lt;1&gt;163</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out&lt;19&gt;49</twComp><twBEL>decoder/op&lt;1&gt;203</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y42.F1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.774</twDelInfo><twComp>op&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y42.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out_or0006</twComp><twBEL>alu_main_function/out_or0006</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.G3</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>alu_main_function/out_or0006</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out&lt;0&gt;109</twComp><twBEL>alu_main_function/out&lt;20&gt;23</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y43.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>alu_main_function/out&lt;20&gt;23</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out&lt;20&gt;134</twComp><twBEL>alu_main_function/out&lt;20&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y43.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>alu_main_function/out&lt;20&gt;81</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out&lt;20&gt;134</twComp><twBEL>alu_main_function/out&lt;20&gt;134</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y46.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>alu_main_function/out&lt;20&gt;134</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;20&gt;</twComp><twBEL>alu_main_function/out&lt;20&gt;145</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.519</twDelInfo><twComp>out&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>7.335</twLogDel><twRouteDel>9.182</twRouteDel><twTotDel>16.517</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>44.4</twPctLog><twPctRoute>55.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>13.550</twSlack><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG</twDest><twTotPathDel>16.450</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>30.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X52Y61.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X52Y61.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.567</twDelInfo><twComp>instr&lt;5&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[5].ASYNC_OUT_CELL/USER_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X48Y55.BX</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">1.917</twDelInfo><twComp>instr&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X48Y55.X</twSite><twDelType>Tbxx</twDelType><twDelInfo twEdge="twRising">0.699</twDelInfo><twComp>decoder/op&lt;1&gt;125</twComp><twBEL>decoder/op&lt;1&gt;125_f5</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y54.G3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.048</twDelInfo><twComp>decoder/op&lt;1&gt;125</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y54.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>decoder/op&lt;1&gt;163</twComp><twBEL>decoder/op&lt;1&gt;148</twBEL></twPathDel><twPathDel><twSite>SLICE_X49Y54.F3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>decoder/op&lt;1&gt;148</twComp></twPathDel><twPathDel><twSite>SLICE_X49Y54.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>decoder/op&lt;1&gt;163</twComp><twBEL>decoder/op&lt;1&gt;163</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y53.G1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>decoder/op&lt;1&gt;163</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y53.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out&lt;19&gt;49</twComp><twBEL>decoder/op&lt;1&gt;203</twBEL></twPathDel><twPathDel><twSite>SLICE_X35Y42.F1</twSite><twDelType>net</twDelType><twFanCnt>18</twFanCnt><twDelInfo twEdge="twRising">1.774</twDelInfo><twComp>op&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X35Y42.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out_or0006</twComp><twBEL>alu_main_function/out_or0006</twBEL></twPathDel><twPathDel><twSite>SLICE_X26Y33.G3</twSite><twDelType>net</twDelType><twFanCnt>40</twFanCnt><twDelInfo twEdge="twRising">1.599</twDelInfo><twComp>alu_main_function/out_or0006</twComp></twPathDel><twPathDel><twSite>SLICE_X26Y33.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.660</twDelInfo><twComp>alu_main_function/out&lt;0&gt;109</twComp><twBEL>alu_main_function/out&lt;20&gt;23</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y43.G2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.088</twDelInfo><twComp>alu_main_function/out&lt;20&gt;23</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y43.Y</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out&lt;20&gt;134</twComp><twBEL>alu_main_function/out&lt;20&gt;81</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y43.F4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.020</twDelInfo><twComp>alu_main_function/out&lt;20&gt;81</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y43.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>alu_main_function/out&lt;20&gt;134</twComp><twBEL>alu_main_function/out&lt;20&gt;134</twBEL></twPathDel><twPathDel><twSite>SLICE_X27Y46.F2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.560</twDelInfo><twComp>alu_main_function/out&lt;20&gt;134</twComp></twPathDel><twPathDel><twSite>SLICE_X27Y46.X</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>ila_inst/U0/iTRIG_IN&lt;20&gt;</twComp><twBEL>alu_main_function/out&lt;20&gt;145</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y66.G2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.519</twDelInfo><twComp>out&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y66.CLK</twSite><twDelType>Tgck</twDelType><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/fd1_out</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/USER_MUX</twBEL><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_IN[20].ASYNC_IN_CELL/S_USER_REG</twBEL></twPathDel><twLogDel>7.034</twLogDel><twRouteDel>9.416</twRouteDel><twTotDel>16.450</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>42.8</twPctLog><twPctRoute>57.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X6Y88.BY), 1 path
</twPathRptBanner><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.631</twSlack><twSrc BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twSrc><twDest BELType="FF">ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twDest><twTotPathDel>0.631</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twSrc><twDest BELType='FF'>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X7Y89.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X7Y89.XQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.411</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y88.BY</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.330</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec&lt;16&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X6Y88.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twFalling">-0.110</twDelInfo><twComp>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data&lt;0&gt;</twComp><twBEL>ila_inst/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX</twBEL></twPathDel><twLogDel>0.301</twLogDel><twRouteDel>0.330</twRouteDel><twTotDel>0.631</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_OUT[29].ASYNC_OUT_CELL/SHIFT_REG (SLICE_X65Y49.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.806</twSlack><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[28].ASYNC_OUT_CELL/SHIFT_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[29].ASYNC_OUT_CELL/SHIFT_REG</twDest><twTotPathDel>0.806</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[28].ASYNC_OUT_CELL/SHIFT_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[29].ASYNC_OUT_CELL/SHIFT_REG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X65Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X65Y49.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;30&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[28].ASYNC_OUT_CELL/SHIFT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y49.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;29&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X65Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;30&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[29].ASYNC_OUT_CELL/SHIFT_REG</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>0.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vio_inst/U0/I_VIO/GEN_ASYNC_OUT[25].ASYNC_OUT_CELL/SHIFT_REG (SLICE_X67Y54.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.806</twSlack><twSrc BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[24].ASYNC_OUT_CELL/SHIFT_REG</twSrc><twDest BELType="FF">vio_inst/U0/I_VIO/GEN_ASYNC_OUT[25].ASYNC_OUT_CELL/SHIFT_REG</twDest><twTotPathDel>0.806</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16"><twSrc BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[24].ASYNC_OUT_CELL/SHIFT_REG</twSrc><twDest BELType='FF'>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[25].ASYNC_OUT_CELL/SHIFT_REG</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X67Y54.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twSrcClk><twPathDel><twSite>SLICE_X67Y54.YQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.409</twDelInfo><twComp>vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;26&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[24].ASYNC_OUT_CELL/SHIFT_REG</twBEL></twPathDel><twPathDel><twSite>SLICE_X67Y54.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.317</twDelInfo><twComp>vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;25&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X67Y54.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">0.080</twDelInfo><twComp>vio_inst/U0/I_VIO/OUTPUT_SHIFT&lt;26&gt;</twComp><twBEL>vio_inst/U0/I_VIO/GEN_ASYNC_OUT[25].ASYNC_OUT_CELL/SHIFT_REG</twBEL></twPathDel><twLogDel>0.489</twLogDel><twRouteDel>0.317</twRouteDel><twTotDel>0.806</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="30.000">ila_control&lt;0&gt;</twDestClk><twPctLog>60.7</twPctLog><twPctRoute>39.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="109"><twPinLimitBanner>Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP &quot;J_CLK&quot; 30 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="110" type="MINLOWPULSE" name="Trpw" slack="27.224" period="30.000" constraintValue="15.000" deviceLimit="1.388" physResource="ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched/SR" logResource="ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/SR" locationPin="SLICE_X41Y73.SR" clockNet="ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR"/><twPinLimit anchorID="111" type="MINHIGHPULSE" name="Trpw" slack="27.224" period="30.000" constraintValue="15.000" deviceLimit="1.388" physResource="ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched/SR" logResource="ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/SR" locationPin="SLICE_X41Y73.SR" clockNet="ila_inst/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR"/><twPinLimit anchorID="112" type="MINLOWPULSE" name="Trpw" slack="27.224" period="30.000" constraintValue="15.000" deviceLimit="1.388" physResource="ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched/SR" logResource="ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/U_TFDRE/SR" locationPin="SLICE_X41Y77.SR" clockNet="ila_inst/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/iCLR"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="113">0</twUnmetConstCnt><twDataSheet anchorID="114" twNameLen="15"><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="115"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>412516</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>4345</twConnCnt></twConstCov><twStats anchorID="116"><twMinPer>16.763</twMinPer><twFootnote number="1" /><twMaxFreq>59.655</twMaxFreq><twMaxFromToDel>4.604</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Oct 29 09:30:32 2019 </twTimestamp></twFoot><twClientInfo anchorID="117"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 388 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
