INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_img_filter_hw_top glbl -prj img_filter_hw.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s img_filter_hw 
Multi-threading is on. Using 4 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/AESL_axi_s_in_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_in_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/AESL_axi_s_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/fifo_w8_d640_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w8_d640_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/img_filter_hw.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_img_filter_hw_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/img_filter_hw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter_hw
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/estra/Desktop/proyectos_vivado/VentanaDeslizanteHLS/solution1/sim/verilog/img_filter_hw_am_bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module img_filter_hw_am_bkb_DSP48_0
INFO: [VRFC 10-311] analyzing module img_filter_hw_am_bkb
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.img_filter_hw_am_bkb_DSP48_0
Compiling module xil_defaultlib.img_filter_hw_am_bkb(ID=1,NUM_ST...
Compiling module xil_defaultlib.fifo_w8_d640_A
Compiling module xil_defaultlib.img_filter_hw
Compiling module xil_defaultlib.fifo(DEPTH=307200,WIDTH=24)
Compiling module xil_defaultlib.fifo(DEPTH=307200,WIDTH=3)
Compiling module xil_defaultlib.fifo(DEPTH=307200,WIDTH=1)
Compiling module xil_defaultlib.AESL_axi_s_in_r
Compiling module xil_defaultlib.AESL_axi_s_out_r
Compiling module xil_defaultlib.apatb_img_filter_hw_top
Compiling module work.glbl
Built simulation snapshot img_filter_hw
