Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3.1_AR71948 (lin64) Build 2489853 Tue Mar 26 04:18:30 MDT 2019
| Date              : Sat Aug 22 22:29:27 2020
| Host              : wei-Berkeley running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
| Design            : top
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.544        0.000                      0                16515        0.004        0.000                      0                16515        0.030        0.000                       0                  6871  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock             Waveform(ns)         Period(ns)      Frequency(MHz)
-----             ------------         ----------      --------------
RFADC0_CLK        {0.000 15.625}       31.250          32.000          
RFADC0_CLK_dummy  {0.000 15.625}       31.250          32.000          
RFADC1_CLK        {0.000 5.000}        10.000          100.000         
RFADC1_CLK_dummy  {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK0    {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK1    {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK2    {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK3    {0.000 5.000}        10.000          100.000         
RFADC2_CLK        {0.000 5.000}        10.000          100.000         
RFADC2_CLK_dummy  {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK0    {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK1    {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK2    {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK3    {0.000 5.000}        10.000          100.000         
RFADC3_CLK        {0.000 5.000}        10.000          100.000         
RFADC3_CLK_dummy  {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK0    {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK1    {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK2    {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK3    {0.000 5.000}        10.000          100.000         
RFDAC0_CLK        {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK0    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK1    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK2    {0.000 5.000}        10.000          100.000         
RFDAC0_FABCLK3    {0.000 5.000}        10.000          100.000         
RFDAC1_CLK        {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK0    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK1    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK2    {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK3    {0.000 5.000}        10.000          100.000         
clk_100_p         {0.000 3.906}        7.812           128.008         
  user_clk_mmcm   {0.000 0.976}        1.953           512.033         
clk_pl_0          {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_100_p                                                                                                                                                          1.562        0.000                       0                     1  
  user_clk_mmcm        0.544        0.000                      0                  879        0.024        0.000                      0                  879        0.030        0.000                       0                   496  
clk_pl_0               2.581        0.000                      0                14921        0.004        0.000                      0                14921        3.400        0.000                       0                  6374  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 7.432        0.000                      0                  715        0.117        0.000                      0                  715  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_100_p
  To Clock:  clk_100_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.562ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_p
Waveform(ns):       { 0.000 3.906 }
Period(ns):         7.812
Sources:            { clk_100_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         7.812       6.741      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            2.344         3.906       1.562      MMCM_X0Y0  zcu111_infr_inst/user_clk_mmcm_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  user_clk_mmcm
  To Clock:  user_clk_mmcm

Setup :            0  Failing Endpoints,  Worst Slack        0.544ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.544ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay6/op_mem_20_24_reg[0][25]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/dat_del/op_mem_20_24_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.150ns  (logic 0.081ns (7.043%)  route 1.069ns (92.957%))
  Logic Levels:           0  
  Clock Path Skew:        -0.227ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.431ns = ( 4.384 - 1.953 ) 
    Source Clock Delay      (SCD):    2.126ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.891ns (routing 0.001ns, distribution 0.890ns)
  Clock Net Delay (Destination): 0.644ns (routing 0.001ns, distribution 0.643ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.891     2.126    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay6/clk
    SLICE_X116Y2         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay6/op_mem_20_24_reg[0][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y2         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.081     2.207 r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay6/op_mem_20_24_reg[0][25]/Q
                         net (fo=1, routed)           1.069     3.276    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/dat_del/d[25]
    SLICE_X81Y6          FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/dat_del/op_mem_20_24_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.644     4.384    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/dat_del/clk
    SLICE_X81Y6          FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/dat_del/op_mem_20_24_reg[0][25]/C
                         clock pessimism             -0.532     3.852    
                         clock uncertainty           -0.057     3.796    
    SLICE_X81Y6          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     3.821    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/dat_del/op_mem_20_24_reg[0][25]
  -------------------------------------------------------------------
                         required time                          3.821    
                         arrival time                          -3.276    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.555ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.122ns  (logic 0.080ns (7.130%)  route 1.042ns (92.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 4.383 - 1.953 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.907ns (routing 0.001ns, distribution 0.906ns)
  Clock Net Delay (Destination): 0.643ns (routing 0.001ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.907     2.142    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/add_gen/delay6/clk
    SLICE_X115Y6         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y6         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     2.222 r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][0]/Q
                         net (fo=1, routed)           1.042     3.264    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/d[0]
    SLICE_X81Y10         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.643     4.383    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/clk
    SLICE_X81Y10         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][0]/C
                         clock pessimism             -0.532     3.851    
                         clock uncertainty           -0.057     3.795    
    SLICE_X81Y10         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     3.820    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][0]
  -------------------------------------------------------------------
                         required time                          3.820    
                         arrival time                          -3.264    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.561ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][23]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 0.079ns (7.004%)  route 1.049ns (92.996%))
  Logic Levels:           0  
  Clock Path Skew:        -0.232ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.444ns = ( 4.397 - 1.953 ) 
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.909ns (routing 0.001ns, distribution 0.908ns)
  Clock Net Delay (Destination): 0.657ns (routing 0.001ns, distribution 0.656ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.909     2.144    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/add_gen/delay6/clk
    SLICE_X118Y4         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y4         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.223 r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][23]/Q
                         net (fo=1, routed)           1.049     3.272    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/d[23]
    SLICE_X85Y9          FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.657     4.397    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/clk
    SLICE_X85Y9          FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][23]/C
                         clock pessimism             -0.532     3.865    
                         clock uncertainty           -0.057     3.808    
    SLICE_X85Y9          FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     3.833    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][23]
  -------------------------------------------------------------------
                         required time                          3.833    
                         arrival time                          -3.272    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][12]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.108ns  (logic 0.079ns (7.130%)  route 1.029ns (92.870%))
  Logic Levels:           0  
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.430ns = ( 4.383 - 1.953 ) 
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.001ns, distribution 0.905ns)
  Clock Net Delay (Destination): 0.643ns (routing 0.001ns, distribution 0.642ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.906     2.141    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/add_gen/delay6/clk
    SLICE_X115Y6         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y6         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.220 r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][12]/Q
                         net (fo=1, routed)           1.029     3.249    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/d[12]
    SLICE_X81Y10         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.643     4.383    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/clk
    SLICE_X81Y10         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][12]/C
                         clock pessimism             -0.532     3.851    
                         clock uncertainty           -0.057     3.795    
    SLICE_X81Y10         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     3.820    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][12]
  -------------------------------------------------------------------
                         required time                          3.820    
                         arrival time                          -3.249    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.078ns (7.002%)  route 1.036ns (92.998%))
  Logic Levels:           0  
  Clock Path Skew:        -0.231ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 4.396 - 1.953 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.907ns (routing 0.001ns, distribution 0.906ns)
  Clock Net Delay (Destination): 0.656ns (routing 0.001ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.907     2.142    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/add_gen/delay6/clk
    SLICE_X118Y10        FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y10        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.220 r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][8]/Q
                         net (fo=1, routed)           1.036     3.256    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/dat_del/d[8]
    SLICE_X83Y15         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.656     4.396    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/dat_del/clk
    SLICE_X83Y15         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][8]/C
                         clock pessimism             -0.532     3.864    
                         clock uncertainty           -0.057     3.808    
    SLICE_X83Y15         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.833    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][8]
  -------------------------------------------------------------------
                         required time                          3.833    
                         arrival time                          -3.256    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.079ns (7.028%)  route 1.045ns (92.972%))
  Logic Levels:           0  
  Clock Path Skew:        -0.219ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.443ns = ( 4.396 - 1.953 ) 
    Source Clock Delay      (SCD):    2.130ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.895ns (routing 0.001ns, distribution 0.894ns)
  Clock Net Delay (Destination): 0.656ns (routing 0.001ns, distribution 0.655ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.895     2.130    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/delay6/clk
    SLICE_X118Y11        FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y11        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.079     2.209 r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/delay6/op_mem_20_24_reg[0][18]/Q
                         net (fo=1, routed)           1.045     3.254    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/dat_del/d[18]
    SLICE_X83Y15         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.656     4.396    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/dat_del/clk
    SLICE_X83Y15         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][18]/C
                         clock pessimism             -0.532     3.864    
                         clock uncertainty           -0.057     3.808    
    SLICE_X83Y15         FDRE (Setup_EFF2_SLICEM_C_D)
                                                      0.025     3.833    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/dat_del/op_mem_20_24_reg[0][18]
  -------------------------------------------------------------------
                         required time                          3.833    
                         arrival time                          -3.254    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][21]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.126ns  (logic 0.076ns (6.750%)  route 1.050ns (93.250%))
  Logic Levels:           0  
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.450ns = ( 4.403 - 1.953 ) 
    Source Clock Delay      (SCD):    2.131ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.896ns (routing 0.001ns, distribution 0.895ns)
  Clock Net Delay (Destination): 0.663ns (routing 0.001ns, distribution 0.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.896     2.131    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/add_gen/delay6/clk
    SLICE_X118Y8         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y8         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.207 r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][21]/Q
                         net (fo=1, routed)           1.050     3.257    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/dat_del/d[21]
    SLICE_X87Y15         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.663     4.403    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/dat_del/clk
    SLICE_X87Y15         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][21]/C
                         clock pessimism             -0.532     3.871    
                         clock uncertainty           -0.057     3.814    
    SLICE_X87Y15         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.839    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][21]
  -------------------------------------------------------------------
                         required time                          3.839    
                         arrival time                          -3.257    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.589ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/add_gen/comp0.core_instance0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
                            (rising edge-triggered cell DSP_OUTPUT clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/add_gen/comp0.core_instance0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CEP
                            (rising edge-triggered cell DSP_OUTPUT clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.072ns  (logic 0.385ns (35.914%)  route 0.687ns (64.086%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.565ns = ( 4.518 - 1.953 ) 
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.917ns (routing 0.001ns, distribution 0.916ns)
  Clock Net Delay (Destination): 0.778ns (routing 0.001ns, distribution 0.777ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.917     2.152    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/add_gen/comp0.core_instance0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
    DSP48E2_X12Y10       DSP_OUTPUT                                   r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/add_gen/comp0.core_instance0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
  -------------------------------------------------------------------    -------------------
    DSP48E2_X12Y10       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_CLK_P[12])
                                                      0.207     2.359 r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/add_gen/comp0.core_instance0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/P[12]
                         net (fo=2, routed)           0.197     2.556    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/edge_detect/edge_op/d0[0]
    SLICE_X69Y28         LUT2 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.644 f  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/edge_detect/edge_op/y[0]_INST_0/O
                         net (fo=2, routed)           0.162     2.806    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/logical6/d1[0]
    SLICE_X68Y30         LUT3 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.090     2.896 r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/logical6/y[0]_INST_0/O
                         net (fo=2, routed)           0.328     3.224    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/add_gen/comp0.core_instance0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CEP
    DSP48E2_X12Y10       DSP_OUTPUT                                   r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/add_gen/comp0.core_instance0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CEP
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.778     4.518    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/add_gen/comp0.core_instance0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/CLK
    DSP48E2_X12Y10       DSP_OUTPUT                                   r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/add_gen/comp0.core_instance0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
                         clock pessimism             -0.430     4.088    
                         clock uncertainty           -0.057     4.032    
    DSP48E2_X12Y10       DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_CEP)
                                                     -0.218     3.814    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/add_gen/comp0.core_instance0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          3.814    
                         arrival time                          -3.224    
  -------------------------------------------------------------------
                         slack                                  0.589    

Slack (MET) :             0.591ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][15]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][15]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.094ns  (logic 0.076ns (6.947%)  route 1.018ns (93.053%))
  Logic Levels:           0  
  Clock Path Skew:        -0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.437ns = ( 4.390 - 1.953 ) 
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.001ns, distribution 0.905ns)
  Clock Net Delay (Destination): 0.650ns (routing 0.001ns, distribution 0.649ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.906     2.141    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/add_gen/delay6/clk
    SLICE_X115Y6         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X115Y6         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.076     2.217 r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/add_gen/delay6/op_mem_20_24_reg[0][15]/Q
                         net (fo=1, routed)           1.018     3.235    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/d[15]
    SLICE_X82Y10         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.650     4.390    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/clk
    SLICE_X82Y10         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][15]/C
                         clock pessimism             -0.532     3.858    
                         clock uncertainty           -0.057     3.802    
    SLICE_X82Y10         FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     3.827    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/dat_del/op_mem_20_24_reg[0][15]
  -------------------------------------------------------------------
                         required time                          3.827    
                         arrival time                          -3.235    
  -------------------------------------------------------------------
                         slack                                  0.591    

Slack (MET) :             0.594ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][10]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][10]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.953ns  (user_clk_mmcm rise@1.953ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        1.089ns  (logic 0.076ns (6.979%)  route 1.013ns (93.021%))
  Logic Levels:           0  
  Clock Path Skew:        -0.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.435ns = ( 4.388 - 1.953 ) 
    Source Clock Delay      (SCD):    2.141ns
    Clock Pessimism Removal (CPR):    -0.532ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.089ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      0.906ns (routing 0.001ns, distribution 0.905ns)
  Clock Net Delay (Destination): 0.648ns (routing 0.001ns, distribution 0.647ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.656     0.656 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.706    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.706 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.384     1.090    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.127     0.963 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.244     1.207    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.235 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.906     2.141    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/add_gen/delay6/clk
    SLICE_X118Y10        FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y10        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     2.217 r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/add_gen/delay6/op_mem_20_24_reg[0][10]/Q
                         net (fo=1, routed)           1.013     3.230    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/dat_del/d[10]
    SLICE_X84Y13         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      1.953     1.953 r  
    AL16                                              0.000     1.953 r  clk_100_p (IN)
                         net (fo=0)                   0.000     1.953    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.546     2.499 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     2.539    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     2.539 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.333     2.872    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.630     3.502 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.214     3.716    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     3.740 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.648     4.388    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/dat_del/clk
    SLICE_X84Y13         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][10]/C
                         clock pessimism             -0.532     3.856    
                         clock uncertainty           -0.057     3.800    
    SLICE_X84Y13         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     3.825    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/dat_del/op_mem_20_24_reg[0][10]
  -------------------------------------------------------------------
                         required time                          3.825    
                         arrival time                          -3.230    
  -------------------------------------------------------------------
                         slack                                  0.594    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_no_led_snapshot0_67_ss_ctrl/sBus_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.135ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Net Delay (Source):      0.480ns (routing 0.000ns, distribution 0.480ns)
  Clock Net Delay (Destination): 0.547ns (routing 0.001ns, distribution 0.546ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.480     1.430    rfdc_one_adc_4096gsps_no_led_snapshot0_67_ss_ctrl/IP_CLK
    SLICE_X70Y30         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_snapshot0_67_ss_ctrl/sBus_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y30         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.469 r  rfdc_one_adc_4096gsps_no_led_snapshot0_67_ss_ctrl/sBus_reg[0]/Q
                         net (fo=1, routed)           0.038     1.507    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[0]
    SLICE_X70Y30         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.547     1.135    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X70Y30         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism              0.301     1.436    
    SLICE_X70Y30         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.483    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.483    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.038ns (49.351%)  route 0.039ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.145ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Net Delay (Source):      0.488ns (routing 0.000ns, distribution 0.488ns)
  Clock Net Delay (Destination): 0.557ns (routing 0.001ns, distribution 0.556ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.488     1.438    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X69Y28         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y28         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.476 r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[10].fde_used.u2/Q
                         net (fo=1, routed)           0.039     1.515    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[10]
    SLICE_X69Y28         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.557     1.145    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X69Y28         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2/C
                         clock pessimism              0.299     1.444    
    SLICE_X69Y28         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.491    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[10].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.038ns (49.351%)  route 0.039ns (50.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Net Delay (Source):      0.479ns (routing 0.000ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.546ns (routing 0.001ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.479     1.429    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X76Y25         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y25         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.467 r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[3].fde_used.u2/Q
                         net (fo=1, routed)           0.039     1.506    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[3]
    SLICE_X76Y25         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.546     1.134    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X76Y25         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2/C
                         clock pessimism              0.301     1.435    
    SLICE_X76Y25         FDRE (Hold_BFF2_SLICEM_C_D)
                                                      0.047     1.482    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[3].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[4].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.077ns  (logic 0.039ns (50.649%)  route 0.038ns (49.351%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.153ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    -0.299ns
  Clock Net Delay (Source):      0.496ns (routing 0.000ns, distribution 0.496ns)
  Clock Net Delay (Destination): 0.565ns (routing 0.001ns, distribution 0.564ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.496     1.446    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X69Y21         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y21         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.485 r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/Q
                         net (fo=1, routed)           0.038     1.523    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[4]
    SLICE_X69Y21         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[4].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.565     1.153    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X69Y21         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[4].fde_used.u2/C
                         clock pessimism              0.299     1.452    
    SLICE_X69Y21         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     1.499    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[4].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[7].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.134ns
    Source Clock Delay      (SCD):    1.429ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Net Delay (Source):      0.479ns (routing 0.000ns, distribution 0.479ns)
  Clock Net Delay (Destination): 0.546ns (routing 0.001ns, distribution 0.545ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.479     1.429    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X76Y25         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y25         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.467 r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[7].fde_used.u2/Q
                         net (fo=1, routed)           0.041     1.508    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[7]
    SLICE_X76Y25         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[7].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.546     1.134    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X76Y25         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[7].fde_used.u2/C
                         clock pessimism              0.301     1.435    
    SLICE_X76Y25         FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.047     1.482    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[7].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/basic_ctrl/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.083ns  (logic 0.039ns (46.988%)  route 0.044ns (53.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.142ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Net Delay (Source):      0.486ns (routing 0.000ns, distribution 0.486ns)
  Clock Net Delay (Destination): 0.554ns (routing 0.001ns, distribution 0.553ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.486     1.436    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X73Y33         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y33         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.475 r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/basic_ctrl/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=2, routed)           0.044     1.519    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/basic_ctrl/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/d[0]
    SLICE_X73Y33         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/basic_ctrl/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.554     1.142    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/basic_ctrl/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X73Y33         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/basic_ctrl/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism              0.300     1.442    
    SLICE_X73Y33         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.046     1.488    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/basic_ctrl/edge_detect/delay/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.519    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.038ns (41.758%)  route 0.053ns (58.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.151ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Net Delay (Source):      0.495ns (routing 0.000ns, distribution 0.495ns)
  Clock Net Delay (Destination): 0.563ns (routing 0.001ns, distribution 0.562ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.495     1.445    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X69Y25         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y25         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.483 r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[0].fde_used.u2/Q
                         net (fo=1, routed)           0.053     1.536    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[0]
    SLICE_X69Y25         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.563     1.151    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X69Y25         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2/C
                         clock pessimism              0.300     1.451    
    SLICE_X69Y25         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.497    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[0].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[4].fde_used.u2/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.091ns  (logic 0.038ns (41.758%)  route 0.053ns (58.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.137ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    -0.301ns
  Clock Net Delay (Source):      0.482ns (routing 0.000ns, distribution 0.482ns)
  Clock Net Delay (Destination): 0.549ns (routing 0.001ns, distribution 0.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.482     1.432    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/clk
    SLICE_X75Y25         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y25         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.470 r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay1/srl_delay.synth_reg_srl_inst/partial_one.last_srlc33e/reg_array[4].fde_used.u2/Q
                         net (fo=1, routed)           0.053     1.523    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/d[4]
    SLICE_X75Y25         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[4].fde_used.u2/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.549     1.137    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/clk
    SLICE_X75Y25         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[4].fde_used.u2/C
                         clock pessimism              0.301     1.438    
    SLICE_X75Y25         FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.484    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/status/cast_gw/latency_test.reg/partial_one.last_srlc33e/reg_array[4].fde_used.u2
  -------------------------------------------------------------------
                         required time                         -1.484    
                         arrival time                           1.523    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay4/op_mem_20_24_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay/op_mem_20_24_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.092ns  (logic 0.037ns (40.217%)  route 0.055ns (59.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.139ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    -0.300ns
  Clock Net Delay (Source):      0.483ns (routing 0.000ns, distribution 0.483ns)
  Clock Net Delay (Destination): 0.551ns (routing 0.001ns, distribution 0.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.483     1.433    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay4/clk
    SLICE_X75Y27         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay4/op_mem_20_24_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y27         FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.470 r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay4/op_mem_20_24_reg[0]/Q
                         net (fo=2, routed)           0.055     1.525    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay/d[0]
    SLICE_X75Y27         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay/op_mem_20_24_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.551     1.139    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay/clk
    SLICE_X75Y27         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay/op_mem_20_24_reg[0]/C
                         clock pessimism              0.300     1.439    
    SLICE_X75Y27         FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.485    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/delay/op_mem_20_24_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.485    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_del/op_mem_20_24_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by user_clk_mmcm  {rise@0.000ns fall@0.976ns period=1.953ns})
  Path Group:             user_clk_mmcm
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (user_clk_mmcm rise@0.000ns - user_clk_mmcm rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.040ns (24.242%)  route 0.125ns (75.758%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Net Delay (Source):      0.491ns (routing 0.000ns, distribution 0.491ns)
  Clock Net Delay (Destination): 0.626ns (routing 0.001ns, distribution 0.625ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.322     0.322 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.362    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.362 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.196     0.558    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                      0.230     0.788 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.145     0.933    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     0.950 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.491     1.441    rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_del/clk
    SLICE_X69Y23         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_del/op_mem_20_24_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y23         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.481 r  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_67/ss/add_del/op_mem_20_24_reg[0][4]/Q
                         net (fo=1, routed)           0.125     1.606    axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/addrB[4]
    RAMB36_X7Y4          RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock user_clk_mmcm rise edge)
                                                      0.000     0.000 r  
    AL16                                              0.000     0.000 r  clk_100_p (IN)
                         net (fo=0)                   0.000     0.000    zcu111_infr_inst/i_clk/I
    HPIOBDIFFINBUF_X0Y12 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.427     0.427 r  zcu111_infr_inst/i_clk/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.477    zcu111_infr_inst/i_clk/OUT
    AL16                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.477 r  zcu111_infr_inst/i_clk/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.222     0.699    zcu111_infr_inst/clk_100
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT0)
                                                     -0.295     0.404 r  zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
                         net (fo=1, routed)           0.165     0.569    zcu111_infr_inst/user_clk_mmcm
    BUFGCE_X0Y2          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.588 r  zcu111_infr_inst/bufg_sysclk[3]/O
    X4Y0 (CLOCK_ROOT)    net (fo=514, routed)         0.626     1.214    axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/clkB
    RAMB36_X7Y4          RAMB36E2                                     r  axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.343     1.558    
    RAMB36_X7Y4          RAMB36E2 (Hold_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[9])
                                                      0.006     1.564    axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         user_clk_mmcm
Waveform(ns):       { 0.000 0.977 }
Period(ns):         1.953
Sources:            { zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         1.953       0.030      HSADC_X0Y0      rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         1.953       0.598      RAMB36_X7Y1     axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         1.953       0.598      RAMB36_X7Y2     axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         1.953       0.598      RAMB36_X7Y3     axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E2/CLKARDCLK  n/a            1.355         1.953       0.598      RAMB36_X7Y4     axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Min Period        n/a     BUFGCE/I            n/a            1.290         1.953       0.663      BUFGCE_X0Y2     zcu111_infr_inst/bufg_sysclk[3]/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         1.953       0.882      MMCM_X0Y0       zcu111_infr_inst/user_clk_mmcm_inst/CLKOUT0
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.650         1.953       1.303      DSP48E2_X13Y10  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_01/ss/add_gen/add_gen/comp0.core_instance0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.650         1.953       1.303      DSP48E2_X12Y8   rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_23/ss/add_gen/add_gen/comp0.core_instance0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK      n/a            0.650         1.953       1.303      DSP48E2_X13Y11  rfdc_one_adc_4096gsps_no_led_inst/rfdc_one_adc_4096gsps_no_led_struct/snapshot0_45/ss/add_gen/add_gen/comp0.core_instance0/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         0.977       0.176      HSADC_X0Y0      rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         0.977       0.176      HSADC_X0Y0      rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         0.976       0.434      RAMB36_X7Y4     axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         0.976       0.434      RAMB36_X7Y1     axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         0.976       0.434      RAMB36_X7Y2     axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         0.977       0.435      RAMB36_X7Y2     axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         0.977       0.435      RAMB36_X7Y3     axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         0.977       0.435      RAMB36_X7Y4     axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Fast    RAMB36E2/CLKARDCLK  n/a            0.542         0.977       0.435      RAMB36_X7Y3     axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    RAMB36E2/CLKARDCLK  n/a            0.542         0.977       0.435      RAMB36_X7Y1     axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         0.977       0.176      HSADC_X0Y0      rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         0.977       0.176      HSADC_X0Y0      rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         0.976       0.434      RAMB36_X7Y1     axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         0.977       0.435      RAMB36_X7Y2     axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         0.977       0.435      RAMB36_X7Y3     axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         0.977       0.435      RAMB36_X7Y4     axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Fast    RAMB36E2/CLKARDCLK  n/a            0.542         0.977       0.435      RAMB36_X7Y1     axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         0.977       0.435      RAMB36_X7Y2     axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         0.977       0.435      RAMB36_X7Y3     axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK
High Pulse Width  Slow    RAMB36E2/CLKARDCLK  n/a            0.542         0.977       0.435      RAMB36_X7Y4     axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        2.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.004ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        7.032ns  (logic 0.945ns (13.439%)  route 6.087ns (86.561%))
  Logic Levels:           10  (CARRY8=2 LUT6=8)
  Clock Path Skew:        -0.282ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.856ns = ( 11.856 - 10.000 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.632ns, distribution 1.404ns)
  Clock Net Delay (Destination): 1.674ns (routing 0.574ns, distribution 1.100ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.036     2.262    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y54         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.341 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/Q
                         net (fo=68, routed)          2.943     5.284    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[9]
    SLICE_X113Y78        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     5.409 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.120     5.529    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X113Y78        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     5.681 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.426     6.107    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X113Y102       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     6.159 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_5/O
                         net (fo=2, routed)           0.376     6.535    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[7]
    SLICE_X111Y85        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     6.634 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.442     8.076    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X76Y73         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     8.113 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.095     8.208    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X76Y72         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     8.245 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.238     8.483    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X75Y72         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     8.675 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     8.701    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X75Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     8.783 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[3]
                         net (fo=1, routed)           0.175     8.958    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_12
    SLICE_X75Y73         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     8.997 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_3/O
                         net (fo=1, routed)           0.174     9.171    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[12]
    SLICE_X76Y73         LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.051     9.222 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_1/O
                         net (fo=1, routed)           0.072     9.294    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[12]_i_1_n_0
    SLICE_X76Y73         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.674    11.856    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X76Y73         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]/C
                         clock pessimism              0.124    11.980    
                         clock uncertainty           -0.130    11.850    
    SLICE_X76Y73         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.875    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[12]
  -------------------------------------------------------------------
                         required time                         11.875    
                         arrival time                          -9.294    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.750ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.845ns  (logic 0.891ns (13.017%)  route 5.954ns (86.983%))
  Logic Levels:           9  (CARRY8=2 LUT6=7)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 11.838 - 10.000 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.632ns, distribution 1.404ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.574ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.036     2.262    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y54         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.341 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/Q
                         net (fo=68, routed)          2.943     5.284    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[9]
    SLICE_X113Y78        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     5.409 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.120     5.529    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X113Y78        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     5.681 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.426     6.107    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X113Y102       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     6.159 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_5/O
                         net (fo=2, routed)           0.376     6.535    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[7]
    SLICE_X111Y85        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     6.634 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.442     8.076    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X76Y73         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     8.113 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.095     8.208    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X76Y72         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     8.245 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.238     8.483    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X75Y72         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     8.675 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     8.701    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X75Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     8.768 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[2]
                         net (fo=1, routed)           0.222     8.990    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_13
    SLICE_X75Y74         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     9.041 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[11]_i_2/O
                         net (fo=1, routed)           0.066     9.107    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[11]
    SLICE_X75Y74         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.656    11.838    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X75Y74         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]/C
                         clock pessimism              0.124    11.962    
                         clock uncertainty           -0.130    11.832    
    SLICE_X75Y74         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.857    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[11]
  -------------------------------------------------------------------
                         required time                         11.857    
                         arrival time                          -9.107    
  -------------------------------------------------------------------
                         slack                                  2.750    

Slack (MET) :             2.784ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.811ns  (logic 0.954ns (14.007%)  route 5.857ns (85.993%))
  Logic Levels:           9  (CARRY8=2 LUT6=7)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 11.838 - 10.000 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.632ns, distribution 1.404ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.574ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.036     2.262    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y54         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.341 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/Q
                         net (fo=68, routed)          2.943     5.284    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[9]
    SLICE_X113Y78        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     5.409 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.120     5.529    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X113Y78        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     5.681 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.426     6.107    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X113Y102       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     6.159 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_5/O
                         net (fo=2, routed)           0.376     6.535    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[7]
    SLICE_X111Y85        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     6.634 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.442     8.076    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X76Y73         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     8.113 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.095     8.208    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X76Y72         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     8.245 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.238     8.483    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X75Y72         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     8.675 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     8.701    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X75Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.056     8.757 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[0]
                         net (fo=1, routed)           0.132     8.889    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_15
    SLICE_X75Y74         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     9.014 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[9]_i_1/O
                         net (fo=1, routed)           0.059     9.073    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[9]
    SLICE_X75Y74         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.656    11.838    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X75Y74         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]/C
                         clock pessimism              0.124    11.962    
                         clock uncertainty           -0.130    11.832    
    SLICE_X75Y74         FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.857    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[9]
  -------------------------------------------------------------------
                         required time                         11.857    
                         arrival time                          -9.073    
  -------------------------------------------------------------------
                         slack                                  2.784    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.800ns  (logic 0.937ns (13.779%)  route 5.863ns (86.221%))
  Logic Levels:           9  (CARRY8=2 LUT6=7)
  Clock Path Skew:        -0.300ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.838ns = ( 11.838 - 10.000 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.632ns, distribution 1.404ns)
  Clock Net Delay (Destination): 1.656ns (routing 0.574ns, distribution 1.082ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.036     2.262    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y54         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.341 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/Q
                         net (fo=68, routed)          2.943     5.284    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[9]
    SLICE_X113Y78        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     5.409 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.120     5.529    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X113Y78        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     5.681 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.426     6.107    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X113Y102       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     6.159 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_5/O
                         net (fo=2, routed)           0.376     6.535    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[7]
    SLICE_X111Y85        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     6.634 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.442     8.076    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X76Y73         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     8.113 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.095     8.208    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X76Y72         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     8.245 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.238     8.483    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X75Y72         CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     8.675 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/CO[7]
                         net (fo=1, routed)           0.026     8.701    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_0
    SLICE_X75Y73         CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     8.777 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0/O[1]
                         net (fo=1, routed)           0.125     8.902    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry__0_n_14
    SLICE_X75Y74         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.088     8.990 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[10]_i_1/O
                         net (fo=1, routed)           0.072     9.062    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[10]
    SLICE_X75Y74         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.656    11.838    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X75Y74         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]/C
                         clock pessimism              0.124    11.962    
                         clock uncertainty           -0.130    11.832    
    SLICE_X75Y74         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.857    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[10]
  -------------------------------------------------------------------
                         required time                         11.857    
                         arrival time                          -9.062    
  -------------------------------------------------------------------
                         slack                                  2.795    

Slack (MET) :             2.899ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.693ns  (logic 0.837ns (12.506%)  route 5.856ns (87.494%))
  Logic Levels:           8  (CARRY8=1 LUT6=7)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 11.835 - 10.000 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.632ns, distribution 1.404ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.574ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.036     2.262    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y54         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.341 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/Q
                         net (fo=68, routed)          2.943     5.284    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[9]
    SLICE_X113Y78        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     5.409 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.120     5.529    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X113Y78        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     5.681 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.426     6.107    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X113Y102       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     6.159 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_5/O
                         net (fo=2, routed)           0.376     6.535    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[7]
    SLICE_X111Y85        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     6.634 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.442     8.076    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X76Y73         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     8.113 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.095     8.208    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X76Y72         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     8.245 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.238     8.483    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X75Y72         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     8.689 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[4]
                         net (fo=1, routed)           0.167     8.856    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_11
    SLICE_X74Y72         LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.050     8.906 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[5]_i_1/O
                         net (fo=1, routed)           0.049     8.955    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[5]
    SLICE_X74Y72         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.653    11.835    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X74Y72         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]/C
                         clock pessimism              0.124    11.959    
                         clock uncertainty           -0.130    11.829    
    SLICE_X74Y72         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.854    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[5]
  -------------------------------------------------------------------
                         required time                         11.854    
                         arrival time                          -8.955    
  -------------------------------------------------------------------
                         slack                                  2.899    

Slack (MET) :             2.912ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.690ns  (logic 0.858ns (12.825%)  route 5.832ns (87.175%))
  Logic Levels:           8  (CARRY8=1 LUT6=7)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 11.845 - 10.000 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.632ns, distribution 1.404ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.574ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.036     2.262    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y54         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.341 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/Q
                         net (fo=68, routed)          2.943     5.284    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[9]
    SLICE_X113Y78        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     5.409 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.120     5.529    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X113Y78        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     5.681 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.426     6.107    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X113Y102       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     6.159 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_5/O
                         net (fo=2, routed)           0.376     6.535    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[7]
    SLICE_X111Y85        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     6.634 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.442     8.076    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X76Y73         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     8.113 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.095     8.208    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X76Y72         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     8.245 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.238     8.483    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X75Y72         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[6])
                                                      0.226     8.709 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[6]
                         net (fo=1, routed)           0.120     8.829    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_9
    SLICE_X75Y71         LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.051     8.880 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[7]_i_1/O
                         net (fo=1, routed)           0.072     8.952    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[7]
    SLICE_X75Y71         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.663    11.845    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X75Y71         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]/C
                         clock pessimism              0.124    11.969    
                         clock uncertainty           -0.130    11.839    
    SLICE_X75Y71         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025    11.864    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.864    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  2.912    

Slack (MET) :             2.913ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.679ns  (logic 0.856ns (12.816%)  route 5.823ns (87.184%))
  Logic Levels:           8  (CARRY8=1 LUT6=7)
  Clock Path Skew:        -0.303ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.835ns = ( 11.835 - 10.000 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.632ns, distribution 1.404ns)
  Clock Net Delay (Destination): 1.653ns (routing 0.574ns, distribution 1.079ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.036     2.262    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y54         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.341 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/Q
                         net (fo=68, routed)          2.943     5.284    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[9]
    SLICE_X113Y78        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     5.409 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.120     5.529    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X113Y78        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     5.681 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.426     6.107    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X113Y102       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     6.159 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_5/O
                         net (fo=2, routed)           0.376     6.535    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[7]
    SLICE_X111Y85        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     6.634 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.442     8.076    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X76Y73         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     8.113 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.095     8.208    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X76Y72         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     8.245 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.238     8.483    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X75Y72         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[5])
                                                      0.240     8.723 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[5]
                         net (fo=1, routed)           0.133     8.856    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_10
    SLICE_X74Y72         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     8.891 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[6]_i_1/O
                         net (fo=1, routed)           0.050     8.941    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[6]
    SLICE_X74Y72         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.653    11.835    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X74Y72         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]/C
                         clock pessimism              0.124    11.959    
                         clock uncertainty           -0.130    11.829    
    SLICE_X74Y72         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.854    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[6]
  -------------------------------------------------------------------
                         required time                         11.854    
                         arrival time                          -8.941    
  -------------------------------------------------------------------
                         slack                                  2.913    

Slack (MET) :             2.915ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.687ns  (logic 0.859ns (12.846%)  route 5.828ns (87.154%))
  Logic Levels:           8  (CARRY8=1 LUT6=7)
  Clock Path Skew:        -0.293ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.845ns = ( 11.845 - 10.000 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.632ns, distribution 1.404ns)
  Clock Net Delay (Destination): 1.663ns (routing 0.574ns, distribution 1.089ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.036     2.262    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y54         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.341 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/Q
                         net (fo=68, routed)          2.943     5.284    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[9]
    SLICE_X113Y78        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     5.409 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.120     5.529    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X113Y78        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     5.681 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.426     6.107    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X113Y102       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     6.159 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_5/O
                         net (fo=2, routed)           0.376     6.535    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[7]
    SLICE_X111Y85        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     6.634 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.442     8.076    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X76Y73         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     8.113 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.095     8.208    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X76Y72         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     8.245 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.238     8.483    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X75Y72         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[7])
                                                      0.241     8.724 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[7]
                         net (fo=1, routed)           0.122     8.846    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_8
    SLICE_X75Y71         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     8.883 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[8]_i_1/O
                         net (fo=1, routed)           0.066     8.949    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[8]
    SLICE_X75Y71         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.663    11.845    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X75Y71         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]/C
                         clock pessimism              0.124    11.969    
                         clock uncertainty           -0.130    11.839    
    SLICE_X75Y71         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.864    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[8]
  -------------------------------------------------------------------
                         required time                         11.864    
                         arrival time                          -8.949    
  -------------------------------------------------------------------
                         slack                                  2.915    

Slack (MET) :             2.955ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.646ns  (logic 0.772ns (11.616%)  route 5.874ns (88.384%))
  Logic Levels:           8  (CARRY8=1 LUT6=7)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns = ( 11.844 - 10.000 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.632ns, distribution 1.404ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.574ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.036     2.262    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y54         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.341 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/Q
                         net (fo=68, routed)          2.943     5.284    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[9]
    SLICE_X113Y78        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     5.409 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.120     5.529    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X113Y78        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     5.681 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.426     6.107    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X113Y102       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     6.159 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_5/O
                         net (fo=2, routed)           0.376     6.535    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[7]
    SLICE_X111Y85        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     6.634 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.442     8.076    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X76Y73         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     8.113 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.095     8.208    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X76Y72         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     8.245 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.238     8.483    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X75Y72         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[3])
                                                      0.139     8.622 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[3]
                         net (fo=1, routed)           0.175     8.797    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_12
    SLICE_X75Y71         LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.052     8.849 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[4]_i_1/O
                         net (fo=1, routed)           0.059     8.908    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[4]
    SLICE_X75Y71         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.662    11.844    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X75Y71         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[4]/C
                         clock pessimism              0.124    11.968    
                         clock uncertainty           -0.130    11.838    
    SLICE_X75Y71         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.025    11.863    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[4]
  -------------------------------------------------------------------
                         required time                         11.863    
                         arrival time                          -8.908    
  -------------------------------------------------------------------
                         slack                                  2.955    

Slack (MET) :             3.023ns  (required time - arrival time)
  Source:                 rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.578ns  (logic 0.754ns (11.462%)  route 5.824ns (88.538%))
  Logic Levels:           8  (CARRY8=1 LUT6=7)
  Clock Path Skew:        -0.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns = ( 11.844 - 10.000 ) 
    Source Clock Delay      (SCD):    2.262ns
    Clock Pessimism Removal (CPR):    0.124ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.036ns (routing 0.632ns, distribution 1.404ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.574ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.036     2.262    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X31Y54         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y54         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     2.341 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[15]/Q
                         net (fo=68, routed)          2.943     5.284    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/axi_RdAck_r_reg[9]
    SLICE_X113Y78        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     5.409 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0/O
                         net (fo=1, routed)           0.120     5.529    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_7__0_n_0
    SLICE_X113Y78        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.152     5.681 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_onehot_state[4]_i_3/O
                         net (fo=17, routed)          0.426     6.107    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc_disable
    SLICE_X113Y102       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.052     6.159 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_reg_i_5/O
                         net (fo=2, routed)           0.376     6.535    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/drp_WrAck[7]
    SLICE_X111Y85        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     6.634 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs[2]_i_7/O
                         net (fo=4, routed)           1.442     8.076    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_WrAck0
    SLICE_X76Y73         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     8.113 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/icount_out0_carry_i_13/O
                         net (fo=1, routed)           0.095     8.208    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_0
    SLICE_X76Y72         LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.037     8.245 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9/O
                         net (fo=1, routed)           0.238     8.483    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_i_9_n_0
    SLICE_X75Y72         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[2])
                                                      0.134     8.617 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry/O[2]
                         net (fo=1, routed)           0.126     8.743    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out0_carry_n_13
    SLICE_X75Y71         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     8.782 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out[3]_i_1/O
                         net (fo=1, routed)           0.058     8.840    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/p_1_in[3]
    SLICE_X75Y71         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.662    11.844    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/s_axi_aclk
    SLICE_X75Y71         FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]/C
                         clock pessimism              0.124    11.968    
                         clock uncertainty           -0.130    11.838    
    SLICE_X75Y71         FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    11.863    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.I_DPTO_COUNTER/icount_out_reg[3]
  -------------------------------------------------------------------
                         required time                         11.863    
                         arrival time                          -8.840    
  -------------------------------------------------------------------
                         slack                                  3.023    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.004ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.153ns  (logic 0.060ns (39.216%)  route 0.093ns (60.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.263ns
    Source Clock Delay      (SCD):    1.985ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.803ns (routing 0.574ns, distribution 1.229ns)
  Clock Net Delay (Destination): 2.037ns (routing 0.632ns, distribution 1.405ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.803     1.985    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y24         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y24         FDCE (Prop_BFF2_SLICEL_C_Q)
                                                      0.060     2.045 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/Q
                         net (fo=3, routed)           0.093     2.138    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_13_out[4]
    SLICE_X27Y24         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.037     2.263    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y24         FDCE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.189     2.074    
    SLICE_X27Y24         FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.060     2.134    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.134    
                         arrival time                           2.138    
  -------------------------------------------------------------------
                         slack                                  0.004    

Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.149ns  (logic 0.060ns (40.268%)  route 0.089ns (59.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.271ns
    Source Clock Delay      (SCD):    1.998ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.816ns (routing 0.574ns, distribution 1.242ns)
  Clock Net Delay (Destination): 2.045ns (routing 0.632ns, distribution 1.413ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.816     1.998    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y53         FDPE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y53         FDPE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     2.058 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/Q
                         net (fo=7, routed)           0.089     2.147    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[0]
    SLICE_X26Y53         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.045     2.271    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y53         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.189     2.082    
    SLICE_X26Y53         FDCE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.142    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.142    
                         arrival time                           2.147    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.768%)  route 0.119ns (67.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.291ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.811ns (routing 0.574ns, distribution 1.237ns)
  Clock Net Delay (Destination): 2.065ns (routing 0.632ns, distribution 1.433ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.811     1.993    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X30Y11         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.051 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[3]/Q
                         net (fo=3, routed)           0.119     2.170    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt_reg[7]_0[3]
    SLICE_X29Y13         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.065     2.291    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/aclk
    SLICE_X29Y13         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[3]/C
                         clock pessimism             -0.189     2.102    
    SLICE_X29Y13         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.164    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.164    
                         arrival time                           2.170    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.127ns  (logic 0.058ns (45.669%)  route 0.069ns (54.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.278ns
    Source Clock Delay      (SCD):    1.992ns
    Clock Pessimism Removal (CPR):    0.236ns
  Clock Net Delay (Source):      1.810ns (routing 0.574ns, distribution 1.236ns)
  Clock Net Delay (Destination): 2.052ns (routing 0.632ns, distribution 1.420ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.810     1.992    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y42         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDCE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.050 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/Q
                         net (fo=6, routed)           0.069     2.119    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/p_13_out[1]
    SLICE_X32Y43         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.052     2.278    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X32Y43         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.236     2.042    
    SLICE_X32Y43         FDCE (Hold_GFF2_SLICEL_C_D)
                                                      0.062     2.104    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.104    
                         arrival time                           2.119    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[131]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.187ns  (logic 0.058ns (31.016%)  route 0.129ns (68.984%))
  Logic Levels:           0  
  Clock Path Skew:        0.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.295ns
    Source Clock Delay      (SCD):    1.996ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.814ns (routing 0.574ns, distribution 1.240ns)
  Clock Net Delay (Destination): 2.069ns (routing 0.632ns, distribution 1.437ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.814     1.996    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X30Y14         FDRE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y14         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.054 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[0]/Q
                         net (fo=3, routed)           0.129     2.183    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_axi_rid[0]
    SLICE_X28Y15         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[131]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.069     2.295    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X28Y15         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[131]/C
                         clock pessimism             -0.189     2.106    
    SLICE_X28Y15         FDRE (Hold_AFF2_SLICEM_C_D)
                                                      0.062     2.168    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[131]
  -------------------------------------------------------------------
                         required time                         -2.168    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.058ns (32.402%)  route 0.121ns (67.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.286ns
    Source Clock Delay      (SCD):    1.993ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.811ns (routing 0.574ns, distribution 1.237ns)
  Clock Net Delay (Destination): 2.060ns (routing 0.632ns, distribution 1.428ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.811     1.993    zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X30Y11         FDRE                                         r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y11         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     2.051 r  zcu111_inst/axi_interconnect_0/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_mesg_i_reg[3]/Q
                         net (fo=3, routed)           0.121     2.172    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_arid[3]
    SLICE_X29Y12         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.060     2.286    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X29Y12         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[3]/C
                         clock pessimism             -0.189     2.097    
    SLICE_X29Y12         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     2.157    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.178ns  (logic 0.061ns (34.270%)  route 0.117ns (65.730%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.281ns
    Source Clock Delay      (SCD):    1.991ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.809ns (routing 0.574ns, distribution 1.235ns)
  Clock Net Delay (Destination): 2.055ns (routing 0.632ns, distribution 1.423ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.809     1.991    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y41         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.061     2.052 r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/Q
                         net (fo=5, routed)           0.117     2.169    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/Q[2]
    SLICE_X29Y41         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.055     2.281    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y41         FDCE                                         r  zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.189     2.092    
    SLICE_X29Y41         FDCE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.154    zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.154    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.060ns (34.091%)  route 0.116ns (65.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.279ns
    Source Clock Delay      (SCD):    1.990ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.808ns (routing 0.574ns, distribution 1.234ns)
  Clock Net Delay (Destination): 2.053ns (routing 0.632ns, distribution 1.421ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.808     1.990    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X30Y25         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y25         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     2.050 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[24]/Q
                         net (fo=1, routed)           0.116     2.166    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[24]
    SLICE_X29Y24         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.053     2.279    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X29Y24         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]/C
                         clock pessimism             -0.189     2.090    
    SLICE_X29Y24         FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     2.150    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.150    
                         arrival time                           2.166    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/FSM_onehot_por_sm_state_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/status_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.188ns  (logic 0.060ns (31.915%)  route 0.128ns (68.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.349ns
    Source Clock Delay      (SCD):    2.051ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.869ns (routing 0.574ns, distribution 1.295ns)
  Clock Net Delay (Destination): 2.123ns (routing 0.632ns, distribution 1.491ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.869     2.051    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/s_axi_aclk
    SLICE_X112Y104       FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/FSM_onehot_por_sm_state_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y104       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.111 r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/FSM_onehot_por_sm_state_reg[11]/Q
                         net (fo=7, routed)           0.128     2.239    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/FSM_onehot_por_sm_state_reg_n_0_[11]
    SLICE_X113Y103       FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/status_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.123     2.349    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/s_axi_aclk
    SLICE_X113Y103       FDRE                                         r  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/status_reg[3]/C
                         clock pessimism             -0.189     2.160    
    SLICE_X113Y103       FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     2.222    rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/status_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.239    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.060ns (35.714%)  route 0.108ns (64.286%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.276ns
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.817ns (routing 0.574ns, distribution 1.243ns)
  Clock Net Delay (Destination): 2.050ns (routing 0.632ns, distribution 1.418ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.817     1.999    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X30Y18         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y18         FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.060     2.059 r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[2]/Q
                         net (fo=1, routed)           0.108     2.167    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[2]
    SLICE_X29Y17         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.050     2.276    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X29Y17         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism             -0.189     2.087    
    SLICE_X29Y17         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.062     2.149    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.149    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.018    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y0  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y1  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y2  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y3  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y0  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y1  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/MAXIGP0ACLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y0  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y1  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y2  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y1  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/tx1_u_dac/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  rfdc_one_adc_4096gsps_no_led_rfdc_V0_3/inst/ADC1_R2R_4096_rf_wrapper_i/rx3_u_adc/DCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        7.432ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_67_ss_ctrl][20]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.148ns  (logic 0.079ns (3.678%)  route 2.069ns (96.322%))
  Logic Levels:           0  
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.830ns = ( 11.830 - 10.000 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.632ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.648ns (routing 0.574ns, distribution 1.074ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.004     2.230    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y35         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.309 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         2.069     4.378    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aresetn
    SLICE_X67Y25         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_67_ss_ctrl][20]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.648    11.830    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aclk
    SLICE_X67Y25         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_67_ss_ctrl][20]/C
                         clock pessimism              0.176    12.006    
                         clock uncertainty           -0.130    11.876    
    SLICE_X67Y25         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.810    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_67_ss_ctrl][20]
  -------------------------------------------------------------------
                         required time                         11.810    
                         arrival time                          -4.378    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][11]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.079ns (3.647%)  route 2.087ns (96.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 11.849 - 10.000 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.632ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.667ns (routing 0.574ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.004     2.230    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y35         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.309 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         2.087     4.396    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_aresetn
    SLICE_X70Y17         FDCE                                         f  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][11]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.667    11.849    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_aclk
    SLICE_X70Y17         FDCE                                         r  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][11]/C
                         clock pessimism              0.176    12.025    
                         clock uncertainty           -0.130    11.895    
    SLICE_X70Y17         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    11.829    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][11]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][27]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.166ns  (logic 0.079ns (3.647%)  route 2.087ns (96.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.849ns = ( 11.849 - 10.000 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.632ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.667ns (routing 0.574ns, distribution 1.093ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.004     2.230    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y35         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.309 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         2.087     4.396    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_aresetn
    SLICE_X70Y17         FDCE                                         f  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][27]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.667    11.849    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_aclk
    SLICE_X70Y17         FDCE                                         r  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][27]/C
                         clock pessimism              0.176    12.025    
                         clock uncertainty           -0.130    11.895    
    SLICE_X70Y17         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    11.829    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][27]
  -------------------------------------------------------------------
                         required time                         11.829    
                         arrival time                          -4.396    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][17]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.079ns (3.649%)  route 2.086ns (96.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 11.848 - 10.000 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.632ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.574ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.004     2.230    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y35         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.309 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         2.086     4.395    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_aresetn
    SLICE_X70Y18         FDPE                                         f  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][17]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.666    11.848    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_aclk
    SLICE_X70Y18         FDPE                                         r  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][17]/C
                         clock pessimism              0.176    12.024    
                         clock uncertainty           -0.130    11.894    
    SLICE_X70Y18         FDPE (Recov_DFF_SLICEM_C_PRE)
                                                     -0.066    11.828    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][17]
  -------------------------------------------------------------------
                         required time                         11.828    
                         arrival time                          -4.395    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][17]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.165ns  (logic 0.079ns (3.649%)  route 2.086ns (96.351%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.848ns = ( 11.848 - 10.000 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.632ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.666ns (routing 0.574ns, distribution 1.092ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.004     2.230    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y35         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.309 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         2.086     4.395    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_aresetn
    SLICE_X70Y18         FDCE                                         f  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][17]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.666    11.848    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_aclk
    SLICE_X70Y18         FDCE                                         r  axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][17]/C
                         clock pessimism              0.176    12.024    
                         clock uncertainty           -0.130    11.894    
    SLICE_X70Y18         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.828    axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_scratchpad][17]
  -------------------------------------------------------------------
                         required time                         11.828    
                         arrival time                          -4.395    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.079ns (3.656%)  route 2.082ns (96.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns = ( 11.844 - 10.000 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.632ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.574ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.004     2.230    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y35         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.309 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         2.082     4.391    axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X70Y22         FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.662    11.844    axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X70Y22         FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[2]/C
                         clock pessimism              0.176    12.020    
                         clock uncertainty           -0.130    11.890    
    SLICE_X70Y22         FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.066    11.824    axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/axi4lite_slave_logic_inst/FSM_sequential_fsm_reg[2]
  -------------------------------------------------------------------
                         required time                         11.824    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[wready]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.161ns  (logic 0.079ns (3.656%)  route 2.082ns (96.344%))
  Logic Levels:           0  
  Clock Path Skew:        -0.210ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.844ns = ( 11.844 - 10.000 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.632ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.662ns (routing 0.574ns, distribution 1.088ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.004     2.230    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y35         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.309 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         2.082     4.391    axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aresetn
    SLICE_X70Y22         FDCE                                         f  axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[wready]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.662    11.844    axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_aclk
    SLICE_X70Y22         FDCE                                         r  axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[wready]/C
                         clock pessimism              0.176    12.020    
                         clock uncertainty           -0.130    11.890    
    SLICE_X70Y22         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    11.824    axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/axi4lite_slave_logic_inst/axi4lite_miso_reg[wready]
  -------------------------------------------------------------------
                         required time                         11.824    
                         arrival time                          -4.391    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_67_ss_ctrl][13]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.079ns (3.668%)  route 2.075ns (96.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns = ( 11.837 - 10.000 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.632ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.574ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.004     2.230    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y35         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.309 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         2.075     4.384    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aresetn
    SLICE_X70Y27         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_67_ss_ctrl][13]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.655    11.837    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aclk
    SLICE_X70Y27         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_67_ss_ctrl][13]/C
                         clock pessimism              0.176    12.013    
                         clock uncertainty           -0.130    11.883    
    SLICE_X70Y27         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.817    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_67_ss_ctrl][13]
  -------------------------------------------------------------------
                         required time                         11.817    
                         arrival time                          -4.384    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_67_ss_ctrl][15]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.079ns (3.668%)  route 2.075ns (96.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns = ( 11.837 - 10.000 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.632ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.574ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.004     2.230    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y35         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.309 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         2.075     4.384    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aresetn
    SLICE_X70Y27         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_67_ss_ctrl][15]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.655    11.837    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aclk
    SLICE_X70Y27         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_67_ss_ctrl][15]/C
                         clock pessimism              0.176    12.013    
                         clock uncertainty           -0.130    11.883    
    SLICE_X70Y27         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    11.817    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_67_ss_ctrl][15]
  -------------------------------------------------------------------
                         required time                         11.817    
                         arrival time                          -4.384    
  -------------------------------------------------------------------
                         slack                                  7.433    

Slack (MET) :             7.433ns  (required time - arrival time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_67_ss_ctrl][24]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.079ns (3.668%)  route 2.075ns (96.332%))
  Logic Levels:           0  
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.837ns = ( 11.837 - 10.000 ) 
    Source Clock Delay      (SCD):    2.230ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.130ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.250ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.004ns (routing 0.632ns, distribution 1.372ns)
  Clock Net Delay (Destination): 1.655ns (routing 0.574ns, distribution 1.081ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        2.004     2.230    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X36Y35         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y35         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.309 r  zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=967, routed)         2.075     4.384    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aresetn
    SLICE_X70Y27         FDCE                                         f  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_67_ss_ctrl][24]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.655    11.837    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_aclk
    SLICE_X70Y27         FDCE                                         r  axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_67_ss_ctrl][24]/C
                         clock pessimism              0.176    12.013    
                         clock uncertainty           -0.130    11.883    
    SLICE_X70Y27         FDCE (Recov_BFF_SLICEM_C_CLR)
                                                     -0.066    11.817    axi4lite_interconnect/axi4lite_sw_reg_inst/axi4lite_sw_reg_int_reg[snapshot0_67_ss_ctrl][24]
  -------------------------------------------------------------------
                         required time                         11.817    
                         arrival time                          -4.384    
  -------------------------------------------------------------------
                         slack                                  7.433    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_snapshot0_23_ss_status/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.023ns (routing 0.341ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.382ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.023     1.143    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X73Y30         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.182 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.075     1.257    rfdc_one_adc_4096gsps_no_led_snapshot0_23_ss_status/IP_RESET
    SLICE_X73Y30         FDCE                                         f  rfdc_one_adc_4096gsps_no_led_snapshot0_23_ss_status/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.164     1.311    rfdc_one_adc_4096gsps_no_led_snapshot0_23_ss_status/IP_CLK
    SLICE_X73Y30         FDCE                                         r  rfdc_one_adc_4096gsps_no_led_snapshot0_23_ss_status/sBusValid_reg/C
                         clock pessimism             -0.151     1.160    
    SLICE_X73Y30         FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.140    rfdc_one_adc_4096gsps_no_led_snapshot0_23_ss_status/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_snapshot0_23_ss_status/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.023ns (routing 0.341ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.382ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.023     1.143    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X73Y30         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.182 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.075     1.257    rfdc_one_adc_4096gsps_no_led_snapshot0_23_ss_status/IP_RESET
    SLICE_X73Y30         FDCE                                         f  rfdc_one_adc_4096gsps_no_led_snapshot0_23_ss_status/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.164     1.311    rfdc_one_adc_4096gsps_no_led_snapshot0_23_ss_status/IP_CLK
    SLICE_X73Y30         FDCE                                         r  rfdc_one_adc_4096gsps_no_led_snapshot0_23_ss_status/vBusValidTmp_reg/C
                         clock pessimism             -0.151     1.160    
    SLICE_X73Y30         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.140    rfdc_one_adc_4096gsps_no_led_snapshot0_23_ss_status/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_snapshot0_45_ss_status/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.023ns (routing 0.341ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.382ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.023     1.143    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X73Y30         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.182 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.075     1.257    rfdc_one_adc_4096gsps_no_led_snapshot0_45_ss_status/IP_RESET
    SLICE_X73Y30         FDCE                                         f  rfdc_one_adc_4096gsps_no_led_snapshot0_45_ss_status/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.164     1.311    rfdc_one_adc_4096gsps_no_led_snapshot0_45_ss_status/IP_CLK
    SLICE_X73Y30         FDCE                                         r  rfdc_one_adc_4096gsps_no_led_snapshot0_45_ss_status/sBusValid_reg/C
                         clock pessimism             -0.151     1.160    
    SLICE_X73Y30         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.140    rfdc_one_adc_4096gsps_no_led_snapshot0_45_ss_status/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_snapshot0_45_ss_status/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.023ns (routing 0.341ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.382ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.023     1.143    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X73Y30         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.182 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.075     1.257    rfdc_one_adc_4096gsps_no_led_snapshot0_45_ss_status/IP_RESET
    SLICE_X73Y30         FDCE                                         f  rfdc_one_adc_4096gsps_no_led_snapshot0_45_ss_status/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.164     1.311    rfdc_one_adc_4096gsps_no_led_snapshot0_45_ss_status/IP_CLK
    SLICE_X73Y30         FDCE                                         r  rfdc_one_adc_4096gsps_no_led_snapshot0_45_ss_status/vBusValidTmp_reg/C
                         clock pessimism             -0.151     1.160    
    SLICE_X73Y30         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     1.140    rfdc_one_adc_4096gsps_no_led_snapshot0_45_ss_status/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_snapshot0_67_ss_status/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.023ns (routing 0.341ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.382ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.023     1.143    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X73Y30         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.182 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.075     1.257    rfdc_one_adc_4096gsps_no_led_snapshot0_67_ss_status/IP_RESET
    SLICE_X73Y30         FDCE                                         f  rfdc_one_adc_4096gsps_no_led_snapshot0_67_ss_status/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.164     1.311    rfdc_one_adc_4096gsps_no_led_snapshot0_67_ss_status/IP_CLK
    SLICE_X73Y30         FDCE                                         r  rfdc_one_adc_4096gsps_no_led_snapshot0_67_ss_status/sBusValid_reg/C
                         clock pessimism             -0.151     1.160    
    SLICE_X73Y30         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.140    rfdc_one_adc_4096gsps_no_led_snapshot0_67_ss_status/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_snapshot0_67_ss_status/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.023ns (routing 0.341ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.382ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.023     1.143    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X73Y30         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.182 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.075     1.257    rfdc_one_adc_4096gsps_no_led_snapshot0_67_ss_status/IP_RESET
    SLICE_X73Y30         FDCE                                         f  rfdc_one_adc_4096gsps_no_led_snapshot0_67_ss_status/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.164     1.311    rfdc_one_adc_4096gsps_no_led_snapshot0_67_ss_status/IP_CLK
    SLICE_X73Y30         FDCE                                         r  rfdc_one_adc_4096gsps_no_led_snapshot0_67_ss_status/vBusValidTmp_reg/C
                         clock pessimism             -0.151     1.160    
    SLICE_X73Y30         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.140    rfdc_one_adc_4096gsps_no_led_snapshot0_67_ss_status/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_sync_state/sBusValid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.023ns (routing 0.341ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.382ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.023     1.143    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X73Y30         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.182 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.075     1.257    rfdc_one_adc_4096gsps_no_led_sync_state/IP_RESET
    SLICE_X73Y30         FDCE                                         f  rfdc_one_adc_4096gsps_no_led_sync_state/sBusValid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.164     1.311    rfdc_one_adc_4096gsps_no_led_sync_state/IP_CLK
    SLICE_X73Y30         FDCE                                         r  rfdc_one_adc_4096gsps_no_led_sync_state/sBusValid_reg/C
                         clock pessimism             -0.151     1.160    
    SLICE_X73Y30         FDCE (Remov_HFF_SLICEL_C_CLR)
                                                     -0.020     1.140    rfdc_one_adc_4096gsps_no_led_sync_state/sBusValid_reg
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rfdc_one_adc_4096gsps_no_led_sync_state/vBusValidTmp_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.114ns  (logic 0.039ns (34.211%)  route 0.075ns (65.789%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.311ns
    Source Clock Delay      (SCD):    1.143ns
    Clock Pessimism Removal (CPR):    0.151ns
  Clock Net Delay (Source):      1.023ns (routing 0.341ns, distribution 0.682ns)
  Clock Net Delay (Destination): 1.164ns (routing 0.382ns, distribution 0.782ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.023     1.143    zcu111_inst/proc_sys_reset_0/U0/slowest_sync_clk
    SLICE_X73Y30         FDRE                                         r  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y30         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.182 f  zcu111_inst/proc_sys_reset_0/U0/PR_OUT_DFF[0].FDRE_PER/Q
                         net (fo=15, routed)          0.075     1.257    rfdc_one_adc_4096gsps_no_led_sync_state/IP_RESET
    SLICE_X73Y30         FDCE                                         f  rfdc_one_adc_4096gsps_no_led_sync_state/vBusValidTmp_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.164     1.311    rfdc_one_adc_4096gsps_no_led_sync_state/IP_CLK
    SLICE_X73Y30         FDCE                                         r  rfdc_one_adc_4096gsps_no_led_sync_state/vBusValidTmp_reg/C
                         clock pessimism             -0.151     1.160    
    SLICE_X73Y30         FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.140    rfdc_one_adc_4096gsps_no_led_sync_state/vBusValidTmp_reg
  -------------------------------------------------------------------
                         required time                         -1.140    
                         arrival time                           1.257    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.088ns (39.819%)  route 0.133ns (60.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.117ns (routing 0.341ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.382ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.117     1.237    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y18         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.275 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.307    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y18         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.357 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.101     1.458    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y18         FDPE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.278     1.425    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y18         FDPE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.126     1.299    
    SLICE_X29Y18         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.279    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.088ns (39.819%)  route 0.133ns (60.181%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.237ns
    Clock Pessimism Removal (CPR):    0.126ns
  Clock Net Delay (Source):      1.117ns (routing 0.341ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.382ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.117     1.237    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y18         FDRE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.275 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.032     1.307    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X31Y18         LUT3 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.050     1.357 f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.101     1.458    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y18         FDPE                                         f  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    zcu111_inst/zynq_ultra_ps_e_0/U0/pl_clk_unbuffered[0]
    BUFG_PS_X0Y48        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  zcu111_inst/zynq_ultra_ps_e_0/U0/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=6374, routed)        1.278     1.425    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y18         FDPE                                         r  zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.126     1.299    
    SLICE_X29Y18         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.279    zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.458    
  -------------------------------------------------------------------
                         slack                                  0.179    





