ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32l4xx_hal_cortex.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.align	1
  16              		.global	HAL_NVIC_SetPriorityGrouping
  17              		.arch armv7e-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  22              		.type	HAL_NVIC_SetPriorityGrouping, %function
  23              	HAL_NVIC_SetPriorityGrouping:
  24              	.LVL0:
  25              	.LFB133:
  26              		.file 1 "../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c"
   1:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
   2:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ******************************************************************************
   3:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @file    stm32l4xx_hal_cortex.c
   4:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @author  MCD Application Team
   5:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief   CORTEX HAL module driver.
   6:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          This file provides firmware functions to manage the following
   7:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          functionalities of the CORTEX:
   8:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           + Initialization and Configuration functions
   9:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           + Peripheral Control functions
  10:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *
  11:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   @verbatim
  12:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
  13:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                         ##### How to use this driver #####
  14:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
  15:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  16:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
  17:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     *** How to configure Interrupts using CORTEX HAL driver ***
  18:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     ===========================================================
  19:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
  20:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     This section provides functions allowing to configure the NVIC interrupts (IRQ).
  21:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     The Cortex-M4 exceptions are managed by CMSIS functions.
  22:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  23:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     (#) Configure the NVIC Priority Grouping using HAL_NVIC_SetPriorityGrouping() function.
  24:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     (#) Configure the priority of the selected IRQ Channels using HAL_NVIC_SetPriority().
  25:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     (#) Enable the selected IRQ Channels using HAL_NVIC_EnableIRQ().
  26:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  27:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      -@- When the NVIC_PRIORITYGROUP_0 is selected, IRQ pre-emption is no more possible.
  28:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****          The pending IRQ priority will be managed only by the sub priority.
  29:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  30:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      -@- IRQ priority order (sorted by highest to lowest priority):
  31:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (+@) Lowest pre-emption priority
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 2


  32:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (+@) Lowest sub priority
  33:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (+@) Lowest hardware priority (IRQ number)
  34:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  35:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
  36:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     *** How to configure SysTick using CORTEX HAL driver ***
  37:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     ========================================================
  38:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
  39:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     Setup SysTick Timer for time base.
  40:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  41:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    (+) The HAL_SYSTICK_Config() function calls the SysTick_Config() function which
  42:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        is a CMSIS function that:
  43:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Configures the SysTick Reload register with value passed as function parameter.
  44:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Configures the SysTick IRQ priority to the lowest value (0x0F).
  45:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Resets the SysTick Counter register.
  46:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Configures the SysTick Counter clock source to be Core Clock Source (HCLK).
  47:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Enables the SysTick Interrupt.
  48:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****         (++) Starts the SysTick Counter.
  49:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  50:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    (+) You can change the SysTick Clock source to be HCLK_Div8 by calling the macro
  51:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        __HAL_CORTEX_SYSTICKCLK_CONFIG(SYSTICK_CLKSOURCE_HCLK_DIV8) just after the
  52:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        HAL_SYSTICK_Config() function call. The __HAL_CORTEX_SYSTICKCLK_CONFIG() macro is defined
  53:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        inside the stm32l4xx_hal_cortex.h file.
  54:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  55:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    (+) You can change the SysTick IRQ priority by calling the
  56:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        HAL_NVIC_SetPriority(SysTick_IRQn,...) function just after the HAL_SYSTICK_Config() function
  57:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        call. The HAL_NVIC_SetPriority() call the NVIC_SetPriority() function which is a CMSIS funct
  58:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  59:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    (+) To adjust the SysTick time base, use the following formula:
  60:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  61:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        Reload Value = SysTick Counter Clock (Hz) x  Desired Time base (s)
  62:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        (++) Reload Value is the parameter to be passed for HAL_SYSTICK_Config() function
  63:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****        (++) Reload Value should not exceed 0xFFFFFF
  64:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  65:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   @endverbatim
  66:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ******************************************************************************
  67:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  68:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   The table below gives the allowed values of the pre-emption priority and subpriority according
  69:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   to the Priority Grouping configuration performed by HAL_NVIC_SetPriorityGrouping() function.
  70:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
  71:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     ===============================================================================================
  72:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****       NVIC_PriorityGroup   | NVIC_IRQChannelPreemptionPriority | NVIC_IRQChannelSubPriority  |     
  73:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     ===============================================================================================
  74:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_0  |                0                  |            0-15             | 0 bi
  75:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                            |                                   |                             | 4 bi
  76:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
  77:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_1  |                0-1                |            0-7              | 1 bi
  78:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                            |                                   |                             | 3 bi
  79:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
  80:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_2  |                0-3                |            0-3              | 2 bi
  81:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                            |                                   |                             | 2 bi
  82:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
  83:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_3  |                0-7                |            0-1              | 3 bi
  84:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                            |                                   |                             | 1 bi
  85:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     -----------------------------------------------------------------------------------------------
  86:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****      NVIC_PRIORITYGROUP_4  |                0-15               |            0                | 4 bi
  87:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                            |                                   |                             | 0 bi
  88:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     ===============================================================================================
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 3


  89:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
  90:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ******************************************************************************
  91:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @attention
  92:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *
  93:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * <h2><center>&copy; Copyright (c) 2017 STMicroelectronics.
  94:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * All rights reserved.</center></h2>
  95:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *
  96:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  97:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * the "License"; You may not use this file except in compliance with the
  98:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * License. You may obtain a copy of the License at:
  99:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                        opensource.org/licenses/BSD-3-Clause
 100:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *
 101:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ******************************************************************************
 102:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 103:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 104:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Includes ------------------------------------------------------------------*/
 105:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** #include "stm32l4xx_hal.h"
 106:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 107:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /** @addtogroup STM32L4xx_HAL_Driver
 108:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @{
 109:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 110:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 111:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /** @addtogroup CORTEX
 112:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @{
 113:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 114:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 115:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** #ifdef HAL_CORTEX_MODULE_ENABLED
 116:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 117:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Private types -------------------------------------------------------------*/
 118:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Private variables ---------------------------------------------------------*/
 119:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Private constants ---------------------------------------------------------*/
 120:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Private macros ------------------------------------------------------------*/
 121:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Private functions ---------------------------------------------------------*/
 122:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /* Exported functions --------------------------------------------------------*/
 123:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 124:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions
 125:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @{
 126:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 127:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 128:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 129:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group1
 130:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  *  @brief    Initialization and Configuration functions
 131:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  *
 132:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** @verbatim
 133:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
 134:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****               ##### Initialization and Configuration functions #####
 135:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
 136:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
 137:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****       This section provides the CORTEX HAL driver functions allowing to configure Interrupts
 138:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****       SysTick functionalities
 139:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 140:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** @endverbatim
 141:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @{
 142:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 143:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 144:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 145:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 4


 146:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Set the priority grouping field (pre-emption priority and subpriority)
 147:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         using the required unlock sequence.
 148:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  PriorityGroup: The priority grouping bits length.
 149:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 150:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_0: 0 bit  for pre-emption priority,
 151:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                    4 bits for subpriority
 152:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_1: 1 bit  for pre-emption priority,
 153:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                    3 bits for subpriority
 154:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_2: 2 bits for pre-emption priority,
 155:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                    2 bits for subpriority
 156:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_3: 3 bits for pre-emption priority,
 157:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                    1 bit  for subpriority
 158:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         @arg NVIC_PRIORITYGROUP_4: 4 bits for pre-emption priority,
 159:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                    0 bit  for subpriority
 160:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
 161:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         The pending IRQ priority will be managed only by the subpriority.
 162:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 163:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 164:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
 165:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
  27              		.loc 1 165 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
 166:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 167:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  32              		.loc 1 167 3 view .LVU1
 168:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 169:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
 170:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_SetPriorityGrouping(PriorityGroup);
  33              		.loc 1 170 3 view .LVU2
  34              	.LBB36:
  35              	.LBI36:
  36              		.file 2 "C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include/core_cm4.h"
   1:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**************************************************************************//**
   2:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  * @file     core_cm4.h
   3:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  * @version  V5.1.1
   5:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  * @date     27. March 2020
   6:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  ******************************************************************************/
   7:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /*
   8:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  *
  10:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  *
  12:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  * not use this file except in compliance with the License.
  14:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  * You may obtain a copy of the License at
  15:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  *
  16:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  *
  18:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  * See the License for the specific language governing permissions and
  22:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  * limitations under the License.
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 5


  23:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
  24:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
  25:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #if   defined ( __ICCARM__ )
  26:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #elif defined (__clang__)
  28:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #endif
  30:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
  31:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
  34:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #include <stdint.h>
  35:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
  36:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #ifdef __cplusplus
  37:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  extern "C" {
  38:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #endif
  39:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
  40:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
  41:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
  44:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
  47:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****      Unions are used for effective representation of core registers.
  49:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
  50:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
  53:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
  54:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
  55:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /*******************************************************************************
  56:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  *                 CMSIS definitions
  57:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  ******************************************************************************/
  58:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
  59:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \ingroup Cortex_M4
  60:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   @{
  61:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
  62:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
  63:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #include "cmsis_version.h"
  64:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
  65:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* CMSIS CM4 definitions */
  66:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
  71:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
  73:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** */
  76:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #if defined ( __CC_ARM )
  77:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****       #define __FPU_USED       1U
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 6


  80:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #else
  81:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****       #define __FPU_USED       0U
  83:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #endif
  84:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #else
  85:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #define __FPU_USED         0U
  86:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #endif
  87:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
  88:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #if defined __ARM_FP
  90:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****       #define __FPU_USED       1U
  92:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #else
  93:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****       #define __FPU_USED       0U
  95:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #endif
  96:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #else
  97:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #define __FPU_USED         0U
  98:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #endif
  99:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 100:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #elif defined ( __GNUC__ )
 101:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****       #define __FPU_USED       1U
 104:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #else
 105:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****       #define __FPU_USED       0U
 107:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #endif
 108:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #else
 109:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #define __FPU_USED         0U
 110:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #endif
 111:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 112:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #elif defined ( __ICCARM__ )
 113:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #if defined __ARMVFP__
 114:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****       #define __FPU_USED       1U
 116:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #else
 117:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****       #define __FPU_USED       0U
 119:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #endif
 120:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #else
 121:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #define __FPU_USED         0U
 122:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #endif
 123:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 124:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****       #define __FPU_USED       1U
 128:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #else
 129:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****       #define __FPU_USED       0U
 131:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #endif
 132:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #else
 133:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #define __FPU_USED         0U
 134:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #endif
 135:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 136:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #elif defined ( __TASKING__ )
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 7


 137:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #if defined __FPU_VFP__
 138:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****       #define __FPU_USED       1U
 140:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #else
 141:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****       #define __FPU_USED       0U
 143:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #endif
 144:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #else
 145:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #define __FPU_USED         0U
 146:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #endif
 147:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 148:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #elif defined ( __CSMC__ )
 149:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****       #define __FPU_USED       1U
 152:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #else
 153:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****       #define __FPU_USED       0U
 155:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #endif
 156:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #else
 157:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #define __FPU_USED         0U
 158:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #endif
 159:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 160:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #endif
 161:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 162:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 164:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 165:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #ifdef __cplusplus
 166:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
 167:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #endif
 168:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 169:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 171:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 173:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 176:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #ifdef __cplusplus
 177:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  extern "C" {
 178:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #endif
 179:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 180:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* check device defines and use defaults */
 181:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #ifndef __CM4_REV
 183:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #define __CM4_REV               0x0000U
 184:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #endif
 186:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 187:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #ifndef __FPU_PRESENT
 188:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #define __FPU_PRESENT             0U
 189:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #endif
 191:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 192:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #ifndef __MPU_PRESENT
 193:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #define __MPU_PRESENT             0U
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 8


 194:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #endif
 196:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 197:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #ifndef __VTOR_PRESENT
 198:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #define __VTOR_PRESENT             1U
 199:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 200:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #endif
 201:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   
 202:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 203:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 204:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 205:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #endif
 206:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 207:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 208:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 209:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 210:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #endif
 211:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #endif
 212:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 213:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 214:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
 215:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 216:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 217:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 218:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     \li to specify the access to peripheral variables.
 219:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 220:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** */
 221:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #ifdef __cplusplus
 222:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 223:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #else
 224:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 225:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #endif
 226:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 227:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 228:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 229:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* following defines should be used for structure members */
 230:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 231:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 232:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 233:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 234:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /*@} end of group Cortex_M4 */
 235:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 236:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 237:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 238:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /*******************************************************************************
 239:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  *                 Register Abstraction
 240:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   Core Register contain:
 241:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   - Core Register
 242:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   - Core NVIC Register
 243:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   - Core SCB Register
 244:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   - Core SysTick Register
 245:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   - Core Debug Register
 246:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   - Core MPU Register
 247:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   - Core FPU Register
 248:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  ******************************************************************************/
 249:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
 250:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 9


 251:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 252:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** */
 253:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 254:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
 255:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 256:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 257:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief      Core Register type definitions.
 258:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   @{
 259:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
 260:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 261:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
 262:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 263:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
 264:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** typedef union
 265:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
 266:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   struct
 267:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 268:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 269:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 270:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 271:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 272:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 273:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 274:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 275:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 276:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 277:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 278:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** } APSR_Type;
 279:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 280:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* APSR Register Definitions */
 281:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 282:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 283:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 284:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 285:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 286:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 287:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 288:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 289:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 290:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 291:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 292:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 293:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 294:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 295:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 296:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 297:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 298:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 299:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 300:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
 301:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 302:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
 303:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** typedef union
 304:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
 305:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   struct
 306:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 307:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 10


 308:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 309:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 310:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 311:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** } IPSR_Type;
 312:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 313:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* IPSR Register Definitions */
 314:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 315:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 316:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 317:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 318:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
 319:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 320:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
 321:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** typedef union
 322:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
 323:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   struct
 324:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 325:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 326:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 327:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 328:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 329:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 330:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 331:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 332:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 333:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 334:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 335:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 336:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 337:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 338:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 339:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** } xPSR_Type;
 340:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 341:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* xPSR Register Definitions */
 342:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 343:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 344:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 345:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 346:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 347:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 348:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 349:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 350:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 351:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 352:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 353:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 354:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 355:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 356:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 357:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 358:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 359:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 360:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 361:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 362:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 363:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 364:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 11


 365:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 366:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 367:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 368:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 369:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 370:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 371:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 372:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 373:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
 374:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 375:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
 376:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** typedef union
 377:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
 378:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   struct
 379:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 380:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 381:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 382:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 383:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 384:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 385:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 386:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** } CONTROL_Type;
 387:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 388:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* CONTROL Register Definitions */
 389:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 390:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 391:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 392:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 393:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 394:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 395:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 396:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 397:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 398:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /*@} end of group CMSIS_CORE */
 399:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 400:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 401:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
 402:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
 403:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 404:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 405:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   @{
 406:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
 407:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 408:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
 409:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 410:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
 411:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** typedef struct
 412:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
 413:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 414:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED0[24U];
 415:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 416:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED1[24U];
 417:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 418:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED2[24U];
 419:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 420:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED3[24U];
 421:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 12


 422:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED4[56U];
 423:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 424:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED5[644U];
 425:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 426:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }  NVIC_Type;
 427:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 428:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 429:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 430:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 431:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 432:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /*@} end of group CMSIS_NVIC */
 433:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 434:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 435:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
 436:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 437:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 438:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 439:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   @{
 440:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
 441:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 442:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
 443:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 444:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
 445:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** typedef struct
 446:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
 447:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 448:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 449:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 450:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 451:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
 452:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 453:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 454:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 455:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 456:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 457:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 458:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 459:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 460:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 461:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 462:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 463:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 464:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 465:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 466:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED0[5U];
 467:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 468:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** } SCB_Type;
 469:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 470:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* SCB CPUID Register Definitions */
 471:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 472:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 473:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 474:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 475:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 476:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 477:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 478:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 13


 479:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 480:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 481:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 482:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 483:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 484:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 485:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 486:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 487:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 488:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 489:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 490:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 491:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 492:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 493:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 494:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 495:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 496:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 497:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 498:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 499:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 500:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 501:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 502:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 503:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 504:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 505:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 506:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 507:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 508:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
 509:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 510:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 511:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 512:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 513:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 514:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 515:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 516:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 517:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 518:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 519:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 520:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 521:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 522:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 523:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 524:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 525:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 526:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 527:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 528:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 529:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 530:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 531:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 532:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 533:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 534:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 535:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 14


 536:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 537:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 538:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 539:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 540:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 541:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 542:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 543:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* SCB System Control Register Definitions */
 544:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 545:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 546:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 547:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 548:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 549:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 550:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 551:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 552:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 553:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* SCB Configuration Control Register Definitions */
 554:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 555:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 556:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 557:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 558:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 559:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 560:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 561:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 562:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 563:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 564:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 565:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 566:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 567:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 568:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 569:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 570:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 571:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 572:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 573:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 574:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 575:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 576:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 577:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 578:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 579:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 580:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 581:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 582:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 583:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 584:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 585:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 586:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 587:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 588:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 589:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 590:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 591:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 592:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 15


 593:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 594:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 595:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 596:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 597:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 598:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 599:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 600:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 601:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 602:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 603:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 604:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 605:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 606:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 607:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 608:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 609:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 610:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 611:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 612:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 613:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 614:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 615:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 616:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 617:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 618:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 619:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 620:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 621:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 622:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
 623:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 624:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 625:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 626:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 7U)               /*!< SCB 
 627:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 628:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 629:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 5U)               /*!< SCB 
 630:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 631:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 632:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_SHCSR_MEMFAULTACT_Pos + 4U)               /*!< SCB 
 633:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 634:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 635:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_SHCSR_MEMFAULTACT_Pos + 3U)               /*!< SCB 
 636:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 637:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 638:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 1U)               /*!< SCB 
 639:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 640:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 641:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_SHCSR_MEMFAULTACT_Pos + 0U)               /*!< SCB 
 642:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 643:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 644:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 645:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 646:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 647:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 648:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 649:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 16


 650:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 651:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 652:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 653:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 654:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 655:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 656:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 657:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 658:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 659:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 660:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 661:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 662:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 663:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 664:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 665:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 666:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 667:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 668:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 669:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 670:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 671:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 672:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 673:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 674:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 675:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 676:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 677:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 678:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 679:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
 680:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 681:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 682:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 683:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 684:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 685:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 686:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 687:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 688:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 689:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 690:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 691:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 692:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 693:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 694:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 695:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 696:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 697:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 698:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 699:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 700:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 701:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 702:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 703:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 704:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 705:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 706:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 17


 707:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 708:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 709:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 710:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 711:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /*@} end of group CMSIS_SCB */
 712:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 713:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 714:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
 715:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 716:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 717:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 718:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   @{
 719:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
 720:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 721:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
 722:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 723:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
 724:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** typedef struct
 725:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
 726:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 727:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 728:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 729:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** } SCnSCB_Type;
 730:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 731:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 732:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 733:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 734:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 735:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* Auxiliary Control Register Definitions */
 736:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
 737:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 738:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 739:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 740:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 741:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 742:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 743:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 744:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 745:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 746:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 747:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 748:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 749:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 750:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 751:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 752:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 753:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 754:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
 755:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 756:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 757:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 758:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   @{
 759:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
 760:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 761:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
 762:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 763:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 18


 764:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** typedef struct
 765:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
 766:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 767:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 768:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 769:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 770:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** } SysTick_Type;
 771:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 772:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* SysTick Control / Status Register Definitions */
 773:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 774:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 775:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 776:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 777:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 778:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 779:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 780:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 781:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 782:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 783:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 784:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 785:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* SysTick Reload Register Definitions */
 786:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 787:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 788:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 789:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* SysTick Current Register Definitions */
 790:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 791:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 792:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 793:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* SysTick Calibration Register Definitions */
 794:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 795:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 796:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 797:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 798:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 799:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 800:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 801:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 802:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 803:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /*@} end of group CMSIS_SysTick */
 804:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 805:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 806:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
 807:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 808:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 809:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 810:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   @{
 811:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
 812:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 813:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
 814:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 815:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
 816:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** typedef struct
 817:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
 818:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __OM  union
 819:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 820:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 19


 821:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 822:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 823:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 824:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED0[864U];
 825:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 826:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED1[15U];
 827:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 828:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED2[15U];
 829:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 830:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED3[32U];
 831:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED4[43U];
 832:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 833:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 834:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED5[6U];
 835:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 836:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 837:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 838:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 839:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 840:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 841:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 842:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 843:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 844:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 845:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 846:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 847:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** } ITM_Type;
 848:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 849:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 850:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
 851:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 852:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 853:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* ITM Trace Control Register Definitions */
 854:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 855:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 856:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 857:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 858:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 859:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 860:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 861:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 862:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 863:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 864:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 865:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 866:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 867:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 868:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 869:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 870:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 871:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 872:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 873:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 874:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 875:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 876:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 877:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 20


 878:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 879:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 880:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 881:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* ITM Lock Status Register Definitions */
 882:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 883:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 884:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 885:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 886:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 887:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 888:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 889:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 890:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 891:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 892:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 893:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 894:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
 895:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
 896:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 897:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 898:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   @{
 899:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
 900:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 901:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
 902:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 903:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
 904:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** typedef struct
 905:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
 906:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 907:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
 908:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 909:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 910:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 911:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 912:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 913:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 914:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 915:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 916:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 917:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
 918:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 919:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 920:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 921:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED1[1U];
 922:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 923:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 924:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 925:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED2[1U];
 926:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 927:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 928:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 929:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** } DWT_Type;
 930:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 931:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* DWT Control Register Definitions */
 932:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 933:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 934:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 21


 935:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 936:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 937:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 938:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 939:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 940:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 941:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 942:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 943:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 944:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 945:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 946:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 947:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 948:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 949:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 950:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 951:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 952:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 953:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 954:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 955:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 956:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 957:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 958:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 959:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 960:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 961:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 962:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 963:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 964:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 965:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 966:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 967:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 968:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 969:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 970:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 971:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 972:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 973:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 974:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 975:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 976:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 977:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 978:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 979:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 980:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 981:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 982:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 983:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 984:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 985:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 986:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* DWT CPI Count Register Definitions */
 987:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 988:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 989:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 990:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 991:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 22


 992:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 993:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 994:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* DWT Sleep Count Register Definitions */
 995:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 996:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 997:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 998:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* DWT LSU Count Register Definitions */
 999:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1000:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1001:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1002:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1003:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1004:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1005:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1006:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1007:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1008:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1009:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1010:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* DWT Comparator Function Register Definitions */
1011:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1012:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1013:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1014:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1015:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1016:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1017:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1018:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1019:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1020:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1021:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
1022:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1023:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1024:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1025:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1026:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1027:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1028:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1029:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1030:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1031:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1032:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1033:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1034:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1035:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1036:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1037:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1038:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1039:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1040:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1041:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1042:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1043:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1044:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1045:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   @{
1046:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1047:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1048:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 23


1049:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1050:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1051:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** typedef struct
1052:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
1053:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1054:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1055:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED0[2U];
1056:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1057:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED1[55U];
1058:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1059:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED2[131U];
1060:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1061:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1062:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1063:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED3[759U];
1064:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1065:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1066:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1067:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED4[1U];
1068:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1069:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1070:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1071:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED5[39U];
1072:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1073:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1074:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED7[8U];
1075:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1076:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1077:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** } TPI_Type;
1078:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1079:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1080:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1081:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1082:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1083:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1084:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1085:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1086:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1087:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1088:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1089:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1090:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1091:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1092:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1093:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1094:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1095:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1096:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1097:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1098:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1099:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1100:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1101:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1102:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1103:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1104:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1105:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 24


1106:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1107:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* TPI TRIGGER Register Definitions */
1108:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1109:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1110:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1111:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1112:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1113:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1114:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1115:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1116:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1117:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1118:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1119:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1120:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1121:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1122:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1123:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1124:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1125:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1126:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1127:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1128:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1129:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1130:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1131:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1132:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1133:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1134:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1135:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
1136:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1137:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1138:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1139:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1140:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1141:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1142:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1143:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1144:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1145:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1146:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1147:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1148:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1149:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1150:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1151:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1152:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1153:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1154:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1155:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1156:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1157:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1158:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1159:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1160:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1161:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1162:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 25


1163:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1164:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1165:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1166:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1167:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1168:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1169:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1170:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1171:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1172:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1173:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* TPI DEVID Register Definitions */
1174:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1175:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1176:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1177:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1178:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1179:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1180:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1181:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1182:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1183:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1184:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1185:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1186:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1187:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1188:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1189:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1190:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1191:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1192:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1193:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1194:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1195:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1196:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1197:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1198:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1199:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1200:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1201:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1202:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1203:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1204:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1205:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1206:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1207:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   @{
1208:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1209:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1210:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1211:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1212:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1213:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** typedef struct
1214:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
1215:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1216:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1217:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1218:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1219:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 26


1220:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1221:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1222:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1223:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1224:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1225:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1226:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** } MPU_Type;
1227:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1228:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1229:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1230:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* MPU Type Register Definitions */
1231:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1234:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1237:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1240:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* MPU Control Register Definitions */
1241:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1244:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1247:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1250:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* MPU Region Number Register Definitions */
1251:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1254:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1258:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1261:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1264:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1268:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1271:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1274:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 27


1277:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1280:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1283:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1286:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1289:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1292:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1295:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1298:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1299:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1300:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1301:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   @{
1304:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1305:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1306:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1307:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1309:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** typedef struct
1310:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
1311:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****         uint32_t RESERVED0[1U];
1312:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1318:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** } FPU_Type;
1319:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1320:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1321:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1322:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1323:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1324:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1325:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1326:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1327:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1328:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1329:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1330:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1331:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1332:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1333:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 28


1334:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1335:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1336:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1337:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1338:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1339:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1340:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1341:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1342:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1343:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1344:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1345:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1346:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1347:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1348:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1349:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1350:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1351:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1352:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1353:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1354:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1355:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1356:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1357:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1358:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1359:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1360:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1361:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1362:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1363:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1364:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1365:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1366:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1367:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1368:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1369:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1370:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1371:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1372:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1373:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1374:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1375:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1376:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1377:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1378:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1379:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1380:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1381:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1382:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1383:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1384:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1385:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1386:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1387:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1388:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1389:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1390:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 29


1391:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1392:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1393:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1394:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1395:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1396:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1397:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1398:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1399:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1400:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1401:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1402:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1403:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1404:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1405:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1406:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1407:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1408:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /*@} end of group CMSIS_FPU */
1409:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1410:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1411:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1412:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \ingroup  CMSIS_core_register
1413:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1414:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1415:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   @{
1416:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1417:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1418:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1419:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1420:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1421:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** typedef struct
1422:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
1423:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1424:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1425:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1426:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1427:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** } CoreDebug_Type;
1428:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1429:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1430:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1431:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1432:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1433:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1434:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1435:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1436:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1437:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1438:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1439:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1440:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1441:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1442:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1443:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1444:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1445:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1446:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1447:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 30


1448:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1449:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1450:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1451:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1452:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1453:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1454:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1455:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1456:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1457:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1458:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1459:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1460:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1461:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1462:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1463:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1464:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1465:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1466:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1467:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1468:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1469:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1470:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1471:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1472:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1473:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1474:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1475:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1476:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1477:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
1478:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1479:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1480:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1481:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1482:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1483:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1484:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1485:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1486:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1487:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1488:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1489:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1490:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1491:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1492:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1493:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1494:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1495:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1496:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1497:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1498:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1499:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1500:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1501:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1502:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1503:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1504:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 31


1505:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1506:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1507:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1508:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1509:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1510:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1511:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1512:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1513:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1514:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1515:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1516:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1517:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1518:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1519:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1520:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   @{
1521:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1522:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1523:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1524:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1525:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1526:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1527:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \return           Masked and shifted value.
1528:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** */
1529:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1530:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1531:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1532:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1533:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param[in] field  Name of the register bit field.
1534:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
1535:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \return           Masked and shifted bit field value.
1536:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** */
1537:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1538:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1539:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1540:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1541:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1542:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1543:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \ingroup    CMSIS_core_register
1544:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1545:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1546:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   @{
1547:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1548:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1549:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* Memory mapping of Core Hardware */
1550:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1551:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1552:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1553:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1554:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1555:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1556:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1557:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1558:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1559:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1560:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1561:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 32


1562:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1563:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1564:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1565:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1566:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1567:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1568:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1569:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1570:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1571:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #endif
1572:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1573:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1574:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1575:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1576:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /*@} */
1577:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1578:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1579:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1580:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /*******************************************************************************
1581:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  *                Hardware Abstraction Layer
1582:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   Core Function Interface contains:
1583:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   - Core NVIC Functions
1584:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   - Core SysTick Functions
1585:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   - Core Debug Functions
1586:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   - Core Register Access Functions
1587:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  ******************************************************************************/
1588:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1589:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1590:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** */
1591:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1592:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1593:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1594:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1595:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1596:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1597:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1598:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1599:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   @{
1600:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1601:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1602:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1603:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1604:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1605:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #endif
1606:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1607:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #else
1608:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1609:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1610:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1611:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1612:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1613:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1614:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1615:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1616:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1617:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1618:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 33


1619:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1620:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1621:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1622:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1623:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1624:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1625:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #endif
1626:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1627:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #else
1628:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1629:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1630:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1631:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1632:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1633:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1634:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1635:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1636:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1637:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1638:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1639:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1640:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1641:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1642:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1643:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1644:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1645:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief   Set Priority Grouping
1646:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1647:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1648:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            Only values from 0..7 are used.
1649:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1650:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1651:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1652:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1653:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
  37              		.loc 2 1653 22 view .LVU3
  38              	.LBB37:
1654:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
1655:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   uint32_t reg_value;
  39              		.loc 2 1655 3 view .LVU4
1656:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
  40              		.loc 2 1656 3 view .LVU5
1657:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1658:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
  41              		.loc 2 1658 3 view .LVU6
  42              		.loc 2 1658 14 is_stmt 0 view .LVU7
  43 0000 0749     		ldr	r1, .L2
  44 0002 CA68     		ldr	r2, [r1, #12]
  45              	.LVL1:
1659:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
  46              		.loc 2 1659 3 is_stmt 1 view .LVU8
1660:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
  47              		.loc 2 1660 3 view .LVU9
1661:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1662:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
  48              		.loc 2 1662 35 is_stmt 0 view .LVU10
  49 0004 0302     		lsls	r3, r0, #8
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 34


  50 0006 03F4E063 		and	r3, r3, #1792
1659:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
  51              		.loc 2 1659 13 view .LVU11
  52 000a 22F4E062 		bic	r2, r2, #1792
  53              	.LVL2:
1659:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
  54              		.loc 2 1659 13 view .LVU12
  55 000e 1204     		lsls	r2, r2, #16
  56 0010 120C     		lsrs	r2, r2, #16
1661:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
  57              		.loc 2 1661 62 view .LVU13
  58 0012 1343     		orrs	r3, r3, r2
1660:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   reg_value  =  (reg_value                                   |
  59              		.loc 2 1660 14 view .LVU14
  60 0014 43F0BF63 		orr	r3, r3, #100139008
  61 0018 43F40033 		orr	r3, r3, #131072
  62              	.LVL3:
1663:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   SCB->AIRCR =  reg_value;
  63              		.loc 2 1663 3 is_stmt 1 view .LVU15
  64              		.loc 2 1663 14 is_stmt 0 view .LVU16
  65 001c CB60     		str	r3, [r1, #12]
  66              	.LVL4:
  67              		.loc 2 1663 14 view .LVU17
  68              	.LBE37:
  69              	.LBE36:
 171:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
  70              		.loc 1 171 1 view .LVU18
  71 001e 7047     		bx	lr
  72              	.L3:
  73              		.align	2
  74              	.L2:
  75 0020 00ED00E0 		.word	-536810240
  76              		.cfi_endproc
  77              	.LFE133:
  78              		.size	HAL_NVIC_SetPriorityGrouping, .-HAL_NVIC_SetPriorityGrouping
  79              		.align	1
  80              		.global	HAL_NVIC_SetPriority
  81              		.syntax unified
  82              		.thumb
  83              		.thumb_func
  84              		.fpu softvfp
  85              		.type	HAL_NVIC_SetPriority, %function
  86              	HAL_NVIC_SetPriority:
  87              	.LVL5:
  88              	.LFB134:
 172:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 173:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 174:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Set the priority of an interrupt.
 175:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn: External interrupt number.
 176:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 177:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 178:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  PreemptPriority: The pre-emption priority for the IRQn channel.
 179:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 180:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority
 181:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  SubPriority: the subpriority level for the IRQ channel.
 182:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be a value between 0 and 15
 183:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         A lower priority value indicates a higher priority.
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 35


 184:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 185:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 186:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
 187:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
  89              		.loc 1 187 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 0
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  93              		.loc 1 187 1 is_stmt 0 view .LVU20
  94 0024 00B5     		push	{lr}
  95              	.LCFI0:
  96              		.cfi_def_cfa_offset 4
  97              		.cfi_offset 14, -4
 188:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   uint32_t prioritygroup = 0x00;
  98              		.loc 1 188 3 is_stmt 1 view .LVU21
  99              	.LVL6:
 189:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 190:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 191:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
 100              		.loc 1 191 3 view .LVU22
 192:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
 101              		.loc 1 192 3 view .LVU23
 193:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 194:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   prioritygroup = NVIC_GetPriorityGrouping();
 102              		.loc 1 194 3 view .LVU24
 103              	.LBB44:
 104              	.LBI44:
1664:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
1665:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1666:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1667:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1668:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief   Get Priority Grouping
1669:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1670:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1671:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1672:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
 105              		.loc 2 1672 26 view .LVU25
 106              	.LBB45:
1673:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
1674:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 107              		.loc 2 1674 3 view .LVU26
 108              		.loc 2 1674 26 is_stmt 0 view .LVU27
 109 0026 184B     		ldr	r3, .L9
 110 0028 DB68     		ldr	r3, [r3, #12]
 111              		.loc 2 1674 11 view .LVU28
 112 002a C3F30223 		ubfx	r3, r3, #8, #3
 113              	.LVL7:
 114              		.loc 2 1674 11 view .LVU29
 115              	.LBE45:
 116              	.LBE44:
 195:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 196:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 117              		.loc 1 196 3 is_stmt 1 view .LVU30
 118              	.LBB46:
 119              	.LBI46:
1675:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
1676:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 36


1677:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1678:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1679:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief   Enable Interrupt
1680:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1681:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1682:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \note    IRQn must not be negative.
1683:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1684:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1685:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
1686:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1687:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
1688:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     __COMPILER_BARRIER();
1689:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     __COMPILER_BARRIER();
1691:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
1692:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
1693:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1694:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1695:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1696:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief   Get Interrupt Enable status
1697:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1698:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1699:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \return             0  Interrupt is not enabled.
1700:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \return             1  Interrupt is enabled.
1701:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \note    IRQn must not be negative.
1702:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1703:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1704:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
1705:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1706:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
1707:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1708:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
1709:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   else
1710:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
1711:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     return(0U);
1712:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
1713:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
1714:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1715:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1716:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1717:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief   Disable Interrupt
1718:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1719:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1720:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \note    IRQn must not be negative.
1721:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1722:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1723:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
1724:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1725:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
1726:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1727:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     __DSB();
1728:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     __ISB();
1729:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
1730:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
1731:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1732:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1733:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 37


1734:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief   Get Pending Interrupt
1735:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1736:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1737:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \return             0  Interrupt status is not pending.
1738:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \return             1  Interrupt status is pending.
1739:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \note    IRQn must not be negative.
1740:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1741:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1742:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
1743:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1744:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
1745:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1746:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
1747:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   else
1748:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
1749:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     return(0U);
1750:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
1751:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
1752:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1753:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1754:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1755:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief   Set Pending Interrupt
1756:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1757:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1758:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \note    IRQn must not be negative.
1759:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1760:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1761:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
1762:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1763:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
1764:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1765:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
1766:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
1767:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1768:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1769:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1770:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief   Clear Pending Interrupt
1771:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1772:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1773:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \note    IRQn must not be negative.
1774:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1775:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1776:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
1777:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1778:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
1779:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1780:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
1781:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
1782:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1783:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1784:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1785:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief   Get Active Interrupt
1786:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \details Reads the active register in the NVIC and returns the active bit for the device specific
1787:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1788:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \return             0  Interrupt status is not active.
1789:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \return             1  Interrupt status is active.
1790:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \note    IRQn must not be negative.
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 38


1791:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1792:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetActive(IRQn_Type IRQn)
1793:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
1794:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1795:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
1796:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     return((uint32_t)(((NVIC->IABR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1797:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
1798:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   else
1799:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
1800:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     return(0U);
1801:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
1802:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
1803:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1804:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1805:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1806:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief   Set Interrupt Priority
1807:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \details Sets the priority of a device specific interrupt or a processor exception.
1808:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1809:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            or negative to specify a processor exception.
1810:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param [in]      IRQn  Interrupt number.
1811:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param [in]  priority  Priority to set.
1812:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \note    The priority cannot be set for every processor exception.
1813:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1814:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
1815:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
1816:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1817:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
1818:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1819:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
1820:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   else
1821:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
1822:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (u
1823:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
1824:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
1825:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1826:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1827:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1828:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief   Get Interrupt Priority
1829:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \details Reads the priority of a device specific interrupt or a processor exception.
1830:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1831:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            or negative to specify a processor exception.
1832:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param [in]   IRQn  Interrupt number.
1833:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \return             Interrupt Priority.
1834:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****                       Value is aligned automatically to the implemented priority bits of the microc
1835:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1836:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriority(IRQn_Type IRQn)
1837:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
1838:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1839:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1840:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
1841:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     return(((uint32_t)NVIC->IP[((uint32_t)IRQn)]               >> (8U - __NVIC_PRIO_BITS)));
1842:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
1843:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   else
1844:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
1845:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     return(((uint32_t)SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] >> (8U - __NVIC_PRIO_BITS)));
1846:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
1847:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 39


1848:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1849:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1850:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1851:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief   Encode Priority
1852:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \details Encodes the priority for an interrupt with the given priority group,
1853:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            preemptive priority value, and subpriority value.
1854:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1855:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1856:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1857:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
1858:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param [in]       SubPriority  Subpriority value (starting from 0).
1859:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \return                        Encoded priority. Value can be used in the function \ref NVIC_SetP
1860:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1861:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** __STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uin
 120              		.loc 2 1861 26 view .LVU31
 121              	.LBB47:
1862:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
1863:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
 122              		.loc 2 1863 3 view .LVU32
1864:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
 123              		.loc 2 1864 3 view .LVU33
1865:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   uint32_t SubPriorityBits;
 124              		.loc 2 1865 3 view .LVU34
1866:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1867:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
 125              		.loc 2 1867 3 view .LVU35
 126              		.loc 2 1867 31 is_stmt 0 view .LVU36
 127 002e C3F1070C 		rsb	ip, r3, #7
 128              		.loc 2 1867 23 view .LVU37
 129 0032 BCF1040F 		cmp	ip, #4
 130 0036 28BF     		it	cs
 131 0038 4FF0040C 		movcs	ip, #4
 132              	.LVL8:
1868:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 133              		.loc 2 1868 3 is_stmt 1 view .LVU38
 134              		.loc 2 1868 44 is_stmt 0 view .LVU39
 135 003c 03F1040E 		add	lr, r3, #4
 136              		.loc 2 1868 109 view .LVU40
 137 0040 BEF1060F 		cmp	lr, #6
 138 0044 8CBF     		ite	hi
 139 0046 033B     		subhi	r3, r3, #3
 140              	.LVL9:
 141              		.loc 2 1868 109 view .LVU41
 142 0048 0023     		movls	r3, #0
 143              	.LVL10:
1869:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1870:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   return (
 144              		.loc 2 1870 3 is_stmt 1 view .LVU42
1871:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 145              		.loc 2 1871 30 is_stmt 0 view .LVU43
 146 004a 4FF0FF3E 		mov	lr, #-1
 147              	.LVL11:
 148              		.loc 2 1871 30 view .LVU44
 149 004e 0EFA0CFC 		lsl	ip, lr, ip
 150              	.LVL12:
 151              		.loc 2 1871 30 view .LVU45
 152 0052 21EA0C01 		bic	r1, r1, ip
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 40


 153              	.LVL13:
 154              		.loc 2 1871 82 view .LVU46
 155 0056 9940     		lsls	r1, r1, r3
1872:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 156              		.loc 2 1872 30 view .LVU47
 157 0058 0EFA03F3 		lsl	r3, lr, r3
 158              	.LVL14:
 159              		.loc 2 1872 30 view .LVU48
 160 005c 22EA0302 		bic	r2, r2, r3
 161              	.LVL15:
1871:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 162              		.loc 2 1871 102 view .LVU49
 163 0060 1143     		orrs	r1, r1, r2
 164              	.LVL16:
1871:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits
 165              		.loc 2 1871 102 view .LVU50
 166              	.LBE47:
 167              	.LBE46:
 168              	.LBB48:
 169              	.LBI48:
1814:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
 170              		.loc 2 1814 22 is_stmt 1 view .LVU51
 171              	.LBB49:
1816:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 172              		.loc 2 1816 3 view .LVU52
1816:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 173              		.loc 2 1816 6 is_stmt 0 view .LVU53
 174 0062 0028     		cmp	r0, #0
1816:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 175              		.loc 2 1816 6 view .LVU54
 176 0064 09DB     		blt	.L6
1818:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 177              		.loc 2 1818 5 is_stmt 1 view .LVU55
1818:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 178              		.loc 2 1818 48 is_stmt 0 view .LVU56
 179 0066 0901     		lsls	r1, r1, #4
 180              	.LVL17:
1818:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 181              		.loc 2 1818 48 view .LVU57
 182 0068 C9B2     		uxtb	r1, r1
1818:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 183              		.loc 2 1818 46 view .LVU58
 184 006a 00F16040 		add	r0, r0, #-536870912
 185              	.LVL18:
1818:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 186              		.loc 2 1818 46 view .LVU59
 187 006e 00F56140 		add	r0, r0, #57600
 188 0072 80F80013 		strb	r1, [r0, #768]
 189              	.LVL19:
 190              	.L4:
1818:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 191              		.loc 2 1818 46 view .LVU60
 192              	.LBE49:
 193              	.LBE48:
 197:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 194              		.loc 1 197 1 view .LVU61
 195 0076 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 41


 196              	.LVL20:
 197              	.L6:
 198              	.LBB51:
 199              	.LBB50:
1822:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 200              		.loc 2 1822 5 is_stmt 1 view .LVU62
1822:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 201              		.loc 2 1822 32 is_stmt 0 view .LVU63
 202 007a 00F00F00 		and	r0, r0, #15
 203              	.LVL21:
1822:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 204              		.loc 2 1822 48 view .LVU64
 205 007e 0901     		lsls	r1, r1, #4
 206              	.LVL22:
1822:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 207              		.loc 2 1822 48 view .LVU65
 208 0080 C9B2     		uxtb	r1, r1
1822:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 209              		.loc 2 1822 46 view .LVU66
 210 0082 024B     		ldr	r3, .L9+4
 211 0084 1954     		strb	r1, [r3, r0]
 212              	.LVL23:
1822:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 213              		.loc 2 1822 46 view .LVU67
 214              	.LBE50:
 215              	.LBE51:
 216              		.loc 1 197 1 view .LVU68
 217 0086 F6E7     		b	.L4
 218              	.L10:
 219              		.align	2
 220              	.L9:
 221 0088 00ED00E0 		.word	-536810240
 222 008c 14ED00E0 		.word	-536810220
 223              		.cfi_endproc
 224              	.LFE134:
 225              		.size	HAL_NVIC_SetPriority, .-HAL_NVIC_SetPriority
 226              		.align	1
 227              		.global	HAL_NVIC_EnableIRQ
 228              		.syntax unified
 229              		.thumb
 230              		.thumb_func
 231              		.fpu softvfp
 232              		.type	HAL_NVIC_EnableIRQ, %function
 233              	HAL_NVIC_EnableIRQ:
 234              	.LVL24:
 235              	.LFB135:
 198:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 199:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 200:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Enable a device specific interrupt in the NVIC interrupt controller.
 201:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @note   To configure interrupts priority correctly, the NVIC_PriorityGroupConfig()
 202:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         function should be called before.
 203:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 204:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 205:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 206:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 207:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 208:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 42


 209:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 236              		.loc 1 209 1 is_stmt 1 view -0
 237              		.cfi_startproc
 238              		@ args = 0, pretend = 0, frame = 0
 239              		@ frame_needed = 0, uses_anonymous_args = 0
 240              		@ link register save eliminated.
 210:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 211:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 241              		.loc 1 211 3 view .LVU70
 212:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 213:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Enable interrupt */
 214:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_EnableIRQ(IRQn);
 242              		.loc 1 214 3 view .LVU71
 243              	.LBB54:
 244              	.LBI54:
1684:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
 245              		.loc 2 1684 22 view .LVU72
 246              	.LBB55:
1686:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 247              		.loc 2 1686 3 view .LVU73
1686:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 248              		.loc 2 1686 6 is_stmt 0 view .LVU74
 249 0090 0028     		cmp	r0, #0
 250              	.LVL25:
1686:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 251              		.loc 2 1686 6 view .LVU75
 252 0092 08DB     		blt	.L11
1688:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 253              		.loc 2 1688 5 is_stmt 1 view .LVU76
1689:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     __COMPILER_BARRIER();
 254              		.loc 2 1689 5 view .LVU77
1689:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     __COMPILER_BARRIER();
 255              		.loc 2 1689 34 is_stmt 0 view .LVU78
 256 0094 4209     		lsrs	r2, r0, #5
1689:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     __COMPILER_BARRIER();
 257              		.loc 2 1689 81 view .LVU79
 258 0096 00F01F00 		and	r0, r0, #31
1689:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     __COMPILER_BARRIER();
 259              		.loc 2 1689 45 view .LVU80
 260 009a 0123     		movs	r3, #1
 261 009c 03FA00F0 		lsl	r0, r3, r0
1689:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     __COMPILER_BARRIER();
 262              		.loc 2 1689 43 view .LVU81
 263 00a0 014B     		ldr	r3, .L13
 264 00a2 43F82200 		str	r0, [r3, r2, lsl #2]
1690:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 265              		.loc 2 1690 5 is_stmt 1 view .LVU82
 266              	.LVL26:
 267              	.L11:
1690:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 268              		.loc 2 1690 5 is_stmt 0 view .LVU83
 269              	.LBE55:
 270              	.LBE54:
 215:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 271              		.loc 1 215 1 view .LVU84
 272 00a6 7047     		bx	lr
 273              	.L14:
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 43


 274              		.align	2
 275              	.L13:
 276 00a8 00E100E0 		.word	-536813312
 277              		.cfi_endproc
 278              	.LFE135:
 279              		.size	HAL_NVIC_EnableIRQ, .-HAL_NVIC_EnableIRQ
 280              		.align	1
 281              		.global	HAL_NVIC_DisableIRQ
 282              		.syntax unified
 283              		.thumb
 284              		.thumb_func
 285              		.fpu softvfp
 286              		.type	HAL_NVIC_DisableIRQ, %function
 287              	HAL_NVIC_DisableIRQ:
 288              	.LVL27:
 289              	.LFB136:
 216:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 217:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 218:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Disable a device specific interrupt in the NVIC interrupt controller.
 219:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 220:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 221:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 222:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 223:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 224:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
 225:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 290              		.loc 1 225 1 is_stmt 1 view -0
 291              		.cfi_startproc
 292              		@ args = 0, pretend = 0, frame = 0
 293              		@ frame_needed = 0, uses_anonymous_args = 0
 294              		@ link register save eliminated.
 226:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 227:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 295              		.loc 1 227 3 view .LVU86
 228:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 229:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Disable interrupt */
 230:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_DisableIRQ(IRQn);
 296              		.loc 1 230 3 view .LVU87
 297              	.LBB62:
 298              	.LBI62:
1722:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
 299              		.loc 2 1722 22 view .LVU88
 300              	.LBB63:
1724:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 301              		.loc 2 1724 3 view .LVU89
1724:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 302              		.loc 2 1724 6 is_stmt 0 view .LVU90
 303 00ac 0028     		cmp	r0, #0
 304              	.LVL28:
1724:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 305              		.loc 2 1724 6 view .LVU91
 306 00ae 0DDB     		blt	.L15
1726:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     __DSB();
 307              		.loc 2 1726 5 is_stmt 1 view .LVU92
1726:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     __DSB();
 308              		.loc 2 1726 34 is_stmt 0 view .LVU93
 309 00b0 4309     		lsrs	r3, r0, #5
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 44


1726:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     __DSB();
 310              		.loc 2 1726 81 view .LVU94
 311 00b2 00F01F00 		and	r0, r0, #31
1726:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     __DSB();
 312              		.loc 2 1726 45 view .LVU95
 313 00b6 0122     		movs	r2, #1
 314 00b8 02FA00F0 		lsl	r0, r2, r0
1726:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     __DSB();
 315              		.loc 2 1726 43 view .LVU96
 316 00bc 2033     		adds	r3, r3, #32
 317 00be 044A     		ldr	r2, .L17
 318 00c0 42F82300 		str	r0, [r2, r3, lsl #2]
1727:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     __ISB();
 319              		.loc 2 1727 5 is_stmt 1 view .LVU97
 320              	.LBB64:
 321              	.LBI64:
 322              		.file 3 "C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include/cmsis_gcc.h"
   1:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**************************************************************************//**
   2:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  * @version  V5.3.0
   5:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  * @date     26. March 2020
   6:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  ******************************************************************************/
   7:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /*
   8:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  *
  10:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  *
  12:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  *
  16:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  *
  18:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  * limitations under the License.
  23:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
  24:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
  25:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
  28:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /* ignore some GCC warnings */
  29:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #pragma GCC diagnostic push
  30:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
  34:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef __has_builtin
  36:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  38:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
  39:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __ASM
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 45


  41:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #define __ASM                                  __asm
  42:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  43:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __INLINE
  44:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #define __INLINE                               inline
  45:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  46:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  49:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif                                           
  52:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  55:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __USED
  56:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  58:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __WEAK
  59:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  61:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __PACKED
  62:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  64:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  67:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  70:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  78:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  86:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
  94:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 46


  98:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 102:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 110:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __ALIGNED
 111:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 113:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __RESTRICT
 114:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 116:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 119:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 120:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 122:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 124:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 125:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****            in the used linker script.
 129:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   
 130:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 131:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 133:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   
 135:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   typedef struct {
 136:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****     uint32_t const* src;
 137:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****     uint32_t* dest;
 138:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****     uint32_t  wlen;
 139:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   } __copy_table_t;
 140:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   
 141:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   typedef struct {
 142:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****     uint32_t* dest;
 143:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****     uint32_t  wlen;
 144:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   } __zero_table_t;
 145:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   
 146:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 151:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****     }
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 47


 155:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   }
 156:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  
 157:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****     }
 161:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   }
 162:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  
 163:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   _start();
 164:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 165:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   
 166:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 168:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 169:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef __INITIAL_SP
 170:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 172:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 173:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 176:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 177:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 180:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 181:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 184:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 185:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 186:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 187:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 188:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   @{
 189:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 190:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 191:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 192:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 193:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 194:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 195:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 196:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 197:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 198:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 199:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 200:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 201:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 202:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 203:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 204:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 205:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 206:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 207:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 208:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 209:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 210:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 211:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 48


 212:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 213:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 214:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Get Control Register
 215:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Returns the content of the Control Register.
 216:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \return               Control Register value
 217:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 218:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 219:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 220:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   uint32_t result;
 221:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 222:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 223:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return(result);
 224:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 225:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 226:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 227:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 228:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 229:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 230:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 231:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \return               non-secure Control Register value
 232:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 233:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 234:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 235:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   uint32_t result;
 236:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 237:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 238:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return(result);
 239:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 240:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 241:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 242:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 243:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 244:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Set Control Register
 245:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 246:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 247:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 248:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 249:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 250:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 251:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 252:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 253:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 254:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 255:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 256:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 257:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 258:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 259:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 260:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 261:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 262:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 263:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 264:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 265:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 266:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 267:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 268:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Get IPSR Register
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 49


 269:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 270:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \return               IPSR Register value
 271:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 272:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 273:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 274:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   uint32_t result;
 275:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 276:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 277:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return(result);
 278:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 279:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 280:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 281:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 282:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Get APSR Register
 283:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 284:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \return               APSR Register value
 285:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 286:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 287:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 288:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   uint32_t result;
 289:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 290:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 291:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return(result);
 292:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 293:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 294:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 295:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 296:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Get xPSR Register
 297:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 298:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \return               xPSR Register value
 299:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 300:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 301:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 302:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   uint32_t result;
 303:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 304:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 305:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return(result);
 306:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 307:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 308:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 309:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 310:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 311:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 312:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \return               PSP Register value
 313:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 314:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 315:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 316:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   uint32_t result;
 317:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 318:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 319:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return(result);
 320:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 321:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 322:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 323:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 324:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 325:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 50


 326:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 327:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \return               PSP Register value
 328:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 329:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 330:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 331:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   uint32_t result;
 332:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 333:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 334:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return(result);
 335:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 336:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 337:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 338:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 339:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 340:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 341:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 342:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 343:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 344:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 345:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 346:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 347:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 348:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 349:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 350:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 352:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 353:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 354:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 355:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 356:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 357:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 358:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 359:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 360:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 361:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 362:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 363:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 364:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 365:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 366:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \return               MSP Register value
 367:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 368:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 369:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 370:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   uint32_t result;
 371:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 372:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 373:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return(result);
 374:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 375:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 376:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 377:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 378:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 379:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 380:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 381:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \return               MSP Register value
 382:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 51


 383:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 384:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 385:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   uint32_t result;
 386:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 387:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 388:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return(result);
 389:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 390:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 391:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 392:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 393:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 394:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 395:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 396:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 397:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 398:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 399:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 400:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 401:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 402:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 403:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 404:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 405:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 406:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 407:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 408:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 409:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 410:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 411:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 412:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 413:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 414:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 415:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 416:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 417:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 418:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 419:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 420:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 421:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \return               SP Register value
 422:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 423:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 424:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 425:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   uint32_t result;
 426:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 427:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 428:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return(result);
 429:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 430:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 431:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 432:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 433:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 434:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 435:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 436:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 437:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 438:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 439:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 52


 440:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 441:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 442:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 443:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 444:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 445:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Get Priority Mask
 446:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 447:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \return               Priority Mask value
 448:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 449:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 450:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 451:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   uint32_t result;
 452:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 453:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) );
 454:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return(result);
 455:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 456:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 457:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 458:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 459:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 460:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 461:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 462:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \return               Priority Mask value
 463:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 464:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 465:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 466:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   uint32_t result;
 467:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 468:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) );
 469:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return(result);
 470:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 471:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 472:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 473:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 474:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 475:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Set Priority Mask
 476:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 477:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 478:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 479:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 480:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 481:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 482:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 483:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 484:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 485:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 486:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 487:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 488:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 489:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 490:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 491:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 492:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 493:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 494:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 495:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 496:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 53


 497:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 498:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 499:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 500:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 501:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 502:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Enable FIQ
 503:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 504:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 505:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 506:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 507:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 508:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 509:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 510:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 511:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 512:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 513:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Disable FIQ
 514:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 515:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****            Can only be executed in Privileged modes.
 516:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 517:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 518:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 519:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 520:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 521:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 522:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 523:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 524:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Get Base Priority
 525:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 526:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \return               Base Priority register value
 527:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 528:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 529:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 530:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   uint32_t result;
 531:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 532:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 533:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return(result);
 534:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 535:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 536:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 537:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 538:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 539:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 540:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 541:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \return               Base Priority register value
 542:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 543:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 544:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 545:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   uint32_t result;
 546:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 547:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 548:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return(result);
 549:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 550:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 551:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 552:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 553:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 54


 554:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Set Base Priority
 555:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 556:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 557:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 558:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 559:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 560:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 561:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 562:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 563:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 564:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 565:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 566:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Set Base Priority (non-secure)
 567:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Base Priority register when in secure state.
 568:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 569:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 570:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_BASEPRI_NS(uint32_t basePri)
 571:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 572:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_ns, %0" : : "r" (basePri) : "memory");
 573:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 574:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 575:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 576:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 577:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 578:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Set Base Priority with condition
 579:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register only if BASEPRI masking is disable
 580:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****            or the new value increases the BASEPRI priority level.
 581:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 582:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 583:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI_MAX(uint32_t basePri)
 584:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 585:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MSR basepri_max, %0" : : "r" (basePri) : "memory");
 586:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 587:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 588:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 589:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 590:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Get Fault Mask
 591:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Returns the current value of the Fault Mask register.
 592:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 593:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 594:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FAULTMASK(void)
 595:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 596:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   uint32_t result;
 597:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 598:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask" : "=r" (result) );
 599:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return(result);
 600:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 601:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 602:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 603:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 604:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 605:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Get Fault Mask (non-secure)
 606:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Fault Mask register when in secure state.
 607:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \return               Fault Mask register value
 608:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 609:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_FAULTMASK_NS(void)
 610:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 55


 611:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   uint32_t result;
 612:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 613:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, faultmask_ns" : "=r" (result) );
 614:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return(result);
 615:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 616:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 617:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 618:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 619:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 620:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Set Fault Mask
 621:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Assigns the given value to the Fault Mask register.
 622:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 623:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 624:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FAULTMASK(uint32_t faultMask)
 625:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 626:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask, %0" : : "r" (faultMask) : "memory");
 627:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 628:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 629:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 630:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 631:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 632:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Set Fault Mask (non-secure)
 633:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Fault Mask register when in secure state.
 634:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \param [in]    faultMask  Fault Mask value to set
 635:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 636:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_FAULTMASK_NS(uint32_t faultMask)
 637:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 638:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MSR faultmask_ns, %0" : : "r" (faultMask) : "memory");
 639:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 640:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 641:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 642:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 643:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 644:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 645:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 646:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 647:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 648:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 649:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 650:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 651:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit
 652:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 653:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 654:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   mode.
 655:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   
 656:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer Limit (PSPLIM).
 657:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 658:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 659:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSPLIM(void)
 660:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 661:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 662:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 663:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****     // without main extensions, the non-secure PSPLIM is RAZ/WI
 664:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return 0U;
 665:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #else
 666:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   uint32_t result;
 667:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim"  : "=r" (result) );
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 56


 668:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return result;
 669:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 670:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 671:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 672:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3))
 673:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 674:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Get Process Stack Pointer Limit (non-secure)
 675:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 676:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 677:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 678:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer Limit (PSPLIM) when in
 679:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \return               PSPLIM Register value
 680:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 681:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSPLIM_NS(void)
 682:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 683:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 684:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 685:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return 0U;
 686:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #else
 687:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   uint32_t result;
 688:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, psplim_ns"  : "=r" (result) );
 689:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return result;
 690:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 691:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 692:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 693:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 694:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 695:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 696:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer Limit
 697:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 698:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 699:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   mode.
 700:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   
 701:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer Limit (PSPLIM).
 702:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 703:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 704:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSPLIM(uint32_t ProcStackPtrLimit)
 705:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 706:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 707:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 708:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 709:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 710:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #else
 711:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim, %0" : : "r" (ProcStackPtrLimit));
 712:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 713:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 714:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 715:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 716:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 717:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 718:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 719:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 720:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 721:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 722:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer Limit (PSPLIM) when in s
 723:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \param [in]    ProcStackPtrLimit  Process Stack Pointer Limit value to set
 724:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 57


 725:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSPLIM_NS(uint32_t ProcStackPtrLimit)
 726:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 727:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 728:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   // without main extensions, the non-secure PSPLIM is RAZ/WI
 729:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   (void)ProcStackPtrLimit;
 730:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #else
 731:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MSR psplim_ns, %0\n" : : "r" (ProcStackPtrLimit));
 732:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 733:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 734:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 735:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 736:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 737:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 738:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit
 739:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 740:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always in non-secure
 741:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   mode.
 742:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 743:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer Limit (MSPLIM).
 744:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 745:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 746:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSPLIM(void)
 747:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 748:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 749:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 750:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 751:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return 0U;
 752:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #else
 753:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   uint32_t result;
 754:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim" : "=r" (result) );
 755:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return result;
 756:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 757:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 758:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 759:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 760:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 761:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 762:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Get Main Stack Pointer Limit (non-secure)
 763:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 764:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence zero is returned always.
 765:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 766:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer Limit(MSPLIM) when in sec
 767:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \return               MSPLIM Register value
 768:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 769:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSPLIM_NS(void)
 770:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 771:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 772:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 773:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return 0U;
 774:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #else
 775:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   uint32_t result;
 776:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MRS %0, msplim_ns" : "=r" (result) );
 777:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return result;
 778:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 779:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 780:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 781:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 58


 782:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 783:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 784:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit
 785:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 786:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored in non-secure
 787:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   mode.
 788:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 789:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer Limit (MSPLIM).
 790:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer Limit value to set
 791:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 792:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSPLIM(uint32_t MainStackPtrLimit)
 793:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 794:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) && \
 795:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****     (!defined (__ARM_FEATURE_CMSE) || (__ARM_FEATURE_CMSE < 3)))
 796:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 797:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   (void)MainStackPtrLimit;
 798:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #else
 799:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim, %0" : : "r" (MainStackPtrLimit));
 800:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 801:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 802:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 803:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 804:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE  ) && (__ARM_FEATURE_CMSE   == 3))
 805:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 806:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Set Main Stack Pointer Limit (non-secure)
 807:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   Devices without ARMv8-M Main Extensions (i.e. Cortex-M23) lack the non-secure
 808:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   Stack Pointer Limit register hence the write is silently ignored.
 809:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 810:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer Limit (MSPLIM) when in secu
 811:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \param [in]    MainStackPtrLimit  Main Stack Pointer value to set
 812:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 813:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSPLIM_NS(uint32_t MainStackPtrLimit)
 814:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 815:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if (!(defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)))
 816:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   // without main extensions, the non-secure MSPLIM is RAZ/WI
 817:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   (void)MainStackPtrLimit;
 818:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #else
 819:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("MSR msplim_ns, %0" : : "r" (MainStackPtrLimit));
 820:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 821:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 822:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 823:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 824:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 825:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 826:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 827:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 828:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 829:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Get FPSCR
 830:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Returns the current value of the Floating Point Status/Control register.
 831:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \return               Floating Point Status/Control register value
 832:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 833:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_FPSCR(void)
 834:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 835:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 836:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 837:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if __has_builtin(__builtin_arm_get_fpscr) 
 838:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 59


 839:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 840:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 841:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return __builtin_arm_get_fpscr();
 842:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #else
 843:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   uint32_t result;
 844:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 845:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("VMRS %0, fpscr" : "=r" (result) );
 846:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return(result);
 847:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 848:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #else
 849:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   return(0U);
 850:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 851:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 852:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 853:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 854:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 855:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Set FPSCR
 856:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Assigns the given value to the Floating Point Status/Control register.
 857:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \param [in]    fpscr  Floating Point Status/Control value to set
 858:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 859:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_FPSCR(uint32_t fpscr)
 860:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 861:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if ((defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)) && \
 862:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****      (defined (__FPU_USED   ) && (__FPU_USED    == 1U))     )
 863:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if __has_builtin(__builtin_arm_set_fpscr)
 864:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** // Re-enable using built-in when GCC has been fixed
 865:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** // || (__GNUC__ > 7) || (__GNUC__ == 7 && __GNUC_MINOR__ >= 2)
 866:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   /* see https://gcc.gnu.org/ml/gcc-patches/2017-04/msg00443.html */
 867:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __builtin_arm_set_fpscr(fpscr);
 868:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #else
 869:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("VMSR fpscr, %0" : : "r" (fpscr) : "vfpcc", "memory");
 870:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 871:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #else
 872:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   (void)fpscr;
 873:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 874:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 875:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 876:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 877:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /*@} end of CMSIS_Core_RegAccFunctions */
 878:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 879:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 880:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 881:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 882:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   Access to dedicated instructions
 883:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   @{
 884:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** */
 885:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 886:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 887:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 888:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 889:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 890:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 891:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 892:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 893:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #else
 894:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 895:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 60


 896:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 897:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #endif
 898:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 899:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 900:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   No Operation
 901:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
 902:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 903:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 904:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 905:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 906:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Wait For Interrupt
 907:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 908:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 909:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 910:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 911:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 912:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 913:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Wait For Event
 914:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 915:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 916:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 917:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 918:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 919:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 920:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 921:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Send Event
 922:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 923:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 924:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 925:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 926:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 927:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 928:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 929:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 930:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 931:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****            after the instruction has been completed.
 932:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 933:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 934:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 935:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 936:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 937:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 938:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 939:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 940:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 941:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 942:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 943:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 944:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 323              		.loc 3 944 27 view .LVU98
 324              	.LBB65:
 945:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 946:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 325              		.loc 3 946 3 view .LVU99
 326              		.syntax unified
 327              	@ 946 "C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 328 00c4 BFF34F8F 		dsb 0xF
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 61


 329              	@ 0 "" 2
 330              		.thumb
 331              		.syntax unified
 332              	.LBE65:
 333              	.LBE64:
1728:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 334              		.loc 2 1728 5 view .LVU100
 335              	.LBB66:
 336              	.LBI66:
 933:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 337              		.loc 3 933 27 view .LVU101
 338              	.LBB67:
 935:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 339              		.loc 3 935 3 view .LVU102
 340              		.syntax unified
 341              	@ 935 "C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 342 00c8 BFF36F8F 		isb 0xF
 343              	@ 0 "" 2
 344              	.LVL29:
 345              		.thumb
 346              		.syntax unified
 347              	.L15:
 935:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 348              		.loc 3 935 3 is_stmt 0 view .LVU103
 349              	.LBE67:
 350              	.LBE66:
 351              	.LBE63:
 352              	.LBE62:
 231:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 353              		.loc 1 231 1 view .LVU104
 354 00cc 7047     		bx	lr
 355              	.L18:
 356 00ce 00BF     		.align	2
 357              	.L17:
 358 00d0 00E100E0 		.word	-536813312
 359              		.cfi_endproc
 360              	.LFE136:
 361              		.size	HAL_NVIC_DisableIRQ, .-HAL_NVIC_DisableIRQ
 362              		.align	1
 363              		.global	HAL_NVIC_SystemReset
 364              		.syntax unified
 365              		.thumb
 366              		.thumb_func
 367              		.fpu softvfp
 368              		.type	HAL_NVIC_SystemReset, %function
 369              	HAL_NVIC_SystemReset:
 370              	.LFB137:
 232:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 233:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 234:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Initiate a system reset request to reset the MCU.
 235:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 236:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 237:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_SystemReset(void)
 238:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 371              		.loc 1 238 1 is_stmt 1 view -0
 372              		.cfi_startproc
 373              		@ Volatile: function does not return.
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 62


 374              		@ args = 0, pretend = 0, frame = 0
 375              		@ frame_needed = 0, uses_anonymous_args = 0
 376              		@ link register save eliminated.
 239:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* System Reset */
 240:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_SystemReset();
 377              		.loc 1 240 3 view .LVU106
 378              	.LBB74:
 379              	.LBI74:
1873:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****          );
1874:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
1875:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1876:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1877:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1878:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief   Decode Priority
1879:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \details Decodes an interrupt priority value with a given priority group to
1880:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            preemptive priority value and subpriority value.
1881:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            In case of a conflict between priority grouping and available
1882:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1883:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param [in]         Priority   Priority value, which can be retrieved with the function \ref NVIC
1884:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param [in]     PriorityGroup  Used priority group.
1885:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param [out] pPreemptPriority  Preemptive priority value (starting from 0).
1886:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param [out]     pSubPriority  Subpriority value (starting from 0).
1887:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1888:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** __STATIC_INLINE void NVIC_DecodePriority (uint32_t Priority, uint32_t PriorityGroup, uint32_t* cons
1889:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
1890:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used   
1891:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
1892:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   uint32_t SubPriorityBits;
1893:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1894:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NV
1895:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
1896:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1897:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   *pPreemptPriority = (Priority >> SubPriorityBits) & (uint32_t)((1UL << (PreemptPriorityBits)) - 1
1898:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
1899:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
1900:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1901:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1902:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1903:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief   Set Interrupt Vector
1904:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \details Sets an interrupt vector in SRAM based interrupt vector table.
1905:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1906:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            or negative to specify a processor exception.
1907:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            VTOR must been relocated to SRAM before.
1908:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param [in]   IRQn      Interrupt number
1909:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param [in]   vector    Address of interrupt handler function
1910:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1911:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector)
1912:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
1913:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1914:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector;
1915:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   /* ARM Application Note 321 states that the M4 does not require the architectural barrier */
1916:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
1917:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1918:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1919:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1920:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief   Get Interrupt Vector
1921:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \details Reads an interrupt vector from interrupt vector table.
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 63


1922:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            The interrupt number can be positive to specify a device specific interrupt,
1923:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            or negative to specify a processor exception.
1924:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param [in]   IRQn      Interrupt number.
1925:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \return                 Address of interrupt handler function
1926:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1927:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetVector(IRQn_Type IRQn)
1928:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
1929:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   uint32_t *vectors = (uint32_t *)SCB->VTOR;
1930:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   return vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET];
1931:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
1932:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1933:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1934:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1935:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief   System Reset
1936:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \details Initiates a system reset request to reset the MCU.
1937:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1938:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** __NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
 380              		.loc 2 1938 34 view .LVU107
 381              	.LBB75:
1939:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
1940:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __DSB();                                                          /* Ensure all outstanding memor
 382              		.loc 2 1940 3 view .LVU108
 383              	.LBB76:
 384              	.LBI76:
 944:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 385              		.loc 3 944 27 view .LVU109
 386              	.LBB77:
 387              		.loc 3 946 3 view .LVU110
 388              		.syntax unified
 389              	@ 946 "C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 390 00d4 BFF34F8F 		dsb 0xF
 391              	@ 0 "" 2
 392              		.thumb
 393              		.syntax unified
 394              	.LBE77:
 395              	.LBE76:
1941:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****                                                                        buffered write are completed
1942:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 396              		.loc 2 1942 3 view .LVU111
1943:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 397              		.loc 2 1943 32 is_stmt 0 view .LVU112
 398 00d8 0549     		ldr	r1, .L21
 399 00da CA68     		ldr	r2, [r1, #12]
 400              		.loc 2 1943 40 view .LVU113
 401 00dc 02F4E062 		and	r2, r2, #1792
1942:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 402              		.loc 2 1942 17 view .LVU114
 403 00e0 044B     		ldr	r3, .L21+4
 404 00e2 1343     		orrs	r3, r3, r2
1942:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****                            (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 405              		.loc 2 1942 15 view .LVU115
 406 00e4 CB60     		str	r3, [r1, #12]
1944:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****                             SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchange
1945:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   __DSB();                                                          /* Ensure completion of memory 
 407              		.loc 2 1945 3 is_stmt 1 view .LVU116
 408              	.LBB78:
 409              	.LBI78:
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 64


 944:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 410              		.loc 3 944 27 view .LVU117
 411              	.LBB79:
 412              		.loc 3 946 3 view .LVU118
 413              		.syntax unified
 414              	@ 946 "C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 415 00e6 BFF34F8F 		dsb 0xF
 416              	@ 0 "" 2
 417              		.thumb
 418              		.syntax unified
 419              	.L20:
 420              	.LBE79:
 421              	.LBE78:
1946:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1947:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   for(;;)                                                           /* wait until reset */
 422              		.loc 2 1947 3 view .LVU119
1948:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
1949:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     __NOP();
 423              		.loc 2 1949 5 view .LVU120
 424              		.syntax unified
 425              	@ 1949 "C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include/core_cm4.h" 1
 426 00ea 00BF     		nop
 427              	@ 0 "" 2
1947:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 428              		.loc 2 1947 8 view .LVU121
 429              		.thumb
 430              		.syntax unified
 431 00ec FDE7     		b	.L20
 432              	.L22:
 433 00ee 00BF     		.align	2
 434              	.L21:
 435 00f0 00ED00E0 		.word	-536810240
 436 00f4 0400FA05 		.word	100270084
 437              	.LBE75:
 438              	.LBE74:
 439              		.cfi_endproc
 440              	.LFE137:
 441              		.size	HAL_NVIC_SystemReset, .-HAL_NVIC_SystemReset
 442              		.align	1
 443              		.global	HAL_SYSTICK_Config
 444              		.syntax unified
 445              		.thumb
 446              		.thumb_func
 447              		.fpu softvfp
 448              		.type	HAL_SYSTICK_Config, %function
 449              	HAL_SYSTICK_Config:
 450              	.LVL30:
 451              	.LFB138:
 241:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 242:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 243:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 244:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Initialize the System Timer with interrupt enabled and start the System Tick Timer (Sys
 245:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         Counter is in free running mode to generate periodic interrupts.
 246:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
 247:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval status:  - 0  Function succeeded.
 248:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                  - 1  Function failed.
 249:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 65


 250:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
 251:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 452              		.loc 1 251 1 view -0
 453              		.cfi_startproc
 454              		@ args = 0, pretend = 0, frame = 0
 455              		@ frame_needed = 0, uses_anonymous_args = 0
 456              		@ link register save eliminated.
 252:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    return SysTick_Config(TicksNumb);
 457              		.loc 1 252 4 view .LVU123
 458              	.LBB80:
 459              	.LBI80:
1950:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
1951:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
1952:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1953:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /*@} end of CMSIS_Core_NVICFunctions */
1954:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1955:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1956:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* ##########################  MPU functions  #################################### */
1957:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1958:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1959:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1960:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #include "mpu_armv7.h"
1961:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1962:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #endif
1963:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1964:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1965:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* ##########################  FPU functions  #################################### */
1966:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1967:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1968:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \defgroup CMSIS_Core_FpuFunctions FPU Functions
1969:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief    Function that provides FPU type.
1970:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   @{
1971:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1972:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1973:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
1974:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief   get FPU type
1975:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \details returns the FPU type
1976:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \returns
1977:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****    - \b  0: No FPU
1978:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****    - \b  1: Single precision FPU
1979:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****    - \b  2: Double + Single precision FPU
1980:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
1981:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** __STATIC_INLINE uint32_t SCB_GetFPUType(void)
1982:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
1983:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   uint32_t mvfr0;
1984:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1985:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   mvfr0 = FPU->MVFR0;
1986:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1987:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
1988:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     return 1U;           /* Single precision FPU */
1989:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
1990:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   else
1991:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
1992:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     return 0U;           /* No FPU */
1993:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
1994:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
1995:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 66


1996:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1997:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /*@} end of CMSIS_Core_FpuFunctions */
1998:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
1999:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
2000:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
2001:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /* ##################################    SysTick function  ########################################
2002:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
2003:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
2004:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \defgroup CMSIS_Core_SysTickFunctions SysTick Functions
2005:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief    Functions that configure the System.
2006:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   @{
2007:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
2008:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
2009:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** #if defined (__Vendor_SysTickConfig) && (__Vendor_SysTickConfig == 0U)
2010:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
2011:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** /**
2012:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \brief   System Tick Configuration
2013:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \details Initializes the System Timer and its interrupt, and starts the System Tick Timer.
2014:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            Counter is in free running mode to generate periodic interrupts.
2015:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \param [in]  ticks  Number of ticks between two interrupts.
2016:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \return          0  Function succeeded.
2017:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \return          1  Function failed.
2018:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
2019:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.
2020:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****            must contain a vendor-specific implementation of this function.
2021:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****  */
2022:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** __STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
 460              		.loc 2 2022 26 view .LVU124
 461              	.LBB81:
2023:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
2024:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 462              		.loc 2 2024 3 view .LVU125
 463              		.loc 2 2024 14 is_stmt 0 view .LVU126
 464 00f8 0138     		subs	r0, r0, #1
 465              	.LVL31:
 466              		.loc 2 2024 6 view .LVU127
 467 00fa B0F1807F 		cmp	r0, #16777216
 468 00fe 0BD2     		bcs	.L25
2025:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
2026:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****     return (1UL);                                                   /* Reload value impossible */
2027:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
2028:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
2029:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 469              		.loc 2 2029 3 is_stmt 1 view .LVU128
 470              		.loc 2 2029 18 is_stmt 0 view .LVU129
 471 0100 4FF0E023 		mov	r3, #-536813568
 472 0104 5861     		str	r0, [r3, #20]
2030:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Int
 473              		.loc 2 2030 3 is_stmt 1 view .LVU130
 474              	.LVL32:
 475              	.LBB82:
 476              	.LBI82:
1814:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
 477              		.loc 2 1814 22 view .LVU131
 478              	.LBB83:
1816:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 479              		.loc 2 1816 3 view .LVU132
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 67


1822:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 480              		.loc 2 1822 5 view .LVU133
1822:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 481              		.loc 2 1822 46 is_stmt 0 view .LVU134
 482 0106 054A     		ldr	r2, .L26
 483 0108 F021     		movs	r1, #240
 484 010a 82F82310 		strb	r1, [r2, #35]
 485              	.LVL33:
1822:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 486              		.loc 2 1822 46 view .LVU135
 487              	.LBE83:
 488              	.LBE82:
2031:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Val
 489              		.loc 2 2031 3 is_stmt 1 view .LVU136
 490              		.loc 2 2031 18 is_stmt 0 view .LVU137
 491 010e 0020     		movs	r0, #0
 492              	.LVL34:
 493              		.loc 2 2031 18 view .LVU138
 494 0110 9861     		str	r0, [r3, #24]
2032:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 495              		.loc 2 2032 3 is_stmt 1 view .LVU139
 496              		.loc 2 2032 18 is_stmt 0 view .LVU140
 497 0112 0722     		movs	r2, #7
 498 0114 1A61     		str	r2, [r3, #16]
2033:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****                    SysTick_CTRL_TICKINT_Msk   |
2034:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****                    SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTi
2035:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   return (0UL);                                                     /* Function successful */
 499              		.loc 2 2035 3 is_stmt 1 view .LVU141
 500              		.loc 2 2035 10 is_stmt 0 view .LVU142
 501 0116 7047     		bx	lr
 502              	.L25:
2026:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 503              		.loc 2 2026 12 view .LVU143
 504 0118 0120     		movs	r0, #1
 505              	.LVL35:
2026:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 506              		.loc 2 2026 12 view .LVU144
 507              	.LBE81:
 508              	.LBE80:
 253:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 509              		.loc 1 253 1 view .LVU145
 510 011a 7047     		bx	lr
 511              	.L27:
 512              		.align	2
 513              	.L26:
 514 011c 00ED00E0 		.word	-536810240
 515              		.cfi_endproc
 516              	.LFE138:
 517              		.size	HAL_SYSTICK_Config, .-HAL_SYSTICK_Config
 518              		.align	1
 519              		.global	HAL_NVIC_GetPriorityGrouping
 520              		.syntax unified
 521              		.thumb
 522              		.thumb_func
 523              		.fpu softvfp
 524              		.type	HAL_NVIC_GetPriorityGrouping, %function
 525              	HAL_NVIC_GetPriorityGrouping:
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 68


 526              	.LFB139:
 254:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 255:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @}
 256:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 257:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 258:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /** @addtogroup CORTEX_Exported_Functions_Group2
 259:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  *  @brief   Cortex control functions
 260:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  *
 261:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** @verbatim
 262:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
 263:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                       ##### Peripheral Control functions #####
 264:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   ==============================================================================
 265:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     [..]
 266:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****       This subsection provides a set of functions allowing to control the CORTEX
 267:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****       (NVIC, SYSTICK, MPU) functionalities.
 268:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 269:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 270:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** @endverbatim
 271:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @{
 272:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 273:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 274:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 275:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Get the priority grouping field from the NVIC Interrupt Controller.
 276:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field)
 277:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 278:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPriorityGrouping(void)
 279:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 527              		.loc 1 279 1 is_stmt 1 view -0
 528              		.cfi_startproc
 529              		@ args = 0, pretend = 0, frame = 0
 530              		@ frame_needed = 0, uses_anonymous_args = 0
 531              		@ link register save eliminated.
 280:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Get the PRIGROUP[10:8] field value */
 281:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   return NVIC_GetPriorityGrouping();
 532              		.loc 1 281 3 view .LVU147
 533              	.LBB84:
 534              	.LBI84:
1672:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
 535              		.loc 2 1672 26 view .LVU148
 536              	.LBB85:
1674:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
 537              		.loc 2 1674 3 view .LVU149
1674:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
 538              		.loc 2 1674 26 is_stmt 0 view .LVU150
 539 0120 024B     		ldr	r3, .L29
 540 0122 D868     		ldr	r0, [r3, #12]
 541              	.LBE85:
 542              	.LBE84:
 282:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 543              		.loc 1 282 1 view .LVU151
 544 0124 C0F30220 		ubfx	r0, r0, #8, #3
 545 0128 7047     		bx	lr
 546              	.L30:
 547 012a 00BF     		.align	2
 548              	.L29:
 549 012c 00ED00E0 		.word	-536810240
 550              		.cfi_endproc
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 69


 551              	.LFE139:
 552              		.size	HAL_NVIC_GetPriorityGrouping, .-HAL_NVIC_GetPriorityGrouping
 553              		.align	1
 554              		.global	HAL_NVIC_GetPriority
 555              		.syntax unified
 556              		.thumb
 557              		.thumb_func
 558              		.fpu softvfp
 559              		.type	HAL_NVIC_GetPriority, %function
 560              	HAL_NVIC_GetPriority:
 561              	.LVL36:
 562              	.LFB140:
 283:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 284:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 285:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Get the priority of an interrupt.
 286:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn: External interrupt number.
 287:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 288:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 289:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param   PriorityGroup: the priority grouping bits length.
 290:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be one of the following values:
 291:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_0: 0 bit for pre-emption priority,
 292:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                      4 bits for subpriority
 293:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_1: 1 bit for pre-emption priority,
 294:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                      3 bits for subpriority
 295:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_2: 2 bits for pre-emption priority,
 296:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                      2 bits for subpriority
 297:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_3: 3 bits for pre-emption priority,
 298:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                      1 bit for subpriority
 299:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *           @arg NVIC_PRIORITYGROUP_4: 4 bits for pre-emption priority,
 300:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                                      0 bit for subpriority
 301:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  pPreemptPriority: Pointer on the Preemptive priority value (starting from 0).
 302:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  pSubPriority: Pointer on the Subpriority value (starting from 0).
 303:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 304:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 305:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_GetPriority(IRQn_Type IRQn, uint32_t PriorityGroup, uint32_t *pPreemptPriority, uint3
 306:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 563              		.loc 1 306 1 is_stmt 1 view -0
 564              		.cfi_startproc
 565              		@ args = 0, pretend = 0, frame = 0
 566              		@ frame_needed = 0, uses_anonymous_args = 0
 567              		.loc 1 306 1 is_stmt 0 view .LVU153
 568 0130 10B5     		push	{r4, lr}
 569              	.LCFI1:
 570              		.cfi_def_cfa_offset 8
 571              		.cfi_offset 4, -8
 572              		.cfi_offset 14, -4
 307:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 308:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
 573              		.loc 1 308 3 is_stmt 1 view .LVU154
 309:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****  /* Get priority for Cortex-M system or device specific interrupts */
 310:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_DecodePriority(NVIC_GetPriority(IRQn), PriorityGroup, pPreemptPriority, pSubPriority);
 574              		.loc 1 310 3 view .LVU155
 575              	.LVL37:
 576              	.LBB90:
 577              	.LBI90:
1836:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
 578              		.loc 2 1836 26 view .LVU156
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 70


 579              	.LBB91:
1839:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 580              		.loc 2 1839 3 view .LVU157
1839:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 581              		.loc 2 1839 6 is_stmt 0 view .LVU158
 582 0132 0028     		cmp	r0, #0
 583              	.LVL38:
1839:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 584              		.loc 2 1839 6 view .LVU159
 585 0134 23DB     		blt	.L32
1841:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 586              		.loc 2 1841 5 is_stmt 1 view .LVU160
1841:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 587              		.loc 2 1841 31 is_stmt 0 view .LVU161
 588 0136 00F16040 		add	r0, r0, #-536870912
 589 013a 00F56140 		add	r0, r0, #57600
 590 013e 90F80003 		ldrb	r0, [r0, #768]	@ zero_extendqisi2
1841:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 591              		.loc 2 1841 64 view .LVU162
 592 0142 0009     		lsrs	r0, r0, #4
 593              	.L33:
 594              	.LVL39:
1841:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 595              		.loc 2 1841 64 view .LVU163
 596              	.LBE91:
 597              	.LBE90:
 598              	.LBB93:
 599              	.LBI93:
1888:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
 600              		.loc 2 1888 22 is_stmt 1 view .LVU164
 601              	.LBB94:
1890:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
 602              		.loc 2 1890 3 view .LVU165
1890:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   uint32_t PreemptPriorityBits;
 603              		.loc 2 1890 12 is_stmt 0 view .LVU166
 604 0144 01F00701 		and	r1, r1, #7
 605              	.LVL40:
1891:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   uint32_t SubPriorityBits;
 606              		.loc 2 1891 3 is_stmt 1 view .LVU167
1892:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 607              		.loc 2 1892 3 view .LVU168
1894:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 608              		.loc 2 1894 3 view .LVU169
1894:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 609              		.loc 2 1894 31 is_stmt 0 view .LVU170
 610 0148 C1F1070C 		rsb	ip, r1, #7
1894:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint
 611              		.loc 2 1894 23 view .LVU171
 612 014c BCF1040F 		cmp	ip, #4
 613 0150 28BF     		it	cs
 614 0152 4FF0040C 		movcs	ip, #4
 615              	.LVL41:
1895:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 616              		.loc 2 1895 3 is_stmt 1 view .LVU172
1895:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 617              		.loc 2 1895 44 is_stmt 0 view .LVU173
 618 0156 0C1D     		adds	r4, r1, #4
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 71


1895:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 619              		.loc 2 1895 109 view .LVU174
 620 0158 062C     		cmp	r4, #6
 621 015a 8CBF     		ite	hi
 622 015c 0339     		subhi	r1, r1, #3
 623              	.LVL42:
1895:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** 
 624              		.loc 2 1895 109 view .LVU175
 625 015e 0021     		movls	r1, #0
 626              	.LVL43:
1897:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 627              		.loc 2 1897 3 is_stmt 1 view .LVU176
1897:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 628              		.loc 2 1897 53 is_stmt 0 view .LVU177
 629 0160 4FF0FF3E 		mov	lr, #-1
 630 0164 0EFA0CFC 		lsl	ip, lr, ip
 631              	.LVL44:
1897:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 632              		.loc 2 1897 33 view .LVU178
 633 0168 20FA01F4 		lsr	r4, r0, r1
 634              	.LVL45:
1897:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 635              		.loc 2 1897 53 view .LVU179
 636 016c 24EA0C04 		bic	r4, r4, ip
1897:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   *pSubPriority     = (Priority                   ) & (uint32_t)((1UL << (SubPriorityBits    )) - 1
 637              		.loc 2 1897 21 view .LVU180
 638 0170 1460     		str	r4, [r2]
1898:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
 639              		.loc 2 1898 3 is_stmt 1 view .LVU181
1898:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
 640              		.loc 2 1898 53 is_stmt 0 view .LVU182
 641 0172 0EFA01F1 		lsl	r1, lr, r1
 642              	.LVL46:
1898:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
 643              		.loc 2 1898 53 view .LVU183
 644 0176 20EA0100 		bic	r0, r0, r1
 645              	.LVL47:
1898:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
 646              		.loc 2 1898 21 view .LVU184
 647 017a 1860     		str	r0, [r3]
 648              	.LVL48:
1898:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** }
 649              		.loc 2 1898 21 view .LVU185
 650              	.LBE94:
 651              	.LBE93:
 311:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 652              		.loc 1 311 1 view .LVU186
 653 017c 10BD     		pop	{r4, pc}
 654              	.LVL49:
 655              	.L32:
 656              	.LBB95:
 657              	.LBB92:
1845:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 658              		.loc 2 1845 5 is_stmt 1 view .LVU187
1845:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 659              		.loc 2 1845 50 is_stmt 0 view .LVU188
 660 017e 00F00F00 		and	r0, r0, #15
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 72


1845:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 661              		.loc 2 1845 31 view .LVU189
 662 0182 024C     		ldr	r4, .L36
 663 0184 205C     		ldrb	r0, [r4, r0]	@ zero_extendqisi2
1845:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 664              		.loc 2 1845 64 view .LVU190
 665 0186 0009     		lsrs	r0, r0, #4
 666 0188 DCE7     		b	.L33
 667              	.L37:
 668 018a 00BF     		.align	2
 669              	.L36:
 670 018c 14ED00E0 		.word	-536810220
 671              	.LBE92:
 672              	.LBE95:
 673              		.cfi_endproc
 674              	.LFE140:
 675              		.size	HAL_NVIC_GetPriority, .-HAL_NVIC_GetPriority
 676              		.align	1
 677              		.global	HAL_NVIC_SetPendingIRQ
 678              		.syntax unified
 679              		.thumb
 680              		.thumb_func
 681              		.fpu softvfp
 682              		.type	HAL_NVIC_SetPendingIRQ, %function
 683              	HAL_NVIC_SetPendingIRQ:
 684              	.LVL50:
 685              	.LFB141:
 312:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 313:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 314:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Set Pending bit of an external interrupt.
 315:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number
 316:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 317:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 318:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 319:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 320:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
 321:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 686              		.loc 1 321 1 is_stmt 1 view -0
 687              		.cfi_startproc
 688              		@ args = 0, pretend = 0, frame = 0
 689              		@ frame_needed = 0, uses_anonymous_args = 0
 690              		@ link register save eliminated.
 322:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 323:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 691              		.loc 1 323 3 view .LVU192
 324:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 325:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Set interrupt pending */
 326:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_SetPendingIRQ(IRQn);
 692              		.loc 1 326 3 view .LVU193
 693              	.LBB96:
 694              	.LBI96:
1760:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
 695              		.loc 2 1760 22 view .LVU194
 696              	.LBB97:
1762:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 697              		.loc 2 1762 3 view .LVU195
1762:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 73


 698              		.loc 2 1762 6 is_stmt 0 view .LVU196
 699 0190 0028     		cmp	r0, #0
 700              	.LVL51:
1762:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 701              		.loc 2 1762 6 view .LVU197
 702 0192 09DB     		blt	.L38
1764:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 703              		.loc 2 1764 5 is_stmt 1 view .LVU198
1764:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 704              		.loc 2 1764 34 is_stmt 0 view .LVU199
 705 0194 4309     		lsrs	r3, r0, #5
1764:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 706              		.loc 2 1764 81 view .LVU200
 707 0196 00F01F00 		and	r0, r0, #31
1764:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 708              		.loc 2 1764 45 view .LVU201
 709 019a 0122     		movs	r2, #1
 710 019c 02FA00F0 		lsl	r0, r2, r0
1764:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 711              		.loc 2 1764 43 view .LVU202
 712 01a0 4033     		adds	r3, r3, #64
 713 01a2 024A     		ldr	r2, .L40
 714 01a4 42F82300 		str	r0, [r2, r3, lsl #2]
 715              	.LVL52:
 716              	.L38:
1764:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 717              		.loc 2 1764 43 view .LVU203
 718              	.LBE97:
 719              	.LBE96:
 327:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 720              		.loc 1 327 1 view .LVU204
 721 01a8 7047     		bx	lr
 722              	.L41:
 723 01aa 00BF     		.align	2
 724              	.L40:
 725 01ac 00E100E0 		.word	-536813312
 726              		.cfi_endproc
 727              	.LFE141:
 728              		.size	HAL_NVIC_SetPendingIRQ, .-HAL_NVIC_SetPendingIRQ
 729              		.align	1
 730              		.global	HAL_NVIC_GetPendingIRQ
 731              		.syntax unified
 732              		.thumb
 733              		.thumb_func
 734              		.fpu softvfp
 735              		.type	HAL_NVIC_GetPendingIRQ, %function
 736              	HAL_NVIC_GetPendingIRQ:
 737              	.LVL53:
 738              	.LFB142:
 328:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 329:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 330:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Get Pending Interrupt (read the pending register in the NVIC
 331:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         and return the pending bit for the specified interrupt).
 332:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 333:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          This parameter can be an enumerator of IRQn_Type enumeration
 334:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 335:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 74


 336:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 337:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 338:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetPendingIRQ(IRQn_Type IRQn)
 339:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 739              		.loc 1 339 1 is_stmt 1 view -0
 740              		.cfi_startproc
 741              		@ args = 0, pretend = 0, frame = 0
 742              		@ frame_needed = 0, uses_anonymous_args = 0
 743              		@ link register save eliminated.
 340:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 341:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 744              		.loc 1 341 3 view .LVU206
 342:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 343:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Return 1 if pending else 0 */
 344:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   return NVIC_GetPendingIRQ(IRQn);
 745              		.loc 1 344 3 view .LVU207
 746              	.LBB98:
 747              	.LBI98:
1741:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
 748              		.loc 2 1741 26 view .LVU208
 749              	.LBB99:
1743:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 750              		.loc 2 1743 3 view .LVU209
1743:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 751              		.loc 2 1743 6 is_stmt 0 view .LVU210
 752 01b0 0028     		cmp	r0, #0
 753              	.LVL54:
1743:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 754              		.loc 2 1743 6 view .LVU211
 755 01b2 0BDB     		blt	.L44
1745:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 756              		.loc 2 1745 5 is_stmt 1 view .LVU212
1745:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 757              		.loc 2 1745 54 is_stmt 0 view .LVU213
 758 01b4 4309     		lsrs	r3, r0, #5
1745:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 759              		.loc 2 1745 35 view .LVU214
 760 01b6 4033     		adds	r3, r3, #64
 761 01b8 054A     		ldr	r2, .L45
 762 01ba 52F82330 		ldr	r3, [r2, r3, lsl #2]
1745:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 763              		.loc 2 1745 91 view .LVU215
 764 01be 00F01F00 		and	r0, r0, #31
1745:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 765              		.loc 2 1745 103 view .LVU216
 766 01c2 23FA00F0 		lsr	r0, r3, r0
1745:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 767              		.loc 2 1745 12 view .LVU217
 768 01c6 00F00100 		and	r0, r0, #1
 769 01ca 7047     		bx	lr
 770              	.L44:
1749:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 771              		.loc 2 1749 11 view .LVU218
 772 01cc 0020     		movs	r0, #0
 773              	.LVL55:
1749:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 774              		.loc 2 1749 11 view .LVU219
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 75


 775              	.LBE99:
 776              	.LBE98:
 345:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 777              		.loc 1 345 1 view .LVU220
 778 01ce 7047     		bx	lr
 779              	.L46:
 780              		.align	2
 781              	.L45:
 782 01d0 00E100E0 		.word	-536813312
 783              		.cfi_endproc
 784              	.LFE142:
 785              		.size	HAL_NVIC_GetPendingIRQ, .-HAL_NVIC_GetPendingIRQ
 786              		.align	1
 787              		.global	HAL_NVIC_ClearPendingIRQ
 788              		.syntax unified
 789              		.thumb
 790              		.thumb_func
 791              		.fpu softvfp
 792              		.type	HAL_NVIC_ClearPendingIRQ, %function
 793              	HAL_NVIC_ClearPendingIRQ:
 794              	.LVL56:
 795              	.LFB143:
 346:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 347:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 348:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Clear the pending bit of an external interrupt.
 349:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  IRQn External interrupt number.
 350:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 351:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 352:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 353:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 354:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 355:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 796              		.loc 1 355 1 is_stmt 1 view -0
 797              		.cfi_startproc
 798              		@ args = 0, pretend = 0, frame = 0
 799              		@ frame_needed = 0, uses_anonymous_args = 0
 800              		@ link register save eliminated.
 356:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 357:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
 801              		.loc 1 357 3 view .LVU222
 358:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   
 359:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Clear pending interrupt */
 360:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   NVIC_ClearPendingIRQ(IRQn);
 802              		.loc 1 360 3 view .LVU223
 803              	.LBB100:
 804              	.LBI100:
1775:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
 805              		.loc 2 1775 22 view .LVU224
 806              	.LBB101:
1777:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 807              		.loc 2 1777 3 view .LVU225
1777:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 808              		.loc 2 1777 6 is_stmt 0 view .LVU226
 809 01d4 0028     		cmp	r0, #0
 810              	.LVL57:
1777:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 811              		.loc 2 1777 6 view .LVU227
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 76


 812 01d6 09DB     		blt	.L47
1779:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 813              		.loc 2 1779 5 is_stmt 1 view .LVU228
1779:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 814              		.loc 2 1779 34 is_stmt 0 view .LVU229
 815 01d8 4309     		lsrs	r3, r0, #5
1779:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 816              		.loc 2 1779 81 view .LVU230
 817 01da 00F01F00 		and	r0, r0, #31
1779:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 818              		.loc 2 1779 45 view .LVU231
 819 01de 0122     		movs	r2, #1
 820 01e0 02FA00F0 		lsl	r0, r2, r0
1779:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 821              		.loc 2 1779 43 view .LVU232
 822 01e4 6033     		adds	r3, r3, #96
 823 01e6 024A     		ldr	r2, .L49
 824 01e8 42F82300 		str	r0, [r2, r3, lsl #2]
 825              	.LVL58:
 826              	.L47:
1779:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 827              		.loc 2 1779 43 view .LVU233
 828              	.LBE101:
 829              	.LBE100:
 361:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 830              		.loc 1 361 1 view .LVU234
 831 01ec 7047     		bx	lr
 832              	.L50:
 833 01ee 00BF     		.align	2
 834              	.L49:
 835 01f0 00E100E0 		.word	-536813312
 836              		.cfi_endproc
 837              	.LFE143:
 838              		.size	HAL_NVIC_ClearPendingIRQ, .-HAL_NVIC_ClearPendingIRQ
 839              		.align	1
 840              		.global	HAL_NVIC_GetActive
 841              		.syntax unified
 842              		.thumb
 843              		.thumb_func
 844              		.fpu softvfp
 845              		.type	HAL_NVIC_GetActive, %function
 846              	HAL_NVIC_GetActive:
 847              	.LVL59:
 848              	.LFB144:
 362:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 363:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 364:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief Get active interrupt (read the active register in NVIC and return the active bit).
 365:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param IRQn External interrupt number
 366:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         This parameter can be an enumerator of IRQn_Type enumeration
 367:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSI
 368:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval status: - 0  Interrupt status is not pending.
 369:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                 - 1  Interrupt status is pending.
 370:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 371:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** uint32_t HAL_NVIC_GetActive(IRQn_Type IRQn)
 372:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 849              		.loc 1 372 1 is_stmt 1 view -0
 850              		.cfi_startproc
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 77


 851              		@ args = 0, pretend = 0, frame = 0
 852              		@ frame_needed = 0, uses_anonymous_args = 0
 853              		@ link register save eliminated.
 373:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Return 1 if active else 0 */
 374:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   return NVIC_GetActive(IRQn);
 854              		.loc 1 374 3 view .LVU236
 855              	.LBB102:
 856              	.LBI102:
1792:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h **** {
 857              		.loc 2 1792 26 view .LVU237
 858              	.LBB103:
1794:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 859              		.loc 2 1794 3 view .LVU238
1794:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 860              		.loc 2 1794 6 is_stmt 0 view .LVU239
 861 01f4 0028     		cmp	r0, #0
 862              	.LVL60:
1794:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   {
 863              		.loc 2 1794 6 view .LVU240
 864 01f6 0BDB     		blt	.L53
1796:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 865              		.loc 2 1796 5 is_stmt 1 view .LVU241
1796:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 866              		.loc 2 1796 54 is_stmt 0 view .LVU242
 867 01f8 4309     		lsrs	r3, r0, #5
1796:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 868              		.loc 2 1796 35 view .LVU243
 869 01fa 8033     		adds	r3, r3, #128
 870 01fc 054A     		ldr	r2, .L54
 871 01fe 52F82330 		ldr	r3, [r2, r3, lsl #2]
1796:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 872              		.loc 2 1796 91 view .LVU244
 873 0202 00F01F00 		and	r0, r0, #31
1796:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 874              		.loc 2 1796 103 view .LVU245
 875 0206 23FA00F0 		lsr	r0, r3, r0
1796:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 876              		.loc 2 1796 12 view .LVU246
 877 020a 00F00100 		and	r0, r0, #1
 878 020e 7047     		bx	lr
 879              	.L53:
1800:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 880              		.loc 2 1800 11 view .LVU247
 881 0210 0020     		movs	r0, #0
 882              	.LVL61:
1800:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\core_cm4.h ****   }
 883              		.loc 2 1800 11 view .LVU248
 884              	.LBE103:
 885              	.LBE102:
 375:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 886              		.loc 1 375 1 view .LVU249
 887 0212 7047     		bx	lr
 888              	.L55:
 889              		.align	2
 890              	.L54:
 891 0214 00E100E0 		.word	-536813312
 892              		.cfi_endproc
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 78


 893              	.LFE144:
 894              		.size	HAL_NVIC_GetActive, .-HAL_NVIC_GetActive
 895              		.align	1
 896              		.global	HAL_SYSTICK_CLKSourceConfig
 897              		.syntax unified
 898              		.thumb
 899              		.thumb_func
 900              		.fpu softvfp
 901              		.type	HAL_SYSTICK_CLKSourceConfig, %function
 902              	HAL_SYSTICK_CLKSourceConfig:
 903              	.LVL62:
 904              	.LFB145:
 376:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 377:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 378:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Configure the SysTick clock source.
 379:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  CLKSource: specifies the SysTick clock source.
 380:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 381:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock 
 382:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
 383:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 384:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 385:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
 386:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 905              		.loc 1 386 1 is_stmt 1 view -0
 906              		.cfi_startproc
 907              		@ args = 0, pretend = 0, frame = 0
 908              		@ frame_needed = 0, uses_anonymous_args = 0
 909              		@ link register save eliminated.
 387:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 388:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
 910              		.loc 1 388 3 view .LVU251
 389:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 911              		.loc 1 389 3 view .LVU252
 912              		.loc 1 389 6 is_stmt 0 view .LVU253
 913 0218 0428     		cmp	r0, #4
 390:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   {
 391:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 914              		.loc 1 391 5 is_stmt 1 view .LVU254
 915              		.loc 1 391 19 is_stmt 0 view .LVU255
 916 021a 4FF0E022 		mov	r2, #-536813568
 917 021e 1369     		ldr	r3, [r2, #16]
 918 0220 0CBF     		ite	eq
 919 0222 43F00403 		orreq	r3, r3, #4
 392:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 393:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   else
 394:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   {
 395:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 920              		.loc 1 395 5 is_stmt 1 view .LVU256
 921              		.loc 1 395 19 is_stmt 0 view .LVU257
 922 0226 23F00403 		bicne	r3, r3, #4
 923 022a 1361     		str	r3, [r2, #16]
 396:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 397:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 924              		.loc 1 397 1 view .LVU258
 925 022c 7047     		bx	lr
 926              		.cfi_endproc
 927              	.LFE145:
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 79


 928              		.size	HAL_SYSTICK_CLKSourceConfig, .-HAL_SYSTICK_CLKSourceConfig
 929              		.align	1
 930              		.weak	HAL_SYSTICK_Callback
 931              		.syntax unified
 932              		.thumb
 933              		.thumb_func
 934              		.fpu softvfp
 935              		.type	HAL_SYSTICK_Callback, %function
 936              	HAL_SYSTICK_Callback:
 937              	.LFB147:
 398:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 399:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 400:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Handle SYSTICK interrupt request.
 401:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 402:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 403:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_SYSTICK_IRQHandler(void)
 404:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 405:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 406:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 407:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 408:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 409:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  SYSTICK callback.
 410:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 411:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 412:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** __weak void HAL_SYSTICK_Callback(void)
 413:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 938              		.loc 1 413 1 is_stmt 1 view -0
 939              		.cfi_startproc
 940              		@ args = 0, pretend = 0, frame = 0
 941              		@ frame_needed = 0, uses_anonymous_args = 0
 942              		@ link register save eliminated.
 414:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* NOTE : This function should not be modified, when the callback is needed,
 415:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****             the HAL_SYSTICK_Callback could be implemented in the user file
 416:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****    */
 417:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 943              		.loc 1 417 1 view .LVU260
 944 022e 7047     		bx	lr
 945              		.cfi_endproc
 946              	.LFE147:
 947              		.size	HAL_SYSTICK_Callback, .-HAL_SYSTICK_Callback
 948              		.align	1
 949              		.global	HAL_SYSTICK_IRQHandler
 950              		.syntax unified
 951              		.thumb
 952              		.thumb_func
 953              		.fpu softvfp
 954              		.type	HAL_SYSTICK_IRQHandler, %function
 955              	HAL_SYSTICK_IRQHandler:
 956              	.LFB146:
 404:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   HAL_SYSTICK_Callback();
 957              		.loc 1 404 1 view -0
 958              		.cfi_startproc
 959              		@ args = 0, pretend = 0, frame = 0
 960              		@ frame_needed = 0, uses_anonymous_args = 0
 961 0230 08B5     		push	{r3, lr}
 962              	.LCFI2:
 963              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 80


 964              		.cfi_offset 3, -8
 965              		.cfi_offset 14, -4
 405:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 966              		.loc 1 405 3 view .LVU262
 967 0232 FFF7FEFF 		bl	HAL_SYSTICK_Callback
 968              	.LVL63:
 406:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 969              		.loc 1 406 1 is_stmt 0 view .LVU263
 970 0236 08BD     		pop	{r3, pc}
 971              		.cfi_endproc
 972              	.LFE146:
 973              		.size	HAL_SYSTICK_IRQHandler, .-HAL_SYSTICK_IRQHandler
 974              		.align	1
 975              		.global	HAL_MPU_Enable
 976              		.syntax unified
 977              		.thumb
 978              		.thumb_func
 979              		.fpu softvfp
 980              		.type	HAL_MPU_Enable, %function
 981              	HAL_MPU_Enable:
 982              	.LVL64:
 983              	.LFB148:
 418:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 419:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** #if (__MPU_PRESENT == 1)
 420:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 421:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Enable the MPU.
 422:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  MPU_Control: Specifies the control mode of the MPU during hard fault, 
 423:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          NMI, FAULTMASK and privileged accessto the default memory 
 424:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *          This parameter can be one of the following values:
 425:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF_NONE
 426:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *            @arg MPU_HARDFAULT_NMI
 427:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *            @arg MPU_PRIVILEGED_DEFAULT
 428:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *            @arg MPU_HFNMI_PRIVDEF
 429:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 430:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 431:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_MPU_Enable(uint32_t MPU_Control)
 432:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 984              		.loc 1 432 1 is_stmt 1 view -0
 985              		.cfi_startproc
 986              		@ args = 0, pretend = 0, frame = 0
 987              		@ frame_needed = 0, uses_anonymous_args = 0
 988              		@ link register save eliminated.
 433:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Enable the MPU */
 434:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   MPU->CTRL = (MPU_Control | MPU_CTRL_ENABLE_Msk);
 989              		.loc 1 434 3 view .LVU265
 990              		.loc 1 434 28 is_stmt 0 view .LVU266
 991 0238 40F00100 		orr	r0, r0, #1
 992              	.LVL65:
 993              		.loc 1 434 13 view .LVU267
 994 023c 034B     		ldr	r3, .L62
 995 023e C3F89400 		str	r0, [r3, #148]
 435:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 436:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Ensure MPU setting take effects */
 437:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   __DSB();
 996              		.loc 1 437 3 is_stmt 1 view .LVU268
 997              	.LBB104:
 998              	.LBI104:
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 81


 944:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 999              		.loc 3 944 27 view .LVU269
 1000              	.LBB105:
 1001              		.loc 3 946 3 view .LVU270
 1002              		.syntax unified
 1003              	@ 946 "C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1004 0242 BFF34F8F 		dsb 0xF
 1005              	@ 0 "" 2
 1006              		.thumb
 1007              		.syntax unified
 1008              	.LBE105:
 1009              	.LBE104:
 438:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   __ISB();
 1010              		.loc 1 438 3 view .LVU271
 1011              	.LBB106:
 1012              	.LBI106:
 933:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 1013              		.loc 3 933 27 view .LVU272
 1014              	.LBB107:
 935:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 1015              		.loc 3 935 3 view .LVU273
 1016              		.syntax unified
 1017              	@ 935 "C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1018 0246 BFF36F8F 		isb 0xF
 1019              	@ 0 "" 2
 1020              		.thumb
 1021              		.syntax unified
 1022              	.LBE107:
 1023              	.LBE106:
 439:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 1024              		.loc 1 439 1 is_stmt 0 view .LVU274
 1025 024a 7047     		bx	lr
 1026              	.L63:
 1027              		.align	2
 1028              	.L62:
 1029 024c 00ED00E0 		.word	-536810240
 1030              		.cfi_endproc
 1031              	.LFE148:
 1032              		.size	HAL_MPU_Enable, .-HAL_MPU_Enable
 1033              		.align	1
 1034              		.global	HAL_MPU_Disable
 1035              		.syntax unified
 1036              		.thumb
 1037              		.thumb_func
 1038              		.fpu softvfp
 1039              		.type	HAL_MPU_Disable, %function
 1040              	HAL_MPU_Disable:
 1041              	.LFB149:
 440:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 441:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 442:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 443:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Disable the MPU.
 444:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 445:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 446:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_MPU_Disable(void)
 447:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 1042              		.loc 1 447 1 is_stmt 1 view -0
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 82


 1043              		.cfi_startproc
 1044              		@ args = 0, pretend = 0, frame = 0
 1045              		@ frame_needed = 0, uses_anonymous_args = 0
 1046              		@ link register save eliminated.
 448:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Make sure outstanding transfers are done */
 449:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   __DMB();
 1047              		.loc 1 449 3 view .LVU276
 1048              	.LBB108:
 1049              	.LBI108:
 947:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** }
 948:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 949:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** 
 950:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** /**
 951:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \brief   Data Memory Barrier
 952:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 953:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 954:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****  */
 955:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 1050              		.loc 3 955 27 view .LVU277
 1051              	.LBB109:
 956:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h **** {
 957:C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include\cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 1052              		.loc 3 957 3 view .LVU278
 1053              		.syntax unified
 1054              	@ 957 "C:/Users/hoodc/AppData/Local/Arm/Packs/ARM/CMSIS/5.7.0/CMSIS/Core/Include/cmsis_gcc.h" 1
 1055 0250 BFF35F8F 		dmb 0xF
 1056              	@ 0 "" 2
 1057              		.thumb
 1058              		.syntax unified
 1059              	.LBE109:
 1060              	.LBE108:
 450:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 451:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Disable the MPU and clear the control register*/
 452:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   MPU->CTRL  = 0;
 1061              		.loc 1 452 3 view .LVU279
 1062              		.loc 1 452 14 is_stmt 0 view .LVU280
 1063 0254 024B     		ldr	r3, .L65
 1064 0256 0022     		movs	r2, #0
 1065 0258 C3F89420 		str	r2, [r3, #148]
 453:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 1066              		.loc 1 453 1 view .LVU281
 1067 025c 7047     		bx	lr
 1068              	.L66:
 1069 025e 00BF     		.align	2
 1070              	.L65:
 1071 0260 00ED00E0 		.word	-536810240
 1072              		.cfi_endproc
 1073              	.LFE149:
 1074              		.size	HAL_MPU_Disable, .-HAL_MPU_Disable
 1075              		.align	1
 1076              		.global	HAL_MPU_ConfigRegion
 1077              		.syntax unified
 1078              		.thumb
 1079              		.thumb_func
 1080              		.fpu softvfp
 1081              		.type	HAL_MPU_ConfigRegion, %function
 1082              	HAL_MPU_ConfigRegion:
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 83


 1083              	.LVL66:
 1084              	.LFB150:
 454:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 455:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 456:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** /**
 457:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @brief  Initialize and configure the Region and the memory to be protected.
 458:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @param  MPU_Init: Pointer to a MPU_Region_InitTypeDef structure that contains
 459:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   *                the initialization and configuration information.
 460:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   * @retval None
 461:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   */
 462:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** void HAL_MPU_ConfigRegion(MPU_Region_InitTypeDef *MPU_Init)
 463:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** {
 1085              		.loc 1 463 1 is_stmt 1 view -0
 1086              		.cfi_startproc
 1087              		@ args = 0, pretend = 0, frame = 0
 1088              		@ frame_needed = 0, uses_anonymous_args = 0
 1089              		@ link register save eliminated.
 464:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Check the parameters */
 465:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_NUMBER(MPU_Init->Number));
 1090              		.loc 1 465 3 view .LVU283
 466:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   assert_param(IS_MPU_REGION_ENABLE(MPU_Init->Enable));
 1091              		.loc 1 466 3 view .LVU284
 467:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 468:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   /* Set the Region number */
 469:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   MPU->RNR = MPU_Init->Number;
 1092              		.loc 1 469 3 view .LVU285
 1093              		.loc 1 469 22 is_stmt 0 view .LVU286
 1094 0264 4278     		ldrb	r2, [r0, #1]	@ zero_extendqisi2
 1095              		.loc 1 469 12 view .LVU287
 1096 0266 164B     		ldr	r3, .L70
 1097 0268 C3F89820 		str	r2, [r3, #152]
 470:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 471:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   if ((MPU_Init->Enable) != RESET)
 1098              		.loc 1 471 3 is_stmt 1 view .LVU288
 1099              		.loc 1 471 6 is_stmt 0 view .LVU289
 1100 026c 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 1101 026e FBB1     		cbz	r3, .L68
 472:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   {
 473:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     /* Check the parameters */
 474:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_INSTRUCTION_ACCESS(MPU_Init->DisableExec));
 1102              		.loc 1 474 5 is_stmt 1 view .LVU290
 475:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_PERMISSION_ATTRIBUTE(MPU_Init->AccessPermission));
 1103              		.loc 1 475 5 view .LVU291
 476:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_TEX_LEVEL(MPU_Init->TypeExtField));
 1104              		.loc 1 476 5 view .LVU292
 477:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_SHAREABLE(MPU_Init->IsShareable));
 1105              		.loc 1 477 5 view .LVU293
 478:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable));
 1106              		.loc 1 478 5 view .LVU294
 479:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
 1107              		.loc 1 479 5 view .LVU295
 480:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
 1108              		.loc 1 480 5 view .LVU296
 481:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));
 1109              		.loc 1 481 5 view .LVU297
 482:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** 
 483:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RBAR = MPU_Init->BaseAddress;
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 84


 1110              		.loc 1 483 5 view .LVU298
 1111              		.loc 1 483 25 is_stmt 0 view .LVU299
 1112 0270 4368     		ldr	r3, [r0, #4]
 1113              		.loc 1 483 15 view .LVU300
 1114 0272 134A     		ldr	r2, .L70
 1115 0274 C2F89C30 		str	r3, [r2, #156]
 484:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec        << MPU_RASR_XN_Pos)   |
 1116              		.loc 1 484 5 is_stmt 1 view .LVU301
 1117              		.loc 1 484 18 is_stmt 0 view .LVU302
 1118 0278 017B     		ldrb	r1, [r0, #12]	@ zero_extendqisi2
 485:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission   << MPU_RASR_AP_Pos)   |
 1119              		.loc 1 485 18 view .LVU303
 1120 027a C37A     		ldrb	r3, [r0, #11]	@ zero_extendqisi2
 1121              		.loc 1 485 57 view .LVU304
 1122 027c 1B06     		lsls	r3, r3, #24
 484:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RASR = ((uint32_t)MPU_Init->DisableExec        << MPU_RASR_XN_Pos)   |
 1123              		.loc 1 484 79 view .LVU305
 1124 027e 43EA0173 		orr	r3, r3, r1, lsl #28
 486:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField       << MPU_RASR_TEX_Pos)  |
 487:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsShareable        << MPU_RASR_S_Pos)    |
 488:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable        << MPU_RASR_C_Pos)    |
 489:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable       << MPU_RASR_B_Pos)    |
 490:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable   << MPU_RASR_SRD_Pos)  |
 491:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size               << MPU_RASR_SIZE_Pos) |
 492:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable             << MPU_RASR_ENABLE_Pos);
 1125              		.loc 1 492 57 view .LVU306
 1126 0282 0178     		ldrb	r1, [r0]	@ zero_extendqisi2
 491:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable             << MPU_RASR_ENABLE_Pos);
 1127              		.loc 1 491 79 view .LVU307
 1128 0284 0B43     		orrs	r3, r3, r1
 486:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->TypeExtField       << MPU_RASR_TEX_Pos)  |
 1129              		.loc 1 486 18 view .LVU308
 1130 0286 817A     		ldrb	r1, [r0, #10]	@ zero_extendqisi2
 491:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable             << MPU_RASR_ENABLE_Pos);
 1131              		.loc 1 491 79 view .LVU309
 1132 0288 43EAC143 		orr	r3, r3, r1, lsl #19
 487:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsCacheable        << MPU_RASR_C_Pos)    |
 1133              		.loc 1 487 18 view .LVU310
 1134 028c 417B     		ldrb	r1, [r0, #13]	@ zero_extendqisi2
 491:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable             << MPU_RASR_ENABLE_Pos);
 1135              		.loc 1 491 79 view .LVU311
 1136 028e 43EA8143 		orr	r3, r3, r1, lsl #18
 488:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->IsBufferable       << MPU_RASR_B_Pos)    |
 1137              		.loc 1 488 18 view .LVU312
 1138 0292 817B     		ldrb	r1, [r0, #14]	@ zero_extendqisi2
 491:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable             << MPU_RASR_ENABLE_Pos);
 1139              		.loc 1 491 79 view .LVU313
 1140 0294 43EA4143 		orr	r3, r3, r1, lsl #17
 489:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->SubRegionDisable   << MPU_RASR_SRD_Pos)  |
 1141              		.loc 1 489 18 view .LVU314
 1142 0298 C17B     		ldrb	r1, [r0, #15]	@ zero_extendqisi2
 491:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable             << MPU_RASR_ENABLE_Pos);
 1143              		.loc 1 491 79 view .LVU315
 1144 029a 43EA0143 		orr	r3, r3, r1, lsl #16
 490:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Size               << MPU_RASR_SIZE_Pos) |
 1145              		.loc 1 490 18 view .LVU316
 1146 029e 417A     		ldrb	r1, [r0, #9]	@ zero_extendqisi2
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 85


 491:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable             << MPU_RASR_ENABLE_Pos);
 1147              		.loc 1 491 79 view .LVU317
 1148 02a0 43EA0123 		orr	r3, r3, r1, lsl #8
 491:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable             << MPU_RASR_ENABLE_Pos);
 1149              		.loc 1 491 18 view .LVU318
 1150 02a4 017A     		ldrb	r1, [r0, #8]	@ zero_extendqisi2
 491:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->Enable             << MPU_RASR_ENABLE_Pos);
 1151              		.loc 1 491 79 view .LVU319
 1152 02a6 43EA4103 		orr	r3, r3, r1, lsl #1
 484:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****                 ((uint32_t)MPU_Init->AccessPermission   << MPU_RASR_AP_Pos)   |
 1153              		.loc 1 484 15 view .LVU320
 1154 02aa C2F8A030 		str	r3, [r2, #160]
 1155 02ae 7047     		bx	lr
 1156              	.L68:
 493:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 494:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   else
 495:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   {
 496:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RBAR = 0x00;
 1157              		.loc 1 496 5 is_stmt 1 view .LVU321
 1158              		.loc 1 496 15 is_stmt 0 view .LVU322
 1159 02b0 034B     		ldr	r3, .L70
 1160 02b2 0022     		movs	r2, #0
 1161 02b4 C3F89C20 		str	r2, [r3, #156]
 497:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****     MPU->RASR = 0x00;
 1162              		.loc 1 497 5 is_stmt 1 view .LVU323
 1163              		.loc 1 497 15 is_stmt 0 view .LVU324
 1164 02b8 C3F8A020 		str	r2, [r3, #160]
 498:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c ****   }
 499:../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_cortex.c **** }
 1165              		.loc 1 499 1 view .LVU325
 1166 02bc 7047     		bx	lr
 1167              	.L71:
 1168 02be 00BF     		.align	2
 1169              	.L70:
 1170 02c0 00ED00E0 		.word	-536810240
 1171              		.cfi_endproc
 1172              	.LFE150:
 1173              		.size	HAL_MPU_ConfigRegion, .-HAL_MPU_ConfigRegion
 1174              	.Letext0:
 1175              		.file 4 "C:/Users/hoodc/AppData/Local/Arm/Packs/Keil/STM32L4xx_DFP/2.5.0/Drivers/CMSIS/Device/ST/S
 1176              		.file 5 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 1177              		.file 6 "c:\\program files (x86)\\gnu arm embedded toolchain\\10 2020-q4-major\\arm-none-eabi\\inc
 1178              		.file 7 "C:/Users/hoodc/AppData/Local/Arm/Packs/Keil/STM32L4xx_DFP/2.5.0/Drivers/CMSIS/Device/ST/S
 1179              		.file 8 "../Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_cortex.h"
 1180              		.section	.debug_info,"",%progbits
 1181              	.Ldebug_info0:
 1182 0000 DE100000 		.4byte	0x10de
 1183 0004 0200     		.2byte	0x2
 1184 0006 00000000 		.4byte	.Ldebug_abbrev0
 1185 000a 04       		.byte	0x4
 1186 000b 01       		.uleb128 0x1
 1187 000c A8000000 		.4byte	.LASF189
 1188 0010 0C       		.byte	0xc
 1189 0011 6D050000 		.4byte	.LASF190
 1190 0015 45020000 		.4byte	.LASF191
 1191 0019 00000000 		.4byte	.Ltext0
 1192 001d C4020000 		.4byte	.Letext0
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 86


 1193 0021 00000000 		.4byte	.Ldebug_line0
 1194 0025 02       		.uleb128 0x2
 1195 0026 05       		.byte	0x5
 1196 0027 01       		.byte	0x1
 1197 0028 C0010000 		.4byte	0x1c0
 1198 002c 04       		.byte	0x4
 1199 002d 43       		.byte	0x43
 1200 002e 01       		.byte	0x1
 1201 002f C0010000 		.4byte	0x1c0
 1202 0033 03       		.uleb128 0x3
 1203 0034 27090000 		.4byte	.LASF0
 1204 0038 72       		.sleb128 -14
 1205 0039 03       		.uleb128 0x3
 1206 003a 85090000 		.4byte	.LASF1
 1207 003e 73       		.sleb128 -13
 1208 003f 03       		.uleb128 0x3
 1209 0040 6C040000 		.4byte	.LASF2
 1210 0044 74       		.sleb128 -12
 1211 0045 03       		.uleb128 0x3
 1212 0046 EC030000 		.4byte	.LASF3
 1213 004a 75       		.sleb128 -11
 1214 004b 03       		.uleb128 0x3
 1215 004c AE080000 		.4byte	.LASF4
 1216 0050 76       		.sleb128 -10
 1217 0051 03       		.uleb128 0x3
 1218 0052 6C070000 		.4byte	.LASF5
 1219 0056 7B       		.sleb128 -5
 1220 0057 03       		.uleb128 0x3
 1221 0058 B1090000 		.4byte	.LASF6
 1222 005c 7C       		.sleb128 -4
 1223 005d 03       		.uleb128 0x3
 1224 005e A6030000 		.4byte	.LASF7
 1225 0062 7E       		.sleb128 -2
 1226 0063 03       		.uleb128 0x3
 1227 0064 E5050000 		.4byte	.LASF8
 1228 0068 7F       		.sleb128 -1
 1229 0069 04       		.uleb128 0x4
 1230 006a AE010000 		.4byte	.LASF9
 1231 006e 00       		.byte	0
 1232 006f 04       		.uleb128 0x4
 1233 0070 46040000 		.4byte	.LASF10
 1234 0074 01       		.byte	0x1
 1235 0075 04       		.uleb128 0x4
 1236 0076 75090000 		.4byte	.LASF11
 1237 007a 02       		.byte	0x2
 1238 007b 04       		.uleb128 0x4
 1239 007c A0010000 		.4byte	.LASF12
 1240 0080 03       		.byte	0x3
 1241 0081 04       		.uleb128 0x4
 1242 0082 60080000 		.4byte	.LASF13
 1243 0086 04       		.byte	0x4
 1244 0087 04       		.uleb128 0x4
 1245 0088 440A0000 		.4byte	.LASF14
 1246 008c 05       		.byte	0x5
 1247 008d 04       		.uleb128 0x4
 1248 008e 0B0A0000 		.4byte	.LASF15
 1249 0092 06       		.byte	0x6
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 87


 1250 0093 04       		.uleb128 0x4
 1251 0094 520A0000 		.4byte	.LASF16
 1252 0098 07       		.byte	0x7
 1253 0099 04       		.uleb128 0x4
 1254 009a 20080000 		.4byte	.LASF17
 1255 009e 08       		.byte	0x8
 1256 009f 04       		.uleb128 0x4
 1257 00a0 93060000 		.4byte	.LASF18
 1258 00a4 09       		.byte	0x9
 1259 00a5 04       		.uleb128 0x4
 1260 00a6 A7070000 		.4byte	.LASF19
 1261 00aa 0A       		.byte	0xa
 1262 00ab 04       		.uleb128 0x4
 1263 00ac 06070000 		.4byte	.LASF20
 1264 00b0 0B       		.byte	0xb
 1265 00b1 04       		.uleb128 0x4
 1266 00b2 2E060000 		.4byte	.LASF21
 1267 00b6 0C       		.byte	0xc
 1268 00b7 04       		.uleb128 0x4
 1269 00b8 DD070000 		.4byte	.LASF22
 1270 00bc 0D       		.byte	0xd
 1271 00bd 04       		.uleb128 0x4
 1272 00be B7030000 		.4byte	.LASF23
 1273 00c2 0E       		.byte	0xe
 1274 00c3 04       		.uleb128 0x4
 1275 00c4 BA040000 		.4byte	.LASF24
 1276 00c8 0F       		.byte	0xf
 1277 00c9 04       		.uleb128 0x4
 1278 00ca 4D090000 		.4byte	.LASF25
 1279 00ce 10       		.byte	0x10
 1280 00cf 04       		.uleb128 0x4
 1281 00d0 690A0000 		.4byte	.LASF26
 1282 00d4 11       		.byte	0x11
 1283 00d5 04       		.uleb128 0x4
 1284 00d6 77030000 		.4byte	.LASF27
 1285 00da 12       		.byte	0x12
 1286 00db 04       		.uleb128 0x4
 1287 00dc 22030000 		.4byte	.LASF28
 1288 00e0 17       		.byte	0x17
 1289 00e1 04       		.uleb128 0x4
 1290 00e2 BD0A0000 		.4byte	.LASF29
 1291 00e6 18       		.byte	0x18
 1292 00e7 04       		.uleb128 0x4
 1293 00e8 6B080000 		.4byte	.LASF30
 1294 00ec 19       		.byte	0x19
 1295 00ed 04       		.uleb128 0x4
 1296 00ee 42000000 		.4byte	.LASF31
 1297 00f2 1A       		.byte	0x1a
 1298 00f3 04       		.uleb128 0x4
 1299 00f4 F2050000 		.4byte	.LASF32
 1300 00f8 1B       		.byte	0x1b
 1301 00f9 04       		.uleb128 0x4
 1302 00fa 010A0000 		.4byte	.LASF33
 1303 00fe 1C       		.byte	0x1c
 1304 00ff 04       		.uleb128 0x4
 1305 0100 6B000000 		.4byte	.LASF34
 1306 0104 1F       		.byte	0x1f
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 88


 1307 0105 04       		.uleb128 0x4
 1308 0106 850A0000 		.4byte	.LASF35
 1309 010a 20       		.byte	0x20
 1310 010b 04       		.uleb128 0x4
 1311 010c E8090000 		.4byte	.LASF36
 1312 0110 21       		.byte	0x21
 1313 0111 04       		.uleb128 0x4
 1314 0112 83010000 		.4byte	.LASF37
 1315 0116 22       		.byte	0x22
 1316 0117 04       		.uleb128 0x4
 1317 0118 3A0A0000 		.4byte	.LASF38
 1318 011c 23       		.byte	0x23
 1319 011d 04       		.uleb128 0x4
 1320 011e 9E060000 		.4byte	.LASF39
 1321 0122 24       		.byte	0x24
 1322 0123 04       		.uleb128 0x4
 1323 0124 160A0000 		.4byte	.LASF40
 1324 0128 25       		.byte	0x25
 1325 0129 04       		.uleb128 0x4
 1326 012a A2080000 		.4byte	.LASF41
 1327 012e 26       		.byte	0x26
 1328 012f 04       		.uleb128 0x4
 1329 0130 F5090000 		.4byte	.LASF42
 1330 0134 27       		.byte	0x27
 1331 0135 04       		.uleb128 0x4
 1332 0136 FB040000 		.4byte	.LASF43
 1333 013a 28       		.byte	0x28
 1334 013b 04       		.uleb128 0x4
 1335 013c 74010000 		.4byte	.LASF44
 1336 0140 29       		.byte	0x29
 1337 0141 04       		.uleb128 0x4
 1338 0142 40080000 		.4byte	.LASF45
 1339 0146 36       		.byte	0x36
 1340 0147 04       		.uleb128 0x4
 1341 0148 61010000 		.4byte	.LASF46
 1342 014c 38       		.byte	0x38
 1343 014d 04       		.uleb128 0x4
 1344 014e 61060000 		.4byte	.LASF47
 1345 0152 39       		.byte	0x39
 1346 0153 04       		.uleb128 0x4
 1347 0154 78070000 		.4byte	.LASF48
 1348 0158 3A       		.byte	0x3a
 1349 0159 04       		.uleb128 0x4
 1350 015a CA080000 		.4byte	.LASF49
 1351 015e 3B       		.byte	0x3b
 1352 015f 04       		.uleb128 0x4
 1353 0160 D0020000 		.4byte	.LASF50
 1354 0164 3C       		.byte	0x3c
 1355 0165 04       		.uleb128 0x4
 1356 0166 54000000 		.4byte	.LASF51
 1357 016a 40       		.byte	0x40
 1358 016b 04       		.uleb128 0x4
 1359 016c 2D040000 		.4byte	.LASF52
 1360 0170 41       		.byte	0x41
 1361 0171 04       		.uleb128 0x4
 1362 0172 52050000 		.4byte	.LASF53
 1363 0176 42       		.byte	0x42
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 89


 1364 0177 04       		.uleb128 0x4
 1365 0178 10050000 		.4byte	.LASF54
 1366 017c 43       		.byte	0x43
 1367 017d 04       		.uleb128 0x4
 1368 017e 1A040000 		.4byte	.LASF55
 1369 0182 44       		.byte	0x44
 1370 0183 04       		.uleb128 0x4
 1371 0184 3F050000 		.4byte	.LASF56
 1372 0188 45       		.byte	0x45
 1373 0189 04       		.uleb128 0x4
 1374 018a D0070000 		.4byte	.LASF57
 1375 018e 46       		.byte	0x46
 1376 018f 04       		.uleb128 0x4
 1377 0190 DE040000 		.4byte	.LASF58
 1378 0194 47       		.byte	0x47
 1379 0195 04       		.uleb128 0x4
 1380 0196 96040000 		.4byte	.LASF59
 1381 019a 48       		.byte	0x48
 1382 019b 04       		.uleb128 0x4
 1383 019c 5E000000 		.4byte	.LASF60
 1384 01a0 49       		.byte	0x49
 1385 01a1 04       		.uleb128 0x4
 1386 01a2 F7010000 		.4byte	.LASF61
 1387 01a6 4D       		.byte	0x4d
 1388 01a7 04       		.uleb128 0x4
 1389 01a8 6E030000 		.4byte	.LASF62
 1390 01ac 4F       		.byte	0x4f
 1391 01ad 04       		.uleb128 0x4
 1392 01ae B8070000 		.4byte	.LASF63
 1393 01b2 50       		.byte	0x50
 1394 01b3 04       		.uleb128 0x4
 1395 01b4 7C0A0000 		.4byte	.LASF64
 1396 01b8 51       		.byte	0x51
 1397 01b9 04       		.uleb128 0x4
 1398 01ba A8050000 		.4byte	.LASF65
 1399 01be 52       		.byte	0x52
 1400 01bf 00       		.byte	0
 1401 01c0 05       		.uleb128 0x5
 1402 01c1 01       		.byte	0x1
 1403 01c2 06       		.byte	0x6
 1404 01c3 EB010000 		.4byte	.LASF68
 1405 01c7 06       		.uleb128 0x6
 1406 01c8 8F080000 		.4byte	.LASF66
 1407 01cc 04       		.byte	0x4
 1408 01cd 88       		.byte	0x88
 1409 01ce 03       		.byte	0x3
 1410 01cf 25000000 		.4byte	0x25
 1411 01d3 06       		.uleb128 0x6
 1412 01d4 78000000 		.4byte	.LASF67
 1413 01d8 05       		.byte	0x5
 1414 01d9 2B       		.byte	0x2b
 1415 01da 18       		.byte	0x18
 1416 01db DF010000 		.4byte	0x1df
 1417 01df 05       		.uleb128 0x5
 1418 01e0 01       		.byte	0x1
 1419 01e1 08       		.byte	0x8
 1420 01e2 93070000 		.4byte	.LASF69
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 90


 1421 01e6 05       		.uleb128 0x5
 1422 01e7 02       		.byte	0x2
 1423 01e8 05       		.byte	0x5
 1424 01e9 63050000 		.4byte	.LASF70
 1425 01ed 05       		.uleb128 0x5
 1426 01ee 02       		.byte	0x2
 1427 01ef 07       		.byte	0x7
 1428 01f0 F0070000 		.4byte	.LASF71
 1429 01f4 06       		.uleb128 0x6
 1430 01f5 DD080000 		.4byte	.LASF72
 1431 01f9 05       		.byte	0x5
 1432 01fa 4D       		.byte	0x4d
 1433 01fb 18       		.byte	0x18
 1434 01fc 00020000 		.4byte	0x200
 1435 0200 05       		.uleb128 0x5
 1436 0201 04       		.byte	0x4
 1437 0202 05       		.byte	0x5
 1438 0203 E3020000 		.4byte	.LASF73
 1439 0207 06       		.uleb128 0x6
 1440 0208 E1030000 		.4byte	.LASF74
 1441 020c 05       		.byte	0x5
 1442 020d 4F       		.byte	0x4f
 1443 020e 19       		.byte	0x19
 1444 020f 13020000 		.4byte	0x213
 1445 0213 05       		.uleb128 0x5
 1446 0214 04       		.byte	0x4
 1447 0215 07       		.byte	0x7
 1448 0216 A3040000 		.4byte	.LASF75
 1449 021a 05       		.uleb128 0x5
 1450 021b 08       		.byte	0x8
 1451 021c 05       		.byte	0x5
 1452 021d DD010000 		.4byte	.LASF76
 1453 0221 05       		.uleb128 0x5
 1454 0222 08       		.byte	0x8
 1455 0223 07       		.byte	0x7
 1456 0224 4A010000 		.4byte	.LASF77
 1457 0228 07       		.uleb128 0x7
 1458 0229 04       		.byte	0x4
 1459 022a 05       		.byte	0x5
 1460 022b 696E7400 		.ascii	"int\000"
 1461 022f 05       		.uleb128 0x5
 1462 0230 04       		.byte	0x4
 1463 0231 07       		.byte	0x7
 1464 0232 39040000 		.4byte	.LASF78
 1465 0236 06       		.uleb128 0x6
 1466 0237 2B0A0000 		.4byte	.LASF79
 1467 023b 06       		.byte	0x6
 1468 023c 18       		.byte	0x18
 1469 023d 13       		.byte	0x13
 1470 023e D3010000 		.4byte	0x1d3
 1471 0242 08       		.uleb128 0x8
 1472 0243 36020000 		.4byte	0x236
 1473 0247 06       		.uleb128 0x6
 1474 0248 8B070000 		.4byte	.LASF80
 1475 024c 06       		.byte	0x6
 1476 024d 2C       		.byte	0x2c
 1477 024e 13       		.byte	0x13
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 91


 1478 024f F4010000 		.4byte	0x1f4
 1479 0253 06       		.uleb128 0x6
 1480 0254 99080000 		.4byte	.LASF81
 1481 0258 06       		.byte	0x6
 1482 0259 30       		.byte	0x30
 1483 025a 14       		.byte	0x14
 1484 025b 07020000 		.4byte	0x207
 1485 025f 08       		.uleb128 0x8
 1486 0260 53020000 		.4byte	0x253
 1487 0264 09       		.uleb128 0x9
 1488 0265 5F020000 		.4byte	0x25f
 1489 0269 0A       		.uleb128 0xa
 1490 026a 040E     		.2byte	0xe04
 1491 026c 02       		.byte	0x2
 1492 026d 9B01     		.2byte	0x19b
 1493 026f 09       		.byte	0x9
 1494 0270 4F030000 		.4byte	0x34f
 1495 0274 0B       		.uleb128 0xb
 1496 0275 C1070000 		.4byte	.LASF82
 1497 0279 02       		.byte	0x2
 1498 027a 9D01     		.2byte	0x19d
 1499 027c 12       		.byte	0x12
 1500 027d 5F030000 		.4byte	0x35f
 1501 0281 02       		.byte	0x2
 1502 0282 23       		.byte	0x23
 1503 0283 00       		.uleb128 0
 1504 0284 0B       		.uleb128 0xb
 1505 0285 2A070000 		.4byte	.LASF83
 1506 0289 02       		.byte	0x2
 1507 028a 9E01     		.2byte	0x19e
 1508 028c 12       		.byte	0x12
 1509 028d 64030000 		.4byte	0x364
 1510 0291 02       		.byte	0x2
 1511 0292 23       		.byte	0x23
 1512 0293 20       		.uleb128 0x20
 1513 0294 0B       		.uleb128 0xb
 1514 0295 C2060000 		.4byte	.LASF84
 1515 0299 02       		.byte	0x2
 1516 029a 9F01     		.2byte	0x19f
 1517 029c 12       		.byte	0x12
 1518 029d 5F030000 		.4byte	0x35f
 1519 02a1 03       		.byte	0x3
 1520 02a2 23       		.byte	0x23
 1521 02a3 8001     		.uleb128 0x80
 1522 02a5 0B       		.uleb128 0xb
 1523 02a6 34070000 		.4byte	.LASF85
 1524 02aa 02       		.byte	0x2
 1525 02ab A001     		.2byte	0x1a0
 1526 02ad 12       		.byte	0x12
 1527 02ae 64030000 		.4byte	0x364
 1528 02b2 03       		.byte	0x3
 1529 02b3 23       		.byte	0x23
 1530 02b4 A001     		.uleb128 0xa0
 1531 02b6 0B       		.uleb128 0xb
 1532 02b7 B8010000 		.4byte	.LASF86
 1533 02bb 02       		.byte	0x2
 1534 02bc A101     		.2byte	0x1a1
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 92


 1535 02be 12       		.byte	0x12
 1536 02bf 5F030000 		.4byte	0x35f
 1537 02c3 03       		.byte	0x3
 1538 02c4 23       		.byte	0x23
 1539 02c5 8002     		.uleb128 0x100
 1540 02c7 0B       		.uleb128 0xb
 1541 02c8 3E070000 		.4byte	.LASF87
 1542 02cc 02       		.byte	0x2
 1543 02cd A201     		.2byte	0x1a2
 1544 02cf 12       		.byte	0x12
 1545 02d0 64030000 		.4byte	0x364
 1546 02d4 03       		.byte	0x3
 1547 02d5 23       		.byte	0x23
 1548 02d6 A002     		.uleb128 0x120
 1549 02d8 0B       		.uleb128 0xb
 1550 02d9 00000000 		.4byte	.LASF88
 1551 02dd 02       		.byte	0x2
 1552 02de A301     		.2byte	0x1a3
 1553 02e0 12       		.byte	0x12
 1554 02e1 5F030000 		.4byte	0x35f
 1555 02e5 03       		.byte	0x3
 1556 02e6 23       		.byte	0x23
 1557 02e7 8003     		.uleb128 0x180
 1558 02e9 0B       		.uleb128 0xb
 1559 02ea 48070000 		.4byte	.LASF89
 1560 02ee 02       		.byte	0x2
 1561 02ef A401     		.2byte	0x1a4
 1562 02f1 12       		.byte	0x12
 1563 02f2 64030000 		.4byte	0x364
 1564 02f6 03       		.byte	0x3
 1565 02f7 23       		.byte	0x23
 1566 02f8 A003     		.uleb128 0x1a0
 1567 02fa 0B       		.uleb128 0xb
 1568 02fb 79060000 		.4byte	.LASF90
 1569 02ff 02       		.byte	0x2
 1570 0300 A501     		.2byte	0x1a5
 1571 0302 12       		.byte	0x12
 1572 0303 5F030000 		.4byte	0x35f
 1573 0307 03       		.byte	0x3
 1574 0308 23       		.byte	0x23
 1575 0309 8004     		.uleb128 0x200
 1576 030b 0B       		.uleb128 0xb
 1577 030c 52070000 		.4byte	.LASF91
 1578 0310 02       		.byte	0x2
 1579 0311 A601     		.2byte	0x1a6
 1580 0313 12       		.byte	0x12
 1581 0314 74030000 		.4byte	0x374
 1582 0318 03       		.byte	0x3
 1583 0319 23       		.byte	0x23
 1584 031a A004     		.uleb128 0x220
 1585 031c 0C       		.uleb128 0xc
 1586 031d 495000   		.ascii	"IP\000"
 1587 0320 02       		.byte	0x2
 1588 0321 A701     		.2byte	0x1a7
 1589 0323 12       		.byte	0x12
 1590 0324 94030000 		.4byte	0x394
 1591 0328 03       		.byte	0x3
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 93


 1592 0329 23       		.byte	0x23
 1593 032a 8006     		.uleb128 0x300
 1594 032c 0B       		.uleb128 0xb
 1595 032d 5C070000 		.4byte	.LASF92
 1596 0331 02       		.byte	0x2
 1597 0332 A801     		.2byte	0x1a8
 1598 0334 12       		.byte	0x12
 1599 0335 99030000 		.4byte	0x399
 1600 0339 03       		.byte	0x3
 1601 033a 23       		.byte	0x23
 1602 033b F007     		.uleb128 0x3f0
 1603 033d 0B       		.uleb128 0xb
 1604 033e 4D0A0000 		.4byte	.LASF93
 1605 0342 02       		.byte	0x2
 1606 0343 A901     		.2byte	0x1a9
 1607 0345 12       		.byte	0x12
 1608 0346 5F020000 		.4byte	0x25f
 1609 034a 03       		.byte	0x3
 1610 034b 23       		.byte	0x23
 1611 034c 801C     		.uleb128 0xe00
 1612 034e 00       		.byte	0
 1613 034f 0D       		.uleb128 0xd
 1614 0350 5F020000 		.4byte	0x25f
 1615 0354 5F030000 		.4byte	0x35f
 1616 0358 0E       		.uleb128 0xe
 1617 0359 2F020000 		.4byte	0x22f
 1618 035d 07       		.byte	0x7
 1619 035e 00       		.byte	0
 1620 035f 08       		.uleb128 0x8
 1621 0360 4F030000 		.4byte	0x34f
 1622 0364 0D       		.uleb128 0xd
 1623 0365 53020000 		.4byte	0x253
 1624 0369 74030000 		.4byte	0x374
 1625 036d 0E       		.uleb128 0xe
 1626 036e 2F020000 		.4byte	0x22f
 1627 0372 17       		.byte	0x17
 1628 0373 00       		.byte	0
 1629 0374 0D       		.uleb128 0xd
 1630 0375 53020000 		.4byte	0x253
 1631 0379 84030000 		.4byte	0x384
 1632 037d 0E       		.uleb128 0xe
 1633 037e 2F020000 		.4byte	0x22f
 1634 0382 37       		.byte	0x37
 1635 0383 00       		.byte	0
 1636 0384 0D       		.uleb128 0xd
 1637 0385 42020000 		.4byte	0x242
 1638 0389 94030000 		.4byte	0x394
 1639 038d 0E       		.uleb128 0xe
 1640 038e 2F020000 		.4byte	0x22f
 1641 0392 EF       		.byte	0xef
 1642 0393 00       		.byte	0
 1643 0394 08       		.uleb128 0x8
 1644 0395 84030000 		.4byte	0x384
 1645 0399 0D       		.uleb128 0xd
 1646 039a 53020000 		.4byte	0x253
 1647 039e AA030000 		.4byte	0x3aa
 1648 03a2 0F       		.uleb128 0xf
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 94


 1649 03a3 2F020000 		.4byte	0x22f
 1650 03a7 8302     		.2byte	0x283
 1651 03a9 00       		.byte	0
 1652 03aa 10       		.uleb128 0x10
 1653 03ab C6070000 		.4byte	.LASF94
 1654 03af 02       		.byte	0x2
 1655 03b0 AA01     		.2byte	0x1aa
 1656 03b2 04       		.byte	0x4
 1657 03b3 69020000 		.4byte	0x269
 1658 03b7 11       		.uleb128 0x11
 1659 03b8 8C       		.byte	0x8c
 1660 03b9 02       		.byte	0x2
 1661 03ba BD01     		.2byte	0x1bd
 1662 03bc 09       		.byte	0x9
 1663 03bd 13050000 		.4byte	0x513
 1664 03c1 0B       		.uleb128 0xb
 1665 03c2 00070000 		.4byte	.LASF95
 1666 03c6 02       		.byte	0x2
 1667 03c7 BF01     		.2byte	0x1bf
 1668 03c9 12       		.byte	0x12
 1669 03ca 64020000 		.4byte	0x264
 1670 03ce 02       		.byte	0x2
 1671 03cf 23       		.byte	0x23
 1672 03d0 00       		.uleb128 0
 1673 03d1 0B       		.uleb128 0xb
 1674 03d2 EB040000 		.4byte	.LASF96
 1675 03d6 02       		.byte	0x2
 1676 03d7 C001     		.2byte	0x1c0
 1677 03d9 12       		.byte	0x12
 1678 03da 5F020000 		.4byte	0x25f
 1679 03de 02       		.byte	0x2
 1680 03df 23       		.byte	0x23
 1681 03e0 04       		.uleb128 0x4
 1682 03e1 0B       		.uleb128 0xb
 1683 03e2 B5040000 		.4byte	.LASF97
 1684 03e6 02       		.byte	0x2
 1685 03e7 C101     		.2byte	0x1c1
 1686 03e9 12       		.byte	0x12
 1687 03ea 5F020000 		.4byte	0x25f
 1688 03ee 02       		.byte	0x2
 1689 03ef 23       		.byte	0x23
 1690 03f0 08       		.uleb128 0x8
 1691 03f1 0B       		.uleb128 0xb
 1692 03f2 F0040000 		.4byte	.LASF98
 1693 03f6 02       		.byte	0x2
 1694 03f7 C201     		.2byte	0x1c2
 1695 03f9 12       		.byte	0x12
 1696 03fa 5F020000 		.4byte	0x25f
 1697 03fe 02       		.byte	0x2
 1698 03ff 23       		.byte	0x23
 1699 0400 0C       		.uleb128 0xc
 1700 0401 0C       		.uleb128 0xc
 1701 0402 53435200 		.ascii	"SCR\000"
 1702 0406 02       		.byte	0x2
 1703 0407 C301     		.2byte	0x1c3
 1704 0409 12       		.byte	0x12
 1705 040a 5F020000 		.4byte	0x25f
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 95


 1706 040e 02       		.byte	0x2
 1707 040f 23       		.byte	0x23
 1708 0410 10       		.uleb128 0x10
 1709 0411 0C       		.uleb128 0xc
 1710 0412 43435200 		.ascii	"CCR\000"
 1711 0416 02       		.byte	0x2
 1712 0417 C401     		.2byte	0x1c4
 1713 0419 12       		.byte	0x12
 1714 041a 5F020000 		.4byte	0x25f
 1715 041e 02       		.byte	0x2
 1716 041f 23       		.byte	0x23
 1717 0420 14       		.uleb128 0x14
 1718 0421 0C       		.uleb128 0xc
 1719 0422 53485000 		.ascii	"SHP\000"
 1720 0426 02       		.byte	0x2
 1721 0427 C501     		.2byte	0x1c5
 1722 0429 12       		.byte	0x12
 1723 042a 23050000 		.4byte	0x523
 1724 042e 02       		.byte	0x2
 1725 042f 23       		.byte	0x23
 1726 0430 18       		.uleb128 0x18
 1727 0431 0B       		.uleb128 0xb
 1728 0432 A1070000 		.4byte	.LASF99
 1729 0436 02       		.byte	0x2
 1730 0437 C601     		.2byte	0x1c6
 1731 0439 12       		.byte	0x12
 1732 043a 5F020000 		.4byte	0x25f
 1733 043e 02       		.byte	0x2
 1734 043f 23       		.byte	0x23
 1735 0440 24       		.uleb128 0x24
 1736 0441 0B       		.uleb128 0xb
 1737 0442 74060000 		.4byte	.LASF100
 1738 0446 02       		.byte	0x2
 1739 0447 C701     		.2byte	0x1c7
 1740 0449 12       		.byte	0x12
 1741 044a 5F020000 		.4byte	0x25f
 1742 044e 02       		.byte	0x2
 1743 044f 23       		.byte	0x23
 1744 0450 28       		.uleb128 0x28
 1745 0451 0B       		.uleb128 0xb
 1746 0452 980A0000 		.4byte	.LASF101
 1747 0456 02       		.byte	0x2
 1748 0457 C801     		.2byte	0x1c8
 1749 0459 12       		.byte	0x12
 1750 045a 5F020000 		.4byte	0x25f
 1751 045e 02       		.byte	0x2
 1752 045f 23       		.byte	0x23
 1753 0460 2C       		.uleb128 0x2c
 1754 0461 0B       		.uleb128 0xb
 1755 0462 F6040000 		.4byte	.LASF102
 1756 0466 02       		.byte	0x2
 1757 0467 C901     		.2byte	0x1c9
 1758 0469 12       		.byte	0x12
 1759 046a 5F020000 		.4byte	0x25f
 1760 046e 02       		.byte	0x2
 1761 046f 23       		.byte	0x23
 1762 0470 30       		.uleb128 0x30
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 96


 1763 0471 0B       		.uleb128 0xb
 1764 0472 0A050000 		.4byte	.LASF103
 1765 0476 02       		.byte	0x2
 1766 0477 CA01     		.2byte	0x1ca
 1767 0479 12       		.byte	0x12
 1768 047a 5F020000 		.4byte	0x25f
 1769 047e 02       		.byte	0x2
 1770 047f 23       		.byte	0x23
 1771 0480 34       		.uleb128 0x34
 1772 0481 0B       		.uleb128 0xb
 1773 0482 B2030000 		.4byte	.LASF104
 1774 0486 02       		.byte	0x2
 1775 0487 CB01     		.2byte	0x1cb
 1776 0489 12       		.byte	0x12
 1777 048a 5F020000 		.4byte	0x25f
 1778 048e 02       		.byte	0x2
 1779 048f 23       		.byte	0x23
 1780 0490 38       		.uleb128 0x38
 1781 0491 0B       		.uleb128 0xb
 1782 0492 DC030000 		.4byte	.LASF105
 1783 0496 02       		.byte	0x2
 1784 0497 CC01     		.2byte	0x1cc
 1785 0499 12       		.byte	0x12
 1786 049a 5F020000 		.4byte	0x25f
 1787 049e 02       		.byte	0x2
 1788 049f 23       		.byte	0x23
 1789 04a0 3C       		.uleb128 0x3c
 1790 04a1 0C       		.uleb128 0xc
 1791 04a2 50465200 		.ascii	"PFR\000"
 1792 04a6 02       		.byte	0x2
 1793 04a7 CD01     		.2byte	0x1cd
 1794 04a9 12       		.byte	0x12
 1795 04aa 3D050000 		.4byte	0x53d
 1796 04ae 02       		.byte	0x2
 1797 04af 23       		.byte	0x23
 1798 04b0 40       		.uleb128 0x40
 1799 04b1 0C       		.uleb128 0xc
 1800 04b2 44465200 		.ascii	"DFR\000"
 1801 04b6 02       		.byte	0x2
 1802 04b7 CE01     		.2byte	0x1ce
 1803 04b9 12       		.byte	0x12
 1804 04ba 64020000 		.4byte	0x264
 1805 04be 02       		.byte	0x2
 1806 04bf 23       		.byte	0x23
 1807 04c0 48       		.uleb128 0x48
 1808 04c1 0C       		.uleb128 0xc
 1809 04c2 41445200 		.ascii	"ADR\000"
 1810 04c6 02       		.byte	0x2
 1811 04c7 CF01     		.2byte	0x1cf
 1812 04c9 12       		.byte	0x12
 1813 04ca 64020000 		.4byte	0x264
 1814 04ce 02       		.byte	0x2
 1815 04cf 23       		.byte	0x23
 1816 04d0 4C       		.uleb128 0x4c
 1817 04d1 0B       		.uleb128 0xb
 1818 04d2 5E050000 		.4byte	.LASF106
 1819 04d6 02       		.byte	0x2
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 97


 1820 04d7 D001     		.2byte	0x1d0
 1821 04d9 12       		.byte	0x12
 1822 04da 57050000 		.4byte	0x557
 1823 04de 02       		.byte	0x2
 1824 04df 23       		.byte	0x23
 1825 04e0 50       		.uleb128 0x50
 1826 04e1 0B       		.uleb128 0xb
 1827 04e2 D8010000 		.4byte	.LASF107
 1828 04e6 02       		.byte	0x2
 1829 04e7 D101     		.2byte	0x1d1
 1830 04e9 12       		.byte	0x12
 1831 04ea 71050000 		.4byte	0x571
 1832 04ee 02       		.byte	0x2
 1833 04ef 23       		.byte	0x23
 1834 04f0 60       		.uleb128 0x60
 1835 04f1 0B       		.uleb128 0xb
 1836 04f2 2A070000 		.4byte	.LASF83
 1837 04f6 02       		.byte	0x2
 1838 04f7 D201     		.2byte	0x1d2
 1839 04f9 12       		.byte	0x12
 1840 04fa 76050000 		.4byte	0x576
 1841 04fe 02       		.byte	0x2
 1842 04ff 23       		.byte	0x23
 1843 0500 74       		.uleb128 0x74
 1844 0501 0B       		.uleb128 0xb
 1845 0502 920A0000 		.4byte	.LASF108
 1846 0506 02       		.byte	0x2
 1847 0507 D301     		.2byte	0x1d3
 1848 0509 12       		.byte	0x12
 1849 050a 5F020000 		.4byte	0x25f
 1850 050e 03       		.byte	0x3
 1851 050f 23       		.byte	0x23
 1852 0510 8801     		.uleb128 0x88
 1853 0512 00       		.byte	0
 1854 0513 0D       		.uleb128 0xd
 1855 0514 42020000 		.4byte	0x242
 1856 0518 23050000 		.4byte	0x523
 1857 051c 0E       		.uleb128 0xe
 1858 051d 2F020000 		.4byte	0x22f
 1859 0521 0B       		.byte	0xb
 1860 0522 00       		.byte	0
 1861 0523 08       		.uleb128 0x8
 1862 0524 13050000 		.4byte	0x513
 1863 0528 0D       		.uleb128 0xd
 1864 0529 64020000 		.4byte	0x264
 1865 052d 38050000 		.4byte	0x538
 1866 0531 0E       		.uleb128 0xe
 1867 0532 2F020000 		.4byte	0x22f
 1868 0536 01       		.byte	0x1
 1869 0537 00       		.byte	0
 1870 0538 09       		.uleb128 0x9
 1871 0539 28050000 		.4byte	0x528
 1872 053d 08       		.uleb128 0x8
 1873 053e 38050000 		.4byte	0x538
 1874 0542 0D       		.uleb128 0xd
 1875 0543 64020000 		.4byte	0x264
 1876 0547 52050000 		.4byte	0x552
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 98


 1877 054b 0E       		.uleb128 0xe
 1878 054c 2F020000 		.4byte	0x22f
 1879 0550 03       		.byte	0x3
 1880 0551 00       		.byte	0
 1881 0552 09       		.uleb128 0x9
 1882 0553 42050000 		.4byte	0x542
 1883 0557 08       		.uleb128 0x8
 1884 0558 52050000 		.4byte	0x552
 1885 055c 0D       		.uleb128 0xd
 1886 055d 64020000 		.4byte	0x264
 1887 0561 6C050000 		.4byte	0x56c
 1888 0565 0E       		.uleb128 0xe
 1889 0566 2F020000 		.4byte	0x22f
 1890 056a 04       		.byte	0x4
 1891 056b 00       		.byte	0
 1892 056c 09       		.uleb128 0x9
 1893 056d 5C050000 		.4byte	0x55c
 1894 0571 08       		.uleb128 0x8
 1895 0572 6C050000 		.4byte	0x56c
 1896 0576 0D       		.uleb128 0xd
 1897 0577 53020000 		.4byte	0x253
 1898 057b 86050000 		.4byte	0x586
 1899 057f 0E       		.uleb128 0xe
 1900 0580 2F020000 		.4byte	0x22f
 1901 0584 04       		.byte	0x4
 1902 0585 00       		.byte	0
 1903 0586 10       		.uleb128 0x10
 1904 0587 FA030000 		.4byte	.LASF109
 1905 058b 02       		.byte	0x2
 1906 058c D401     		.2byte	0x1d4
 1907 058e 03       		.byte	0x3
 1908 058f B7030000 		.4byte	0x3b7
 1909 0593 11       		.uleb128 0x11
 1910 0594 10       		.byte	0x10
 1911 0595 02       		.byte	0x2
 1912 0596 FC02     		.2byte	0x2fc
 1913 0598 09       		.byte	0x9
 1914 0599 DE050000 		.4byte	0x5de
 1915 059d 0B       		.uleb128 0xb
 1916 059e D2090000 		.4byte	.LASF110
 1917 05a2 02       		.byte	0x2
 1918 05a3 FE02     		.2byte	0x2fe
 1919 05a5 12       		.byte	0x12
 1920 05a6 5F020000 		.4byte	0x25f
 1921 05aa 02       		.byte	0x2
 1922 05ab 23       		.byte	0x23
 1923 05ac 00       		.uleb128 0
 1924 05ad 0B       		.uleb128 0xb
 1925 05ae 56060000 		.4byte	.LASF111
 1926 05b2 02       		.byte	0x2
 1927 05b3 FF02     		.2byte	0x2ff
 1928 05b5 12       		.byte	0x12
 1929 05b6 5F020000 		.4byte	0x25f
 1930 05ba 02       		.byte	0x2
 1931 05bb 23       		.byte	0x23
 1932 05bc 04       		.uleb128 0x4
 1933 05bd 0C       		.uleb128 0xc
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 99


 1934 05be 56414C00 		.ascii	"VAL\000"
 1935 05c2 02       		.byte	0x2
 1936 05c3 0003     		.2byte	0x300
 1937 05c5 12       		.byte	0x12
 1938 05c6 5F020000 		.4byte	0x25f
 1939 05ca 02       		.byte	0x2
 1940 05cb 23       		.byte	0x23
 1941 05cc 08       		.uleb128 0x8
 1942 05cd 0B       		.uleb128 0xb
 1943 05ce 5D040000 		.4byte	.LASF112
 1944 05d2 02       		.byte	0x2
 1945 05d3 0103     		.2byte	0x301
 1946 05d5 12       		.byte	0x12
 1947 05d6 64020000 		.4byte	0x264
 1948 05da 02       		.byte	0x2
 1949 05db 23       		.byte	0x23
 1950 05dc 0C       		.uleb128 0xc
 1951 05dd 00       		.byte	0
 1952 05de 10       		.uleb128 0x10
 1953 05df 19050000 		.4byte	.LASF113
 1954 05e3 02       		.byte	0x2
 1955 05e4 0203     		.2byte	0x302
 1956 05e6 03       		.byte	0x3
 1957 05e7 93050000 		.4byte	0x593
 1958 05eb 11       		.uleb128 0x11
 1959 05ec 2C       		.byte	0x2c
 1960 05ed 02       		.byte	0x2
 1961 05ee BD04     		.2byte	0x4bd
 1962 05f0 09       		.byte	0x9
 1963 05f1 A6060000 		.4byte	0x6a6
 1964 05f5 0B       		.uleb128 0xb
 1965 05f6 3B090000 		.4byte	.LASF114
 1966 05fa 02       		.byte	0x2
 1967 05fb BF04     		.2byte	0x4bf
 1968 05fd 12       		.byte	0x12
 1969 05fe 64020000 		.4byte	0x264
 1970 0602 02       		.byte	0x2
 1971 0603 23       		.byte	0x23
 1972 0604 00       		.uleb128 0
 1973 0605 0B       		.uleb128 0xb
 1974 0606 D2090000 		.4byte	.LASF110
 1975 060a 02       		.byte	0x2
 1976 060b C004     		.2byte	0x4c0
 1977 060d 12       		.byte	0x12
 1978 060e 5F020000 		.4byte	0x25f
 1979 0612 02       		.byte	0x2
 1980 0613 23       		.byte	0x23
 1981 0614 04       		.uleb128 0x4
 1982 0615 0C       		.uleb128 0xc
 1983 0616 524E5200 		.ascii	"RNR\000"
 1984 061a 02       		.byte	0x2
 1985 061b C104     		.2byte	0x4c1
 1986 061d 12       		.byte	0x12
 1987 061e 5F020000 		.4byte	0x25f
 1988 0622 02       		.byte	0x2
 1989 0623 23       		.byte	0x23
 1990 0624 08       		.uleb128 0x8
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 100


 1991 0625 0B       		.uleb128 0xb
 1992 0626 4A080000 		.4byte	.LASF115
 1993 062a 02       		.byte	0x2
 1994 062b C204     		.2byte	0x4c2
 1995 062d 12       		.byte	0x12
 1996 062e 5F020000 		.4byte	0x25f
 1997 0632 02       		.byte	0x2
 1998 0633 23       		.byte	0x23
 1999 0634 0C       		.uleb128 0xc
 2000 0635 0B       		.uleb128 0xb
 2001 0636 06090000 		.4byte	.LASF116
 2002 063a 02       		.byte	0x2
 2003 063b C304     		.2byte	0x4c3
 2004 063d 12       		.byte	0x12
 2005 063e 5F020000 		.4byte	0x25f
 2006 0642 02       		.byte	0x2
 2007 0643 23       		.byte	0x23
 2008 0644 10       		.uleb128 0x10
 2009 0645 0B       		.uleb128 0xb
 2010 0646 2F030000 		.4byte	.LASF117
 2011 064a 02       		.byte	0x2
 2012 064b C404     		.2byte	0x4c4
 2013 064d 12       		.byte	0x12
 2014 064e 5F020000 		.4byte	0x25f
 2015 0652 02       		.byte	0x2
 2016 0653 23       		.byte	0x23
 2017 0654 14       		.uleb128 0x14
 2018 0655 0B       		.uleb128 0xb
 2019 0656 A7020000 		.4byte	.LASF118
 2020 065a 02       		.byte	0x2
 2021 065b C504     		.2byte	0x4c5
 2022 065d 12       		.byte	0x12
 2023 065e 5F020000 		.4byte	0x25f
 2024 0662 02       		.byte	0x2
 2025 0663 23       		.byte	0x23
 2026 0664 18       		.uleb128 0x18
 2027 0665 0B       		.uleb128 0xb
 2028 0666 37030000 		.4byte	.LASF119
 2029 066a 02       		.byte	0x2
 2030 066b C604     		.2byte	0x4c6
 2031 066d 12       		.byte	0x12
 2032 066e 5F020000 		.4byte	0x25f
 2033 0672 02       		.byte	0x2
 2034 0673 23       		.byte	0x23
 2035 0674 1C       		.uleb128 0x1c
 2036 0675 0B       		.uleb128 0xb
 2037 0676 90010000 		.4byte	.LASF120
 2038 067a 02       		.byte	0x2
 2039 067b C704     		.2byte	0x4c7
 2040 067d 12       		.byte	0x12
 2041 067e 5F020000 		.4byte	0x25f
 2042 0682 02       		.byte	0x2
 2043 0683 23       		.byte	0x23
 2044 0684 20       		.uleb128 0x20
 2045 0685 0B       		.uleb128 0xb
 2046 0686 3F030000 		.4byte	.LASF121
 2047 068a 02       		.byte	0x2
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 101


 2048 068b C804     		.2byte	0x4c8
 2049 068d 12       		.byte	0x12
 2050 068e 5F020000 		.4byte	0x25f
 2051 0692 02       		.byte	0x2
 2052 0693 23       		.byte	0x23
 2053 0694 24       		.uleb128 0x24
 2054 0695 0B       		.uleb128 0xb
 2055 0696 98010000 		.4byte	.LASF122
 2056 069a 02       		.byte	0x2
 2057 069b C904     		.2byte	0x4c9
 2058 069d 12       		.byte	0x12
 2059 069e 5F020000 		.4byte	0x25f
 2060 06a2 02       		.byte	0x2
 2061 06a3 23       		.byte	0x23
 2062 06a4 28       		.uleb128 0x28
 2063 06a5 00       		.byte	0
 2064 06a6 10       		.uleb128 0x10
 2065 06a7 63040000 		.4byte	.LASF123
 2066 06ab 02       		.byte	0x2
 2067 06ac CA04     		.2byte	0x4ca
 2068 06ae 03       		.byte	0x3
 2069 06af EB050000 		.4byte	0x5eb
 2070 06b3 02       		.uleb128 0x2
 2071 06b4 07       		.byte	0x7
 2072 06b5 01       		.byte	0x1
 2073 06b6 DF010000 		.4byte	0x1df
 2074 06ba 07       		.byte	0x7
 2075 06bb BB       		.byte	0xbb
 2076 06bc 01       		.byte	0x1
 2077 06bd CE060000 		.4byte	0x6ce
 2078 06c1 04       		.uleb128 0x4
 2079 06c2 66070000 		.4byte	.LASF124
 2080 06c6 00       		.byte	0
 2081 06c7 12       		.uleb128 0x12
 2082 06c8 53455400 		.ascii	"SET\000"
 2083 06cc 01       		.byte	0x1
 2084 06cd 00       		.byte	0
 2085 06ce 05       		.uleb128 0x5
 2086 06cf 08       		.byte	0x8
 2087 06d0 04       		.byte	0x4
 2088 06d1 BE080000 		.4byte	.LASF125
 2089 06d5 13       		.uleb128 0x13
 2090 06d6 10       		.byte	0x10
 2091 06d7 08       		.byte	0x8
 2092 06d8 32       		.byte	0x32
 2093 06d9 09       		.byte	0x9
 2094 06da 84070000 		.4byte	0x784
 2095 06de 14       		.uleb128 0x14
 2096 06df 330A0000 		.4byte	.LASF126
 2097 06e3 08       		.byte	0x8
 2098 06e4 34       		.byte	0x34
 2099 06e5 1A       		.byte	0x1a
 2100 06e6 36020000 		.4byte	0x236
 2101 06ea 02       		.byte	0x2
 2102 06eb 23       		.byte	0x23
 2103 06ec 00       		.uleb128 0
 2104 06ed 14       		.uleb128 0x14
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 102


 2105 06ee 41060000 		.4byte	.LASF127
 2106 06f2 08       		.byte	0x8
 2107 06f3 36       		.byte	0x36
 2108 06f4 1A       		.byte	0x1a
 2109 06f5 36020000 		.4byte	0x236
 2110 06f9 02       		.byte	0x2
 2111 06fa 23       		.byte	0x23
 2112 06fb 01       		.uleb128 0x1
 2113 06fc 14       		.uleb128 0x14
 2114 06fd 25000000 		.4byte	.LASF128
 2115 0701 08       		.byte	0x8
 2116 0702 38       		.byte	0x38
 2117 0703 1A       		.byte	0x1a
 2118 0704 53020000 		.4byte	0x253
 2119 0708 02       		.byte	0x2
 2120 0709 23       		.byte	0x23
 2121 070a 04       		.uleb128 0x4
 2122 070b 14       		.uleb128 0x14
 2123 070c 25070000 		.4byte	.LASF129
 2124 0710 08       		.byte	0x8
 2125 0711 39       		.byte	0x39
 2126 0712 1A       		.byte	0x1a
 2127 0713 36020000 		.4byte	0x236
 2128 0717 02       		.byte	0x2
 2129 0718 23       		.byte	0x23
 2130 0719 08       		.uleb128 0x8
 2131 071a 14       		.uleb128 0x14
 2132 071b AC0A0000 		.4byte	.LASF130
 2133 071f 08       		.byte	0x8
 2134 0720 3B       		.byte	0x3b
 2135 0721 1A       		.byte	0x1a
 2136 0722 36020000 		.4byte	0x236
 2137 0726 02       		.byte	0x2
 2138 0727 23       		.byte	0x23
 2139 0728 09       		.uleb128 0x9
 2140 0729 14       		.uleb128 0x14
 2141 072a 05000000 		.4byte	.LASF131
 2142 072e 08       		.byte	0x8
 2143 072f 3D       		.byte	0x3d
 2144 0730 1A       		.byte	0x1a
 2145 0731 36020000 		.4byte	0x236
 2146 0735 02       		.byte	0x2
 2147 0736 23       		.byte	0x23
 2148 0737 0A       		.uleb128 0xa
 2149 0738 14       		.uleb128 0x14
 2150 0739 CD040000 		.4byte	.LASF132
 2151 073d 08       		.byte	0x8
 2152 073e 3F       		.byte	0x3f
 2153 073f 1A       		.byte	0x1a
 2154 0740 36020000 		.4byte	0x236
 2155 0744 02       		.byte	0x2
 2156 0745 23       		.byte	0x23
 2157 0746 0B       		.uleb128 0xb
 2158 0747 14       		.uleb128 0x14
 2159 0748 19070000 		.4byte	.LASF133
 2160 074c 08       		.byte	0x8
 2161 074d 41       		.byte	0x41
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 103


 2162 074e 1A       		.byte	0x1a
 2163 074f 36020000 		.4byte	0x236
 2164 0753 02       		.byte	0x2
 2165 0754 23       		.byte	0x23
 2166 0755 0C       		.uleb128 0xc
 2167 0756 14       		.uleb128 0x14
 2168 0757 5D0A0000 		.4byte	.LASF134
 2169 075b 08       		.byte	0x8
 2170 075c 43       		.byte	0x43
 2171 075d 1A       		.byte	0x1a
 2172 075e 36020000 		.4byte	0x236
 2173 0762 02       		.byte	0x2
 2174 0763 23       		.byte	0x23
 2175 0764 0D       		.uleb128 0xd
 2176 0765 14       		.uleb128 0x14
 2177 0766 9A030000 		.4byte	.LASF135
 2178 076a 08       		.byte	0x8
 2179 076b 45       		.byte	0x45
 2180 076c 1A       		.byte	0x1a
 2181 076d 36020000 		.4byte	0x236
 2182 0771 02       		.byte	0x2
 2183 0772 23       		.byte	0x23
 2184 0773 0E       		.uleb128 0xe
 2185 0774 14       		.uleb128 0x14
 2186 0775 BD010000 		.4byte	.LASF136
 2187 0779 08       		.byte	0x8
 2188 077a 47       		.byte	0x47
 2189 077b 1A       		.byte	0x1a
 2190 077c 36020000 		.4byte	0x236
 2191 0780 02       		.byte	0x2
 2192 0781 23       		.byte	0x23
 2193 0782 0F       		.uleb128 0xf
 2194 0783 00       		.byte	0
 2195 0784 06       		.uleb128 0x6
 2196 0785 83030000 		.4byte	.LASF137
 2197 0789 08       		.byte	0x8
 2198 078a 49       		.byte	0x49
 2199 078b 02       		.byte	0x2
 2200 078c D5060000 		.4byte	0x6d5
 2201 0790 15       		.uleb128 0x15
 2202 0791 01       		.byte	0x1
 2203 0792 60090000 		.4byte	.LASF138
 2204 0796 01       		.byte	0x1
 2205 0797 CE01     		.2byte	0x1ce
 2206 0799 06       		.byte	0x6
 2207 079a 01       		.byte	0x1
 2208 079b 64020000 		.4byte	.LFB150
 2209 079f C4020000 		.4byte	.LFE150
 2210 07a3 02       		.byte	0x2
 2211 07a4 7D       		.byte	0x7d
 2212 07a5 00       		.sleb128 0
 2213 07a6 01       		.byte	0x1
 2214 07a7 BB070000 		.4byte	0x7bb
 2215 07ab 16       		.uleb128 0x16
 2216 07ac 51030000 		.4byte	.LASF143
 2217 07b0 01       		.byte	0x1
 2218 07b1 CE01     		.2byte	0x1ce
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 104


 2219 07b3 33       		.byte	0x33
 2220 07b4 BB070000 		.4byte	0x7bb
 2221 07b8 01       		.byte	0x1
 2222 07b9 50       		.byte	0x50
 2223 07ba 00       		.byte	0
 2224 07bb 17       		.uleb128 0x17
 2225 07bc 04       		.byte	0x4
 2226 07bd 84070000 		.4byte	0x784
 2227 07c1 15       		.uleb128 0x15
 2228 07c2 01       		.byte	0x1
 2229 07c3 97020000 		.4byte	.LASF139
 2230 07c7 01       		.byte	0x1
 2231 07c8 BE01     		.2byte	0x1be
 2232 07ca 06       		.byte	0x6
 2233 07cb 01       		.byte	0x1
 2234 07cc 50020000 		.4byte	.LFB149
 2235 07d0 64020000 		.4byte	.LFE149
 2236 07d4 02       		.byte	0x2
 2237 07d5 7D       		.byte	0x7d
 2238 07d6 00       		.sleb128 0
 2239 07d7 01       		.byte	0x1
 2240 07d8 F3070000 		.4byte	0x7f3
 2241 07dc 18       		.uleb128 0x18
 2242 07dd C0100000 		.4byte	0x10c0
 2243 07e1 50020000 		.4byte	.LBI108
 2244 07e5 02       		.byte	.LVU277
 2245 07e6 50020000 		.4byte	.LBB108
 2246 07ea 54020000 		.4byte	.LBE108
 2247 07ee 01       		.byte	0x1
 2248 07ef C101     		.2byte	0x1c1
 2249 07f1 03       		.byte	0x3
 2250 07f2 00       		.byte	0
 2251 07f3 15       		.uleb128 0x15
 2252 07f4 01       		.byte	0x1
 2253 07f5 C3090000 		.4byte	.LASF140
 2254 07f9 01       		.byte	0x1
 2255 07fa AF01     		.2byte	0x1af
 2256 07fc 06       		.byte	0x6
 2257 07fd 01       		.byte	0x1
 2258 07fe 38020000 		.4byte	.LFB148
 2259 0802 50020000 		.4byte	.LFE148
 2260 0806 02       		.byte	0x2
 2261 0807 7D       		.byte	0x7d
 2262 0808 00       		.sleb128 0
 2263 0809 01       		.byte	0x1
 2264 080a 50080000 		.4byte	0x850
 2265 080e 19       		.uleb128 0x19
 2266 080f AF020000 		.4byte	.LASF145
 2267 0813 01       		.byte	0x1
 2268 0814 AF01     		.2byte	0x1af
 2269 0816 1E       		.byte	0x1e
 2270 0817 53020000 		.4byte	0x253
 2271 081b 04000000 		.4byte	.LLST44
 2272 081f 00000000 		.4byte	.LVUS44
 2273 0823 18       		.uleb128 0x18
 2274 0824 CB100000 		.4byte	0x10cb
 2275 0828 42020000 		.4byte	.LBI104
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 105


 2276 082c 01       		.byte	.LVU269
 2277 082d 42020000 		.4byte	.LBB104
 2278 0831 46020000 		.4byte	.LBE104
 2279 0835 01       		.byte	0x1
 2280 0836 B501     		.2byte	0x1b5
 2281 0838 03       		.byte	0x3
 2282 0839 18       		.uleb128 0x18
 2283 083a D6100000 		.4byte	0x10d6
 2284 083e 46020000 		.4byte	.LBI106
 2285 0842 01       		.byte	.LVU272
 2286 0843 46020000 		.4byte	.LBB106
 2287 0847 4A020000 		.4byte	.LBE106
 2288 084b 01       		.byte	0x1
 2289 084c B601     		.2byte	0x1b6
 2290 084e 03       		.byte	0x3
 2291 084f 00       		.byte	0
 2292 0850 1A       		.uleb128 0x1a
 2293 0851 01       		.byte	0x1
 2294 0852 EB060000 		.4byte	.LASF192
 2295 0856 01       		.byte	0x1
 2296 0857 9C01     		.2byte	0x19c
 2297 0859 0D       		.byte	0xd
 2298 085a 01       		.byte	0x1
 2299 085b 2E020000 		.4byte	.LFB147
 2300 085f 30020000 		.4byte	.LFE147
 2301 0863 02       		.byte	0x2
 2302 0864 7D       		.byte	0x7d
 2303 0865 00       		.sleb128 0
 2304 0866 01       		.byte	0x1
 2305 0867 1B       		.uleb128 0x1b
 2306 0868 01       		.byte	0x1
 2307 0869 00020000 		.4byte	.LASF141
 2308 086d 01       		.byte	0x1
 2309 086e 9301     		.2byte	0x193
 2310 0870 06       		.byte	0x6
 2311 0871 01       		.byte	0x1
 2312 0872 30020000 		.4byte	.LFB146
 2313 0876 38020000 		.4byte	.LFE146
 2314 087a 25000000 		.4byte	.LLST43
 2315 087e 01       		.byte	0x1
 2316 087f 8D080000 		.4byte	0x88d
 2317 0883 1C       		.uleb128 0x1c
 2318 0884 36020000 		.4byte	.LVL63
 2319 0888 50080000 		.4byte	0x850
 2320 088c 00       		.byte	0
 2321 088d 15       		.uleb128 0x15
 2322 088e 01       		.byte	0x1
 2323 088f 0B090000 		.4byte	.LASF142
 2324 0893 01       		.byte	0x1
 2325 0894 8101     		.2byte	0x181
 2326 0896 06       		.byte	0x6
 2327 0897 01       		.byte	0x1
 2328 0898 18020000 		.4byte	.LFB145
 2329 089c 2E020000 		.4byte	.LFE145
 2330 08a0 02       		.byte	0x2
 2331 08a1 7D       		.byte	0x7d
 2332 08a2 00       		.sleb128 0
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 106


 2333 08a3 01       		.byte	0x1
 2334 08a4 B8080000 		.4byte	0x8b8
 2335 08a8 16       		.uleb128 0x16
 2336 08a9 47030000 		.4byte	.LASF144
 2337 08ad 01       		.byte	0x1
 2338 08ae 8101     		.2byte	0x181
 2339 08b0 2B       		.byte	0x2b
 2340 08b1 53020000 		.4byte	0x253
 2341 08b5 01       		.byte	0x1
 2342 08b6 50       		.byte	0x50
 2343 08b7 00       		.byte	0
 2344 08b8 1D       		.uleb128 0x1d
 2345 08b9 01       		.byte	0x1
 2346 08ba D2050000 		.4byte	.LASF148
 2347 08be 01       		.byte	0x1
 2348 08bf 7301     		.2byte	0x173
 2349 08c1 0A       		.byte	0xa
 2350 08c2 01       		.byte	0x1
 2351 08c3 53020000 		.4byte	0x253
 2352 08c7 F4010000 		.4byte	.LFB144
 2353 08cb 18020000 		.4byte	.LFE144
 2354 08cf 02       		.byte	0x2
 2355 08d0 7D       		.byte	0x7d
 2356 08d1 00       		.sleb128 0
 2357 08d2 01       		.byte	0x1
 2358 08d3 11090000 		.4byte	0x911
 2359 08d7 19       		.uleb128 0x19
 2360 08d8 29060000 		.4byte	.LASF146
 2361 08dc 01       		.byte	0x1
 2362 08dd 7301     		.2byte	0x173
 2363 08df 27       		.byte	0x27
 2364 08e0 C7010000 		.4byte	0x1c7
 2365 08e4 49000000 		.4byte	.LLST41
 2366 08e8 45000000 		.4byte	.LVUS41
 2367 08ec 1E       		.uleb128 0x1e
 2368 08ed C40F0000 		.4byte	0xfc4
 2369 08f1 F4010000 		.4byte	.LBI102
 2370 08f5 02       		.byte	.LVU237
 2371 08f6 F4010000 		.4byte	.LBB102
 2372 08fa 12020000 		.4byte	.LBE102
 2373 08fe 01       		.byte	0x1
 2374 08ff 7601     		.2byte	0x176
 2375 0901 0A       		.byte	0xa
 2376 0902 1F       		.uleb128 0x1f
 2377 0903 D70F0000 		.4byte	0xfd7
 2378 0907 6E000000 		.4byte	.LLST42
 2379 090b 6A000000 		.4byte	.LVUS42
 2380 090f 00       		.byte	0
 2381 0910 00       		.byte	0
 2382 0911 15       		.uleb128 0x15
 2383 0912 01       		.byte	0x1
 2384 0913 2C020000 		.4byte	.LASF147
 2385 0917 01       		.byte	0x1
 2386 0918 6201     		.2byte	0x162
 2387 091a 06       		.byte	0x6
 2388 091b 01       		.byte	0x1
 2389 091c D4010000 		.4byte	.LFB143
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 107


 2390 0920 F4010000 		.4byte	.LFE143
 2391 0924 02       		.byte	0x2
 2392 0925 7D       		.byte	0x7d
 2393 0926 00       		.sleb128 0
 2394 0927 01       		.byte	0x1
 2395 0928 66090000 		.4byte	0x966
 2396 092c 19       		.uleb128 0x19
 2397 092d 29060000 		.4byte	.LASF146
 2398 0931 01       		.byte	0x1
 2399 0932 6201     		.2byte	0x162
 2400 0934 29       		.byte	0x29
 2401 0935 C7010000 		.4byte	0x1c7
 2402 0939 93000000 		.4byte	.LLST39
 2403 093d 8F000000 		.4byte	.LVUS39
 2404 0941 1E       		.uleb128 0x1e
 2405 0942 E50F0000 		.4byte	0xfe5
 2406 0946 D4010000 		.4byte	.LBI100
 2407 094a 03       		.byte	.LVU224
 2408 094b D4010000 		.4byte	.LBB100
 2409 094f EC010000 		.4byte	.LBE100
 2410 0953 01       		.byte	0x1
 2411 0954 6801     		.2byte	0x168
 2412 0956 03       		.byte	0x3
 2413 0957 1F       		.uleb128 0x1f
 2414 0958 F40F0000 		.4byte	0xff4
 2415 095c B8000000 		.4byte	.LLST40
 2416 0960 B4000000 		.4byte	.LVUS40
 2417 0964 00       		.byte	0
 2418 0965 00       		.byte	0
 2419 0966 1D       		.uleb128 0x1d
 2420 0967 01       		.byte	0x1
 2421 0968 03040000 		.4byte	.LASF149
 2422 096c 01       		.byte	0x1
 2423 096d 5201     		.2byte	0x152
 2424 096f 0A       		.byte	0xa
 2425 0970 01       		.byte	0x1
 2426 0971 53020000 		.4byte	0x253
 2427 0975 B0010000 		.4byte	.LFB142
 2428 0979 D4010000 		.4byte	.LFE142
 2429 097d 02       		.byte	0x2
 2430 097e 7D       		.byte	0x7d
 2431 097f 00       		.sleb128 0
 2432 0980 01       		.byte	0x1
 2433 0981 BF090000 		.4byte	0x9bf
 2434 0985 19       		.uleb128 0x19
 2435 0986 29060000 		.4byte	.LASF146
 2436 098a 01       		.byte	0x1
 2437 098b 5201     		.2byte	0x152
 2438 098d 2B       		.byte	0x2b
 2439 098e C7010000 		.4byte	0x1c7
 2440 0992 DD000000 		.4byte	.LLST37
 2441 0996 D9000000 		.4byte	.LVUS37
 2442 099a 1E       		.uleb128 0x1e
 2443 099b 1F100000 		.4byte	0x101f
 2444 099f B0010000 		.4byte	.LBI98
 2445 09a3 03       		.byte	.LVU208
 2446 09a4 B0010000 		.4byte	.LBB98
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 108


 2447 09a8 CE010000 		.4byte	.LBE98
 2448 09ac 01       		.byte	0x1
 2449 09ad 5801     		.2byte	0x158
 2450 09af 0A       		.byte	0xa
 2451 09b0 1F       		.uleb128 0x1f
 2452 09b1 32100000 		.4byte	0x1032
 2453 09b5 02010000 		.4byte	.LLST38
 2454 09b9 FE000000 		.4byte	.LVUS38
 2455 09bd 00       		.byte	0
 2456 09be 00       		.byte	0
 2457 09bf 15       		.uleb128 0x15
 2458 09c0 01       		.byte	0x1
 2459 09c1 12060000 		.4byte	.LASF150
 2460 09c5 01       		.byte	0x1
 2461 09c6 4001     		.2byte	0x140
 2462 09c8 06       		.byte	0x6
 2463 09c9 01       		.byte	0x1
 2464 09ca 90010000 		.4byte	.LFB141
 2465 09ce B0010000 		.4byte	.LFE141
 2466 09d2 02       		.byte	0x2
 2467 09d3 7D       		.byte	0x7d
 2468 09d4 00       		.sleb128 0
 2469 09d5 01       		.byte	0x1
 2470 09d6 140A0000 		.4byte	0xa14
 2471 09da 19       		.uleb128 0x19
 2472 09db 29060000 		.4byte	.LASF146
 2473 09df 01       		.byte	0x1
 2474 09e0 4001     		.2byte	0x140
 2475 09e2 27       		.byte	0x27
 2476 09e3 C7010000 		.4byte	0x1c7
 2477 09e7 27010000 		.4byte	.LLST35
 2478 09eb 23010000 		.4byte	.LVUS35
 2479 09ef 1E       		.uleb128 0x1e
 2480 09f0 02100000 		.4byte	0x1002
 2481 09f4 90010000 		.4byte	.LBI96
 2482 09f8 03       		.byte	.LVU194
 2483 09f9 90010000 		.4byte	.LBB96
 2484 09fd A8010000 		.4byte	.LBE96
 2485 0a01 01       		.byte	0x1
 2486 0a02 4601     		.2byte	0x146
 2487 0a04 03       		.byte	0x3
 2488 0a05 1F       		.uleb128 0x1f
 2489 0a06 11100000 		.4byte	0x1011
 2490 0a0a 4C010000 		.4byte	.LLST36
 2491 0a0e 48010000 		.4byte	.LVUS36
 2492 0a12 00       		.byte	0
 2493 0a13 00       		.byte	0
 2494 0a14 1B       		.uleb128 0x1b
 2495 0a15 01       		.byte	0x1
 2496 0a16 BB020000 		.4byte	.LASF151
 2497 0a1a 01       		.byte	0x1
 2498 0a1b 3101     		.2byte	0x131
 2499 0a1d 06       		.byte	0x6
 2500 0a1e 01       		.byte	0x1
 2501 0a1f 30010000 		.4byte	.LFB140
 2502 0a23 90010000 		.4byte	.LFE140
 2503 0a27 6D010000 		.4byte	.LLST24
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 109


 2504 0a2b 01       		.byte	0x1
 2505 0a2c 0F0B0000 		.4byte	0xb0f
 2506 0a30 19       		.uleb128 0x19
 2507 0a31 29060000 		.4byte	.LASF146
 2508 0a35 01       		.byte	0x1
 2509 0a36 3101     		.2byte	0x131
 2510 0a38 25       		.byte	0x25
 2511 0a39 C7010000 		.4byte	0x1c7
 2512 0a3d 91010000 		.4byte	.LLST25
 2513 0a41 8D010000 		.4byte	.LVUS25
 2514 0a45 19       		.uleb128 0x19
 2515 0a46 CA010000 		.4byte	.LASF152
 2516 0a4a 01       		.byte	0x1
 2517 0a4b 3101     		.2byte	0x131
 2518 0a4d 34       		.byte	0x34
 2519 0a4e 53020000 		.4byte	0x253
 2520 0a52 B8010000 		.4byte	.LLST26
 2521 0a56 B2010000 		.4byte	.LVUS26
 2522 0a5a 16       		.uleb128 0x16
 2523 0a5b 31000000 		.4byte	.LASF153
 2524 0a5f 01       		.byte	0x1
 2525 0a60 3101     		.2byte	0x131
 2526 0a62 4D       		.byte	0x4d
 2527 0a63 0F0B0000 		.4byte	0xb0f
 2528 0a67 01       		.byte	0x1
 2529 0a68 52       		.byte	0x52
 2530 0a69 16       		.uleb128 0x16
 2531 0a6a 40090000 		.4byte	.LASF154
 2532 0a6e 01       		.byte	0x1
 2533 0a6f 3101     		.2byte	0x131
 2534 0a71 69       		.byte	0x69
 2535 0a72 0F0B0000 		.4byte	0xb0f
 2536 0a76 01       		.byte	0x1
 2537 0a77 53       		.byte	0x53
 2538 0a78 20       		.uleb128 0x20
 2539 0a79 790F0000 		.4byte	0xf79
 2540 0a7d 32010000 		.4byte	.LBI90
 2541 0a81 02       		.byte	.LVU156
 2542 0a82 18000000 		.4byte	.Ldebug_ranges0+0x18
 2543 0a86 01       		.byte	0x1
 2544 0a87 3601     		.2byte	0x136
 2545 0a89 03       		.byte	0x3
 2546 0a8a 9C0A0000 		.4byte	0xa9c
 2547 0a8e 1F       		.uleb128 0x1f
 2548 0a8f 8C0F0000 		.4byte	0xf8c
 2549 0a93 EA010000 		.4byte	.LLST27
 2550 0a97 E4010000 		.4byte	.LVUS27
 2551 0a9b 00       		.byte	0
 2552 0a9c 1E       		.uleb128 0x1e
 2553 0a9d AC0E0000 		.4byte	0xeac
 2554 0aa1 44010000 		.4byte	.LBI93
 2555 0aa5 01       		.byte	.LVU164
 2556 0aa6 44010000 		.4byte	.LBB93
 2557 0aaa 7C010000 		.4byte	.LBE93
 2558 0aae 01       		.byte	0x1
 2559 0aaf 3601     		.2byte	0x136
 2560 0ab1 03       		.byte	0x3
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 110


 2561 0ab2 1F       		.uleb128 0x1f
 2562 0ab3 E20E0000 		.4byte	0xee2
 2563 0ab7 1B020000 		.4byte	.LLST28
 2564 0abb 19020000 		.4byte	.LVUS28
 2565 0abf 1F       		.uleb128 0x1f
 2566 0ac0 D50E0000 		.4byte	0xed5
 2567 0ac4 30020000 		.4byte	.LLST29
 2568 0ac8 2E020000 		.4byte	.LVUS29
 2569 0acc 1F       		.uleb128 0x1f
 2570 0acd C80E0000 		.4byte	0xec8
 2571 0ad1 47020000 		.4byte	.LLST30
 2572 0ad5 43020000 		.4byte	.LVUS30
 2573 0ad9 1F       		.uleb128 0x1f
 2574 0ada BB0E0000 		.4byte	0xebb
 2575 0ade 6A020000 		.4byte	.LLST31
 2576 0ae2 68020000 		.4byte	.LVUS31
 2577 0ae6 21       		.uleb128 0x21
 2578 0ae7 EF0E0000 		.4byte	0xeef
 2579 0aeb 83020000 		.4byte	.LLST32
 2580 0aef 7D020000 		.4byte	.LVUS32
 2581 0af3 21       		.uleb128 0x21
 2582 0af4 FC0E0000 		.4byte	0xefc
 2583 0af8 B9020000 		.4byte	.LLST33
 2584 0afc B3020000 		.4byte	.LVUS33
 2585 0b00 21       		.uleb128 0x21
 2586 0b01 090F0000 		.4byte	0xf09
 2587 0b05 18030000 		.4byte	.LLST34
 2588 0b09 16030000 		.4byte	.LVUS34
 2589 0b0d 00       		.byte	0
 2590 0b0e 00       		.byte	0
 2591 0b0f 17       		.uleb128 0x17
 2592 0b10 04       		.byte	0x4
 2593 0b11 53020000 		.4byte	0x253
 2594 0b15 09       		.uleb128 0x9
 2595 0b16 0F0B0000 		.4byte	0xb0f
 2596 0b1a 1D       		.uleb128 0x1d
 2597 0b1b 01       		.byte	0x1
 2598 0b1c 94090000 		.4byte	.LASF155
 2599 0b20 01       		.byte	0x1
 2600 0b21 1601     		.2byte	0x116
 2601 0b23 0A       		.byte	0xa
 2602 0b24 01       		.byte	0x1
 2603 0b25 53020000 		.4byte	0x253
 2604 0b29 20010000 		.4byte	.LFB139
 2605 0b2d 30010000 		.4byte	.LFE139
 2606 0b31 02       		.byte	0x2
 2607 0b32 7D       		.byte	0x7d
 2608 0b33 00       		.sleb128 0
 2609 0b34 01       		.byte	0x1
 2610 0b35 500B0000 		.4byte	0xb50
 2611 0b39 18       		.uleb128 0x18
 2612 0b3a 7A100000 		.4byte	0x107a
 2613 0b3e 20010000 		.4byte	.LBI84
 2614 0b42 02       		.byte	.LVU148
 2615 0b43 20010000 		.4byte	.LBB84
 2616 0b47 24010000 		.4byte	.LBE84
 2617 0b4b 01       		.byte	0x1
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 111


 2618 0b4c 1901     		.2byte	0x119
 2619 0b4e 0A       		.byte	0xa
 2620 0b4f 00       		.byte	0
 2621 0b50 22       		.uleb128 0x22
 2622 0b51 01       		.byte	0x1
 2623 0b52 82000000 		.4byte	.LASF156
 2624 0b56 01       		.byte	0x1
 2625 0b57 FA       		.byte	0xfa
 2626 0b58 0A       		.byte	0xa
 2627 0b59 01       		.byte	0x1
 2628 0b5a 53020000 		.4byte	0x253
 2629 0b5e F8000000 		.4byte	.LFB138
 2630 0b62 20010000 		.4byte	.LFE138
 2631 0b66 02       		.byte	0x2
 2632 0b67 7D       		.byte	0x7d
 2633 0b68 00       		.sleb128 0
 2634 0b69 01       		.byte	0x1
 2635 0b6a D70B0000 		.4byte	0xbd7
 2636 0b6e 23       		.uleb128 0x23
 2637 0b6f FC080000 		.4byte	.LASF157
 2638 0b73 01       		.byte	0x1
 2639 0b74 FA       		.byte	0xfa
 2640 0b75 26       		.byte	0x26
 2641 0b76 53020000 		.4byte	0x253
 2642 0b7a 31030000 		.4byte	.LLST20
 2643 0b7e 2B030000 		.4byte	.LVUS20
 2644 0b82 24       		.uleb128 0x24
 2645 0b83 7F0E0000 		.4byte	0xe7f
 2646 0b87 F8000000 		.4byte	.LBI80
 2647 0b8b 02       		.byte	.LVU124
 2648 0b8c F8000000 		.4byte	.LBB80
 2649 0b90 1A010000 		.4byte	.LBE80
 2650 0b94 01       		.byte	0x1
 2651 0b95 FC       		.byte	0xfc
 2652 0b96 0B       		.byte	0xb
 2653 0b97 1F       		.uleb128 0x1f
 2654 0b98 920E0000 		.4byte	0xe92
 2655 0b9c 65030000 		.4byte	.LLST21
 2656 0ba0 5F030000 		.4byte	.LVUS21
 2657 0ba4 1E       		.uleb128 0x1e
 2658 0ba5 9A0F0000 		.4byte	0xf9a
 2659 0ba9 06010000 		.4byte	.LBI82
 2660 0bad 01       		.byte	.LVU131
 2661 0bae 06010000 		.4byte	.LBB82
 2662 0bb2 0E010000 		.4byte	.LBE82
 2663 0bb6 02       		.byte	0x2
 2664 0bb7 EE07     		.2byte	0x7ee
 2665 0bb9 03       		.byte	0x3
 2666 0bba 1F       		.uleb128 0x1f
 2667 0bbb B60F0000 		.4byte	0xfb6
 2668 0bbf 95030000 		.4byte	.LLST22
 2669 0bc3 93030000 		.4byte	.LVUS22
 2670 0bc7 1F       		.uleb128 0x1f
 2671 0bc8 A90F0000 		.4byte	0xfa9
 2672 0bcc AB030000 		.4byte	.LLST23
 2673 0bd0 A9030000 		.4byte	.LVUS23
 2674 0bd4 00       		.byte	0
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 112


 2675 0bd5 00       		.byte	0
 2676 0bd6 00       		.byte	0
 2677 0bd7 25       		.uleb128 0x25
 2678 0bd8 01       		.byte	0x1
 2679 0bd9 17020000 		.4byte	.LASF158
 2680 0bdd 01       		.byte	0x1
 2681 0bde ED       		.byte	0xed
 2682 0bdf 06       		.byte	0x6
 2683 0be0 01       		.byte	0x1
 2684 0be1 D4000000 		.4byte	.LFB137
 2685 0be5 F8000000 		.4byte	.LFE137
 2686 0be9 02       		.byte	0x2
 2687 0bea 7D       		.byte	0x7d
 2688 0beb 00       		.sleb128 0
 2689 0bec 01       		.byte	0x1
 2690 0bed 340C0000 		.4byte	0xc34
 2691 0bf1 24       		.uleb128 0x24
 2692 0bf2 A00E0000 		.4byte	0xea0
 2693 0bf6 D4000000 		.4byte	.LBI74
 2694 0bfa 02       		.byte	.LVU107
 2695 0bfb D4000000 		.4byte	.LBB74
 2696 0bff F8000000 		.4byte	.LBE74
 2697 0c03 01       		.byte	0x1
 2698 0c04 F0       		.byte	0xf0
 2699 0c05 03       		.byte	0x3
 2700 0c06 18       		.uleb128 0x18
 2701 0c07 CB100000 		.4byte	0x10cb
 2702 0c0b D4000000 		.4byte	.LBI76
 2703 0c0f 04       		.byte	.LVU109
 2704 0c10 D4000000 		.4byte	.LBB76
 2705 0c14 D8000000 		.4byte	.LBE76
 2706 0c18 02       		.byte	0x2
 2707 0c19 9407     		.2byte	0x794
 2708 0c1b 03       		.byte	0x3
 2709 0c1c 18       		.uleb128 0x18
 2710 0c1d CB100000 		.4byte	0x10cb
 2711 0c21 E6000000 		.4byte	.LBI78
 2712 0c25 01       		.byte	.LVU117
 2713 0c26 E6000000 		.4byte	.LBB78
 2714 0c2a EA000000 		.4byte	.LBE78
 2715 0c2e 02       		.byte	0x2
 2716 0c2f 9907     		.2byte	0x799
 2717 0c31 03       		.byte	0x3
 2718 0c32 00       		.byte	0
 2719 0c33 00       		.byte	0
 2720 0c34 25       		.uleb128 0x25
 2721 0c35 01       		.byte	0x1
 2722 0c36 82040000 		.4byte	.LASF159
 2723 0c3a 01       		.byte	0x1
 2724 0c3b E0       		.byte	0xe0
 2725 0c3c 06       		.byte	0x6
 2726 0c3d 01       		.byte	0x1
 2727 0c3e AC000000 		.4byte	.LFB136
 2728 0c42 D4000000 		.4byte	.LFE136
 2729 0c46 02       		.byte	0x2
 2730 0c47 7D       		.byte	0x7d
 2731 0c48 00       		.sleb128 0
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 113


 2732 0c49 01       		.byte	0x1
 2733 0c4a B20C0000 		.4byte	0xcb2
 2734 0c4e 23       		.uleb128 0x23
 2735 0c4f 29060000 		.4byte	.LASF146
 2736 0c53 01       		.byte	0x1
 2737 0c54 E0       		.byte	0xe0
 2738 0c55 24       		.byte	0x24
 2739 0c56 C7010000 		.4byte	0x1c7
 2740 0c5a C4030000 		.4byte	.LLST18
 2741 0c5e C0030000 		.4byte	.LVUS18
 2742 0c62 24       		.uleb128 0x24
 2743 0c63 40100000 		.4byte	0x1040
 2744 0c67 AC000000 		.4byte	.LBI62
 2745 0c6b 03       		.byte	.LVU88
 2746 0c6c AC000000 		.4byte	.LBB62
 2747 0c70 CC000000 		.4byte	.LBE62
 2748 0c74 01       		.byte	0x1
 2749 0c75 E6       		.byte	0xe6
 2750 0c76 03       		.byte	0x3
 2751 0c77 1F       		.uleb128 0x1f
 2752 0c78 4F100000 		.4byte	0x104f
 2753 0c7c E9030000 		.4byte	.LLST19
 2754 0c80 E5030000 		.4byte	.LVUS19
 2755 0c84 18       		.uleb128 0x18
 2756 0c85 CB100000 		.4byte	0x10cb
 2757 0c89 C4000000 		.4byte	.LBI64
 2758 0c8d 01       		.byte	.LVU98
 2759 0c8e C4000000 		.4byte	.LBB64
 2760 0c92 C8000000 		.4byte	.LBE64
 2761 0c96 02       		.byte	0x2
 2762 0c97 BF06     		.2byte	0x6bf
 2763 0c99 05       		.byte	0x5
 2764 0c9a 18       		.uleb128 0x18
 2765 0c9b D6100000 		.4byte	0x10d6
 2766 0c9f C8000000 		.4byte	.LBI66
 2767 0ca3 01       		.byte	.LVU101
 2768 0ca4 C8000000 		.4byte	.LBB66
 2769 0ca8 CC000000 		.4byte	.LBE66
 2770 0cac 02       		.byte	0x2
 2771 0cad C006     		.2byte	0x6c0
 2772 0caf 05       		.byte	0x5
 2773 0cb0 00       		.byte	0
 2774 0cb1 00       		.byte	0
 2775 0cb2 25       		.uleb128 0x25
 2776 0cb3 01       		.byte	0x1
 2777 0cb4 12000000 		.4byte	.LASF160
 2778 0cb8 01       		.byte	0x1
 2779 0cb9 D0       		.byte	0xd0
 2780 0cba 06       		.byte	0x6
 2781 0cbb 01       		.byte	0x1
 2782 0cbc 90000000 		.4byte	.LFB135
 2783 0cc0 AC000000 		.4byte	.LFE135
 2784 0cc4 02       		.byte	0x2
 2785 0cc5 7D       		.byte	0x7d
 2786 0cc6 00       		.sleb128 0
 2787 0cc7 01       		.byte	0x1
 2788 0cc8 040D0000 		.4byte	0xd04
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 114


 2789 0ccc 23       		.uleb128 0x23
 2790 0ccd 29060000 		.4byte	.LASF146
 2791 0cd1 01       		.byte	0x1
 2792 0cd2 D0       		.byte	0xd0
 2793 0cd3 23       		.byte	0x23
 2794 0cd4 C7010000 		.4byte	0x1c7
 2795 0cd8 0E040000 		.4byte	.LLST16
 2796 0cdc 0A040000 		.4byte	.LVUS16
 2797 0ce0 24       		.uleb128 0x24
 2798 0ce1 5D100000 		.4byte	0x105d
 2799 0ce5 90000000 		.4byte	.LBI54
 2800 0ce9 03       		.byte	.LVU72
 2801 0cea 90000000 		.4byte	.LBB54
 2802 0cee A6000000 		.4byte	.LBE54
 2803 0cf2 01       		.byte	0x1
 2804 0cf3 D6       		.byte	0xd6
 2805 0cf4 03       		.byte	0x3
 2806 0cf5 1F       		.uleb128 0x1f
 2807 0cf6 6C100000 		.4byte	0x106c
 2808 0cfa 33040000 		.4byte	.LLST17
 2809 0cfe 2F040000 		.4byte	.LVUS17
 2810 0d02 00       		.byte	0
 2811 0d03 00       		.byte	0
 2812 0d04 26       		.uleb128 0x26
 2813 0d05 01       		.byte	0x1
 2814 0d06 E7080000 		.4byte	.LASF161
 2815 0d0a 01       		.byte	0x1
 2816 0d0b BA       		.byte	0xba
 2817 0d0c 06       		.byte	0x6
 2818 0d0d 01       		.byte	0x1
 2819 0d0e 24000000 		.4byte	.LFB134
 2820 0d12 90000000 		.4byte	.LFE134
 2821 0d16 54040000 		.4byte	.LLST3
 2822 0d1a 01       		.byte	0x1
 2823 0d1b 190E0000 		.4byte	0xe19
 2824 0d1f 23       		.uleb128 0x23
 2825 0d20 29060000 		.4byte	.LASF146
 2826 0d24 01       		.byte	0x1
 2827 0d25 BA       		.byte	0xba
 2828 0d26 25       		.byte	0x25
 2829 0d27 C7010000 		.4byte	0x1c7
 2830 0d2b 7C040000 		.4byte	.LLST4
 2831 0d2f 74040000 		.4byte	.LVUS4
 2832 0d33 23       		.uleb128 0x23
 2833 0d34 2F050000 		.4byte	.LASF162
 2834 0d38 01       		.byte	0x1
 2835 0d39 BA       		.byte	0xba
 2836 0d3a 34       		.byte	0x34
 2837 0d3b 53020000 		.4byte	0x253
 2838 0d3f BA040000 		.4byte	.LLST5
 2839 0d43 B6040000 		.4byte	.LVUS5
 2840 0d47 23       		.uleb128 0x23
 2841 0d48 16030000 		.4byte	.LASF163
 2842 0d4c 01       		.byte	0x1
 2843 0d4d BA       		.byte	0xba
 2844 0d4e 4E       		.byte	0x4e
 2845 0d4f 53020000 		.4byte	0x253
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 115


 2846 0d53 DF040000 		.4byte	.LLST6
 2847 0d57 DB040000 		.4byte	.LVUS6
 2848 0d5b 27       		.uleb128 0x27
 2849 0d5c 48060000 		.4byte	.LASF193
 2850 0d60 01       		.byte	0x1
 2851 0d61 BC       		.byte	0xbc
 2852 0d62 0C       		.byte	0xc
 2853 0d63 53020000 		.4byte	0x253
 2854 0d67 06050000 		.4byte	.LLST7
 2855 0d6b 00050000 		.4byte	.LVUS7
 2856 0d6f 28       		.uleb128 0x28
 2857 0d70 7A100000 		.4byte	0x107a
 2858 0d74 26000000 		.4byte	.LBI44
 2859 0d78 04       		.byte	.LVU25
 2860 0d79 26000000 		.4byte	.LBB44
 2861 0d7d 2E000000 		.4byte	.LBE44
 2862 0d81 01       		.byte	0x1
 2863 0d82 C2       		.byte	0xc2
 2864 0d83 13       		.byte	0x13
 2865 0d84 29       		.uleb128 0x29
 2866 0d85 170F0000 		.4byte	0xf17
 2867 0d89 2E000000 		.4byte	.LBI46
 2868 0d8d 02       		.byte	.LVU31
 2869 0d8e 2E000000 		.4byte	.LBB46
 2870 0d92 62000000 		.4byte	.LBE46
 2871 0d96 01       		.byte	0x1
 2872 0d97 C4       		.byte	0xc4
 2873 0d98 03       		.byte	0x3
 2874 0d99 EC0D0000 		.4byte	0xdec
 2875 0d9d 1F       		.uleb128 0x1f
 2876 0d9e 440F0000 		.4byte	0xf44
 2877 0da2 36050000 		.4byte	.LLST8
 2878 0da6 32050000 		.4byte	.LVUS8
 2879 0daa 1F       		.uleb128 0x1f
 2880 0dab 370F0000 		.4byte	0xf37
 2881 0daf 5B050000 		.4byte	.LLST9
 2882 0db3 57050000 		.4byte	.LVUS9
 2883 0db7 1F       		.uleb128 0x1f
 2884 0db8 2A0F0000 		.4byte	0xf2a
 2885 0dbc 80050000 		.4byte	.LLST10
 2886 0dc0 7C050000 		.4byte	.LVUS10
 2887 0dc4 21       		.uleb128 0x21
 2888 0dc5 510F0000 		.4byte	0xf51
 2889 0dc9 A4050000 		.4byte	.LLST11
 2890 0dcd A0050000 		.4byte	.LVUS11
 2891 0dd1 21       		.uleb128 0x21
 2892 0dd2 5E0F0000 		.4byte	0xf5e
 2893 0dd6 C6050000 		.4byte	.LLST12
 2894 0dda C4050000 		.4byte	.LVUS12
 2895 0dde 21       		.uleb128 0x21
 2896 0ddf 6B0F0000 		.4byte	0xf6b
 2897 0de3 DB050000 		.4byte	.LLST13
 2898 0de7 D9050000 		.4byte	.LVUS13
 2899 0deb 00       		.byte	0
 2900 0dec 2A       		.uleb128 0x2a
 2901 0ded 9A0F0000 		.4byte	0xf9a
 2902 0df1 62000000 		.4byte	.LBI48
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 116


 2903 0df5 01       		.byte	.LVU51
 2904 0df6 00000000 		.4byte	.Ldebug_ranges0+0
 2905 0dfa 01       		.byte	0x1
 2906 0dfb C4       		.byte	0xc4
 2907 0dfc 03       		.byte	0x3
 2908 0dfd 1F       		.uleb128 0x1f
 2909 0dfe B60F0000 		.4byte	0xfb6
 2910 0e02 F2050000 		.4byte	.LLST14
 2911 0e06 EE050000 		.4byte	.LVUS14
 2912 0e0a 1F       		.uleb128 0x1f
 2913 0e0b A90F0000 		.4byte	0xfa9
 2914 0e0f 18060000 		.4byte	.LLST15
 2915 0e13 10060000 		.4byte	.LVUS15
 2916 0e17 00       		.byte	0
 2917 0e18 00       		.byte	0
 2918 0e19 25       		.uleb128 0x25
 2919 0e1a 01       		.byte	0x1
 2920 0e1b 03080000 		.4byte	.LASF164
 2921 0e1f 01       		.byte	0x1
 2922 0e20 A4       		.byte	0xa4
 2923 0e21 06       		.byte	0x6
 2924 0e22 01       		.byte	0x1
 2925 0e23 00000000 		.4byte	.LFB133
 2926 0e27 24000000 		.4byte	.LFE133
 2927 0e2b 02       		.byte	0x2
 2928 0e2c 7D       		.byte	0x7d
 2929 0e2d 00       		.sleb128 0
 2930 0e2e 01       		.byte	0x1
 2931 0e2f 7F0E0000 		.4byte	0xe7f
 2932 0e33 2B       		.uleb128 0x2b
 2933 0e34 CA010000 		.4byte	.LASF152
 2934 0e38 01       		.byte	0x1
 2935 0e39 A4       		.byte	0xa4
 2936 0e3a 2C       		.byte	0x2c
 2937 0e3b 53020000 		.4byte	0x253
 2938 0e3f 01       		.byte	0x1
 2939 0e40 50       		.byte	0x50
 2940 0e41 24       		.uleb128 0x24
 2941 0e42 89100000 		.4byte	0x1089
 2942 0e46 00000000 		.4byte	.LBI36
 2943 0e4a 03       		.byte	.LVU3
 2944 0e4b 00000000 		.4byte	.LBB36
 2945 0e4f 1E000000 		.4byte	.LBE36
 2946 0e53 01       		.byte	0x1
 2947 0e54 AA       		.byte	0xaa
 2948 0e55 03       		.byte	0x3
 2949 0e56 1F       		.uleb128 0x1f
 2950 0e57 98100000 		.4byte	0x1098
 2951 0e5b 54060000 		.4byte	.LLST0
 2952 0e5f 52060000 		.4byte	.LVUS0
 2953 0e63 21       		.uleb128 0x21
 2954 0e64 A5100000 		.4byte	0x10a5
 2955 0e68 6D060000 		.4byte	.LLST1
 2956 0e6c 67060000 		.4byte	.LVUS1
 2957 0e70 21       		.uleb128 0x21
 2958 0e71 B2100000 		.4byte	0x10b2
 2959 0e75 9E060000 		.4byte	.LLST2
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 117


 2960 0e79 9C060000 		.4byte	.LVUS2
 2961 0e7d 00       		.byte	0
 2962 0e7e 00       		.byte	0
 2963 0e7f 2C       		.uleb128 0x2c
 2964 0e80 9D0A0000 		.4byte	.LASF170
 2965 0e84 02       		.byte	0x2
 2966 0e85 E607     		.2byte	0x7e6
 2967 0e87 1A       		.byte	0x1a
 2968 0e88 01       		.byte	0x1
 2969 0e89 53020000 		.4byte	0x253
 2970 0e8d 03       		.byte	0x3
 2971 0e8e A00E0000 		.4byte	0xea0
 2972 0e92 2D       		.uleb128 0x2d
 2973 0e93 5B060000 		.4byte	.LASF165
 2974 0e97 02       		.byte	0x2
 2975 0e98 E607     		.2byte	0x7e6
 2976 0e9a 32       		.byte	0x32
 2977 0e9b 53020000 		.4byte	0x253
 2978 0e9f 00       		.byte	0
 2979 0ea0 2E       		.uleb128 0x2e
 2980 0ea1 03030000 		.4byte	.LASF182
 2981 0ea5 02       		.byte	0x2
 2982 0ea6 9207     		.2byte	0x792
 2983 0ea8 22       		.byte	0x22
 2984 0ea9 01       		.byte	0x1
 2985 0eaa 01       		.byte	0x1
 2986 0eab 03       		.byte	0x3
 2987 0eac 2F       		.uleb128 0x2f
 2988 0ead D7060000 		.4byte	.LASF173
 2989 0eb1 02       		.byte	0x2
 2990 0eb2 6007     		.2byte	0x760
 2991 0eb4 16       		.byte	0x16
 2992 0eb5 01       		.byte	0x1
 2993 0eb6 03       		.byte	0x3
 2994 0eb7 170F0000 		.4byte	0xf17
 2995 0ebb 2D       		.uleb128 0x2d
 2996 0ebc 220A0000 		.4byte	.LASF166
 2997 0ec0 02       		.byte	0x2
 2998 0ec1 6007     		.2byte	0x760
 2999 0ec3 34       		.byte	0x34
 3000 0ec4 53020000 		.4byte	0x253
 3001 0ec8 2D       		.uleb128 0x2d
 3002 0ec9 CA010000 		.4byte	.LASF152
 3003 0ecd 02       		.byte	0x2
 3004 0ece 6007     		.2byte	0x760
 3005 0ed0 47       		.byte	0x47
 3006 0ed1 53020000 		.4byte	0x253
 3007 0ed5 2D       		.uleb128 0x2d
 3008 0ed6 31000000 		.4byte	.LASF153
 3009 0eda 02       		.byte	0x2
 3010 0edb 6007     		.2byte	0x760
 3011 0edd 66       		.byte	0x66
 3012 0ede 150B0000 		.4byte	0xb15
 3013 0ee2 2D       		.uleb128 0x2d
 3014 0ee3 40090000 		.4byte	.LASF154
 3015 0ee7 02       		.byte	0x2
 3016 0ee8 6007     		.2byte	0x760
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 118


 3017 0eea 88       		.byte	0x88
 3018 0eeb 150B0000 		.4byte	0xb15
 3019 0eef 30       		.uleb128 0x30
 3020 0ef0 7E080000 		.4byte	.LASF167
 3021 0ef4 02       		.byte	0x2
 3022 0ef5 6207     		.2byte	0x762
 3023 0ef7 0C       		.byte	0xc
 3024 0ef8 53020000 		.4byte	0x253
 3025 0efc 30       		.uleb128 0x30
 3026 0efd 5A030000 		.4byte	.LASF168
 3027 0f01 02       		.byte	0x2
 3028 0f02 6307     		.2byte	0x763
 3029 0f04 0C       		.byte	0xc
 3030 0f05 53020000 		.4byte	0x253
 3031 0f09 30       		.uleb128 0x30
 3032 0f0a C7060000 		.4byte	.LASF169
 3033 0f0e 02       		.byte	0x2
 3034 0f0f 6407     		.2byte	0x764
 3035 0f11 0C       		.byte	0xc
 3036 0f12 53020000 		.4byte	0x253
 3037 0f16 00       		.byte	0
 3038 0f17 2C       		.uleb128 0x2c
 3039 0f18 AE060000 		.4byte	.LASF171
 3040 0f1c 02       		.byte	0x2
 3041 0f1d 4507     		.2byte	0x745
 3042 0f1f 1A       		.byte	0x1a
 3043 0f20 01       		.byte	0x1
 3044 0f21 53020000 		.4byte	0x253
 3045 0f25 03       		.byte	0x3
 3046 0f26 790F0000 		.4byte	0xf79
 3047 0f2a 2D       		.uleb128 0x2d
 3048 0f2b CA010000 		.4byte	.LASF152
 3049 0f2f 02       		.byte	0x2
 3050 0f30 4507     		.2byte	0x745
 3051 0f32 38       		.byte	0x38
 3052 0f33 53020000 		.4byte	0x253
 3053 0f37 2D       		.uleb128 0x2d
 3054 0f38 2F050000 		.4byte	.LASF162
 3055 0f3c 02       		.byte	0x2
 3056 0f3d 4507     		.2byte	0x745
 3057 0f3f 50       		.byte	0x50
 3058 0f40 53020000 		.4byte	0x253
 3059 0f44 2D       		.uleb128 0x2d
 3060 0f45 16030000 		.4byte	.LASF163
 3061 0f49 02       		.byte	0x2
 3062 0f4a 4507     		.2byte	0x745
 3063 0f4c 6A       		.byte	0x6a
 3064 0f4d 53020000 		.4byte	0x253
 3065 0f51 30       		.uleb128 0x30
 3066 0f52 7E080000 		.4byte	.LASF167
 3067 0f56 02       		.byte	0x2
 3068 0f57 4707     		.2byte	0x747
 3069 0f59 0C       		.byte	0xc
 3070 0f5a 53020000 		.4byte	0x253
 3071 0f5e 30       		.uleb128 0x30
 3072 0f5f 5A030000 		.4byte	.LASF168
 3073 0f63 02       		.byte	0x2
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 119


 3074 0f64 4807     		.2byte	0x748
 3075 0f66 0C       		.byte	0xc
 3076 0f67 53020000 		.4byte	0x253
 3077 0f6b 30       		.uleb128 0x30
 3078 0f6c C7060000 		.4byte	.LASF169
 3079 0f70 02       		.byte	0x2
 3080 0f71 4907     		.2byte	0x749
 3081 0f73 0C       		.byte	0xc
 3082 0f74 53020000 		.4byte	0x253
 3083 0f78 00       		.byte	0
 3084 0f79 2C       		.uleb128 0x2c
 3085 0f7a FF050000 		.4byte	.LASF172
 3086 0f7e 02       		.byte	0x2
 3087 0f7f 2C07     		.2byte	0x72c
 3088 0f81 1A       		.byte	0x1a
 3089 0f82 01       		.byte	0x1
 3090 0f83 53020000 		.4byte	0x253
 3091 0f87 03       		.byte	0x3
 3092 0f88 9A0F0000 		.4byte	0xf9a
 3093 0f8c 2D       		.uleb128 0x2d
 3094 0f8d 29060000 		.4byte	.LASF146
 3095 0f91 02       		.byte	0x2
 3096 0f92 2C07     		.2byte	0x72c
 3097 0f94 37       		.byte	0x37
 3098 0f95 C7010000 		.4byte	0x1c7
 3099 0f99 00       		.byte	0
 3100 0f9a 2F       		.uleb128 0x2f
 3101 0f9b 95000000 		.4byte	.LASF174
 3102 0f9f 02       		.byte	0x2
 3103 0fa0 1607     		.2byte	0x716
 3104 0fa2 16       		.byte	0x16
 3105 0fa3 01       		.byte	0x1
 3106 0fa4 03       		.byte	0x3
 3107 0fa5 C40F0000 		.4byte	0xfc4
 3108 0fa9 2D       		.uleb128 0x2d
 3109 0faa 29060000 		.4byte	.LASF146
 3110 0fae 02       		.byte	0x2
 3111 0faf 1607     		.2byte	0x716
 3112 0fb1 33       		.byte	0x33
 3113 0fb2 C7010000 		.4byte	0x1c7
 3114 0fb6 2D       		.uleb128 0x2d
 3115 0fb7 26050000 		.4byte	.LASF175
 3116 0fbb 02       		.byte	0x2
 3117 0fbc 1607     		.2byte	0x716
 3118 0fbe 42       		.byte	0x42
 3119 0fbf 53020000 		.4byte	0x253
 3120 0fc3 00       		.byte	0
 3121 0fc4 2C       		.uleb128 0x2c
 3122 0fc5 D7090000 		.4byte	.LASF176
 3123 0fc9 02       		.byte	0x2
 3124 0fca 0007     		.2byte	0x700
 3125 0fcc 1A       		.byte	0x1a
 3126 0fcd 01       		.byte	0x1
 3127 0fce 53020000 		.4byte	0x253
 3128 0fd2 03       		.byte	0x3
 3129 0fd3 E50F0000 		.4byte	0xfe5
 3130 0fd7 2D       		.uleb128 0x2d
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 120


 3131 0fd8 29060000 		.4byte	.LASF146
 3132 0fdc 02       		.byte	0x2
 3133 0fdd 0007     		.2byte	0x700
 3134 0fdf 35       		.byte	0x35
 3135 0fe0 C7010000 		.4byte	0x1c7
 3136 0fe4 00       		.byte	0
 3137 0fe5 2F       		.uleb128 0x2f
 3138 0fe6 EC020000 		.4byte	.LASF177
 3139 0fea 02       		.byte	0x2
 3140 0feb EF06     		.2byte	0x6ef
 3141 0fed 16       		.byte	0x16
 3142 0fee 01       		.byte	0x1
 3143 0fef 03       		.byte	0x3
 3144 0ff0 02100000 		.4byte	0x1002
 3145 0ff4 2D       		.uleb128 0x2d
 3146 0ff5 29060000 		.4byte	.LASF146
 3147 0ff9 02       		.byte	0x2
 3148 0ffa EF06     		.2byte	0x6ef
 3149 0ffc 37       		.byte	0x37
 3150 0ffd C7010000 		.4byte	0x1c7
 3151 1001 00       		.byte	0
 3152 1002 2F       		.uleb128 0x2f
 3153 1003 2B080000 		.4byte	.LASF178
 3154 1007 02       		.byte	0x2
 3155 1008 E006     		.2byte	0x6e0
 3156 100a 16       		.byte	0x16
 3157 100b 01       		.byte	0x1
 3158 100c 03       		.byte	0x3
 3159 100d 1F100000 		.4byte	0x101f
 3160 1011 2D       		.uleb128 0x2d
 3161 1012 29060000 		.4byte	.LASF146
 3162 1016 02       		.byte	0x2
 3163 1017 E006     		.2byte	0x6e0
 3164 1019 35       		.byte	0x35
 3165 101a C7010000 		.4byte	0x1c7
 3166 101e 00       		.byte	0
 3167 101f 2C       		.uleb128 0x2c
 3168 1020 7E060000 		.4byte	.LASF179
 3169 1024 02       		.byte	0x2
 3170 1025 CD06     		.2byte	0x6cd
 3171 1027 1A       		.byte	0x1a
 3172 1028 01       		.byte	0x1
 3173 1029 53020000 		.4byte	0x253
 3174 102d 03       		.byte	0x3
 3175 102e 40100000 		.4byte	0x1040
 3176 1032 2D       		.uleb128 0x2d
 3177 1033 29060000 		.4byte	.LASF146
 3178 1037 02       		.byte	0x2
 3179 1038 CD06     		.2byte	0x6cd
 3180 103a 39       		.byte	0x39
 3181 103b C7010000 		.4byte	0x1c7
 3182 103f 00       		.byte	0
 3183 1040 2F       		.uleb128 0x2f
 3184 1041 CA030000 		.4byte	.LASF180
 3185 1045 02       		.byte	0x2
 3186 1046 BA06     		.2byte	0x6ba
 3187 1048 16       		.byte	0x16
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 121


 3188 1049 01       		.byte	0x1
 3189 104a 03       		.byte	0x3
 3190 104b 5D100000 		.4byte	0x105d
 3191 104f 2D       		.uleb128 0x2d
 3192 1050 29060000 		.4byte	.LASF146
 3193 1054 02       		.byte	0x2
 3194 1055 BA06     		.2byte	0x6ba
 3195 1057 32       		.byte	0x32
 3196 1058 C7010000 		.4byte	0x1c7
 3197 105c 00       		.byte	0
 3198 105d 2F       		.uleb128 0x2f
 3199 105e 4F080000 		.4byte	.LASF181
 3200 1062 02       		.byte	0x2
 3201 1063 9406     		.2byte	0x694
 3202 1065 16       		.byte	0x16
 3203 1066 01       		.byte	0x1
 3204 1067 03       		.byte	0x3
 3205 1068 7A100000 		.4byte	0x107a
 3206 106c 2D       		.uleb128 0x2d
 3207 106d 29060000 		.4byte	.LASF146
 3208 1071 02       		.byte	0x2
 3209 1072 9406     		.2byte	0x694
 3210 1074 31       		.byte	0x31
 3211 1075 C7010000 		.4byte	0x1c7
 3212 1079 00       		.byte	0
 3213 107a 31       		.uleb128 0x31
 3214 107b 2F010000 		.4byte	.LASF183
 3215 107f 02       		.byte	0x2
 3216 1080 8806     		.2byte	0x688
 3217 1082 1A       		.byte	0x1a
 3218 1083 01       		.byte	0x1
 3219 1084 53020000 		.4byte	0x253
 3220 1088 03       		.byte	0x3
 3221 1089 2F       		.uleb128 0x2f
 3222 108a B7050000 		.4byte	.LASF184
 3223 108e 02       		.byte	0x2
 3224 108f 7506     		.2byte	0x675
 3225 1091 16       		.byte	0x16
 3226 1092 01       		.byte	0x1
 3227 1093 03       		.byte	0x3
 3228 1094 C0100000 		.4byte	0x10c0
 3229 1098 2D       		.uleb128 0x2d
 3230 1099 CA010000 		.4byte	.LASF152
 3231 109d 02       		.byte	0x2
 3232 109e 7506     		.2byte	0x675
 3233 10a0 3A       		.byte	0x3a
 3234 10a1 53020000 		.4byte	0x253
 3235 10a5 30       		.uleb128 0x30
 3236 10a6 53040000 		.4byte	.LASF185
 3237 10aa 02       		.byte	0x2
 3238 10ab 7706     		.2byte	0x677
 3239 10ad 0C       		.byte	0xc
 3240 10ae 53020000 		.4byte	0x253
 3241 10b2 30       		.uleb128 0x30
 3242 10b3 7E080000 		.4byte	.LASF167
 3243 10b7 02       		.byte	0x2
 3244 10b8 7806     		.2byte	0x678
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 122


 3245 10ba 0C       		.byte	0xc
 3246 10bb 53020000 		.4byte	0x253
 3247 10bf 00       		.byte	0
 3248 10c0 32       		.uleb128 0x32
 3249 10c1 B2070000 		.4byte	.LASF186
 3250 10c5 03       		.byte	0x3
 3251 10c6 BB03     		.2byte	0x3bb
 3252 10c8 1B       		.byte	0x1b
 3253 10c9 01       		.byte	0x1
 3254 10ca 03       		.byte	0x3
 3255 10cb 32       		.uleb128 0x32
 3256 10cc B1050000 		.4byte	.LASF187
 3257 10d0 03       		.byte	0x3
 3258 10d1 B003     		.2byte	0x3b0
 3259 10d3 1B       		.byte	0x1b
 3260 10d4 01       		.byte	0x1
 3261 10d5 03       		.byte	0x3
 3262 10d6 32       		.uleb128 0x32
 3263 10d7 A8060000 		.4byte	.LASF188
 3264 10db 03       		.byte	0x3
 3265 10dc A503     		.2byte	0x3a5
 3266 10de 1B       		.byte	0x1b
 3267 10df 01       		.byte	0x1
 3268 10e0 03       		.byte	0x3
 3269 10e1 00       		.byte	0
 3270              		.section	.debug_abbrev,"",%progbits
 3271              	.Ldebug_abbrev0:
 3272 0000 01       		.uleb128 0x1
 3273 0001 11       		.uleb128 0x11
 3274 0002 01       		.byte	0x1
 3275 0003 25       		.uleb128 0x25
 3276 0004 0E       		.uleb128 0xe
 3277 0005 13       		.uleb128 0x13
 3278 0006 0B       		.uleb128 0xb
 3279 0007 03       		.uleb128 0x3
 3280 0008 0E       		.uleb128 0xe
 3281 0009 1B       		.uleb128 0x1b
 3282 000a 0E       		.uleb128 0xe
 3283 000b 11       		.uleb128 0x11
 3284 000c 01       		.uleb128 0x1
 3285 000d 12       		.uleb128 0x12
 3286 000e 01       		.uleb128 0x1
 3287 000f 10       		.uleb128 0x10
 3288 0010 06       		.uleb128 0x6
 3289 0011 00       		.byte	0
 3290 0012 00       		.byte	0
 3291 0013 02       		.uleb128 0x2
 3292 0014 04       		.uleb128 0x4
 3293 0015 01       		.byte	0x1
 3294 0016 3E       		.uleb128 0x3e
 3295 0017 0B       		.uleb128 0xb
 3296 0018 0B       		.uleb128 0xb
 3297 0019 0B       		.uleb128 0xb
 3298 001a 49       		.uleb128 0x49
 3299 001b 13       		.uleb128 0x13
 3300 001c 3A       		.uleb128 0x3a
 3301 001d 0B       		.uleb128 0xb
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 123


 3302 001e 3B       		.uleb128 0x3b
 3303 001f 0B       		.uleb128 0xb
 3304 0020 39       		.uleb128 0x39
 3305 0021 0B       		.uleb128 0xb
 3306 0022 01       		.uleb128 0x1
 3307 0023 13       		.uleb128 0x13
 3308 0024 00       		.byte	0
 3309 0025 00       		.byte	0
 3310 0026 03       		.uleb128 0x3
 3311 0027 28       		.uleb128 0x28
 3312 0028 00       		.byte	0
 3313 0029 03       		.uleb128 0x3
 3314 002a 0E       		.uleb128 0xe
 3315 002b 1C       		.uleb128 0x1c
 3316 002c 0D       		.uleb128 0xd
 3317 002d 00       		.byte	0
 3318 002e 00       		.byte	0
 3319 002f 04       		.uleb128 0x4
 3320 0030 28       		.uleb128 0x28
 3321 0031 00       		.byte	0
 3322 0032 03       		.uleb128 0x3
 3323 0033 0E       		.uleb128 0xe
 3324 0034 1C       		.uleb128 0x1c
 3325 0035 0B       		.uleb128 0xb
 3326 0036 00       		.byte	0
 3327 0037 00       		.byte	0
 3328 0038 05       		.uleb128 0x5
 3329 0039 24       		.uleb128 0x24
 3330 003a 00       		.byte	0
 3331 003b 0B       		.uleb128 0xb
 3332 003c 0B       		.uleb128 0xb
 3333 003d 3E       		.uleb128 0x3e
 3334 003e 0B       		.uleb128 0xb
 3335 003f 03       		.uleb128 0x3
 3336 0040 0E       		.uleb128 0xe
 3337 0041 00       		.byte	0
 3338 0042 00       		.byte	0
 3339 0043 06       		.uleb128 0x6
 3340 0044 16       		.uleb128 0x16
 3341 0045 00       		.byte	0
 3342 0046 03       		.uleb128 0x3
 3343 0047 0E       		.uleb128 0xe
 3344 0048 3A       		.uleb128 0x3a
 3345 0049 0B       		.uleb128 0xb
 3346 004a 3B       		.uleb128 0x3b
 3347 004b 0B       		.uleb128 0xb
 3348 004c 39       		.uleb128 0x39
 3349 004d 0B       		.uleb128 0xb
 3350 004e 49       		.uleb128 0x49
 3351 004f 13       		.uleb128 0x13
 3352 0050 00       		.byte	0
 3353 0051 00       		.byte	0
 3354 0052 07       		.uleb128 0x7
 3355 0053 24       		.uleb128 0x24
 3356 0054 00       		.byte	0
 3357 0055 0B       		.uleb128 0xb
 3358 0056 0B       		.uleb128 0xb
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 124


 3359 0057 3E       		.uleb128 0x3e
 3360 0058 0B       		.uleb128 0xb
 3361 0059 03       		.uleb128 0x3
 3362 005a 08       		.uleb128 0x8
 3363 005b 00       		.byte	0
 3364 005c 00       		.byte	0
 3365 005d 08       		.uleb128 0x8
 3366 005e 35       		.uleb128 0x35
 3367 005f 00       		.byte	0
 3368 0060 49       		.uleb128 0x49
 3369 0061 13       		.uleb128 0x13
 3370 0062 00       		.byte	0
 3371 0063 00       		.byte	0
 3372 0064 09       		.uleb128 0x9
 3373 0065 26       		.uleb128 0x26
 3374 0066 00       		.byte	0
 3375 0067 49       		.uleb128 0x49
 3376 0068 13       		.uleb128 0x13
 3377 0069 00       		.byte	0
 3378 006a 00       		.byte	0
 3379 006b 0A       		.uleb128 0xa
 3380 006c 13       		.uleb128 0x13
 3381 006d 01       		.byte	0x1
 3382 006e 0B       		.uleb128 0xb
 3383 006f 05       		.uleb128 0x5
 3384 0070 3A       		.uleb128 0x3a
 3385 0071 0B       		.uleb128 0xb
 3386 0072 3B       		.uleb128 0x3b
 3387 0073 05       		.uleb128 0x5
 3388 0074 39       		.uleb128 0x39
 3389 0075 0B       		.uleb128 0xb
 3390 0076 01       		.uleb128 0x1
 3391 0077 13       		.uleb128 0x13
 3392 0078 00       		.byte	0
 3393 0079 00       		.byte	0
 3394 007a 0B       		.uleb128 0xb
 3395 007b 0D       		.uleb128 0xd
 3396 007c 00       		.byte	0
 3397 007d 03       		.uleb128 0x3
 3398 007e 0E       		.uleb128 0xe
 3399 007f 3A       		.uleb128 0x3a
 3400 0080 0B       		.uleb128 0xb
 3401 0081 3B       		.uleb128 0x3b
 3402 0082 05       		.uleb128 0x5
 3403 0083 39       		.uleb128 0x39
 3404 0084 0B       		.uleb128 0xb
 3405 0085 49       		.uleb128 0x49
 3406 0086 13       		.uleb128 0x13
 3407 0087 38       		.uleb128 0x38
 3408 0088 0A       		.uleb128 0xa
 3409 0089 00       		.byte	0
 3410 008a 00       		.byte	0
 3411 008b 0C       		.uleb128 0xc
 3412 008c 0D       		.uleb128 0xd
 3413 008d 00       		.byte	0
 3414 008e 03       		.uleb128 0x3
 3415 008f 08       		.uleb128 0x8
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 125


 3416 0090 3A       		.uleb128 0x3a
 3417 0091 0B       		.uleb128 0xb
 3418 0092 3B       		.uleb128 0x3b
 3419 0093 05       		.uleb128 0x5
 3420 0094 39       		.uleb128 0x39
 3421 0095 0B       		.uleb128 0xb
 3422 0096 49       		.uleb128 0x49
 3423 0097 13       		.uleb128 0x13
 3424 0098 38       		.uleb128 0x38
 3425 0099 0A       		.uleb128 0xa
 3426 009a 00       		.byte	0
 3427 009b 00       		.byte	0
 3428 009c 0D       		.uleb128 0xd
 3429 009d 01       		.uleb128 0x1
 3430 009e 01       		.byte	0x1
 3431 009f 49       		.uleb128 0x49
 3432 00a0 13       		.uleb128 0x13
 3433 00a1 01       		.uleb128 0x1
 3434 00a2 13       		.uleb128 0x13
 3435 00a3 00       		.byte	0
 3436 00a4 00       		.byte	0
 3437 00a5 0E       		.uleb128 0xe
 3438 00a6 21       		.uleb128 0x21
 3439 00a7 00       		.byte	0
 3440 00a8 49       		.uleb128 0x49
 3441 00a9 13       		.uleb128 0x13
 3442 00aa 2F       		.uleb128 0x2f
 3443 00ab 0B       		.uleb128 0xb
 3444 00ac 00       		.byte	0
 3445 00ad 00       		.byte	0
 3446 00ae 0F       		.uleb128 0xf
 3447 00af 21       		.uleb128 0x21
 3448 00b0 00       		.byte	0
 3449 00b1 49       		.uleb128 0x49
 3450 00b2 13       		.uleb128 0x13
 3451 00b3 2F       		.uleb128 0x2f
 3452 00b4 05       		.uleb128 0x5
 3453 00b5 00       		.byte	0
 3454 00b6 00       		.byte	0
 3455 00b7 10       		.uleb128 0x10
 3456 00b8 16       		.uleb128 0x16
 3457 00b9 00       		.byte	0
 3458 00ba 03       		.uleb128 0x3
 3459 00bb 0E       		.uleb128 0xe
 3460 00bc 3A       		.uleb128 0x3a
 3461 00bd 0B       		.uleb128 0xb
 3462 00be 3B       		.uleb128 0x3b
 3463 00bf 05       		.uleb128 0x5
 3464 00c0 39       		.uleb128 0x39
 3465 00c1 0B       		.uleb128 0xb
 3466 00c2 49       		.uleb128 0x49
 3467 00c3 13       		.uleb128 0x13
 3468 00c4 00       		.byte	0
 3469 00c5 00       		.byte	0
 3470 00c6 11       		.uleb128 0x11
 3471 00c7 13       		.uleb128 0x13
 3472 00c8 01       		.byte	0x1
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 126


 3473 00c9 0B       		.uleb128 0xb
 3474 00ca 0B       		.uleb128 0xb
 3475 00cb 3A       		.uleb128 0x3a
 3476 00cc 0B       		.uleb128 0xb
 3477 00cd 3B       		.uleb128 0x3b
 3478 00ce 05       		.uleb128 0x5
 3479 00cf 39       		.uleb128 0x39
 3480 00d0 0B       		.uleb128 0xb
 3481 00d1 01       		.uleb128 0x1
 3482 00d2 13       		.uleb128 0x13
 3483 00d3 00       		.byte	0
 3484 00d4 00       		.byte	0
 3485 00d5 12       		.uleb128 0x12
 3486 00d6 28       		.uleb128 0x28
 3487 00d7 00       		.byte	0
 3488 00d8 03       		.uleb128 0x3
 3489 00d9 08       		.uleb128 0x8
 3490 00da 1C       		.uleb128 0x1c
 3491 00db 0B       		.uleb128 0xb
 3492 00dc 00       		.byte	0
 3493 00dd 00       		.byte	0
 3494 00de 13       		.uleb128 0x13
 3495 00df 13       		.uleb128 0x13
 3496 00e0 01       		.byte	0x1
 3497 00e1 0B       		.uleb128 0xb
 3498 00e2 0B       		.uleb128 0xb
 3499 00e3 3A       		.uleb128 0x3a
 3500 00e4 0B       		.uleb128 0xb
 3501 00e5 3B       		.uleb128 0x3b
 3502 00e6 0B       		.uleb128 0xb
 3503 00e7 39       		.uleb128 0x39
 3504 00e8 0B       		.uleb128 0xb
 3505 00e9 01       		.uleb128 0x1
 3506 00ea 13       		.uleb128 0x13
 3507 00eb 00       		.byte	0
 3508 00ec 00       		.byte	0
 3509 00ed 14       		.uleb128 0x14
 3510 00ee 0D       		.uleb128 0xd
 3511 00ef 00       		.byte	0
 3512 00f0 03       		.uleb128 0x3
 3513 00f1 0E       		.uleb128 0xe
 3514 00f2 3A       		.uleb128 0x3a
 3515 00f3 0B       		.uleb128 0xb
 3516 00f4 3B       		.uleb128 0x3b
 3517 00f5 0B       		.uleb128 0xb
 3518 00f6 39       		.uleb128 0x39
 3519 00f7 0B       		.uleb128 0xb
 3520 00f8 49       		.uleb128 0x49
 3521 00f9 13       		.uleb128 0x13
 3522 00fa 38       		.uleb128 0x38
 3523 00fb 0A       		.uleb128 0xa
 3524 00fc 00       		.byte	0
 3525 00fd 00       		.byte	0
 3526 00fe 15       		.uleb128 0x15
 3527 00ff 2E       		.uleb128 0x2e
 3528 0100 01       		.byte	0x1
 3529 0101 3F       		.uleb128 0x3f
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 127


 3530 0102 0C       		.uleb128 0xc
 3531 0103 03       		.uleb128 0x3
 3532 0104 0E       		.uleb128 0xe
 3533 0105 3A       		.uleb128 0x3a
 3534 0106 0B       		.uleb128 0xb
 3535 0107 3B       		.uleb128 0x3b
 3536 0108 05       		.uleb128 0x5
 3537 0109 39       		.uleb128 0x39
 3538 010a 0B       		.uleb128 0xb
 3539 010b 27       		.uleb128 0x27
 3540 010c 0C       		.uleb128 0xc
 3541 010d 11       		.uleb128 0x11
 3542 010e 01       		.uleb128 0x1
 3543 010f 12       		.uleb128 0x12
 3544 0110 01       		.uleb128 0x1
 3545 0111 40       		.uleb128 0x40
 3546 0112 0A       		.uleb128 0xa
 3547 0113 9742     		.uleb128 0x2117
 3548 0115 0C       		.uleb128 0xc
 3549 0116 01       		.uleb128 0x1
 3550 0117 13       		.uleb128 0x13
 3551 0118 00       		.byte	0
 3552 0119 00       		.byte	0
 3553 011a 16       		.uleb128 0x16
 3554 011b 05       		.uleb128 0x5
 3555 011c 00       		.byte	0
 3556 011d 03       		.uleb128 0x3
 3557 011e 0E       		.uleb128 0xe
 3558 011f 3A       		.uleb128 0x3a
 3559 0120 0B       		.uleb128 0xb
 3560 0121 3B       		.uleb128 0x3b
 3561 0122 05       		.uleb128 0x5
 3562 0123 39       		.uleb128 0x39
 3563 0124 0B       		.uleb128 0xb
 3564 0125 49       		.uleb128 0x49
 3565 0126 13       		.uleb128 0x13
 3566 0127 02       		.uleb128 0x2
 3567 0128 0A       		.uleb128 0xa
 3568 0129 00       		.byte	0
 3569 012a 00       		.byte	0
 3570 012b 17       		.uleb128 0x17
 3571 012c 0F       		.uleb128 0xf
 3572 012d 00       		.byte	0
 3573 012e 0B       		.uleb128 0xb
 3574 012f 0B       		.uleb128 0xb
 3575 0130 49       		.uleb128 0x49
 3576 0131 13       		.uleb128 0x13
 3577 0132 00       		.byte	0
 3578 0133 00       		.byte	0
 3579 0134 18       		.uleb128 0x18
 3580 0135 1D       		.uleb128 0x1d
 3581 0136 00       		.byte	0
 3582 0137 31       		.uleb128 0x31
 3583 0138 13       		.uleb128 0x13
 3584 0139 52       		.uleb128 0x52
 3585 013a 01       		.uleb128 0x1
 3586 013b B842     		.uleb128 0x2138
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 128


 3587 013d 0B       		.uleb128 0xb
 3588 013e 11       		.uleb128 0x11
 3589 013f 01       		.uleb128 0x1
 3590 0140 12       		.uleb128 0x12
 3591 0141 01       		.uleb128 0x1
 3592 0142 58       		.uleb128 0x58
 3593 0143 0B       		.uleb128 0xb
 3594 0144 59       		.uleb128 0x59
 3595 0145 05       		.uleb128 0x5
 3596 0146 57       		.uleb128 0x57
 3597 0147 0B       		.uleb128 0xb
 3598 0148 00       		.byte	0
 3599 0149 00       		.byte	0
 3600 014a 19       		.uleb128 0x19
 3601 014b 05       		.uleb128 0x5
 3602 014c 00       		.byte	0
 3603 014d 03       		.uleb128 0x3
 3604 014e 0E       		.uleb128 0xe
 3605 014f 3A       		.uleb128 0x3a
 3606 0150 0B       		.uleb128 0xb
 3607 0151 3B       		.uleb128 0x3b
 3608 0152 05       		.uleb128 0x5
 3609 0153 39       		.uleb128 0x39
 3610 0154 0B       		.uleb128 0xb
 3611 0155 49       		.uleb128 0x49
 3612 0156 13       		.uleb128 0x13
 3613 0157 02       		.uleb128 0x2
 3614 0158 06       		.uleb128 0x6
 3615 0159 B742     		.uleb128 0x2137
 3616 015b 06       		.uleb128 0x6
 3617 015c 00       		.byte	0
 3618 015d 00       		.byte	0
 3619 015e 1A       		.uleb128 0x1a
 3620 015f 2E       		.uleb128 0x2e
 3621 0160 00       		.byte	0
 3622 0161 3F       		.uleb128 0x3f
 3623 0162 0C       		.uleb128 0xc
 3624 0163 03       		.uleb128 0x3
 3625 0164 0E       		.uleb128 0xe
 3626 0165 3A       		.uleb128 0x3a
 3627 0166 0B       		.uleb128 0xb
 3628 0167 3B       		.uleb128 0x3b
 3629 0168 05       		.uleb128 0x5
 3630 0169 39       		.uleb128 0x39
 3631 016a 0B       		.uleb128 0xb
 3632 016b 27       		.uleb128 0x27
 3633 016c 0C       		.uleb128 0xc
 3634 016d 11       		.uleb128 0x11
 3635 016e 01       		.uleb128 0x1
 3636 016f 12       		.uleb128 0x12
 3637 0170 01       		.uleb128 0x1
 3638 0171 40       		.uleb128 0x40
 3639 0172 0A       		.uleb128 0xa
 3640 0173 9742     		.uleb128 0x2117
 3641 0175 0C       		.uleb128 0xc
 3642 0176 00       		.byte	0
 3643 0177 00       		.byte	0
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 129


 3644 0178 1B       		.uleb128 0x1b
 3645 0179 2E       		.uleb128 0x2e
 3646 017a 01       		.byte	0x1
 3647 017b 3F       		.uleb128 0x3f
 3648 017c 0C       		.uleb128 0xc
 3649 017d 03       		.uleb128 0x3
 3650 017e 0E       		.uleb128 0xe
 3651 017f 3A       		.uleb128 0x3a
 3652 0180 0B       		.uleb128 0xb
 3653 0181 3B       		.uleb128 0x3b
 3654 0182 05       		.uleb128 0x5
 3655 0183 39       		.uleb128 0x39
 3656 0184 0B       		.uleb128 0xb
 3657 0185 27       		.uleb128 0x27
 3658 0186 0C       		.uleb128 0xc
 3659 0187 11       		.uleb128 0x11
 3660 0188 01       		.uleb128 0x1
 3661 0189 12       		.uleb128 0x12
 3662 018a 01       		.uleb128 0x1
 3663 018b 40       		.uleb128 0x40
 3664 018c 06       		.uleb128 0x6
 3665 018d 9742     		.uleb128 0x2117
 3666 018f 0C       		.uleb128 0xc
 3667 0190 01       		.uleb128 0x1
 3668 0191 13       		.uleb128 0x13
 3669 0192 00       		.byte	0
 3670 0193 00       		.byte	0
 3671 0194 1C       		.uleb128 0x1c
 3672 0195 898201   		.uleb128 0x4109
 3673 0198 00       		.byte	0
 3674 0199 11       		.uleb128 0x11
 3675 019a 01       		.uleb128 0x1
 3676 019b 31       		.uleb128 0x31
 3677 019c 13       		.uleb128 0x13
 3678 019d 00       		.byte	0
 3679 019e 00       		.byte	0
 3680 019f 1D       		.uleb128 0x1d
 3681 01a0 2E       		.uleb128 0x2e
 3682 01a1 01       		.byte	0x1
 3683 01a2 3F       		.uleb128 0x3f
 3684 01a3 0C       		.uleb128 0xc
 3685 01a4 03       		.uleb128 0x3
 3686 01a5 0E       		.uleb128 0xe
 3687 01a6 3A       		.uleb128 0x3a
 3688 01a7 0B       		.uleb128 0xb
 3689 01a8 3B       		.uleb128 0x3b
 3690 01a9 05       		.uleb128 0x5
 3691 01aa 39       		.uleb128 0x39
 3692 01ab 0B       		.uleb128 0xb
 3693 01ac 27       		.uleb128 0x27
 3694 01ad 0C       		.uleb128 0xc
 3695 01ae 49       		.uleb128 0x49
 3696 01af 13       		.uleb128 0x13
 3697 01b0 11       		.uleb128 0x11
 3698 01b1 01       		.uleb128 0x1
 3699 01b2 12       		.uleb128 0x12
 3700 01b3 01       		.uleb128 0x1
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 130


 3701 01b4 40       		.uleb128 0x40
 3702 01b5 0A       		.uleb128 0xa
 3703 01b6 9742     		.uleb128 0x2117
 3704 01b8 0C       		.uleb128 0xc
 3705 01b9 01       		.uleb128 0x1
 3706 01ba 13       		.uleb128 0x13
 3707 01bb 00       		.byte	0
 3708 01bc 00       		.byte	0
 3709 01bd 1E       		.uleb128 0x1e
 3710 01be 1D       		.uleb128 0x1d
 3711 01bf 01       		.byte	0x1
 3712 01c0 31       		.uleb128 0x31
 3713 01c1 13       		.uleb128 0x13
 3714 01c2 52       		.uleb128 0x52
 3715 01c3 01       		.uleb128 0x1
 3716 01c4 B842     		.uleb128 0x2138
 3717 01c6 0B       		.uleb128 0xb
 3718 01c7 11       		.uleb128 0x11
 3719 01c8 01       		.uleb128 0x1
 3720 01c9 12       		.uleb128 0x12
 3721 01ca 01       		.uleb128 0x1
 3722 01cb 58       		.uleb128 0x58
 3723 01cc 0B       		.uleb128 0xb
 3724 01cd 59       		.uleb128 0x59
 3725 01ce 05       		.uleb128 0x5
 3726 01cf 57       		.uleb128 0x57
 3727 01d0 0B       		.uleb128 0xb
 3728 01d1 00       		.byte	0
 3729 01d2 00       		.byte	0
 3730 01d3 1F       		.uleb128 0x1f
 3731 01d4 05       		.uleb128 0x5
 3732 01d5 00       		.byte	0
 3733 01d6 31       		.uleb128 0x31
 3734 01d7 13       		.uleb128 0x13
 3735 01d8 02       		.uleb128 0x2
 3736 01d9 06       		.uleb128 0x6
 3737 01da B742     		.uleb128 0x2137
 3738 01dc 06       		.uleb128 0x6
 3739 01dd 00       		.byte	0
 3740 01de 00       		.byte	0
 3741 01df 20       		.uleb128 0x20
 3742 01e0 1D       		.uleb128 0x1d
 3743 01e1 01       		.byte	0x1
 3744 01e2 31       		.uleb128 0x31
 3745 01e3 13       		.uleb128 0x13
 3746 01e4 52       		.uleb128 0x52
 3747 01e5 01       		.uleb128 0x1
 3748 01e6 B842     		.uleb128 0x2138
 3749 01e8 0B       		.uleb128 0xb
 3750 01e9 55       		.uleb128 0x55
 3751 01ea 06       		.uleb128 0x6
 3752 01eb 58       		.uleb128 0x58
 3753 01ec 0B       		.uleb128 0xb
 3754 01ed 59       		.uleb128 0x59
 3755 01ee 05       		.uleb128 0x5
 3756 01ef 57       		.uleb128 0x57
 3757 01f0 0B       		.uleb128 0xb
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 131


 3758 01f1 01       		.uleb128 0x1
 3759 01f2 13       		.uleb128 0x13
 3760 01f3 00       		.byte	0
 3761 01f4 00       		.byte	0
 3762 01f5 21       		.uleb128 0x21
 3763 01f6 34       		.uleb128 0x34
 3764 01f7 00       		.byte	0
 3765 01f8 31       		.uleb128 0x31
 3766 01f9 13       		.uleb128 0x13
 3767 01fa 02       		.uleb128 0x2
 3768 01fb 06       		.uleb128 0x6
 3769 01fc B742     		.uleb128 0x2137
 3770 01fe 06       		.uleb128 0x6
 3771 01ff 00       		.byte	0
 3772 0200 00       		.byte	0
 3773 0201 22       		.uleb128 0x22
 3774 0202 2E       		.uleb128 0x2e
 3775 0203 01       		.byte	0x1
 3776 0204 3F       		.uleb128 0x3f
 3777 0205 0C       		.uleb128 0xc
 3778 0206 03       		.uleb128 0x3
 3779 0207 0E       		.uleb128 0xe
 3780 0208 3A       		.uleb128 0x3a
 3781 0209 0B       		.uleb128 0xb
 3782 020a 3B       		.uleb128 0x3b
 3783 020b 0B       		.uleb128 0xb
 3784 020c 39       		.uleb128 0x39
 3785 020d 0B       		.uleb128 0xb
 3786 020e 27       		.uleb128 0x27
 3787 020f 0C       		.uleb128 0xc
 3788 0210 49       		.uleb128 0x49
 3789 0211 13       		.uleb128 0x13
 3790 0212 11       		.uleb128 0x11
 3791 0213 01       		.uleb128 0x1
 3792 0214 12       		.uleb128 0x12
 3793 0215 01       		.uleb128 0x1
 3794 0216 40       		.uleb128 0x40
 3795 0217 0A       		.uleb128 0xa
 3796 0218 9742     		.uleb128 0x2117
 3797 021a 0C       		.uleb128 0xc
 3798 021b 01       		.uleb128 0x1
 3799 021c 13       		.uleb128 0x13
 3800 021d 00       		.byte	0
 3801 021e 00       		.byte	0
 3802 021f 23       		.uleb128 0x23
 3803 0220 05       		.uleb128 0x5
 3804 0221 00       		.byte	0
 3805 0222 03       		.uleb128 0x3
 3806 0223 0E       		.uleb128 0xe
 3807 0224 3A       		.uleb128 0x3a
 3808 0225 0B       		.uleb128 0xb
 3809 0226 3B       		.uleb128 0x3b
 3810 0227 0B       		.uleb128 0xb
 3811 0228 39       		.uleb128 0x39
 3812 0229 0B       		.uleb128 0xb
 3813 022a 49       		.uleb128 0x49
 3814 022b 13       		.uleb128 0x13
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 132


 3815 022c 02       		.uleb128 0x2
 3816 022d 06       		.uleb128 0x6
 3817 022e B742     		.uleb128 0x2137
 3818 0230 06       		.uleb128 0x6
 3819 0231 00       		.byte	0
 3820 0232 00       		.byte	0
 3821 0233 24       		.uleb128 0x24
 3822 0234 1D       		.uleb128 0x1d
 3823 0235 01       		.byte	0x1
 3824 0236 31       		.uleb128 0x31
 3825 0237 13       		.uleb128 0x13
 3826 0238 52       		.uleb128 0x52
 3827 0239 01       		.uleb128 0x1
 3828 023a B842     		.uleb128 0x2138
 3829 023c 0B       		.uleb128 0xb
 3830 023d 11       		.uleb128 0x11
 3831 023e 01       		.uleb128 0x1
 3832 023f 12       		.uleb128 0x12
 3833 0240 01       		.uleb128 0x1
 3834 0241 58       		.uleb128 0x58
 3835 0242 0B       		.uleb128 0xb
 3836 0243 59       		.uleb128 0x59
 3837 0244 0B       		.uleb128 0xb
 3838 0245 57       		.uleb128 0x57
 3839 0246 0B       		.uleb128 0xb
 3840 0247 00       		.byte	0
 3841 0248 00       		.byte	0
 3842 0249 25       		.uleb128 0x25
 3843 024a 2E       		.uleb128 0x2e
 3844 024b 01       		.byte	0x1
 3845 024c 3F       		.uleb128 0x3f
 3846 024d 0C       		.uleb128 0xc
 3847 024e 03       		.uleb128 0x3
 3848 024f 0E       		.uleb128 0xe
 3849 0250 3A       		.uleb128 0x3a
 3850 0251 0B       		.uleb128 0xb
 3851 0252 3B       		.uleb128 0x3b
 3852 0253 0B       		.uleb128 0xb
 3853 0254 39       		.uleb128 0x39
 3854 0255 0B       		.uleb128 0xb
 3855 0256 27       		.uleb128 0x27
 3856 0257 0C       		.uleb128 0xc
 3857 0258 11       		.uleb128 0x11
 3858 0259 01       		.uleb128 0x1
 3859 025a 12       		.uleb128 0x12
 3860 025b 01       		.uleb128 0x1
 3861 025c 40       		.uleb128 0x40
 3862 025d 0A       		.uleb128 0xa
 3863 025e 9742     		.uleb128 0x2117
 3864 0260 0C       		.uleb128 0xc
 3865 0261 01       		.uleb128 0x1
 3866 0262 13       		.uleb128 0x13
 3867 0263 00       		.byte	0
 3868 0264 00       		.byte	0
 3869 0265 26       		.uleb128 0x26
 3870 0266 2E       		.uleb128 0x2e
 3871 0267 01       		.byte	0x1
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 133


 3872 0268 3F       		.uleb128 0x3f
 3873 0269 0C       		.uleb128 0xc
 3874 026a 03       		.uleb128 0x3
 3875 026b 0E       		.uleb128 0xe
 3876 026c 3A       		.uleb128 0x3a
 3877 026d 0B       		.uleb128 0xb
 3878 026e 3B       		.uleb128 0x3b
 3879 026f 0B       		.uleb128 0xb
 3880 0270 39       		.uleb128 0x39
 3881 0271 0B       		.uleb128 0xb
 3882 0272 27       		.uleb128 0x27
 3883 0273 0C       		.uleb128 0xc
 3884 0274 11       		.uleb128 0x11
 3885 0275 01       		.uleb128 0x1
 3886 0276 12       		.uleb128 0x12
 3887 0277 01       		.uleb128 0x1
 3888 0278 40       		.uleb128 0x40
 3889 0279 06       		.uleb128 0x6
 3890 027a 9742     		.uleb128 0x2117
 3891 027c 0C       		.uleb128 0xc
 3892 027d 01       		.uleb128 0x1
 3893 027e 13       		.uleb128 0x13
 3894 027f 00       		.byte	0
 3895 0280 00       		.byte	0
 3896 0281 27       		.uleb128 0x27
 3897 0282 34       		.uleb128 0x34
 3898 0283 00       		.byte	0
 3899 0284 03       		.uleb128 0x3
 3900 0285 0E       		.uleb128 0xe
 3901 0286 3A       		.uleb128 0x3a
 3902 0287 0B       		.uleb128 0xb
 3903 0288 3B       		.uleb128 0x3b
 3904 0289 0B       		.uleb128 0xb
 3905 028a 39       		.uleb128 0x39
 3906 028b 0B       		.uleb128 0xb
 3907 028c 49       		.uleb128 0x49
 3908 028d 13       		.uleb128 0x13
 3909 028e 02       		.uleb128 0x2
 3910 028f 06       		.uleb128 0x6
 3911 0290 B742     		.uleb128 0x2137
 3912 0292 06       		.uleb128 0x6
 3913 0293 00       		.byte	0
 3914 0294 00       		.byte	0
 3915 0295 28       		.uleb128 0x28
 3916 0296 1D       		.uleb128 0x1d
 3917 0297 00       		.byte	0
 3918 0298 31       		.uleb128 0x31
 3919 0299 13       		.uleb128 0x13
 3920 029a 52       		.uleb128 0x52
 3921 029b 01       		.uleb128 0x1
 3922 029c B842     		.uleb128 0x2138
 3923 029e 0B       		.uleb128 0xb
 3924 029f 11       		.uleb128 0x11
 3925 02a0 01       		.uleb128 0x1
 3926 02a1 12       		.uleb128 0x12
 3927 02a2 01       		.uleb128 0x1
 3928 02a3 58       		.uleb128 0x58
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 134


 3929 02a4 0B       		.uleb128 0xb
 3930 02a5 59       		.uleb128 0x59
 3931 02a6 0B       		.uleb128 0xb
 3932 02a7 57       		.uleb128 0x57
 3933 02a8 0B       		.uleb128 0xb
 3934 02a9 00       		.byte	0
 3935 02aa 00       		.byte	0
 3936 02ab 29       		.uleb128 0x29
 3937 02ac 1D       		.uleb128 0x1d
 3938 02ad 01       		.byte	0x1
 3939 02ae 31       		.uleb128 0x31
 3940 02af 13       		.uleb128 0x13
 3941 02b0 52       		.uleb128 0x52
 3942 02b1 01       		.uleb128 0x1
 3943 02b2 B842     		.uleb128 0x2138
 3944 02b4 0B       		.uleb128 0xb
 3945 02b5 11       		.uleb128 0x11
 3946 02b6 01       		.uleb128 0x1
 3947 02b7 12       		.uleb128 0x12
 3948 02b8 01       		.uleb128 0x1
 3949 02b9 58       		.uleb128 0x58
 3950 02ba 0B       		.uleb128 0xb
 3951 02bb 59       		.uleb128 0x59
 3952 02bc 0B       		.uleb128 0xb
 3953 02bd 57       		.uleb128 0x57
 3954 02be 0B       		.uleb128 0xb
 3955 02bf 01       		.uleb128 0x1
 3956 02c0 13       		.uleb128 0x13
 3957 02c1 00       		.byte	0
 3958 02c2 00       		.byte	0
 3959 02c3 2A       		.uleb128 0x2a
 3960 02c4 1D       		.uleb128 0x1d
 3961 02c5 01       		.byte	0x1
 3962 02c6 31       		.uleb128 0x31
 3963 02c7 13       		.uleb128 0x13
 3964 02c8 52       		.uleb128 0x52
 3965 02c9 01       		.uleb128 0x1
 3966 02ca B842     		.uleb128 0x2138
 3967 02cc 0B       		.uleb128 0xb
 3968 02cd 55       		.uleb128 0x55
 3969 02ce 06       		.uleb128 0x6
 3970 02cf 58       		.uleb128 0x58
 3971 02d0 0B       		.uleb128 0xb
 3972 02d1 59       		.uleb128 0x59
 3973 02d2 0B       		.uleb128 0xb
 3974 02d3 57       		.uleb128 0x57
 3975 02d4 0B       		.uleb128 0xb
 3976 02d5 00       		.byte	0
 3977 02d6 00       		.byte	0
 3978 02d7 2B       		.uleb128 0x2b
 3979 02d8 05       		.uleb128 0x5
 3980 02d9 00       		.byte	0
 3981 02da 03       		.uleb128 0x3
 3982 02db 0E       		.uleb128 0xe
 3983 02dc 3A       		.uleb128 0x3a
 3984 02dd 0B       		.uleb128 0xb
 3985 02de 3B       		.uleb128 0x3b
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 135


 3986 02df 0B       		.uleb128 0xb
 3987 02e0 39       		.uleb128 0x39
 3988 02e1 0B       		.uleb128 0xb
 3989 02e2 49       		.uleb128 0x49
 3990 02e3 13       		.uleb128 0x13
 3991 02e4 02       		.uleb128 0x2
 3992 02e5 0A       		.uleb128 0xa
 3993 02e6 00       		.byte	0
 3994 02e7 00       		.byte	0
 3995 02e8 2C       		.uleb128 0x2c
 3996 02e9 2E       		.uleb128 0x2e
 3997 02ea 01       		.byte	0x1
 3998 02eb 03       		.uleb128 0x3
 3999 02ec 0E       		.uleb128 0xe
 4000 02ed 3A       		.uleb128 0x3a
 4001 02ee 0B       		.uleb128 0xb
 4002 02ef 3B       		.uleb128 0x3b
 4003 02f0 05       		.uleb128 0x5
 4004 02f1 39       		.uleb128 0x39
 4005 02f2 0B       		.uleb128 0xb
 4006 02f3 27       		.uleb128 0x27
 4007 02f4 0C       		.uleb128 0xc
 4008 02f5 49       		.uleb128 0x49
 4009 02f6 13       		.uleb128 0x13
 4010 02f7 20       		.uleb128 0x20
 4011 02f8 0B       		.uleb128 0xb
 4012 02f9 01       		.uleb128 0x1
 4013 02fa 13       		.uleb128 0x13
 4014 02fb 00       		.byte	0
 4015 02fc 00       		.byte	0
 4016 02fd 2D       		.uleb128 0x2d
 4017 02fe 05       		.uleb128 0x5
 4018 02ff 00       		.byte	0
 4019 0300 03       		.uleb128 0x3
 4020 0301 0E       		.uleb128 0xe
 4021 0302 3A       		.uleb128 0x3a
 4022 0303 0B       		.uleb128 0xb
 4023 0304 3B       		.uleb128 0x3b
 4024 0305 05       		.uleb128 0x5
 4025 0306 39       		.uleb128 0x39
 4026 0307 0B       		.uleb128 0xb
 4027 0308 49       		.uleb128 0x49
 4028 0309 13       		.uleb128 0x13
 4029 030a 00       		.byte	0
 4030 030b 00       		.byte	0
 4031 030c 2E       		.uleb128 0x2e
 4032 030d 2E       		.uleb128 0x2e
 4033 030e 00       		.byte	0
 4034 030f 03       		.uleb128 0x3
 4035 0310 0E       		.uleb128 0xe
 4036 0311 3A       		.uleb128 0x3a
 4037 0312 0B       		.uleb128 0xb
 4038 0313 3B       		.uleb128 0x3b
 4039 0314 05       		.uleb128 0x5
 4040 0315 39       		.uleb128 0x39
 4041 0316 0B       		.uleb128 0xb
 4042 0317 27       		.uleb128 0x27
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 136


 4043 0318 0C       		.uleb128 0xc
 4044 0319 8701     		.uleb128 0x87
 4045 031b 0C       		.uleb128 0xc
 4046 031c 20       		.uleb128 0x20
 4047 031d 0B       		.uleb128 0xb
 4048 031e 00       		.byte	0
 4049 031f 00       		.byte	0
 4050 0320 2F       		.uleb128 0x2f
 4051 0321 2E       		.uleb128 0x2e
 4052 0322 01       		.byte	0x1
 4053 0323 03       		.uleb128 0x3
 4054 0324 0E       		.uleb128 0xe
 4055 0325 3A       		.uleb128 0x3a
 4056 0326 0B       		.uleb128 0xb
 4057 0327 3B       		.uleb128 0x3b
 4058 0328 05       		.uleb128 0x5
 4059 0329 39       		.uleb128 0x39
 4060 032a 0B       		.uleb128 0xb
 4061 032b 27       		.uleb128 0x27
 4062 032c 0C       		.uleb128 0xc
 4063 032d 20       		.uleb128 0x20
 4064 032e 0B       		.uleb128 0xb
 4065 032f 01       		.uleb128 0x1
 4066 0330 13       		.uleb128 0x13
 4067 0331 00       		.byte	0
 4068 0332 00       		.byte	0
 4069 0333 30       		.uleb128 0x30
 4070 0334 34       		.uleb128 0x34
 4071 0335 00       		.byte	0
 4072 0336 03       		.uleb128 0x3
 4073 0337 0E       		.uleb128 0xe
 4074 0338 3A       		.uleb128 0x3a
 4075 0339 0B       		.uleb128 0xb
 4076 033a 3B       		.uleb128 0x3b
 4077 033b 05       		.uleb128 0x5
 4078 033c 39       		.uleb128 0x39
 4079 033d 0B       		.uleb128 0xb
 4080 033e 49       		.uleb128 0x49
 4081 033f 13       		.uleb128 0x13
 4082 0340 00       		.byte	0
 4083 0341 00       		.byte	0
 4084 0342 31       		.uleb128 0x31
 4085 0343 2E       		.uleb128 0x2e
 4086 0344 00       		.byte	0
 4087 0345 03       		.uleb128 0x3
 4088 0346 0E       		.uleb128 0xe
 4089 0347 3A       		.uleb128 0x3a
 4090 0348 0B       		.uleb128 0xb
 4091 0349 3B       		.uleb128 0x3b
 4092 034a 05       		.uleb128 0x5
 4093 034b 39       		.uleb128 0x39
 4094 034c 0B       		.uleb128 0xb
 4095 034d 27       		.uleb128 0x27
 4096 034e 0C       		.uleb128 0xc
 4097 034f 49       		.uleb128 0x49
 4098 0350 13       		.uleb128 0x13
 4099 0351 20       		.uleb128 0x20
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 137


 4100 0352 0B       		.uleb128 0xb
 4101 0353 00       		.byte	0
 4102 0354 00       		.byte	0
 4103 0355 32       		.uleb128 0x32
 4104 0356 2E       		.uleb128 0x2e
 4105 0357 00       		.byte	0
 4106 0358 03       		.uleb128 0x3
 4107 0359 0E       		.uleb128 0xe
 4108 035a 3A       		.uleb128 0x3a
 4109 035b 0B       		.uleb128 0xb
 4110 035c 3B       		.uleb128 0x3b
 4111 035d 05       		.uleb128 0x5
 4112 035e 39       		.uleb128 0x39
 4113 035f 0B       		.uleb128 0xb
 4114 0360 27       		.uleb128 0x27
 4115 0361 0C       		.uleb128 0xc
 4116 0362 20       		.uleb128 0x20
 4117 0363 0B       		.uleb128 0xb
 4118 0364 00       		.byte	0
 4119 0365 00       		.byte	0
 4120 0366 00       		.byte	0
 4121              		.section	.debug_loc,"",%progbits
 4122              	.Ldebug_loc0:
 4123              	.LVUS44:
 4124 0000 00       		.uleb128 0
 4125 0001 00       		.uleb128 .LVU267
 4126 0002 00       		.uleb128 .LVU267
 4127 0003 00       		.uleb128 0
 4128              	.LLST44:
 4129 0004 38020000 		.4byte	.LVL64-.Ltext0
 4130 0008 3C020000 		.4byte	.LVL65-.Ltext0
 4131 000c 0100     		.2byte	0x1
 4132 000e 50       		.byte	0x50
 4133 000f 3C020000 		.4byte	.LVL65-.Ltext0
 4134 0013 50020000 		.4byte	.LFE148-.Ltext0
 4135 0017 0400     		.2byte	0x4
 4136 0019 F3       		.byte	0xf3
 4137 001a 01       		.uleb128 0x1
 4138 001b 50       		.byte	0x50
 4139 001c 9F       		.byte	0x9f
 4140 001d 00000000 		.4byte	0
 4141 0021 00000000 		.4byte	0
 4142              	.LLST43:
 4143 0025 30020000 		.4byte	.LFB146-.Ltext0
 4144 0029 32020000 		.4byte	.LCFI2-.Ltext0
 4145 002d 0200     		.2byte	0x2
 4146 002f 7D       		.byte	0x7d
 4147 0030 00       		.sleb128 0
 4148 0031 32020000 		.4byte	.LCFI2-.Ltext0
 4149 0035 38020000 		.4byte	.LFE146-.Ltext0
 4150 0039 0200     		.2byte	0x2
 4151 003b 7D       		.byte	0x7d
 4152 003c 08       		.sleb128 8
 4153 003d 00000000 		.4byte	0
 4154 0041 00000000 		.4byte	0
 4155              	.LVUS41:
 4156 0045 00       		.uleb128 0
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 138


 4157 0046 00       		.uleb128 .LVU240
 4158 0047 00       		.uleb128 .LVU240
 4159 0048 00       		.uleb128 0
 4160              	.LLST41:
 4161 0049 F4010000 		.4byte	.LVL59-.Ltext0
 4162 004d F6010000 		.4byte	.LVL60-.Ltext0
 4163 0051 0100     		.2byte	0x1
 4164 0053 50       		.byte	0x50
 4165 0054 F6010000 		.4byte	.LVL60-.Ltext0
 4166 0058 18020000 		.4byte	.LFE144-.Ltext0
 4167 005c 0400     		.2byte	0x4
 4168 005e F3       		.byte	0xf3
 4169 005f 01       		.uleb128 0x1
 4170 0060 50       		.byte	0x50
 4171 0061 9F       		.byte	0x9f
 4172 0062 00000000 		.4byte	0
 4173 0066 00000000 		.4byte	0
 4174              	.LVUS42:
 4175 006a 02       		.uleb128 .LVU237
 4176 006b 00       		.uleb128 .LVU240
 4177 006c 00       		.uleb128 .LVU240
 4178 006d 00       		.uleb128 .LVU248
 4179              	.LLST42:
 4180 006e F4010000 		.4byte	.LVL59-.Ltext0
 4181 0072 F6010000 		.4byte	.LVL60-.Ltext0
 4182 0076 0100     		.2byte	0x1
 4183 0078 50       		.byte	0x50
 4184 0079 F6010000 		.4byte	.LVL60-.Ltext0
 4185 007d 12020000 		.4byte	.LVL61-.Ltext0
 4186 0081 0400     		.2byte	0x4
 4187 0083 F3       		.byte	0xf3
 4188 0084 01       		.uleb128 0x1
 4189 0085 50       		.byte	0x50
 4190 0086 9F       		.byte	0x9f
 4191 0087 00000000 		.4byte	0
 4192 008b 00000000 		.4byte	0
 4193              	.LVUS39:
 4194 008f 00       		.uleb128 0
 4195 0090 00       		.uleb128 .LVU227
 4196 0091 00       		.uleb128 .LVU227
 4197 0092 00       		.uleb128 0
 4198              	.LLST39:
 4199 0093 D4010000 		.4byte	.LVL56-.Ltext0
 4200 0097 D6010000 		.4byte	.LVL57-.Ltext0
 4201 009b 0100     		.2byte	0x1
 4202 009d 50       		.byte	0x50
 4203 009e D6010000 		.4byte	.LVL57-.Ltext0
 4204 00a2 F4010000 		.4byte	.LFE143-.Ltext0
 4205 00a6 0400     		.2byte	0x4
 4206 00a8 F3       		.byte	0xf3
 4207 00a9 01       		.uleb128 0x1
 4208 00aa 50       		.byte	0x50
 4209 00ab 9F       		.byte	0x9f
 4210 00ac 00000000 		.4byte	0
 4211 00b0 00000000 		.4byte	0
 4212              	.LVUS40:
 4213 00b4 03       		.uleb128 .LVU224
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 139


 4214 00b5 00       		.uleb128 .LVU227
 4215 00b6 00       		.uleb128 .LVU227
 4216 00b7 00       		.uleb128 .LVU233
 4217              	.LLST40:
 4218 00b8 D4010000 		.4byte	.LVL56-.Ltext0
 4219 00bc D6010000 		.4byte	.LVL57-.Ltext0
 4220 00c0 0100     		.2byte	0x1
 4221 00c2 50       		.byte	0x50
 4222 00c3 D6010000 		.4byte	.LVL57-.Ltext0
 4223 00c7 EC010000 		.4byte	.LVL58-.Ltext0
 4224 00cb 0400     		.2byte	0x4
 4225 00cd F3       		.byte	0xf3
 4226 00ce 01       		.uleb128 0x1
 4227 00cf 50       		.byte	0x50
 4228 00d0 9F       		.byte	0x9f
 4229 00d1 00000000 		.4byte	0
 4230 00d5 00000000 		.4byte	0
 4231              	.LVUS37:
 4232 00d9 00       		.uleb128 0
 4233 00da 00       		.uleb128 .LVU211
 4234 00db 00       		.uleb128 .LVU211
 4235 00dc 00       		.uleb128 0
 4236              	.LLST37:
 4237 00dd B0010000 		.4byte	.LVL53-.Ltext0
 4238 00e1 B2010000 		.4byte	.LVL54-.Ltext0
 4239 00e5 0100     		.2byte	0x1
 4240 00e7 50       		.byte	0x50
 4241 00e8 B2010000 		.4byte	.LVL54-.Ltext0
 4242 00ec D4010000 		.4byte	.LFE142-.Ltext0
 4243 00f0 0400     		.2byte	0x4
 4244 00f2 F3       		.byte	0xf3
 4245 00f3 01       		.uleb128 0x1
 4246 00f4 50       		.byte	0x50
 4247 00f5 9F       		.byte	0x9f
 4248 00f6 00000000 		.4byte	0
 4249 00fa 00000000 		.4byte	0
 4250              	.LVUS38:
 4251 00fe 03       		.uleb128 .LVU208
 4252 00ff 00       		.uleb128 .LVU211
 4253 0100 00       		.uleb128 .LVU211
 4254 0101 00       		.uleb128 .LVU219
 4255              	.LLST38:
 4256 0102 B0010000 		.4byte	.LVL53-.Ltext0
 4257 0106 B2010000 		.4byte	.LVL54-.Ltext0
 4258 010a 0100     		.2byte	0x1
 4259 010c 50       		.byte	0x50
 4260 010d B2010000 		.4byte	.LVL54-.Ltext0
 4261 0111 CE010000 		.4byte	.LVL55-.Ltext0
 4262 0115 0400     		.2byte	0x4
 4263 0117 F3       		.byte	0xf3
 4264 0118 01       		.uleb128 0x1
 4265 0119 50       		.byte	0x50
 4266 011a 9F       		.byte	0x9f
 4267 011b 00000000 		.4byte	0
 4268 011f 00000000 		.4byte	0
 4269              	.LVUS35:
 4270 0123 00       		.uleb128 0
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 140


 4271 0124 00       		.uleb128 .LVU197
 4272 0125 00       		.uleb128 .LVU197
 4273 0126 00       		.uleb128 0
 4274              	.LLST35:
 4275 0127 90010000 		.4byte	.LVL50-.Ltext0
 4276 012b 92010000 		.4byte	.LVL51-.Ltext0
 4277 012f 0100     		.2byte	0x1
 4278 0131 50       		.byte	0x50
 4279 0132 92010000 		.4byte	.LVL51-.Ltext0
 4280 0136 B0010000 		.4byte	.LFE141-.Ltext0
 4281 013a 0400     		.2byte	0x4
 4282 013c F3       		.byte	0xf3
 4283 013d 01       		.uleb128 0x1
 4284 013e 50       		.byte	0x50
 4285 013f 9F       		.byte	0x9f
 4286 0140 00000000 		.4byte	0
 4287 0144 00000000 		.4byte	0
 4288              	.LVUS36:
 4289 0148 03       		.uleb128 .LVU194
 4290 0149 00       		.uleb128 .LVU197
 4291 014a 00       		.uleb128 .LVU197
 4292 014b 00       		.uleb128 .LVU203
 4293              	.LLST36:
 4294 014c 90010000 		.4byte	.LVL50-.Ltext0
 4295 0150 92010000 		.4byte	.LVL51-.Ltext0
 4296 0154 0100     		.2byte	0x1
 4297 0156 50       		.byte	0x50
 4298 0157 92010000 		.4byte	.LVL51-.Ltext0
 4299 015b A8010000 		.4byte	.LVL52-.Ltext0
 4300 015f 0400     		.2byte	0x4
 4301 0161 F3       		.byte	0xf3
 4302 0162 01       		.uleb128 0x1
 4303 0163 50       		.byte	0x50
 4304 0164 9F       		.byte	0x9f
 4305 0165 00000000 		.4byte	0
 4306 0169 00000000 		.4byte	0
 4307              	.LLST24:
 4308 016d 30010000 		.4byte	.LFB140-.Ltext0
 4309 0171 32010000 		.4byte	.LCFI1-.Ltext0
 4310 0175 0200     		.2byte	0x2
 4311 0177 7D       		.byte	0x7d
 4312 0178 00       		.sleb128 0
 4313 0179 32010000 		.4byte	.LCFI1-.Ltext0
 4314 017d 90010000 		.4byte	.LFE140-.Ltext0
 4315 0181 0200     		.2byte	0x2
 4316 0183 7D       		.byte	0x7d
 4317 0184 08       		.sleb128 8
 4318 0185 00000000 		.4byte	0
 4319 0189 00000000 		.4byte	0
 4320              	.LVUS25:
 4321 018d 00       		.uleb128 0
 4322 018e 00       		.uleb128 .LVU159
 4323 018f 00       		.uleb128 .LVU159
 4324 0190 00       		.uleb128 0
 4325              	.LLST25:
 4326 0191 30010000 		.4byte	.LVL36-.Ltext0
 4327 0195 34010000 		.4byte	.LVL38-.Ltext0
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 141


 4328 0199 0100     		.2byte	0x1
 4329 019b 50       		.byte	0x50
 4330 019c 34010000 		.4byte	.LVL38-.Ltext0
 4331 01a0 90010000 		.4byte	.LFE140-.Ltext0
 4332 01a4 0400     		.2byte	0x4
 4333 01a6 F3       		.byte	0xf3
 4334 01a7 01       		.uleb128 0x1
 4335 01a8 50       		.byte	0x50
 4336 01a9 9F       		.byte	0x9f
 4337 01aa 00000000 		.4byte	0
 4338 01ae 00000000 		.4byte	0
 4339              	.LVUS26:
 4340 01b2 00       		.uleb128 0
 4341 01b3 00       		.uleb128 .LVU167
 4342 01b4 00       		.uleb128 .LVU167
 4343 01b5 00       		.uleb128 .LVU187
 4344 01b6 00       		.uleb128 .LVU187
 4345 01b7 00       		.uleb128 0
 4346              	.LLST26:
 4347 01b8 30010000 		.4byte	.LVL36-.Ltext0
 4348 01bc 48010000 		.4byte	.LVL40-.Ltext0
 4349 01c0 0100     		.2byte	0x1
 4350 01c2 51       		.byte	0x51
 4351 01c3 48010000 		.4byte	.LVL40-.Ltext0
 4352 01c7 7E010000 		.4byte	.LVL49-.Ltext0
 4353 01cb 0400     		.2byte	0x4
 4354 01cd F3       		.byte	0xf3
 4355 01ce 01       		.uleb128 0x1
 4356 01cf 51       		.byte	0x51
 4357 01d0 9F       		.byte	0x9f
 4358 01d1 7E010000 		.4byte	.LVL49-.Ltext0
 4359 01d5 90010000 		.4byte	.LFE140-.Ltext0
 4360 01d9 0100     		.2byte	0x1
 4361 01db 51       		.byte	0x51
 4362 01dc 00000000 		.4byte	0
 4363 01e0 00000000 		.4byte	0
 4364              	.LVUS27:
 4365 01e4 02       		.uleb128 .LVU156
 4366 01e5 00       		.uleb128 .LVU159
 4367 01e6 00       		.uleb128 .LVU159
 4368 01e7 00       		.uleb128 .LVU163
 4369 01e8 00       		.uleb128 .LVU187
 4370 01e9 00       		.uleb128 0
 4371              	.LLST27:
 4372 01ea 32010000 		.4byte	.LVL37-.Ltext0
 4373 01ee 34010000 		.4byte	.LVL38-.Ltext0
 4374 01f2 0100     		.2byte	0x1
 4375 01f4 50       		.byte	0x50
 4376 01f5 34010000 		.4byte	.LVL38-.Ltext0
 4377 01f9 44010000 		.4byte	.LVL39-.Ltext0
 4378 01fd 0400     		.2byte	0x4
 4379 01ff F3       		.byte	0xf3
 4380 0200 01       		.uleb128 0x1
 4381 0201 50       		.byte	0x50
 4382 0202 9F       		.byte	0x9f
 4383 0203 7E010000 		.4byte	.LVL49-.Ltext0
 4384 0207 90010000 		.4byte	.LFE140-.Ltext0
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 142


 4385 020b 0400     		.2byte	0x4
 4386 020d F3       		.byte	0xf3
 4387 020e 01       		.uleb128 0x1
 4388 020f 50       		.byte	0x50
 4389 0210 9F       		.byte	0x9f
 4390 0211 00000000 		.4byte	0
 4391 0215 00000000 		.4byte	0
 4392              	.LVUS28:
 4393 0219 00       		.uleb128 .LVU163
 4394 021a 00       		.uleb128 .LVU185
 4395              	.LLST28:
 4396 021b 44010000 		.4byte	.LVL39-.Ltext0
 4397 021f 7C010000 		.4byte	.LVL48-.Ltext0
 4398 0223 0100     		.2byte	0x1
 4399 0225 53       		.byte	0x53
 4400 0226 00000000 		.4byte	0
 4401 022a 00000000 		.4byte	0
 4402              	.LVUS29:
 4403 022e 00       		.uleb128 .LVU163
 4404 022f 00       		.uleb128 .LVU185
 4405              	.LLST29:
 4406 0230 44010000 		.4byte	.LVL39-.Ltext0
 4407 0234 7C010000 		.4byte	.LVL48-.Ltext0
 4408 0238 0100     		.2byte	0x1
 4409 023a 52       		.byte	0x52
 4410 023b 00000000 		.4byte	0
 4411 023f 00000000 		.4byte	0
 4412              	.LVUS30:
 4413 0243 00       		.uleb128 .LVU163
 4414 0244 00       		.uleb128 .LVU167
 4415 0245 00       		.uleb128 .LVU167
 4416 0246 00       		.uleb128 .LVU185
 4417              	.LLST30:
 4418 0247 44010000 		.4byte	.LVL39-.Ltext0
 4419 024b 48010000 		.4byte	.LVL40-.Ltext0
 4420 024f 0100     		.2byte	0x1
 4421 0251 51       		.byte	0x51
 4422 0252 48010000 		.4byte	.LVL40-.Ltext0
 4423 0256 7C010000 		.4byte	.LVL48-.Ltext0
 4424 025a 0400     		.2byte	0x4
 4425 025c F3       		.byte	0xf3
 4426 025d 01       		.uleb128 0x1
 4427 025e 51       		.byte	0x51
 4428 025f 9F       		.byte	0x9f
 4429 0260 00000000 		.4byte	0
 4430 0264 00000000 		.4byte	0
 4431              	.LVUS31:
 4432 0268 00       		.uleb128 .LVU163
 4433 0269 00       		.uleb128 .LVU184
 4434              	.LLST31:
 4435 026a 44010000 		.4byte	.LVL39-.Ltext0
 4436 026e 7A010000 		.4byte	.LVL47-.Ltext0
 4437 0272 0100     		.2byte	0x1
 4438 0274 50       		.byte	0x50
 4439 0275 00000000 		.4byte	0
 4440 0279 00000000 		.4byte	0
 4441              	.LVUS32:
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 143


 4442 027d 00       		.uleb128 .LVU167
 4443 027e 00       		.uleb128 .LVU175
 4444 027f 00       		.uleb128 .LVU175
 4445 0280 00       		.uleb128 .LVU179
 4446 0281 00       		.uleb128 .LVU179
 4447 0282 00       		.uleb128 .LVU185
 4448              	.LLST32:
 4449 0283 48010000 		.4byte	.LVL40-.Ltext0
 4450 0287 5E010000 		.4byte	.LVL42-.Ltext0
 4451 028b 0100     		.2byte	0x1
 4452 028d 51       		.byte	0x51
 4453 028e 5E010000 		.4byte	.LVL42-.Ltext0
 4454 0292 6C010000 		.4byte	.LVL45-.Ltext0
 4455 0296 0300     		.2byte	0x3
 4456 0298 74       		.byte	0x74
 4457 0299 7C       		.sleb128 -4
 4458 029a 9F       		.byte	0x9f
 4459 029b 6C010000 		.4byte	.LVL45-.Ltext0
 4460 029f 7C010000 		.4byte	.LVL48-.Ltext0
 4461 02a3 0600     		.2byte	0x6
 4462 02a5 F3       		.byte	0xf3
 4463 02a6 01       		.uleb128 0x1
 4464 02a7 51       		.byte	0x51
 4465 02a8 37       		.byte	0x37
 4466 02a9 1A       		.byte	0x1a
 4467 02aa 9F       		.byte	0x9f
 4468 02ab 00000000 		.4byte	0
 4469 02af 00000000 		.4byte	0
 4470              	.LVUS33:
 4471 02b3 00       		.uleb128 .LVU172
 4472 02b4 00       		.uleb128 .LVU178
 4473 02b5 00       		.uleb128 .LVU178
 4474 02b6 00       		.uleb128 .LVU179
 4475 02b7 00       		.uleb128 .LVU179
 4476 02b8 00       		.uleb128 .LVU185
 4477              	.LLST33:
 4478 02b9 56010000 		.4byte	.LVL41-.Ltext0
 4479 02bd 68010000 		.4byte	.LVL44-.Ltext0
 4480 02c1 0100     		.2byte	0x1
 4481 02c3 5C       		.byte	0x5c
 4482 02c4 68010000 		.4byte	.LVL44-.Ltext0
 4483 02c8 6C010000 		.4byte	.LVL45-.Ltext0
 4484 02cc 1900     		.2byte	0x19
 4485 02ce 34       		.byte	0x34
 4486 02cf 3B       		.byte	0x3b
 4487 02d0 74       		.byte	0x74
 4488 02d1 00       		.sleb128 0
 4489 02d2 1C       		.byte	0x1c
 4490 02d3 3B       		.byte	0x3b
 4491 02d4 74       		.byte	0x74
 4492 02d5 00       		.sleb128 0
 4493 02d6 1C       		.byte	0x1c
 4494 02d7 40       		.byte	0x40
 4495 02d8 4B       		.byte	0x4b
 4496 02d9 24       		.byte	0x24
 4497 02da 22       		.byte	0x22
 4498 02db 0C       		.byte	0xc
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 144


 4499 02dc 04000080 		.4byte	0x80000004
 4500 02e0 2A       		.byte	0x2a
 4501 02e1 28       		.byte	0x28
 4502 02e2 0100     		.2byte	0x1
 4503 02e4 16       		.byte	0x16
 4504 02e5 13       		.byte	0x13
 4505 02e6 9F       		.byte	0x9f
 4506 02e7 6C010000 		.4byte	.LVL45-.Ltext0
 4507 02eb 7C010000 		.4byte	.LVL48-.Ltext0
 4508 02ef 1D00     		.2byte	0x1d
 4509 02f1 34       		.byte	0x34
 4510 02f2 F3       		.byte	0xf3
 4511 02f3 01       		.uleb128 0x1
 4512 02f4 51       		.byte	0x51
 4513 02f5 20       		.byte	0x20
 4514 02f6 37       		.byte	0x37
 4515 02f7 1A       		.byte	0x1a
 4516 02f8 F3       		.byte	0xf3
 4517 02f9 01       		.uleb128 0x1
 4518 02fa 51       		.byte	0x51
 4519 02fb 20       		.byte	0x20
 4520 02fc 37       		.byte	0x37
 4521 02fd 1A       		.byte	0x1a
 4522 02fe 40       		.byte	0x40
 4523 02ff 4B       		.byte	0x4b
 4524 0300 24       		.byte	0x24
 4525 0301 22       		.byte	0x22
 4526 0302 0C       		.byte	0xc
 4527 0303 04000080 		.4byte	0x80000004
 4528 0307 2A       		.byte	0x2a
 4529 0308 28       		.byte	0x28
 4530 0309 0100     		.2byte	0x1
 4531 030b 16       		.byte	0x16
 4532 030c 13       		.byte	0x13
 4533 030d 9F       		.byte	0x9f
 4534 030e 00000000 		.4byte	0
 4535 0312 00000000 		.4byte	0
 4536              	.LVUS34:
 4537 0316 00       		.uleb128 .LVU176
 4538 0317 00       		.uleb128 .LVU183
 4539              	.LLST34:
 4540 0318 60010000 		.4byte	.LVL43-.Ltext0
 4541 031c 76010000 		.4byte	.LVL46-.Ltext0
 4542 0320 0100     		.2byte	0x1
 4543 0322 51       		.byte	0x51
 4544 0323 00000000 		.4byte	0
 4545 0327 00000000 		.4byte	0
 4546              	.LVUS20:
 4547 032b 00       		.uleb128 0
 4548 032c 00       		.uleb128 .LVU127
 4549 032d 00       		.uleb128 .LVU127
 4550 032e 00       		.uleb128 .LVU138
 4551 032f 00       		.uleb128 .LVU138
 4552 0330 00       		.uleb128 0
 4553              	.LLST20:
 4554 0331 F8000000 		.4byte	.LVL30-.Ltext0
 4555 0335 FA000000 		.4byte	.LVL31-.Ltext0
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 145


 4556 0339 0100     		.2byte	0x1
 4557 033b 50       		.byte	0x50
 4558 033c FA000000 		.4byte	.LVL31-.Ltext0
 4559 0340 10010000 		.4byte	.LVL34-.Ltext0
 4560 0344 0300     		.2byte	0x3
 4561 0346 70       		.byte	0x70
 4562 0347 01       		.sleb128 1
 4563 0348 9F       		.byte	0x9f
 4564 0349 10010000 		.4byte	.LVL34-.Ltext0
 4565 034d 20010000 		.4byte	.LFE138-.Ltext0
 4566 0351 0400     		.2byte	0x4
 4567 0353 F3       		.byte	0xf3
 4568 0354 01       		.uleb128 0x1
 4569 0355 50       		.byte	0x50
 4570 0356 9F       		.byte	0x9f
 4571 0357 00000000 		.4byte	0
 4572 035b 00000000 		.4byte	0
 4573              	.LVUS21:
 4574 035f 02       		.uleb128 .LVU124
 4575 0360 00       		.uleb128 .LVU127
 4576 0361 00       		.uleb128 .LVU127
 4577 0362 00       		.uleb128 .LVU138
 4578 0363 00       		.uleb128 .LVU138
 4579 0364 00       		.uleb128 .LVU144
 4580              	.LLST21:
 4581 0365 F8000000 		.4byte	.LVL30-.Ltext0
 4582 0369 FA000000 		.4byte	.LVL31-.Ltext0
 4583 036d 0100     		.2byte	0x1
 4584 036f 50       		.byte	0x50
 4585 0370 FA000000 		.4byte	.LVL31-.Ltext0
 4586 0374 10010000 		.4byte	.LVL34-.Ltext0
 4587 0378 0300     		.2byte	0x3
 4588 037a 70       		.byte	0x70
 4589 037b 01       		.sleb128 1
 4590 037c 9F       		.byte	0x9f
 4591 037d 10010000 		.4byte	.LVL34-.Ltext0
 4592 0381 1A010000 		.4byte	.LVL35-.Ltext0
 4593 0385 0400     		.2byte	0x4
 4594 0387 F3       		.byte	0xf3
 4595 0388 01       		.uleb128 0x1
 4596 0389 50       		.byte	0x50
 4597 038a 9F       		.byte	0x9f
 4598 038b 00000000 		.4byte	0
 4599 038f 00000000 		.4byte	0
 4600              	.LVUS22:
 4601 0393 01       		.uleb128 .LVU131
 4602 0394 00       		.uleb128 .LVU135
 4603              	.LLST22:
 4604 0395 06010000 		.4byte	.LVL32-.Ltext0
 4605 0399 0E010000 		.4byte	.LVL33-.Ltext0
 4606 039d 0200     		.2byte	0x2
 4607 039f 3F       		.byte	0x3f
 4608 03a0 9F       		.byte	0x9f
 4609 03a1 00000000 		.4byte	0
 4610 03a5 00000000 		.4byte	0
 4611              	.LVUS23:
 4612 03a9 01       		.uleb128 .LVU131
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 146


 4613 03aa 00       		.uleb128 .LVU135
 4614              	.LLST23:
 4615 03ab 06010000 		.4byte	.LVL32-.Ltext0
 4616 03af 0E010000 		.4byte	.LVL33-.Ltext0
 4617 03b3 0300     		.2byte	0x3
 4618 03b5 09       		.byte	0x9
 4619 03b6 FF       		.byte	0xff
 4620 03b7 9F       		.byte	0x9f
 4621 03b8 00000000 		.4byte	0
 4622 03bc 00000000 		.4byte	0
 4623              	.LVUS18:
 4624 03c0 00       		.uleb128 0
 4625 03c1 00       		.uleb128 .LVU91
 4626 03c2 00       		.uleb128 .LVU91
 4627 03c3 00       		.uleb128 0
 4628              	.LLST18:
 4629 03c4 AC000000 		.4byte	.LVL27-.Ltext0
 4630 03c8 AE000000 		.4byte	.LVL28-.Ltext0
 4631 03cc 0100     		.2byte	0x1
 4632 03ce 50       		.byte	0x50
 4633 03cf AE000000 		.4byte	.LVL28-.Ltext0
 4634 03d3 D4000000 		.4byte	.LFE136-.Ltext0
 4635 03d7 0400     		.2byte	0x4
 4636 03d9 F3       		.byte	0xf3
 4637 03da 01       		.uleb128 0x1
 4638 03db 50       		.byte	0x50
 4639 03dc 9F       		.byte	0x9f
 4640 03dd 00000000 		.4byte	0
 4641 03e1 00000000 		.4byte	0
 4642              	.LVUS19:
 4643 03e5 03       		.uleb128 .LVU88
 4644 03e6 00       		.uleb128 .LVU91
 4645 03e7 00       		.uleb128 .LVU91
 4646 03e8 00       		.uleb128 .LVU103
 4647              	.LLST19:
 4648 03e9 AC000000 		.4byte	.LVL27-.Ltext0
 4649 03ed AE000000 		.4byte	.LVL28-.Ltext0
 4650 03f1 0100     		.2byte	0x1
 4651 03f3 50       		.byte	0x50
 4652 03f4 AE000000 		.4byte	.LVL28-.Ltext0
 4653 03f8 CC000000 		.4byte	.LVL29-.Ltext0
 4654 03fc 0400     		.2byte	0x4
 4655 03fe F3       		.byte	0xf3
 4656 03ff 01       		.uleb128 0x1
 4657 0400 50       		.byte	0x50
 4658 0401 9F       		.byte	0x9f
 4659 0402 00000000 		.4byte	0
 4660 0406 00000000 		.4byte	0
 4661              	.LVUS16:
 4662 040a 00       		.uleb128 0
 4663 040b 00       		.uleb128 .LVU75
 4664 040c 00       		.uleb128 .LVU75
 4665 040d 00       		.uleb128 0
 4666              	.LLST16:
 4667 040e 90000000 		.4byte	.LVL24-.Ltext0
 4668 0412 92000000 		.4byte	.LVL25-.Ltext0
 4669 0416 0100     		.2byte	0x1
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 147


 4670 0418 50       		.byte	0x50
 4671 0419 92000000 		.4byte	.LVL25-.Ltext0
 4672 041d AC000000 		.4byte	.LFE135-.Ltext0
 4673 0421 0400     		.2byte	0x4
 4674 0423 F3       		.byte	0xf3
 4675 0424 01       		.uleb128 0x1
 4676 0425 50       		.byte	0x50
 4677 0426 9F       		.byte	0x9f
 4678 0427 00000000 		.4byte	0
 4679 042b 00000000 		.4byte	0
 4680              	.LVUS17:
 4681 042f 03       		.uleb128 .LVU72
 4682 0430 00       		.uleb128 .LVU75
 4683 0431 00       		.uleb128 .LVU75
 4684 0432 01       		.uleb128 .LVU83
 4685              	.LLST17:
 4686 0433 90000000 		.4byte	.LVL24-.Ltext0
 4687 0437 92000000 		.4byte	.LVL25-.Ltext0
 4688 043b 0100     		.2byte	0x1
 4689 043d 50       		.byte	0x50
 4690 043e 92000000 		.4byte	.LVL25-.Ltext0
 4691 0442 A6000000 		.4byte	.LVL26-.Ltext0
 4692 0446 0400     		.2byte	0x4
 4693 0448 F3       		.byte	0xf3
 4694 0449 01       		.uleb128 0x1
 4695 044a 50       		.byte	0x50
 4696 044b 9F       		.byte	0x9f
 4697 044c 00000000 		.4byte	0
 4698 0450 00000000 		.4byte	0
 4699              	.LLST3:
 4700 0454 24000000 		.4byte	.LFB134-.Ltext0
 4701 0458 26000000 		.4byte	.LCFI0-.Ltext0
 4702 045c 0200     		.2byte	0x2
 4703 045e 7D       		.byte	0x7d
 4704 045f 00       		.sleb128 0
 4705 0460 26000000 		.4byte	.LCFI0-.Ltext0
 4706 0464 90000000 		.4byte	.LFE134-.Ltext0
 4707 0468 0200     		.2byte	0x2
 4708 046a 7D       		.byte	0x7d
 4709 046b 04       		.sleb128 4
 4710 046c 00000000 		.4byte	0
 4711 0470 00000000 		.4byte	0
 4712              	.LVUS4:
 4713 0474 00       		.uleb128 0
 4714 0475 00       		.uleb128 .LVU59
 4715 0476 00       		.uleb128 .LVU59
 4716 0477 00       		.uleb128 .LVU62
 4717 0478 00       		.uleb128 .LVU62
 4718 0479 00       		.uleb128 .LVU64
 4719 047a 00       		.uleb128 .LVU64
 4720 047b 00       		.uleb128 0
 4721              	.LLST4:
 4722 047c 24000000 		.4byte	.LVL5-.Ltext0
 4723 0480 6E000000 		.4byte	.LVL18-.Ltext0
 4724 0484 0100     		.2byte	0x1
 4725 0486 50       		.byte	0x50
 4726 0487 6E000000 		.4byte	.LVL18-.Ltext0
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 148


 4727 048b 7A000000 		.4byte	.LVL20-.Ltext0
 4728 048f 0400     		.2byte	0x4
 4729 0491 F3       		.byte	0xf3
 4730 0492 01       		.uleb128 0x1
 4731 0493 50       		.byte	0x50
 4732 0494 9F       		.byte	0x9f
 4733 0495 7A000000 		.4byte	.LVL20-.Ltext0
 4734 0499 7E000000 		.4byte	.LVL21-.Ltext0
 4735 049d 0100     		.2byte	0x1
 4736 049f 50       		.byte	0x50
 4737 04a0 7E000000 		.4byte	.LVL21-.Ltext0
 4738 04a4 90000000 		.4byte	.LFE134-.Ltext0
 4739 04a8 0400     		.2byte	0x4
 4740 04aa F3       		.byte	0xf3
 4741 04ab 01       		.uleb128 0x1
 4742 04ac 50       		.byte	0x50
 4743 04ad 9F       		.byte	0x9f
 4744 04ae 00000000 		.4byte	0
 4745 04b2 00000000 		.4byte	0
 4746              	.LVUS5:
 4747 04b6 00       		.uleb128 0
 4748 04b7 00       		.uleb128 .LVU46
 4749 04b8 00       		.uleb128 .LVU46
 4750 04b9 00       		.uleb128 0
 4751              	.LLST5:
 4752 04ba 24000000 		.4byte	.LVL5-.Ltext0
 4753 04be 56000000 		.4byte	.LVL13-.Ltext0
 4754 04c2 0100     		.2byte	0x1
 4755 04c4 51       		.byte	0x51
 4756 04c5 56000000 		.4byte	.LVL13-.Ltext0
 4757 04c9 90000000 		.4byte	.LFE134-.Ltext0
 4758 04cd 0400     		.2byte	0x4
 4759 04cf F3       		.byte	0xf3
 4760 04d0 01       		.uleb128 0x1
 4761 04d1 51       		.byte	0x51
 4762 04d2 9F       		.byte	0x9f
 4763 04d3 00000000 		.4byte	0
 4764 04d7 00000000 		.4byte	0
 4765              	.LVUS6:
 4766 04db 00       		.uleb128 0
 4767 04dc 00       		.uleb128 .LVU49
 4768 04dd 00       		.uleb128 .LVU49
 4769 04de 00       		.uleb128 0
 4770              	.LLST6:
 4771 04df 24000000 		.4byte	.LVL5-.Ltext0
 4772 04e3 60000000 		.4byte	.LVL15-.Ltext0
 4773 04e7 0100     		.2byte	0x1
 4774 04e9 52       		.byte	0x52
 4775 04ea 60000000 		.4byte	.LVL15-.Ltext0
 4776 04ee 90000000 		.4byte	.LFE134-.Ltext0
 4777 04f2 0400     		.2byte	0x4
 4778 04f4 F3       		.byte	0xf3
 4779 04f5 01       		.uleb128 0x1
 4780 04f6 52       		.byte	0x52
 4781 04f7 9F       		.byte	0x9f
 4782 04f8 00000000 		.4byte	0
 4783 04fc 00000000 		.4byte	0
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 149


 4784              	.LVUS7:
 4785 0500 01       		.uleb128 .LVU22
 4786 0501 00       		.uleb128 .LVU29
 4787 0502 00       		.uleb128 .LVU29
 4788 0503 00       		.uleb128 .LVU41
 4789 0504 00       		.uleb128 .LVU41
 4790 0505 00       		.uleb128 .LVU44
 4791              	.LLST7:
 4792 0506 26000000 		.4byte	.LVL6-.Ltext0
 4793 050a 2E000000 		.4byte	.LVL7-.Ltext0
 4794 050e 0200     		.2byte	0x2
 4795 0510 30       		.byte	0x30
 4796 0511 9F       		.byte	0x9f
 4797 0512 2E000000 		.4byte	.LVL7-.Ltext0
 4798 0516 48000000 		.4byte	.LVL9-.Ltext0
 4799 051a 0100     		.2byte	0x1
 4800 051c 53       		.byte	0x53
 4801 051d 48000000 		.4byte	.LVL9-.Ltext0
 4802 0521 4E000000 		.4byte	.LVL11-.Ltext0
 4803 0525 0300     		.2byte	0x3
 4804 0527 7E       		.byte	0x7e
 4805 0528 7C       		.sleb128 -4
 4806 0529 9F       		.byte	0x9f
 4807 052a 00000000 		.4byte	0
 4808 052e 00000000 		.4byte	0
 4809              	.LVUS8:
 4810 0532 02       		.uleb128 .LVU31
 4811 0533 00       		.uleb128 .LVU49
 4812 0534 00       		.uleb128 .LVU49
 4813 0535 00       		.uleb128 .LVU50
 4814              	.LLST8:
 4815 0536 2E000000 		.4byte	.LVL7-.Ltext0
 4816 053a 60000000 		.4byte	.LVL15-.Ltext0
 4817 053e 0100     		.2byte	0x1
 4818 0540 52       		.byte	0x52
 4819 0541 60000000 		.4byte	.LVL15-.Ltext0
 4820 0545 62000000 		.4byte	.LVL16-.Ltext0
 4821 0549 0400     		.2byte	0x4
 4822 054b F3       		.byte	0xf3
 4823 054c 01       		.uleb128 0x1
 4824 054d 52       		.byte	0x52
 4825 054e 9F       		.byte	0x9f
 4826 054f 00000000 		.4byte	0
 4827 0553 00000000 		.4byte	0
 4828              	.LVUS9:
 4829 0557 02       		.uleb128 .LVU31
 4830 0558 00       		.uleb128 .LVU46
 4831 0559 00       		.uleb128 .LVU46
 4832 055a 00       		.uleb128 .LVU50
 4833              	.LLST9:
 4834 055b 2E000000 		.4byte	.LVL7-.Ltext0
 4835 055f 56000000 		.4byte	.LVL13-.Ltext0
 4836 0563 0100     		.2byte	0x1
 4837 0565 51       		.byte	0x51
 4838 0566 56000000 		.4byte	.LVL13-.Ltext0
 4839 056a 62000000 		.4byte	.LVL16-.Ltext0
 4840 056e 0400     		.2byte	0x4
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 150


 4841 0570 F3       		.byte	0xf3
 4842 0571 01       		.uleb128 0x1
 4843 0572 51       		.byte	0x51
 4844 0573 9F       		.byte	0x9f
 4845 0574 00000000 		.4byte	0
 4846 0578 00000000 		.4byte	0
 4847              	.LVUS10:
 4848 057c 02       		.uleb128 .LVU31
 4849 057d 00       		.uleb128 .LVU41
 4850 057e 00       		.uleb128 .LVU41
 4851 057f 00       		.uleb128 .LVU44
 4852              	.LLST10:
 4853 0580 2E000000 		.4byte	.LVL7-.Ltext0
 4854 0584 48000000 		.4byte	.LVL9-.Ltext0
 4855 0588 0100     		.2byte	0x1
 4856 058a 53       		.byte	0x53
 4857 058b 48000000 		.4byte	.LVL9-.Ltext0
 4858 058f 4E000000 		.4byte	.LVL11-.Ltext0
 4859 0593 0300     		.2byte	0x3
 4860 0595 7E       		.byte	0x7e
 4861 0596 7C       		.sleb128 -4
 4862 0597 9F       		.byte	0x9f
 4863 0598 00000000 		.4byte	0
 4864 059c 00000000 		.4byte	0
 4865              	.LVUS11:
 4866 05a0 04       		.uleb128 .LVU33
 4867 05a1 00       		.uleb128 .LVU41
 4868 05a2 00       		.uleb128 .LVU41
 4869 05a3 00       		.uleb128 .LVU44
 4870              	.LLST11:
 4871 05a4 2E000000 		.4byte	.LVL7-.Ltext0
 4872 05a8 48000000 		.4byte	.LVL9-.Ltext0
 4873 05ac 0100     		.2byte	0x1
 4874 05ae 53       		.byte	0x53
 4875 05af 48000000 		.4byte	.LVL9-.Ltext0
 4876 05b3 4E000000 		.4byte	.LVL11-.Ltext0
 4877 05b7 0300     		.2byte	0x3
 4878 05b9 7E       		.byte	0x7e
 4879 05ba 7C       		.sleb128 -4
 4880 05bb 9F       		.byte	0x9f
 4881 05bc 00000000 		.4byte	0
 4882 05c0 00000000 		.4byte	0
 4883              	.LVUS12:
 4884 05c4 00       		.uleb128 .LVU38
 4885 05c5 00       		.uleb128 .LVU45
 4886              	.LLST12:
 4887 05c6 3C000000 		.4byte	.LVL8-.Ltext0
 4888 05ca 52000000 		.4byte	.LVL12-.Ltext0
 4889 05ce 0100     		.2byte	0x1
 4890 05d0 5C       		.byte	0x5c
 4891 05d1 00000000 		.4byte	0
 4892 05d5 00000000 		.4byte	0
 4893              	.LVUS13:
 4894 05d9 00       		.uleb128 .LVU42
 4895 05da 00       		.uleb128 .LVU48
 4896              	.LLST13:
 4897 05db 4A000000 		.4byte	.LVL10-.Ltext0
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 151


 4898 05df 5C000000 		.4byte	.LVL14-.Ltext0
 4899 05e3 0100     		.2byte	0x1
 4900 05e5 53       		.byte	0x53
 4901 05e6 00000000 		.4byte	0
 4902 05ea 00000000 		.4byte	0
 4903              	.LVUS14:
 4904 05ee 00       		.uleb128 .LVU50
 4905 05ef 00       		.uleb128 .LVU57
 4906 05f0 00       		.uleb128 .LVU62
 4907 05f1 00       		.uleb128 .LVU65
 4908              	.LLST14:
 4909 05f2 62000000 		.4byte	.LVL16-.Ltext0
 4910 05f6 68000000 		.4byte	.LVL17-.Ltext0
 4911 05fa 0100     		.2byte	0x1
 4912 05fc 51       		.byte	0x51
 4913 05fd 7A000000 		.4byte	.LVL20-.Ltext0
 4914 0601 80000000 		.4byte	.LVL22-.Ltext0
 4915 0605 0100     		.2byte	0x1
 4916 0607 51       		.byte	0x51
 4917 0608 00000000 		.4byte	0
 4918 060c 00000000 		.4byte	0
 4919              	.LVUS15:
 4920 0610 00       		.uleb128 .LVU50
 4921 0611 00       		.uleb128 .LVU59
 4922 0612 00       		.uleb128 .LVU59
 4923 0613 00       		.uleb128 .LVU60
 4924 0614 00       		.uleb128 .LVU62
 4925 0615 00       		.uleb128 .LVU64
 4926 0616 00       		.uleb128 .LVU64
 4927 0617 00       		.uleb128 .LVU67
 4928              	.LLST15:
 4929 0618 62000000 		.4byte	.LVL16-.Ltext0
 4930 061c 6E000000 		.4byte	.LVL18-.Ltext0
 4931 0620 0100     		.2byte	0x1
 4932 0622 50       		.byte	0x50
 4933 0623 6E000000 		.4byte	.LVL18-.Ltext0
 4934 0627 76000000 		.4byte	.LVL19-.Ltext0
 4935 062b 0400     		.2byte	0x4
 4936 062d F3       		.byte	0xf3
 4937 062e 01       		.uleb128 0x1
 4938 062f 50       		.byte	0x50
 4939 0630 9F       		.byte	0x9f
 4940 0631 7A000000 		.4byte	.LVL20-.Ltext0
 4941 0635 7E000000 		.4byte	.LVL21-.Ltext0
 4942 0639 0100     		.2byte	0x1
 4943 063b 50       		.byte	0x50
 4944 063c 7E000000 		.4byte	.LVL21-.Ltext0
 4945 0640 86000000 		.4byte	.LVL23-.Ltext0
 4946 0644 0400     		.2byte	0x4
 4947 0646 F3       		.byte	0xf3
 4948 0647 01       		.uleb128 0x1
 4949 0648 50       		.byte	0x50
 4950 0649 9F       		.byte	0x9f
 4951 064a 00000000 		.4byte	0
 4952 064e 00000000 		.4byte	0
 4953              	.LVUS0:
 4954 0652 03       		.uleb128 .LVU3
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 152


 4955 0653 00       		.uleb128 .LVU17
 4956              	.LLST0:
 4957 0654 00000000 		.4byte	.LVL0-.Ltext0
 4958 0658 1E000000 		.4byte	.LVL4-.Ltext0
 4959 065c 0100     		.2byte	0x1
 4960 065e 50       		.byte	0x50
 4961 065f 00000000 		.4byte	0
 4962 0663 00000000 		.4byte	0
 4963              	.LVUS1:
 4964 0667 00       		.uleb128 .LVU8
 4965 0668 01       		.uleb128 .LVU9
 4966 0669 01       		.uleb128 .LVU9
 4967 066a 00       		.uleb128 .LVU12
 4968 066b 00       		.uleb128 .LVU15
 4969 066c 00       		.uleb128 .LVU17
 4970              	.LLST1:
 4971 066d 04000000 		.4byte	.LVL1-.Ltext0
 4972 0671 04000000 		.4byte	.LVL1-.Ltext0
 4973 0675 0100     		.2byte	0x1
 4974 0677 52       		.byte	0x52
 4975 0678 04000000 		.4byte	.LVL1-.Ltext0
 4976 067c 0E000000 		.4byte	.LVL2-.Ltext0
 4977 0680 0700     		.2byte	0x7
 4978 0682 72       		.byte	0x72
 4979 0683 00       		.sleb128 0
 4980 0684 0A       		.byte	0xa
 4981 0685 FFF8     		.2byte	0xf8ff
 4982 0687 1A       		.byte	0x1a
 4983 0688 9F       		.byte	0x9f
 4984 0689 1C000000 		.4byte	.LVL3-.Ltext0
 4985 068d 1E000000 		.4byte	.LVL4-.Ltext0
 4986 0691 0100     		.2byte	0x1
 4987 0693 53       		.byte	0x53
 4988 0694 00000000 		.4byte	0
 4989 0698 00000000 		.4byte	0
 4990              	.LVUS2:
 4991 069c 06       		.uleb128 .LVU6
 4992 069d 00       		.uleb128 0
 4993              	.LLST2:
 4994 069e 00000000 		.4byte	.LVL0-.Ltext0
 4995 06a2 24000000 		.4byte	.LFE133-.Ltext0
 4996 06a6 0500     		.2byte	0x5
 4997 06a8 70       		.byte	0x70
 4998 06a9 00       		.sleb128 0
 4999 06aa 37       		.byte	0x37
 5000 06ab 1A       		.byte	0x1a
 5001 06ac 9F       		.byte	0x9f
 5002 06ad 00000000 		.4byte	0
 5003 06b1 00000000 		.4byte	0
 5004              		.section	.debug_aranges,"",%progbits
 5005 0000 1C000000 		.4byte	0x1c
 5006 0004 0200     		.2byte	0x2
 5007 0006 00000000 		.4byte	.Ldebug_info0
 5008 000a 04       		.byte	0x4
 5009 000b 00       		.byte	0
 5010 000c 0000     		.2byte	0
 5011 000e 0000     		.2byte	0
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 153


 5012 0010 00000000 		.4byte	.Ltext0
 5013 0014 C4020000 		.4byte	.Letext0-.Ltext0
 5014 0018 00000000 		.4byte	0
 5015 001c 00000000 		.4byte	0
 5016              		.section	.debug_ranges,"",%progbits
 5017              	.Ldebug_ranges0:
 5018 0000 62000000 		.4byte	.LBB48-.Ltext0
 5019 0004 76000000 		.4byte	.LBE48-.Ltext0
 5020 0008 7A000000 		.4byte	.LBB51-.Ltext0
 5021 000c 86000000 		.4byte	.LBE51-.Ltext0
 5022 0010 00000000 		.4byte	0
 5023 0014 00000000 		.4byte	0
 5024 0018 32010000 		.4byte	.LBB90-.Ltext0
 5025 001c 44010000 		.4byte	.LBE90-.Ltext0
 5026 0020 7E010000 		.4byte	.LBB95-.Ltext0
 5027 0024 90010000 		.4byte	.LBE95-.Ltext0
 5028 0028 00000000 		.4byte	0
 5029 002c 00000000 		.4byte	0
 5030              		.section	.debug_line,"",%progbits
 5031              	.Ldebug_line0:
 5032 0000 7D070000 		.section	.debug_str,"MS",%progbits,1
 5032      03005F02 
 5032      00000201 
 5032      FB0E0D00 
 5032      01010101 
 5033              	.LASF88:
 5034 0000 49435052 		.ascii	"ICPR\000"
 5034      00
 5035              	.LASF131:
 5036 0005 54797065 		.ascii	"TypeExtField\000"
 5036      45787446 
 5036      69656C64 
 5036      00
 5037              	.LASF160:
 5038 0012 48414C5F 		.ascii	"HAL_NVIC_EnableIRQ\000"
 5038      4E564943 
 5038      5F456E61 
 5038      626C6549 
 5038      525100
 5039              	.LASF128:
 5040 0025 42617365 		.ascii	"BaseAddress\000"
 5040      41646472 
 5040      65737300 
 5041              	.LASF153:
 5042 0031 70507265 		.ascii	"pPreemptPriority\000"
 5042      656D7074 
 5042      5072696F 
 5042      72697479 
 5042      00
 5043              	.LASF31:
 5044 0042 54494D31 		.ascii	"TIM1_TRG_COM_IRQn\000"
 5044      5F545247 
 5044      5F434F4D 
 5044      5F495251 
 5044      6E00
 5045              	.LASF51:
 5046 0054 434F4D50 		.ascii	"COMP_IRQn\000"
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 154


 5046      5F495251 
 5046      6E00
 5047              	.LASF60:
 5048 005e 49324333 		.ascii	"I2C3_ER_IRQn\000"
 5048      5F45525F 
 5048      4952516E 
 5048      00
 5049              	.LASF34:
 5050 006b 49324331 		.ascii	"I2C1_EV_IRQn\000"
 5050      5F45565F 
 5050      4952516E 
 5050      00
 5051              	.LASF67:
 5052 0078 5F5F7569 		.ascii	"__uint8_t\000"
 5052      6E74385F 
 5052      7400
 5053              	.LASF156:
 5054 0082 48414C5F 		.ascii	"HAL_SYSTICK_Config\000"
 5054      53595354 
 5054      49434B5F 
 5054      436F6E66 
 5054      696700
 5055              	.LASF174:
 5056 0095 5F5F4E56 		.ascii	"__NVIC_SetPriority\000"
 5056      49435F53 
 5056      65745072 
 5056      696F7269 
 5056      747900
 5057              	.LASF189:
 5058 00a8 474E5520 		.ascii	"GNU C17 10.2.1 20201103 (release) -mthumb -mapcs-fr"
 5058      43313720 
 5058      31302E32 
 5058      2E312032 
 5058      30323031 
 5059 00db 616D6520 		.ascii	"ame -mthumb-interwork -mcpu=cortex-m4 -mfloat-abi=s"
 5059      2D6D7468 
 5059      756D622D 
 5059      696E7465 
 5059      72776F72 
 5060 010e 6F667420 		.ascii	"oft -march=armv7e-m -gdwarf-2 -O\000"
 5060      2D6D6172 
 5060      63683D61 
 5060      726D7637 
 5060      652D6D20 
 5061              	.LASF183:
 5062 012f 5F5F4E56 		.ascii	"__NVIC_GetPriorityGrouping\000"
 5062      49435F47 
 5062      65745072 
 5062      696F7269 
 5062      74794772 
 5063              	.LASF77:
 5064 014a 6C6F6E67 		.ascii	"long long unsigned int\000"
 5064      206C6F6E 
 5064      6720756E 
 5064      7369676E 
 5064      65642069 
 5065              	.LASF46:
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 155


 5066 0161 444D4132 		.ascii	"DMA2_Channel1_IRQn\000"
 5066      5F436861 
 5066      6E6E656C 
 5066      315F4952 
 5066      516E00
 5067              	.LASF44:
 5068 0174 5254435F 		.ascii	"RTC_Alarm_IRQn\000"
 5068      416C6172 
 5068      6D5F4952 
 5068      516E00
 5069              	.LASF37:
 5070 0183 49324332 		.ascii	"I2C2_ER_IRQn\000"
 5070      5F45525F 
 5070      4952516E 
 5070      00
 5071              	.LASF120:
 5072 0190 52415352 		.ascii	"RASR_A2\000"
 5072      5F413200 
 5073              	.LASF122:
 5074 0198 52415352 		.ascii	"RASR_A3\000"
 5074      5F413300 
 5075              	.LASF12:
 5076 01a0 5254435F 		.ascii	"RTC_WKUP_IRQn\000"
 5076      574B5550 
 5076      5F495251 
 5076      6E00
 5077              	.LASF9:
 5078 01ae 57574447 		.ascii	"WWDG_IRQn\000"
 5078      5F495251 
 5078      6E00
 5079              	.LASF86:
 5080 01b8 49535052 		.ascii	"ISPR\000"
 5080      00
 5081              	.LASF136:
 5082 01bd 49734275 		.ascii	"IsBufferable\000"
 5082      66666572 
 5082      61626C65 
 5082      00
 5083              	.LASF152:
 5084 01ca 5072696F 		.ascii	"PriorityGroup\000"
 5084      72697479 
 5084      47726F75 
 5084      7000
 5085              	.LASF107:
 5086 01d8 49534152 		.ascii	"ISAR\000"
 5086      00
 5087              	.LASF76:
 5088 01dd 6C6F6E67 		.ascii	"long long int\000"
 5088      206C6F6E 
 5088      6720696E 
 5088      7400
 5089              	.LASF68:
 5090 01eb 7369676E 		.ascii	"signed char\000"
 5090      65642063 
 5090      68617200 
 5091              	.LASF61:
 5092 01f7 5453435F 		.ascii	"TSC_IRQn\000"
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 156


 5092      4952516E 
 5092      00
 5093              	.LASF141:
 5094 0200 48414C5F 		.ascii	"HAL_SYSTICK_IRQHandler\000"
 5094      53595354 
 5094      49434B5F 
 5094      49525148 
 5094      616E646C 
 5095              	.LASF158:
 5096 0217 48414C5F 		.ascii	"HAL_NVIC_SystemReset\000"
 5096      4E564943 
 5096      5F537973 
 5096      74656D52 
 5096      65736574 
 5097              	.LASF147:
 5098 022c 48414C5F 		.ascii	"HAL_NVIC_ClearPendingIRQ\000"
 5098      4E564943 
 5098      5F436C65 
 5098      61725065 
 5098      6E64696E 
 5099              	.LASF191:
 5100 0245 433A5C55 		.ascii	"C:\\Users\\hoodc\\Documents\\Github\\indago-embedde"
 5100      73657273 
 5100      5C686F6F 
 5100      64635C44 
 5100      6F63756D 
 5101 0273 642D6465 		.ascii	"d-dev\\Indago-Smart-Board-v4\\MDK-ARM\000"
 5101      765C496E 
 5101      6461676F 
 5101      2D536D61 
 5101      72742D42 
 5102              	.LASF139:
 5103 0297 48414C5F 		.ascii	"HAL_MPU_Disable\000"
 5103      4D50555F 
 5103      44697361 
 5103      626C6500 
 5104              	.LASF118:
 5105 02a7 52415352 		.ascii	"RASR_A1\000"
 5105      5F413100 
 5106              	.LASF145:
 5107 02af 4D50555F 		.ascii	"MPU_Control\000"
 5107      436F6E74 
 5107      726F6C00 
 5108              	.LASF151:
 5109 02bb 48414C5F 		.ascii	"HAL_NVIC_GetPriority\000"
 5109      4E564943 
 5109      5F476574 
 5109      5072696F 
 5109      72697479 
 5110              	.LASF50:
 5111 02d0 444D4132 		.ascii	"DMA2_Channel5_IRQn\000"
 5111      5F436861 
 5111      6E6E656C 
 5111      355F4952 
 5111      516E00
 5112              	.LASF73:
 5113 02e3 6C6F6E67 		.ascii	"long int\000"
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 157


 5113      20696E74 
 5113      00
 5114              	.LASF177:
 5115 02ec 5F5F4E56 		.ascii	"__NVIC_ClearPendingIRQ\000"
 5115      49435F43 
 5115      6C656172 
 5115      50656E64 
 5115      696E6749 
 5116              	.LASF182:
 5117 0303 5F5F4E56 		.ascii	"__NVIC_SystemReset\000"
 5117      49435F53 
 5117      79737465 
 5117      6D526573 
 5117      657400
 5118              	.LASF163:
 5119 0316 53756250 		.ascii	"SubPriority\000"
 5119      72696F72 
 5119      69747900 
 5120              	.LASF28:
 5121 0322 45585449 		.ascii	"EXTI9_5_IRQn\000"
 5121      395F355F 
 5121      4952516E 
 5121      00
 5122              	.LASF117:
 5123 032f 52424152 		.ascii	"RBAR_A1\000"
 5123      5F413100 
 5124              	.LASF119:
 5125 0337 52424152 		.ascii	"RBAR_A2\000"
 5125      5F413200 
 5126              	.LASF121:
 5127 033f 52424152 		.ascii	"RBAR_A3\000"
 5127      5F413300 
 5128              	.LASF144:
 5129 0347 434C4B53 		.ascii	"CLKSource\000"
 5129      6F757263 
 5129      6500
 5130              	.LASF143:
 5131 0351 4D50555F 		.ascii	"MPU_Init\000"
 5131      496E6974 
 5131      00
 5132              	.LASF168:
 5133 035a 50726565 		.ascii	"PreemptPriorityBits\000"
 5133      6D707450 
 5133      72696F72 
 5133      69747942 
 5133      69747300 
 5134              	.LASF62:
 5135 036e 4145535F 		.ascii	"AES_IRQn\000"
 5135      4952516E 
 5135      00
 5136              	.LASF27:
 5137 0377 41444331 		.ascii	"ADC1_2_IRQn\000"
 5137      5F325F49 
 5137      52516E00 
 5138              	.LASF137:
 5139 0383 4D50555F 		.ascii	"MPU_Region_InitTypeDef\000"
 5139      52656769 
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 158


 5139      6F6E5F49 
 5139      6E697454 
 5139      79706544 
 5140              	.LASF135:
 5141 039a 49734361 		.ascii	"IsCacheable\000"
 5141      63686561 
 5141      626C6500 
 5142              	.LASF7:
 5143 03a6 50656E64 		.ascii	"PendSV_IRQn\000"
 5143      53565F49 
 5143      52516E00 
 5144              	.LASF104:
 5145 03b2 42464152 		.ascii	"BFAR\000"
 5145      00
 5146              	.LASF23:
 5147 03b7 444D4131 		.ascii	"DMA1_Channel4_IRQn\000"
 5147      5F436861 
 5147      6E6E656C 
 5147      345F4952 
 5147      516E00
 5148              	.LASF180:
 5149 03ca 5F5F4E56 		.ascii	"__NVIC_DisableIRQ\000"
 5149      49435F44 
 5149      69736162 
 5149      6C654952 
 5149      5100
 5150              	.LASF105:
 5151 03dc 41465352 		.ascii	"AFSR\000"
 5151      00
 5152              	.LASF74:
 5153 03e1 5F5F7569 		.ascii	"__uint32_t\000"
 5153      6E743332 
 5153      5F7400
 5154              	.LASF3:
 5155 03ec 42757346 		.ascii	"BusFault_IRQn\000"
 5155      61756C74 
 5155      5F495251 
 5155      6E00
 5156              	.LASF109:
 5157 03fa 5343425F 		.ascii	"SCB_Type\000"
 5157      54797065 
 5157      00
 5158              	.LASF149:
 5159 0403 48414C5F 		.ascii	"HAL_NVIC_GetPendingIRQ\000"
 5159      4E564943 
 5159      5F476574 
 5159      50656E64 
 5159      696E6749 
 5160              	.LASF55:
 5161 041a 444D4132 		.ascii	"DMA2_Channel6_IRQn\000"
 5161      5F436861 
 5161      6E6E656C 
 5161      365F4952 
 5161      516E00
 5162              	.LASF52:
 5163 042d 4C505449 		.ascii	"LPTIM1_IRQn\000"
 5163      4D315F49 
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 159


 5163      52516E00 
 5164              	.LASF78:
 5165 0439 756E7369 		.ascii	"unsigned int\000"
 5165      676E6564 
 5165      20696E74 
 5165      00
 5166              	.LASF10:
 5167 0446 5056445F 		.ascii	"PVD_PVM_IRQn\000"
 5167      50564D5F 
 5167      4952516E 
 5167      00
 5168              	.LASF185:
 5169 0453 7265675F 		.ascii	"reg_value\000"
 5169      76616C75 
 5169      6500
 5170              	.LASF112:
 5171 045d 43414C49 		.ascii	"CALIB\000"
 5171      4200
 5172              	.LASF123:
 5173 0463 4D50555F 		.ascii	"MPU_Type\000"
 5173      54797065 
 5173      00
 5174              	.LASF2:
 5175 046c 4D656D6F 		.ascii	"MemoryManagement_IRQn\000"
 5175      72794D61 
 5175      6E616765 
 5175      6D656E74 
 5175      5F495251 
 5176              	.LASF159:
 5177 0482 48414C5F 		.ascii	"HAL_NVIC_DisableIRQ\000"
 5177      4E564943 
 5177      5F446973 
 5177      61626C65 
 5177      49525100 
 5178              	.LASF59:
 5179 0496 49324333 		.ascii	"I2C3_EV_IRQn\000"
 5179      5F45565F 
 5179      4952516E 
 5179      00
 5180              	.LASF75:
 5181 04a3 6C6F6E67 		.ascii	"long unsigned int\000"
 5181      20756E73 
 5181      69676E65 
 5181      6420696E 
 5181      7400
 5182              	.LASF97:
 5183 04b5 56544F52 		.ascii	"VTOR\000"
 5183      00
 5184              	.LASF24:
 5185 04ba 444D4131 		.ascii	"DMA1_Channel5_IRQn\000"
 5185      5F436861 
 5185      6E6E656C 
 5185      355F4952 
 5185      516E00
 5186              	.LASF132:
 5187 04cd 41636365 		.ascii	"AccessPermission\000"
 5187      73735065 
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 160


 5187      726D6973 
 5187      73696F6E 
 5187      00
 5188              	.LASF58:
 5189 04de 51554144 		.ascii	"QUADSPI_IRQn\000"
 5189      5350495F 
 5189      4952516E 
 5189      00
 5190              	.LASF96:
 5191 04eb 49435352 		.ascii	"ICSR\000"
 5191      00
 5192              	.LASF98:
 5193 04f0 41495243 		.ascii	"AIRCR\000"
 5193      5200
 5194              	.LASF102:
 5195 04f6 44465352 		.ascii	"DFSR\000"
 5195      00
 5196              	.LASF43:
 5197 04fb 45585449 		.ascii	"EXTI15_10_IRQn\000"
 5197      31355F31 
 5197      305F4952 
 5197      516E00
 5198              	.LASF103:
 5199 050a 4D4D4641 		.ascii	"MMFAR\000"
 5199      5200
 5200              	.LASF54:
 5201 0510 5553425F 		.ascii	"USB_IRQn\000"
 5201      4952516E 
 5201      00
 5202              	.LASF113:
 5203 0519 53797354 		.ascii	"SysTick_Type\000"
 5203      69636B5F 
 5203      54797065 
 5203      00
 5204              	.LASF175:
 5205 0526 7072696F 		.ascii	"priority\000"
 5205      72697479 
 5205      00
 5206              	.LASF162:
 5207 052f 50726565 		.ascii	"PreemptPriority\000"
 5207      6D707450 
 5207      72696F72 
 5207      69747900 
 5208              	.LASF56:
 5209 053f 444D4132 		.ascii	"DMA2_Channel7_IRQn\000"
 5209      5F436861 
 5209      6E6E656C 
 5209      375F4952 
 5209      516E00
 5210              	.LASF53:
 5211 0552 4C505449 		.ascii	"LPTIM2_IRQn\000"
 5211      4D325F49 
 5211      52516E00 
 5212              	.LASF106:
 5213 055e 4D4D4652 		.ascii	"MMFR\000"
 5213      00
 5214              	.LASF70:
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 161


 5215 0563 73686F72 		.ascii	"short int\000"
 5215      7420696E 
 5215      7400
 5216              	.LASF190:
 5217 056d 2E2E2F44 		.ascii	"../Drivers/STM32L4xx_HAL_Driver/Src/stm32l4xx_hal_c"
 5217      72697665 
 5217      72732F53 
 5217      544D3332 
 5217      4C347878 
 5218 05a0 6F727465 		.ascii	"ortex.c\000"
 5218      782E6300 
 5219              	.LASF65:
 5220 05a8 4352535F 		.ascii	"CRS_IRQn\000"
 5220      4952516E 
 5220      00
 5221              	.LASF187:
 5222 05b1 5F5F4453 		.ascii	"__DSB\000"
 5222      4200
 5223              	.LASF184:
 5224 05b7 5F5F4E56 		.ascii	"__NVIC_SetPriorityGrouping\000"
 5224      49435F53 
 5224      65745072 
 5224      696F7269 
 5224      74794772 
 5225              	.LASF148:
 5226 05d2 48414C5F 		.ascii	"HAL_NVIC_GetActive\000"
 5226      4E564943 
 5226      5F476574 
 5226      41637469 
 5226      766500
 5227              	.LASF8:
 5228 05e5 53797354 		.ascii	"SysTick_IRQn\000"
 5228      69636B5F 
 5228      4952516E 
 5228      00
 5229              	.LASF32:
 5230 05f2 54494D31 		.ascii	"TIM1_CC_IRQn\000"
 5230      5F43435F 
 5230      4952516E 
 5230      00
 5231              	.LASF172:
 5232 05ff 5F5F4E56 		.ascii	"__NVIC_GetPriority\000"
 5232      49435F47 
 5232      65745072 
 5232      696F7269 
 5232      747900
 5233              	.LASF150:
 5234 0612 48414C5F 		.ascii	"HAL_NVIC_SetPendingIRQ\000"
 5234      4E564943 
 5234      5F536574 
 5234      50656E64 
 5234      696E6749 
 5235              	.LASF146:
 5236 0629 4952516E 		.ascii	"IRQn\000"
 5236      00
 5237              	.LASF21:
 5238 062e 444D4131 		.ascii	"DMA1_Channel2_IRQn\000"
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 162


 5238      5F436861 
 5238      6E6E656C 
 5238      325F4952 
 5238      516E00
 5239              	.LASF127:
 5240 0641 4E756D62 		.ascii	"Number\000"
 5240      657200
 5241              	.LASF193:
 5242 0648 7072696F 		.ascii	"prioritygroup\000"
 5242      72697479 
 5242      67726F75 
 5242      7000
 5243              	.LASF111:
 5244 0656 4C4F4144 		.ascii	"LOAD\000"
 5244      00
 5245              	.LASF165:
 5246 065b 7469636B 		.ascii	"ticks\000"
 5246      7300
 5247              	.LASF47:
 5248 0661 444D4132 		.ascii	"DMA2_Channel2_IRQn\000"
 5248      5F436861 
 5248      6E6E656C 
 5248      325F4952 
 5248      516E00
 5249              	.LASF100:
 5250 0674 43465352 		.ascii	"CFSR\000"
 5250      00
 5251              	.LASF90:
 5252 0679 49414252 		.ascii	"IABR\000"
 5252      00
 5253              	.LASF179:
 5254 067e 5F5F4E56 		.ascii	"__NVIC_GetPendingIRQ\000"
 5254      49435F47 
 5254      65745065 
 5254      6E64696E 
 5254      67495251 
 5255              	.LASF18:
 5256 0693 45585449 		.ascii	"EXTI3_IRQn\000"
 5256      335F4952 
 5256      516E00
 5257              	.LASF39:
 5258 069e 53504932 		.ascii	"SPI2_IRQn\000"
 5258      5F495251 
 5258      6E00
 5259              	.LASF188:
 5260 06a8 5F5F4953 		.ascii	"__ISB\000"
 5260      4200
 5261              	.LASF171:
 5262 06ae 4E564943 		.ascii	"NVIC_EncodePriority\000"
 5262      5F456E63 
 5262      6F646550 
 5262      72696F72 
 5262      69747900 
 5263              	.LASF84:
 5264 06c2 49434552 		.ascii	"ICER\000"
 5264      00
 5265              	.LASF169:
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 163


 5266 06c7 53756250 		.ascii	"SubPriorityBits\000"
 5266      72696F72 
 5266      69747942 
 5266      69747300 
 5267              	.LASF173:
 5268 06d7 4E564943 		.ascii	"NVIC_DecodePriority\000"
 5268      5F446563 
 5268      6F646550 
 5268      72696F72 
 5268      69747900 
 5269              	.LASF192:
 5270 06eb 48414C5F 		.ascii	"HAL_SYSTICK_Callback\000"
 5270      53595354 
 5270      49434B5F 
 5270      43616C6C 
 5270      6261636B 
 5271              	.LASF95:
 5272 0700 43505549 		.ascii	"CPUID\000"
 5272      4400
 5273              	.LASF20:
 5274 0706 444D4131 		.ascii	"DMA1_Channel1_IRQn\000"
 5274      5F436861 
 5274      6E6E656C 
 5274      315F4952 
 5274      516E00
 5275              	.LASF133:
 5276 0719 44697361 		.ascii	"DisableExec\000"
 5276      626C6545 
 5276      78656300 
 5277              	.LASF129:
 5278 0725 53697A65 		.ascii	"Size\000"
 5278      00
 5279              	.LASF83:
 5280 072a 52455345 		.ascii	"RESERVED0\000"
 5280      52564544 
 5280      3000
 5281              	.LASF85:
 5282 0734 52455345 		.ascii	"RESERVED1\000"
 5282      52564544 
 5282      3100
 5283              	.LASF87:
 5284 073e 52455345 		.ascii	"RESERVED2\000"
 5284      52564544 
 5284      3200
 5285              	.LASF89:
 5286 0748 52455345 		.ascii	"RESERVED3\000"
 5286      52564544 
 5286      3300
 5287              	.LASF91:
 5288 0752 52455345 		.ascii	"RESERVED4\000"
 5288      52564544 
 5288      3400
 5289              	.LASF92:
 5290 075c 52455345 		.ascii	"RESERVED5\000"
 5290      52564544 
 5290      3500
 5291              	.LASF124:
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 164


 5292 0766 52455345 		.ascii	"RESET\000"
 5292      5400
 5293              	.LASF5:
 5294 076c 53564361 		.ascii	"SVCall_IRQn\000"
 5294      6C6C5F49 
 5294      52516E00 
 5295              	.LASF48:
 5296 0778 444D4132 		.ascii	"DMA2_Channel3_IRQn\000"
 5296      5F436861 
 5296      6E6E656C 
 5296      335F4952 
 5296      516E00
 5297              	.LASF80:
 5298 078b 696E7433 		.ascii	"int32_t\000"
 5298      325F7400 
 5299              	.LASF69:
 5300 0793 756E7369 		.ascii	"unsigned char\000"
 5300      676E6564 
 5300      20636861 
 5300      7200
 5301              	.LASF99:
 5302 07a1 53484353 		.ascii	"SHCSR\000"
 5302      5200
 5303              	.LASF19:
 5304 07a7 45585449 		.ascii	"EXTI4_IRQn\000"
 5304      345F4952 
 5304      516E00
 5305              	.LASF186:
 5306 07b2 5F5F444D 		.ascii	"__DMB\000"
 5306      4200
 5307              	.LASF63:
 5308 07b8 524E475F 		.ascii	"RNG_IRQn\000"
 5308      4952516E 
 5308      00
 5309              	.LASF82:
 5310 07c1 49534552 		.ascii	"ISER\000"
 5310      00
 5311              	.LASF94:
 5312 07c6 4E564943 		.ascii	"NVIC_Type\000"
 5312      5F547970 
 5312      6500
 5313              	.LASF57:
 5314 07d0 4C505541 		.ascii	"LPUART1_IRQn\000"
 5314      5254315F 
 5314      4952516E 
 5314      00
 5315              	.LASF22:
 5316 07dd 444D4131 		.ascii	"DMA1_Channel3_IRQn\000"
 5316      5F436861 
 5316      6E6E656C 
 5316      335F4952 
 5316      516E00
 5317              	.LASF71:
 5318 07f0 73686F72 		.ascii	"short unsigned int\000"
 5318      7420756E 
 5318      7369676E 
 5318      65642069 
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 165


 5318      6E7400
 5319              	.LASF164:
 5320 0803 48414C5F 		.ascii	"HAL_NVIC_SetPriorityGrouping\000"
 5320      4E564943 
 5320      5F536574 
 5320      5072696F 
 5320      72697479 
 5321              	.LASF17:
 5322 0820 45585449 		.ascii	"EXTI2_IRQn\000"
 5322      325F4952 
 5322      516E00
 5323              	.LASF178:
 5324 082b 5F5F4E56 		.ascii	"__NVIC_SetPendingIRQ\000"
 5324      49435F53 
 5324      65745065 
 5324      6E64696E 
 5324      67495251 
 5325              	.LASF45:
 5326 0840 54494D36 		.ascii	"TIM6_IRQn\000"
 5326      5F495251 
 5326      6E00
 5327              	.LASF115:
 5328 084a 52424152 		.ascii	"RBAR\000"
 5328      00
 5329              	.LASF181:
 5330 084f 5F5F4E56 		.ascii	"__NVIC_EnableIRQ\000"
 5330      49435F45 
 5330      6E61626C 
 5330      65495251 
 5330      00
 5331              	.LASF13:
 5332 0860 464C4153 		.ascii	"FLASH_IRQn\000"
 5332      485F4952 
 5332      516E00
 5333              	.LASF30:
 5334 086b 54494D31 		.ascii	"TIM1_UP_TIM16_IRQn\000"
 5334      5F55505F 
 5334      54494D31 
 5334      365F4952 
 5334      516E00
 5335              	.LASF167:
 5336 087e 5072696F 		.ascii	"PriorityGroupTmp\000"
 5336      72697479 
 5336      47726F75 
 5336      70546D70 
 5336      00
 5337              	.LASF66:
 5338 088f 4952516E 		.ascii	"IRQn_Type\000"
 5338      5F547970 
 5338      6500
 5339              	.LASF81:
 5340 0899 75696E74 		.ascii	"uint32_t\000"
 5340      33325F74 
 5340      00
 5341              	.LASF41:
 5342 08a2 55534152 		.ascii	"USART2_IRQn\000"
 5342      54325F49 
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 166


 5342      52516E00 
 5343              	.LASF4:
 5344 08ae 55736167 		.ascii	"UsageFault_IRQn\000"
 5344      65466175 
 5344      6C745F49 
 5344      52516E00 
 5345              	.LASF125:
 5346 08be 6C6F6E67 		.ascii	"long double\000"
 5346      20646F75 
 5346      626C6500 
 5347              	.LASF49:
 5348 08ca 444D4132 		.ascii	"DMA2_Channel4_IRQn\000"
 5348      5F436861 
 5348      6E6E656C 
 5348      345F4952 
 5348      516E00
 5349              	.LASF72:
 5350 08dd 5F5F696E 		.ascii	"__int32_t\000"
 5350      7433325F 
 5350      7400
 5351              	.LASF161:
 5352 08e7 48414C5F 		.ascii	"HAL_NVIC_SetPriority\000"
 5352      4E564943 
 5352      5F536574 
 5352      5072696F 
 5352      72697479 
 5353              	.LASF157:
 5354 08fc 5469636B 		.ascii	"TicksNumb\000"
 5354      734E756D 
 5354      6200
 5355              	.LASF116:
 5356 0906 52415352 		.ascii	"RASR\000"
 5356      00
 5357              	.LASF142:
 5358 090b 48414C5F 		.ascii	"HAL_SYSTICK_CLKSourceConfig\000"
 5358      53595354 
 5358      49434B5F 
 5358      434C4B53 
 5358      6F757263 
 5359              	.LASF0:
 5360 0927 4E6F6E4D 		.ascii	"NonMaskableInt_IRQn\000"
 5360      61736B61 
 5360      626C6549 
 5360      6E745F49 
 5360      52516E00 
 5361              	.LASF114:
 5362 093b 54595045 		.ascii	"TYPE\000"
 5362      00
 5363              	.LASF154:
 5364 0940 70537562 		.ascii	"pSubPriority\000"
 5364      5072696F 
 5364      72697479 
 5364      00
 5365              	.LASF25:
 5366 094d 444D4131 		.ascii	"DMA1_Channel6_IRQn\000"
 5366      5F436861 
 5366      6E6E656C 
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 167


 5366      365F4952 
 5366      516E00
 5367              	.LASF138:
 5368 0960 48414C5F 		.ascii	"HAL_MPU_ConfigRegion\000"
 5368      4D50555F 
 5368      436F6E66 
 5368      69675265 
 5368      67696F6E 
 5369              	.LASF11:
 5370 0975 54414D50 		.ascii	"TAMP_STAMP_IRQn\000"
 5370      5F535441 
 5370      4D505F49 
 5370      52516E00 
 5371              	.LASF1:
 5372 0985 48617264 		.ascii	"HardFault_IRQn\000"
 5372      4661756C 
 5372      745F4952 
 5372      516E00
 5373              	.LASF155:
 5374 0994 48414C5F 		.ascii	"HAL_NVIC_GetPriorityGrouping\000"
 5374      4E564943 
 5374      5F476574 
 5374      5072696F 
 5374      72697479 
 5375              	.LASF6:
 5376 09b1 44656275 		.ascii	"DebugMonitor_IRQn\000"
 5376      674D6F6E 
 5376      69746F72 
 5376      5F495251 
 5376      6E00
 5377              	.LASF140:
 5378 09c3 48414C5F 		.ascii	"HAL_MPU_Enable\000"
 5378      4D50555F 
 5378      456E6162 
 5378      6C6500
 5379              	.LASF110:
 5380 09d2 4354524C 		.ascii	"CTRL\000"
 5380      00
 5381              	.LASF176:
 5382 09d7 5F5F4E56 		.ascii	"__NVIC_GetActive\000"
 5382      49435F47 
 5382      65744163 
 5382      74697665 
 5382      00
 5383              	.LASF36:
 5384 09e8 49324332 		.ascii	"I2C2_EV_IRQn\000"
 5384      5F45565F 
 5384      4952516E 
 5384      00
 5385              	.LASF42:
 5386 09f5 55534152 		.ascii	"USART3_IRQn\000"
 5386      54335F49 
 5386      52516E00 
 5387              	.LASF33:
 5388 0a01 54494D32 		.ascii	"TIM2_IRQn\000"
 5388      5F495251 
 5388      6E00
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 168


 5389              	.LASF15:
 5390 0a0b 45585449 		.ascii	"EXTI0_IRQn\000"
 5390      305F4952 
 5390      516E00
 5391              	.LASF40:
 5392 0a16 55534152 		.ascii	"USART1_IRQn\000"
 5392      54315F49 
 5392      52516E00 
 5393              	.LASF166:
 5394 0a22 5072696F 		.ascii	"Priority\000"
 5394      72697479 
 5394      00
 5395              	.LASF79:
 5396 0a2b 75696E74 		.ascii	"uint8_t\000"
 5396      385F7400 
 5397              	.LASF126:
 5398 0a33 456E6162 		.ascii	"Enable\000"
 5398      6C6500
 5399              	.LASF38:
 5400 0a3a 53504931 		.ascii	"SPI1_IRQn\000"
 5400      5F495251 
 5400      6E00
 5401              	.LASF14:
 5402 0a44 5243435F 		.ascii	"RCC_IRQn\000"
 5402      4952516E 
 5402      00
 5403              	.LASF93:
 5404 0a4d 53544952 		.ascii	"STIR\000"
 5404      00
 5405              	.LASF16:
 5406 0a52 45585449 		.ascii	"EXTI1_IRQn\000"
 5406      315F4952 
 5406      516E00
 5407              	.LASF134:
 5408 0a5d 49735368 		.ascii	"IsShareable\000"
 5408      61726561 
 5408      626C6500 
 5409              	.LASF26:
 5410 0a69 444D4131 		.ascii	"DMA1_Channel7_IRQn\000"
 5410      5F436861 
 5410      6E6E656C 
 5410      375F4952 
 5410      516E00
 5411              	.LASF64:
 5412 0a7c 4650555F 		.ascii	"FPU_IRQn\000"
 5412      4952516E 
 5412      00
 5413              	.LASF35:
 5414 0a85 49324331 		.ascii	"I2C1_ER_IRQn\000"
 5414      5F45525F 
 5414      4952516E 
 5414      00
 5415              	.LASF108:
 5416 0a92 43504143 		.ascii	"CPACR\000"
 5416      5200
 5417              	.LASF101:
 5418 0a98 48465352 		.ascii	"HFSR\000"
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 169


 5418      00
 5419              	.LASF170:
 5420 0a9d 53797354 		.ascii	"SysTick_Config\000"
 5420      69636B5F 
 5420      436F6E66 
 5420      696700
 5421              	.LASF130:
 5422 0aac 53756252 		.ascii	"SubRegionDisable\000"
 5422      6567696F 
 5422      6E446973 
 5422      61626C65 
 5422      00
 5423              	.LASF29:
 5424 0abd 54494D31 		.ascii	"TIM1_BRK_TIM15_IRQn\000"
 5424      5F42524B 
 5424      5F54494D 
 5424      31355F49 
 5424      52516E00 
 5425              		.ident	"GCC: (GNU Arm Embedded Toolchain 10-2020-q4-major) 10.2.1 20201103 (release)"
ARM GAS  C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s 			page 170


DEFINED SYMBOLS
                            *ABS*:00000000 stm32l4xx_hal_cortex.c
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:15     .text:00000000 $t
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:23     .text:00000000 HAL_NVIC_SetPriorityGrouping
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:75     .text:00000020 $d
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:79     .text:00000024 $t
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:86     .text:00000024 HAL_NVIC_SetPriority
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:221    .text:00000088 $d
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:226    .text:00000090 $t
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:233    .text:00000090 HAL_NVIC_EnableIRQ
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:276    .text:000000a8 $d
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:280    .text:000000ac $t
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:287    .text:000000ac HAL_NVIC_DisableIRQ
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:358    .text:000000d0 $d
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:362    .text:000000d4 $t
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:369    .text:000000d4 HAL_NVIC_SystemReset
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:435    .text:000000f0 $d
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:442    .text:000000f8 $t
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:449    .text:000000f8 HAL_SYSTICK_Config
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:514    .text:0000011c $d
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:518    .text:00000120 $t
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:525    .text:00000120 HAL_NVIC_GetPriorityGrouping
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:549    .text:0000012c $d
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:553    .text:00000130 $t
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:560    .text:00000130 HAL_NVIC_GetPriority
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:670    .text:0000018c $d
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:676    .text:00000190 $t
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:683    .text:00000190 HAL_NVIC_SetPendingIRQ
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:725    .text:000001ac $d
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:729    .text:000001b0 $t
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:736    .text:000001b0 HAL_NVIC_GetPendingIRQ
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:782    .text:000001d0 $d
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:786    .text:000001d4 $t
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:793    .text:000001d4 HAL_NVIC_ClearPendingIRQ
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:835    .text:000001f0 $d
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:839    .text:000001f4 $t
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:846    .text:000001f4 HAL_NVIC_GetActive
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:891    .text:00000214 $d
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:895    .text:00000218 $t
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:902    .text:00000218 HAL_SYSTICK_CLKSourceConfig
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:936    .text:0000022e HAL_SYSTICK_Callback
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:955    .text:00000230 HAL_SYSTICK_IRQHandler
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:981    .text:00000238 HAL_MPU_Enable
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:1029   .text:0000024c $d
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:1033   .text:00000250 $t
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:1040   .text:00000250 HAL_MPU_Disable
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:1071   .text:00000260 $d
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:1075   .text:00000264 $t
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:1082   .text:00000264 HAL_MPU_ConfigRegion
C:\Users\hoodc\AppData\Local\Temp\ccU1tdAZ.s:1170   .text:000002c0 $d

NO UNDEFINED SYMBOLS
