module sec_clock3 (clock,enable,reset,out);
	input clock;
	input reset;
	input enable;
	output reg [3:0]out;
	
	always @ (posedge clock, posedge reset)
	begin
		if (reset)
			out <= 4'b0011;
		else if (enable == 1'b1)
			out <= out-1;
		else
			out <= out;
	end
	
endmodule
