{
  "modules": [
    {
      "name": "DCDC_DAC",
      "parameters": [
        "VPWR",
        "VGND",
        "REF",
        "RST",
        "D0",
        "D1",
        "D2",
        "D3",
        "D4",
        "D5",
        "VOUT"
      ],
      "constraints": [
        {
          "constraint": "configure_compiler",
          "is_digital": false,
          "auto_constraint": true,
          "identify_array": true,
          "fix_source_drain": true,
          "remove_dummy_hierarchies": true,
          "remove_dummy_devices": true,
          "merge_series_devices": true,
          "merge_parallel_devices": true,
          "propagate": true
        },
        {
          "constraint": "horizontal_distance",
          "abs_distance": 430
        },
        {
          "constraint": "vertical_distance",
          "abs_distance": 420
        },
        {
          "constraint": "symmetric_blocks",
          "pairs": [
            [
              "X_M0_M1",
              "X_M2_M3"
            ]
          ],
          "direction": "V"
        },
        {
          "constraint": "symmetric_blocks",
          "pairs": [
            [
              "X_M4_M5",
              "X_M6_M7"
            ]
          ],
          "direction": "V"
        },
        {
          "constraint": "symmetric_blocks",
          "pairs": [
            [
              "X_M8_M9",
              "X_M10_M11"
            ]
          ],
          "direction": "V"
        },
        {
          "constraint": "symmetric_blocks",
          "pairs": [
            [
              "X_C0",
              "X_C6"
            ]
          ],
          "direction": "V"
        },
        {
          "constraint": "symmetric_nets",
          "net1": "D0",
          "net2": "D1",
          "pins1": [
            "X_M0_M1/I",
            "D0"
          ],
          "pins2": [
            "X_M2_M3/I",
            "D1"
          ],
          "direction": "V"
        },
        {
          "constraint": "symmetric_nets",
          "net1": "D2",
          "net2": "D3",
          "pins1": [
            "X_M4_M5/I",
            "D2"
          ],
          "pins2": [
            "X_M6_M7/I",
            "D3"
          ],
          "direction": "V"
        },
        {
          "constraint": "symmetric_nets",
          "net1": "D4",
          "net2": "D5",
          "pins1": [
            "X_M8_M9/I",
            "D4"
          ],
          "pins2": [
            "X_M10_M11/I",
            "D5"
          ],
          "direction": "V"
        }
      ],
      "instances": [
        {
          "abstract_template_name": "INV_B_74698703",
          "instance_name": "X_M0_M1",
          "fa_map": [
            {
              "formal": "I",
              "actual": "D0"
            },
            {
              "formal": "PB",
              "actual": "VPWR"
            },
            {
              "formal": "SN",
              "actual": "VGND"
            },
            {
              "formal": "SP",
              "actual": "REF"
            },
            {
              "formal": "ZN",
              "actual": "V0"
            }
          ]
        },
        {
          "abstract_template_name": "INV_B_74698703",
          "instance_name": "X_M10_M11",
          "fa_map": [
            {
              "formal": "I",
              "actual": "D5"
            },
            {
              "formal": "PB",
              "actual": "VPWR"
            },
            {
              "formal": "SN",
              "actual": "VGND"
            },
            {
              "formal": "SP",
              "actual": "REF"
            },
            {
              "formal": "ZN",
              "actual": "V5"
            }
          ]
        },
        {
          "abstract_template_name": "INV_B_74698703",
          "instance_name": "X_M2_M3",
          "fa_map": [
            {
              "formal": "I",
              "actual": "D1"
            },
            {
              "formal": "PB",
              "actual": "VPWR"
            },
            {
              "formal": "SN",
              "actual": "VGND"
            },
            {
              "formal": "SP",
              "actual": "REF"
            },
            {
              "formal": "ZN",
              "actual": "V1"
            }
          ]
        },
        {
          "abstract_template_name": "INV_B_74698703",
          "instance_name": "X_M4_M5",
          "fa_map": [
            {
              "formal": "I",
              "actual": "D2"
            },
            {
              "formal": "PB",
              "actual": "VPWR"
            },
            {
              "formal": "SN",
              "actual": "VGND"
            },
            {
              "formal": "SP",
              "actual": "REF"
            },
            {
              "formal": "ZN",
              "actual": "V2"
            }
          ]
        },
        {
          "abstract_template_name": "INV_B_74698703",
          "instance_name": "X_M6_M7",
          "fa_map": [
            {
              "formal": "I",
              "actual": "D3"
            },
            {
              "formal": "PB",
              "actual": "VPWR"
            },
            {
              "formal": "SN",
              "actual": "VGND"
            },
            {
              "formal": "SP",
              "actual": "REF"
            },
            {
              "formal": "ZN",
              "actual": "V3"
            }
          ]
        },
        {
          "abstract_template_name": "INV_B_74698703",
          "instance_name": "X_M8_M9",
          "fa_map": [
            {
              "formal": "I",
              "actual": "D4"
            },
            {
              "formal": "PB",
              "actual": "VPWR"
            },
            {
              "formal": "SN",
              "actual": "VGND"
            },
            {
              "formal": "SP",
              "actual": "REF"
            },
            {
              "formal": "ZN",
              "actual": "V4"
            }
          ]
        },
        {
          "abstract_template_name": "CAP_2T_55207366",
          "instance_name": "X_C0",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "VOUT"
            },
            {
              "formal": "PLUS",
              "actual": "V0"
            }
          ]
        },
        {
          "abstract_template_name": "CAP_2T_54808307",
          "instance_name": "X_C1",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "VOUT"
            },
            {
              "formal": "PLUS",
              "actual": "V1"
            }
          ]
        },
        {
          "abstract_template_name": "CAP_2T_35139172",
          "instance_name": "X_C2",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "VOUT"
            },
            {
              "formal": "PLUS",
              "actual": "V2"
            }
          ]
        },
        {
          "abstract_template_name": "CAP_2T_49647387",
          "instance_name": "X_C3",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "VOUT"
            },
            {
              "formal": "PLUS",
              "actual": "V3"
            }
          ]
        },
        {
          "abstract_template_name": "CAP_2T_42108783",
          "instance_name": "X_C4",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "VOUT"
            },
            {
              "formal": "PLUS",
              "actual": "V4"
            }
          ]
        },
        {
          "abstract_template_name": "CAP_2T_87620109",
          "instance_name": "X_C5",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "VOUT"
            },
            {
              "formal": "PLUS",
              "actual": "V5"
            }
          ]
        },
        {
          "abstract_template_name": "CAP_2T_55207366",
          "instance_name": "X_C6",
          "fa_map": [
            {
              "formal": "MINUS",
              "actual": "VOUT"
            },
            {
              "formal": "PLUS",
              "actual": "VGND"
            }
          ]
        },
        {
          "abstract_template_name": "NMOS_S_22639876",
          "instance_name": "X_M12",
          "fa_map": [
            {
              "formal": "D",
              "actual": "VOUT"
            },
            {
              "formal": "G",
              "actual": "RST"
            },
            {
              "formal": "S",
              "actual": "VGND"
            }
          ]
        }
      ]
    },
    {
      "name": "INV_B_74698703",
      "parameters": [
        "I",
        "ZN",
        "SN",
        "SP",
        "PB"
      ],
      "constraints": [],
      "instances": [
        {
          "abstract_template_name": "NMOS_S_22639876",
          "instance_name": "X_M0",
          "fa_map": [
            {
              "formal": "D",
              "actual": "ZN"
            },
            {
              "formal": "G",
              "actual": "I"
            },
            {
              "formal": "S",
              "actual": "SN"
            }
          ]
        },
        {
          "abstract_template_name": "PMOS_4T_43971774",
          "instance_name": "X_M1",
          "fa_map": [
            {
              "formal": "B",
              "actual": "PB"
            },
            {
              "formal": "D",
              "actual": "ZN"
            },
            {
              "formal": "G",
              "actual": "I"
            },
            {
              "formal": "S",
              "actual": "SP"
            }
          ]
        }
      ]
    }
  ],
  "global_signals": []
}