GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Yoga_share\Source Control\Tang_Nano_20K\HelloWorld\blink\src\led.v'
WARN  (EX3788) : Block identifier is required on this block("C:\Yoga_share\Source Control\Tang_Nano_20K\HelloWorld\blink\src\led.v":96)
Analyzing Verilog file 'C:\Yoga_share\Source Control\Tang_Nano_20K\HelloWorld\blink\src\uart_tx.v'
Compiling module 'led'("C:\Yoga_share\Source Control\Tang_Nano_20K\HelloWorld\blink\src\led.v":1)
Extracting RAM for identifier 'uart_string'("C:\Yoga_share\Source Control\Tang_Nano_20K\HelloWorld\blink\src\led.v":9)
Compiling module 'uart_tx'("C:\Yoga_share\Source Control\Tang_Nano_20K\HelloWorld\blink\src\uart_tx.v":1)
Extracting RAM for identifier 'fifo'("C:\Yoga_share\Source Control\Tang_Nano_20K\HelloWorld\blink\src\uart_tx.v":19)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("C:\Yoga_share\Source Control\Tang_Nano_20K\HelloWorld\blink\src\uart_tx.v":35)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 5("C:\Yoga_share\Source Control\Tang_Nano_20K\HelloWorld\blink\src\uart_tx.v":46)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("C:\Yoga_share\Source Control\Tang_Nano_20K\HelloWorld\blink\src\uart_tx.v":52)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Yoga_share\Source Control\Tang_Nano_20K\HelloWorld\blink\src\uart_tx.v":57)
WARN  (EX3791) : Expression size 25 truncated to fit in target size 24("C:\Yoga_share\Source Control\Tang_Nano_20K\HelloWorld\blink\src\led.v":50)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("C:\Yoga_share\Source Control\Tang_Nano_20K\HelloWorld\blink\src\led.v":84)
NOTE  (EX0101) : Current top module is "led"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input Uart_RX is unused("C:\Yoga_share\Source Control\Tang_Nano_20K\HelloWorld\blink\src\led.v":5)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Yoga_share\Source Control\Tang_Nano_20K\HelloWorld\blink\impl\gwsynthesis\blink.vg" completed
[100%] Generate report file "C:\Yoga_share\Source Control\Tang_Nano_20K\HelloWorld\blink\impl\gwsynthesis\blink_syn.rpt.html" completed
GowinSynthesis finish
