Simulator report for Clock
Tue May 23 20:21:51 2023
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 1230 nodes   ;
; Simulation Coverage         ;       0.00 % ;
; Total Number of Transitions ; 0            ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; MAX7000S     ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Vector input source                                                                        ; Clock.vwf  ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;       0.00 % ;
; Total nodes checked                                 ; 1230         ;
; Total output ports checked                          ; 1230         ;
; Total output ports with complete 1/0-value coverage ; 0            ;
; Total output ports with no 1/0-value coverage       ; 1230         ;
; Total output ports with no 1-value coverage         ; 1230         ;
; Total output ports with no 0-value coverage         ; 1230         ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+-------------------------------------------------+
; Complete 1/0-Value Coverage                     ;
+-----------+------------------+------------------+
; Node Name ; Output Port Name ; Output Port Type ;
+-----------+------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                 ; Output Port Name                                                                          ; Output Port Type ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+
; |Clock|qout                                                                               ; |Clock|qout                                                                               ; pin_out          ;
; |Clock|clk_1                                                                              ; |Clock|clk_1                                                                              ; out              ;
; |Clock|clr                                                                                ; |Clock|clr                                                                                ; out              ;
; |Clock|set_hour                                                                           ; |Clock|set_hour                                                                           ; out              ;
; |Clock|set_min                                                                            ; |Clock|set_min                                                                            ; out              ;
; |Clock|alarm                                                                              ; |Clock|alarm                                                                              ; out              ;
; |Clock|qd                                                                                 ; |Clock|qd                                                                                 ; out              ;
; |Clock|digit1[3]                                                                          ; |Clock|digit1[3]                                                                          ; pin_out          ;
; |Clock|digit1[2]                                                                          ; |Clock|digit1[2]                                                                          ; pin_out          ;
; |Clock|digit1[1]                                                                          ; |Clock|digit1[1]                                                                          ; pin_out          ;
; |Clock|digit1[0]                                                                          ; |Clock|digit1[0]                                                                          ; pin_out          ;
; |Clock|light[6]                                                                           ; |Clock|light[6]                                                                           ; pin_out          ;
; |Clock|light[5]                                                                           ; |Clock|light[5]                                                                           ; pin_out          ;
; |Clock|light[4]                                                                           ; |Clock|light[4]                                                                           ; pin_out          ;
; |Clock|light[3]                                                                           ; |Clock|light[3]                                                                           ; pin_out          ;
; |Clock|light[2]                                                                           ; |Clock|light[2]                                                                           ; pin_out          ;
; |Clock|light[1]                                                                           ; |Clock|light[1]                                                                           ; pin_out          ;
; |Clock|light[0]                                                                           ; |Clock|light[0]                                                                           ; pin_out          ;
; |Clock|out_high_hour[3]                                                                   ; |Clock|out_high_hour[3]                                                                   ; pin_out          ;
; |Clock|out_high_hour[2]                                                                   ; |Clock|out_high_hour[2]                                                                   ; pin_out          ;
; |Clock|out_high_hour[1]                                                                   ; |Clock|out_high_hour[1]                                                                   ; pin_out          ;
; |Clock|out_high_hour[0]                                                                   ; |Clock|out_high_hour[0]                                                                   ; pin_out          ;
; |Clock|out_high_min[3]                                                                    ; |Clock|out_high_min[3]                                                                    ; pin_out          ;
; |Clock|out_high_min[2]                                                                    ; |Clock|out_high_min[2]                                                                    ; pin_out          ;
; |Clock|out_high_min[1]                                                                    ; |Clock|out_high_min[1]                                                                    ; pin_out          ;
; |Clock|out_high_min[0]                                                                    ; |Clock|out_high_min[0]                                                                    ; pin_out          ;
; |Clock|out_low_hour[3]                                                                    ; |Clock|out_low_hour[3]                                                                    ; pin_out          ;
; |Clock|out_low_hour[2]                                                                    ; |Clock|out_low_hour[2]                                                                    ; pin_out          ;
; |Clock|out_low_hour[1]                                                                    ; |Clock|out_low_hour[1]                                                                    ; pin_out          ;
; |Clock|out_low_hour[0]                                                                    ; |Clock|out_low_hour[0]                                                                    ; pin_out          ;
; |Clock|out_low_min[3]                                                                     ; |Clock|out_low_min[3]                                                                     ; pin_out          ;
; |Clock|out_low_min[2]                                                                     ; |Clock|out_low_min[2]                                                                     ; pin_out          ;
; |Clock|out_low_min[1]                                                                     ; |Clock|out_low_min[1]                                                                     ; pin_out          ;
; |Clock|out_low_min[0]                                                                     ; |Clock|out_low_min[0]                                                                     ; pin_out          ;
; |Clock|set_hour:inst3|process_0~1                                                         ; |Clock|set_hour:inst3|process_0~1                                                         ; out0             ;
; |Clock|set_hour:inst3|tmp_low~4                                                           ; |Clock|set_hour:inst3|tmp_low~4                                                           ; out              ;
; |Clock|set_hour:inst3|tmp_low~5                                                           ; |Clock|set_hour:inst3|tmp_low~5                                                           ; out              ;
; |Clock|set_hour:inst3|tmp_low~6                                                           ; |Clock|set_hour:inst3|tmp_low~6                                                           ; out              ;
; |Clock|set_hour:inst3|tmp_low~7                                                           ; |Clock|set_hour:inst3|tmp_low~7                                                           ; out              ;
; |Clock|set_hour:inst3|tmp_low~8                                                           ; |Clock|set_hour:inst3|tmp_low~8                                                           ; out              ;
; |Clock|set_hour:inst3|tmp_low~9                                                           ; |Clock|set_hour:inst3|tmp_low~9                                                           ; out              ;
; |Clock|set_hour:inst3|tmp_low~10                                                          ; |Clock|set_hour:inst3|tmp_low~10                                                          ; out              ;
; |Clock|set_hour:inst3|tmp_low~11                                                          ; |Clock|set_hour:inst3|tmp_low~11                                                          ; out              ;
; |Clock|set_hour:inst3|tmp_high~4                                                          ; |Clock|set_hour:inst3|tmp_high~4                                                          ; out              ;
; |Clock|set_hour:inst3|tmp_high~5                                                          ; |Clock|set_hour:inst3|tmp_high~5                                                          ; out              ;
; |Clock|set_hour:inst3|tmp_high~6                                                          ; |Clock|set_hour:inst3|tmp_high~6                                                          ; out              ;
; |Clock|set_hour:inst3|tmp_high~7                                                          ; |Clock|set_hour:inst3|tmp_high~7                                                          ; out              ;
; |Clock|set_hour:inst3|tmp_high~8                                                          ; |Clock|set_hour:inst3|tmp_high~8                                                          ; out              ;
; |Clock|set_hour:inst3|tmp_high~9                                                          ; |Clock|set_hour:inst3|tmp_high~9                                                          ; out              ;
; |Clock|set_hour:inst3|tmp_high~10                                                         ; |Clock|set_hour:inst3|tmp_high~10                                                         ; out              ;
; |Clock|set_hour:inst3|tmp_high~11                                                         ; |Clock|set_hour:inst3|tmp_high~11                                                         ; out              ;
; |Clock|set_hour:inst3|tmp_low[3]                                                          ; |Clock|set_hour:inst3|tmp_low[3]                                                          ; regout           ;
; |Clock|set_hour:inst3|tmp_low[2]                                                          ; |Clock|set_hour:inst3|tmp_low[2]                                                          ; regout           ;
; |Clock|set_hour:inst3|tmp_low[1]                                                          ; |Clock|set_hour:inst3|tmp_low[1]                                                          ; regout           ;
; |Clock|set_hour:inst3|tmp_low[0]                                                          ; |Clock|set_hour:inst3|tmp_low[0]                                                          ; regout           ;
; |Clock|set_hour:inst3|tmp_high[3]                                                         ; |Clock|set_hour:inst3|tmp_high[3]                                                         ; regout           ;
; |Clock|set_hour:inst3|tmp_high[2]                                                         ; |Clock|set_hour:inst3|tmp_high[2]                                                         ; regout           ;
; |Clock|set_hour:inst3|tmp_high[1]                                                         ; |Clock|set_hour:inst3|tmp_high[1]                                                         ; regout           ;
; |Clock|set_hour:inst3|tmp_high[0]                                                         ; |Clock|set_hour:inst3|tmp_high[0]                                                         ; regout           ;
; |Clock|set_hour:inst3|high_num[1]                                                         ; |Clock|set_hour:inst3|high_num[1]                                                         ; out              ;
; |Clock|set_hour:inst3|high_num[2]                                                         ; |Clock|set_hour:inst3|high_num[2]                                                         ; out              ;
; |Clock|set_hour:inst3|high_num[3]                                                         ; |Clock|set_hour:inst3|high_num[3]                                                         ; out              ;
; |Clock|set_hour:inst3|high_num[3]~1                                                       ; |Clock|set_hour:inst3|high_num[3]~1                                                       ; out0             ;
; |Clock|set_hour:inst3|low_num[0]                                                          ; |Clock|set_hour:inst3|low_num[0]                                                          ; out              ;
; |Clock|set_hour:inst3|low_num[1]                                                          ; |Clock|set_hour:inst3|low_num[1]                                                          ; out              ;
; |Clock|set_hour:inst3|low_num[2]                                                          ; |Clock|set_hour:inst3|low_num[2]                                                          ; out              ;
; |Clock|set_hour:inst3|low_num[3]                                                          ; |Clock|set_hour:inst3|low_num[3]                                                          ; out              ;
; |Clock|set_hour:inst3|tmp_high[0]~0                                                       ; |Clock|set_hour:inst3|tmp_high[0]~0                                                       ; out              ;
; |Clock|set_hour:inst3|tmp_high[1]~1                                                       ; |Clock|set_hour:inst3|tmp_high[1]~1                                                       ; out              ;
; |Clock|set_hour:inst3|tmp_high[2]~2                                                       ; |Clock|set_hour:inst3|tmp_high[2]~2                                                       ; out              ;
; |Clock|set_hour:inst3|tmp_high[3]~3                                                       ; |Clock|set_hour:inst3|tmp_high[3]~3                                                       ; out              ;
; |Clock|set_hour:inst3|tmp_low[0]~0                                                        ; |Clock|set_hour:inst3|tmp_low[0]~0                                                        ; out              ;
; |Clock|set_hour:inst3|tmp_low[1]~1                                                        ; |Clock|set_hour:inst3|tmp_low[1]~1                                                        ; out              ;
; |Clock|set_hour:inst3|tmp_low[2]~2                                                        ; |Clock|set_hour:inst3|tmp_low[2]~2                                                        ; out              ;
; |Clock|set_hour:inst3|tmp_low[3]~3                                                        ; |Clock|set_hour:inst3|tmp_low[3]~3                                                        ; out              ;
; |Clock|set_hour:inst3|high_num[0]                                                         ; |Clock|set_hour:inst3|high_num[0]                                                         ; out              ;
; |Clock|hour:inst1|process_0~1                                                             ; |Clock|hour:inst1|process_0~1                                                             ; out0             ;
; |Clock|hour:inst1|process_0~3                                                             ; |Clock|hour:inst1|process_0~3                                                             ; out0             ;
; |Clock|hour:inst1|process_0~6                                                             ; |Clock|hour:inst1|process_0~6                                                             ; out0             ;
; |Clock|hour:inst1|process_0~7                                                             ; |Clock|hour:inst1|process_0~7                                                             ; out0             ;
; |Clock|hour:inst1|process_0~9                                                             ; |Clock|hour:inst1|process_0~9                                                             ; out0             ;
; |Clock|hour:inst1|process_0~10                                                            ; |Clock|hour:inst1|process_0~10                                                            ; out0             ;
; |Clock|hour:inst1|tmp_high~0                                                              ; |Clock|hour:inst1|tmp_high~0                                                              ; out              ;
; |Clock|hour:inst1|tmp_high~1                                                              ; |Clock|hour:inst1|tmp_high~1                                                              ; out              ;
; |Clock|hour:inst1|tmp_high~2                                                              ; |Clock|hour:inst1|tmp_high~2                                                              ; out              ;
; |Clock|hour:inst1|tmp_high~3                                                              ; |Clock|hour:inst1|tmp_high~3                                                              ; out              ;
; |Clock|hour:inst1|tmp_high~4                                                              ; |Clock|hour:inst1|tmp_high~4                                                              ; out              ;
; |Clock|hour:inst1|tmp_high~5                                                              ; |Clock|hour:inst1|tmp_high~5                                                              ; out              ;
; |Clock|hour:inst1|tmp_high~6                                                              ; |Clock|hour:inst1|tmp_high~6                                                              ; out              ;
; |Clock|hour:inst1|tmp_high~7                                                              ; |Clock|hour:inst1|tmp_high~7                                                              ; out              ;
; |Clock|hour:inst1|tmp_low~1                                                               ; |Clock|hour:inst1|tmp_low~1                                                               ; out              ;
; |Clock|hour:inst1|tmp_low~2                                                               ; |Clock|hour:inst1|tmp_low~2                                                               ; out              ;
; |Clock|hour:inst1|tmp_low~3                                                               ; |Clock|hour:inst1|tmp_low~3                                                               ; out              ;
; |Clock|hour:inst1|tmp_low~4                                                               ; |Clock|hour:inst1|tmp_low~4                                                               ; out              ;
; |Clock|hour:inst1|tmp_low~5                                                               ; |Clock|hour:inst1|tmp_low~5                                                               ; out              ;
; |Clock|hour:inst1|tmp_low~6                                                               ; |Clock|hour:inst1|tmp_low~6                                                               ; out              ;
; |Clock|hour:inst1|tmp_low~7                                                               ; |Clock|hour:inst1|tmp_low~7                                                               ; out              ;
; |Clock|hour:inst1|tmp_low~8                                                               ; |Clock|hour:inst1|tmp_low~8                                                               ; out              ;
; |Clock|hour:inst1|process_0~12                                                            ; |Clock|hour:inst1|process_0~12                                                            ; out0             ;
; |Clock|hour:inst1|hour_ring~0                                                             ; |Clock|hour:inst1|hour_ring~0                                                             ; out              ;
; |Clock|hour:inst1|hour_ring~1                                                             ; |Clock|hour:inst1|hour_ring~1                                                             ; out              ;
; |Clock|hour:inst1|hour_ring                                                               ; |Clock|hour:inst1|hour_ring                                                               ; regout           ;
; |Clock|hour:inst1|process_0~13                                                            ; |Clock|hour:inst1|process_0~13                                                            ; out0             ;
; |Clock|hour:inst1|hour_ring~3                                                             ; |Clock|hour:inst1|hour_ring~3                                                             ; out              ;
; |Clock|hour:inst1|tmp_high~8                                                              ; |Clock|hour:inst1|tmp_high~8                                                              ; out              ;
; |Clock|hour:inst1|tmp_high~9                                                              ; |Clock|hour:inst1|tmp_high~9                                                              ; out              ;
; |Clock|hour:inst1|tmp_high~10                                                             ; |Clock|hour:inst1|tmp_high~10                                                             ; out              ;
; |Clock|hour:inst1|tmp_high~11                                                             ; |Clock|hour:inst1|tmp_high~11                                                             ; out              ;
; |Clock|hour:inst1|tmp_low~9                                                               ; |Clock|hour:inst1|tmp_low~9                                                               ; out              ;
; |Clock|hour:inst1|tmp_low~10                                                              ; |Clock|hour:inst1|tmp_low~10                                                              ; out              ;
; |Clock|hour:inst1|tmp_low~11                                                              ; |Clock|hour:inst1|tmp_low~11                                                              ; out              ;
; |Clock|hour:inst1|tmp_low~12                                                              ; |Clock|hour:inst1|tmp_low~12                                                              ; out              ;
; |Clock|hour:inst1|hour_ring~4                                                             ; |Clock|hour:inst1|hour_ring~4                                                             ; out              ;
; |Clock|hour:inst1|tmp_low[3]                                                              ; |Clock|hour:inst1|tmp_low[3]                                                              ; regout           ;
; |Clock|hour:inst1|tmp_low[2]                                                              ; |Clock|hour:inst1|tmp_low[2]                                                              ; regout           ;
; |Clock|hour:inst1|tmp_low[1]                                                              ; |Clock|hour:inst1|tmp_low[1]                                                              ; regout           ;
; |Clock|hour:inst1|tmp_low[0]                                                              ; |Clock|hour:inst1|tmp_low[0]                                                              ; regout           ;
; |Clock|hour:inst1|tmp_high[3]                                                             ; |Clock|hour:inst1|tmp_high[3]                                                             ; regout           ;
; |Clock|hour:inst1|tmp_high[2]                                                             ; |Clock|hour:inst1|tmp_high[2]                                                             ; regout           ;
; |Clock|hour:inst1|tmp_high[1]                                                             ; |Clock|hour:inst1|tmp_high[1]                                                             ; regout           ;
; |Clock|hour:inst1|tmp_high[0]                                                             ; |Clock|hour:inst1|tmp_high[0]                                                             ; regout           ;
; |Clock|hour:inst1|process_0~14                                                            ; |Clock|hour:inst1|process_0~14                                                            ; out0             ;
; |Clock|hour:inst1|out_low[3]                                                              ; |Clock|hour:inst1|out_low[3]                                                              ; out              ;
; |Clock|hour:inst1|out_low[2]                                                              ; |Clock|hour:inst1|out_low[2]                                                              ; out              ;
; |Clock|hour:inst1|out_low[1]                                                              ; |Clock|hour:inst1|out_low[1]                                                              ; out              ;
; |Clock|hour:inst1|out_low[0]                                                              ; |Clock|hour:inst1|out_low[0]                                                              ; out              ;
; |Clock|hour:inst1|out_high[3]                                                             ; |Clock|hour:inst1|out_high[3]                                                             ; out              ;
; |Clock|hour:inst1|out_high[2]                                                             ; |Clock|hour:inst1|out_high[2]                                                             ; out              ;
; |Clock|hour:inst1|out_high[1]                                                             ; |Clock|hour:inst1|out_high[1]                                                             ; out              ;
; |Clock|hour:inst1|out_high[0]                                                             ; |Clock|hour:inst1|out_high[0]                                                             ; out              ;
; |Clock|hour:inst1|tmp_low[3]~0                                                            ; |Clock|hour:inst1|tmp_low[3]~0                                                            ; out0             ;
; |Clock|set_min:inst2|tmp_high~4                                                           ; |Clock|set_min:inst2|tmp_high~4                                                           ; out              ;
; |Clock|set_min:inst2|tmp_high~5                                                           ; |Clock|set_min:inst2|tmp_high~5                                                           ; out              ;
; |Clock|set_min:inst2|tmp_high~6                                                           ; |Clock|set_min:inst2|tmp_high~6                                                           ; out              ;
; |Clock|set_min:inst2|tmp_high~7                                                           ; |Clock|set_min:inst2|tmp_high~7                                                           ; out              ;
; |Clock|set_min:inst2|tmp_low~4                                                            ; |Clock|set_min:inst2|tmp_low~4                                                            ; out              ;
; |Clock|set_min:inst2|tmp_low~5                                                            ; |Clock|set_min:inst2|tmp_low~5                                                            ; out              ;
; |Clock|set_min:inst2|tmp_low~6                                                            ; |Clock|set_min:inst2|tmp_low~6                                                            ; out              ;
; |Clock|set_min:inst2|tmp_low~7                                                            ; |Clock|set_min:inst2|tmp_low~7                                                            ; out              ;
; |Clock|set_min:inst2|tmp_high~8                                                           ; |Clock|set_min:inst2|tmp_high~8                                                           ; out              ;
; |Clock|set_min:inst2|tmp_high~9                                                           ; |Clock|set_min:inst2|tmp_high~9                                                           ; out              ;
; |Clock|set_min:inst2|tmp_high~10                                                          ; |Clock|set_min:inst2|tmp_high~10                                                          ; out              ;
; |Clock|set_min:inst2|tmp_high~11                                                          ; |Clock|set_min:inst2|tmp_high~11                                                          ; out              ;
; |Clock|set_min:inst2|tmp_low[3]                                                           ; |Clock|set_min:inst2|tmp_low[3]                                                           ; regout           ;
; |Clock|set_min:inst2|tmp_low[2]                                                           ; |Clock|set_min:inst2|tmp_low[2]                                                           ; regout           ;
; |Clock|set_min:inst2|tmp_low[1]                                                           ; |Clock|set_min:inst2|tmp_low[1]                                                           ; regout           ;
; |Clock|set_min:inst2|tmp_low[0]                                                           ; |Clock|set_min:inst2|tmp_low[0]                                                           ; regout           ;
; |Clock|set_min:inst2|tmp_high[3]                                                          ; |Clock|set_min:inst2|tmp_high[3]                                                          ; regout           ;
; |Clock|set_min:inst2|tmp_high[2]                                                          ; |Clock|set_min:inst2|tmp_high[2]                                                          ; regout           ;
; |Clock|set_min:inst2|tmp_high[1]                                                          ; |Clock|set_min:inst2|tmp_high[1]                                                          ; regout           ;
; |Clock|set_min:inst2|tmp_high[0]                                                          ; |Clock|set_min:inst2|tmp_high[0]                                                          ; regout           ;
; |Clock|set_min:inst2|high_num[1]                                                          ; |Clock|set_min:inst2|high_num[1]                                                          ; out              ;
; |Clock|set_min:inst2|high_num[2]                                                          ; |Clock|set_min:inst2|high_num[2]                                                          ; out              ;
; |Clock|set_min:inst2|high_num[3]                                                          ; |Clock|set_min:inst2|high_num[3]                                                          ; out              ;
; |Clock|set_min:inst2|high_num[3]~1                                                        ; |Clock|set_min:inst2|high_num[3]~1                                                        ; out0             ;
; |Clock|set_min:inst2|low_num[0]                                                           ; |Clock|set_min:inst2|low_num[0]                                                           ; out              ;
; |Clock|set_min:inst2|low_num[1]                                                           ; |Clock|set_min:inst2|low_num[1]                                                           ; out              ;
; |Clock|set_min:inst2|low_num[2]                                                           ; |Clock|set_min:inst2|low_num[2]                                                           ; out              ;
; |Clock|set_min:inst2|low_num[3]                                                           ; |Clock|set_min:inst2|low_num[3]                                                           ; out              ;
; |Clock|set_min:inst2|tmp_high[0]~0                                                        ; |Clock|set_min:inst2|tmp_high[0]~0                                                        ; out              ;
; |Clock|set_min:inst2|tmp_high[1]~1                                                        ; |Clock|set_min:inst2|tmp_high[1]~1                                                        ; out              ;
; |Clock|set_min:inst2|tmp_high[2]~2                                                        ; |Clock|set_min:inst2|tmp_high[2]~2                                                        ; out              ;
; |Clock|set_min:inst2|tmp_high[3]~3                                                        ; |Clock|set_min:inst2|tmp_high[3]~3                                                        ; out              ;
; |Clock|set_min:inst2|tmp_low[0]~0                                                         ; |Clock|set_min:inst2|tmp_low[0]~0                                                         ; out              ;
; |Clock|set_min:inst2|tmp_low[1]~1                                                         ; |Clock|set_min:inst2|tmp_low[1]~1                                                         ; out              ;
; |Clock|set_min:inst2|tmp_low[2]~2                                                         ; |Clock|set_min:inst2|tmp_low[2]~2                                                         ; out              ;
; |Clock|set_min:inst2|tmp_low[3]~3                                                         ; |Clock|set_min:inst2|tmp_low[3]~3                                                         ; out              ;
; |Clock|set_min:inst2|high_num[0]                                                          ; |Clock|set_min:inst2|high_num[0]                                                          ; out              ;
; |Clock|second:inst5|process_0~5                                                           ; |Clock|second:inst5|process_0~5                                                           ; out0             ;
; |Clock|second:inst5|process_0~7                                                           ; |Clock|second:inst5|process_0~7                                                           ; out0             ;
; |Clock|second:inst5|process_0~9                                                           ; |Clock|second:inst5|process_0~9                                                           ; out0             ;
; |Clock|second:inst5|temp_cout~0                                                           ; |Clock|second:inst5|temp_cout~0                                                           ; out              ;
; |Clock|second:inst5|temp_cout                                                             ; |Clock|second:inst5|temp_cout                                                             ; regout           ;
; |Clock|second:inst5|process_0~10                                                          ; |Clock|second:inst5|process_0~10                                                          ; out0             ;
; |Clock|second:inst5|tmp_digit0~4                                                          ; |Clock|second:inst5|tmp_digit0~4                                                          ; out              ;
; |Clock|second:inst5|tmp_digit0~5                                                          ; |Clock|second:inst5|tmp_digit0~5                                                          ; out              ;
; |Clock|second:inst5|tmp_digit0~6                                                          ; |Clock|second:inst5|tmp_digit0~6                                                          ; out              ;
; |Clock|second:inst5|tmp_digit0~7                                                          ; |Clock|second:inst5|tmp_digit0~7                                                          ; out              ;
; |Clock|second:inst5|tmp_digit0~8                                                          ; |Clock|second:inst5|tmp_digit0~8                                                          ; out              ;
; |Clock|second:inst5|tmp_digit0~9                                                          ; |Clock|second:inst5|tmp_digit0~9                                                          ; out              ;
; |Clock|second:inst5|tmp_digit0~10                                                         ; |Clock|second:inst5|tmp_digit0~10                                                         ; out              ;
; |Clock|second:inst5|tmp_digit0~11                                                         ; |Clock|second:inst5|tmp_digit0~11                                                         ; out              ;
; |Clock|second:inst5|tmp_digit1~4                                                          ; |Clock|second:inst5|tmp_digit1~4                                                          ; out              ;
; |Clock|second:inst5|tmp_digit1~5                                                          ; |Clock|second:inst5|tmp_digit1~5                                                          ; out              ;
; |Clock|second:inst5|tmp_digit1~6                                                          ; |Clock|second:inst5|tmp_digit1~6                                                          ; out              ;
; |Clock|second:inst5|tmp_digit1~7                                                          ; |Clock|second:inst5|tmp_digit1~7                                                          ; out              ;
; |Clock|second:inst5|tmp_digit1~8                                                          ; |Clock|second:inst5|tmp_digit1~8                                                          ; out              ;
; |Clock|second:inst5|tmp_digit1~9                                                          ; |Clock|second:inst5|tmp_digit1~9                                                          ; out              ;
; |Clock|second:inst5|tmp_digit1~10                                                         ; |Clock|second:inst5|tmp_digit1~10                                                         ; out              ;
; |Clock|second:inst5|tmp_digit1~11                                                         ; |Clock|second:inst5|tmp_digit1~11                                                         ; out              ;
; |Clock|second:inst5|tmp_digit0~12                                                         ; |Clock|second:inst5|tmp_digit0~12                                                         ; out              ;
; |Clock|second:inst5|tmp_digit0~13                                                         ; |Clock|second:inst5|tmp_digit0~13                                                         ; out              ;
; |Clock|second:inst5|tmp_digit0~14                                                         ; |Clock|second:inst5|tmp_digit0~14                                                         ; out              ;
; |Clock|second:inst5|tmp_digit0~15                                                         ; |Clock|second:inst5|tmp_digit0~15                                                         ; out              ;
; |Clock|second:inst5|tmp_digit1~12                                                         ; |Clock|second:inst5|tmp_digit1~12                                                         ; out              ;
; |Clock|second:inst5|tmp_digit1~13                                                         ; |Clock|second:inst5|tmp_digit1~13                                                         ; out              ;
; |Clock|second:inst5|tmp_digit1~14                                                         ; |Clock|second:inst5|tmp_digit1~14                                                         ; out              ;
; |Clock|second:inst5|tmp_digit1~15                                                         ; |Clock|second:inst5|tmp_digit1~15                                                         ; out              ;
; |Clock|second:inst5|temp_cout~2                                                           ; |Clock|second:inst5|temp_cout~2                                                           ; out              ;
; |Clock|second:inst5|tmp_digit0[3]                                                         ; |Clock|second:inst5|tmp_digit0[3]                                                         ; regout           ;
; |Clock|second:inst5|tmp_digit0[2]                                                         ; |Clock|second:inst5|tmp_digit0[2]                                                         ; regout           ;
; |Clock|second:inst5|tmp_digit0[1]                                                         ; |Clock|second:inst5|tmp_digit0[1]                                                         ; regout           ;
; |Clock|second:inst5|tmp_digit0[0]                                                         ; |Clock|second:inst5|tmp_digit0[0]                                                         ; regout           ;
; |Clock|second:inst5|tmp_digit1[3]                                                         ; |Clock|second:inst5|tmp_digit1[3]                                                         ; regout           ;
; |Clock|second:inst5|tmp_digit1[2]                                                         ; |Clock|second:inst5|tmp_digit1[2]                                                         ; regout           ;
; |Clock|second:inst5|tmp_digit1[1]                                                         ; |Clock|second:inst5|tmp_digit1[1]                                                         ; regout           ;
; |Clock|second:inst5|tmp_digit1[0]                                                         ; |Clock|second:inst5|tmp_digit1[0]                                                         ; regout           ;
; |Clock|minute:inst|process_0~1                                                            ; |Clock|minute:inst|process_0~1                                                            ; out0             ;
; |Clock|minute:inst|process_0~3                                                            ; |Clock|minute:inst|process_0~3                                                            ; out0             ;
; |Clock|minute:inst|process_0~6                                                            ; |Clock|minute:inst|process_0~6                                                            ; out0             ;
; |Clock|minute:inst|process_0~7                                                            ; |Clock|minute:inst|process_0~7                                                            ; out0             ;
; |Clock|minute:inst|process_0~9                                                            ; |Clock|minute:inst|process_0~9                                                            ; out0             ;
; |Clock|minute:inst|tmp_high~0                                                             ; |Clock|minute:inst|tmp_high~0                                                             ; out              ;
; |Clock|minute:inst|tmp_high~1                                                             ; |Clock|minute:inst|tmp_high~1                                                             ; out              ;
; |Clock|minute:inst|tmp_high~2                                                             ; |Clock|minute:inst|tmp_high~2                                                             ; out              ;
; |Clock|minute:inst|tmp_high~3                                                             ; |Clock|minute:inst|tmp_high~3                                                             ; out              ;
; |Clock|minute:inst|tmp_low~1                                                              ; |Clock|minute:inst|tmp_low~1                                                              ; out              ;
; |Clock|minute:inst|tmp_low~2                                                              ; |Clock|minute:inst|tmp_low~2                                                              ; out              ;
; |Clock|minute:inst|tmp_low~3                                                              ; |Clock|minute:inst|tmp_low~3                                                              ; out              ;
; |Clock|minute:inst|tmp_low~4                                                              ; |Clock|minute:inst|tmp_low~4                                                              ; out              ;
; |Clock|minute:inst|tmp_high~4                                                             ; |Clock|minute:inst|tmp_high~4                                                             ; out              ;
; |Clock|minute:inst|tmp_high~5                                                             ; |Clock|minute:inst|tmp_high~5                                                             ; out              ;
; |Clock|minute:inst|tmp_high~6                                                             ; |Clock|minute:inst|tmp_high~6                                                             ; out              ;
; |Clock|minute:inst|tmp_high~7                                                             ; |Clock|minute:inst|tmp_high~7                                                             ; out              ;
; |Clock|minute:inst|count~0                                                                ; |Clock|minute:inst|count~0                                                                ; out              ;
; |Clock|minute:inst|process_0~11                                                           ; |Clock|minute:inst|process_0~11                                                           ; out0             ;
; |Clock|minute:inst|min_ring~0                                                             ; |Clock|minute:inst|min_ring~0                                                             ; out              ;
; |Clock|minute:inst|min_ring~1                                                             ; |Clock|minute:inst|min_ring~1                                                             ; out              ;
; |Clock|minute:inst|min_ring                                                               ; |Clock|minute:inst|min_ring                                                               ; regout           ;
; |Clock|minute:inst|process_0~12                                                           ; |Clock|minute:inst|process_0~12                                                           ; out0             ;
; |Clock|minute:inst|min_ring~3                                                             ; |Clock|minute:inst|min_ring~3                                                             ; out              ;
; |Clock|minute:inst|tmp_low~5                                                              ; |Clock|minute:inst|tmp_low~5                                                              ; out              ;
; |Clock|minute:inst|tmp_low~6                                                              ; |Clock|minute:inst|tmp_low~6                                                              ; out              ;
; |Clock|minute:inst|tmp_low~7                                                              ; |Clock|minute:inst|tmp_low~7                                                              ; out              ;
; |Clock|minute:inst|tmp_low~8                                                              ; |Clock|minute:inst|tmp_low~8                                                              ; out              ;
; |Clock|minute:inst|tmp_high~8                                                             ; |Clock|minute:inst|tmp_high~8                                                             ; out              ;
; |Clock|minute:inst|tmp_high~9                                                             ; |Clock|minute:inst|tmp_high~9                                                             ; out              ;
; |Clock|minute:inst|tmp_high~10                                                            ; |Clock|minute:inst|tmp_high~10                                                            ; out              ;
; |Clock|minute:inst|tmp_high~11                                                            ; |Clock|minute:inst|tmp_high~11                                                            ; out              ;
; |Clock|minute:inst|count~1                                                                ; |Clock|minute:inst|count~1                                                                ; out              ;
; |Clock|minute:inst|min_ring~4                                                             ; |Clock|minute:inst|min_ring~4                                                             ; out              ;
; |Clock|minute:inst|tmp_low[3]                                                             ; |Clock|minute:inst|tmp_low[3]                                                             ; regout           ;
; |Clock|minute:inst|tmp_low[2]                                                             ; |Clock|minute:inst|tmp_low[2]                                                             ; regout           ;
; |Clock|minute:inst|tmp_low[1]                                                             ; |Clock|minute:inst|tmp_low[1]                                                             ; regout           ;
; |Clock|minute:inst|tmp_low[0]                                                             ; |Clock|minute:inst|tmp_low[0]                                                             ; regout           ;
; |Clock|minute:inst|tmp_high[3]                                                            ; |Clock|minute:inst|tmp_high[3]                                                            ; regout           ;
; |Clock|minute:inst|tmp_high[2]                                                            ; |Clock|minute:inst|tmp_high[2]                                                            ; regout           ;
; |Clock|minute:inst|tmp_high[1]                                                            ; |Clock|minute:inst|tmp_high[1]                                                            ; regout           ;
; |Clock|minute:inst|tmp_high[0]                                                            ; |Clock|minute:inst|tmp_high[0]                                                            ; regout           ;
; |Clock|minute:inst|count                                                                  ; |Clock|minute:inst|count                                                                  ; regout           ;
; |Clock|minute:inst|process_0~13                                                           ; |Clock|minute:inst|process_0~13                                                           ; out0             ;
; |Clock|minute:inst|out_low[3]                                                             ; |Clock|minute:inst|out_low[3]                                                             ; out              ;
; |Clock|minute:inst|out_low[2]                                                             ; |Clock|minute:inst|out_low[2]                                                             ; out              ;
; |Clock|minute:inst|out_low[1]                                                             ; |Clock|minute:inst|out_low[1]                                                             ; out              ;
; |Clock|minute:inst|out_low[0]                                                             ; |Clock|minute:inst|out_low[0]                                                             ; out              ;
; |Clock|minute:inst|out_high[3]                                                            ; |Clock|minute:inst|out_high[3]                                                            ; out              ;
; |Clock|minute:inst|out_high[2]                                                            ; |Clock|minute:inst|out_high[2]                                                            ; out              ;
; |Clock|minute:inst|out_high[1]                                                            ; |Clock|minute:inst|out_high[1]                                                            ; out              ;
; |Clock|minute:inst|out_high[0]                                                            ; |Clock|minute:inst|out_high[0]                                                            ; out              ;
; |Clock|minute:inst|count~3                                                                ; |Clock|minute:inst|count~3                                                                ; out              ;
; |Clock|minute:inst|count~4                                                                ; |Clock|minute:inst|count~4                                                                ; out              ;
; |Clock|minute:inst|tmp_low[3]~0                                                           ; |Clock|minute:inst|tmp_low[3]~0                                                           ; out0             ;
; |Clock|ring:inst7|temp~6                                                                  ; |Clock|ring:inst7|temp~6                                                                  ; out              ;
; |Clock|ring:inst7|temp~7                                                                  ; |Clock|ring:inst7|temp~7                                                                  ; out              ;
; |Clock|ring:inst7|temp~8                                                                  ; |Clock|ring:inst7|temp~8                                                                  ; out              ;
; |Clock|ring:inst7|temp~9                                                                  ; |Clock|ring:inst7|temp~9                                                                  ; out              ;
; |Clock|ring:inst7|temp~10                                                                 ; |Clock|ring:inst7|temp~10                                                                 ; out              ;
; |Clock|ring:inst7|temp~11                                                                 ; |Clock|ring:inst7|temp~11                                                                 ; out              ;
; |Clock|ring:inst7|process_0~0                                                             ; |Clock|ring:inst7|process_0~0                                                             ; out0             ;
; |Clock|ring:inst7|temp[5]                                                                 ; |Clock|ring:inst7|temp[5]                                                                 ; regout           ;
; |Clock|ring:inst7|process_0~1                                                             ; |Clock|ring:inst7|process_0~1                                                             ; out0             ;
; |Clock|ring:inst7|temp[4]                                                                 ; |Clock|ring:inst7|temp[4]                                                                 ; regout           ;
; |Clock|ring:inst7|temp[3]                                                                 ; |Clock|ring:inst7|temp[3]                                                                 ; regout           ;
; |Clock|ring:inst7|temp[2]                                                                 ; |Clock|ring:inst7|temp[2]                                                                 ; regout           ;
; |Clock|ring:inst7|temp[1]                                                                 ; |Clock|ring:inst7|temp[1]                                                                 ; regout           ;
; |Clock|ring:inst7|temp[0]                                                                 ; |Clock|ring:inst7|temp[0]                                                                 ; regout           ;
; |Clock|ring:inst7|process_0~2                                                             ; |Clock|ring:inst7|process_0~2                                                             ; out0             ;
; |Clock|ring:inst7|qout                                                                    ; |Clock|ring:inst7|qout                                                                    ; regout           ;
; |Clock|ring:inst7|qout~1                                                                  ; |Clock|ring:inst7|qout~1                                                                  ; out              ;
; |Clock|ring:inst7|qout~2                                                                  ; |Clock|ring:inst7|qout~2                                                                  ; out              ;
; |Clock|ring:inst7|qout~3                                                                  ; |Clock|ring:inst7|qout~3                                                                  ; out              ;
; |Clock|ring:inst7|qout~4                                                                  ; |Clock|ring:inst7|qout~4                                                                  ; out              ;
; |Clock|ring:inst7|qout~5                                                                  ; |Clock|ring:inst7|qout~5                                                                  ; out              ;
; |Clock|ring:inst7|LessThan0~0                                                             ; |Clock|ring:inst7|LessThan0~0                                                             ; out0             ;
; |Clock|ring:inst7|LessThan0~1                                                             ; |Clock|ring:inst7|LessThan0~1                                                             ; out0             ;
; |Clock|ring:inst7|LessThan0~2                                                             ; |Clock|ring:inst7|LessThan0~2                                                             ; out0             ;
; |Clock|ring:inst7|LessThan0~3                                                             ; |Clock|ring:inst7|LessThan0~3                                                             ; out0             ;
; |Clock|ring:inst7|LessThan0~4                                                             ; |Clock|ring:inst7|LessThan0~4                                                             ; out0             ;
; |Clock|ring:inst7|LessThan0~5                                                             ; |Clock|ring:inst7|LessThan0~5                                                             ; out0             ;
; |Clock|ring:inst7|LessThan0~6                                                             ; |Clock|ring:inst7|LessThan0~6                                                             ; out0             ;
; |Clock|ring:inst7|LessThan0~7                                                             ; |Clock|ring:inst7|LessThan0~7                                                             ; out0             ;
; |Clock|ring:inst7|LessThan0~8                                                             ; |Clock|ring:inst7|LessThan0~8                                                             ; out0             ;
; |Clock|ring:inst7|LessThan1~0                                                             ; |Clock|ring:inst7|LessThan1~0                                                             ; out0             ;
; |Clock|ring:inst7|LessThan1~1                                                             ; |Clock|ring:inst7|LessThan1~1                                                             ; out0             ;
; |Clock|ring:inst7|LessThan1~2                                                             ; |Clock|ring:inst7|LessThan1~2                                                             ; out0             ;
; |Clock|ring:inst7|LessThan1~3                                                             ; |Clock|ring:inst7|LessThan1~3                                                             ; out0             ;
; |Clock|ring:inst7|LessThan1~4                                                             ; |Clock|ring:inst7|LessThan1~4                                                             ; out0             ;
; |Clock|ring:inst7|LessThan1~5                                                             ; |Clock|ring:inst7|LessThan1~5                                                             ; out0             ;
; |Clock|ring:inst7|LessThan1~6                                                             ; |Clock|ring:inst7|LessThan1~6                                                             ; out0             ;
; |Clock|ring:inst7|LessThan1~7                                                             ; |Clock|ring:inst7|LessThan1~7                                                             ; out0             ;
; |Clock|ring:inst7|LessThan1~8                                                             ; |Clock|ring:inst7|LessThan1~8                                                             ; out0             ;
; |Clock|ring:inst7|LessThan2~0                                                             ; |Clock|ring:inst7|LessThan2~0                                                             ; out0             ;
; |Clock|ring:inst7|LessThan2~1                                                             ; |Clock|ring:inst7|LessThan2~1                                                             ; out0             ;
; |Clock|ring:inst7|LessThan2~2                                                             ; |Clock|ring:inst7|LessThan2~2                                                             ; out0             ;
; |Clock|ring:inst7|LessThan2~3                                                             ; |Clock|ring:inst7|LessThan2~3                                                             ; out0             ;
; |Clock|ring:inst7|LessThan2~4                                                             ; |Clock|ring:inst7|LessThan2~4                                                             ; out0             ;
; |Clock|ring:inst7|LessThan2~5                                                             ; |Clock|ring:inst7|LessThan2~5                                                             ; out0             ;
; |Clock|ring:inst7|LessThan2~6                                                             ; |Clock|ring:inst7|LessThan2~6                                                             ; out0             ;
; |Clock|ring:inst7|LessThan2~7                                                             ; |Clock|ring:inst7|LessThan2~7                                                             ; out0             ;
; |Clock|set_hour:inst3|Equal0~0                                                            ; |Clock|set_hour:inst3|Equal0~0                                                            ; out0             ;
; |Clock|set_hour:inst3|Equal1~0                                                            ; |Clock|set_hour:inst3|Equal1~0                                                            ; out0             ;
; |Clock|set_hour:inst3|Equal2~0                                                            ; |Clock|set_hour:inst3|Equal2~0                                                            ; out0             ;
; |Clock|hour:inst1|Equal0~0                                                                ; |Clock|hour:inst1|Equal0~0                                                                ; out0             ;
; |Clock|hour:inst1|Equal1~0                                                                ; |Clock|hour:inst1|Equal1~0                                                                ; out0             ;
; |Clock|hour:inst1|Equal2~0                                                                ; |Clock|hour:inst1|Equal2~0                                                                ; out0             ;
; |Clock|hour:inst1|Equal3~0                                                                ; |Clock|hour:inst1|Equal3~0                                                                ; out0             ;
; |Clock|hour:inst1|Equal3~1                                                                ; |Clock|hour:inst1|Equal3~1                                                                ; out0             ;
; |Clock|hour:inst1|Equal3~2                                                                ; |Clock|hour:inst1|Equal3~2                                                                ; out0             ;
; |Clock|hour:inst1|Equal3~3                                                                ; |Clock|hour:inst1|Equal3~3                                                                ; out0             ;
; |Clock|hour:inst1|Equal3~4                                                                ; |Clock|hour:inst1|Equal3~4                                                                ; out0             ;
; |Clock|hour:inst1|Equal4~0                                                                ; |Clock|hour:inst1|Equal4~0                                                                ; out0             ;
; |Clock|hour:inst1|Equal4~1                                                                ; |Clock|hour:inst1|Equal4~1                                                                ; out0             ;
; |Clock|hour:inst1|Equal4~2                                                                ; |Clock|hour:inst1|Equal4~2                                                                ; out0             ;
; |Clock|hour:inst1|Equal4~3                                                                ; |Clock|hour:inst1|Equal4~3                                                                ; out0             ;
; |Clock|hour:inst1|Equal4~4                                                                ; |Clock|hour:inst1|Equal4~4                                                                ; out0             ;
; |Clock|set_min:inst2|Equal0~0                                                             ; |Clock|set_min:inst2|Equal0~0                                                             ; out0             ;
; |Clock|set_min:inst2|Equal1~0                                                             ; |Clock|set_min:inst2|Equal1~0                                                             ; out0             ;
; |Clock|second:inst5|Equal0~0                                                              ; |Clock|second:inst5|Equal0~0                                                              ; out0             ;
; |Clock|second:inst5|Equal1~0                                                              ; |Clock|second:inst5|Equal1~0                                                              ; out0             ;
; |Clock|minute:inst|Equal0~0                                                               ; |Clock|minute:inst|Equal0~0                                                               ; out0             ;
; |Clock|minute:inst|Equal1~0                                                               ; |Clock|minute:inst|Equal1~0                                                               ; out0             ;
; |Clock|minute:inst|Equal2~0                                                               ; |Clock|minute:inst|Equal2~0                                                               ; out0             ;
; |Clock|minute:inst|Equal2~1                                                               ; |Clock|minute:inst|Equal2~1                                                               ; out0             ;
; |Clock|minute:inst|Equal2~2                                                               ; |Clock|minute:inst|Equal2~2                                                               ; out0             ;
; |Clock|minute:inst|Equal2~3                                                               ; |Clock|minute:inst|Equal2~3                                                               ; out0             ;
; |Clock|minute:inst|Equal2~4                                                               ; |Clock|minute:inst|Equal2~4                                                               ; out0             ;
; |Clock|minute:inst|Equal3~0                                                               ; |Clock|minute:inst|Equal3~0                                                               ; out0             ;
; |Clock|minute:inst|Equal3~1                                                               ; |Clock|minute:inst|Equal3~1                                                               ; out0             ;
; |Clock|minute:inst|Equal3~2                                                               ; |Clock|minute:inst|Equal3~2                                                               ; out0             ;
; |Clock|minute:inst|Equal3~3                                                               ; |Clock|minute:inst|Equal3~3                                                               ; out0             ;
; |Clock|minute:inst|Equal3~4                                                               ; |Clock|minute:inst|Equal3~4                                                               ; out0             ;
; |Clock|ring:inst7|Equal0~0                                                                ; |Clock|ring:inst7|Equal0~0                                                                ; out0             ;
; |Clock|ring:inst7|Equal1~0                                                                ; |Clock|ring:inst7|Equal1~0                                                                ; out0             ;
; |Clock|ring:inst7|Equal2~0                                                                ; |Clock|ring:inst7|Equal2~0                                                                ; out0             ;
; |Clock|ring:inst7|Equal3~0                                                                ; |Clock|ring:inst7|Equal3~0                                                                ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0         ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0         ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[5]           ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[5]           ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[4]           ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[4]           ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]           ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]           ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]           ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]           ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]           ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]           ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]           ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]           ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                 ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                 ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                  ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                  ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                 ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                 ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                  ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                  ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                 ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                 ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                  ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                  ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                 ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                 ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                  ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                  ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[4]~4                 ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[4]~4                 ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[4]                  ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[4]                  ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[4]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[4]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[5]~5                 ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[5]~5                 ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[5]                  ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[5]                  ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[5]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[5]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[3]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[3]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[4]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[4]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                    ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                    ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                      ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                      ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~0                     ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~0                     ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g4~0                    ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g4~0                    ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|p2c[0]                  ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|p2c[0]                  ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                 ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                 ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1                 ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1                 ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]         ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]         ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]         ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]         ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]         ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]         ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[3]         ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[3]         ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[4]~0       ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[4]~0       ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[4]         ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[4]         ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                     ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                     ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0       ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0       ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                     ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                     ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0     ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0     ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]       ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]       ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                     ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                     ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1     ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1     ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]       ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]       ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]       ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]       ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~4                     ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~4                     ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[4]~2     ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[4]~2     ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[4]       ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[4]       ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~5                     ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~5                     ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[5]~3     ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[5]~3     ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[5]       ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[5]       ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]          ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]          ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]          ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]          ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]          ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]          ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]          ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]          ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                 ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                 ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                  ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1                ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                 ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                 ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                  ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2                ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                 ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                 ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                  ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3                ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                 ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                 ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                  ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                  ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                  ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                  ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                   ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                   ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                     ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                     ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                  ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0                ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                  ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1                ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                  ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]        ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]        ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]        ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]        ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                    ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                    ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0      ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0      ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                    ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                    ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]      ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]      ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                    ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                    ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]      ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]      ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]          ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]          ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]          ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]          ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]          ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]          ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]          ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]          ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                 ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                 ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                  ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                 ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                 ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                  ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                 ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                 ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                  ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                 ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                 ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                  ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                  ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                  ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                  ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                   ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                   ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                     ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                     ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                  ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                  ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1                ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                  ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]        ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]        ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]        ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]        ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                    ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                    ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0      ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0      ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                    ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                    ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]      ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]      ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                    ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                    ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]      ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]      ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]         ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]         ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]         ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]         ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]         ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]         ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]         ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]         ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0               ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                 ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1               ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                 ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2               ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                 ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3               ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                 ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                 ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                 ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                 ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                  ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                  ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                    ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                    ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                 ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0               ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                 ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1               ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                 ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]       ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]       ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]       ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]       ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                   ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                   ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0     ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0     ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                   ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                   ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0   ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0   ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]     ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]     ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                   ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                   ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1   ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1   ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]     ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]     ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]     ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]     ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]         ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]         ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]         ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]         ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]         ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]         ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]         ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]         ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0               ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                 ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1               ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                 ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2               ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                 ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3               ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                 ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                 ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                 ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                 ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                  ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                  ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                    ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                    ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                 ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0               ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                 ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1               ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                 ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]       ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]       ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]       ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]       ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                   ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                   ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0     ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0     ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                   ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                   ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0   ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0   ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]     ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]     ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                   ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                   ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1   ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1   ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]     ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]     ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]     ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]     ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0      ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0      ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]        ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]        ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]        ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]        ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]        ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]        ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]        ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]        ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0              ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]               ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]               ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1              ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]               ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]               ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2              ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]               ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]               ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3              ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]               ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]               ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                 ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                 ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                   ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                   ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0              ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1              ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]      ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]      ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]      ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]      ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]      ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]      ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                  ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                  ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0    ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0    ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                  ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                  ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0  ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0  ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]    ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]    ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                  ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                  ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1  ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1  ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]    ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]    ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]    ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]    ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0      ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0      ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]        ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]        ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]        ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]        ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]        ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]        ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]        ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]        ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0              ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]               ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]               ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1              ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]               ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]               ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2              ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]               ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]               ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3              ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]               ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]               ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                 ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                 ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                   ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                   ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0              ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1              ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]      ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]      ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]      ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]      ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]      ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]      ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                  ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                  ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0    ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0    ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                  ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                  ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0  ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0  ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]    ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]    ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                  ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                  ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1  ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1  ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]    ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]    ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]    ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]    ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0         ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0         ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]           ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]           ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]           ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]           ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]           ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]           ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]           ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]           ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                 ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                  ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                  ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                   ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1                 ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                  ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                  ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                   ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2                 ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                  ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                  ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                   ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3                 ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                  ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                  ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                   ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                   ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                   ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                   ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                    ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                    ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                      ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                      ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                   ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0                 ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                   ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1                 ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                   ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]         ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]         ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]         ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]         ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]         ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]         ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                     ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                     ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0       ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0       ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                     ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                     ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0     ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0     ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]       ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]       ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                     ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                     ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1     ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1     ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]       ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]       ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]       ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]       ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0         ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0         ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]           ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]           ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]           ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]           ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]           ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]           ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]           ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]           ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                 ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                  ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                  ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                   ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                 ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                  ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                  ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                   ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                 ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                  ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                  ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                   ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                 ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                  ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                  ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                   ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                   ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                   ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                   ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                    ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                    ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                      ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                      ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                   ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                 ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                   ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1                 ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                   ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]         ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]         ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]         ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]         ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]         ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]         ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                     ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                     ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0       ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0       ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                     ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                     ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0     ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0     ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]       ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]       ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                     ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                     ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1     ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1     ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]       ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]       ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]       ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]       ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]       ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]       ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]       ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]       ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]       ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0             ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]              ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]               ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]               ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2             ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]              ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]               ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3             ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]              ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]               ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]               ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]               ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]               ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                  ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]               ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                 ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                 ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                 ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]       ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]       ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]       ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]               ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3             ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]              ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]               ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]               ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]               ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                  ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1             ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]               ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                 ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|sel_node[2]                                               ; |Clock|light:inst4|lpm_mux:Mux6|sel_node[2]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|sel_node[3]                                               ; |Clock|light:inst4|lpm_mux:Mux6|sel_node[3]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~0                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~1                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~2                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~3                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~4                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~5                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~6                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~7                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~8                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node                   ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~0                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~1                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~2                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~3                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~4                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~5                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~6                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~7                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~8                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node                   ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~0                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~1                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~2                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~3                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~4                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~5                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~6                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~7                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~8                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node                   ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~0                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~1                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~2                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~3                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~4                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~5                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~6                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~7                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~8                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node                   ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~0                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~1                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~2                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~3                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~4                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~5                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~6                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~7                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~8                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node                   ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|sel_node[2]                                               ; |Clock|light:inst4|lpm_mux:Mux5|sel_node[2]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|sel_node[3]                                               ; |Clock|light:inst4|lpm_mux:Mux5|sel_node[3]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~0                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~1                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~2                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~3                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~4                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~5                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~6                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~7                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~8                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node                   ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~0                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~1                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~2                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~3                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~4                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~5                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~6                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~7                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~8                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node                   ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~0                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~1                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~2                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~3                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~4                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~5                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~6                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~7                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~8                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node                   ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~0                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~1                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~2                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~3                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~4                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~5                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~6                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~7                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~8                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node                   ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~0                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~1                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~2                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~3                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~4                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~5                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~6                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~7                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~8                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node                   ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|sel_node[2]                                               ; |Clock|light:inst4|lpm_mux:Mux4|sel_node[2]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|sel_node[3]                                               ; |Clock|light:inst4|lpm_mux:Mux4|sel_node[3]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~0                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~1                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~2                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~3                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~4                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~5                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~6                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~7                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~8                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node                   ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~0                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~1                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~2                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~3                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~4                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~5                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~6                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~7                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~8                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node                   ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~0                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~1                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~2                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~3                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~4                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~5                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~6                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~7                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~8                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node                   ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~0                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~1                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~2                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~3                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~4                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~5                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~6                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~7                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~8                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node                   ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~0                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~1                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~2                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~3                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~4                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~5                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~6                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~7                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~8                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node                   ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|sel_node[2]                                               ; |Clock|light:inst4|lpm_mux:Mux3|sel_node[2]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|sel_node[3]                                               ; |Clock|light:inst4|lpm_mux:Mux3|sel_node[3]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~0                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~1                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~2                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~3                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~4                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~5                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~6                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~7                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~8                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node                   ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~0                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~1                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~2                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~3                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~4                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~5                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~6                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~7                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~8                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node                   ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~0                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~1                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~2                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~3                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~4                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~5                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~6                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~7                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~8                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node                   ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~0                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~1                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~2                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~3                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~4                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~5                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~6                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~7                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~8                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node                   ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~0                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~1                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~2                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~3                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~4                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~5                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~6                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~7                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~8                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node                   ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|sel_node[2]                                               ; |Clock|light:inst4|lpm_mux:Mux2|sel_node[2]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|sel_node[3]                                               ; |Clock|light:inst4|lpm_mux:Mux2|sel_node[3]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~0                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~1                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~2                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~3                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~4                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~5                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~6                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~7                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~8                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node                   ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~0                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~1                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~2                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~3                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~4                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~5                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~6                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~7                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~8                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node                   ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~0                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~1                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~2                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~3                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~4                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~5                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~6                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~7                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~8                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node                   ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~0                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~2                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~3                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~6                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~7                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node                   ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~0                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~2                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~3                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~6                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~7                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node                   ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|sel_node[2]                                               ; |Clock|light:inst4|lpm_mux:Mux1|sel_node[2]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|sel_node[3]                                               ; |Clock|light:inst4|lpm_mux:Mux1|sel_node[3]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~0                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~1                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~2                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~3                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~4                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~5                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~6                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~7                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~8                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node                   ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~0                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~1                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~2                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~3                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~4                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~5                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~6                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~7                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~8                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node                   ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~1                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~2                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~3                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~4                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~5                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~6                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~7                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~8                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node                   ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~0                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~2                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~3                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~6                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~7                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                   ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~0                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~2                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~3                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~6                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~7                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node                   ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|sel_node[2]                                               ; |Clock|light:inst4|lpm_mux:Mux0|sel_node[2]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|sel_node[3]                                               ; |Clock|light:inst4|lpm_mux:Mux0|sel_node[3]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~0                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~1                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~2                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~3                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~4                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~5                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~6                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~7                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~8                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node                   ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~0                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~1                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~2                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~3                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~4                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~5                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~6                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~7                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~8                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node                   ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~1                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~2                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~3                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~4                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~5                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~6                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~7                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~8                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                   ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~0                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~2                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~3                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~6                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~7                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                   ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~0                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~2                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~3                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~6                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~7                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                   ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                   ; out0             ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                 ; Output Port Name                                                                          ; Output Port Type ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+
; |Clock|qout                                                                               ; |Clock|qout                                                                               ; pin_out          ;
; |Clock|clk_1                                                                              ; |Clock|clk_1                                                                              ; out              ;
; |Clock|clr                                                                                ; |Clock|clr                                                                                ; out              ;
; |Clock|set_hour                                                                           ; |Clock|set_hour                                                                           ; out              ;
; |Clock|set_min                                                                            ; |Clock|set_min                                                                            ; out              ;
; |Clock|alarm                                                                              ; |Clock|alarm                                                                              ; out              ;
; |Clock|qd                                                                                 ; |Clock|qd                                                                                 ; out              ;
; |Clock|digit1[3]                                                                          ; |Clock|digit1[3]                                                                          ; pin_out          ;
; |Clock|digit1[2]                                                                          ; |Clock|digit1[2]                                                                          ; pin_out          ;
; |Clock|digit1[1]                                                                          ; |Clock|digit1[1]                                                                          ; pin_out          ;
; |Clock|digit1[0]                                                                          ; |Clock|digit1[0]                                                                          ; pin_out          ;
; |Clock|light[6]                                                                           ; |Clock|light[6]                                                                           ; pin_out          ;
; |Clock|light[5]                                                                           ; |Clock|light[5]                                                                           ; pin_out          ;
; |Clock|light[4]                                                                           ; |Clock|light[4]                                                                           ; pin_out          ;
; |Clock|light[3]                                                                           ; |Clock|light[3]                                                                           ; pin_out          ;
; |Clock|light[2]                                                                           ; |Clock|light[2]                                                                           ; pin_out          ;
; |Clock|light[1]                                                                           ; |Clock|light[1]                                                                           ; pin_out          ;
; |Clock|light[0]                                                                           ; |Clock|light[0]                                                                           ; pin_out          ;
; |Clock|out_high_hour[3]                                                                   ; |Clock|out_high_hour[3]                                                                   ; pin_out          ;
; |Clock|out_high_hour[2]                                                                   ; |Clock|out_high_hour[2]                                                                   ; pin_out          ;
; |Clock|out_high_hour[1]                                                                   ; |Clock|out_high_hour[1]                                                                   ; pin_out          ;
; |Clock|out_high_hour[0]                                                                   ; |Clock|out_high_hour[0]                                                                   ; pin_out          ;
; |Clock|out_high_min[3]                                                                    ; |Clock|out_high_min[3]                                                                    ; pin_out          ;
; |Clock|out_high_min[2]                                                                    ; |Clock|out_high_min[2]                                                                    ; pin_out          ;
; |Clock|out_high_min[1]                                                                    ; |Clock|out_high_min[1]                                                                    ; pin_out          ;
; |Clock|out_high_min[0]                                                                    ; |Clock|out_high_min[0]                                                                    ; pin_out          ;
; |Clock|out_low_hour[3]                                                                    ; |Clock|out_low_hour[3]                                                                    ; pin_out          ;
; |Clock|out_low_hour[2]                                                                    ; |Clock|out_low_hour[2]                                                                    ; pin_out          ;
; |Clock|out_low_hour[1]                                                                    ; |Clock|out_low_hour[1]                                                                    ; pin_out          ;
; |Clock|out_low_hour[0]                                                                    ; |Clock|out_low_hour[0]                                                                    ; pin_out          ;
; |Clock|out_low_min[3]                                                                     ; |Clock|out_low_min[3]                                                                     ; pin_out          ;
; |Clock|out_low_min[2]                                                                     ; |Clock|out_low_min[2]                                                                     ; pin_out          ;
; |Clock|out_low_min[1]                                                                     ; |Clock|out_low_min[1]                                                                     ; pin_out          ;
; |Clock|out_low_min[0]                                                                     ; |Clock|out_low_min[0]                                                                     ; pin_out          ;
; |Clock|set_hour:inst3|process_0~1                                                         ; |Clock|set_hour:inst3|process_0~1                                                         ; out0             ;
; |Clock|set_hour:inst3|tmp_low~4                                                           ; |Clock|set_hour:inst3|tmp_low~4                                                           ; out              ;
; |Clock|set_hour:inst3|tmp_low~5                                                           ; |Clock|set_hour:inst3|tmp_low~5                                                           ; out              ;
; |Clock|set_hour:inst3|tmp_low~6                                                           ; |Clock|set_hour:inst3|tmp_low~6                                                           ; out              ;
; |Clock|set_hour:inst3|tmp_low~7                                                           ; |Clock|set_hour:inst3|tmp_low~7                                                           ; out              ;
; |Clock|set_hour:inst3|tmp_low~8                                                           ; |Clock|set_hour:inst3|tmp_low~8                                                           ; out              ;
; |Clock|set_hour:inst3|tmp_low~9                                                           ; |Clock|set_hour:inst3|tmp_low~9                                                           ; out              ;
; |Clock|set_hour:inst3|tmp_low~10                                                          ; |Clock|set_hour:inst3|tmp_low~10                                                          ; out              ;
; |Clock|set_hour:inst3|tmp_low~11                                                          ; |Clock|set_hour:inst3|tmp_low~11                                                          ; out              ;
; |Clock|set_hour:inst3|tmp_high~4                                                          ; |Clock|set_hour:inst3|tmp_high~4                                                          ; out              ;
; |Clock|set_hour:inst3|tmp_high~5                                                          ; |Clock|set_hour:inst3|tmp_high~5                                                          ; out              ;
; |Clock|set_hour:inst3|tmp_high~6                                                          ; |Clock|set_hour:inst3|tmp_high~6                                                          ; out              ;
; |Clock|set_hour:inst3|tmp_high~7                                                          ; |Clock|set_hour:inst3|tmp_high~7                                                          ; out              ;
; |Clock|set_hour:inst3|tmp_high~8                                                          ; |Clock|set_hour:inst3|tmp_high~8                                                          ; out              ;
; |Clock|set_hour:inst3|tmp_high~9                                                          ; |Clock|set_hour:inst3|tmp_high~9                                                          ; out              ;
; |Clock|set_hour:inst3|tmp_high~10                                                         ; |Clock|set_hour:inst3|tmp_high~10                                                         ; out              ;
; |Clock|set_hour:inst3|tmp_high~11                                                         ; |Clock|set_hour:inst3|tmp_high~11                                                         ; out              ;
; |Clock|set_hour:inst3|tmp_low[3]                                                          ; |Clock|set_hour:inst3|tmp_low[3]                                                          ; regout           ;
; |Clock|set_hour:inst3|tmp_low[2]                                                          ; |Clock|set_hour:inst3|tmp_low[2]                                                          ; regout           ;
; |Clock|set_hour:inst3|tmp_low[1]                                                          ; |Clock|set_hour:inst3|tmp_low[1]                                                          ; regout           ;
; |Clock|set_hour:inst3|tmp_low[0]                                                          ; |Clock|set_hour:inst3|tmp_low[0]                                                          ; regout           ;
; |Clock|set_hour:inst3|tmp_high[3]                                                         ; |Clock|set_hour:inst3|tmp_high[3]                                                         ; regout           ;
; |Clock|set_hour:inst3|tmp_high[2]                                                         ; |Clock|set_hour:inst3|tmp_high[2]                                                         ; regout           ;
; |Clock|set_hour:inst3|tmp_high[1]                                                         ; |Clock|set_hour:inst3|tmp_high[1]                                                         ; regout           ;
; |Clock|set_hour:inst3|tmp_high[0]                                                         ; |Clock|set_hour:inst3|tmp_high[0]                                                         ; regout           ;
; |Clock|set_hour:inst3|high_num[1]                                                         ; |Clock|set_hour:inst3|high_num[1]                                                         ; out              ;
; |Clock|set_hour:inst3|high_num[2]                                                         ; |Clock|set_hour:inst3|high_num[2]                                                         ; out              ;
; |Clock|set_hour:inst3|high_num[3]                                                         ; |Clock|set_hour:inst3|high_num[3]                                                         ; out              ;
; |Clock|set_hour:inst3|high_num[3]~1                                                       ; |Clock|set_hour:inst3|high_num[3]~1                                                       ; out0             ;
; |Clock|set_hour:inst3|low_num[0]                                                          ; |Clock|set_hour:inst3|low_num[0]                                                          ; out              ;
; |Clock|set_hour:inst3|low_num[1]                                                          ; |Clock|set_hour:inst3|low_num[1]                                                          ; out              ;
; |Clock|set_hour:inst3|low_num[2]                                                          ; |Clock|set_hour:inst3|low_num[2]                                                          ; out              ;
; |Clock|set_hour:inst3|low_num[3]                                                          ; |Clock|set_hour:inst3|low_num[3]                                                          ; out              ;
; |Clock|set_hour:inst3|tmp_high[0]~0                                                       ; |Clock|set_hour:inst3|tmp_high[0]~0                                                       ; out              ;
; |Clock|set_hour:inst3|tmp_high[1]~1                                                       ; |Clock|set_hour:inst3|tmp_high[1]~1                                                       ; out              ;
; |Clock|set_hour:inst3|tmp_high[2]~2                                                       ; |Clock|set_hour:inst3|tmp_high[2]~2                                                       ; out              ;
; |Clock|set_hour:inst3|tmp_high[3]~3                                                       ; |Clock|set_hour:inst3|tmp_high[3]~3                                                       ; out              ;
; |Clock|set_hour:inst3|tmp_low[0]~0                                                        ; |Clock|set_hour:inst3|tmp_low[0]~0                                                        ; out              ;
; |Clock|set_hour:inst3|tmp_low[1]~1                                                        ; |Clock|set_hour:inst3|tmp_low[1]~1                                                        ; out              ;
; |Clock|set_hour:inst3|tmp_low[2]~2                                                        ; |Clock|set_hour:inst3|tmp_low[2]~2                                                        ; out              ;
; |Clock|set_hour:inst3|tmp_low[3]~3                                                        ; |Clock|set_hour:inst3|tmp_low[3]~3                                                        ; out              ;
; |Clock|set_hour:inst3|high_num[0]                                                         ; |Clock|set_hour:inst3|high_num[0]                                                         ; out              ;
; |Clock|hour:inst1|process_0~1                                                             ; |Clock|hour:inst1|process_0~1                                                             ; out0             ;
; |Clock|hour:inst1|process_0~3                                                             ; |Clock|hour:inst1|process_0~3                                                             ; out0             ;
; |Clock|hour:inst1|process_0~6                                                             ; |Clock|hour:inst1|process_0~6                                                             ; out0             ;
; |Clock|hour:inst1|process_0~7                                                             ; |Clock|hour:inst1|process_0~7                                                             ; out0             ;
; |Clock|hour:inst1|process_0~9                                                             ; |Clock|hour:inst1|process_0~9                                                             ; out0             ;
; |Clock|hour:inst1|process_0~10                                                            ; |Clock|hour:inst1|process_0~10                                                            ; out0             ;
; |Clock|hour:inst1|tmp_high~0                                                              ; |Clock|hour:inst1|tmp_high~0                                                              ; out              ;
; |Clock|hour:inst1|tmp_high~1                                                              ; |Clock|hour:inst1|tmp_high~1                                                              ; out              ;
; |Clock|hour:inst1|tmp_high~2                                                              ; |Clock|hour:inst1|tmp_high~2                                                              ; out              ;
; |Clock|hour:inst1|tmp_high~3                                                              ; |Clock|hour:inst1|tmp_high~3                                                              ; out              ;
; |Clock|hour:inst1|tmp_high~4                                                              ; |Clock|hour:inst1|tmp_high~4                                                              ; out              ;
; |Clock|hour:inst1|tmp_high~5                                                              ; |Clock|hour:inst1|tmp_high~5                                                              ; out              ;
; |Clock|hour:inst1|tmp_high~6                                                              ; |Clock|hour:inst1|tmp_high~6                                                              ; out              ;
; |Clock|hour:inst1|tmp_high~7                                                              ; |Clock|hour:inst1|tmp_high~7                                                              ; out              ;
; |Clock|hour:inst1|tmp_low~1                                                               ; |Clock|hour:inst1|tmp_low~1                                                               ; out              ;
; |Clock|hour:inst1|tmp_low~2                                                               ; |Clock|hour:inst1|tmp_low~2                                                               ; out              ;
; |Clock|hour:inst1|tmp_low~3                                                               ; |Clock|hour:inst1|tmp_low~3                                                               ; out              ;
; |Clock|hour:inst1|tmp_low~4                                                               ; |Clock|hour:inst1|tmp_low~4                                                               ; out              ;
; |Clock|hour:inst1|tmp_low~5                                                               ; |Clock|hour:inst1|tmp_low~5                                                               ; out              ;
; |Clock|hour:inst1|tmp_low~6                                                               ; |Clock|hour:inst1|tmp_low~6                                                               ; out              ;
; |Clock|hour:inst1|tmp_low~7                                                               ; |Clock|hour:inst1|tmp_low~7                                                               ; out              ;
; |Clock|hour:inst1|tmp_low~8                                                               ; |Clock|hour:inst1|tmp_low~8                                                               ; out              ;
; |Clock|hour:inst1|process_0~12                                                            ; |Clock|hour:inst1|process_0~12                                                            ; out0             ;
; |Clock|hour:inst1|hour_ring~0                                                             ; |Clock|hour:inst1|hour_ring~0                                                             ; out              ;
; |Clock|hour:inst1|hour_ring~1                                                             ; |Clock|hour:inst1|hour_ring~1                                                             ; out              ;
; |Clock|hour:inst1|hour_ring                                                               ; |Clock|hour:inst1|hour_ring                                                               ; regout           ;
; |Clock|hour:inst1|process_0~13                                                            ; |Clock|hour:inst1|process_0~13                                                            ; out0             ;
; |Clock|hour:inst1|hour_ring~3                                                             ; |Clock|hour:inst1|hour_ring~3                                                             ; out              ;
; |Clock|hour:inst1|tmp_high~8                                                              ; |Clock|hour:inst1|tmp_high~8                                                              ; out              ;
; |Clock|hour:inst1|tmp_high~9                                                              ; |Clock|hour:inst1|tmp_high~9                                                              ; out              ;
; |Clock|hour:inst1|tmp_high~10                                                             ; |Clock|hour:inst1|tmp_high~10                                                             ; out              ;
; |Clock|hour:inst1|tmp_high~11                                                             ; |Clock|hour:inst1|tmp_high~11                                                             ; out              ;
; |Clock|hour:inst1|tmp_low~9                                                               ; |Clock|hour:inst1|tmp_low~9                                                               ; out              ;
; |Clock|hour:inst1|tmp_low~10                                                              ; |Clock|hour:inst1|tmp_low~10                                                              ; out              ;
; |Clock|hour:inst1|tmp_low~11                                                              ; |Clock|hour:inst1|tmp_low~11                                                              ; out              ;
; |Clock|hour:inst1|tmp_low~12                                                              ; |Clock|hour:inst1|tmp_low~12                                                              ; out              ;
; |Clock|hour:inst1|hour_ring~4                                                             ; |Clock|hour:inst1|hour_ring~4                                                             ; out              ;
; |Clock|hour:inst1|tmp_low[3]                                                              ; |Clock|hour:inst1|tmp_low[3]                                                              ; regout           ;
; |Clock|hour:inst1|tmp_low[2]                                                              ; |Clock|hour:inst1|tmp_low[2]                                                              ; regout           ;
; |Clock|hour:inst1|tmp_low[1]                                                              ; |Clock|hour:inst1|tmp_low[1]                                                              ; regout           ;
; |Clock|hour:inst1|tmp_low[0]                                                              ; |Clock|hour:inst1|tmp_low[0]                                                              ; regout           ;
; |Clock|hour:inst1|tmp_high[3]                                                             ; |Clock|hour:inst1|tmp_high[3]                                                             ; regout           ;
; |Clock|hour:inst1|tmp_high[2]                                                             ; |Clock|hour:inst1|tmp_high[2]                                                             ; regout           ;
; |Clock|hour:inst1|tmp_high[1]                                                             ; |Clock|hour:inst1|tmp_high[1]                                                             ; regout           ;
; |Clock|hour:inst1|tmp_high[0]                                                             ; |Clock|hour:inst1|tmp_high[0]                                                             ; regout           ;
; |Clock|hour:inst1|process_0~14                                                            ; |Clock|hour:inst1|process_0~14                                                            ; out0             ;
; |Clock|hour:inst1|out_low[3]                                                              ; |Clock|hour:inst1|out_low[3]                                                              ; out              ;
; |Clock|hour:inst1|out_low[2]                                                              ; |Clock|hour:inst1|out_low[2]                                                              ; out              ;
; |Clock|hour:inst1|out_low[1]                                                              ; |Clock|hour:inst1|out_low[1]                                                              ; out              ;
; |Clock|hour:inst1|out_low[0]                                                              ; |Clock|hour:inst1|out_low[0]                                                              ; out              ;
; |Clock|hour:inst1|out_high[3]                                                             ; |Clock|hour:inst1|out_high[3]                                                             ; out              ;
; |Clock|hour:inst1|out_high[2]                                                             ; |Clock|hour:inst1|out_high[2]                                                             ; out              ;
; |Clock|hour:inst1|out_high[1]                                                             ; |Clock|hour:inst1|out_high[1]                                                             ; out              ;
; |Clock|hour:inst1|out_high[0]                                                             ; |Clock|hour:inst1|out_high[0]                                                             ; out              ;
; |Clock|hour:inst1|tmp_low[3]~0                                                            ; |Clock|hour:inst1|tmp_low[3]~0                                                            ; out0             ;
; |Clock|set_min:inst2|tmp_high~4                                                           ; |Clock|set_min:inst2|tmp_high~4                                                           ; out              ;
; |Clock|set_min:inst2|tmp_high~5                                                           ; |Clock|set_min:inst2|tmp_high~5                                                           ; out              ;
; |Clock|set_min:inst2|tmp_high~6                                                           ; |Clock|set_min:inst2|tmp_high~6                                                           ; out              ;
; |Clock|set_min:inst2|tmp_high~7                                                           ; |Clock|set_min:inst2|tmp_high~7                                                           ; out              ;
; |Clock|set_min:inst2|tmp_low~4                                                            ; |Clock|set_min:inst2|tmp_low~4                                                            ; out              ;
; |Clock|set_min:inst2|tmp_low~5                                                            ; |Clock|set_min:inst2|tmp_low~5                                                            ; out              ;
; |Clock|set_min:inst2|tmp_low~6                                                            ; |Clock|set_min:inst2|tmp_low~6                                                            ; out              ;
; |Clock|set_min:inst2|tmp_low~7                                                            ; |Clock|set_min:inst2|tmp_low~7                                                            ; out              ;
; |Clock|set_min:inst2|tmp_high~8                                                           ; |Clock|set_min:inst2|tmp_high~8                                                           ; out              ;
; |Clock|set_min:inst2|tmp_high~9                                                           ; |Clock|set_min:inst2|tmp_high~9                                                           ; out              ;
; |Clock|set_min:inst2|tmp_high~10                                                          ; |Clock|set_min:inst2|tmp_high~10                                                          ; out              ;
; |Clock|set_min:inst2|tmp_high~11                                                          ; |Clock|set_min:inst2|tmp_high~11                                                          ; out              ;
; |Clock|set_min:inst2|tmp_low[3]                                                           ; |Clock|set_min:inst2|tmp_low[3]                                                           ; regout           ;
; |Clock|set_min:inst2|tmp_low[2]                                                           ; |Clock|set_min:inst2|tmp_low[2]                                                           ; regout           ;
; |Clock|set_min:inst2|tmp_low[1]                                                           ; |Clock|set_min:inst2|tmp_low[1]                                                           ; regout           ;
; |Clock|set_min:inst2|tmp_low[0]                                                           ; |Clock|set_min:inst2|tmp_low[0]                                                           ; regout           ;
; |Clock|set_min:inst2|tmp_high[3]                                                          ; |Clock|set_min:inst2|tmp_high[3]                                                          ; regout           ;
; |Clock|set_min:inst2|tmp_high[2]                                                          ; |Clock|set_min:inst2|tmp_high[2]                                                          ; regout           ;
; |Clock|set_min:inst2|tmp_high[1]                                                          ; |Clock|set_min:inst2|tmp_high[1]                                                          ; regout           ;
; |Clock|set_min:inst2|tmp_high[0]                                                          ; |Clock|set_min:inst2|tmp_high[0]                                                          ; regout           ;
; |Clock|set_min:inst2|high_num[1]                                                          ; |Clock|set_min:inst2|high_num[1]                                                          ; out              ;
; |Clock|set_min:inst2|high_num[2]                                                          ; |Clock|set_min:inst2|high_num[2]                                                          ; out              ;
; |Clock|set_min:inst2|high_num[3]                                                          ; |Clock|set_min:inst2|high_num[3]                                                          ; out              ;
; |Clock|set_min:inst2|high_num[3]~1                                                        ; |Clock|set_min:inst2|high_num[3]~1                                                        ; out0             ;
; |Clock|set_min:inst2|low_num[0]                                                           ; |Clock|set_min:inst2|low_num[0]                                                           ; out              ;
; |Clock|set_min:inst2|low_num[1]                                                           ; |Clock|set_min:inst2|low_num[1]                                                           ; out              ;
; |Clock|set_min:inst2|low_num[2]                                                           ; |Clock|set_min:inst2|low_num[2]                                                           ; out              ;
; |Clock|set_min:inst2|low_num[3]                                                           ; |Clock|set_min:inst2|low_num[3]                                                           ; out              ;
; |Clock|set_min:inst2|tmp_high[0]~0                                                        ; |Clock|set_min:inst2|tmp_high[0]~0                                                        ; out              ;
; |Clock|set_min:inst2|tmp_high[1]~1                                                        ; |Clock|set_min:inst2|tmp_high[1]~1                                                        ; out              ;
; |Clock|set_min:inst2|tmp_high[2]~2                                                        ; |Clock|set_min:inst2|tmp_high[2]~2                                                        ; out              ;
; |Clock|set_min:inst2|tmp_high[3]~3                                                        ; |Clock|set_min:inst2|tmp_high[3]~3                                                        ; out              ;
; |Clock|set_min:inst2|tmp_low[0]~0                                                         ; |Clock|set_min:inst2|tmp_low[0]~0                                                         ; out              ;
; |Clock|set_min:inst2|tmp_low[1]~1                                                         ; |Clock|set_min:inst2|tmp_low[1]~1                                                         ; out              ;
; |Clock|set_min:inst2|tmp_low[2]~2                                                         ; |Clock|set_min:inst2|tmp_low[2]~2                                                         ; out              ;
; |Clock|set_min:inst2|tmp_low[3]~3                                                         ; |Clock|set_min:inst2|tmp_low[3]~3                                                         ; out              ;
; |Clock|set_min:inst2|high_num[0]                                                          ; |Clock|set_min:inst2|high_num[0]                                                          ; out              ;
; |Clock|second:inst5|process_0~5                                                           ; |Clock|second:inst5|process_0~5                                                           ; out0             ;
; |Clock|second:inst5|process_0~7                                                           ; |Clock|second:inst5|process_0~7                                                           ; out0             ;
; |Clock|second:inst5|process_0~9                                                           ; |Clock|second:inst5|process_0~9                                                           ; out0             ;
; |Clock|second:inst5|temp_cout~0                                                           ; |Clock|second:inst5|temp_cout~0                                                           ; out              ;
; |Clock|second:inst5|temp_cout                                                             ; |Clock|second:inst5|temp_cout                                                             ; regout           ;
; |Clock|second:inst5|process_0~10                                                          ; |Clock|second:inst5|process_0~10                                                          ; out0             ;
; |Clock|second:inst5|tmp_digit0~4                                                          ; |Clock|second:inst5|tmp_digit0~4                                                          ; out              ;
; |Clock|second:inst5|tmp_digit0~5                                                          ; |Clock|second:inst5|tmp_digit0~5                                                          ; out              ;
; |Clock|second:inst5|tmp_digit0~6                                                          ; |Clock|second:inst5|tmp_digit0~6                                                          ; out              ;
; |Clock|second:inst5|tmp_digit0~7                                                          ; |Clock|second:inst5|tmp_digit0~7                                                          ; out              ;
; |Clock|second:inst5|tmp_digit0~8                                                          ; |Clock|second:inst5|tmp_digit0~8                                                          ; out              ;
; |Clock|second:inst5|tmp_digit0~9                                                          ; |Clock|second:inst5|tmp_digit0~9                                                          ; out              ;
; |Clock|second:inst5|tmp_digit0~10                                                         ; |Clock|second:inst5|tmp_digit0~10                                                         ; out              ;
; |Clock|second:inst5|tmp_digit0~11                                                         ; |Clock|second:inst5|tmp_digit0~11                                                         ; out              ;
; |Clock|second:inst5|tmp_digit1~4                                                          ; |Clock|second:inst5|tmp_digit1~4                                                          ; out              ;
; |Clock|second:inst5|tmp_digit1~5                                                          ; |Clock|second:inst5|tmp_digit1~5                                                          ; out              ;
; |Clock|second:inst5|tmp_digit1~6                                                          ; |Clock|second:inst5|tmp_digit1~6                                                          ; out              ;
; |Clock|second:inst5|tmp_digit1~7                                                          ; |Clock|second:inst5|tmp_digit1~7                                                          ; out              ;
; |Clock|second:inst5|tmp_digit1~8                                                          ; |Clock|second:inst5|tmp_digit1~8                                                          ; out              ;
; |Clock|second:inst5|tmp_digit1~9                                                          ; |Clock|second:inst5|tmp_digit1~9                                                          ; out              ;
; |Clock|second:inst5|tmp_digit1~10                                                         ; |Clock|second:inst5|tmp_digit1~10                                                         ; out              ;
; |Clock|second:inst5|tmp_digit1~11                                                         ; |Clock|second:inst5|tmp_digit1~11                                                         ; out              ;
; |Clock|second:inst5|tmp_digit0~12                                                         ; |Clock|second:inst5|tmp_digit0~12                                                         ; out              ;
; |Clock|second:inst5|tmp_digit0~13                                                         ; |Clock|second:inst5|tmp_digit0~13                                                         ; out              ;
; |Clock|second:inst5|tmp_digit0~14                                                         ; |Clock|second:inst5|tmp_digit0~14                                                         ; out              ;
; |Clock|second:inst5|tmp_digit0~15                                                         ; |Clock|second:inst5|tmp_digit0~15                                                         ; out              ;
; |Clock|second:inst5|tmp_digit1~12                                                         ; |Clock|second:inst5|tmp_digit1~12                                                         ; out              ;
; |Clock|second:inst5|tmp_digit1~13                                                         ; |Clock|second:inst5|tmp_digit1~13                                                         ; out              ;
; |Clock|second:inst5|tmp_digit1~14                                                         ; |Clock|second:inst5|tmp_digit1~14                                                         ; out              ;
; |Clock|second:inst5|tmp_digit1~15                                                         ; |Clock|second:inst5|tmp_digit1~15                                                         ; out              ;
; |Clock|second:inst5|temp_cout~2                                                           ; |Clock|second:inst5|temp_cout~2                                                           ; out              ;
; |Clock|second:inst5|tmp_digit0[3]                                                         ; |Clock|second:inst5|tmp_digit0[3]                                                         ; regout           ;
; |Clock|second:inst5|tmp_digit0[2]                                                         ; |Clock|second:inst5|tmp_digit0[2]                                                         ; regout           ;
; |Clock|second:inst5|tmp_digit0[1]                                                         ; |Clock|second:inst5|tmp_digit0[1]                                                         ; regout           ;
; |Clock|second:inst5|tmp_digit0[0]                                                         ; |Clock|second:inst5|tmp_digit0[0]                                                         ; regout           ;
; |Clock|second:inst5|tmp_digit1[3]                                                         ; |Clock|second:inst5|tmp_digit1[3]                                                         ; regout           ;
; |Clock|second:inst5|tmp_digit1[2]                                                         ; |Clock|second:inst5|tmp_digit1[2]                                                         ; regout           ;
; |Clock|second:inst5|tmp_digit1[1]                                                         ; |Clock|second:inst5|tmp_digit1[1]                                                         ; regout           ;
; |Clock|second:inst5|tmp_digit1[0]                                                         ; |Clock|second:inst5|tmp_digit1[0]                                                         ; regout           ;
; |Clock|minute:inst|process_0~1                                                            ; |Clock|minute:inst|process_0~1                                                            ; out0             ;
; |Clock|minute:inst|process_0~3                                                            ; |Clock|minute:inst|process_0~3                                                            ; out0             ;
; |Clock|minute:inst|process_0~6                                                            ; |Clock|minute:inst|process_0~6                                                            ; out0             ;
; |Clock|minute:inst|process_0~7                                                            ; |Clock|minute:inst|process_0~7                                                            ; out0             ;
; |Clock|minute:inst|process_0~9                                                            ; |Clock|minute:inst|process_0~9                                                            ; out0             ;
; |Clock|minute:inst|tmp_high~0                                                             ; |Clock|minute:inst|tmp_high~0                                                             ; out              ;
; |Clock|minute:inst|tmp_high~1                                                             ; |Clock|minute:inst|tmp_high~1                                                             ; out              ;
; |Clock|minute:inst|tmp_high~2                                                             ; |Clock|minute:inst|tmp_high~2                                                             ; out              ;
; |Clock|minute:inst|tmp_high~3                                                             ; |Clock|minute:inst|tmp_high~3                                                             ; out              ;
; |Clock|minute:inst|tmp_low~1                                                              ; |Clock|minute:inst|tmp_low~1                                                              ; out              ;
; |Clock|minute:inst|tmp_low~2                                                              ; |Clock|minute:inst|tmp_low~2                                                              ; out              ;
; |Clock|minute:inst|tmp_low~3                                                              ; |Clock|minute:inst|tmp_low~3                                                              ; out              ;
; |Clock|minute:inst|tmp_low~4                                                              ; |Clock|minute:inst|tmp_low~4                                                              ; out              ;
; |Clock|minute:inst|tmp_high~4                                                             ; |Clock|minute:inst|tmp_high~4                                                             ; out              ;
; |Clock|minute:inst|tmp_high~5                                                             ; |Clock|minute:inst|tmp_high~5                                                             ; out              ;
; |Clock|minute:inst|tmp_high~6                                                             ; |Clock|minute:inst|tmp_high~6                                                             ; out              ;
; |Clock|minute:inst|tmp_high~7                                                             ; |Clock|minute:inst|tmp_high~7                                                             ; out              ;
; |Clock|minute:inst|count~0                                                                ; |Clock|minute:inst|count~0                                                                ; out              ;
; |Clock|minute:inst|process_0~11                                                           ; |Clock|minute:inst|process_0~11                                                           ; out0             ;
; |Clock|minute:inst|min_ring~0                                                             ; |Clock|minute:inst|min_ring~0                                                             ; out              ;
; |Clock|minute:inst|min_ring~1                                                             ; |Clock|minute:inst|min_ring~1                                                             ; out              ;
; |Clock|minute:inst|min_ring                                                               ; |Clock|minute:inst|min_ring                                                               ; regout           ;
; |Clock|minute:inst|process_0~12                                                           ; |Clock|minute:inst|process_0~12                                                           ; out0             ;
; |Clock|minute:inst|min_ring~3                                                             ; |Clock|minute:inst|min_ring~3                                                             ; out              ;
; |Clock|minute:inst|tmp_low~5                                                              ; |Clock|minute:inst|tmp_low~5                                                              ; out              ;
; |Clock|minute:inst|tmp_low~6                                                              ; |Clock|minute:inst|tmp_low~6                                                              ; out              ;
; |Clock|minute:inst|tmp_low~7                                                              ; |Clock|minute:inst|tmp_low~7                                                              ; out              ;
; |Clock|minute:inst|tmp_low~8                                                              ; |Clock|minute:inst|tmp_low~8                                                              ; out              ;
; |Clock|minute:inst|tmp_high~8                                                             ; |Clock|minute:inst|tmp_high~8                                                             ; out              ;
; |Clock|minute:inst|tmp_high~9                                                             ; |Clock|minute:inst|tmp_high~9                                                             ; out              ;
; |Clock|minute:inst|tmp_high~10                                                            ; |Clock|minute:inst|tmp_high~10                                                            ; out              ;
; |Clock|minute:inst|tmp_high~11                                                            ; |Clock|minute:inst|tmp_high~11                                                            ; out              ;
; |Clock|minute:inst|count~1                                                                ; |Clock|minute:inst|count~1                                                                ; out              ;
; |Clock|minute:inst|min_ring~4                                                             ; |Clock|minute:inst|min_ring~4                                                             ; out              ;
; |Clock|minute:inst|tmp_low[3]                                                             ; |Clock|minute:inst|tmp_low[3]                                                             ; regout           ;
; |Clock|minute:inst|tmp_low[2]                                                             ; |Clock|minute:inst|tmp_low[2]                                                             ; regout           ;
; |Clock|minute:inst|tmp_low[1]                                                             ; |Clock|minute:inst|tmp_low[1]                                                             ; regout           ;
; |Clock|minute:inst|tmp_low[0]                                                             ; |Clock|minute:inst|tmp_low[0]                                                             ; regout           ;
; |Clock|minute:inst|tmp_high[3]                                                            ; |Clock|minute:inst|tmp_high[3]                                                            ; regout           ;
; |Clock|minute:inst|tmp_high[2]                                                            ; |Clock|minute:inst|tmp_high[2]                                                            ; regout           ;
; |Clock|minute:inst|tmp_high[1]                                                            ; |Clock|minute:inst|tmp_high[1]                                                            ; regout           ;
; |Clock|minute:inst|tmp_high[0]                                                            ; |Clock|minute:inst|tmp_high[0]                                                            ; regout           ;
; |Clock|minute:inst|count                                                                  ; |Clock|minute:inst|count                                                                  ; regout           ;
; |Clock|minute:inst|process_0~13                                                           ; |Clock|minute:inst|process_0~13                                                           ; out0             ;
; |Clock|minute:inst|out_low[3]                                                             ; |Clock|minute:inst|out_low[3]                                                             ; out              ;
; |Clock|minute:inst|out_low[2]                                                             ; |Clock|minute:inst|out_low[2]                                                             ; out              ;
; |Clock|minute:inst|out_low[1]                                                             ; |Clock|minute:inst|out_low[1]                                                             ; out              ;
; |Clock|minute:inst|out_low[0]                                                             ; |Clock|minute:inst|out_low[0]                                                             ; out              ;
; |Clock|minute:inst|out_high[3]                                                            ; |Clock|minute:inst|out_high[3]                                                            ; out              ;
; |Clock|minute:inst|out_high[2]                                                            ; |Clock|minute:inst|out_high[2]                                                            ; out              ;
; |Clock|minute:inst|out_high[1]                                                            ; |Clock|minute:inst|out_high[1]                                                            ; out              ;
; |Clock|minute:inst|out_high[0]                                                            ; |Clock|minute:inst|out_high[0]                                                            ; out              ;
; |Clock|minute:inst|count~3                                                                ; |Clock|minute:inst|count~3                                                                ; out              ;
; |Clock|minute:inst|count~4                                                                ; |Clock|minute:inst|count~4                                                                ; out              ;
; |Clock|minute:inst|tmp_low[3]~0                                                           ; |Clock|minute:inst|tmp_low[3]~0                                                           ; out0             ;
; |Clock|ring:inst7|temp~6                                                                  ; |Clock|ring:inst7|temp~6                                                                  ; out              ;
; |Clock|ring:inst7|temp~7                                                                  ; |Clock|ring:inst7|temp~7                                                                  ; out              ;
; |Clock|ring:inst7|temp~8                                                                  ; |Clock|ring:inst7|temp~8                                                                  ; out              ;
; |Clock|ring:inst7|temp~9                                                                  ; |Clock|ring:inst7|temp~9                                                                  ; out              ;
; |Clock|ring:inst7|temp~10                                                                 ; |Clock|ring:inst7|temp~10                                                                 ; out              ;
; |Clock|ring:inst7|temp~11                                                                 ; |Clock|ring:inst7|temp~11                                                                 ; out              ;
; |Clock|ring:inst7|process_0~0                                                             ; |Clock|ring:inst7|process_0~0                                                             ; out0             ;
; |Clock|ring:inst7|temp[5]                                                                 ; |Clock|ring:inst7|temp[5]                                                                 ; regout           ;
; |Clock|ring:inst7|process_0~1                                                             ; |Clock|ring:inst7|process_0~1                                                             ; out0             ;
; |Clock|ring:inst7|temp[4]                                                                 ; |Clock|ring:inst7|temp[4]                                                                 ; regout           ;
; |Clock|ring:inst7|temp[3]                                                                 ; |Clock|ring:inst7|temp[3]                                                                 ; regout           ;
; |Clock|ring:inst7|temp[2]                                                                 ; |Clock|ring:inst7|temp[2]                                                                 ; regout           ;
; |Clock|ring:inst7|temp[1]                                                                 ; |Clock|ring:inst7|temp[1]                                                                 ; regout           ;
; |Clock|ring:inst7|temp[0]                                                                 ; |Clock|ring:inst7|temp[0]                                                                 ; regout           ;
; |Clock|ring:inst7|process_0~2                                                             ; |Clock|ring:inst7|process_0~2                                                             ; out0             ;
; |Clock|ring:inst7|qout                                                                    ; |Clock|ring:inst7|qout                                                                    ; regout           ;
; |Clock|ring:inst7|qout~1                                                                  ; |Clock|ring:inst7|qout~1                                                                  ; out              ;
; |Clock|ring:inst7|qout~2                                                                  ; |Clock|ring:inst7|qout~2                                                                  ; out              ;
; |Clock|ring:inst7|qout~3                                                                  ; |Clock|ring:inst7|qout~3                                                                  ; out              ;
; |Clock|ring:inst7|qout~4                                                                  ; |Clock|ring:inst7|qout~4                                                                  ; out              ;
; |Clock|ring:inst7|qout~5                                                                  ; |Clock|ring:inst7|qout~5                                                                  ; out              ;
; |Clock|ring:inst7|LessThan0~0                                                             ; |Clock|ring:inst7|LessThan0~0                                                             ; out0             ;
; |Clock|ring:inst7|LessThan0~1                                                             ; |Clock|ring:inst7|LessThan0~1                                                             ; out0             ;
; |Clock|ring:inst7|LessThan0~2                                                             ; |Clock|ring:inst7|LessThan0~2                                                             ; out0             ;
; |Clock|ring:inst7|LessThan0~3                                                             ; |Clock|ring:inst7|LessThan0~3                                                             ; out0             ;
; |Clock|ring:inst7|LessThan0~4                                                             ; |Clock|ring:inst7|LessThan0~4                                                             ; out0             ;
; |Clock|ring:inst7|LessThan0~5                                                             ; |Clock|ring:inst7|LessThan0~5                                                             ; out0             ;
; |Clock|ring:inst7|LessThan0~6                                                             ; |Clock|ring:inst7|LessThan0~6                                                             ; out0             ;
; |Clock|ring:inst7|LessThan0~7                                                             ; |Clock|ring:inst7|LessThan0~7                                                             ; out0             ;
; |Clock|ring:inst7|LessThan0~8                                                             ; |Clock|ring:inst7|LessThan0~8                                                             ; out0             ;
; |Clock|ring:inst7|LessThan1~0                                                             ; |Clock|ring:inst7|LessThan1~0                                                             ; out0             ;
; |Clock|ring:inst7|LessThan1~1                                                             ; |Clock|ring:inst7|LessThan1~1                                                             ; out0             ;
; |Clock|ring:inst7|LessThan1~2                                                             ; |Clock|ring:inst7|LessThan1~2                                                             ; out0             ;
; |Clock|ring:inst7|LessThan1~3                                                             ; |Clock|ring:inst7|LessThan1~3                                                             ; out0             ;
; |Clock|ring:inst7|LessThan1~4                                                             ; |Clock|ring:inst7|LessThan1~4                                                             ; out0             ;
; |Clock|ring:inst7|LessThan1~5                                                             ; |Clock|ring:inst7|LessThan1~5                                                             ; out0             ;
; |Clock|ring:inst7|LessThan1~6                                                             ; |Clock|ring:inst7|LessThan1~6                                                             ; out0             ;
; |Clock|ring:inst7|LessThan1~7                                                             ; |Clock|ring:inst7|LessThan1~7                                                             ; out0             ;
; |Clock|ring:inst7|LessThan1~8                                                             ; |Clock|ring:inst7|LessThan1~8                                                             ; out0             ;
; |Clock|ring:inst7|LessThan2~0                                                             ; |Clock|ring:inst7|LessThan2~0                                                             ; out0             ;
; |Clock|ring:inst7|LessThan2~1                                                             ; |Clock|ring:inst7|LessThan2~1                                                             ; out0             ;
; |Clock|ring:inst7|LessThan2~2                                                             ; |Clock|ring:inst7|LessThan2~2                                                             ; out0             ;
; |Clock|ring:inst7|LessThan2~3                                                             ; |Clock|ring:inst7|LessThan2~3                                                             ; out0             ;
; |Clock|ring:inst7|LessThan2~4                                                             ; |Clock|ring:inst7|LessThan2~4                                                             ; out0             ;
; |Clock|ring:inst7|LessThan2~5                                                             ; |Clock|ring:inst7|LessThan2~5                                                             ; out0             ;
; |Clock|ring:inst7|LessThan2~6                                                             ; |Clock|ring:inst7|LessThan2~6                                                             ; out0             ;
; |Clock|ring:inst7|LessThan2~7                                                             ; |Clock|ring:inst7|LessThan2~7                                                             ; out0             ;
; |Clock|set_hour:inst3|Equal0~0                                                            ; |Clock|set_hour:inst3|Equal0~0                                                            ; out0             ;
; |Clock|set_hour:inst3|Equal1~0                                                            ; |Clock|set_hour:inst3|Equal1~0                                                            ; out0             ;
; |Clock|set_hour:inst3|Equal2~0                                                            ; |Clock|set_hour:inst3|Equal2~0                                                            ; out0             ;
; |Clock|hour:inst1|Equal0~0                                                                ; |Clock|hour:inst1|Equal0~0                                                                ; out0             ;
; |Clock|hour:inst1|Equal1~0                                                                ; |Clock|hour:inst1|Equal1~0                                                                ; out0             ;
; |Clock|hour:inst1|Equal2~0                                                                ; |Clock|hour:inst1|Equal2~0                                                                ; out0             ;
; |Clock|hour:inst1|Equal3~0                                                                ; |Clock|hour:inst1|Equal3~0                                                                ; out0             ;
; |Clock|hour:inst1|Equal3~1                                                                ; |Clock|hour:inst1|Equal3~1                                                                ; out0             ;
; |Clock|hour:inst1|Equal3~2                                                                ; |Clock|hour:inst1|Equal3~2                                                                ; out0             ;
; |Clock|hour:inst1|Equal3~3                                                                ; |Clock|hour:inst1|Equal3~3                                                                ; out0             ;
; |Clock|hour:inst1|Equal3~4                                                                ; |Clock|hour:inst1|Equal3~4                                                                ; out0             ;
; |Clock|hour:inst1|Equal4~0                                                                ; |Clock|hour:inst1|Equal4~0                                                                ; out0             ;
; |Clock|hour:inst1|Equal4~1                                                                ; |Clock|hour:inst1|Equal4~1                                                                ; out0             ;
; |Clock|hour:inst1|Equal4~2                                                                ; |Clock|hour:inst1|Equal4~2                                                                ; out0             ;
; |Clock|hour:inst1|Equal4~3                                                                ; |Clock|hour:inst1|Equal4~3                                                                ; out0             ;
; |Clock|hour:inst1|Equal4~4                                                                ; |Clock|hour:inst1|Equal4~4                                                                ; out0             ;
; |Clock|set_min:inst2|Equal0~0                                                             ; |Clock|set_min:inst2|Equal0~0                                                             ; out0             ;
; |Clock|set_min:inst2|Equal1~0                                                             ; |Clock|set_min:inst2|Equal1~0                                                             ; out0             ;
; |Clock|second:inst5|Equal0~0                                                              ; |Clock|second:inst5|Equal0~0                                                              ; out0             ;
; |Clock|second:inst5|Equal1~0                                                              ; |Clock|second:inst5|Equal1~0                                                              ; out0             ;
; |Clock|minute:inst|Equal0~0                                                               ; |Clock|minute:inst|Equal0~0                                                               ; out0             ;
; |Clock|minute:inst|Equal1~0                                                               ; |Clock|minute:inst|Equal1~0                                                               ; out0             ;
; |Clock|minute:inst|Equal2~0                                                               ; |Clock|minute:inst|Equal2~0                                                               ; out0             ;
; |Clock|minute:inst|Equal2~1                                                               ; |Clock|minute:inst|Equal2~1                                                               ; out0             ;
; |Clock|minute:inst|Equal2~2                                                               ; |Clock|minute:inst|Equal2~2                                                               ; out0             ;
; |Clock|minute:inst|Equal2~3                                                               ; |Clock|minute:inst|Equal2~3                                                               ; out0             ;
; |Clock|minute:inst|Equal2~4                                                               ; |Clock|minute:inst|Equal2~4                                                               ; out0             ;
; |Clock|minute:inst|Equal3~0                                                               ; |Clock|minute:inst|Equal3~0                                                               ; out0             ;
; |Clock|minute:inst|Equal3~1                                                               ; |Clock|minute:inst|Equal3~1                                                               ; out0             ;
; |Clock|minute:inst|Equal3~2                                                               ; |Clock|minute:inst|Equal3~2                                                               ; out0             ;
; |Clock|minute:inst|Equal3~3                                                               ; |Clock|minute:inst|Equal3~3                                                               ; out0             ;
; |Clock|minute:inst|Equal3~4                                                               ; |Clock|minute:inst|Equal3~4                                                               ; out0             ;
; |Clock|ring:inst7|Equal0~0                                                                ; |Clock|ring:inst7|Equal0~0                                                                ; out0             ;
; |Clock|ring:inst7|Equal1~0                                                                ; |Clock|ring:inst7|Equal1~0                                                                ; out0             ;
; |Clock|ring:inst7|Equal2~0                                                                ; |Clock|ring:inst7|Equal2~0                                                                ; out0             ;
; |Clock|ring:inst7|Equal3~0                                                                ; |Clock|ring:inst7|Equal3~0                                                                ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0         ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0         ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[5]           ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[5]           ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[4]           ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[4]           ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]           ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]           ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]           ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]           ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]           ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]           ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]           ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]           ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                 ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                 ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                  ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                  ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                 ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                 ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                  ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                  ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                 ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                 ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                  ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                  ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                 ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                 ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                  ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                  ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[4]~4                 ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[4]~4                 ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[4]                  ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[4]                  ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[4]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[4]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[5]~5                 ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[5]~5                 ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[5]                  ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[5]                  ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[5]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[5]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[3]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[3]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[4]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[4]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                    ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                    ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                      ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                      ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~0                     ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~0                     ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g4~0                    ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g4~0                    ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|p2c[0]                  ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|p2c[0]                  ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                 ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                 ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1                 ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1                 ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                   ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                   ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]         ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]         ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]         ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]         ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]         ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]         ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[3]         ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[3]         ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[4]~0       ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[4]~0       ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[4]         ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[4]         ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                     ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                     ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0       ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0       ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                     ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                     ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0     ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0     ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]       ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]       ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                     ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                     ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1     ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1     ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]       ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]       ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]       ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]       ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~4                     ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~4                     ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[4]~2     ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[4]~2     ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[4]       ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[4]       ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~5                     ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~5                     ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[5]~3     ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[5]~3     ; out0             ;
; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[5]       ; |Clock|ring:inst7|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[5]       ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]          ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]          ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]          ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]          ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]          ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]          ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]          ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]          ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                 ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                 ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                  ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1                ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                 ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                 ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                  ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2                ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                 ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                 ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                  ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3                ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                 ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                 ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                  ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                  ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                  ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                  ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                   ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                   ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                     ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                     ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                  ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0                ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                  ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1                ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                  ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]        ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]        ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]        ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]        ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                    ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                    ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0      ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0      ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                    ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                    ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]      ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]      ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                    ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                    ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]      ; |Clock|minute:inst|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]      ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0        ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]          ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]          ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]          ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]          ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]          ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]          ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]          ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]          ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                 ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                 ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                  ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                 ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                 ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                  ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                 ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                 ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                  ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                 ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                 ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                  ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                  ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                  ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                  ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                   ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                   ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                     ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                     ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                  ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                  ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1                ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1                ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                  ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                  ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]        ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]        ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]        ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]        ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]        ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                    ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                    ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0      ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0      ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                    ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                    ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0    ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]      ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]      ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                    ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                    ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1    ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]      ; out0             ;
; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]      ; |Clock|minute:inst|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]      ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]         ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]         ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]         ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]         ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]         ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]         ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]         ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]         ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0               ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                 ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1               ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                 ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2               ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                 ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3               ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                 ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                 ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                 ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                 ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                  ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                  ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                    ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                    ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                 ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0               ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                 ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1               ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                 ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]       ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]       ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]       ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]       ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                   ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                   ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0     ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0     ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                   ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                   ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0   ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0   ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]     ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]     ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                   ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                   ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1   ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1   ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]     ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]     ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]     ; |Clock|second:inst5|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]     ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0       ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]         ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]         ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]         ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]         ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]         ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]         ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]         ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]         ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0               ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                 ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1               ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                 ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2               ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                 ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3               ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                 ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                 ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                 ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                 ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                  ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                  ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                    ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                    ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                 ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0               ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                 ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1               ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1               ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                 ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                 ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]       ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]       ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]       ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]       ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]       ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                   ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                   ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0     ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0     ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                   ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                   ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0   ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0   ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]     ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]     ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                   ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                   ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1   ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1   ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]     ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]     ; out0             ;
; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]     ; |Clock|second:inst5|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]     ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0      ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0      ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]        ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]        ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]        ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]        ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]        ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]        ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]        ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]        ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0              ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]               ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]               ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1              ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]               ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]               ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2              ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]               ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]               ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3              ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]               ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]               ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                 ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                 ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                   ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                   ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0              ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1              ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]      ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]      ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]      ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]      ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]      ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]      ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                  ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                  ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0    ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0    ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                  ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                  ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0  ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0  ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]    ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]    ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                  ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                  ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1  ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1  ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]    ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]    ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]    ; |Clock|set_min:inst2|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]    ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0      ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0      ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]        ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]        ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]        ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]        ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]        ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]        ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]        ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]        ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0              ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]               ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]               ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1              ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]               ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]               ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2              ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]               ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]               ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3              ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]               ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]               ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                 ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                 ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                   ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                   ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0              ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1              ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1              ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]      ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]      ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]      ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]      ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]      ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]      ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                  ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                  ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0    ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0    ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                  ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                  ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0  ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0  ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]    ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]    ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                  ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                  ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1  ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1  ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]    ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]    ; out0             ;
; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]    ; |Clock|set_min:inst2|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]    ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0         ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0         ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]           ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]           ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]           ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]           ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]           ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]           ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]           ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]           ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                 ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                  ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]                  ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                   ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1                 ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                  ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]                  ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                   ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2                 ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                  ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]                  ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                   ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3                 ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                  ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]                  ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                   ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                   ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                   ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                   ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                    ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                    ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                      ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                      ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                   ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0                 ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                   ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1                 ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                   ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]         ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]         ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]         ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]         ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]         ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]         ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                     ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                     ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0       ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0       ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                     ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                     ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0     ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0     ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]       ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]       ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                     ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                     ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1     ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1     ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]       ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]       ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]       ; |Clock|hour:inst1|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]       ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0         ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0         ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]           ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]           ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]           ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]           ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]           ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]           ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]           ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]           ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                 ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                  ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]                  ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                   ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                 ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                  ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]                  ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                   ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                 ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                  ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]                  ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                   ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                 ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                  ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]                  ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                   ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                   ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                   ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                   ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                    ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                    ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                      ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                      ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                   ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                 ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                   ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1                 ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1                 ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                   ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]                   ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]         ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]         ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]         ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]         ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]         ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]         ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                     ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                     ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0       ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0       ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                     ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                     ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0     ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0     ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]       ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]       ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                     ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                     ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1     ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1     ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]       ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]       ; out0             ;
; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]       ; |Clock|hour:inst1|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]       ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]       ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[3]       ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]       ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]       ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]       ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0             ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]              ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]               ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]               ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2             ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]              ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]               ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3             ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]              ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]               ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]               ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]               ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]               ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|pc[2]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                  ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]               ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                 ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                 ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                 ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |Clock|set_hour:inst3|lpm_add_sub:Add1|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[7]~0     ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]       ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[3]       ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]       ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[2]       ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[1]       ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|datab_node[0]       ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[0]~0             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[0]              ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[0]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[1]~1             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[1]              ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[1]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[2]~2             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[2]              ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]               ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[2]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3             ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|ps[3]~3             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]              ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|psi[3]              ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]               ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gn[3]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[0]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]               ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[1]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]               ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|pc[2]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3~0                ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                  ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|g3                  ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[0]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]~0             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[1]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1             ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]~1             ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]               ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|gc[2]               ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[0]     ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[1]     ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|tot_cin_node[2]     ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~1                 ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_result[0]~0   ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~2                 ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]~0 ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[1]   ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                 ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|_~3                 ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]~1 ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[2]   ; out0             ;
; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; |Clock|set_hour:inst3|lpm_add_sub:Add0|addcore:adder|addcore:adder[0]|unreg_res_node[3]   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|sel_node[2]                                               ; |Clock|light:inst4|lpm_mux:Mux6|sel_node[2]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|sel_node[3]                                               ; |Clock|light:inst4|lpm_mux:Mux6|sel_node[3]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~0                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~1                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~2                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~3                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~4                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~5                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~6                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~7                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~8                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node                   ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00020|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~0                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~1                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~2                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~3                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~4                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~5                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~6                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~7                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~8                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node                   ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~0                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~1                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~2                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~3                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~4                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~5                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~6                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~7                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~8                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node                   ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00016|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~0                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~1                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~2                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~3                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~4                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~5                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~6                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~7                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~8                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node                   ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00014|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~0                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~1                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~2                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~3                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~4                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~5                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~6                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~7                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~8                           ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node                   ; |Clock|light:inst4|lpm_mux:Mux6|muxlut:$00010|muxlut:$00012|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|sel_node[2]                                               ; |Clock|light:inst4|lpm_mux:Mux5|sel_node[2]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|sel_node[3]                                               ; |Clock|light:inst4|lpm_mux:Mux5|sel_node[3]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~0                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~1                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~2                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~3                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~4                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~5                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~6                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~7                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~8                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node                   ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00020|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~0                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~1                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~2                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~3                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~4                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~5                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~6                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~7                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~8                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node                   ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~0                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~1                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~2                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~3                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~4                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~5                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~6                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~7                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~8                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node                   ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00016|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~0                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~1                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~2                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~3                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~4                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~5                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~6                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~7                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~8                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node                   ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00014|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~0                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~1                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~2                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~3                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~4                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~5                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~6                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~7                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~8                           ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node                   ; |Clock|light:inst4|lpm_mux:Mux5|muxlut:$00010|muxlut:$00012|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|sel_node[2]                                               ; |Clock|light:inst4|lpm_mux:Mux4|sel_node[2]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|sel_node[3]                                               ; |Clock|light:inst4|lpm_mux:Mux4|sel_node[3]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~0                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~1                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~2                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~3                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~4                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~5                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~6                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~7                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~8                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node                   ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00020|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~0                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~1                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~2                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~3                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~4                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~5                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~6                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~7                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~8                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node                   ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~0                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~1                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~2                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~3                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~4                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~5                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~6                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~7                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~8                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node                   ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00016|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~0                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~1                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~2                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~3                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~4                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~5                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~6                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~7                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~8                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node                   ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00014|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~0                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~1                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~2                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~3                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~4                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~5                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~6                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~7                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~8                           ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node                   ; |Clock|light:inst4|lpm_mux:Mux4|muxlut:$00010|muxlut:$00012|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|sel_node[2]                                               ; |Clock|light:inst4|lpm_mux:Mux3|sel_node[2]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|sel_node[3]                                               ; |Clock|light:inst4|lpm_mux:Mux3|sel_node[3]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~0                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~1                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~2                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~3                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~4                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~5                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~6                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~7                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~8                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node                   ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00020|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~0                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~1                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~2                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~3                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~4                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~5                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~6                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~7                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~8                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node                   ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~0                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~1                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~2                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~3                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~4                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~5                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~6                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~7                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~8                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node                   ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00016|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~0                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~1                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~2                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~3                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~4                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~5                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~6                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~7                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~8                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node                   ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00014|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~0                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~1                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~2                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~3                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~4                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~5                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~6                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~7                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~8                           ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node                   ; |Clock|light:inst4|lpm_mux:Mux3|muxlut:$00010|muxlut:$00012|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|sel_node[2]                                               ; |Clock|light:inst4|lpm_mux:Mux2|sel_node[2]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|sel_node[3]                                               ; |Clock|light:inst4|lpm_mux:Mux2|sel_node[3]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~0                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~1                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~2                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~3                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~4                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~5                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~6                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~7                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~8                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node                   ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~0                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~1                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~2                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~3                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~4                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~5                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~6                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~7                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~8                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node                   ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~0                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~1                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~2                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~3                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~4                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~5                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~6                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~7                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~8                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node                   ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~0                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~2                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~3                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~6                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~7                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node                   ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~0                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~2                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~3                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~6                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~7                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8                           ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node                   ; |Clock|light:inst4|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|sel_node[2]                                               ; |Clock|light:inst4|lpm_mux:Mux1|sel_node[2]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|sel_node[3]                                               ; |Clock|light:inst4|lpm_mux:Mux1|sel_node[3]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~0                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~1                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~2                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~3                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~4                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~5                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~6                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~7                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~8                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node                   ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~0                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~1                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~2                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~3                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~4                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~5                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~6                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~7                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~8                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node                   ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~1                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~2                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~3                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~4                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~5                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~6                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~7                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~8                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node                   ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~0                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~2                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~3                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~6                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~7                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                   ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~0                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~2                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~3                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~6                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~7                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                           ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node                   ; |Clock|light:inst4|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|sel_node[2]                                               ; |Clock|light:inst4|lpm_mux:Mux0|sel_node[2]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|sel_node[3]                                               ; |Clock|light:inst4|lpm_mux:Mux0|sel_node[3]                                               ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~0                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~1                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~2                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~3                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~4                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~5                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~6                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~7                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~8                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node                   ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~0                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~1                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~2                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~3                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~4                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~5                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~6                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~7                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~8                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node                   ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~1                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~2                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~3                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~4                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~5                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~6                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~7                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~8                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                   ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~0                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~2                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~3                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~6                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~7                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                   ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node                   ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~0                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~0                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~2                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~2                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~3                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~3                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0                 ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~6                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~6                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~7                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~7                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                           ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8                           ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~1                 ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~1                 ; out0             ;
; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                   ; |Clock|light:inst4|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node                   ; out0             ;
+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Tue May 23 20:21:51 2023
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Clock -c Clock
Info: Using vector source file "C:/Users//Desktop/FuckDataLogic/clock/Clock.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is       0.00 %
Info: Number of transitions in simulation is 0
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 157 megabytes
    Info: Processing ended: Tue May 23 20:21:51 2023
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


