Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Feb 12 17:46:53 2025
| Host         : DESKTOP-I8GGJRG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_char_timing_summary_routed.rpt -pb hdmi_char_timing_summary_routed.pb -rpx hdmi_char_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_char
| Device       : 7a35t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.588        0.000                      0                  935        0.076        0.000                      0                  935        3.500        0.000                       0                   349  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
sys_clk               {0.000 10.000}       20.000          50.000          
  c0_1x_clk_wiz_0     {0.000 20.000}       40.000          25.000          
  c1_5x_clk_wiz_0     {0.000 4.000}        8.000           125.000         
  clkfbout_clk_wiz_0  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                                 7.000        0.000                       0                     1  
  c0_1x_clk_wiz_0          28.915        0.000                      0                  869        0.076        0.000                      0                  869       19.500        0.000                       0                   289  
  c1_5x_clk_wiz_0           4.588        0.000                      0                   66        0.205        0.000                      0                   66        3.500        0.000                       0                    56  
  clkfbout_clk_wiz_0                                                                                                                                                   12.633        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock       To Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------       --------             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
c0_1x_clk_wiz_0  c1_5x_clk_wiz_0        5.256        0.000                      0                   30        0.125        0.000                      0                   30  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         20.000      18.751     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        20.000      32.633     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            3.000         10.000      7.000      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  c0_1x_clk_wiz_0
  To Clock:  c0_1x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       28.915ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.915ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.287ns  (logic 2.393ns (23.261%)  route 7.894ns (76.739%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.402ns = ( 38.598 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.353    -1.877    vga_timing_ctrl_inst/CLK
    SLICE_X43Y90         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.379    -1.498 f  vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=21, routed)          0.715    -0.783    vga_timing_ctrl_inst/v_cnt[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.105    -0.678 f  vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=3, routed)           0.382    -0.297    vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.108    -0.189 f  vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=10, routed)          0.821     0.633    vga_timing_ctrl_inst/pix_data_req1__5
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.267     0.900 f  vga_timing_ctrl_inst/pix_data_bar[23]_i_3/O
                         net (fo=47, routed)          0.660     1.560    vga_timing_ctrl_inst/pix_data_req__13
    SLICE_X40Y89         LUT3 (Prop_lut3_I2_O)        0.126     1.686 r  vga_timing_ctrl_inst/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.595     2.281    vga_image_gen_inst/pix_y[4]
    SLICE_X43Y87         LUT4 (Prop_lut4_I2_O)        0.267     2.548 r  vga_image_gen_inst/rd_en1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.548    vga_image_gen_inst/rd_en1_carry_i_5_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.880 r  vga_image_gen_inst/rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.880    vga_image_gen_inst/rd_en1_carry_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.096 r  vga_image_gen_inst/rd_en1_carry__0/CO[0]
                         net (fo=2, routed)           0.661     3.757    vga_timing_ctrl_inst/pic_valid_reg_1[0]
    SLICE_X41Y88         LUT4 (Prop_lut4_I0_O)        0.323     4.080 r  vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_1/O
                         net (fo=33, routed)          2.832     6.911    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X48Y64         LUT5 (Prop_lut5_I4_O)        0.270     7.181 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__2/O
                         net (fo=2, routed)           1.229     8.410    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y7          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.298    38.598    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.530    38.068    
                         clock uncertainty           -0.186    37.882    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.557    37.325    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.325    
                         arrival time                          -8.410    
  -------------------------------------------------------------------
                         slack                                 28.915    

Slack (MET) :             28.968ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.392ns  (logic 2.390ns (22.999%)  route 8.002ns (77.001%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.422ns = ( 38.578 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.353    -1.877    vga_timing_ctrl_inst/CLK
    SLICE_X43Y90         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.379    -1.498 f  vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=21, routed)          0.715    -0.783    vga_timing_ctrl_inst/v_cnt[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.105    -0.678 f  vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=3, routed)           0.382    -0.297    vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.108    -0.189 f  vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=10, routed)          0.821     0.633    vga_timing_ctrl_inst/pix_data_req1__5
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.267     0.900 f  vga_timing_ctrl_inst/pix_data_bar[23]_i_3/O
                         net (fo=47, routed)          0.660     1.560    vga_timing_ctrl_inst/pix_data_req__13
    SLICE_X40Y89         LUT3 (Prop_lut3_I2_O)        0.126     1.686 r  vga_timing_ctrl_inst/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.595     2.281    vga_image_gen_inst/pix_y[4]
    SLICE_X43Y87         LUT4 (Prop_lut4_I2_O)        0.267     2.548 r  vga_image_gen_inst/rd_en1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.548    vga_image_gen_inst/rd_en1_carry_i_5_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.880 r  vga_image_gen_inst/rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.880    vga_image_gen_inst/rd_en1_carry_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.096 r  vga_image_gen_inst/rd_en1_carry__0/CO[0]
                         net (fo=2, routed)           0.661     3.757    vga_timing_ctrl_inst/pic_valid_reg_1[0]
    SLICE_X41Y88         LUT4 (Prop_lut4_I0_O)        0.323     4.080 r  vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_1/O
                         net (fo=33, routed)          2.824     6.904    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X48Y64         LUT5 (Prop_lut5_I2_O)        0.267     7.171 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__9/O
                         net (fo=2, routed)           1.343     8.514    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y13         RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.279    38.578    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y13         RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.523    38.055    
                         clock uncertainty           -0.186    37.870    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    37.483    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.483    
                         arrival time                          -8.514    
  -------------------------------------------------------------------
                         slack                                 28.968    

Slack (MET) :             29.068ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.146ns  (logic 2.393ns (23.586%)  route 7.753ns (76.414%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 38.601 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.353    -1.877    vga_timing_ctrl_inst/CLK
    SLICE_X43Y90         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.379    -1.498 f  vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=21, routed)          0.715    -0.783    vga_timing_ctrl_inst/v_cnt[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.105    -0.678 f  vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=3, routed)           0.382    -0.297    vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.108    -0.189 f  vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=10, routed)          0.821     0.633    vga_timing_ctrl_inst/pix_data_req1__5
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.267     0.900 f  vga_timing_ctrl_inst/pix_data_bar[23]_i_3/O
                         net (fo=47, routed)          0.660     1.560    vga_timing_ctrl_inst/pix_data_req__13
    SLICE_X40Y89         LUT3 (Prop_lut3_I2_O)        0.126     1.686 r  vga_timing_ctrl_inst/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.595     2.281    vga_image_gen_inst/pix_y[4]
    SLICE_X43Y87         LUT4 (Prop_lut4_I2_O)        0.267     2.548 r  vga_image_gen_inst/rd_en1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.548    vga_image_gen_inst/rd_en1_carry_i_5_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.880 r  vga_image_gen_inst/rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.880    vga_image_gen_inst/rd_en1_carry_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.096 r  vga_image_gen_inst/rd_en1_carry__0/CO[0]
                         net (fo=2, routed)           0.661     3.757    vga_timing_ctrl_inst/pic_valid_reg_1[0]
    SLICE_X41Y88         LUT4 (Prop_lut4_I0_O)        0.323     4.080 r  vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_1/O
                         net (fo=33, routed)          2.824     6.904    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X48Y64         LUT5 (Prop_lut5_I3_O)        0.270     7.174 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__4/O
                         net (fo=2, routed)           1.095     8.269    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y8          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.301    38.601    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.530    38.071    
                         clock uncertainty           -0.186    37.885    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549    37.336    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[24].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.336    
                         arrival time                          -8.269    
  -------------------------------------------------------------------
                         slack                                 29.068    

Slack (MET) :             29.273ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.098ns  (logic 2.390ns (23.668%)  route 7.708ns (76.332%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.404ns = ( 38.596 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.353    -1.877    vga_timing_ctrl_inst/CLK
    SLICE_X43Y90         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.379    -1.498 f  vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=21, routed)          0.715    -0.783    vga_timing_ctrl_inst/v_cnt[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.105    -0.678 f  vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=3, routed)           0.382    -0.297    vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.108    -0.189 f  vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=10, routed)          0.821     0.633    vga_timing_ctrl_inst/pix_data_req1__5
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.267     0.900 f  vga_timing_ctrl_inst/pix_data_bar[23]_i_3/O
                         net (fo=47, routed)          0.660     1.560    vga_timing_ctrl_inst/pix_data_req__13
    SLICE_X40Y89         LUT3 (Prop_lut3_I2_O)        0.126     1.686 r  vga_timing_ctrl_inst/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.595     2.281    vga_image_gen_inst/pix_y[4]
    SLICE_X43Y87         LUT4 (Prop_lut4_I2_O)        0.267     2.548 r  vga_image_gen_inst/rd_en1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.548    vga_image_gen_inst/rd_en1_carry_i_5_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.880 r  vga_image_gen_inst/rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.880    vga_image_gen_inst/rd_en1_carry_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.096 r  vga_image_gen_inst/rd_en1_carry__0/CO[0]
                         net (fo=2, routed)           0.661     3.757    vga_timing_ctrl_inst/pic_valid_reg_1[0]
    SLICE_X41Y88         LUT4 (Prop_lut4_I0_O)        0.323     4.080 r  vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_1/O
                         net (fo=33, routed)          1.595     5.675    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/ena
    SLICE_X10Y73         LUT5 (Prop_lut5_I2_O)        0.267     5.942 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1/O
                         net (fo=2, routed)           2.279     8.221    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y6          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.296    38.596    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/clka
    RAMB36_X2Y6          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.530    38.066    
                         clock uncertainty           -0.186    37.880    
    RAMB36_X2Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    37.493    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.493    
                         arrival time                          -8.221    
  -------------------------------------------------------------------
                         slack                                 29.273    

Slack (MET) :             29.343ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.033ns  (logic 2.390ns (23.822%)  route 7.643ns (76.178%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.399ns = ( 38.601 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.353    -1.877    vga_timing_ctrl_inst/CLK
    SLICE_X43Y90         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.379    -1.498 f  vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=21, routed)          0.715    -0.783    vga_timing_ctrl_inst/v_cnt[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.105    -0.678 f  vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=3, routed)           0.382    -0.297    vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.108    -0.189 f  vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=10, routed)          0.821     0.633    vga_timing_ctrl_inst/pix_data_req1__5
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.267     0.900 f  vga_timing_ctrl_inst/pix_data_bar[23]_i_3/O
                         net (fo=47, routed)          0.660     1.560    vga_timing_ctrl_inst/pix_data_req__13
    SLICE_X40Y89         LUT3 (Prop_lut3_I2_O)        0.126     1.686 r  vga_timing_ctrl_inst/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.595     2.281    vga_image_gen_inst/pix_y[4]
    SLICE_X43Y87         LUT4 (Prop_lut4_I2_O)        0.267     2.548 r  vga_image_gen_inst/rd_en1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.548    vga_image_gen_inst/rd_en1_carry_i_5_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.880 r  vga_image_gen_inst/rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.880    vga_image_gen_inst/rd_en1_carry_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.096 r  vga_image_gen_inst/rd_en1_carry__0/CO[0]
                         net (fo=2, routed)           0.661     3.757    vga_timing_ctrl_inst/pic_valid_reg_1[0]
    SLICE_X41Y88         LUT4 (Prop_lut4_I0_O)        0.323     4.080 r  vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_1/O
                         net (fo=33, routed)          2.832     6.911    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X48Y64         LUT5 (Prop_lut5_I4_O)        0.267     7.178 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__11/O
                         net (fo=2, routed)           0.977     8.155    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y9          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.301    38.601    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.530    38.071    
                         clock uncertainty           -0.186    37.885    
    RAMB36_X1Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    37.498    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.498    
                         arrival time                          -8.155    
  -------------------------------------------------------------------
                         slack                                 29.343    

Slack (MET) :             29.365ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.004ns  (logic 2.390ns (23.892%)  route 7.614ns (76.108%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 38.594 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.353    -1.877    vga_timing_ctrl_inst/CLK
    SLICE_X43Y90         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.379    -1.498 f  vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=21, routed)          0.715    -0.783    vga_timing_ctrl_inst/v_cnt[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.105    -0.678 f  vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=3, routed)           0.382    -0.297    vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.108    -0.189 f  vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=10, routed)          0.821     0.633    vga_timing_ctrl_inst/pix_data_req1__5
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.267     0.900 f  vga_timing_ctrl_inst/pix_data_bar[23]_i_3/O
                         net (fo=47, routed)          0.660     1.560    vga_timing_ctrl_inst/pix_data_req__13
    SLICE_X40Y89         LUT3 (Prop_lut3_I2_O)        0.126     1.686 r  vga_timing_ctrl_inst/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.595     2.281    vga_image_gen_inst/pix_y[4]
    SLICE_X43Y87         LUT4 (Prop_lut4_I2_O)        0.267     2.548 r  vga_image_gen_inst/rd_en1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.548    vga_image_gen_inst/rd_en1_carry_i_5_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.880 r  vga_image_gen_inst/rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.880    vga_image_gen_inst/rd_en1_carry_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.096 r  vga_image_gen_inst/rd_en1_carry__0/CO[0]
                         net (fo=2, routed)           0.661     3.757    vga_timing_ctrl_inst/pic_valid_reg_1[0]
    SLICE_X41Y88         LUT4 (Prop_lut4_I0_O)        0.323     4.080 r  vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_1/O
                         net (fo=33, routed)          2.541     6.621    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X8Y58          LUT5 (Prop_lut5_I4_O)        0.267     6.888 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__8/O
                         net (fo=2, routed)           1.238     8.126    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y6          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.294    38.594    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.530    38.064    
                         clock uncertainty           -0.186    37.878    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    37.491    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.491    
                         arrival time                          -8.126    
  -------------------------------------------------------------------
                         slack                                 29.365    

Slack (MET) :             29.369ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.005ns  (logic 2.390ns (23.888%)  route 7.615ns (76.112%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.401ns = ( 38.599 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.353    -1.877    vga_timing_ctrl_inst/CLK
    SLICE_X43Y90         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.379    -1.498 f  vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=21, routed)          0.715    -0.783    vga_timing_ctrl_inst/v_cnt[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.105    -0.678 f  vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=3, routed)           0.382    -0.297    vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.108    -0.189 f  vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=10, routed)          0.821     0.633    vga_timing_ctrl_inst/pix_data_req1__5
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.267     0.900 f  vga_timing_ctrl_inst/pix_data_bar[23]_i_3/O
                         net (fo=47, routed)          0.660     1.560    vga_timing_ctrl_inst/pix_data_req__13
    SLICE_X40Y89         LUT3 (Prop_lut3_I2_O)        0.126     1.686 r  vga_timing_ctrl_inst/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.595     2.281    vga_image_gen_inst/pix_y[4]
    SLICE_X43Y87         LUT4 (Prop_lut4_I2_O)        0.267     2.548 r  vga_image_gen_inst/rd_en1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.548    vga_image_gen_inst/rd_en1_carry_i_5_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.880 r  vga_image_gen_inst/rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.880    vga_image_gen_inst/rd_en1_carry_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.096 r  vga_image_gen_inst/rd_en1_carry__0/CO[0]
                         net (fo=2, routed)           0.661     3.757    vga_timing_ctrl_inst/pic_valid_reg_1[0]
    SLICE_X41Y88         LUT4 (Prop_lut4_I0_O)        0.323     4.080 r  vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_1/O
                         net (fo=33, routed)          1.973     6.053    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X57Y77         LUT5 (Prop_lut5_I4_O)        0.267     6.320 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__1/O
                         net (fo=2, routed)           1.807     8.128    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X2Y7          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.299    38.599    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/clka
    RAMB36_X2Y7          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.530    38.069    
                         clock uncertainty           -0.186    37.883    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    37.496    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.496    
                         arrival time                          -8.128    
  -------------------------------------------------------------------
                         slack                                 29.369    

Slack (MET) :             29.382ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.833ns  (logic 2.411ns (24.520%)  route 7.422ns (75.480%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.602 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.353    -1.877    vga_timing_ctrl_inst/CLK
    SLICE_X43Y90         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.379    -1.498 f  vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=21, routed)          0.715    -0.783    vga_timing_ctrl_inst/v_cnt[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.105    -0.678 f  vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=3, routed)           0.382    -0.297    vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.108    -0.189 f  vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=10, routed)          0.821     0.633    vga_timing_ctrl_inst/pix_data_req1__5
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.267     0.900 f  vga_timing_ctrl_inst/pix_data_bar[23]_i_3/O
                         net (fo=47, routed)          0.660     1.560    vga_timing_ctrl_inst/pix_data_req__13
    SLICE_X40Y89         LUT3 (Prop_lut3_I2_O)        0.126     1.686 r  vga_timing_ctrl_inst/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.595     2.281    vga_image_gen_inst/pix_y[4]
    SLICE_X43Y87         LUT4 (Prop_lut4_I2_O)        0.267     2.548 r  vga_image_gen_inst/rd_en1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.548    vga_image_gen_inst/rd_en1_carry_i_5_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.880 r  vga_image_gen_inst/rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.880    vga_image_gen_inst/rd_en1_carry_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.096 r  vga_image_gen_inst/rd_en1_carry__0/CO[0]
                         net (fo=2, routed)           0.661     3.757    vga_timing_ctrl_inst/pic_valid_reg_1[0]
    SLICE_X41Y88         LUT4 (Prop_lut4_I0_O)        0.323     4.080 r  vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_1/O
                         net (fo=33, routed)          2.105     6.185    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ena
    SLICE_X48Y74         LUT5 (Prop_lut5_I1_O)        0.288     6.473 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=2, routed)           1.482     7.955    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_2
    RAMB36_X2Y8          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.302    38.602    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.530    38.072    
                         clock uncertainty           -0.186    37.886    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549    37.337    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.337    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                 29.382    

Slack (MET) :             29.410ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.784ns  (logic 2.411ns (24.643%)  route 7.373ns (75.357%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.574 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.353    -1.877    vga_timing_ctrl_inst/CLK
    SLICE_X43Y90         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.379    -1.498 f  vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=21, routed)          0.715    -0.783    vga_timing_ctrl_inst/v_cnt[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.105    -0.678 f  vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=3, routed)           0.382    -0.297    vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.108    -0.189 f  vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=10, routed)          0.821     0.633    vga_timing_ctrl_inst/pix_data_req1__5
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.267     0.900 f  vga_timing_ctrl_inst/pix_data_bar[23]_i_3/O
                         net (fo=47, routed)          0.660     1.560    vga_timing_ctrl_inst/pix_data_req__13
    SLICE_X40Y89         LUT3 (Prop_lut3_I2_O)        0.126     1.686 r  vga_timing_ctrl_inst/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.595     2.281    vga_image_gen_inst/pix_y[4]
    SLICE_X43Y87         LUT4 (Prop_lut4_I2_O)        0.267     2.548 r  vga_image_gen_inst/rd_en1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.548    vga_image_gen_inst/rd_en1_carry_i_5_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.880 r  vga_image_gen_inst/rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.880    vga_image_gen_inst/rd_en1_carry_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.096 r  vga_image_gen_inst/rd_en1_carry__0/CO[0]
                         net (fo=2, routed)           0.661     3.757    vga_timing_ctrl_inst/pic_valid_reg_1[0]
    SLICE_X41Y88         LUT4 (Prop_lut4_I0_O)        0.323     4.080 r  vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_1/O
                         net (fo=33, routed)          2.105     6.185    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ena
    SLICE_X48Y74         LUT5 (Prop_lut5_I1_O)        0.288     6.473 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=2, routed)           1.433     7.906    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra_15_sn_1
    RAMB36_X0Y15         RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.275    38.574    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X0Y15         RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.523    38.051    
                         clock uncertainty           -0.186    37.866    
    RAMB36_X0Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.549    37.317    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.317    
                         arrival time                          -7.906    
  -------------------------------------------------------------------
                         slack                                 29.410    

Slack (MET) :             29.488ns  (required time - arrival time)
  Source:                 vga_timing_ctrl_inst/v_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_1x_clk_wiz_0 rise@40.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.756ns  (logic 2.393ns (24.528%)  route 7.363ns (75.472%))
  Logic Levels:           9  (CARRY4=2 LUT3=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.427ns = ( 38.573 - 40.000 ) 
    Source Clock Delay      (SCD):    -1.877ns
    Clock Pessimism Removal (CPR):    -0.464ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.353    -1.877    vga_timing_ctrl_inst/CLK
    SLICE_X43Y90         FDRE                                         r  vga_timing_ctrl_inst/v_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.379    -1.498 f  vga_timing_ctrl_inst/v_cnt_reg[1]/Q
                         net (fo=21, routed)          0.715    -0.783    vga_timing_ctrl_inst/v_cnt[1]
    SLICE_X41Y90         LUT6 (Prop_lut6_I3_O)        0.105    -0.678 f  vga_timing_ctrl_inst/de_q_i_5/O
                         net (fo=3, routed)           0.382    -0.297    vga_timing_ctrl_inst/de_q_i_5_n_0
    SLICE_X41Y90         LUT5 (Prop_lut5_I4_O)        0.108    -0.189 f  vga_timing_ctrl_inst/de_q_i_3/O
                         net (fo=10, routed)          0.821     0.633    vga_timing_ctrl_inst/pix_data_req1__5
    SLICE_X36Y89         LUT6 (Prop_lut6_I1_O)        0.267     0.900 f  vga_timing_ctrl_inst/pix_data_bar[23]_i_3/O
                         net (fo=47, routed)          0.660     1.560    vga_timing_ctrl_inst/pix_data_req__13
    SLICE_X40Y89         LUT3 (Prop_lut3_I2_O)        0.126     1.686 r  vga_timing_ctrl_inst/i__carry__0_i_2__0/O
                         net (fo=4, routed)           0.595     2.281    vga_image_gen_inst/pix_y[4]
    SLICE_X43Y87         LUT4 (Prop_lut4_I2_O)        0.267     2.548 r  vga_image_gen_inst/rd_en1_carry_i_5/O
                         net (fo=1, routed)           0.000     2.548    vga_image_gen_inst/rd_en1_carry_i_5_n_0
    SLICE_X43Y87         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     2.880 r  vga_image_gen_inst/rd_en1_carry/CO[3]
                         net (fo=1, routed)           0.000     2.880    vga_image_gen_inst/rd_en1_carry_n_0
    SLICE_X43Y88         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     3.096 r  vga_image_gen_inst/rd_en1_carry__0/CO[0]
                         net (fo=2, routed)           0.661     3.757    vga_timing_ctrl_inst/pic_valid_reg_1[0]
    SLICE_X41Y88         LUT4 (Prop_lut4_I0_O)        0.323     4.080 r  vga_timing_ctrl_inst/blk_mem_gen_0_inst_i_1/O
                         net (fo=33, routed)          2.832     6.911    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ena
    SLICE_X48Y64         LUT5 (Prop_lut5_I4_O)        0.270     7.181 r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__2/O
                         net (fo=2, routed)           0.697     7.879    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y14         RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    40.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366    41.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    42.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.511    35.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    37.223    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    37.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.274    38.573    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.464    38.109    
                         clock uncertainty           -0.186    37.924    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.557    37.367    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         37.367    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                 29.488    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.186ns (40.735%)  route 0.271ns (59.265%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.557    -0.530    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X36Y84         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  hdmi_ctrl_inst/encode_inst2/n1d_reg[3]/Q
                         net (fo=4, routed)           0.271    -0.119    hdmi_ctrl_inst/encode_inst2/n1d[3]
    SLICE_X34Y84         LUT6 (Prop_lut6_I3_O)        0.045    -0.074 r  hdmi_ctrl_inst/encode_inst2/q_m_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.074    hdmi_ctrl_inst/encode_inst2/q_m_1
    SLICE_X34Y84         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.822    -0.303    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X34Y84         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[1]/C
                         clock pessimism              0.034    -0.269    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.120    -0.149    hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.149    
                         arrival time                          -0.074    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_in_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.226ns (45.124%)  route 0.275ns (54.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.557    -0.530    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X36Y84         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/data_in_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.128    -0.402 r  hdmi_ctrl_inst/encode_inst2/data_in_q_reg[5]/Q
                         net (fo=8, routed)           0.275    -0.127    hdmi_ctrl_inst/encode_inst2/p_0_in1_in
    SLICE_X34Y86         LUT5 (Prop_lut5_I0_O)        0.098    -0.029 r  hdmi_ctrl_inst/encode_inst2/q_m_reg[6]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.029    hdmi_ctrl_inst/encode_inst2/q_m_6
    SLICE_X34Y86         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.823    -0.302    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X34Y86         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[6]/C
                         clock pessimism              0.034    -0.268    
    SLICE_X34Y86         FDRE (Hold_fdre_C_D)         0.121    -0.147    hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.029    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 vga_image_gen_inst/rom_addr_reg[12]/C
                            (rising edge-triggered cell FDPE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.141ns (19.915%)  route 0.567ns (80.085%))
  Logic Levels:           0  
  Clock Path Skew:        0.394ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.561    -0.526    vga_image_gen_inst/c0_1x
    SLICE_X40Y95         FDPE                                         r  vga_image_gen_inst/rom_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDPE (Prop_fdpe_C_Q)         0.141    -0.385 r  vga_image_gen_inst/rom_addr_reg[12]/Q
                         net (fo=31, routed)          0.567     0.182    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/addra[12]
    RAMB36_X0Y20         RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.960    -0.166    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/clka
    RAMB36_X0Y20         RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.034    -0.132    
    RAMB36_X0Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.051    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.182    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/data_out_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.270%)  route 0.086ns (31.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.216ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.557    -0.530    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X31Y85         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[0]/Q
                         net (fo=1, routed)           0.086    -0.303    hdmi_ctrl_inst/encode_inst2/q_m_reg_reg_n_0_[0]
    SLICE_X30Y85         LUT6 (Prop_lut6_I3_O)        0.045    -0.258 r  hdmi_ctrl_inst/encode_inst2/data_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.258    hdmi_ctrl_inst/encode_inst2/data_out[0]_i_1__0_n_0
    SLICE_X30Y85         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.824    -0.301    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X30Y85         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[0]/C
                         clock pessimism             -0.216    -0.517    
    SLICE_X30Y85         FDCE (Hold_fdce_C_D)         0.120    -0.397    hdmi_ctrl_inst/encode_inst2/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.397    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_in_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.496%)  route 0.310ns (62.504%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.556    -0.531    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X36Y83         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/data_in_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  hdmi_ctrl_inst/encode_inst2/data_in_q_reg[3]/Q
                         net (fo=12, routed)          0.310    -0.080    hdmi_ctrl_inst/encode_inst2/p_0_in3_in
    SLICE_X33Y86         LUT5 (Prop_lut5_I3_O)        0.045    -0.035 r  hdmi_ctrl_inst/encode_inst2/q_m_reg[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.035    hdmi_ctrl_inst/encode_inst2/q_m_reg[5]_i_1__0_n_0
    SLICE_X33Y86         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.824    -0.301    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X33Y86         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[5]/C
                         clock pessimism              0.034    -0.267    
    SLICE_X33Y86         FDRE (Hold_fdre_C_D)         0.092    -0.175    hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.175    
                         arrival time                          -0.035    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 vga_image_gen_inst/rom_addr_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.637ns  (logic 0.141ns (22.132%)  route 0.496ns (77.868%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.560    -0.527    vga_image_gen_inst/c0_1x
    SLICE_X40Y92         FDPE                                         r  vga_image_gen_inst/rom_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDPE (Prop_fdpe_C_Q)         0.141    -0.386 r  vga_image_gen_inst/rom_addr_reg[1]/Q
                         net (fo=46, routed)          0.496     0.110    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[1]
    RAMB36_X0Y18         RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.872    -0.254    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.034    -0.220    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.037    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/n1d_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.184ns (33.937%)  route 0.358ns (66.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.557    -0.530    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X36Y84         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/n1d_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y84         FDRE (Prop_fdre_C_Q)         0.141    -0.389 f  hdmi_ctrl_inst/encode_inst2/n1d_reg[3]/Q
                         net (fo=4, routed)           0.358    -0.031    hdmi_ctrl_inst/encode_inst2/n1d[3]
    SLICE_X34Y84         LUT5 (Prop_lut5_I4_O)        0.043     0.012 r  hdmi_ctrl_inst/encode_inst2/q_m_reg[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.012    hdmi_ctrl_inst/encode_inst2/q_m_reg[8]_i_1__0_n_0
    SLICE_X34Y84         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.822    -0.303    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X34Y84         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[8]/C
                         clock pessimism              0.034    -0.269    
    SLICE_X34Y84         FDRE (Hold_fdre_C_D)         0.132    -0.137    hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.012    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 vga_image_gen_inst/rom_addr_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.641ns  (logic 0.141ns (22.002%)  route 0.500ns (77.998%))
  Logic Levels:           0  
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.254ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.560    -0.527    vga_image_gen_inst/c0_1x
    SLICE_X40Y92         FDPE                                         r  vga_image_gen_inst/rom_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y92         FDPE (Prop_fdpe_C_Q)         0.141    -0.386 r  vga_image_gen_inst/rom_addr_reg[0]/Q
                         net (fo=47, routed)          0.500     0.114    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y18         RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.872    -0.254    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X0Y18         RAMB36E1                                     r  vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.034    -0.220    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183    -0.037    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.037    
                         arrival time                           0.114    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (60.084%)  route 0.124ns (39.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.301ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.214ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.557    -0.530    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X33Y86         FDRE                                         r  hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y86         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  hdmi_ctrl_inst/encode_inst2/q_m_reg_reg[5]/Q
                         net (fo=1, routed)           0.124    -0.266    hdmi_ctrl_inst/encode_inst2/q_m_reg_reg_n_0_[5]
    SLICE_X30Y86         LUT6 (Prop_lut6_I3_O)        0.045    -0.221 r  hdmi_ctrl_inst/encode_inst2/data_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.221    hdmi_ctrl_inst/encode_inst2/data_out[5]_i_1__0_n_0
    SLICE_X30Y86         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.824    -0.301    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X30Y86         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/C
                         clock pessimism             -0.214    -0.515    
    SLICE_X30Y86         FDCE (Hold_fdce_C_D)         0.121    -0.394    hdmi_ctrl_inst/encode_inst2/data_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/encode_inst1/c1_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_1x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_1x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.141ns (27.709%)  route 0.368ns (72.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.298ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.559    -0.528    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X41Y89         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.387 r  hdmi_ctrl_inst/encode_inst1/c1_q_reg/Q
                         net (fo=1, routed)           0.368    -0.019    hdmi_ctrl_inst/encode_inst1/c1_q
    SLICE_X32Y89         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c1_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.827    -0.298    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X32Y89         FDRE                                         r  hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C
                         clock pessimism              0.034    -0.264    
    SLICE_X32Y89         FDRE (Hold_fdre_C_D)         0.070    -0.194    hdmi_ctrl_inst/encode_inst1/c1_reg_reg
  -------------------------------------------------------------------
                         required time                          0.194    
                         arrival time                          -0.019    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_1x_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X1Y19    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X1Y11    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X2Y14    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[35].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X0Y20    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X2Y17    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X1Y12    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[34].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X2Y11    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X0Y21    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X1Y18    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[32].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.389         40.000      37.611     RAMB36_X2Y18    vga_image_gen_inst/blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y85    hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y85    hdmi_ctrl_inst/encode_inst1/c0_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y89    hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y89    hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y79    hdmi_ctrl_inst/encode_inst1/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X29Y79    hdmi_ctrl_inst/encode_inst1/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y79    hdmi_ctrl_inst/encode_inst1/data_in_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X34Y79    hdmi_ctrl_inst/encode_inst1/data_in_q_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y80    hdmi_ctrl_inst/encode_inst1/data_in_q_reg[7]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X37Y84    vga_image_gen_inst/pic_valid_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y85    hdmi_ctrl_inst/encode_inst1/c0_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y85    hdmi_ctrl_inst/encode_inst1/c0_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y89    hdmi_ctrl_inst/encode_inst1/c1_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y89    hdmi_ctrl_inst/encode_inst1/c1_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X36Y89    hdmi_ctrl_inst/encode_inst1/de_q_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X32Y89    hdmi_ctrl_inst/encode_inst1/de_reg_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y86    vga_image_gen_inst/x_flag_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y88    hdmi_ctrl_inst/encode_inst2/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X30Y88    hdmi_ctrl_inst/encode_inst2/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X41Y87    vga_image_gen_inst/x_move_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  c1_5x_clk_wiz_0
  To Clock:  c1_5x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.588ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.588ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.683ns  (logic 0.379ns (14.127%)  route 2.304ns (85.873%))
  Logic Levels:           0  
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.879ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.351    -1.879    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X28Y87         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y87         FDRE (Prop_fdre_C_Q)         0.379    -1.500 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           2.304     0.803    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[0]
    OLOGIC_X0Y132        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.447     6.746    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    OLOGIC_X0Y132        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/C
                         clock pessimism             -0.523     6.223    
                         clock uncertainty           -0.124     6.098    
    OLOGIC_X0Y132        ODDR (Setup_oddr_C_D2)      -0.707     5.391    hdmi_ctrl_inst/par2ser_inst2/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.391    
                         arrival time                          -0.803    
  -------------------------------------------------------------------
                         slack                                  4.588    

Slack (MET) :             4.701ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 0.379ns (14.732%)  route 2.194ns (85.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 6.743 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.885ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.345    -1.885    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X31Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.379    -1.506 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           2.194     0.687    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y130        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.444     6.743    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    OLOGIC_X0Y130        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/C
                         clock pessimism             -0.523     6.220    
                         clock uncertainty           -0.124     6.095    
    OLOGIC_X0Y130        ODDR (Setup_oddr_C_D1)      -0.707     5.388    hdmi_ctrl_inst/par2ser_inst1/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.388    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  4.701    

Slack (MET) :             4.759ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.514ns  (logic 0.379ns (15.075%)  route 2.135ns (84.925%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 6.743 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.884ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.346    -1.884    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X31Y84         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDRE (Prop_fdre_C_Q)         0.379    -1.505 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           2.135     0.630    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[0]
    OLOGIC_X0Y130        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.444     6.743    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    OLOGIC_X0Y130        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/C
                         clock pessimism             -0.523     6.220    
                         clock uncertainty           -0.124     6.095    
    OLOGIC_X0Y130        ODDR (Setup_oddr_C_D2)      -0.707     5.388    hdmi_ctrl_inst/par2ser_inst1/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.388    
                         arrival time                          -0.630    
  -------------------------------------------------------------------
                         slack                                  4.759    

Slack (MET) :             4.920ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.354ns  (logic 0.379ns (16.099%)  route 1.975ns (83.901%))
  Logic Levels:           0  
  Clock Path Skew:        0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 6.746 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.882ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.348    -1.882    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X28Y85         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y85         FDRE (Prop_fdre_C_Q)         0.379    -1.503 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           1.975     0.472    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y132        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.447     6.746    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    OLOGIC_X0Y132        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/C
                         clock pessimism             -0.523     6.223    
                         clock uncertainty           -0.124     6.098    
    OLOGIC_X0Y132        ODDR (Setup_oddr_C_D1)      -0.707     5.391    hdmi_ctrl_inst/par2ser_inst2/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.391    
                         arrival time                          -0.472    
  -------------------------------------------------------------------
                         slack                                  4.920    

Slack (MET) :             5.348ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.433ns (22.540%)  route 1.488ns (77.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 6.749 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.874ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.356    -1.874    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X12Y89         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.433    -1.441 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           1.488     0.047    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y116        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.450     6.749    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    OLOGIC_X0Y116        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/C
                         clock pessimism             -0.523     6.226    
                         clock uncertainty           -0.124     6.101    
    OLOGIC_X0Y116        ODDR (Setup_oddr_C_D1)      -0.707     5.394    hdmi_ctrl_inst/par2ser_inst3/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.394    
                         arrival time                          -0.047    
  -------------------------------------------------------------------
                         slack                                  5.348    

Slack (MET) :             5.463ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.433ns (23.977%)  route 1.373ns (76.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 6.749 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.874ns
    Clock Pessimism Removal (CPR):    -0.523ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.356    -1.874    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X12Y89         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.433    -1.441 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           1.373    -0.069    hdmi_ctrl_inst/par2ser_inst3/data_fall_s[0]
    OLOGIC_X0Y116        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.450     6.749    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    OLOGIC_X0Y116        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/C
                         clock pessimism             -0.523     6.226    
                         clock uncertainty           -0.124     6.101    
    OLOGIC_X0Y116        ODDR (Setup_oddr_C_D2)      -0.707     5.394    hdmi_ctrl_inst/par2ser_inst3/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.394    
                         arrival time                           0.069    
  -------------------------------------------------------------------
                         slack                                  5.463    

Slack (MET) :             6.292ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.819ns  (logic 0.379ns (46.268%)  route 0.440ns (53.732%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 6.743 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.575    -1.656    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X0Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.379    -1.277 r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[0]/Q
                         net (fo=1, routed)           0.440    -0.837    hdmi_ctrl_inst/par2ser_inst4/data_fall_s[0]
    OLOGIC_X0Y128        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.444     6.743    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    OLOGIC_X0Y128        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/C
                         clock pessimism             -0.456     6.287    
                         clock uncertainty           -0.124     6.163    
    OLOGIC_X0Y128        ODDR (Setup_oddr_C_D2)      -0.707     5.456    hdmi_ctrl_inst/par2ser_inst4/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.456    
                         arrival time                           0.837    
  -------------------------------------------------------------------
                         slack                                  6.292    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.379ns (47.438%)  route 0.420ns (52.562%))
  Logic Levels:           0  
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 6.743 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.656ns
    Clock Pessimism Removal (CPR):    -0.456ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.575    -1.656    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X0Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.379    -1.277 r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[0]/Q
                         net (fo=1, routed)           0.420    -0.857    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg_n_0_[0]
    OLOGIC_X0Y128        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.444     6.743    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    OLOGIC_X0Y128        ODDR                                         r  hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/C
                         clock pessimism             -0.456     6.287    
                         clock uncertainty           -0.124     6.163    
    OLOGIC_X0Y128        ODDR (Setup_oddr_C_D1)      -0.707     5.456    hdmi_ctrl_inst/par2ser_inst4/ODDR_inst
  -------------------------------------------------------------------
                         required time                          5.456    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  6.312    

Slack (MET) :             6.400ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.630ns (42.472%)  route 0.853ns (57.528%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 6.538 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.886ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.344    -1.886    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X30Y82         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.398    -1.488 r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/Q
                         net (fo=13, routed)          0.853    -0.635    hdmi_ctrl_inst/par2ser_inst1/p_4_in
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.232    -0.403 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.403    hdmi_ctrl_inst/par2ser_inst1/data_rise_s[0]_i_1_n_0
    SLICE_X31Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.238     6.538    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X31Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]/C
                         clock pessimism             -0.448     6.090    
                         clock uncertainty           -0.124     5.965    
    SLICE_X31Y83         FDRE (Setup_fdre_C_D)        0.032     5.997    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[0]
  -------------------------------------------------------------------
                         required time                          5.997    
                         arrival time                           0.403    
  -------------------------------------------------------------------
                         slack                                  6.400    

Slack (MET) :             6.424ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.643ns (42.972%)  route 0.853ns (57.028%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 6.538 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.886ns
    Clock Pessimism Removal (CPR):    -0.448ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.239ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.344    -1.886    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X30Y82         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.398    -1.488 r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/Q
                         net (fo=13, routed)          0.853    -0.635    hdmi_ctrl_inst/par2ser_inst1/p_4_in
    SLICE_X31Y83         LUT3 (Prop_lut3_I1_O)        0.245    -0.390 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.390    hdmi_ctrl_inst/par2ser_inst1/data_rise_s[1]_i_1_n_0
    SLICE_X31Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.238     6.538    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X31Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/C
                         clock pessimism             -0.448     6.090    
                         clock uncertainty           -0.124     5.965    
    SLICE_X31Y83         FDRE (Setup_fdre_C_D)        0.069     6.034    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                           0.390    
  -------------------------------------------------------------------
                         slack                                  6.424    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.229ns (73.346%)  route 0.083ns (26.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.557    -0.530    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X29Y85         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.128    -0.402 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/Q
                         net (fo=1, routed)           0.083    -0.319    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg_n_0_[4]
    SLICE_X29Y85         LUT3 (Prop_lut3_I2_O)        0.101    -0.218 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.218    hdmi_ctrl_inst/par2ser_inst2/data_rise_s[3]_i_1_n_0
    SLICE_X29Y85         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.826    -0.300    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X29Y85         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/C
                         clock pessimism             -0.230    -0.530    
    SLICE_X29Y85         FDRE (Hold_fdre_C_D)         0.107    -0.423    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.229ns (73.346%)  route 0.083ns (26.654%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.562    -0.525    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X15Y89         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y89         FDRE (Prop_fdre_C_Q)         0.128    -0.397 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[4]/Q
                         net (fo=1, routed)           0.083    -0.314    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg_n_0_[4]
    SLICE_X15Y89         LUT3 (Prop_lut3_I2_O)        0.101    -0.213 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    hdmi_ctrl_inst/par2ser_inst3/data_rise_s[3]_i_1_n_0
    SLICE_X15Y89         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.831    -0.294    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X15Y89         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[3]/C
                         clock pessimism             -0.231    -0.525    
    SLICE_X15Y89         FDRE (Hold_fdre_C_D)         0.107    -0.418    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.189ns (55.989%)  route 0.149ns (44.011%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.217ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.557    -0.530    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X29Y85         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/Q
                         net (fo=1, routed)           0.149    -0.241    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg_n_0_[2]
    SLICE_X28Y85         LUT3 (Prop_lut3_I2_O)        0.048    -0.193 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    hdmi_ctrl_inst/par2ser_inst2/data_rise_s[1]_i_1_n_0
    SLICE_X28Y85         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.826    -0.300    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X28Y85         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/C
                         clock pessimism             -0.217    -0.517    
    SLICE_X28Y85         FDRE (Hold_fdre_C_D)         0.107    -0.410    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.128ns (49.462%)  route 0.131ns (50.538%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.665    -0.422    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.128    -0.294 r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[3]/Q
                         net (fo=2, routed)           0.131    -0.163    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg_n_0_[3]
    SLICE_X0Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.938    -0.188    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X0Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]/C
                         clock pessimism             -0.221    -0.409    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.021    -0.388    hdmi_ctrl_inst/par2ser_inst4/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.388    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.212ns (59.124%)  route 0.147ns (40.876%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.562    -0.525    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X12Y89         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y89         FDRE (Prop_fdre_C_Q)         0.164    -0.361 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]/Q
                         net (fo=1, routed)           0.147    -0.215    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg_n_0_[4]
    SLICE_X12Y89         LUT3 (Prop_lut3_I2_O)        0.048    -0.167 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    hdmi_ctrl_inst/par2ser_inst3/data_fall_s[3]_i_1_n_0
    SLICE_X12Y89         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.831    -0.294    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X12Y89         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/C
                         clock pessimism             -0.231    -0.525    
    SLICE_X12Y89         FDRE (Hold_fdre_C_D)         0.131    -0.394    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.394    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.141ns (45.766%)  route 0.167ns (54.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.221ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.665    -0.422    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X1Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y128         FDRE (Prop_fdre_C_Q)         0.141    -0.281 r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[2]/Q
                         net (fo=1, routed)           0.167    -0.114    hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg_n_0_[2]
    SLICE_X0Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.938    -0.188    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X0Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[1]/C
                         clock pessimism             -0.221    -0.409    
    SLICE_X0Y128         FDRE (Hold_fdre_C_D)         0.066    -0.343    hdmi_ctrl_inst/par2ser_inst4/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.595%)  route 0.158ns (46.405%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.556    -0.531    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X31Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/Q
                         net (fo=1, routed)           0.158    -0.232    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg_n_0_[2]
    SLICE_X31Y83         LUT3 (Prop_lut3_I2_O)        0.042    -0.190 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.190    hdmi_ctrl_inst/par2ser_inst1/data_rise_s[1]_i_1_n_0
    SLICE_X31Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.822    -0.303    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X31Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]/C
                         clock pessimism             -0.228    -0.531    
    SLICE_X31Y83         FDRE (Hold_fdre_C_D)         0.107    -0.424    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst4/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.030%)  route 0.162ns (43.970%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.188ns
    Source Clock Delay      (SCD):    -0.422ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.665    -0.422    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X2Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y128         FDRE (Prop_fdre_C_Q)         0.164    -0.258 r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[1]/Q
                         net (fo=2, routed)           0.162    -0.095    hdmi_ctrl_inst/par2ser_inst4/cnt_reg_n_0_[1]
    SLICE_X2Y128         LUT2 (Prop_lut2_I1_O)        0.043    -0.052 r  hdmi_ctrl_inst/par2ser_inst4/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.052    hdmi_ctrl_inst/par2ser_inst4/cnt[2]_i_1_n_0
    SLICE_X2Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.938    -0.188    hdmi_ctrl_inst/par2ser_inst4/c1_5x
    SLICE_X2Y128         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]/C
                         clock pessimism             -0.234    -0.422    
    SLICE_X2Y128         FDRE (Hold_fdre_C_D)         0.131    -0.291    hdmi_ctrl_inst/par2ser_inst4/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst1/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.207ns (56.030%)  route 0.162ns (43.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.304ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.555    -0.532    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X30Y82         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y82         FDRE (Prop_fdre_C_Q)         0.164    -0.368 r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[1]/Q
                         net (fo=2, routed)           0.162    -0.206    hdmi_ctrl_inst/par2ser_inst1/cnt_reg_n_0_[1]
    SLICE_X30Y82         LUT3 (Prop_lut3_I0_O)        0.043    -0.163 r  hdmi_ctrl_inst/par2ser_inst1/cnt[2]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.163    hdmi_ctrl_inst/par2ser_inst1/cnt[2]_i_1__2_n_0
    SLICE_X30Y82         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.821    -0.304    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X30Y82         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
                         clock pessimism             -0.228    -0.532    
    SLICE_X30Y82         FDRE (Hold_fdre_C_D)         0.131    -0.401    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.163    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/par2ser_inst2/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c1_5x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.184ns (52.289%)  route 0.168ns (47.711%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.557    -0.530    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X29Y85         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  hdmi_ctrl_inst/par2ser_inst2/cnt_reg[0]/Q
                         net (fo=3, routed)           0.168    -0.221    hdmi_ctrl_inst/par2ser_inst2/cnt_reg_n_0_[0]
    SLICE_X29Y85         LUT3 (Prop_lut3_I1_O)        0.043    -0.178 r  hdmi_ctrl_inst/par2ser_inst2/cnt[2]_i_1__3/O
                         net (fo=1, routed)           0.000    -0.178    hdmi_ctrl_inst/par2ser_inst2/cnt[2]_i_1__3_n_0
    SLICE_X29Y85         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.826    -0.300    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X29Y85         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]/C
                         clock pessimism             -0.230    -0.530    
    SLICE_X29Y85         FDRE (Hold_fdre_C_D)         0.107    -0.423    hdmi_ctrl_inst/par2ser_inst2/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.245    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c1_5x_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         8.000       6.408      BUFGCTRL_X0Y0   clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/I
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y130   hdmi_ctrl_inst/par2ser_inst1/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y132   hdmi_ctrl_inst/par2ser_inst2/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y116   hdmi_ctrl_inst/par2ser_inst3/ODDR_inst/C
Min Period        n/a     ODDR/C             n/a            1.474         8.000       6.526      OLOGIC_X0Y128   hdmi_ctrl_inst/par2ser_inst4/ODDR_inst/C
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X31Y83    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X30Y82    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X30Y82    hdmi_ctrl_inst/par2ser_inst1/cnt_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         8.000       7.000      SLICE_X31Y84    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       8.000       152.000    PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X15Y89    hdmi_ctrl_inst/par2ser_inst3/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X15Y89    hdmi_ctrl_inst/par2ser_inst3/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X15Y89    hdmi_ctrl_inst/par2ser_inst3/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X12Y89    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X12Y89    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X12Y89    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X12Y89    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X12Y89    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[4]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X12Y89    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X12Y89    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X28Y87    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X28Y87    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X28Y87    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X28Y87    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X28Y87    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X15Y89    hdmi_ctrl_inst/par2ser_inst3/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X15Y89    hdmi_ctrl_inst/par2ser_inst3/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X15Y89    hdmi_ctrl_inst/par2ser_inst3/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X12Y89    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         4.000       3.500      SLICE_X12Y89    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         40.000      38.408     BUFGCTRL_X0Y2   clk_gen_inst/clk_wiz_0_inst/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y0  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  c0_1x_clk_wiz_0
  To Clock:  c1_5x_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.256ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.256ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.288ns  (logic 0.538ns (23.515%)  route 1.750ns (76.485%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 6.546 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.875ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.355    -1.875    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X12Y88         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDCE (Prop_fdce_C_Q)         0.433    -1.442 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[4]/Q
                         net (fo=1, routed)           1.750     0.307    hdmi_ctrl_inst/par2ser_inst3/Q[4]
    SLICE_X15Y89         LUT3 (Prop_lut3_I0_O)        0.105     0.412 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.412    hdmi_ctrl_inst/par2ser_inst3/data_rise_s[2]_i_1_n_0
    SLICE_X15Y89         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.246     6.546    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X15Y89         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]/C
                         clock pessimism             -0.604     5.942    
                         clock uncertainty           -0.306     5.637    
    SLICE_X15Y89         FDRE (Setup_fdre_C_D)        0.032     5.669    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          5.669    
                         arrival time                          -0.412    
  -------------------------------------------------------------------
                         slack                                  5.256    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.170ns  (logic 0.538ns (24.792%)  route 1.632ns (75.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.458ns = ( 6.542 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.880ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.350    -1.880    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X30Y87         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y87         FDCE (Prop_fdce_C_Q)         0.433    -1.447 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[9]/Q
                         net (fo=1, routed)           1.632     0.185    hdmi_ctrl_inst/par2ser_inst2/Q[9]
    SLICE_X28Y87         LUT2 (Prop_lut2_I1_O)        0.105     0.290 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s[4]_i_1/O
                         net (fo=1, routed)           0.000     0.290    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[4]_i_1_n_0
    SLICE_X28Y87         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.242     6.542    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X28Y87         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]/C
                         clock pessimism             -0.604     5.938    
                         clock uncertainty           -0.306     5.633    
    SLICE_X28Y87         FDRE (Setup_fdre_C_D)        0.032     5.665    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[4]
  -------------------------------------------------------------------
                         required time                          5.665    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.454ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.092ns  (logic 0.538ns (25.716%)  route 1.554ns (74.284%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 6.540 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.883ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.347    -1.883    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X30Y85         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDCE (Prop_fdce_C_Q)         0.433    -1.450 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[4]/Q
                         net (fo=1, routed)           1.554     0.104    hdmi_ctrl_inst/par2ser_inst2/Q[4]
    SLICE_X29Y85         LUT3 (Prop_lut3_I0_O)        0.105     0.209 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.209    hdmi_ctrl_inst/par2ser_inst2/data_rise_s[2]_i_1_n_0
    SLICE_X29Y85         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.240     6.540    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X29Y85         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]/C
                         clock pessimism             -0.604     5.936    
                         clock uncertainty           -0.306     5.631    
    SLICE_X29Y85         FDRE (Setup_fdre_C_D)        0.032     5.663    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                          5.663    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  5.454    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.484ns (23.155%)  route 1.606ns (76.845%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 6.538 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.884ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.346    -1.884    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X32Y84         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDCE (Prop_fdce_C_Q)         0.379    -1.505 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[9]/Q
                         net (fo=1, routed)           1.606     0.101    hdmi_ctrl_inst/par2ser_inst1/Q[9]
    SLICE_X31Y84         LUT2 (Prop_lut2_I1_O)        0.105     0.206 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[4]_i_1/O
                         net (fo=1, routed)           0.000     0.206    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[4]_i_1_n_0
    SLICE_X31Y84         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.238     6.538    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X31Y84         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]/C
                         clock pessimism             -0.604     5.934    
                         clock uncertainty           -0.306     5.629    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)        0.032     5.661    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[4]
  -------------------------------------------------------------------
                         required time                          5.661    
                         arrival time                          -0.206    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.459ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.159ns  (logic 0.555ns (25.701%)  route 1.604ns (74.299%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 6.546 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.875ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.355    -1.875    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X14Y88         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDCE (Prop_fdce_C_Q)         0.433    -1.442 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[2]/Q
                         net (fo=1, routed)           1.604     0.162    hdmi_ctrl_inst/par2ser_inst3/Q[2]
    SLICE_X12Y89         LUT3 (Prop_lut3_I0_O)        0.122     0.284 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.284    hdmi_ctrl_inst/par2ser_inst3/data_rise_s[1]_i_1_n_0
    SLICE_X12Y89         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.246     6.546    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X12Y89         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/C
                         clock pessimism             -0.604     5.942    
                         clock uncertainty           -0.306     5.637    
    SLICE_X12Y89         FDRE (Setup_fdre_C_D)        0.106     5.743    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          5.743    
                         arrival time                          -0.284    
  -------------------------------------------------------------------
                         slack                                  5.459    

Slack (MET) :             5.486ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.132ns  (logic 0.549ns (25.745%)  route 1.583ns (74.255%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 6.546 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.875ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.355    -1.875    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X12Y88         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDCE (Prop_fdce_C_Q)         0.433    -1.442 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[7]/Q
                         net (fo=1, routed)           1.583     0.141    hdmi_ctrl_inst/par2ser_inst3/Q[7]
    SLICE_X12Y89         LUT3 (Prop_lut3_I0_O)        0.116     0.257 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.257    hdmi_ctrl_inst/par2ser_inst3/data_fall_s[3]_i_1_n_0
    SLICE_X12Y89         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.246     6.546    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X12Y89         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]/C
                         clock pessimism             -0.604     5.942    
                         clock uncertainty           -0.306     5.637    
    SLICE_X12Y89         FDRE (Setup_fdre_C_D)        0.106     5.743    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                          5.743    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  5.486    

Slack (MET) :             5.490ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.094ns  (logic 0.538ns (25.690%)  route 1.556ns (74.310%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.454ns = ( 6.546 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.875ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.355    -1.875    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X12Y88         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y88         FDCE (Prop_fdce_C_Q)         0.433    -1.442 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[1]/Q
                         net (fo=1, routed)           1.556     0.114    hdmi_ctrl_inst/par2ser_inst3/Q[1]
    SLICE_X12Y89         LUT3 (Prop_lut3_I0_O)        0.105     0.219 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s[0]_i_1/O
                         net (fo=1, routed)           0.000     0.219    hdmi_ctrl_inst/par2ser_inst3/data_fall_s[0]_i_1_n_0
    SLICE_X12Y89         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.246     6.546    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X12Y89         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]/C
                         clock pessimism             -0.604     5.942    
                         clock uncertainty           -0.306     5.637    
    SLICE_X12Y89         FDRE (Setup_fdre_C_D)        0.072     5.709    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[0]
  -------------------------------------------------------------------
                         required time                          5.709    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  5.490    

Slack (MET) :             5.496ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.089ns  (logic 0.646ns (30.931%)  route 1.443ns (69.069%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 6.540 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.884ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.346    -1.884    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X30Y84         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDCE (Prop_fdce_C_Q)         0.398    -1.486 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[8]/Q
                         net (fo=1, routed)           1.443    -0.044    hdmi_ctrl_inst/par2ser_inst2/Q[8]
    SLICE_X29Y85         LUT2 (Prop_lut2_I1_O)        0.248     0.204 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[4]_i_1/O
                         net (fo=1, routed)           0.000     0.204    hdmi_ctrl_inst/par2ser_inst2/data_rise_s[4]_i_1_n_0
    SLICE_X29Y85         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.240     6.540    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X29Y85         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/C
                         clock pessimism             -0.604     5.936    
                         clock uncertainty           -0.306     5.631    
    SLICE_X29Y85         FDRE (Setup_fdre_C_D)        0.069     5.700    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                          5.700    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  5.496    

Slack (MET) :             5.507ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.076ns  (logic 0.548ns (26.398%)  route 1.528ns (73.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 6.538 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.885ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.345    -1.885    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X30Y83         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDCE (Prop_fdce_C_Q)         0.433    -1.452 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[6]/Q
                         net (fo=1, routed)           1.528     0.075    hdmi_ctrl_inst/par2ser_inst1/Q[6]
    SLICE_X31Y83         LUT3 (Prop_lut3_I0_O)        0.115     0.190 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.190    hdmi_ctrl_inst/par2ser_inst1/data_rise_s[3]_i_1_n_0
    SLICE_X31Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.238     6.538    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X31Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]/C
                         clock pessimism             -0.604     5.934    
                         clock uncertainty           -0.306     5.629    
    SLICE_X31Y83         FDRE (Setup_fdre_C_D)        0.069     5.698    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                          5.698    
                         arrival time                          -0.190    
  -------------------------------------------------------------------
                         slack                                  5.507    

Slack (MET) :             5.508ns  (required time - arrival time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (c1_5x_clk_wiz_0 rise@8.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.075ns  (logic 0.552ns (26.601%)  route 1.523ns (73.399%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.460ns = ( 6.540 - 8.000 ) 
    Source Clock Delay      (SCD):    -1.883ns
    Clock Pessimism Removal (CPR):    -0.604ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.432     1.432 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.080     2.512    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.242    -4.730 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -3.312    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -3.231 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         1.347    -1.883    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X30Y85         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDCE (Prop_fdce_C_Q)         0.433    -1.450 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[2]/Q
                         net (fo=1, routed)           1.523     0.073    hdmi_ctrl_inst/par2ser_inst2/Q[2]
    SLICE_X28Y85         LUT3 (Prop_lut3_I0_O)        0.119     0.192 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.192    hdmi_ctrl_inst/par2ser_inst2/data_rise_s[1]_i_1_n_0
    SLICE_X28Y85         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      8.000     8.000 r  
    R4                                                0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         1.366     9.366 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.019    10.384    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -6.511     3.873 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.349     5.223    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     5.300 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          1.240     6.540    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X28Y85         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]/C
                         clock pessimism             -0.604     5.936    
                         clock uncertainty           -0.306     5.631    
    SLICE_X28Y85         FDRE (Setup_fdre_C_D)        0.069     5.700    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                          5.700    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  5.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.838ns  (logic 0.186ns (22.193%)  route 0.652ns (77.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.555    -0.532    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X31Y82         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[4]/Q
                         net (fo=1, routed)           0.652     0.261    hdmi_ctrl_inst/par2ser_inst1/Q[4]
    SLICE_X31Y83         LUT3 (Prop_lut3_I0_O)        0.045     0.306 r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.306    hdmi_ctrl_inst/par2ser_inst1/data_rise_s[2]_i_1_n_0
    SLICE_X31Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.822    -0.303    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X31Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]/C
                         clock pessimism              0.087    -0.217    
                         clock uncertainty            0.306     0.089    
    SLICE_X31Y83         FDRE (Hold_fdre_C_D)         0.092     0.181    hdmi_ctrl_inst/par2ser_inst1/data_rise_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.840ns  (logic 0.186ns (22.137%)  route 0.654ns (77.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.555    -0.532    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X31Y82         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDCE (Prop_fdce_C_Q)         0.141    -0.391 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[5]/Q
                         net (fo=1, routed)           0.654     0.263    hdmi_ctrl_inst/par2ser_inst1/Q[5]
    SLICE_X31Y83         LUT3 (Prop_lut3_I0_O)        0.045     0.308 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.308    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[2]_i_1_n_0
    SLICE_X31Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.822    -0.303    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X31Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]/C
                         clock pessimism              0.087    -0.217    
                         clock uncertainty            0.306     0.089    
    SLICE_X31Y83         FDRE (Hold_fdre_C_D)         0.092     0.181    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.181    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.185ns (21.603%)  route 0.671ns (78.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.302ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.557    -0.530    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X32Y84         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y84         FDCE (Prop_fdce_C_Q)         0.141    -0.389 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[3]/Q
                         net (fo=1, routed)           0.671     0.282    hdmi_ctrl_inst/par2ser_inst1/Q[3]
    SLICE_X31Y84         LUT3 (Prop_lut3_I0_O)        0.044     0.326 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.326    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[1]_i_1_n_0
    SLICE_X31Y84         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.823    -0.302    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X31Y84         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]/C
                         clock pessimism              0.087    -0.216    
                         clock uncertainty            0.306     0.090    
    SLICE_X31Y84         FDRE (Hold_fdre_C_D)         0.107     0.197    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.326    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.861ns  (logic 0.208ns (24.160%)  route 0.653ns (75.840%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.557    -0.530    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X30Y86         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[3]/Q
                         net (fo=1, routed)           0.653     0.287    hdmi_ctrl_inst/par2ser_inst2/Q[3]
    SLICE_X28Y87         LUT3 (Prop_lut3_I0_O)        0.044     0.331 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.331    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[1]_i_1_n_0
    SLICE_X28Y87         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.827    -0.299    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X28Y87         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]/C
                         clock pessimism              0.087    -0.213    
                         clock uncertainty            0.306     0.093    
    SLICE_X28Y87         FDRE (Hold_fdre_C_D)         0.107     0.200    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.200    
                         arrival time                           0.331    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.885ns  (logic 0.211ns (23.830%)  route 0.674ns (76.170%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.562    -0.525    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X14Y88         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y88         FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[2]/Q
                         net (fo=1, routed)           0.674     0.313    hdmi_ctrl_inst/par2ser_inst3/Q[2]
    SLICE_X12Y89         LUT3 (Prop_lut3_I0_O)        0.047     0.360 r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s[1]_i_1/O
                         net (fo=1, routed)           0.000     0.360    hdmi_ctrl_inst/par2ser_inst3/data_rise_s[1]_i_1_n_0
    SLICE_X12Y89         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.831    -0.294    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X12Y89         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]/C
                         clock pessimism              0.087    -0.208    
                         clock uncertainty            0.306     0.098    
    SLICE_X12Y89         FDRE (Hold_fdre_C_D)         0.131     0.229    hdmi_ctrl_inst/par2ser_inst3/data_rise_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.229    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst3/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.876ns  (logic 0.209ns (23.870%)  route 0.667ns (76.130%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.294ns
    Source Clock Delay      (SCD):    -0.525ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.562    -0.525    hdmi_ctrl_inst/encode_inst3/c0_1x
    SLICE_X14Y89         FDCE                                         r  hdmi_ctrl_inst/encode_inst3/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y89         FDCE (Prop_fdce_C_Q)         0.164    -0.361 r  hdmi_ctrl_inst/encode_inst3/data_out_reg[5]/Q
                         net (fo=1, routed)           0.667     0.305    hdmi_ctrl_inst/par2ser_inst3/Q[5]
    SLICE_X12Y89         LUT3 (Prop_lut3_I0_O)        0.045     0.350 r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.350    hdmi_ctrl_inst/par2ser_inst3/data_fall_s[2]_i_1_n_0
    SLICE_X12Y89         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.831    -0.294    hdmi_ctrl_inst/par2ser_inst3/c1_5x
    SLICE_X12Y89         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[2]/C
                         clock pessimism              0.087    -0.208    
                         clock uncertainty            0.306     0.098    
    SLICE_X12Y89         FDRE (Hold_fdre_C_D)         0.121     0.219    hdmi_ctrl_inst/par2ser_inst3/data_fall_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.219    
                         arrival time                           0.350    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst1/data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.207ns (24.081%)  route 0.653ns (75.919%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.303ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.556    -0.531    hdmi_ctrl_inst/encode_inst1/c0_1x
    SLICE_X30Y83         FDCE                                         r  hdmi_ctrl_inst/encode_inst1/data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDCE (Prop_fdce_C_Q)         0.164    -0.367 r  hdmi_ctrl_inst/encode_inst1/data_out_reg[7]/Q
                         net (fo=1, routed)           0.653     0.285    hdmi_ctrl_inst/par2ser_inst1/Q[7]
    SLICE_X31Y83         LUT3 (Prop_lut3_I0_O)        0.043     0.328 r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.328    hdmi_ctrl_inst/par2ser_inst1/data_fall_s[3]_i_1_n_0
    SLICE_X31Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.822    -0.303    hdmi_ctrl_inst/par2ser_inst1/c1_5x
    SLICE_X31Y83         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]/C
                         clock pessimism              0.087    -0.217    
                         clock uncertainty            0.306     0.089    
    SLICE_X31Y83         FDRE (Hold_fdre_C_D)         0.107     0.196    hdmi_ctrl_inst/par2ser_inst1/data_fall_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.196    
                         arrival time                           0.328    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.209ns (24.519%)  route 0.643ns (75.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.299ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.557    -0.530    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X30Y86         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y86         FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[5]/Q
                         net (fo=1, routed)           0.643     0.277    hdmi_ctrl_inst/par2ser_inst2/Q[5]
    SLICE_X28Y87         LUT3 (Prop_lut3_I0_O)        0.045     0.322 r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s[2]_i_1/O
                         net (fo=1, routed)           0.000     0.322    hdmi_ctrl_inst/par2ser_inst2/data_fall_s[2]_i_1_n_0
    SLICE_X28Y87         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.827    -0.299    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X28Y87         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]/C
                         clock pessimism              0.087    -0.213    
                         clock uncertainty            0.306     0.093    
    SLICE_X28Y87         FDRE (Hold_fdre_C_D)         0.092     0.185    hdmi_ctrl_inst/par2ser_inst2/data_fall_s_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.185    
                         arrival time                           0.322    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.245ns (28.242%)  route 0.623ns (71.758%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.557    -0.530    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X30Y84         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y84         FDCE (Prop_fdce_C_Q)         0.148    -0.382 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[8]/Q
                         net (fo=1, routed)           0.623     0.240    hdmi_ctrl_inst/par2ser_inst2/Q[8]
    SLICE_X29Y85         LUT2 (Prop_lut2_I1_O)        0.097     0.337 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[4]_i_1/O
                         net (fo=1, routed)           0.000     0.337    hdmi_ctrl_inst/par2ser_inst2/data_rise_s[4]_i_1_n_0
    SLICE_X29Y85         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.826    -0.300    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X29Y85         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]/C
                         clock pessimism              0.087    -0.214    
                         clock uncertainty            0.306     0.092    
    SLICE_X29Y85         FDRE (Hold_fdre_C_D)         0.107     0.199    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.337    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_1x_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by c1_5x_clk_wiz_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             c1_5x_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c1_5x_clk_wiz_0 rise@0.000ns - c0_1x_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.868ns  (logic 0.208ns (23.950%)  route 0.660ns (76.050%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.300ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.087ns
  Clock Uncertainty:      0.306ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.364ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_1x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.269     0.269 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.709    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.614 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.113    clk_gen_inst/clk_wiz_0_inst/inst/c0_1x_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.087 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout1_buf/O
                         net (fo=287, routed)         0.557    -0.530    hdmi_ctrl_inst/encode_inst2/c0_1x
    SLICE_X30Y85         FDCE                                         r  hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDCE (Prop_fdce_C_Q)         0.164    -0.366 r  hdmi_ctrl_inst/encode_inst2/data_out_reg[6]/Q
                         net (fo=1, routed)           0.660     0.294    hdmi_ctrl_inst/par2ser_inst2/Q[6]
    SLICE_X29Y85         LUT3 (Prop_lut3_I0_O)        0.044     0.338 r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s[3]_i_1/O
                         net (fo=1, routed)           0.000     0.338    hdmi_ctrl_inst/par2ser_inst2/data_rise_s[3]_i_1_n_0
    SLICE_X29Y85         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c1_5x_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk
    R4                   IBUF (Prop_ibuf_I_O)         0.457     0.457 r  clk_gen_inst/clk_wiz_0_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.938    clk_gen_inst/clk_wiz_0_inst/inst/sys_clk_clk_wiz_0
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.700 r  clk_gen_inst/clk_wiz_0_inst/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.155    clk_gen_inst/clk_wiz_0_inst/inst/c1_5x_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.126 r  clk_gen_inst/clk_wiz_0_inst/inst/clkout2_buf/O
                         net (fo=54, routed)          0.826    -0.300    hdmi_ctrl_inst/par2ser_inst2/c1_5x
    SLICE_X29Y85         FDRE                                         r  hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]/C
                         clock pessimism              0.087    -0.214    
                         clock uncertainty            0.306     0.092    
    SLICE_X29Y85         FDRE (Hold_fdre_C_D)         0.107     0.199    hdmi_ctrl_inst/par2ser_inst2/data_rise_s_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.338    
  -------------------------------------------------------------------
                         slack                                  0.139    





