#-----------------------------------------------------------
# Vivado v2018.3.1_AR71948 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Fri Aug 21 19:36:19 2020
# Process ID: 3887
# Current directory: /home/wei/casper/casper_mlib/tutorials_devel/zcu111
# Command line: vivado -jou /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/vivado.jou -log /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/vivado.log -mode batch -source /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/gogogo.tcl
# Log file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/vivado.log
# Journal file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/vivado.jou
#-----------------------------------------------------------
source /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/gogogo.tcl
# puts "Starting tcl script"
Starting tcl script
# create_project -f myproj /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj -part xczu28dr-ffvg1517-2-e
# set_property target_language VHDL [current_project]
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/top.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_3/ADC1_R2R_2048.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
import_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1483.688 ; gain = 86.746 ; free physical = 3454 ; free virtual = 28808
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_3/ADC2_R2R_2048.xci
import_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1489.688 ; gain = 6.000 ; free physical = 3447 ; free virtual = 28802
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_3/ADC4_R2R_2048.xci
import_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1495.688 ; gain = 6.000 ; free physical = 3442 ; free virtual = 28797
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_3/ADC8_R2R_2048.xci
import_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1500.688 ; gain = 5.000 ; free physical = 3435 ; free virtual = 28791
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_3/ADC1_R2R_4096.xci
import_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1506.688 ; gain = 6.000 ; free physical = 3424 ; free virtual = 28780
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_3/ADC2_R2R_4096.xci
import_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1512.688 ; gain = 6.000 ; free physical = 3418 ; free virtual = 28775
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_3/ADC4_R2R_4096.xci
import_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1517.688 ; gain = 5.000 ; free physical = 3412 ; free virtual = 28770
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_3/ADC8_R2R_4096.xci
import_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1523.688 ; gain = 6.000 ; free physical = 3406 ; free virtual = 28764
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/sys_block
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/sysgen/hdl_netlist/rfdc_multi_eight_adcs_2048gsps.srcs/sources_1/imports/sysgen
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/sysgen/hdl_netlist/rfdc_multi_eight_adcs_2048gsps.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2.xci
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/sysgen/hdl_netlist/rfdc_multi_eight_adcs_2048gsps.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1.xci
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/sysgen/hdl_netlist/rfdc_multi_eight_adcs_2048gsps.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0.xci
# import_files -force -fileset constrs_1 /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/user_const.xdc
# set_property top top [current_fileset]
# update_compile_order -fileset sources_1
# if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
# file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
# }
# upgrade_ip -quiet [get_ips *]
# set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_1]
# source /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2018.3
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xczu28dr-ffvg1517-2-e
## }
## variable design_name
## set design_name zcu111
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD_TCL-3] Currently there is no design <zcu111> in project, so creating one...
Wrote  : </home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/zcu111.bd> 
INFO: [BD_TCL-4] Making design <zcu111> as current_bd_design.
## common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "zcu111".
## if { $nRet != 0 } {
##    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:axi_protocol_converter:2.1\
## xilinx.com:ip:proc_sys_reset:5.0\
## xilinx.com:ip:zynq_ultra_ps_e:3.2\
## "
## 
##    set list_ips_missing ""
##    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_protocol_converter:2.1 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:zynq_ultra_ps_e:3.2  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set M_AXI [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.HAS_BURST {0} \
##    CONFIG.HAS_CACHE {0} \
##    CONFIG.HAS_LOCK {0} \
##    CONFIG.HAS_QOS {0} \
##    CONFIG.HAS_REGION {0} \
##    CONFIG.PROTOCOL {AXI4LITE} \
##    ] $M_AXI
##   set M_AXI_RFDC [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_RFDC ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.FREQ_HZ {99999001} \
##    CONFIG.HAS_BURST {0} \
##    CONFIG.HAS_CACHE {0} \
##    CONFIG.HAS_LOCK {0} \
##    CONFIG.HAS_QOS {0} \
##    CONFIG.HAS_REGION {0} \
##    CONFIG.PROTOCOL {AXI4LITE} \
##    ] $M_AXI_RFDC
## 
##   # Create ports
##   set axil_clk [ create_bd_port -dir O -type clk axil_clk ]
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {M_AXI} \
##  ] $axil_clk
##   set axil_rst [ create_bd_port -dir O -from 0 -to 0 -type rst axil_rst ]
##   set axil_rst_n [ create_bd_port -dir O -from 0 -to 0 -type rst axil_rst_n ]
## 
##   # Create instance: axi_interconnect_0, and set properties
##   set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
## 
##   # Create instance: axi_protocol_convert_1, and set properties
##   set axi_protocol_convert_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_convert_1 ]
## 
##   # Create instance: axi_protocol_convert_2, and set properties
##   set axi_protocol_convert_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_convert_2 ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {40} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.MI_PROTOCOL {AXI4LITE} \
##    CONFIG.SI_PROTOCOL {AXI4} \
##    CONFIG.TRANSLATION_MODE {2} \
##  ] $axi_protocol_convert_2
## 
##   # Create instance: proc_sys_reset_0, and set properties
##   set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]
## 
##   # Create instance: zynq_ultra_ps_e_0, and set properties
##   set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.2 zynq_ultra_ps_e_0 ]
##   set_property -dict [ list \
##    CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_DDR_RAM_HIGHADDR {0xFFFFFFFF} \
##    CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000} \
##    CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
##    CONFIG.PSU_MIO_0_DIRECTION {out} \
##    CONFIG.PSU_MIO_0_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_10_DIRECTION {inout} \
##    CONFIG.PSU_MIO_11_DIRECTION {inout} \
##    CONFIG.PSU_MIO_12_DIRECTION {out} \
##    CONFIG.PSU_MIO_12_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_13_DIRECTION {inout} \
##    CONFIG.PSU_MIO_14_DIRECTION {inout} \
##    CONFIG.PSU_MIO_15_DIRECTION {inout} \
##    CONFIG.PSU_MIO_16_DIRECTION {inout} \
##    CONFIG.PSU_MIO_17_DIRECTION {inout} \
##    CONFIG.PSU_MIO_18_DIRECTION {in} \
##    CONFIG.PSU_MIO_18_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_18_SLEW {slow} \
##    CONFIG.PSU_MIO_19_DIRECTION {out} \
##    CONFIG.PSU_MIO_19_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_1_DIRECTION {inout} \
##    CONFIG.PSU_MIO_20_DIRECTION {inout} \
##    CONFIG.PSU_MIO_21_DIRECTION {inout} \
##    CONFIG.PSU_MIO_22_DIRECTION {inout} \
##    CONFIG.PSU_MIO_23_DIRECTION {inout} \
##    CONFIG.PSU_MIO_24_DIRECTION {inout} \
##    CONFIG.PSU_MIO_25_DIRECTION {inout} \
##    CONFIG.PSU_MIO_26_DIRECTION {inout} \
##    CONFIG.PSU_MIO_27_DIRECTION {out} \
##    CONFIG.PSU_MIO_27_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_28_DIRECTION {in} \
##    CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_28_SLEW {slow} \
##    CONFIG.PSU_MIO_29_DIRECTION {out} \
##    CONFIG.PSU_MIO_29_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_2_DIRECTION {inout} \
##    CONFIG.PSU_MIO_30_DIRECTION {in} \
##    CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_30_SLEW {slow} \
##    CONFIG.PSU_MIO_31_DIRECTION {inout} \
##    CONFIG.PSU_MIO_32_DIRECTION {out} \
##    CONFIG.PSU_MIO_32_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_33_DIRECTION {out} \
##    CONFIG.PSU_MIO_33_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_34_DIRECTION {out} \
##    CONFIG.PSU_MIO_34_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_35_DIRECTION {out} \
##    CONFIG.PSU_MIO_35_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_36_DIRECTION {out} \
##    CONFIG.PSU_MIO_36_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_37_DIRECTION {out} \
##    CONFIG.PSU_MIO_37_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_38_DIRECTION {inout} \
##    CONFIG.PSU_MIO_39_DIRECTION {inout} \
##    CONFIG.PSU_MIO_3_DIRECTION {inout} \
##    CONFIG.PSU_MIO_40_DIRECTION {inout} \
##    CONFIG.PSU_MIO_41_DIRECTION {inout} \
##    CONFIG.PSU_MIO_42_DIRECTION {inout} \
##    CONFIG.PSU_MIO_43_DIRECTION {inout} \
##    CONFIG.PSU_MIO_44_DIRECTION {inout} \
##    CONFIG.PSU_MIO_45_DIRECTION {in} \
##    CONFIG.PSU_MIO_45_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_45_SLEW {slow} \
##    CONFIG.PSU_MIO_46_DIRECTION {inout} \
##    CONFIG.PSU_MIO_47_DIRECTION {inout} \
##    CONFIG.PSU_MIO_48_DIRECTION {inout} \
##    CONFIG.PSU_MIO_49_DIRECTION {inout} \
##    CONFIG.PSU_MIO_4_DIRECTION {inout} \
##    CONFIG.PSU_MIO_50_DIRECTION {inout} \
##    CONFIG.PSU_MIO_51_DIRECTION {out} \
##    CONFIG.PSU_MIO_51_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_52_DIRECTION {in} \
##    CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_52_SLEW {slow} \
##    CONFIG.PSU_MIO_53_DIRECTION {in} \
##    CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_53_SLEW {slow} \
##    CONFIG.PSU_MIO_54_DIRECTION {inout} \
##    CONFIG.PSU_MIO_55_DIRECTION {in} \
##    CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_55_SLEW {slow} \
##    CONFIG.PSU_MIO_56_DIRECTION {inout} \
##    CONFIG.PSU_MIO_57_DIRECTION {inout} \
##    CONFIG.PSU_MIO_58_DIRECTION {out} \
##    CONFIG.PSU_MIO_58_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_59_DIRECTION {inout} \
##    CONFIG.PSU_MIO_5_DIRECTION {out} \
##    CONFIG.PSU_MIO_5_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_60_DIRECTION {inout} \
##    CONFIG.PSU_MIO_61_DIRECTION {inout} \
##    CONFIG.PSU_MIO_62_DIRECTION {inout} \
##    CONFIG.PSU_MIO_63_DIRECTION {inout} \
##    CONFIG.PSU_MIO_64_DIRECTION {out} \
##    CONFIG.PSU_MIO_64_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_65_DIRECTION {out} \
##    CONFIG.PSU_MIO_65_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_66_DIRECTION {out} \
##    CONFIG.PSU_MIO_66_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_67_DIRECTION {out} \
##    CONFIG.PSU_MIO_67_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_68_DIRECTION {out} \
##    CONFIG.PSU_MIO_68_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_69_DIRECTION {out} \
##    CONFIG.PSU_MIO_69_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_6_DIRECTION {out} \
##    CONFIG.PSU_MIO_6_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_70_DIRECTION {in} \
##    CONFIG.PSU_MIO_70_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_70_SLEW {slow} \
##    CONFIG.PSU_MIO_71_DIRECTION {in} \
##    CONFIG.PSU_MIO_71_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_71_SLEW {slow} \
##    CONFIG.PSU_MIO_72_DIRECTION {in} \
##    CONFIG.PSU_MIO_72_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_72_SLEW {slow} \
##    CONFIG.PSU_MIO_73_DIRECTION {in} \
##    CONFIG.PSU_MIO_73_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_73_SLEW {slow} \
##    CONFIG.PSU_MIO_74_DIRECTION {in} \
##    CONFIG.PSU_MIO_74_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_74_SLEW {slow} \
##    CONFIG.PSU_MIO_75_DIRECTION {in} \
##    CONFIG.PSU_MIO_75_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_75_SLEW {slow} \
##    CONFIG.PSU_MIO_76_DIRECTION {out} \
##    CONFIG.PSU_MIO_76_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_77_DIRECTION {inout} \
##    CONFIG.PSU_MIO_7_DIRECTION {out} \
##    CONFIG.PSU_MIO_7_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_8_DIRECTION {inout} \
##    CONFIG.PSU_MIO_9_DIRECTION {inout} \
##    CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3} \
##    CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out} \
##    CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {8} \
##    CONFIG.PSU__ACT_DDR_FREQ_MHZ {1066.656006} \
##    CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0} \
##    CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1199.988037} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1200} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {72} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {533.328003} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1067} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {599.994019} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {64} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {24.999750} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {0} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.785446} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {14} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {299.997009} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {0} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {599.994019} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {1} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.328003} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.33} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {90} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.999500} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {30} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.984985} \
##    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {124.998749} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {90} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.498123} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {8} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {124.998749} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {125} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {45} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.498123} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {8} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {19.999800} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {25} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {3} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB3__ENABLE {1} \
##    CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {1} \
##    CONFIG.PSU__DDRC__ADDR_MIRROR {0} \
##    CONFIG.PSU__DDRC__BANK_ADDR_COUNT {2} \
##    CONFIG.PSU__DDRC__BG_ADDR_COUNT {1} \
##    CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL} \
##    CONFIG.PSU__DDRC__BUS_WIDTH {64 Bit} \
##    CONFIG.PSU__DDRC__CL {15} \
##    CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} \
##    CONFIG.PSU__DDRC__COL_ADDR_COUNT {10} \
##    CONFIG.PSU__DDRC__COMPONENTS {UDIMM} \
##    CONFIG.PSU__DDRC__CWL {14} \
##    CONFIG.PSU__DDRC__DDR3L_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__DDR3_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {0} \
##    CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0} \
##    CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0} \
##    CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0} \
##    CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)} \
##    CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0} \
##    CONFIG.PSU__DDRC__DEVICE_CAPACITY {8192 MBits} \
##    CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0} \
##    CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} \
##    CONFIG.PSU__DDRC__DQMAP_0_3 {0} \
##    CONFIG.PSU__DDRC__DQMAP_12_15 {0} \
##    CONFIG.PSU__DDRC__DQMAP_16_19 {0} \
##    CONFIG.PSU__DDRC__DQMAP_20_23 {0} \
##    CONFIG.PSU__DDRC__DQMAP_24_27 {0} \
##    CONFIG.PSU__DDRC__DQMAP_28_31 {0} \
##    CONFIG.PSU__DDRC__DQMAP_32_35 {0} \
##    CONFIG.PSU__DDRC__DQMAP_36_39 {0} \
##    CONFIG.PSU__DDRC__DQMAP_40_43 {0} \
##    CONFIG.PSU__DDRC__DQMAP_44_47 {0} \
##    CONFIG.PSU__DDRC__DQMAP_48_51 {0} \
##    CONFIG.PSU__DDRC__DQMAP_4_7 {0} \
##    CONFIG.PSU__DDRC__DQMAP_52_55 {0} \
##    CONFIG.PSU__DDRC__DQMAP_56_59 {0} \
##    CONFIG.PSU__DDRC__DQMAP_60_63 {0} \
##    CONFIG.PSU__DDRC__DQMAP_64_67 {0} \
##    CONFIG.PSU__DDRC__DQMAP_68_71 {0} \
##    CONFIG.PSU__DDRC__DQMAP_8_11 {0} \
##    CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits} \
##    CONFIG.PSU__DDRC__ECC {Disabled} \
##    CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0} \
##    CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0} \
##    CONFIG.PSU__DDRC__FGRM {1X} \
##    CONFIG.PSU__DDRC__LPDDR3_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__LP_ASR {manual normal} \
##    CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4} \
##    CONFIG.PSU__DDRC__PARITY_ENABLE {0} \
##    CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} \
##    CONFIG.PSU__DDRC__PHY_DBI_MODE {0} \
##    CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0} \
##    CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16} \
##    CONFIG.PSU__DDRC__SB_TARGET {15-15-15} \
##    CONFIG.PSU__DDRC__SELF_REF_ABORT {0} \
##    CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2133P} \
##    CONFIG.PSU__DDRC__STATIC_RD_MODE {0} \
##    CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} \
##    CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} \
##    CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} \
##    CONFIG.PSU__DDRC__T_FAW {30.0} \
##    CONFIG.PSU__DDRC__T_RAS_MIN {33} \
##    CONFIG.PSU__DDRC__T_RC {47.06} \
##    CONFIG.PSU__DDRC__T_RCD {15} \
##    CONFIG.PSU__DDRC__T_RP {15} \
##    CONFIG.PSU__DDRC__VENDOR_PART {OTHERS} \
##    CONFIG.PSU__DDRC__VREF {1} \
##    CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1} \
##    CONFIG.PSU__DDR__INTERFACE__FREQMHZ {533.500} \
##    CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {1} \
##    CONFIG.PSU__DISPLAYPORT__LANE0__IO {GT Lane1} \
##    CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {1} \
##    CONFIG.PSU__DISPLAYPORT__LANE1__IO {GT Lane0} \
##    CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__DLL__ISUSED {1} \
##    CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__DPAUX__PERIPHERAL__IO {MIO 27 .. 30} \
##    CONFIG.PSU__DP__LANE_SEL {Dual Lower} \
##    CONFIG.PSU__DP__REF_CLK_FREQ {27} \
##    CONFIG.PSU__DP__REF_CLK_SEL {Ref Clk1} \
##    CONFIG.PSU__ENET3__FIFO__ENABLE {0} \
##    CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {1} \
##    CONFIG.PSU__ENET3__GRP_MDIO__IO {MIO 76 .. 77} \
##    CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__ENET3__PERIPHERAL__IO {MIO 64 .. 75} \
##    CONFIG.PSU__ENET3__PTP__ENABLE {0} \
##    CONFIG.PSU__ENET3__TSU__ENABLE {0} \
##    CONFIG.PSU__FPDMASTERS_COHERENCY {0} \
##    CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {99.999001} \
##    CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT {APB} \
##    CONFIG.PSU__FPGA_PL0_ENABLE {1} \
##    CONFIG.PSU__GEM3_COHERENCY {0} \
##    CONFIG.PSU__GEM__TSU__ENABLE {0} \
##    CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25} \
##    CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51} \
##    CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__GT__LINK_SPEED {HBR} \
##    CONFIG.PSU__GT__PRE_EMPH_LVL_4 {0} \
##    CONFIG.PSU__GT__VLT_SWNG_LVL_4 {0} \
##    CONFIG.PSU__HIGH_ADDRESS__ENABLE {1} \
##    CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 14 .. 15} \
##    CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 16 .. 17} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {99.999001} \
##    CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT {APB} \
##    CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100.000000} \
##    CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} \
##    CONFIG.PSU__MAXIGP1__DATA_WIDTH {32} \
##    CONFIG.PSU__MAXIGP2__DATA_WIDTH {32} \
##    CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0} \
##    CONFIG.PSU__PL_CLK0_BUF {TRUE} \
##    CONFIG.PSU__PMU_COHERENCY {0} \
##    CONFIG.PSU__PMU__AIBACK__ENABLE {0} \
##    CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0} \
##    CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI0__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI1__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI2__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI3__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI4__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI5__ENABLE {0} \
##    CONFIG.PSU__PMU__GPO0__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO0__IO {MIO 32} \
##    CONFIG.PSU__PMU__GPO1__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO1__IO {MIO 33} \
##    CONFIG.PSU__PMU__GPO2__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO2__IO {MIO 34} \
##    CONFIG.PSU__PMU__GPO2__POLARITY {low} \
##    CONFIG.PSU__PMU__GPO3__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO3__IO {MIO 35} \
##    CONFIG.PSU__PMU__GPO3__POLARITY {low} \
##    CONFIG.PSU__PMU__GPO4__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO4__IO {MIO 36} \
##    CONFIG.PSU__PMU__GPO4__POLARITY {low} \
##    CONFIG.PSU__PMU__GPO5__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO5__IO {MIO 37} \
##    CONFIG.PSU__PMU__GPO5__POLARITY {low} \
##    CONFIG.PSU__PMU__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__PMU__PLERROR__ENABLE {0} \
##    CONFIG.PSU__PRESET_APPLIED {1} \
##    CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1} \
##    CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|FPD;RCPU_GIC;F9000000;F900FFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1} \
##    CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333} \
##    CONFIG.PSU__QSPI_COHERENCY {0} \
##    CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {1} \
##    CONFIG.PSU__QSPI__GRP_FBCLK__IO {MIO 6} \
##    CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4} \
##    CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 12} \
##    CONFIG.PSU__QSPI__PERIPHERAL__MODE {Dual Parallel} \
##    CONFIG.PSU__SATA__LANE0__ENABLE {0} \
##    CONFIG.PSU__SATA__LANE1__ENABLE {1} \
##    CONFIG.PSU__SATA__LANE1__IO {GT Lane3} \
##    CONFIG.PSU__SATA__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SATA__REF_CLK_FREQ {125} \
##    CONFIG.PSU__SATA__REF_CLK_SEL {Ref Clk3} \
##    CONFIG.PSU__SD1_COHERENCY {0} \
##    CONFIG.PSU__SD1__DATA_TRANSFER_MODE {8Bit} \
##    CONFIG.PSU__SD1__GRP_CD__ENABLE {1} \
##    CONFIG.PSU__SD1__GRP_CD__IO {MIO 45} \
##    CONFIG.PSU__SD1__GRP_POW__ENABLE {0} \
##    CONFIG.PSU__SD1__GRP_WP__ENABLE {0} \
##    CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 39 .. 51} \
##    CONFIG.PSU__SD1__RESET__ENABLE {0} \
##    CONFIG.PSU__SD1__SLOT_TYPE {SD 3.0} \
##    CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} \
##    CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SWDT0__RESET__ENABLE {0} \
##    CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} \
##    CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SWDT1__RESET__ENABLE {0} \
##    CONFIG.PSU__TSU__BUFG_PORT_PAIR {0} \
##    CONFIG.PSU__TTC0__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC1__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC2__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC3__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__UART0__BAUD_RATE {115200} \
##    CONFIG.PSU__UART0__MODEM__ENABLE {0} \
##    CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 18 .. 19} \
##    CONFIG.PSU__UART1__BAUD_RATE {115200} \
##    CONFIG.PSU__UART1__MODEM__ENABLE {0} \
##    CONFIG.PSU__UART1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__UART1__PERIPHERAL__IO {EMIO} \
##    CONFIG.PSU__USB0_COHERENCY {0} \
##    CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63} \
##    CONFIG.PSU__USB0__REF_CLK_FREQ {26} \
##    CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk2} \
##    CONFIG.PSU__USB0__RESET__ENABLE {0} \
##    CONFIG.PSU__USB1__RESET__ENABLE {0} \
##    CONFIG.PSU__USB2_0__EMIO__ENABLE {0} \
##    CONFIG.PSU__USB3_0__EMIO__ENABLE {0} \
##    CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2} \
##    CONFIG.PSU__USB__RESET__MODE {Boot Pin} \
##    CONFIG.PSU__USB__RESET__POLARITY {Active Low} \
##    CONFIG.PSU__USE__IRQ0 {1} \
##    CONFIG.PSU__USE__M_AXI_GP0 {1} \
##    CONFIG.PSU__USE__M_AXI_GP1 {0} \
##    CONFIG.PSU__USE__M_AXI_GP2 {0} \
##    CONFIG.SUBPRESET1 {Custom} \
##  ] $zynq_ultra_ps_e_0
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_protocol_convert_1/S_AXI]
##   connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_protocol_convert_2/S_AXI]
##   connect_bd_intf_net -intf_net axi_protocol_convert_1_M_AXI [get_bd_intf_ports M_AXI_RFDC] [get_bd_intf_pins axi_protocol_convert_1/M_AXI]
##   connect_bd_intf_net -intf_net axi_protocol_convert_2_M_AXI [get_bd_intf_ports M_AXI] [get_bd_intf_pins axi_protocol_convert_2/M_AXI]
##   connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_FPD [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]
## 
##   # Create port connections
##   connect_bd_net -net proc_sys_reset_0_interconnect_aresetn [get_bd_pins axi_protocol_convert_1/aresetn] [get_bd_pins axi_protocol_convert_2/aresetn] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
##   connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_ports axil_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
##   connect_bd_net -net proc_sys_reset_0_peripheral_reset [get_bd_ports axil_rst] [get_bd_pins proc_sys_reset_0/peripheral_reset]
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_ports axil_clk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_protocol_convert_1/aclk] [get_bd_pins axi_protocol_convert_2/aclk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0]
## 
##   # Create address segments
##   create_bd_addr_seg -range 0x00040000 -offset 0xA0800000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs M_AXI_RFDC/Reg] SEG_M_AXI_RFDC_Reg
##   create_bd_addr_seg -range 0x00800000 -offset 0xA0000000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs M_AXI/Reg] SEG_M_AXI_Reg
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
Wrote  : </home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/zcu111.bd> 
## common::send_msg_id "BD_TCL-1000" "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."
WARNING: [BD_TCL-1000] This Tcl script was generated from a block design that has not been validated. It is possible that design <zcu111> may result in errors during validation.
# generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/ARESETN (associated clock /axi_interconnect_0/ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/S00_ARESETN (associated clock /axi_interconnect_0/S00_ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/M00_ARESETN (associated clock /axi_interconnect_0/M00_ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/M01_ARESETN (associated clock /axi_interconnect_0/M01_ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
Wrote  : </home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/zcu111.bd> 
VHDL Output written to : /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd
VHDL Output written to : /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/sim/zcu111.vhd
VHDL Output written to : /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_convert_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_convert_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] zcu111_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
Exporting to file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/hw_handoff/zcu111.hwh
Generated Block Design Tcl file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/hw_handoff/zcu111_bd.tcl
Generated Hardware Definition File /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.hwdef
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1890.887 ; gain = 126.160 ; free physical = 3117 ; free virtual = 28532
# make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
# add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
# update_compile_order -fileset sources_1
# add_files {/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
# update_compile_order -fileset sources_1
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl
# add_files /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/
# update_compile_order -fileset sources_1
# reset_run synth_1
# launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0'...
[Fri Aug 21 19:37:55 2020] Launched rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_synth_1, rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_synth_1, rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0_synth_1, zcu111_axi_protocol_convert_1_0_synth_1, zcu111_axi_protocol_convert_2_0_synth_1, zcu111_proc_sys_reset_0_0_synth_1, zcu111_xbar_0_synth_1, zcu111_zynq_ultra_ps_e_0_0_synth_1, zcu111_auto_ds_0_synth_1, zcu111_auto_ds_1_synth_1...
Run output will be captured here:
rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_synth_1/runme.log
rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_synth_1/runme.log
rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0_synth_1/runme.log
zcu111_axi_protocol_convert_1_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/zcu111_axi_protocol_convert_1_0_synth_1/runme.log
zcu111_axi_protocol_convert_2_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/zcu111_axi_protocol_convert_2_0_synth_1/runme.log
zcu111_proc_sys_reset_0_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/zcu111_proc_sys_reset_0_0_synth_1/runme.log
zcu111_xbar_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/zcu111_xbar_0_synth_1/runme.log
zcu111_zynq_ultra_ps_e_0_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/zcu111_zynq_ultra_ps_e_0_0_synth_1/runme.log
zcu111_auto_ds_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/zcu111_auto_ds_0_synth_1/runme.log
zcu111_auto_ds_1_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/zcu111_auto_ds_1_synth_1/runme.log
[Fri Aug 21 19:37:55 2020] Launched synth_1...
Run output will be captured here: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2122.996 ; gain = 56.027 ; free physical = 3068 ; free virtual = 28490
# wait_on_run synth_1
[Fri Aug 21 19:37:55 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
Command: synth_design -top top -part xczu28dr-ffvg1517-2-e -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Synthesis license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7509 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1519.809 ; gain = 93.000 ; free physical = 5859 ; free virtual = 29095
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:7]
INFO: [Synth 8-638] synthesizing module 'gpio_simulink2ext' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:26]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DDR bound to: 0 - type: integer 
	Parameter CLK_PHASE bound to: 0 - type: integer 
	Parameter REG_IOB bound to: true - type: string 
	Parameter PORT_BYPASS bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_SDR' to cell 'FD' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'gpio_simulink2ext' (1#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:26]
INFO: [Synth 8-638] synthesizing module 'cdc_synchroniser' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
	Parameter G_BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cdc_synchroniser' (2#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_led_cntrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:562]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_reg_cntrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:573]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:584]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:595]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:606]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:617]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:628]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:639]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:650]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:661]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:672]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:683]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:694]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:705]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:716]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:727]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:738]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:749]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:760]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:771]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:782]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:793]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:804]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:815]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:826]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:837]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:848]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:859]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:870]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:881]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:892]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:903]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:914]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:925]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:936]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:947]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:958]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:969]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:980]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:991]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1002]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1013]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1024]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1035]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1046]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1057]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1068]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1079]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1090]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1101]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1112]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1123]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1134]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1145]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1156]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1167]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1178]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1189]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1200]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1211]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1222]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1233]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1244]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1255]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1266]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1277]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_sync_state0' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1288]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_sync_state1' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1299]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_sync_state2' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1310]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_sync_state3' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1321]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_sync_state4' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1332]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_sync_state5' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1343]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_sync_state6' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1354]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_sync_state7' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1365]
INFO: [Synth 8-6157] synthesizing module 'zcu111_infrastructure' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
	Parameter MULTIPLY bound to: 8.000000 - type: float 
	Parameter DIVIDE bound to: 4.000000 - type: float 
	Parameter DIVCLK bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (3#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 180.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 270.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE' (4#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (5#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'zcu111_infrastructure' (6#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
INFO: [Synth 8-638] synthesizing module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_interconnect_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CG92RI' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/.Xil/Vivado-7464-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:331]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/.Xil/Vivado-7464-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CG92RI' (7#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_9O4VJ' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_1' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/.Xil/Vivado-7464-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:732]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/.Xil/Vivado-7464-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_9O4VJ' (8#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_16GXSXB' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_16GXSXB' (9#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-3491] module 'zcu111_xbar_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/.Xil/Vivado-7464-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'zcu111_xbar_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1825]
INFO: [Synth 8-638] synthesizing module 'zcu111_xbar_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/.Xil/Vivado-7464-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:93]
INFO: [Synth 8-256] done synthesizing module 'zcu111_axi_interconnect_0_0' (10#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_1_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/.Xil/Vivado-7464-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_1' of component 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2553]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/.Xil/Vivado-7464-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_2_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/.Xil/Vivado-7464-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_2' of component 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2612]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/.Xil/Vivado-7464-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_proc_sys_reset_0_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/.Xil/Vivado-7464-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2671]
INFO: [Synth 8-638] synthesizing module 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/.Xil/Vivado-7464-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'zcu111_zynq_ultra_ps_e_0_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/.Xil/Vivado-7464-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2684]
INFO: [Synth 8-638] synthesizing module 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/.Xil/Vivado-7464-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:56]
INFO: [Synth 8-256] done synthesizing module 'zcu111' (11#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_araddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1390]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_awaddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1394]
INFO: [Synth 8-638] synthesizing module 'axi4lite_ic_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:417]
INFO: [Synth 8-638] synthesizing module 'axi4lite_axi4lite_top_ic' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
WARNING: [Synth 8-5858] RAM axi4lite_mosi_arr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_sel_reg' and it is trimmed from '32' to '18' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_axi4lite_top_ic' (12#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_slave_logic' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_slave_logic' (13#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_01_ss_bram_muxdemux' (14#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot0_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
INFO: [Synth 8-638] synthesizing module 'asym_bram_tdp' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/asym_bram_tdp.vhd:54]
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter ADDRWIDTHA bound to: 10 - type: integer 
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter ADDRWIDTHB bound to: 10 - type: integer 
	Parameter READLATA bound to: 1 - type: integer 
	Parameter READLATB bound to: 1 - type: integer 
	Parameter INIT bound to: 0'b 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/asym_bram_tdp.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element g_a_wider.regA_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/asym_bram_tdp.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element g_a_wider.regB_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/asym_bram_tdp.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'asym_bram_tdp' (15#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/asym_bram_tdp.vhd:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot0_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_01_ss_bram_dp_ram' (16#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot0_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_01_ss_bram' (17#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_23_ss_bram_muxdemux' (18#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot0_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot0_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_23_ss_bram_dp_ram' (19#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot0_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_23_ss_bram' (20#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_45_ss_bram_muxdemux' (21#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot0_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot0_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_45_ss_bram_dp_ram' (22#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot0_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_45_ss_bram' (23#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_67_ss_bram_muxdemux' (24#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot0_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot0_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_67_ss_bram_dp_ram' (25#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot0_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_67_ss_bram' (26#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_01_ss_bram_muxdemux' (27#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot1_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot1_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_01_ss_bram_dp_ram' (28#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot1_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_01_ss_bram' (29#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_23_ss_bram_muxdemux' (30#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot1_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot1_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_23_ss_bram_dp_ram' (31#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot1_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_23_ss_bram' (32#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_45_ss_bram_muxdemux' (33#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot1_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot1_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_45_ss_bram_dp_ram' (34#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot1_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_45_ss_bram' (35#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_67_ss_bram_muxdemux' (36#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot1_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot1_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_67_ss_bram_dp_ram' (37#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot1_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_67_ss_bram' (38#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot2_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot2_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_01_ss_bram_muxdemux' (39#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot2_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot2_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot2_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot2_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot2_01_ss_bram_dp_ram' (40#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot2_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_01_ss_bram' (41#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot2_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot2_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot2_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_23_ss_bram_muxdemux' (42#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot2_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot2_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot2_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot2_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot2_23_ss_bram_dp_ram' (43#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot2_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_23_ss_bram' (44#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot2_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot2_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot2_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_45_ss_bram_muxdemux' (45#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot2_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot2_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot2_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot2_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot2_45_ss_bram_dp_ram' (46#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot2_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_45_ss_bram' (47#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot2_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot2_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot2_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_67_ss_bram_muxdemux' (48#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot2_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot2_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot2_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot2_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot2_67_ss_bram_dp_ram' (49#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot2_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_67_ss_bram' (50#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot2_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot3_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot3_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_01_ss_bram_muxdemux' (51#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot3_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot3_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot3_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot3_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot3_01_ss_bram_dp_ram' (52#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot3_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_01_ss_bram' (53#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot3_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot3_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot3_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_23_ss_bram_muxdemux' (54#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot3_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot3_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot3_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot3_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot3_23_ss_bram_dp_ram' (55#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot3_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_23_ss_bram' (56#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot3_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot3_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot3_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_45_ss_bram_muxdemux' (57#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot3_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot3_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot3_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot3_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot3_45_ss_bram_dp_ram' (58#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot3_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_45_ss_bram' (59#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot3_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot3_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot3_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_67_ss_bram_muxdemux' (60#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot3_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot3_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot3_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot3_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot3_67_ss_bram_dp_ram' (61#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot3_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_67_ss_bram' (62#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot3_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot4_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot4_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_01_ss_bram_muxdemux' (63#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot4_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot4_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot4_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot4_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot4_01_ss_bram_dp_ram' (64#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot4_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_01_ss_bram' (65#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot4_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot4_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot4_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_23_ss_bram_muxdemux' (66#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot4_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot4_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot4_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot4_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot4_23_ss_bram_dp_ram' (67#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot4_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_23_ss_bram' (68#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot4_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot4_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot4_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_45_ss_bram_muxdemux' (69#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot4_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot4_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot4_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot4_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot4_45_ss_bram_dp_ram' (70#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot4_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_45_ss_bram' (71#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot4_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot4_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot4_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_67_ss_bram_muxdemux' (72#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot4_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot4_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot4_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot4_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot4_67_ss_bram_dp_ram' (73#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot4_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_67_ss_bram' (74#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot4_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot5_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot5_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_01_ss_bram_muxdemux' (75#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot5_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot5_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot5_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot5_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot5_01_ss_bram_dp_ram' (76#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot5_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_01_ss_bram' (77#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot5_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot5_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot5_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_23_ss_bram_muxdemux' (78#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot5_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot5_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot5_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot5_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot5_23_ss_bram_dp_ram' (79#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot5_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_23_ss_bram' (80#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot5_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot5_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot5_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_45_ss_bram_muxdemux' (81#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot5_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot5_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot5_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot5_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot5_45_ss_bram_dp_ram' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot5_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_45_ss_bram' (83#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot5_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot5_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot5_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_67_ss_bram_muxdemux' (84#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot5_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot5_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot5_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot5_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot5_67_ss_bram_dp_ram' (85#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot5_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_67_ss_bram' (86#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot5_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot6_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot6_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_01_ss_bram_muxdemux' (87#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot6_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot6_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot6_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot6_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot6_01_ss_bram_dp_ram' (88#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot6_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_01_ss_bram' (89#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot6_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot6_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot6_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_23_ss_bram_muxdemux' (90#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot6_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot6_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot6_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot6_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot6_23_ss_bram_dp_ram' (91#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot6_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_23_ss_bram' (92#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot6_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot6_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot6_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_45_ss_bram_muxdemux' (93#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot6_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot6_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot6_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot6_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot6_45_ss_bram_dp_ram' (94#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot6_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_45_ss_bram' (95#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot6_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot6_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot6_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_67_ss_bram_muxdemux' (96#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot6_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot6_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot6_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot6_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot6_67_ss_bram_dp_ram' (97#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot6_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_67_ss_bram' (98#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot6_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot7_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot7_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_01_ss_bram_muxdemux' (99#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot7_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot7_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot7_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot7_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot7_01_ss_bram_dp_ram' (100#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot7_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_01_ss_bram' (101#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot7_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot7_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot7_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_23_ss_bram_muxdemux' (102#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot7_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot7_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot7_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot7_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot7_23_ss_bram_dp_ram' (103#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot7_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_23_ss_bram' (104#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot7_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot7_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot7_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_45_ss_bram_muxdemux' (105#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot7_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot7_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot7_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot7_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot7_45_ss_bram_dp_ram' (106#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot7_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_45_ss_bram' (107#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot7_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot7_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot7_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_67_ss_bram_muxdemux' (108#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot7_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot7_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot7_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot7_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot7_67_ss_bram_dp_ram' (109#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/ipb_snapshot7_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_67_ss_bram' (110#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_snapshot7_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg_muxdemux' (111#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sw_reg_int' is read in the process but is not in the sensitivity list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg' (112#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block_muxdemux' (113#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sys_block_int' is read in the process but is not in the sensitivity list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block' (114#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[led_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[reg_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot2_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot2_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot2_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot2_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot3_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot3_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot3_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot3_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot4_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot4_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot4_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot4_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot5_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot5_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot5_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot5_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot6_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot6_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot6_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot6_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot7_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot7_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot7_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot7_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[led_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[reg_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot2_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot2_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot2_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot2_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot3_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot3_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot3_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot3_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot4_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot4_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot4_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot4_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot5_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot5_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot5_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot5_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot6_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot6_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot6_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot6_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot7_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot7_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot7_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot7_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in_we[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:427]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:428]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_ic_wrapper' (115#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/axi4lite_ic_wrapper.vhdl:417]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:62038]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_default_clock_driver' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:61793]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (116#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (117#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element clk_num_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (118#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_default_clock_driver' (119#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:61793]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_struct' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:59788]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x41' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:14]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xldelay' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:96]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:123]
INFO: [Synth 8-638] synthesizing module 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e' (120#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg' (121#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xldelay' (122#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:96]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_e83ef5166e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_e83ef5166e' (123#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:163]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_78da16fdbb' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_78da16fdbb' (124#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x41' (125#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:14]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_gpio_led' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:72]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:308]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlconvert' (126#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_gpio_led' (127#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:72]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_gpio_led1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_gpio_led1' (128#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:117]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_led_cntrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:160]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_560f68eba7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:411]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_560f68eba7' (129#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:411]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice' (130#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_led_cntrl' (131#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:160]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_reg_cntrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_reg_cntrl' (132#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:198]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_rfdc_v0_3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_rfdc_v0_3' (133#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:250]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot0_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:2045]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:297]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_3a67114989' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:478]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_3a67114989' (134#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:478]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_96ebcf71b7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:504]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_96ebcf71b7' (135#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:504]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x20' (136#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:297]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:1813]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:411]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x42' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:346]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_b68f142485' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:990]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_b68f142485' (137#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:990]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x42' (138#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:346]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_e776b9a21d' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:719]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_e776b9a21d' (139#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:719]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:308]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 19 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 19 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:360]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:267]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 19 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_xlconvert' (140#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized0' (140#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:308]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_308dc24808' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_308dc24808' (141#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:676]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:96]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:123]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized1' (141#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized2' (141#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0' (141#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:96]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_d78c7fefb6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:613]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_d78c7fefb6' (142#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:613]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_4305d5e10f' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:747]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_4305d5e10f' (143#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:747]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_dda2ec61e9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:791]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_dda2ec61e9' (144#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:791]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_d5491df4ff' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:587]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_d5491df4ff' (145#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:587]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_f6f3bc91a3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:838]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_f6f3bc91a3' (146#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:838]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlregister' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:890]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:916]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized1' (146#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized1' (146#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlregister' (147#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:890]
INFO: [Synth 8-638] synthesizing module 'sysgen_shift_3f3aae74dc' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:944]
INFO: [Synth 8-256] done synthesizing module 'sysgen_shift_3f3aae74dc' (148#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:944]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlcounter_free' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1742]
	Parameter core_name0 bound to: rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1 - type: string 
	Parameter op_width bound to: 13 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/.Xil/Vivado-7464-wei-Berkeley/realtime/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_stub.vhdl:5' bound to instance 'core_instance1' of component 'rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1801]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/.Xil/Vivado-7464-wei-Berkeley/realtime/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlcounter_free' (149#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1742]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
	Parameter new_msb bound to: 11 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized0' (149#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
	Parameter new_msb bound to: 11 - type: integer 
	Parameter new_lsb bound to: 2 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized1' (149#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
	Parameter new_msb bound to: 12 - type: integer 
	Parameter new_lsb bound to: 12 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized2' (149#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x20' (150#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:411]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:1035]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:664]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_dc3b63171d' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1108]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_dc3b63171d' (151#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1108]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_2661b7410b' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1137]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_2661b7410b' (152#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1137]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_a9134bae14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1159]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_a9134bae14' (153#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1159]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:890]
	Parameter d_width bound to: 32 - type: integer 
	Parameter init_value bound to: 32'b00000000000000000000000000000000 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:916]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized3' (153#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized3' (153#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized0' (153#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:890]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_2b8bb6d16d' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1216]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_2b8bb6d16d' (154#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1216]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_78874f88e8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1241]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_78874f88e8' (155#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1241]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_5533c2a2a2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1260]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_5533c2a2a2' (156#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1260]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_3b51448d02' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1279]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_3b51448d02' (157#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1279]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_31648a5503' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1298]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_31648a5503' (158#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1298]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_e7522b0183' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1320]
WARNING: [Synth 8-3936] Found unconnected internal register 'unregy_join_6_1_reg' and it is trimmed from '80' to '32' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1338]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_e7522b0183' (159#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1320]
INFO: [Synth 8-638] synthesizing module 'sysgen_counter_8cb2d194ae' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1362]
INFO: [Synth 8-256] done synthesizing module 'sysgen_counter_8cb2d194ae' (160#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1362]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_bd67d8efc5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:566]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_bd67d8efc5' (161#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:566]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1742]
	Parameter core_name0 bound to: rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2 - type: string 
	Parameter op_width bound to: 2 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/.Xil/Vivado-7464-wei-Berkeley/realtime/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_stub.vhdl:5' bound to instance 'core_instance2' of component 'rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1811]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/.Xil/Vivado-7464-wei-Berkeley/realtime/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0' (161#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1742]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_470e6e2e49' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1066]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_470e6e2e49' (162#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1066]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x20' (163#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:664]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x43' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:970]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x43' (164#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:970]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_e06362d242' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1017]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_e06362d242' (165#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1017]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_b4ef2d0c79' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1038]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_b4ef2d0c79' (166#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1038]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:890]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:916]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized5' (166#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized5' (166#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1' (166#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:890]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
	Parameter new_msb bound to: 1 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized3' (166#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
	Parameter new_msb bound to: 2 - type: integer 
	Parameter new_lsb bound to: 2 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized4' (166#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x20' (167#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:1035]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:1412]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:1266]
INFO: [Synth 8-638] synthesizing module 'sysgen_addsub_040695666f' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1432]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:97]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized7' (167#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized6' (167#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element op_mem_91_20_reg[0] was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1459]
WARNING: [Synth 8-6014] Unused sequential element cout_mem_92_22_reg[0] was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1470]
INFO: [Synth 8-256] done synthesizing module 'sysgen_addsub_040695666f' (168#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1432]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_50768934ef' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1520]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_50768934ef' (169#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1520]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:308]
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:360]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:267]
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized1' (169#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized1' (169#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:308]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 10 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized5' (169#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
	Parameter new_msb bound to: 9 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 10 - type: integer 
	Parameter y_width bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized6' (169#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_84ee2d5a6f' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1548]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_84ee2d5a6f' (170#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1548]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x19' (171#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:1266]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:1380]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_a1c0e58e07' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:654]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_a1c0e58e07' (172#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:654]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x19' (173#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:1380]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:308]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:360]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:267]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized3' (173#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized2' (173#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:308]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:308]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:360]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:267]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized5' (173#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized3' (173#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x20' (174#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:1412]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:1519]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized7' (174#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x19' (175#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:1519]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:1569]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_f746cb97d3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1588]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_f746cb97d3' (176#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1588]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_af2e57ec0e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1618]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_af2e57ec0e' (177#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1618]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_d990b953de' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1640]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_d990b953de' (178#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1640]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_3dd2c3ad6d' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1664]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_3dd2c3ad6d' (179#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1664]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x19' (180#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:1569]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:1643]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
	Parameter new_msb bound to: 2 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized8' (180#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
	Parameter new_msb bound to: 3 - type: integer 
	Parameter new_lsb bound to: 3 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized9' (180#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 4 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized10' (180#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x19' (181#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:1643]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:1731]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:308]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:360]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:376]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized3' (181#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized4' (181#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4' (181#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:308]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:457]
	Parameter din_width bound to: 32 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough' (182#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x19' (183#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:1731]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_c434c10e8c' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:526]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_c434c10e8c' (184#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:526]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x20' (185#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:1813]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:457]
	Parameter din_width bound to: 16 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized0' (185#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot0_01' (186#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:2045]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot0_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:3879]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:2131]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x19' (187#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:2131]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:3647]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:2245]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x39' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:2180]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x39' (188#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:2180]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x19' (189#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:2245]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:2869]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:2498]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x19' (190#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:2498]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x40' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:2804]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x40' (191#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:2804]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x19' (192#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:2869]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:3246]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:3100]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x20' (193#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:3100]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:3214]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x20' (194#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:3214]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x19' (195#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:3246]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:3353]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x21' (196#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:3353]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:3403]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x21' (197#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:3403]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:3477]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x21' (198#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:3477]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:3565]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x21' (199#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:3565]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x19' (200#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:3647]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot0_23' (201#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:3879]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot0_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:5713]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:3965]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x22' (202#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:3965]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:5481]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:4079]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x46' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:4014]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x46' (203#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:4014]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x22' (204#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:4079]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:4703]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:4332]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x22' (205#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:4332]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x47' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:4638]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x47' (206#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:4638]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x22' (207#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:4703]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:5080]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:4934]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x22' (208#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:4934]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:5048]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x21' (209#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:5048]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x22' (210#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:5080]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:5187]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x20' (211#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:5187]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:5237]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x20' (212#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:5237]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:5311]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x20' (213#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:5311]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:5399]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x20' (214#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:5399]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x22' (215#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:5481]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot0_45' (216#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:5713]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot0_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:7547]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:5799]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x21' (217#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:5799]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:7315]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:5913]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x44' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:5848]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x44' (218#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:5848]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x21' (219#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:5913]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:6537]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:6166]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x21' (220#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:6166]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:6472]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x45' (221#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:6472]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x21' (222#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:6537]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:6914]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:6768]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x21' (223#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:6768]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:6882]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x22' (224#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:6882]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x21' (225#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:6914]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:7021]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x16' (226#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:7021]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:7071]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x16' (227#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:7071]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:7145]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x16' (228#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:7145]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:7233]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x16' (229#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:7233]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x21' (230#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:7315]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot0_67' (231#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:7547]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot1_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:9381]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:7633]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x16' (232#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:7633]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:9149]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:7747]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x33' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:7682]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x33' (233#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:7682]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x16' (234#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:7747]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:8371]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:8000]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x16' (235#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:8000]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x34' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:8306]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x34' (236#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:8306]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x16' (237#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:8371]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:8748]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:8602]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x16' (238#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:8602]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:8716]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x16' (239#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:8716]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x16' (240#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:8748]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:8855]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x15' (241#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:8855]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:8905]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x15' (242#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:8905]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:8979]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x15' (243#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:8979]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:9067]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x15' (244#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:9067]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x16' (245#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:9149]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot1_01' (246#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:9381]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot1_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:11215]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:9467]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x15' (247#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:9467]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:10983]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:9581]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x31' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:9516]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x31' (248#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:9516]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x15' (249#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:9581]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:10205]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:9834]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x15' (250#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:9834]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x32' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:10140]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x32' (251#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:10140]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x15' (252#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:10205]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:10582]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:10436]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x15' (253#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:10436]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:10550]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x15' (254#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:10550]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x15' (255#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:10582]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:10689]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x18' (256#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:10689]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:10739]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x18' (257#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:10739]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:10813]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x18' (258#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:10813]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:10901]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x18' (259#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:10901]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x15' (260#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:10983]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot1_23' (261#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:11215]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot1_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:13049]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:11301]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x18' (262#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:11301]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:12817]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:11415]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x37' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:11350]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x37' (263#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:11350]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x18' (264#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:11415]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:12039]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:11668]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x18' (265#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:11668]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x38' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:11974]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x38' (266#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:11974]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x18' (267#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:12039]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:12416]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:12270]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x18' (268#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:12270]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:12384]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x18' (269#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:12384]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x18' (270#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:12416]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:12523]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x17' (271#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:12523]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:12573]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x17' (272#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:12573]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:12647]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x17' (273#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:12647]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:12735]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x17' (274#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:12735]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x18' (275#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:12817]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot1_45' (276#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:13049]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot1_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:14883]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:13135]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x17' (277#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:13135]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:14651]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:13249]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x35' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:13184]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x35' (278#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:13184]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x17' (279#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:13249]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:13873]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:13502]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x17' (280#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:13502]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x36' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:13808]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x36' (281#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:13808]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x17' (282#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:13873]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:14250]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:14104]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x17' (283#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:14104]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:14218]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x17' (284#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:14218]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x17' (285#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:14250]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:14357]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x28' (286#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:14357]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:14407]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x25' (287#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:14407]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:14481]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x27' (288#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:14481]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:14569]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x28' (289#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:14569]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x17' (290#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:14651]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot1_67' (291#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:14883]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot2_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:16717]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:14969]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x28' (292#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:14969]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:16485]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:15083]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x58' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:15018]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x58' (293#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:15018]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x28' (294#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:15083]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:15707]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:15336]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x28' (295#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:15336]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x59' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:15642]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x59' (296#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:15642]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x28' (297#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:15707]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:16084]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:15938]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x28' (298#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:15938]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:16052]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x28' (299#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:16052]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x28' (300#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:16084]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:16191]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x26' (301#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:16191]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:16241]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x27' (302#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:16241]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:16315]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x26' (303#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:16315]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:16403]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x27' (304#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:16403]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x28' (305#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:16485]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot2_01' (306#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:16717]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot2_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:18551]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:16803]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x27' (307#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:16803]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:18319]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:16917]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x56' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:16852]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x56' (308#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:16852]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x27' (309#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:16917]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:17541]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:17170]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x27' (310#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:17170]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x57' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:17476]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x57' (311#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:17476]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x27' (312#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:17541]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:17918]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:17772]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x27' (313#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:17772]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:17886]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x27' (314#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:17886]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x27' (315#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:17918]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:18025]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x27' (316#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:18025]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:18075]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x29' (317#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:18075]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:18149]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x29' (318#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:18149]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:18237]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x30' (319#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:18237]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x27' (320#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:18319]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot2_23' (321#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:18551]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot2_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:20385]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:18637]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x30' (322#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:18637]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:20153]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:18751]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x62' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:18686]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x62' (323#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:18686]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x30' (324#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:18751]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:19375]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:19004]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x30' (325#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:19004]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x63' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:19310]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x63' (326#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:19310]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x30' (327#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:19375]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:19752]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:19606]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x30' (328#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:19606]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:19720]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x30' (329#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:19720]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x30' (330#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:19752]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:19859]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x30' (331#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:19859]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:19909]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x30' (332#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:19909]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:19983]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x28' (333#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:19983]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:20071]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x29' (334#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:20071]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x30' (335#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:20153]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot2_45' (336#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:20385]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot2_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:22219]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:20471]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x29' (337#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:20471]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:21987]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:20585]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x60' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:20520]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x60' (338#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:20520]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x29' (339#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:20585]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:21209]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:20838]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x29' (340#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:20838]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x61' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:21144]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x61' (341#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:21144]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x29' (342#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:21209]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:21586]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:21440]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x29' (343#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:21440]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:21554]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x29' (344#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:21554]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x29' (345#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:21586]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:21693]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x29' (346#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:21693]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:21743]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x28' (347#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:21743]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:21817]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x30' (348#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:21817]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:21905]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x24' (349#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:21905]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x29' (350#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:21987]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot2_67' (351#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:22219]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot3_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:24053]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:22305]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x24' (352#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:22305]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:23821]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:22419]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x50' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:22354]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x50' (353#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:22354]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x24' (354#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:22419]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:23043]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:22672]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x24' (355#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:22672]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x51' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:22978]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x51' (356#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:22978]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x24' (357#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:23043]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:23420]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:23274]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x24' (358#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:23274]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:23388]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x24' (359#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:23388]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x24' (360#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:23420]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:23527]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x23' (361#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:23527]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:23577]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x23' (362#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:23577]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:23651]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x22' (363#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:23651]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:23739]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x23' (364#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:23739]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x24' (365#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:23821]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot3_01' (366#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:24053]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot3_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:25887]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:24139]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x23' (367#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:24139]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:25655]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:24253]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x49' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:24188]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x49' (368#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:24188]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x23' (369#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:24253]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:24877]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:24506]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x23' (370#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:24506]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x48' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:24812]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x48' (371#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:24812]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x23' (372#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:24877]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:25254]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:25108]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x23' (373#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:25108]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:25222]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x23' (374#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:25222]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x23' (375#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:25254]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:25361]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x22' (376#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:25361]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:25411]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x22' (377#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:25411]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:25485]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x23' (378#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:25485]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:25573]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x25' (379#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:25573]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x23' (380#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:25655]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot3_23' (381#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:25887]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot3_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:27721]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:25973]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x26' (382#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:25973]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:27489]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:26087]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x55' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:26022]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x55' (383#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:26022]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x26' (384#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:26087]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:26711]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:26340]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x26' (385#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:26340]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x54' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:26646]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x54' (386#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:26646]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x26' (387#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:26711]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:27088]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:26942]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x26' (388#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:26942]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:27056]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x26' (389#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:27056]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x26' (390#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:27088]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:27195]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x25' (391#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:27195]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:27245]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x26' (392#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:27245]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:27319]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x25' (393#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:27319]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:27407]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x26' (394#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:27407]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x26' (395#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:27489]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot3_45' (396#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:27721]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot3_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:29555]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:27807]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x25' (397#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:27807]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:29323]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:27921]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x52' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:27856]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x52' (398#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:27856]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x25' (399#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:27921]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:28545]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:28174]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x25' (400#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:28174]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x53' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:28480]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x53' (401#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:28480]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x25' (402#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:28545]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:28922]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:28776]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x25' (403#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:28776]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:28890]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x25' (404#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:28890]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x25' (405#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:28922]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:29029]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x24' (406#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:29029]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:29079]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x24' (407#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:29079]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:29153]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x24' (408#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:29153]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:29241]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x22' (409#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:29241]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x25' (410#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:29323]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot3_67' (411#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:29555]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot4_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:31389]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:29641]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x2' (412#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:29641]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:31157]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:29755]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:29690]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x9' (413#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:29690]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x5' (414#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:29755]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:30379]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:30008]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x4' (415#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:30008]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:30314]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x10' (416#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:30314]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x4' (417#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:30379]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:30756]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:30610]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x4' (418#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:30610]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:30724]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x4' (419#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:30724]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x4' (420#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:30756]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:30863]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x4' (421#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:30863]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:30913]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x4' (422#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:30913]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:30987]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x4' (423#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:30987]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:31075]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x4' (424#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:31075]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x4' (425#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:31157]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot4_01' (426#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:31389]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot4_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:33223]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:31475]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x4' (427#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:31475]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:32991]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:31589]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:31524]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x7' (428#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:31524]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x4' (429#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:31589]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:32213]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:31842]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x3' (430#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:31842]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:32148]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x8' (431#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:32148]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x3' (432#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:32213]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:32590]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:32444]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x3' (433#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:32444]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:32558]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x3' (434#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:32558]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x3' (435#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:32590]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:32697]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x3' (436#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:32697]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:32747]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x3' (437#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:32747]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:32821]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x3' (438#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:32821]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:32909]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x3' (439#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:32909]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x3' (440#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:32991]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot4_23' (441#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:33223]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot4_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:35057]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:33309]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x5' (442#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:33309]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:34825]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:33423]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:33358]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x13' (443#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:33358]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x7' (444#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:33423]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:34047]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:33676]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x6' (445#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:33676]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:33982]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x14' (446#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:33982]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x6' (447#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:34047]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:34424]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:34278]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x6' (448#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:34278]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:34392]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x6' (449#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:34392]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x6' (450#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:34424]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:34531]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x6' (451#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:34531]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:34581]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x6' (452#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:34581]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:34655]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x6' (453#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:34655]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:34743]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x6' (454#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:34743]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x6' (455#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:34825]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot4_45' (456#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:35057]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot4_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:36891]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:35143]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x6' (457#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:35143]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:36659]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:35257]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:35192]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x11' (458#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:35192]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x6' (459#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:35257]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:35881]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:35510]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x5' (460#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:35510]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:35816]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x12' (461#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:35816]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x5' (462#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:35881]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:36258]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:36112]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x5' (463#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:36112]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:36226]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x5' (464#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:36226]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x5' (465#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:36258]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:36365]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x5' (466#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:36365]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:36415]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x5' (467#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:36415]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:36489]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x5' (468#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:36489]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:36577]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x5' (469#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:36577]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x5' (470#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:36659]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot4_67' (471#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:36891]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot5_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:38725]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:36977]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x7' (472#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:36977]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:38493]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:37091]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:37026]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x1' (473#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:37026]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x0' (474#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:37091]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:37715]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:37344]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x0' (475#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:37344]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:37650]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x2' (476#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:37650]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x0' (477#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:37715]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:38092]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:37946]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x0' (478#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:37946]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:38060]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x0' (479#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:38060]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x0' (480#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:38092]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:38199]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x0' (481#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:38199]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:38249]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x0' (482#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:38249]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:38323]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x0' (483#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:38323]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:38411]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x0' (484#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:38411]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x7' (485#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:38493]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot5_01' (486#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:38725]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot5_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:40559]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:38811]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x0' (487#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:38811]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:40327]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:38925]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:38860]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect' (488#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:38860]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen' (489#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:38925]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:39549]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:39178]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge' (490#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:39178]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:39484]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x0' (491#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:39484]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl' (492#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:39549]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:39926]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:39780]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add' (493#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:39780]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:39894]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in' (494#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:39894]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram' (495#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:39926]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:40033]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl' (496#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:40033]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:40083]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine' (497#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:40083]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:40157]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split' (498#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:40157]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:40245]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status' (499#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:40245]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x0' (500#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:40327]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot5_23' (501#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:40559]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot5_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:42393]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:40645]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate' (502#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:40645]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:42161]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:40759]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:40694]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x5' (503#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:40694]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x3' (504#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:40759]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:41383]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:41012]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x2' (505#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:41012]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:41318]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x6' (506#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:41318]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x2' (507#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:41383]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:41760]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:41614]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x2' (508#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:41614]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:41728]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x2' (509#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:41728]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x2' (510#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:41760]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:41867]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x2' (511#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:41867]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:41917]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x2' (512#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:41917]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:41991]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x2' (513#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:41991]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:42079]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x2' (514#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:42079]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss' (515#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:42161]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot5_45' (516#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:42393]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot5_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:44227]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:42479]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x3' (517#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:42479]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:43995]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:42593]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:42528]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x3' (518#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:42528]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x2' (519#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:42593]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:43217]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:42846]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x1' (520#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:42846]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:43152]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x4' (521#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:43152]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x1' (522#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:43217]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:43594]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:43448]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x1' (523#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:43448]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:43562]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x1' (524#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:43562]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x1' (525#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:43594]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:43701]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x1' (526#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:43701]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:43751]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x1' (527#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:43751]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:43825]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x1' (528#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:43825]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:43913]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x1' (529#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:43913]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x2' (530#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:43995]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot5_67' (531#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:44227]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot6_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:46061]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:44313]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x1' (532#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:44313]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:45829]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:44427]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:44362]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x29' (533#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:44362]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x1' (534#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:44427]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:45051]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:44680]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x12' (535#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:44680]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:44986]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x25' (536#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:44986]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x12' (537#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:45051]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:45428]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:45282]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x12' (538#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:45282]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:45396]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x12' (539#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:45396]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x12' (540#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:45428]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:45535]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x12' (541#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:45535]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:45585]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x12' (542#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:45585]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:45659]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x12' (543#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:45659]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:45747]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x12' (544#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:45747]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x1' (545#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:45829]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot6_01' (546#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:46061]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot6_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:47895]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:46147]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x12' (547#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:46147]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:47663]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:46261]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:46196]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x23' (548#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:46196]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x12' (549#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:46261]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:46885]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:46514]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x11' (550#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:46514]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:46820]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x22' (551#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:46820]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x11' (552#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:46885]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:47262]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:47116]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x11' (553#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:47116]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:47230]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x11' (554#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:47230]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x11' (555#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:47262]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:47369]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x11' (556#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:47369]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:47419]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x11' (557#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:47419]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:47493]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x11' (558#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:47493]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:47581]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x11' (559#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:47581]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x12' (560#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:47663]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot6_23' (561#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:47895]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot6_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:49729]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:47981]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x11' (562#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:47981]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:49497]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:48095]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:48030]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x24' (563#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:48030]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x11' (564#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:48095]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:48719]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:48348]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x14' (565#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:48348]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:48654]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x28' (566#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:48654]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x14' (567#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:48719]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:49096]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:48950]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x14' (568#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:48950]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:49064]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x14' (569#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:49064]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x14' (570#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:49096]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:49203]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x14' (571#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:49203]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:49253]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x14' (572#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:49253]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:49327]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x14' (573#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:49327]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:49415]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x14' (574#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:49415]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x11' (575#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:49497]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot6_45' (576#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:49729]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot6_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:51563]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:49815]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x14' (577#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:49815]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:51331]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:49929]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:49864]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x30' (578#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:49864]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x14' (579#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:49929]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:50553]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:50182]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x13' (580#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:50182]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:50488]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x26' (581#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:50488]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x13' (582#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:50553]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:50930]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:50784]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x13' (583#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:50784]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:50898]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x13' (584#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:50898]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x13' (585#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:50930]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:51037]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x13' (586#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:51037]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:51087]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x13' (587#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:51087]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:51161]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x13' (588#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:51161]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:51249]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x13' (589#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:51249]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x14' (590#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:51331]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot6_67' (591#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:51563]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot7_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:53397]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:51649]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x13' (592#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:51649]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:53165]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:51763]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:51698]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x27' (593#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:51698]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x13' (594#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:51763]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:52387]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:52016]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x8' (595#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:52016]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:52322]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x17' (596#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:52322]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x9' (597#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:52387]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:52764]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:52618]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x8' (598#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:52618]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:52732]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x8' (599#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:52732]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x8' (600#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:52764]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:52871]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x8' (601#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:52871]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:52921]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x8' (602#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:52921]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:52995]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x8' (603#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:52995]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:53083]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x8' (604#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:53083]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x13' (605#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:53165]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot7_01' (606#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:53397]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot7_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:55231]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:53483]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x9' (607#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:53483]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:54999]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:53597]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:53532]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x18' (608#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:53532]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x9' (609#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:53597]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:54221]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:53850]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x7' (610#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:53850]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:54156]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x15' (611#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:54156]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x7' (612#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:54221]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:54598]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:54452]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x7' (613#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:54452]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:54566]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x7' (614#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:54566]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x7' (615#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:54598]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:54705]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x7' (616#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:54705]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:54755]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x7' (617#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:54755]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:54829]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x7' (618#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:54829]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:54917]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x7' (619#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:54917]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x9' (620#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:54999]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot7_23' (621#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:55231]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot7_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:57065]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:55317]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x8' (622#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:55317]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:56833]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:55431]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:55366]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x16' (623#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:55366]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x8' (624#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:55431]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:56055]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:55684]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x9' (625#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:55684]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:55990]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x20' (626#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:55990]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x8' (627#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:56055]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:56432]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:56286]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x10' (628#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:56286]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:56400]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x10' (629#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:56400]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x10' (630#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:56432]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:56539]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x10' (631#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:56539]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:56589]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x10' (632#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:56589]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:56663]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x10' (633#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:56663]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:56751]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x10' (634#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:56751]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x8' (635#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:56833]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot7_45' (636#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:57065]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot7_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:58899]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:57151]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_buscreate_x10' (637#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:57151]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:58667]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:57265]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:57200]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x21' (638#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:57200]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_add_gen_x10' (639#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:57265]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:57889]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:57518]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_dram_munge_x10' (640#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:57518]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:57824]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_edge_detect_x19' (641#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:57824]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x10' (642#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:57889]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:58266]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:58120]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_calc_add_x9' (643#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:58120]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:58234]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_munge_in_x9' (644#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:58234]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_bram_x9' (645#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:58266]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:58373]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_x9' (646#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:58373]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:58423]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_combine_x9' (647#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:58423]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:58497]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ctrl_split_x9' (648#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:58497]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:58585]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_status_x9' (649#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:58585]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_ss_x10' (650#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:58667]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_snapshot7_67' (651#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:58899]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_sync_state0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:58986]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_7ccef0e28a' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1686]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_7ccef0e28a' (652#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1686]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:308]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:360]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:267]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized7' (652#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:267]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized5' (652#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:308]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:457]
	Parameter din_width bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized1' (652#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_sync_state0' (653#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:58986]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_sync_state1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:59059]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_sync_state1' (654#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:59059]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_sync_state2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:59132]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_sync_state2' (655#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:59132]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_sync_state3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:59205]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_sync_state3' (656#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:59205]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_sync_state4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:59278]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_sync_state4' (657#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:59278]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_sync_state5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:59351]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_sync_state5' (658#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:59351]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_sync_state6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:59424]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_sync_state6' (659#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:59424]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_sync_state7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:59497]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_sync_state7' (660#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:59497]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
	Parameter new_msb bound to: 15 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized11' (660#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
	Parameter new_msb bound to: 47 - type: integer 
	Parameter new_lsb bound to: 32 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12' (660#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
	Parameter new_msb bound to: 79 - type: integer 
	Parameter new_lsb bound to: 64 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized13' (660#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
	Parameter new_msb bound to: 111 - type: integer 
	Parameter new_lsb bound to: 96 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized14' (660#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
	Parameter new_msb bound to: 127 - type: integer 
	Parameter new_lsb bound to: 112 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized15' (660#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
	Parameter new_msb bound to: 95 - type: integer 
	Parameter new_lsb bound to: 80 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized16' (660#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
	Parameter new_msb bound to: 63 - type: integer 
	Parameter new_lsb bound to: 48 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized17' (660#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 16 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized18' (660#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1742]
	Parameter core_name0 bound to: rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0 - type: string 
	Parameter op_width bound to: 28 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/.Xil/Vivado-7464-wei-Berkeley/realtime/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0_stub.vhdl:5' bound to instance 'core_instance0' of component 'rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1791]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/.Xil/Vivado-7464-wei-Berkeley/realtime/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1' (660#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:1742]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
	Parameter new_msb bound to: 27 - type: integer 
	Parameter new_lsb bound to: 27 - type: integer 
	Parameter x_width bound to: 28 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19' (660#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_struct' (661#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:59788]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps.vhd:62038]
WARNING: [Synth 8-3848] Net rfdc_multi_four_adcs_2048gsps_rfdc_V0_3_adc0_dout in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:2013]
WARNING: [Synth 8-3848] Net rfdc_multi_four_adcs_2048gsps_rfdc_V0_3_adc0_sync in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:2014]
WARNING: [Synth 8-3848] Net rfdc_multi_four_adcs_2048gsps_rfdc_V0_3_adc1_dout in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:2015]
WARNING: [Synth 8-3848] Net rfdc_multi_four_adcs_2048gsps_rfdc_V0_3_adc1_sync in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:2016]
WARNING: [Synth 8-3848] Net rfdc_multi_four_adcs_2048gsps_rfdc_V0_3_adc2_dout in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:2017]
WARNING: [Synth 8-3848] Net rfdc_multi_four_adcs_2048gsps_rfdc_V0_3_adc2_sync in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:2018]
WARNING: [Synth 8-3848] Net rfdc_multi_four_adcs_2048gsps_rfdc_V0_3_adc3_dout in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:2019]
WARNING: [Synth 8-3848] Net rfdc_multi_four_adcs_2048gsps_rfdc_V0_3_adc3_sync in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:2020]
WARNING: [Synth 8-3848] Net rfdc_multi_four_adcs_2048gsps_rfdc_V0_3_adc4_dout in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:2021]
WARNING: [Synth 8-3848] Net rfdc_multi_four_adcs_2048gsps_rfdc_V0_3_adc4_sync in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:2022]
WARNING: [Synth 8-3848] Net rfdc_multi_four_adcs_2048gsps_rfdc_V0_3_adc5_dout in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:2023]
WARNING: [Synth 8-3848] Net rfdc_multi_four_adcs_2048gsps_rfdc_V0_3_adc5_sync in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:2024]
WARNING: [Synth 8-3848] Net rfdc_multi_four_adcs_2048gsps_rfdc_V0_3_adc6_dout in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:2025]
WARNING: [Synth 8-3848] Net rfdc_multi_four_adcs_2048gsps_rfdc_V0_3_adc6_sync in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:2026]
WARNING: [Synth 8-3848] Net rfdc_multi_four_adcs_2048gsps_rfdc_V0_3_adc7_dout in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:2027]
WARNING: [Synth 8-3848] Net rfdc_multi_four_adcs_2048gsps_rfdc_V0_3_adc7_sync in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:2028]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:319]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:325]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:331]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:337]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:343]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:349]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:355]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:361]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:367]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:373]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:379]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:385]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:391]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:397]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'top' (663#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:7]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[26]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[25]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[24]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[23]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[22]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[21]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[20]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[19]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[18]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[17]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[16]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[15]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[14]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[13]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[12]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[11]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[10]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[9]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[8]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[7]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[6]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[5]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[4]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[3]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[2]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[1]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized19 has unconnected port x[0]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port up[0]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port load[0]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[27]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[26]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[25]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[24]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[23]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[22]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[21]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[20]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[19]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[18]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[17]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[16]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[15]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[14]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[13]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[12]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[11]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[10]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[9]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[8]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[7]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[6]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[5]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[4]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[3]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[2]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[1]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1 has unconnected port din[0]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[127]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[126]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[125]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[124]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[123]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[122]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[121]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[120]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[119]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[118]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[117]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[116]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[115]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[114]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[113]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[112]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[111]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[110]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[109]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[108]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[107]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[106]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[105]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[104]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[103]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[102]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[101]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[100]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[99]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[98]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[97]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[96]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[95]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[94]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[93]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[92]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[91]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[90]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[89]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[88]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[87]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[86]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_xlslice__parameterized12 has unconnected port x[85]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1683.559 ; gain = 256.750 ; free physical = 5797 ; free virtual = 29017
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_led_cntrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:562]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_reg_cntrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:573]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:584]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:595]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:606]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:617]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:628]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:639]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:650]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:661]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:672]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:683]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:694]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:705]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:716]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:727]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:738]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:749]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:760]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:771]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:782]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:793]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:804]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:815]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:826]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:837]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:848]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:859]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:870]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:881]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:892]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:903]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:914]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:925]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:936]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:947]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:958]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:969]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:980]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:991]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1002]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1013]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1024]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1035]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1046]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1057]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1068]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1079]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1090]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1101]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1112]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1123]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1134]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1145]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1156]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1167]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1178]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1189]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1200]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1211]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1222]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1233]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1244]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1255]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1266]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1277]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_sync_state0:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1288]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_sync_state1:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1299]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_sync_state2:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1310]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_sync_state3:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1321]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_sync_state4:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1332]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_sync_state5:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1343]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_sync_state6:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1354]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_sync_state7:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1365]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_arready to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_awready to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_bresp[1] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_bresp[0] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_bvalid to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[31] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[30] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[29] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[28] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[27] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[26] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[25] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[24] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[23] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[22] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[21] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[20] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[19] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[18] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[17] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[16] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[15] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[14] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[13] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[12] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[11] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps/top.v:1389]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1683.559 ; gain = 256.750 ; free physical = 5820 ; free virtual = 29040
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1683.559 ; gain = 256.750 ; free physical = 5820 ; free virtual = 29040
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1899 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/counter_led/comp0.core_instance0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/counter_led/comp0.core_instance0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps/user_const.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps/user_const.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps/user_const.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps/user_const.xdc:9]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps/user_const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps/user_const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps/user_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2705.168 ; gain = 0.000 ; free physical = 4841 ; free virtual = 28061
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2705.168 ; gain = 0.000 ; free physical = 4841 ; free virtual = 28061
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1899 instances were transformed.
  BUFG => BUFGCE: 4 instances
  FD => FDRE: 2 instances
  FDE => FDRE: 1891 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCM_BASE => MMCME4_ADV: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2705.168 ; gain = 0.000 ; free physical = 4841 ; free virtual = 28061
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2705.168 ; gain = 0.000 ; free physical = 4841 ; free virtual = 28061
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/counter_led/comp0.core_instance0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2705.168 ; gain = 1278.359 ; free physical = 5026 ; free virtual = 28247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2705.168 ; gain = 1278.359 ; free physical = 5026 ; free virtual = 28247
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zcu111_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/counter_led/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2705.168 ; gain = 1278.359 ; free physical = 5029 ; free virtual = 28250
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_axi4lite_top_ic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "slave_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[bvalid]' into 'axi4lite_miso_reg[wready]' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[arready]' into 'axi4lite_miso_reg[awready]' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_slave_logic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                      wr |                               01 |                               01
                      rd |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_axi4lite_top_ic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 reading |                              001 |                              001
               read_wait |                              010 |                              010
                 writing |                              011 |                              011
              write_wait |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_slave_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:41 . Memory (MB): peak = 2705.168 ; gain = 1278.359 ; free physical = 5017 ; free virtual = 28244
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_01/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_01/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_01/ss/bram/calc_add/const' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_01/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_01/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_23/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_23/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_23/ss/bram/calc_add/const' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_23/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_23/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_45/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_45/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_45/ss/bram/calc_add/const' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_45/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_45/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_67/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_67/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_67/ss/bram/calc_add/const' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_67/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_67/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_01/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_01/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_01/ss/bram/calc_add/const' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_01/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_01/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/bram/calc_add/const' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_45/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_45/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_45/ss/bram/calc_add/const' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_45/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_45/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/bram/calc_add/const' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/bram/calc_add/const' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_23/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_23/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_23/ss/bram/calc_add/const' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_23/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_23/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_45/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_45/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_45/ss/bram/calc_add/const' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_45/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_45/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/bram/calc_add/const' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_01/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_01/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_01/ss/bram/calc_add/const' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_01/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_01/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_23/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_23/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_23/ss/bram/calc_add/const' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_23/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_23/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_45/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_45/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_45/ss/bram/calc_add/const' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_45/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_45/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_67/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_67/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_67/ss/bram/calc_add/const' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_67/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_67/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_01/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_01/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_01/ss/bram/calc_add/const' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_01/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_01/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_23/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_23/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_23/ss/bram/calc_add/const' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_23/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_23/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_45/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_45/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_45/ss/bram/calc_add/const' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_45/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_45/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_67/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_67/ss/basic_ctrl/constant_x0' (sysgen_constant_e06362d242) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_67/ss/bram/calc_add/const' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_67/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_67/ss/arm' (sysgen_constant_bd67d8efc5) to 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_67/ss/never'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |zcu111_infrastructure__GC0 |           1|         6|
|2     |top__GCB0                  |           1|     43863|
|3     |top__GCB1                  |           1|     18579|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 32    
	   3 Input      1 Bit       Adders := 32    
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               80 Bit    Registers := 32    
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 349   
	               19 Bit    Registers := 32    
	               10 Bit    Registers := 32    
	                1 Bit    Registers := 833   
+---RAMs : 
	              32K Bit         RAMs := 32    
+---Muxes : 
	   2 Input     80 Bit        Muxes := 32    
	   2 Input     34 Bit        Muxes := 1     
	   3 Input     34 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 34    
	   2 Input     32 Bit        Muxes := 66    
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 32    
	   2 Input      4 Bit        Muxes := 34    
	   5 Input      3 Bit        Muxes := 34    
	   2 Input      3 Bit        Muxes := 34    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 359   
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 408   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi4lite_axi4lite_top_ic 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   3 Input     34 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 34    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 229   
	   3 Input      1 Bit        Muxes := 2     
Module axi4lite_slave_logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot0_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot0_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot0_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot0_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot1_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot1_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot1_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot1_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot2_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot2_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot2_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot2_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot3_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot3_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot3_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot3_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot4_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot4_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot4_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot4_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot5_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot5_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot5_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot5_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot6_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot6_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot6_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot6_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot7_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot7_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot7_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot7_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module axi4lite_sw_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 74    
	                1 Bit    Registers := 74    
Module axi4lite_slave_logic__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module axi4lite_sys_block 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 5     
Module cdc_synchroniser__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module sysgen_logical_b68f142485 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__31 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__31 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__31 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__30 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__30 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__30 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__29 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__29 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__29 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__28 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__28 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__28 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__27 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__27 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__27 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__26 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__26 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__26 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__25 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__25 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__25 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__24 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__24 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__24 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__23 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__23 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__23 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__22 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__22 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__22 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__21 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__21 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__21 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__20 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__20 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__20 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__19 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__19 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__19 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__18 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__18 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__18 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__17 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__17 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__17 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__16 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__16 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__16 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__15 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__15 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__15 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__14 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__14 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__13 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__13 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__12 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__12 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__11 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__11 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__10 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__10 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__9 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__9 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__8 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__8 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__7 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__7 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__6 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__6 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__5 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__5 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__4 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__4 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__3 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__3 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_b68f142485__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_308dc24808__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_308dc24808__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_4305d5e10f__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_3f3aae74dc__1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_dda2ec61e9__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_a9134bae14__1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_e7522b0183__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_8cb2d194ae__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_470e6e2e49__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_470e6e2e49__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_040695666f__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_84ee2d5a6f__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_c434c10e8c__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_d78c7fefb6__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_308dc24808__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][0]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][0]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][0]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][0]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][1]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][1]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][1]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][1]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][2]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][2]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][2]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][2]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][3]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][3]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][3]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][3]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][4]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][4]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][4]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][4]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][5]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][5]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][5]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][5]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][6]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][6]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][6]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][6]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][7]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][7]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][7]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][7]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][8]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][8]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][8]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][8]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][9]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][9]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][9]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][9]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][10]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][10]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][10]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][10]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][11]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][11]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][11]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][11]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][12]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][12]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][12]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][12]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][13]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][13]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][13]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][13]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][14]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][14]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][14]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][14]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][15]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][15]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][15]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][15]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][16]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][16]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][16]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][16]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][17]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][17]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][17]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][17]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][18]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][18]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][18]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][18]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][19]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][19]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][19]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][19]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][20]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][20]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][20]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][21]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][21]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][21]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][21]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][22]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][22]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][22]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][22]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][23]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][23]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][23]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][23]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][24]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][24]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][24]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][24]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][25]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot4_45_ss_bram_inst/ipb_snapshot4_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot4_67_ss_bram_inst/ipb_snapshot4_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot6_67_ss_bram_inst/ipb_snapshot6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi4lite_interconnect/axi4lite_sys_block_inst/\axi4lite_sys_block_int_reg[sys_clkcounter][31] )
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module asym_bram_tdp__29.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[0].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[0].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[1].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[1].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[2].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[2].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[3].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[3].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[4].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[4].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[5].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[5].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[6].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[6].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[7].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[7].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[8].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[8].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[9].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[9].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[10].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[10].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[11].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[11].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[12].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[12].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[13].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[13].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[14].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[14].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[15].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[15].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[16].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[16].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[17].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[17].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[18].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[18].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[19].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[19].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[20].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[20].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[21].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[21].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[22].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[22].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[23].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[23].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[24].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[24].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[25].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[25].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[26].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[26].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[27].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[27].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[28].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[28].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[29].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[29].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[30].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[30].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[31].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[31].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_45/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[0].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_45/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[0].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_45/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[1].bit_is_0.fdre_comp )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:04 . Memory (MB): peak = 2898.152 ; gain = 1471.344 ; free physical = 4893 ; free virtual = 28158
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                          | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|i_0/axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_45_ss_bram_inst/ipb_snapshot4_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_67_ss_bram_inst/ipb_snapshot4_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_67_ss_bram_inst/ipb_snapshot6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot4_45_ss_bram_inst/ipb_snapshot4_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot4_67_ss_bram_inst/ipb_snapshot4_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot6_67_ss_bram_inst/ipb_snapshot6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |zcu111_infrastructure__GC0 |           1|         6|
|2     |top__GCB0                  |           1|     17899|
|3     |top__GCB1                  |           1|      2499|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu111_inst/zynq_ultra_ps_e_0/pl_clk0' to pin 'zcu111_inst/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:32 . Memory (MB): peak = 2898.152 ; gain = 1471.344 ; free physical = 4519 ; free virtual = 27784
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:37 . Memory (MB): peak = 2911.152 ; gain = 1484.344 ; free physical = 4507 ; free virtual = 27772
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                          | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|i_0/axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_45_ss_bram_inst/ipb_snapshot4_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_67_ss_bram_inst/ipb_snapshot4_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_67_ss_bram_inst/ipb_snapshot6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |zcu111_infrastructure__GC0 |           1|         6|
|2     |top_GT0                    |           1|     20398|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot4_45_ss_bram_inst/ipb_snapshot4_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot4_67_ss_bram_inst/ipb_snapshot4_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot6_67_ss_bram_inst/ipb_snapshot6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:22 ; elapsed = 00:01:50 . Memory (MB): peak = 2947.176 ; gain = 1520.367 ; free physical = 4493 ; free virtual = 27758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:23 ; elapsed = 00:01:51 . Memory (MB): peak = 2947.176 ; gain = 1520.367 ; free physical = 4493 ; free virtual = 27758
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:23 ; elapsed = 00:01:51 . Memory (MB): peak = 2947.176 ; gain = 1520.367 ; free physical = 4493 ; free virtual = 27758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:52 . Memory (MB): peak = 2947.176 ; gain = 1520.367 ; free physical = 4494 ; free virtual = 27759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------------------------------+----------+
|      |BlackBox name                                            |Instances |
+------+---------------------------------------------------------+----------+
|1     |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1 |        32|
|2     |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2 |        32|
|3     |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0 |         1|
|4     |zcu111_auto_ds_0                                         |         1|
|5     |zcu111_auto_ds_1                                         |         1|
|6     |zcu111_xbar_0                                            |         1|
|7     |zcu111_axi_protocol_convert_1_0                          |         1|
|8     |zcu111_axi_protocol_convert_2_0                          |         1|
|9     |zcu111_proc_sys_reset_0_0                                |         1|
|10    |zcu111_zynq_ultra_ps_e_0_0                               |         1|
+------+---------------------------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------------------------------------+------+
|      |Cell                                                                |Count |
+------+--------------------------------------------------------------------+------+
|1     |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0_bbox_9     |     1|
|2     |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7     |     1|
|3     |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__32 |     1|
|4     |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__33 |     1|
|5     |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__34 |     1|
|6     |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__35 |     1|
|7     |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__36 |     1|
|8     |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__37 |     1|
|9     |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__38 |     1|
|10    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__39 |     1|
|11    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__40 |     1|
|12    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__41 |     1|
|13    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__42 |     1|
|14    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__43 |     1|
|15    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__44 |     1|
|16    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__45 |     1|
|17    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__46 |     1|
|18    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__47 |     1|
|19    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__48 |     1|
|20    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__49 |     1|
|21    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__50 |     1|
|22    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__51 |     1|
|23    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__52 |     1|
|24    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__53 |     1|
|25    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__54 |     1|
|26    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__55 |     1|
|27    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__56 |     1|
|28    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__57 |     1|
|29    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__58 |     1|
|30    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__59 |     1|
|31    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__60 |     1|
|32    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__61 |     1|
|33    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1_bbox_7__62 |     1|
|34    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8     |     1|
|35    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__32 |     1|
|36    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__33 |     1|
|37    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__34 |     1|
|38    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__35 |     1|
|39    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__36 |     1|
|40    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__37 |     1|
|41    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__38 |     1|
|42    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__39 |     1|
|43    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__40 |     1|
|44    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__41 |     1|
|45    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__42 |     1|
|46    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__43 |     1|
|47    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__44 |     1|
|48    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__45 |     1|
|49    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__46 |     1|
|50    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__47 |     1|
|51    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__48 |     1|
|52    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__49 |     1|
|53    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__50 |     1|
|54    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__51 |     1|
|55    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__52 |     1|
|56    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__53 |     1|
|57    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__54 |     1|
|58    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__55 |     1|
|59    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__56 |     1|
|60    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__57 |     1|
|61    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__58 |     1|
|62    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__59 |     1|
|63    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__60 |     1|
|64    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__61 |     1|
|65    |rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2_bbox_8__62 |     1|
|66    |zcu111_auto_ds_0_bbox_0                                             |     1|
|67    |zcu111_auto_ds_1_bbox_1                                             |     1|
|68    |zcu111_axi_protocol_convert_1_0_bbox_3                              |     1|
|69    |zcu111_axi_protocol_convert_2_0_bbox_4                              |     1|
|70    |zcu111_proc_sys_reset_0_0_bbox_5                                    |     1|
|71    |zcu111_xbar_0_bbox_2                                                |     1|
|72    |zcu111_zynq_ultra_ps_e_0_0_bbox_6                                   |     1|
|73    |BUFG                                                                |     4|
|74    |LUT1                                                                |   218|
|75    |LUT2                                                                |  1561|
|76    |LUT3                                                                |   564|
|77    |LUT4                                                                |   241|
|78    |LUT5                                                                |   385|
|79    |LUT6                                                                |  1202|
|80    |MMCM_BASE                                                           |     1|
|81    |MUXF7                                                               |     3|
|82    |RAMB36E2                                                            |    32|
|83    |FD                                                                  |     2|
|84    |FDCE                                                                |  3095|
|85    |FDE                                                                 |   995|
|86    |FDPE                                                                |    36|
|87    |FDRE                                                                |  1484|
|88    |FDSE                                                                |    32|
|89    |IBUFDS                                                              |     1|
|90    |OBUF                                                                |     2|
+------+--------------------------------------------------------------------+------+

Report Instance Areas: 
+------+--------------------------------------------------------+--------------------------------------------------------------------------+------+
|      |Instance                                                |Module                                                                    |Cells |
+------+--------------------------------------------------------+--------------------------------------------------------------------------+------+
|1     |top                                                     |                                                                          | 12598|
|2     |  zcu111_infr_inst                                      |zcu111_infrastructure                                                     |     7|
|3     |  axi4lite_interconnect                                 |axi4lite_ic_wrapper                                                       |  7146|
|4     |    axi4lite_axi4lite_ic_inst                           |axi4lite_axi4lite_top_ic                                                  |   848|
|5     |    axi4lite_snapshot0_01_ss_bram_inst                  |axi4lite_snapshot0_01_ss_bram                                             |   113|
|6     |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic                                                      |   111|
|7     |      ipb_snapshot0_01_ss_bram_dp_ram_inst              |ipb_snapshot0_01_ss_bram_dp_ram                                           |     2|
|8     |        asym_bram_tdp_inst                              |asym_bram_tdp                                                             |     1|
|9     |    axi4lite_snapshot0_23_ss_bram_inst                  |axi4lite_snapshot0_23_ss_bram                                             |   113|
|10    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__33                                                  |   111|
|11    |      ipb_snapshot0_23_ss_bram_dp_ram_inst              |ipb_snapshot0_23_ss_bram_dp_ram                                           |     2|
|12    |        asym_bram_tdp_inst                              |asym_bram_tdp__31                                                         |     1|
|13    |    axi4lite_snapshot0_45_ss_bram_inst                  |axi4lite_snapshot0_45_ss_bram                                             |   113|
|14    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__32                                                  |   111|
|15    |      ipb_snapshot0_45_ss_bram_dp_ram_inst              |ipb_snapshot0_45_ss_bram_dp_ram                                           |     2|
|16    |        asym_bram_tdp_inst                              |asym_bram_tdp__30                                                         |     1|
|17    |    axi4lite_snapshot0_67_ss_bram_inst                  |axi4lite_snapshot0_67_ss_bram                                             |   113|
|18    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__31                                                  |   111|
|19    |      ipb_snapshot0_67_ss_bram_dp_ram_inst              |ipb_snapshot0_67_ss_bram_dp_ram                                           |     2|
|20    |        asym_bram_tdp_inst                              |asym_bram_tdp__29                                                         |     1|
|21    |    axi4lite_snapshot1_01_ss_bram_inst                  |axi4lite_snapshot1_01_ss_bram                                             |   113|
|22    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__30                                                  |   111|
|23    |      ipb_snapshot1_01_ss_bram_dp_ram_inst              |ipb_snapshot1_01_ss_bram_dp_ram                                           |     2|
|24    |        asym_bram_tdp_inst                              |asym_bram_tdp__28                                                         |     1|
|25    |    axi4lite_snapshot1_23_ss_bram_inst                  |axi4lite_snapshot1_23_ss_bram                                             |   113|
|26    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__29                                                  |   111|
|27    |      ipb_snapshot1_23_ss_bram_dp_ram_inst              |ipb_snapshot1_23_ss_bram_dp_ram                                           |     2|
|28    |        asym_bram_tdp_inst                              |asym_bram_tdp__27                                                         |     1|
|29    |    axi4lite_snapshot1_45_ss_bram_inst                  |axi4lite_snapshot1_45_ss_bram                                             |   113|
|30    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__28                                                  |   111|
|31    |      ipb_snapshot1_45_ss_bram_dp_ram_inst              |ipb_snapshot1_45_ss_bram_dp_ram                                           |     2|
|32    |        asym_bram_tdp_inst                              |asym_bram_tdp__26                                                         |     1|
|33    |    axi4lite_snapshot1_67_ss_bram_inst                  |axi4lite_snapshot1_67_ss_bram                                             |   113|
|34    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__27                                                  |   111|
|35    |      ipb_snapshot1_67_ss_bram_dp_ram_inst              |ipb_snapshot1_67_ss_bram_dp_ram                                           |     2|
|36    |        asym_bram_tdp_inst                              |asym_bram_tdp__25                                                         |     1|
|37    |    axi4lite_snapshot2_01_ss_bram_inst                  |axi4lite_snapshot2_01_ss_bram                                             |   113|
|38    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__26                                                  |   111|
|39    |      ipb_snapshot2_01_ss_bram_dp_ram_inst              |ipb_snapshot2_01_ss_bram_dp_ram                                           |     2|
|40    |        asym_bram_tdp_inst                              |asym_bram_tdp__24                                                         |     1|
|41    |    axi4lite_snapshot2_23_ss_bram_inst                  |axi4lite_snapshot2_23_ss_bram                                             |   113|
|42    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__25                                                  |   111|
|43    |      ipb_snapshot2_23_ss_bram_dp_ram_inst              |ipb_snapshot2_23_ss_bram_dp_ram                                           |     2|
|44    |        asym_bram_tdp_inst                              |asym_bram_tdp__23                                                         |     1|
|45    |    axi4lite_snapshot2_45_ss_bram_inst                  |axi4lite_snapshot2_45_ss_bram                                             |   113|
|46    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__24                                                  |   111|
|47    |      ipb_snapshot2_45_ss_bram_dp_ram_inst              |ipb_snapshot2_45_ss_bram_dp_ram                                           |     2|
|48    |        asym_bram_tdp_inst                              |asym_bram_tdp__22                                                         |     1|
|49    |    axi4lite_snapshot2_67_ss_bram_inst                  |axi4lite_snapshot2_67_ss_bram                                             |   113|
|50    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__23                                                  |   111|
|51    |      ipb_snapshot2_67_ss_bram_dp_ram_inst              |ipb_snapshot2_67_ss_bram_dp_ram                                           |     2|
|52    |        asym_bram_tdp_inst                              |asym_bram_tdp__21                                                         |     1|
|53    |    axi4lite_snapshot3_01_ss_bram_inst                  |axi4lite_snapshot3_01_ss_bram                                             |   113|
|54    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__22                                                  |   111|
|55    |      ipb_snapshot3_01_ss_bram_dp_ram_inst              |ipb_snapshot3_01_ss_bram_dp_ram                                           |     2|
|56    |        asym_bram_tdp_inst                              |asym_bram_tdp__20                                                         |     1|
|57    |    axi4lite_snapshot3_23_ss_bram_inst                  |axi4lite_snapshot3_23_ss_bram                                             |   113|
|58    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__21                                                  |   111|
|59    |      ipb_snapshot3_23_ss_bram_dp_ram_inst              |ipb_snapshot3_23_ss_bram_dp_ram                                           |     2|
|60    |        asym_bram_tdp_inst                              |asym_bram_tdp__19                                                         |     1|
|61    |    axi4lite_snapshot3_45_ss_bram_inst                  |axi4lite_snapshot3_45_ss_bram                                             |   113|
|62    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__20                                                  |   111|
|63    |      ipb_snapshot3_45_ss_bram_dp_ram_inst              |ipb_snapshot3_45_ss_bram_dp_ram                                           |     2|
|64    |        asym_bram_tdp_inst                              |asym_bram_tdp__18                                                         |     1|
|65    |    axi4lite_snapshot3_67_ss_bram_inst                  |axi4lite_snapshot3_67_ss_bram                                             |   113|
|66    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__19                                                  |   111|
|67    |      ipb_snapshot3_67_ss_bram_dp_ram_inst              |ipb_snapshot3_67_ss_bram_dp_ram                                           |     2|
|68    |        asym_bram_tdp_inst                              |asym_bram_tdp__17                                                         |     1|
|69    |    axi4lite_snapshot4_01_ss_bram_inst                  |axi4lite_snapshot4_01_ss_bram                                             |   113|
|70    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__18                                                  |   111|
|71    |      ipb_snapshot4_01_ss_bram_dp_ram_inst              |ipb_snapshot4_01_ss_bram_dp_ram                                           |     2|
|72    |        asym_bram_tdp_inst                              |asym_bram_tdp__16                                                         |     1|
|73    |    axi4lite_snapshot4_23_ss_bram_inst                  |axi4lite_snapshot4_23_ss_bram                                             |   113|
|74    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__17                                                  |   111|
|75    |      ipb_snapshot4_23_ss_bram_dp_ram_inst              |ipb_snapshot4_23_ss_bram_dp_ram                                           |     2|
|76    |        asym_bram_tdp_inst                              |asym_bram_tdp__15                                                         |     1|
|77    |    axi4lite_snapshot4_45_ss_bram_inst                  |axi4lite_snapshot4_45_ss_bram                                             |   113|
|78    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__16                                                  |   111|
|79    |      ipb_snapshot4_45_ss_bram_dp_ram_inst              |ipb_snapshot4_45_ss_bram_dp_ram                                           |     2|
|80    |        asym_bram_tdp_inst                              |asym_bram_tdp__14                                                         |     1|
|81    |    axi4lite_snapshot4_67_ss_bram_inst                  |axi4lite_snapshot4_67_ss_bram                                             |   113|
|82    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__15                                                  |   111|
|83    |      ipb_snapshot4_67_ss_bram_dp_ram_inst              |ipb_snapshot4_67_ss_bram_dp_ram                                           |     2|
|84    |        asym_bram_tdp_inst                              |asym_bram_tdp__13                                                         |     1|
|85    |    axi4lite_snapshot5_01_ss_bram_inst                  |axi4lite_snapshot5_01_ss_bram                                             |   113|
|86    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__14                                                  |   111|
|87    |      ipb_snapshot5_01_ss_bram_dp_ram_inst              |ipb_snapshot5_01_ss_bram_dp_ram                                           |     2|
|88    |        asym_bram_tdp_inst                              |asym_bram_tdp__12                                                         |     1|
|89    |    axi4lite_snapshot5_23_ss_bram_inst                  |axi4lite_snapshot5_23_ss_bram                                             |   113|
|90    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__13                                                  |   111|
|91    |      ipb_snapshot5_23_ss_bram_dp_ram_inst              |ipb_snapshot5_23_ss_bram_dp_ram                                           |     2|
|92    |        asym_bram_tdp_inst                              |asym_bram_tdp__11                                                         |     1|
|93    |    axi4lite_snapshot5_45_ss_bram_inst                  |axi4lite_snapshot5_45_ss_bram                                             |   113|
|94    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__12                                                  |   111|
|95    |      ipb_snapshot5_45_ss_bram_dp_ram_inst              |ipb_snapshot5_45_ss_bram_dp_ram                                           |     2|
|96    |        asym_bram_tdp_inst                              |asym_bram_tdp__10                                                         |     1|
|97    |    axi4lite_snapshot5_67_ss_bram_inst                  |axi4lite_snapshot5_67_ss_bram                                             |   113|
|98    |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__11                                                  |   111|
|99    |      ipb_snapshot5_67_ss_bram_dp_ram_inst              |ipb_snapshot5_67_ss_bram_dp_ram                                           |     2|
|100   |        asym_bram_tdp_inst                              |asym_bram_tdp__9                                                          |     1|
|101   |    axi4lite_snapshot6_01_ss_bram_inst                  |axi4lite_snapshot6_01_ss_bram                                             |   113|
|102   |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__10                                                  |   111|
|103   |      ipb_snapshot6_01_ss_bram_dp_ram_inst              |ipb_snapshot6_01_ss_bram_dp_ram                                           |     2|
|104   |        asym_bram_tdp_inst                              |asym_bram_tdp__8                                                          |     1|
|105   |    axi4lite_snapshot6_23_ss_bram_inst                  |axi4lite_snapshot6_23_ss_bram                                             |   113|
|106   |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__9                                                   |   111|
|107   |      ipb_snapshot6_23_ss_bram_dp_ram_inst              |ipb_snapshot6_23_ss_bram_dp_ram                                           |     2|
|108   |        asym_bram_tdp_inst                              |asym_bram_tdp__7                                                          |     1|
|109   |    axi4lite_snapshot6_45_ss_bram_inst                  |axi4lite_snapshot6_45_ss_bram                                             |   113|
|110   |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__8                                                   |   111|
|111   |      ipb_snapshot6_45_ss_bram_dp_ram_inst              |ipb_snapshot6_45_ss_bram_dp_ram                                           |     2|
|112   |        asym_bram_tdp_inst                              |asym_bram_tdp__6                                                          |     1|
|113   |    axi4lite_snapshot6_67_ss_bram_inst                  |axi4lite_snapshot6_67_ss_bram                                             |   113|
|114   |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__7                                                   |   111|
|115   |      ipb_snapshot6_67_ss_bram_dp_ram_inst              |ipb_snapshot6_67_ss_bram_dp_ram                                           |     2|
|116   |        asym_bram_tdp_inst                              |asym_bram_tdp__5                                                          |     1|
|117   |    axi4lite_snapshot7_01_ss_bram_inst                  |axi4lite_snapshot7_01_ss_bram                                             |   113|
|118   |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__6                                                   |   111|
|119   |      ipb_snapshot7_01_ss_bram_dp_ram_inst              |ipb_snapshot7_01_ss_bram_dp_ram                                           |     2|
|120   |        asym_bram_tdp_inst                              |asym_bram_tdp__4                                                          |     1|
|121   |    axi4lite_snapshot7_23_ss_bram_inst                  |axi4lite_snapshot7_23_ss_bram                                             |   113|
|122   |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__5                                                   |   111|
|123   |      ipb_snapshot7_23_ss_bram_dp_ram_inst              |ipb_snapshot7_23_ss_bram_dp_ram                                           |     2|
|124   |        asym_bram_tdp_inst                              |asym_bram_tdp__3                                                          |     1|
|125   |    axi4lite_snapshot7_45_ss_bram_inst                  |axi4lite_snapshot7_45_ss_bram                                             |   113|
|126   |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__4                                                   |   111|
|127   |      ipb_snapshot7_45_ss_bram_dp_ram_inst              |ipb_snapshot7_45_ss_bram_dp_ram                                           |     2|
|128   |        asym_bram_tdp_inst                              |asym_bram_tdp__2                                                          |     1|
|129   |    axi4lite_snapshot7_67_ss_bram_inst                  |axi4lite_snapshot7_67_ss_bram                                             |   113|
|130   |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__3                                                   |   111|
|131   |      ipb_snapshot7_67_ss_bram_dp_ram_inst              |ipb_snapshot7_67_ss_bram_dp_ram                                           |     2|
|132   |        asym_bram_tdp_inst                              |asym_bram_tdp__1                                                          |     1|
|133   |    axi4lite_sw_reg_inst                                |axi4lite_sw_reg                                                           |  2520|
|134   |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__2                                                   |   103|
|135   |    axi4lite_sys_block_inst                             |axi4lite_sys_block                                                        |   162|
|136   |      axi4lite_slave_logic_inst                         |axi4lite_slave_logic__1                                                   |    95|
|137   |  rfdc_multi_eight_adcs_2048gsps_reg_cntrl              |cdc_synchroniser__2                                                       |     4|
|138   |  rfdc_multi_eight_adcs_2048gsps_inst                   |rfdc_multi_eight_adcs_2048gsps                                            |  2465|
|139   |    rfdc_multi_eight_adcs_2048gsps_struct               |rfdc_multi_eight_adcs_2048gsps_struct                                     |  2465|
|140   |      edge_detect                                       |rfdc_multi_eight_adcs_2048gsps_edge_detect_x41                            |     3|
|141   |        delay                                           |rfdc_multi_eight_adcs_2048gsps_xldelay                                    |     1|
|142   |          \srl_delay.synth_reg_srl_inst                 |synth_reg__1                                                              |     1|
|143   |            \partial_one.last_srlc33e                   |srlc33e__1                                                                |     1|
|144   |        inverter                                        |sysgen_inverter_e83ef5166e                                                |     1|
|145   |        edge_op                                         |sysgen_logical_78da16fdbb                                                 |     1|
|146   |      gpio_led                                          |rfdc_multi_eight_adcs_2048gsps_gpio_led                                   |     1|
|147   |        convert                                         |rfdc_multi_eight_adcs_2048gsps_xlconvert                                  |     1|
|148   |          \latency_test.reg                             |synth_reg                                                                 |     1|
|149   |            \partial_one.last_srlc33e                   |srlc33e                                                                   |     1|
|150   |      gpio_led1                                         |rfdc_multi_eight_adcs_2048gsps_gpio_led1                                  |     1|
|151   |        convert                                         |rfdc_multi_eight_adcs_2048gsps_xlconvert__1                               |     1|
|152   |          \latency_test.reg                             |synth_reg__226                                                            |     1|
|153   |            \partial_one.last_srlc33e                   |srlc33e__226                                                              |     1|
|154   |      snapshot0_01                                      |rfdc_multi_eight_adcs_2048gsps_snapshot0_01                               |    76|
|155   |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x20                                     |    76|
|156   |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x20                                |    38|
|157   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x42                            |     3|
|158   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__224                               |     1|
|159   |                \srl_delay.synth_reg_srl_inst           |synth_reg__225                                                            |     1|
|160   |                  \partial_one.last_srlc33e             |srlc33e__225                                                              |     1|
|161   |              inverter                                  |sysgen_inverter_e83ef5166e__127                                           |     1|
|162   |              edge_op                                   |sysgen_logical_b68f142485                                                 |     1|
|163   |            delay                                       |sysgen_delay_308dc24808__125                                              |     1|
|164   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0                    |    12|
|165   |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2                                                 |    12|
|166   |                \partial_one.last_srlc33e               |srlc33e__parameterized1                                                   |    12|
|167   |            delay4                                      |sysgen_delay_308dc24808__127                                              |     1|
|168   |            inverter                                    |sysgen_inverter_4305d5e10f                                                |     2|
|169   |            inverter1                                   |sysgen_inverter_e83ef5166e__128                                           |     1|
|170   |            logical1                                    |sysgen_logical_dda2ec61e9                                                 |     2|
|171   |            logical6                                    |sysgen_logical_f6f3bc91a3                                                 |     1|
|172   |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister                                 |     1|
|173   |              synth_reg_inst                            |synth_reg_w_init__parameterized1                                          |     1|
|174   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1                                         |     1|
|175   |            shift                                       |sysgen_shift_3f3aae74dc                                                   |     1|
|176   |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__1                  |    13|
|177   |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x20                             |    13|
|178   |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x20                             |     2|
|179   |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__1  |     2|
|180   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x43                            |     3|
|181   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__218                               |     1|
|182   |                \srl_delay.synth_reg_srl_inst           |synth_reg__219                                                            |     1|
|183   |                  \partial_one.last_srlc33e             |srlc33e__219                                                              |     1|
|184   |              inverter                                  |sysgen_inverter_e83ef5166e__125                                           |     1|
|185   |              edge_op                                   |sysgen_logical_78da16fdbb__32                                             |     1|
|186   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__221                               |     1|
|187   |              \srl_delay.synth_reg_srl_inst             |synth_reg__222                                                            |     1|
|188   |                \partial_one.last_srlc33e               |srlc33e__222                                                              |     1|
|189   |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__222                               |     1|
|190   |              \srl_delay.synth_reg_srl_inst             |synth_reg__223                                                            |     1|
|191   |                \partial_one.last_srlc33e               |srlc33e__223                                                              |     1|
|192   |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__223                               |     1|
|193   |              \srl_delay.synth_reg_srl_inst             |synth_reg__224                                                            |     1|
|194   |                \partial_one.last_srlc33e               |srlc33e__224                                                              |     1|
|195   |            inverter                                    |sysgen_inverter_e83ef5166e__126                                           |     1|
|196   |            logical                                     |sysgen_logical_b4ef2d0c79                                                 |     1|
|197   |            mux2                                        |sysgen_mux_470e6e2e49                                                     |     1|
|198   |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__63             |     1|
|199   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__63                                      |     1|
|200   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__63                                     |     1|
|201   |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1                 |     1|
|202   |              synth_reg_inst                            |synth_reg_w_init__parameterized5                                          |     1|
|203   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5                                         |     1|
|204   |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x19                                 |    14|
|205   |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4                  |    14|
|206   |              \latency_test.reg                         |synth_reg__parameterized4                                                 |    14|
|207   |                \partial_one.last_srlc33e               |srlc33e__parameterized3                                                   |    14|
|208   |          add_del                                       |sysgen_delay_c434c10e8c                                                   |    10|
|209   |          we_del                                        |sysgen_delay_308dc24808                                                   |     1|
|210   |      snapshot0_23                                      |rfdc_multi_eight_adcs_2048gsps_snapshot0_23                               |    76|
|211   |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x19                                     |    76|
|212   |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x19                                |    38|
|213   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x39                            |     3|
|214   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__217                               |     1|
|215   |                \srl_delay.synth_reg_srl_inst           |synth_reg__218                                                            |     1|
|216   |                  \partial_one.last_srlc33e             |srlc33e__218                                                              |     1|
|217   |              inverter                                  |sysgen_inverter_e83ef5166e__123                                           |     1|
|218   |              edge_op                                   |sysgen_logical_b68f142485__31                                             |     1|
|219   |            delay                                       |sysgen_delay_308dc24808__121                                              |     1|
|220   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__31                |    12|
|221   |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__31                                             |    12|
|222   |                \partial_one.last_srlc33e               |srlc33e__parameterized1__31                                               |    12|
|223   |            delay4                                      |sysgen_delay_308dc24808__123                                              |     1|
|224   |            inverter                                    |sysgen_inverter_4305d5e10f__31                                            |     2|
|225   |            inverter1                                   |sysgen_inverter_e83ef5166e__124                                           |     1|
|226   |            logical1                                    |sysgen_logical_dda2ec61e9__62                                             |     2|
|227   |            logical6                                    |sysgen_logical_f6f3bc91a3__31                                             |     1|
|228   |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__31                             |     1|
|229   |              synth_reg_inst                            |synth_reg_w_init__parameterized1__31                                      |     1|
|230   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__31                                     |     1|
|231   |            shift                                       |sysgen_shift_3f3aae74dc__31                                               |     1|
|232   |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__2                  |    13|
|233   |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x19                             |    13|
|234   |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x19                             |     2|
|235   |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__2  |     2|
|236   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x40                            |     3|
|237   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__211                               |     1|
|238   |                \srl_delay.synth_reg_srl_inst           |synth_reg__212                                                            |     1|
|239   |                  \partial_one.last_srlc33e             |srlc33e__212                                                              |     1|
|240   |              inverter                                  |sysgen_inverter_e83ef5166e__121                                           |     1|
|241   |              edge_op                                   |sysgen_logical_78da16fdbb__31                                             |     1|
|242   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__214                               |     1|
|243   |              \srl_delay.synth_reg_srl_inst             |synth_reg__215                                                            |     1|
|244   |                \partial_one.last_srlc33e               |srlc33e__215                                                              |     1|
|245   |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__215                               |     1|
|246   |              \srl_delay.synth_reg_srl_inst             |synth_reg__216                                                            |     1|
|247   |                \partial_one.last_srlc33e               |srlc33e__216                                                              |     1|
|248   |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__216                               |     1|
|249   |              \srl_delay.synth_reg_srl_inst             |synth_reg__217                                                            |     1|
|250   |                \partial_one.last_srlc33e               |srlc33e__217                                                              |     1|
|251   |            inverter                                    |sysgen_inverter_e83ef5166e__122                                           |     1|
|252   |            logical                                     |sysgen_logical_b4ef2d0c79__31                                             |     1|
|253   |            mux2                                        |sysgen_mux_470e6e2e49__93                                                 |     1|
|254   |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__61             |     1|
|255   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__61                                      |     1|
|256   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__61                                     |     1|
|257   |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__62             |     1|
|258   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__62                                      |     1|
|259   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__62                                     |     1|
|260   |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x21                                 |    14|
|261   |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__31              |    14|
|262   |              \latency_test.reg                         |synth_reg__parameterized4__39                                             |    14|
|263   |                \partial_one.last_srlc33e               |srlc33e__parameterized3__39                                               |    14|
|264   |          add_del                                       |sysgen_delay_c434c10e8c__31                                               |    10|
|265   |          we_del                                        |sysgen_delay_308dc24808__124                                              |     1|
|266   |      snapshot0_45                                      |rfdc_multi_eight_adcs_2048gsps_snapshot0_45                               |    76|
|267   |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x22                                     |    76|
|268   |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x22                                |    38|
|269   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x46                            |     3|
|270   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__210                               |     1|
|271   |                \srl_delay.synth_reg_srl_inst           |synth_reg__211                                                            |     1|
|272   |                  \partial_one.last_srlc33e             |srlc33e__211                                                              |     1|
|273   |              inverter                                  |sysgen_inverter_e83ef5166e__119                                           |     1|
|274   |              edge_op                                   |sysgen_logical_b68f142485__30                                             |     1|
|275   |            delay                                       |sysgen_delay_308dc24808__117                                              |     1|
|276   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__30                |    12|
|277   |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__30                                             |    12|
|278   |                \partial_one.last_srlc33e               |srlc33e__parameterized1__30                                               |    12|
|279   |            delay4                                      |sysgen_delay_308dc24808__119                                              |     1|
|280   |            inverter                                    |sysgen_inverter_4305d5e10f__30                                            |     2|
|281   |            inverter1                                   |sysgen_inverter_e83ef5166e__120                                           |     1|
|282   |            logical1                                    |sysgen_logical_dda2ec61e9__60                                             |     2|
|283   |            logical6                                    |sysgen_logical_f6f3bc91a3__30                                             |     1|
|284   |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__30                             |     1|
|285   |              synth_reg_inst                            |synth_reg_w_init__parameterized1__30                                      |     1|
|286   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__30                                     |     1|
|287   |            shift                                       |sysgen_shift_3f3aae74dc__30                                               |     1|
|288   |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__3                  |    13|
|289   |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x22                             |    13|
|290   |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x22                             |     2|
|291   |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__3  |     2|
|292   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x47                            |     3|
|293   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__204                               |     1|
|294   |                \srl_delay.synth_reg_srl_inst           |synth_reg__205                                                            |     1|
|295   |                  \partial_one.last_srlc33e             |srlc33e__205                                                              |     1|
|296   |              inverter                                  |sysgen_inverter_e83ef5166e__117                                           |     1|
|297   |              edge_op                                   |sysgen_logical_78da16fdbb__30                                             |     1|
|298   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__207                               |     1|
|299   |              \srl_delay.synth_reg_srl_inst             |synth_reg__208                                                            |     1|
|300   |                \partial_one.last_srlc33e               |srlc33e__208                                                              |     1|
|301   |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__208                               |     1|
|302   |              \srl_delay.synth_reg_srl_inst             |synth_reg__209                                                            |     1|
|303   |                \partial_one.last_srlc33e               |srlc33e__209                                                              |     1|
|304   |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__209                               |     1|
|305   |              \srl_delay.synth_reg_srl_inst             |synth_reg__210                                                            |     1|
|306   |                \partial_one.last_srlc33e               |srlc33e__210                                                              |     1|
|307   |            inverter                                    |sysgen_inverter_e83ef5166e__118                                           |     1|
|308   |            logical                                     |sysgen_logical_b4ef2d0c79__30                                             |     1|
|309   |            mux2                                        |sysgen_mux_470e6e2e49__90                                                 |     1|
|310   |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__59             |     1|
|311   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__59                                      |     1|
|312   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__59                                     |     1|
|313   |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__60             |     1|
|314   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__60                                      |     1|
|315   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__60                                     |     1|
|316   |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x20                                 |    14|
|317   |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__30              |    14|
|318   |              \latency_test.reg                         |synth_reg__parameterized4__38                                             |    14|
|319   |                \partial_one.last_srlc33e               |srlc33e__parameterized3__38                                               |    14|
|320   |          add_del                                       |sysgen_delay_c434c10e8c__30                                               |    10|
|321   |          we_del                                        |sysgen_delay_308dc24808__120                                              |     1|
|322   |      snapshot0_67                                      |rfdc_multi_eight_adcs_2048gsps_snapshot0_67                               |    76|
|323   |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x21                                     |    76|
|324   |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x21                                |    38|
|325   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x44                            |     3|
|326   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__203                               |     1|
|327   |                \srl_delay.synth_reg_srl_inst           |synth_reg__204                                                            |     1|
|328   |                  \partial_one.last_srlc33e             |srlc33e__204                                                              |     1|
|329   |              inverter                                  |sysgen_inverter_e83ef5166e__115                                           |     1|
|330   |              edge_op                                   |sysgen_logical_b68f142485__29                                             |     1|
|331   |            delay                                       |sysgen_delay_308dc24808__113                                              |     1|
|332   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__29                |    12|
|333   |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__29                                             |    12|
|334   |                \partial_one.last_srlc33e               |srlc33e__parameterized1__29                                               |    12|
|335   |            delay4                                      |sysgen_delay_308dc24808__115                                              |     1|
|336   |            inverter                                    |sysgen_inverter_4305d5e10f__29                                            |     2|
|337   |            inverter1                                   |sysgen_inverter_e83ef5166e__116                                           |     1|
|338   |            logical1                                    |sysgen_logical_dda2ec61e9__58                                             |     2|
|339   |            logical6                                    |sysgen_logical_f6f3bc91a3__29                                             |     1|
|340   |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__29                             |     1|
|341   |              synth_reg_inst                            |synth_reg_w_init__parameterized1__29                                      |     1|
|342   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__29                                     |     1|
|343   |            shift                                       |sysgen_shift_3f3aae74dc__29                                               |     1|
|344   |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__4                  |    13|
|345   |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x21                             |    13|
|346   |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x21                             |     2|
|347   |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__4  |     2|
|348   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x45                            |     3|
|349   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__197                               |     1|
|350   |                \srl_delay.synth_reg_srl_inst           |synth_reg__198                                                            |     1|
|351   |                  \partial_one.last_srlc33e             |srlc33e__198                                                              |     1|
|352   |              inverter                                  |sysgen_inverter_e83ef5166e__113                                           |     1|
|353   |              edge_op                                   |sysgen_logical_78da16fdbb__29                                             |     1|
|354   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__200                               |     1|
|355   |              \srl_delay.synth_reg_srl_inst             |synth_reg__201                                                            |     1|
|356   |                \partial_one.last_srlc33e               |srlc33e__201                                                              |     1|
|357   |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__201                               |     1|
|358   |              \srl_delay.synth_reg_srl_inst             |synth_reg__202                                                            |     1|
|359   |                \partial_one.last_srlc33e               |srlc33e__202                                                              |     1|
|360   |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__202                               |     1|
|361   |              \srl_delay.synth_reg_srl_inst             |synth_reg__203                                                            |     1|
|362   |                \partial_one.last_srlc33e               |srlc33e__203                                                              |     1|
|363   |            inverter                                    |sysgen_inverter_e83ef5166e__114                                           |     1|
|364   |            logical                                     |sysgen_logical_b4ef2d0c79__29                                             |     1|
|365   |            mux2                                        |sysgen_mux_470e6e2e49__87                                                 |     1|
|366   |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__57             |     1|
|367   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__57                                      |     1|
|368   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__57                                     |     1|
|369   |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__58             |     1|
|370   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__58                                      |     1|
|371   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__58                                     |     1|
|372   |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x16                                 |    14|
|373   |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__29              |    14|
|374   |              \latency_test.reg                         |synth_reg__parameterized4__37                                             |    14|
|375   |                \partial_one.last_srlc33e               |srlc33e__parameterized3__37                                               |    14|
|376   |          add_del                                       |sysgen_delay_c434c10e8c__29                                               |    10|
|377   |          we_del                                        |sysgen_delay_308dc24808__116                                              |     1|
|378   |      snapshot1_01                                      |rfdc_multi_eight_adcs_2048gsps_snapshot1_01                               |    76|
|379   |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x16                                     |    76|
|380   |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x16                                |    38|
|381   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x33                            |     3|
|382   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__196                               |     1|
|383   |                \srl_delay.synth_reg_srl_inst           |synth_reg__197                                                            |     1|
|384   |                  \partial_one.last_srlc33e             |srlc33e__197                                                              |     1|
|385   |              inverter                                  |sysgen_inverter_e83ef5166e__111                                           |     1|
|386   |              edge_op                                   |sysgen_logical_b68f142485__28                                             |     1|
|387   |            delay                                       |sysgen_delay_308dc24808__109                                              |     1|
|388   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__28                |    12|
|389   |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__28                                             |    12|
|390   |                \partial_one.last_srlc33e               |srlc33e__parameterized1__28                                               |    12|
|391   |            delay4                                      |sysgen_delay_308dc24808__111                                              |     1|
|392   |            inverter                                    |sysgen_inverter_4305d5e10f__28                                            |     2|
|393   |            inverter1                                   |sysgen_inverter_e83ef5166e__112                                           |     1|
|394   |            logical1                                    |sysgen_logical_dda2ec61e9__56                                             |     2|
|395   |            logical6                                    |sysgen_logical_f6f3bc91a3__28                                             |     1|
|396   |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__28                             |     1|
|397   |              synth_reg_inst                            |synth_reg_w_init__parameterized1__28                                      |     1|
|398   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__28                                     |     1|
|399   |            shift                                       |sysgen_shift_3f3aae74dc__28                                               |     1|
|400   |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__5                  |    13|
|401   |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x16                             |    13|
|402   |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x16                             |     2|
|403   |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__5  |     2|
|404   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x34                            |     3|
|405   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__190                               |     1|
|406   |                \srl_delay.synth_reg_srl_inst           |synth_reg__191                                                            |     1|
|407   |                  \partial_one.last_srlc33e             |srlc33e__191                                                              |     1|
|408   |              inverter                                  |sysgen_inverter_e83ef5166e__109                                           |     1|
|409   |              edge_op                                   |sysgen_logical_78da16fdbb__28                                             |     1|
|410   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__193                               |     1|
|411   |              \srl_delay.synth_reg_srl_inst             |synth_reg__194                                                            |     1|
|412   |                \partial_one.last_srlc33e               |srlc33e__194                                                              |     1|
|413   |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__194                               |     1|
|414   |              \srl_delay.synth_reg_srl_inst             |synth_reg__195                                                            |     1|
|415   |                \partial_one.last_srlc33e               |srlc33e__195                                                              |     1|
|416   |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__195                               |     1|
|417   |              \srl_delay.synth_reg_srl_inst             |synth_reg__196                                                            |     1|
|418   |                \partial_one.last_srlc33e               |srlc33e__196                                                              |     1|
|419   |            inverter                                    |sysgen_inverter_e83ef5166e__110                                           |     1|
|420   |            logical                                     |sysgen_logical_b4ef2d0c79__28                                             |     1|
|421   |            mux2                                        |sysgen_mux_470e6e2e49__84                                                 |     1|
|422   |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__55             |     1|
|423   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__55                                      |     1|
|424   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__55                                     |     1|
|425   |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__56             |     1|
|426   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__56                                      |     1|
|427   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__56                                     |     1|
|428   |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x15                                 |    14|
|429   |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__28              |    14|
|430   |              \latency_test.reg                         |synth_reg__parameterized4__36                                             |    14|
|431   |                \partial_one.last_srlc33e               |srlc33e__parameterized3__36                                               |    14|
|432   |          add_del                                       |sysgen_delay_c434c10e8c__28                                               |    10|
|433   |          we_del                                        |sysgen_delay_308dc24808__112                                              |     1|
|434   |      snapshot1_23                                      |rfdc_multi_eight_adcs_2048gsps_snapshot1_23                               |    76|
|435   |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x15                                     |    76|
|436   |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x15                                |    38|
|437   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x31                            |     3|
|438   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__189                               |     1|
|439   |                \srl_delay.synth_reg_srl_inst           |synth_reg__190                                                            |     1|
|440   |                  \partial_one.last_srlc33e             |srlc33e__190                                                              |     1|
|441   |              inverter                                  |sysgen_inverter_e83ef5166e__107                                           |     1|
|442   |              edge_op                                   |sysgen_logical_b68f142485__27                                             |     1|
|443   |            delay                                       |sysgen_delay_308dc24808__105                                              |     1|
|444   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__27                |    12|
|445   |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__27                                             |    12|
|446   |                \partial_one.last_srlc33e               |srlc33e__parameterized1__27                                               |    12|
|447   |            delay4                                      |sysgen_delay_308dc24808__107                                              |     1|
|448   |            inverter                                    |sysgen_inverter_4305d5e10f__27                                            |     2|
|449   |            inverter1                                   |sysgen_inverter_e83ef5166e__108                                           |     1|
|450   |            logical1                                    |sysgen_logical_dda2ec61e9__54                                             |     2|
|451   |            logical6                                    |sysgen_logical_f6f3bc91a3__27                                             |     1|
|452   |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__27                             |     1|
|453   |              synth_reg_inst                            |synth_reg_w_init__parameterized1__27                                      |     1|
|454   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__27                                     |     1|
|455   |            shift                                       |sysgen_shift_3f3aae74dc__27                                               |     1|
|456   |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__6                  |    13|
|457   |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x15                             |    13|
|458   |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x15                             |     2|
|459   |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__6  |     2|
|460   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x32                            |     3|
|461   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__183                               |     1|
|462   |                \srl_delay.synth_reg_srl_inst           |synth_reg__184                                                            |     1|
|463   |                  \partial_one.last_srlc33e             |srlc33e__184                                                              |     1|
|464   |              inverter                                  |sysgen_inverter_e83ef5166e__105                                           |     1|
|465   |              edge_op                                   |sysgen_logical_78da16fdbb__27                                             |     1|
|466   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__186                               |     1|
|467   |              \srl_delay.synth_reg_srl_inst             |synth_reg__187                                                            |     1|
|468   |                \partial_one.last_srlc33e               |srlc33e__187                                                              |     1|
|469   |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__187                               |     1|
|470   |              \srl_delay.synth_reg_srl_inst             |synth_reg__188                                                            |     1|
|471   |                \partial_one.last_srlc33e               |srlc33e__188                                                              |     1|
|472   |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__188                               |     1|
|473   |              \srl_delay.synth_reg_srl_inst             |synth_reg__189                                                            |     1|
|474   |                \partial_one.last_srlc33e               |srlc33e__189                                                              |     1|
|475   |            inverter                                    |sysgen_inverter_e83ef5166e__106                                           |     1|
|476   |            logical                                     |sysgen_logical_b4ef2d0c79__27                                             |     1|
|477   |            mux2                                        |sysgen_mux_470e6e2e49__81                                                 |     1|
|478   |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__53             |     1|
|479   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__53                                      |     1|
|480   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__53                                     |     1|
|481   |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__54             |     1|
|482   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__54                                      |     1|
|483   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__54                                     |     1|
|484   |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x18                                 |    14|
|485   |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__27              |    14|
|486   |              \latency_test.reg                         |synth_reg__parameterized4__35                                             |    14|
|487   |                \partial_one.last_srlc33e               |srlc33e__parameterized3__35                                               |    14|
|488   |          add_del                                       |sysgen_delay_c434c10e8c__27                                               |    10|
|489   |          we_del                                        |sysgen_delay_308dc24808__108                                              |     1|
|490   |      snapshot1_45                                      |rfdc_multi_eight_adcs_2048gsps_snapshot1_45                               |    76|
|491   |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x18                                     |    76|
|492   |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x18                                |    38|
|493   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x37                            |     3|
|494   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__182                               |     1|
|495   |                \srl_delay.synth_reg_srl_inst           |synth_reg__183                                                            |     1|
|496   |                  \partial_one.last_srlc33e             |srlc33e__183                                                              |     1|
|497   |              inverter                                  |sysgen_inverter_e83ef5166e__103                                           |     1|
|498   |              edge_op                                   |sysgen_logical_b68f142485__26                                             |     1|
|499   |            delay                                       |sysgen_delay_308dc24808__101                                              |     1|
|500   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__26                |    12|
|501   |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__26                                             |    12|
|502   |                \partial_one.last_srlc33e               |srlc33e__parameterized1__26                                               |    12|
|503   |            delay4                                      |sysgen_delay_308dc24808__103                                              |     1|
|504   |            inverter                                    |sysgen_inverter_4305d5e10f__26                                            |     2|
|505   |            inverter1                                   |sysgen_inverter_e83ef5166e__104                                           |     1|
|506   |            logical1                                    |sysgen_logical_dda2ec61e9__52                                             |     2|
|507   |            logical6                                    |sysgen_logical_f6f3bc91a3__26                                             |     1|
|508   |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__26                             |     1|
|509   |              synth_reg_inst                            |synth_reg_w_init__parameterized1__26                                      |     1|
|510   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__26                                     |     1|
|511   |            shift                                       |sysgen_shift_3f3aae74dc__26                                               |     1|
|512   |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__7                  |    13|
|513   |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x18                             |    13|
|514   |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x18                             |     2|
|515   |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__7  |     2|
|516   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x38                            |     3|
|517   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__176                               |     1|
|518   |                \srl_delay.synth_reg_srl_inst           |synth_reg__177                                                            |     1|
|519   |                  \partial_one.last_srlc33e             |srlc33e__177                                                              |     1|
|520   |              inverter                                  |sysgen_inverter_e83ef5166e__101                                           |     1|
|521   |              edge_op                                   |sysgen_logical_78da16fdbb__26                                             |     1|
|522   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__179                               |     1|
|523   |              \srl_delay.synth_reg_srl_inst             |synth_reg__180                                                            |     1|
|524   |                \partial_one.last_srlc33e               |srlc33e__180                                                              |     1|
|525   |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__180                               |     1|
|526   |              \srl_delay.synth_reg_srl_inst             |synth_reg__181                                                            |     1|
|527   |                \partial_one.last_srlc33e               |srlc33e__181                                                              |     1|
|528   |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__181                               |     1|
|529   |              \srl_delay.synth_reg_srl_inst             |synth_reg__182                                                            |     1|
|530   |                \partial_one.last_srlc33e               |srlc33e__182                                                              |     1|
|531   |            inverter                                    |sysgen_inverter_e83ef5166e__102                                           |     1|
|532   |            logical                                     |sysgen_logical_b4ef2d0c79__26                                             |     1|
|533   |            mux2                                        |sysgen_mux_470e6e2e49__78                                                 |     1|
|534   |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__51             |     1|
|535   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__51                                      |     1|
|536   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__51                                     |     1|
|537   |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__52             |     1|
|538   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__52                                      |     1|
|539   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__52                                     |     1|
|540   |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x17                                 |    14|
|541   |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__26              |    14|
|542   |              \latency_test.reg                         |synth_reg__parameterized4__34                                             |    14|
|543   |                \partial_one.last_srlc33e               |srlc33e__parameterized3__34                                               |    14|
|544   |          add_del                                       |sysgen_delay_c434c10e8c__26                                               |    10|
|545   |          we_del                                        |sysgen_delay_308dc24808__104                                              |     1|
|546   |      snapshot1_67                                      |rfdc_multi_eight_adcs_2048gsps_snapshot1_67                               |    76|
|547   |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x17                                     |    76|
|548   |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x17                                |    38|
|549   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x35                            |     3|
|550   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__175                               |     1|
|551   |                \srl_delay.synth_reg_srl_inst           |synth_reg__176                                                            |     1|
|552   |                  \partial_one.last_srlc33e             |srlc33e__176                                                              |     1|
|553   |              inverter                                  |sysgen_inverter_e83ef5166e__99                                            |     1|
|554   |              edge_op                                   |sysgen_logical_b68f142485__25                                             |     1|
|555   |            delay                                       |sysgen_delay_308dc24808__97                                               |     1|
|556   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__25                |    12|
|557   |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__25                                             |    12|
|558   |                \partial_one.last_srlc33e               |srlc33e__parameterized1__25                                               |    12|
|559   |            delay4                                      |sysgen_delay_308dc24808__99                                               |     1|
|560   |            inverter                                    |sysgen_inverter_4305d5e10f__25                                            |     2|
|561   |            inverter1                                   |sysgen_inverter_e83ef5166e__100                                           |     1|
|562   |            logical1                                    |sysgen_logical_dda2ec61e9__50                                             |     2|
|563   |            logical6                                    |sysgen_logical_f6f3bc91a3__25                                             |     1|
|564   |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__25                             |     1|
|565   |              synth_reg_inst                            |synth_reg_w_init__parameterized1__25                                      |     1|
|566   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__25                                     |     1|
|567   |            shift                                       |sysgen_shift_3f3aae74dc__25                                               |     1|
|568   |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__8                  |    13|
|569   |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x17                             |    13|
|570   |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x17                             |     2|
|571   |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__8  |     2|
|572   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x36                            |     3|
|573   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__169                               |     1|
|574   |                \srl_delay.synth_reg_srl_inst           |synth_reg__170                                                            |     1|
|575   |                  \partial_one.last_srlc33e             |srlc33e__170                                                              |     1|
|576   |              inverter                                  |sysgen_inverter_e83ef5166e__97                                            |     1|
|577   |              edge_op                                   |sysgen_logical_78da16fdbb__25                                             |     1|
|578   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__172                               |     1|
|579   |              \srl_delay.synth_reg_srl_inst             |synth_reg__173                                                            |     1|
|580   |                \partial_one.last_srlc33e               |srlc33e__173                                                              |     1|
|581   |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__173                               |     1|
|582   |              \srl_delay.synth_reg_srl_inst             |synth_reg__174                                                            |     1|
|583   |                \partial_one.last_srlc33e               |srlc33e__174                                                              |     1|
|584   |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__174                               |     1|
|585   |              \srl_delay.synth_reg_srl_inst             |synth_reg__175                                                            |     1|
|586   |                \partial_one.last_srlc33e               |srlc33e__175                                                              |     1|
|587   |            inverter                                    |sysgen_inverter_e83ef5166e__98                                            |     1|
|588   |            logical                                     |sysgen_logical_b4ef2d0c79__25                                             |     1|
|589   |            mux2                                        |sysgen_mux_470e6e2e49__75                                                 |     1|
|590   |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__49             |     1|
|591   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__49                                      |     1|
|592   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__49                                     |     1|
|593   |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__50             |     1|
|594   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__50                                      |     1|
|595   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__50                                     |     1|
|596   |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x28                                 |    14|
|597   |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__25              |    14|
|598   |              \latency_test.reg                         |synth_reg__parameterized4__33                                             |    14|
|599   |                \partial_one.last_srlc33e               |srlc33e__parameterized3__33                                               |    14|
|600   |          add_del                                       |sysgen_delay_c434c10e8c__25                                               |    10|
|601   |          we_del                                        |sysgen_delay_308dc24808__100                                              |     1|
|602   |      snapshot2_01                                      |rfdc_multi_eight_adcs_2048gsps_snapshot2_01                               |    76|
|603   |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x28                                     |    76|
|604   |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x28                                |    38|
|605   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x58                            |     3|
|606   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__168                               |     1|
|607   |                \srl_delay.synth_reg_srl_inst           |synth_reg__169                                                            |     1|
|608   |                  \partial_one.last_srlc33e             |srlc33e__169                                                              |     1|
|609   |              inverter                                  |sysgen_inverter_e83ef5166e__95                                            |     1|
|610   |              edge_op                                   |sysgen_logical_b68f142485__24                                             |     1|
|611   |            delay                                       |sysgen_delay_308dc24808__93                                               |     1|
|612   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__24                |    12|
|613   |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__24                                             |    12|
|614   |                \partial_one.last_srlc33e               |srlc33e__parameterized1__24                                               |    12|
|615   |            delay4                                      |sysgen_delay_308dc24808__95                                               |     1|
|616   |            inverter                                    |sysgen_inverter_4305d5e10f__24                                            |     2|
|617   |            inverter1                                   |sysgen_inverter_e83ef5166e__96                                            |     1|
|618   |            logical1                                    |sysgen_logical_dda2ec61e9__48                                             |     2|
|619   |            logical6                                    |sysgen_logical_f6f3bc91a3__24                                             |     1|
|620   |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__24                             |     1|
|621   |              synth_reg_inst                            |synth_reg_w_init__parameterized1__24                                      |     1|
|622   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__24                                     |     1|
|623   |            shift                                       |sysgen_shift_3f3aae74dc__24                                               |     1|
|624   |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__9                  |    13|
|625   |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x28                             |    13|
|626   |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x28                             |     2|
|627   |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__9  |     2|
|628   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x59                            |     3|
|629   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__162                               |     1|
|630   |                \srl_delay.synth_reg_srl_inst           |synth_reg__163                                                            |     1|
|631   |                  \partial_one.last_srlc33e             |srlc33e__163                                                              |     1|
|632   |              inverter                                  |sysgen_inverter_e83ef5166e__93                                            |     1|
|633   |              edge_op                                   |sysgen_logical_78da16fdbb__24                                             |     1|
|634   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__165                               |     1|
|635   |              \srl_delay.synth_reg_srl_inst             |synth_reg__166                                                            |     1|
|636   |                \partial_one.last_srlc33e               |srlc33e__166                                                              |     1|
|637   |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__166                               |     1|
|638   |              \srl_delay.synth_reg_srl_inst             |synth_reg__167                                                            |     1|
|639   |                \partial_one.last_srlc33e               |srlc33e__167                                                              |     1|
|640   |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__167                               |     1|
|641   |              \srl_delay.synth_reg_srl_inst             |synth_reg__168                                                            |     1|
|642   |                \partial_one.last_srlc33e               |srlc33e__168                                                              |     1|
|643   |            inverter                                    |sysgen_inverter_e83ef5166e__94                                            |     1|
|644   |            logical                                     |sysgen_logical_b4ef2d0c79__24                                             |     1|
|645   |            mux2                                        |sysgen_mux_470e6e2e49__72                                                 |     1|
|646   |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__47             |     1|
|647   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__47                                      |     1|
|648   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__47                                     |     1|
|649   |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__48             |     1|
|650   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__48                                      |     1|
|651   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__48                                     |     1|
|652   |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x27                                 |    14|
|653   |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__24              |    14|
|654   |              \latency_test.reg                         |synth_reg__parameterized4__32                                             |    14|
|655   |                \partial_one.last_srlc33e               |srlc33e__parameterized3__32                                               |    14|
|656   |          add_del                                       |sysgen_delay_c434c10e8c__24                                               |    10|
|657   |          we_del                                        |sysgen_delay_308dc24808__96                                               |     1|
|658   |      snapshot2_23                                      |rfdc_multi_eight_adcs_2048gsps_snapshot2_23                               |    76|
|659   |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x27                                     |    76|
|660   |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x27                                |    38|
|661   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x56                            |     3|
|662   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__161                               |     1|
|663   |                \srl_delay.synth_reg_srl_inst           |synth_reg__162                                                            |     1|
|664   |                  \partial_one.last_srlc33e             |srlc33e__162                                                              |     1|
|665   |              inverter                                  |sysgen_inverter_e83ef5166e__91                                            |     1|
|666   |              edge_op                                   |sysgen_logical_b68f142485__23                                             |     1|
|667   |            delay                                       |sysgen_delay_308dc24808__89                                               |     1|
|668   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__23                |    12|
|669   |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__23                                             |    12|
|670   |                \partial_one.last_srlc33e               |srlc33e__parameterized1__23                                               |    12|
|671   |            delay4                                      |sysgen_delay_308dc24808__91                                               |     1|
|672   |            inverter                                    |sysgen_inverter_4305d5e10f__23                                            |     2|
|673   |            inverter1                                   |sysgen_inverter_e83ef5166e__92                                            |     1|
|674   |            logical1                                    |sysgen_logical_dda2ec61e9__46                                             |     2|
|675   |            logical6                                    |sysgen_logical_f6f3bc91a3__23                                             |     1|
|676   |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__23                             |     1|
|677   |              synth_reg_inst                            |synth_reg_w_init__parameterized1__23                                      |     1|
|678   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__23                                     |     1|
|679   |            shift                                       |sysgen_shift_3f3aae74dc__23                                               |     1|
|680   |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__10                 |    13|
|681   |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x27                             |    13|
|682   |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x27                             |     2|
|683   |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__10 |     2|
|684   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x57                            |     3|
|685   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__155                               |     1|
|686   |                \srl_delay.synth_reg_srl_inst           |synth_reg__156                                                            |     1|
|687   |                  \partial_one.last_srlc33e             |srlc33e__156                                                              |     1|
|688   |              inverter                                  |sysgen_inverter_e83ef5166e__89                                            |     1|
|689   |              edge_op                                   |sysgen_logical_78da16fdbb__23                                             |     1|
|690   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__158                               |     1|
|691   |              \srl_delay.synth_reg_srl_inst             |synth_reg__159                                                            |     1|
|692   |                \partial_one.last_srlc33e               |srlc33e__159                                                              |     1|
|693   |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__159                               |     1|
|694   |              \srl_delay.synth_reg_srl_inst             |synth_reg__160                                                            |     1|
|695   |                \partial_one.last_srlc33e               |srlc33e__160                                                              |     1|
|696   |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__160                               |     1|
|697   |              \srl_delay.synth_reg_srl_inst             |synth_reg__161                                                            |     1|
|698   |                \partial_one.last_srlc33e               |srlc33e__161                                                              |     1|
|699   |            inverter                                    |sysgen_inverter_e83ef5166e__90                                            |     1|
|700   |            logical                                     |sysgen_logical_b4ef2d0c79__23                                             |     1|
|701   |            mux2                                        |sysgen_mux_470e6e2e49__69                                                 |     1|
|702   |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__45             |     1|
|703   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__45                                      |     1|
|704   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__45                                     |     1|
|705   |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__46             |     1|
|706   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__46                                      |     1|
|707   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__46                                     |     1|
|708   |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x30                                 |    14|
|709   |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__23              |    14|
|710   |              \latency_test.reg                         |synth_reg__parameterized4__31                                             |    14|
|711   |                \partial_one.last_srlc33e               |srlc33e__parameterized3__31                                               |    14|
|712   |          add_del                                       |sysgen_delay_c434c10e8c__23                                               |    10|
|713   |          we_del                                        |sysgen_delay_308dc24808__92                                               |     1|
|714   |      snapshot2_45                                      |rfdc_multi_eight_adcs_2048gsps_snapshot2_45                               |    76|
|715   |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x30                                     |    76|
|716   |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x30                                |    38|
|717   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x62                            |     3|
|718   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__154                               |     1|
|719   |                \srl_delay.synth_reg_srl_inst           |synth_reg__155                                                            |     1|
|720   |                  \partial_one.last_srlc33e             |srlc33e__155                                                              |     1|
|721   |              inverter                                  |sysgen_inverter_e83ef5166e__87                                            |     1|
|722   |              edge_op                                   |sysgen_logical_b68f142485__22                                             |     1|
|723   |            delay                                       |sysgen_delay_308dc24808__85                                               |     1|
|724   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__22                |    12|
|725   |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__22                                             |    12|
|726   |                \partial_one.last_srlc33e               |srlc33e__parameterized1__22                                               |    12|
|727   |            delay4                                      |sysgen_delay_308dc24808__87                                               |     1|
|728   |            inverter                                    |sysgen_inverter_4305d5e10f__22                                            |     2|
|729   |            inverter1                                   |sysgen_inverter_e83ef5166e__88                                            |     1|
|730   |            logical1                                    |sysgen_logical_dda2ec61e9__44                                             |     2|
|731   |            logical6                                    |sysgen_logical_f6f3bc91a3__22                                             |     1|
|732   |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__22                             |     1|
|733   |              synth_reg_inst                            |synth_reg_w_init__parameterized1__22                                      |     1|
|734   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__22                                     |     1|
|735   |            shift                                       |sysgen_shift_3f3aae74dc__22                                               |     1|
|736   |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__11                 |    13|
|737   |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x30                             |    13|
|738   |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x30                             |     2|
|739   |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__11 |     2|
|740   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x63                            |     3|
|741   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__148                               |     1|
|742   |                \srl_delay.synth_reg_srl_inst           |synth_reg__149                                                            |     1|
|743   |                  \partial_one.last_srlc33e             |srlc33e__149                                                              |     1|
|744   |              inverter                                  |sysgen_inverter_e83ef5166e__85                                            |     1|
|745   |              edge_op                                   |sysgen_logical_78da16fdbb__22                                             |     1|
|746   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__151                               |     1|
|747   |              \srl_delay.synth_reg_srl_inst             |synth_reg__152                                                            |     1|
|748   |                \partial_one.last_srlc33e               |srlc33e__152                                                              |     1|
|749   |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__152                               |     1|
|750   |              \srl_delay.synth_reg_srl_inst             |synth_reg__153                                                            |     1|
|751   |                \partial_one.last_srlc33e               |srlc33e__153                                                              |     1|
|752   |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__153                               |     1|
|753   |              \srl_delay.synth_reg_srl_inst             |synth_reg__154                                                            |     1|
|754   |                \partial_one.last_srlc33e               |srlc33e__154                                                              |     1|
|755   |            inverter                                    |sysgen_inverter_e83ef5166e__86                                            |     1|
|756   |            logical                                     |sysgen_logical_b4ef2d0c79__22                                             |     1|
|757   |            mux2                                        |sysgen_mux_470e6e2e49__66                                                 |     1|
|758   |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__43             |     1|
|759   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__43                                      |     1|
|760   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__43                                     |     1|
|761   |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__44             |     1|
|762   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__44                                      |     1|
|763   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__44                                     |     1|
|764   |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x29                                 |    14|
|765   |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__22              |    14|
|766   |              \latency_test.reg                         |synth_reg__parameterized4__30                                             |    14|
|767   |                \partial_one.last_srlc33e               |srlc33e__parameterized3__30                                               |    14|
|768   |          add_del                                       |sysgen_delay_c434c10e8c__22                                               |    10|
|769   |          we_del                                        |sysgen_delay_308dc24808__88                                               |     1|
|770   |      snapshot2_67                                      |rfdc_multi_eight_adcs_2048gsps_snapshot2_67                               |    76|
|771   |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x29                                     |    76|
|772   |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x29                                |    38|
|773   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x60                            |     3|
|774   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__147                               |     1|
|775   |                \srl_delay.synth_reg_srl_inst           |synth_reg__148                                                            |     1|
|776   |                  \partial_one.last_srlc33e             |srlc33e__148                                                              |     1|
|777   |              inverter                                  |sysgen_inverter_e83ef5166e__83                                            |     1|
|778   |              edge_op                                   |sysgen_logical_b68f142485__21                                             |     1|
|779   |            delay                                       |sysgen_delay_308dc24808__81                                               |     1|
|780   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__21                |    12|
|781   |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__21                                             |    12|
|782   |                \partial_one.last_srlc33e               |srlc33e__parameterized1__21                                               |    12|
|783   |            delay4                                      |sysgen_delay_308dc24808__83                                               |     1|
|784   |            inverter                                    |sysgen_inverter_4305d5e10f__21                                            |     2|
|785   |            inverter1                                   |sysgen_inverter_e83ef5166e__84                                            |     1|
|786   |            logical1                                    |sysgen_logical_dda2ec61e9__42                                             |     2|
|787   |            logical6                                    |sysgen_logical_f6f3bc91a3__21                                             |     1|
|788   |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__21                             |     1|
|789   |              synth_reg_inst                            |synth_reg_w_init__parameterized1__21                                      |     1|
|790   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__21                                     |     1|
|791   |            shift                                       |sysgen_shift_3f3aae74dc__21                                               |     1|
|792   |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__12                 |    13|
|793   |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x29                             |    13|
|794   |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x29                             |     2|
|795   |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__12 |     2|
|796   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x61                            |     3|
|797   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__141                               |     1|
|798   |                \srl_delay.synth_reg_srl_inst           |synth_reg__142                                                            |     1|
|799   |                  \partial_one.last_srlc33e             |srlc33e__142                                                              |     1|
|800   |              inverter                                  |sysgen_inverter_e83ef5166e__81                                            |     1|
|801   |              edge_op                                   |sysgen_logical_78da16fdbb__21                                             |     1|
|802   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__144                               |     1|
|803   |              \srl_delay.synth_reg_srl_inst             |synth_reg__145                                                            |     1|
|804   |                \partial_one.last_srlc33e               |srlc33e__145                                                              |     1|
|805   |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__145                               |     1|
|806   |              \srl_delay.synth_reg_srl_inst             |synth_reg__146                                                            |     1|
|807   |                \partial_one.last_srlc33e               |srlc33e__146                                                              |     1|
|808   |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__146                               |     1|
|809   |              \srl_delay.synth_reg_srl_inst             |synth_reg__147                                                            |     1|
|810   |                \partial_one.last_srlc33e               |srlc33e__147                                                              |     1|
|811   |            inverter                                    |sysgen_inverter_e83ef5166e__82                                            |     1|
|812   |            logical                                     |sysgen_logical_b4ef2d0c79__21                                             |     1|
|813   |            mux2                                        |sysgen_mux_470e6e2e49__63                                                 |     1|
|814   |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__41             |     1|
|815   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__41                                      |     1|
|816   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__41                                     |     1|
|817   |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__42             |     1|
|818   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__42                                      |     1|
|819   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__42                                     |     1|
|820   |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x24                                 |    14|
|821   |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__21              |    14|
|822   |              \latency_test.reg                         |synth_reg__parameterized4__29                                             |    14|
|823   |                \partial_one.last_srlc33e               |srlc33e__parameterized3__29                                               |    14|
|824   |          add_del                                       |sysgen_delay_c434c10e8c__21                                               |    10|
|825   |          we_del                                        |sysgen_delay_308dc24808__84                                               |     1|
|826   |      snapshot3_01                                      |rfdc_multi_eight_adcs_2048gsps_snapshot3_01                               |    76|
|827   |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x24                                     |    76|
|828   |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x24                                |    38|
|829   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x50                            |     3|
|830   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__140                               |     1|
|831   |                \srl_delay.synth_reg_srl_inst           |synth_reg__141                                                            |     1|
|832   |                  \partial_one.last_srlc33e             |srlc33e__141                                                              |     1|
|833   |              inverter                                  |sysgen_inverter_e83ef5166e__79                                            |     1|
|834   |              edge_op                                   |sysgen_logical_b68f142485__20                                             |     1|
|835   |            delay                                       |sysgen_delay_308dc24808__77                                               |     1|
|836   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__20                |    12|
|837   |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__20                                             |    12|
|838   |                \partial_one.last_srlc33e               |srlc33e__parameterized1__20                                               |    12|
|839   |            delay4                                      |sysgen_delay_308dc24808__79                                               |     1|
|840   |            inverter                                    |sysgen_inverter_4305d5e10f__20                                            |     2|
|841   |            inverter1                                   |sysgen_inverter_e83ef5166e__80                                            |     1|
|842   |            logical1                                    |sysgen_logical_dda2ec61e9__40                                             |     2|
|843   |            logical6                                    |sysgen_logical_f6f3bc91a3__20                                             |     1|
|844   |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__20                             |     1|
|845   |              synth_reg_inst                            |synth_reg_w_init__parameterized1__20                                      |     1|
|846   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__20                                     |     1|
|847   |            shift                                       |sysgen_shift_3f3aae74dc__20                                               |     1|
|848   |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__13                 |    13|
|849   |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x24                             |    13|
|850   |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x24                             |     2|
|851   |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__13 |     2|
|852   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x51                            |     3|
|853   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__134                               |     1|
|854   |                \srl_delay.synth_reg_srl_inst           |synth_reg__135                                                            |     1|
|855   |                  \partial_one.last_srlc33e             |srlc33e__135                                                              |     1|
|856   |              inverter                                  |sysgen_inverter_e83ef5166e__77                                            |     1|
|857   |              edge_op                                   |sysgen_logical_78da16fdbb__20                                             |     1|
|858   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__137                               |     1|
|859   |              \srl_delay.synth_reg_srl_inst             |synth_reg__138                                                            |     1|
|860   |                \partial_one.last_srlc33e               |srlc33e__138                                                              |     1|
|861   |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__138                               |     1|
|862   |              \srl_delay.synth_reg_srl_inst             |synth_reg__139                                                            |     1|
|863   |                \partial_one.last_srlc33e               |srlc33e__139                                                              |     1|
|864   |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__139                               |     1|
|865   |              \srl_delay.synth_reg_srl_inst             |synth_reg__140                                                            |     1|
|866   |                \partial_one.last_srlc33e               |srlc33e__140                                                              |     1|
|867   |            inverter                                    |sysgen_inverter_e83ef5166e__78                                            |     1|
|868   |            logical                                     |sysgen_logical_b4ef2d0c79__20                                             |     1|
|869   |            mux2                                        |sysgen_mux_470e6e2e49__60                                                 |     1|
|870   |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__39             |     1|
|871   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__39                                      |     1|
|872   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__39                                     |     1|
|873   |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__40             |     1|
|874   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__40                                      |     1|
|875   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__40                                     |     1|
|876   |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x23                                 |    14|
|877   |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__20              |    14|
|878   |              \latency_test.reg                         |synth_reg__parameterized4__28                                             |    14|
|879   |                \partial_one.last_srlc33e               |srlc33e__parameterized3__28                                               |    14|
|880   |          add_del                                       |sysgen_delay_c434c10e8c__20                                               |    10|
|881   |          we_del                                        |sysgen_delay_308dc24808__80                                               |     1|
|882   |      snapshot3_23                                      |rfdc_multi_eight_adcs_2048gsps_snapshot3_23                               |    76|
|883   |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x23                                     |    76|
|884   |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x23                                |    38|
|885   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x49                            |     3|
|886   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__133                               |     1|
|887   |                \srl_delay.synth_reg_srl_inst           |synth_reg__134                                                            |     1|
|888   |                  \partial_one.last_srlc33e             |srlc33e__134                                                              |     1|
|889   |              inverter                                  |sysgen_inverter_e83ef5166e__75                                            |     1|
|890   |              edge_op                                   |sysgen_logical_b68f142485__19                                             |     1|
|891   |            delay                                       |sysgen_delay_308dc24808__73                                               |     1|
|892   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__19                |    12|
|893   |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__19                                             |    12|
|894   |                \partial_one.last_srlc33e               |srlc33e__parameterized1__19                                               |    12|
|895   |            delay4                                      |sysgen_delay_308dc24808__75                                               |     1|
|896   |            inverter                                    |sysgen_inverter_4305d5e10f__19                                            |     2|
|897   |            inverter1                                   |sysgen_inverter_e83ef5166e__76                                            |     1|
|898   |            logical1                                    |sysgen_logical_dda2ec61e9__38                                             |     2|
|899   |            logical6                                    |sysgen_logical_f6f3bc91a3__19                                             |     1|
|900   |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__19                             |     1|
|901   |              synth_reg_inst                            |synth_reg_w_init__parameterized1__19                                      |     1|
|902   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__19                                     |     1|
|903   |            shift                                       |sysgen_shift_3f3aae74dc__19                                               |     1|
|904   |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__14                 |    13|
|905   |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x23                             |    13|
|906   |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x23                             |     2|
|907   |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__14 |     2|
|908   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x48                            |     3|
|909   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__127                               |     1|
|910   |                \srl_delay.synth_reg_srl_inst           |synth_reg__128                                                            |     1|
|911   |                  \partial_one.last_srlc33e             |srlc33e__128                                                              |     1|
|912   |              inverter                                  |sysgen_inverter_e83ef5166e__73                                            |     1|
|913   |              edge_op                                   |sysgen_logical_78da16fdbb__19                                             |     1|
|914   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__130                               |     1|
|915   |              \srl_delay.synth_reg_srl_inst             |synth_reg__131                                                            |     1|
|916   |                \partial_one.last_srlc33e               |srlc33e__131                                                              |     1|
|917   |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__131                               |     1|
|918   |              \srl_delay.synth_reg_srl_inst             |synth_reg__132                                                            |     1|
|919   |                \partial_one.last_srlc33e               |srlc33e__132                                                              |     1|
|920   |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__132                               |     1|
|921   |              \srl_delay.synth_reg_srl_inst             |synth_reg__133                                                            |     1|
|922   |                \partial_one.last_srlc33e               |srlc33e__133                                                              |     1|
|923   |            inverter                                    |sysgen_inverter_e83ef5166e__74                                            |     1|
|924   |            logical                                     |sysgen_logical_b4ef2d0c79__19                                             |     1|
|925   |            mux2                                        |sysgen_mux_470e6e2e49__57                                                 |     1|
|926   |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__37             |     1|
|927   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__37                                      |     1|
|928   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__37                                     |     1|
|929   |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__38             |     1|
|930   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__38                                      |     1|
|931   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__38                                     |     1|
|932   |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x25                                 |    14|
|933   |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__19              |    14|
|934   |              \latency_test.reg                         |synth_reg__parameterized4__27                                             |    14|
|935   |                \partial_one.last_srlc33e               |srlc33e__parameterized3__27                                               |    14|
|936   |          add_del                                       |sysgen_delay_c434c10e8c__19                                               |    10|
|937   |          we_del                                        |sysgen_delay_308dc24808__76                                               |     1|
|938   |      snapshot3_45                                      |rfdc_multi_eight_adcs_2048gsps_snapshot3_45                               |    76|
|939   |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x26                                     |    76|
|940   |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x26                                |    38|
|941   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x55                            |     3|
|942   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__126                               |     1|
|943   |                \srl_delay.synth_reg_srl_inst           |synth_reg__127                                                            |     1|
|944   |                  \partial_one.last_srlc33e             |srlc33e__127                                                              |     1|
|945   |              inverter                                  |sysgen_inverter_e83ef5166e__71                                            |     1|
|946   |              edge_op                                   |sysgen_logical_b68f142485__18                                             |     1|
|947   |            delay                                       |sysgen_delay_308dc24808__69                                               |     1|
|948   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__18                |    12|
|949   |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__18                                             |    12|
|950   |                \partial_one.last_srlc33e               |srlc33e__parameterized1__18                                               |    12|
|951   |            delay4                                      |sysgen_delay_308dc24808__71                                               |     1|
|952   |            inverter                                    |sysgen_inverter_4305d5e10f__18                                            |     2|
|953   |            inverter1                                   |sysgen_inverter_e83ef5166e__72                                            |     1|
|954   |            logical1                                    |sysgen_logical_dda2ec61e9__36                                             |     2|
|955   |            logical6                                    |sysgen_logical_f6f3bc91a3__18                                             |     1|
|956   |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__18                             |     1|
|957   |              synth_reg_inst                            |synth_reg_w_init__parameterized1__18                                      |     1|
|958   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__18                                     |     1|
|959   |            shift                                       |sysgen_shift_3f3aae74dc__18                                               |     1|
|960   |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__15                 |    13|
|961   |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x26                             |    13|
|962   |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x26                             |     2|
|963   |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__15 |     2|
|964   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x54                            |     3|
|965   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__120                               |     1|
|966   |                \srl_delay.synth_reg_srl_inst           |synth_reg__121                                                            |     1|
|967   |                  \partial_one.last_srlc33e             |srlc33e__121                                                              |     1|
|968   |              inverter                                  |sysgen_inverter_e83ef5166e__69                                            |     1|
|969   |              edge_op                                   |sysgen_logical_78da16fdbb__18                                             |     1|
|970   |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__123                               |     1|
|971   |              \srl_delay.synth_reg_srl_inst             |synth_reg__124                                                            |     1|
|972   |                \partial_one.last_srlc33e               |srlc33e__124                                                              |     1|
|973   |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__124                               |     1|
|974   |              \srl_delay.synth_reg_srl_inst             |synth_reg__125                                                            |     1|
|975   |                \partial_one.last_srlc33e               |srlc33e__125                                                              |     1|
|976   |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__125                               |     1|
|977   |              \srl_delay.synth_reg_srl_inst             |synth_reg__126                                                            |     1|
|978   |                \partial_one.last_srlc33e               |srlc33e__126                                                              |     1|
|979   |            inverter                                    |sysgen_inverter_e83ef5166e__70                                            |     1|
|980   |            logical                                     |sysgen_logical_b4ef2d0c79__18                                             |     1|
|981   |            mux2                                        |sysgen_mux_470e6e2e49__54                                                 |     1|
|982   |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__35             |     1|
|983   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__35                                      |     1|
|984   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__35                                     |     1|
|985   |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__36             |     1|
|986   |              synth_reg_inst                            |synth_reg_w_init__parameterized5__36                                      |     1|
|987   |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__36                                     |     1|
|988   |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x26                                 |    14|
|989   |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__18              |    14|
|990   |              \latency_test.reg                         |synth_reg__parameterized4__26                                             |    14|
|991   |                \partial_one.last_srlc33e               |srlc33e__parameterized3__26                                               |    14|
|992   |          add_del                                       |sysgen_delay_c434c10e8c__18                                               |    10|
|993   |          we_del                                        |sysgen_delay_308dc24808__72                                               |     1|
|994   |      snapshot3_67                                      |rfdc_multi_eight_adcs_2048gsps_snapshot3_67                               |    76|
|995   |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x25                                     |    76|
|996   |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x25                                |    38|
|997   |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x52                            |     3|
|998   |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__119                               |     1|
|999   |                \srl_delay.synth_reg_srl_inst           |synth_reg__120                                                            |     1|
|1000  |                  \partial_one.last_srlc33e             |srlc33e__120                                                              |     1|
|1001  |              inverter                                  |sysgen_inverter_e83ef5166e__67                                            |     1|
|1002  |              edge_op                                   |sysgen_logical_b68f142485__17                                             |     1|
|1003  |            delay                                       |sysgen_delay_308dc24808__65                                               |     1|
|1004  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__17                |    12|
|1005  |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__17                                             |    12|
|1006  |                \partial_one.last_srlc33e               |srlc33e__parameterized1__17                                               |    12|
|1007  |            delay4                                      |sysgen_delay_308dc24808__67                                               |     1|
|1008  |            inverter                                    |sysgen_inverter_4305d5e10f__17                                            |     2|
|1009  |            inverter1                                   |sysgen_inverter_e83ef5166e__68                                            |     1|
|1010  |            logical1                                    |sysgen_logical_dda2ec61e9__34                                             |     2|
|1011  |            logical6                                    |sysgen_logical_f6f3bc91a3__17                                             |     1|
|1012  |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__17                             |     1|
|1013  |              synth_reg_inst                            |synth_reg_w_init__parameterized1__17                                      |     1|
|1014  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__17                                     |     1|
|1015  |            shift                                       |sysgen_shift_3f3aae74dc__17                                               |     1|
|1016  |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__16                 |    13|
|1017  |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x25                             |    13|
|1018  |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x25                             |     2|
|1019  |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__16 |     2|
|1020  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x53                            |     3|
|1021  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__113                               |     1|
|1022  |                \srl_delay.synth_reg_srl_inst           |synth_reg__114                                                            |     1|
|1023  |                  \partial_one.last_srlc33e             |srlc33e__114                                                              |     1|
|1024  |              inverter                                  |sysgen_inverter_e83ef5166e__65                                            |     1|
|1025  |              edge_op                                   |sysgen_logical_78da16fdbb__17                                             |     1|
|1026  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__116                               |     1|
|1027  |              \srl_delay.synth_reg_srl_inst             |synth_reg__117                                                            |     1|
|1028  |                \partial_one.last_srlc33e               |srlc33e__117                                                              |     1|
|1029  |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__117                               |     1|
|1030  |              \srl_delay.synth_reg_srl_inst             |synth_reg__118                                                            |     1|
|1031  |                \partial_one.last_srlc33e               |srlc33e__118                                                              |     1|
|1032  |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__118                               |     1|
|1033  |              \srl_delay.synth_reg_srl_inst             |synth_reg__119                                                            |     1|
|1034  |                \partial_one.last_srlc33e               |srlc33e__119                                                              |     1|
|1035  |            inverter                                    |sysgen_inverter_e83ef5166e__66                                            |     1|
|1036  |            logical                                     |sysgen_logical_b4ef2d0c79__17                                             |     1|
|1037  |            mux2                                        |sysgen_mux_470e6e2e49__51                                                 |     1|
|1038  |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__33             |     1|
|1039  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__33                                      |     1|
|1040  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__33                                     |     1|
|1041  |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__34             |     1|
|1042  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__34                                      |     1|
|1043  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__34                                     |     1|
|1044  |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x22                                 |    14|
|1045  |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__17              |    14|
|1046  |              \latency_test.reg                         |synth_reg__parameterized4__25                                             |    14|
|1047  |                \partial_one.last_srlc33e               |srlc33e__parameterized3__25                                               |    14|
|1048  |          add_del                                       |sysgen_delay_c434c10e8c__17                                               |    10|
|1049  |          we_del                                        |sysgen_delay_308dc24808__68                                               |     1|
|1050  |      snapshot4_01                                      |rfdc_multi_eight_adcs_2048gsps_snapshot4_01                               |    76|
|1051  |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x4                                      |    76|
|1052  |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x5                                 |    38|
|1053  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x9                             |     3|
|1054  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__112                               |     1|
|1055  |                \srl_delay.synth_reg_srl_inst           |synth_reg__113                                                            |     1|
|1056  |                  \partial_one.last_srlc33e             |srlc33e__113                                                              |     1|
|1057  |              inverter                                  |sysgen_inverter_e83ef5166e__63                                            |     1|
|1058  |              edge_op                                   |sysgen_logical_b68f142485__16                                             |     1|
|1059  |            delay                                       |sysgen_delay_308dc24808__61                                               |     1|
|1060  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__16                |    12|
|1061  |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__16                                             |    12|
|1062  |                \partial_one.last_srlc33e               |srlc33e__parameterized1__16                                               |    12|
|1063  |            delay4                                      |sysgen_delay_308dc24808__63                                               |     1|
|1064  |            inverter                                    |sysgen_inverter_4305d5e10f__16                                            |     2|
|1065  |            inverter1                                   |sysgen_inverter_e83ef5166e__64                                            |     1|
|1066  |            logical1                                    |sysgen_logical_dda2ec61e9__32                                             |     2|
|1067  |            logical6                                    |sysgen_logical_f6f3bc91a3__16                                             |     1|
|1068  |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__16                             |     1|
|1069  |              synth_reg_inst                            |synth_reg_w_init__parameterized1__16                                      |     1|
|1070  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__16                                     |     1|
|1071  |            shift                                       |sysgen_shift_3f3aae74dc__16                                               |     1|
|1072  |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__17                 |    13|
|1073  |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x4                              |    13|
|1074  |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x4                              |     2|
|1075  |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__17 |     2|
|1076  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x10                            |     3|
|1077  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__106                               |     1|
|1078  |                \srl_delay.synth_reg_srl_inst           |synth_reg__107                                                            |     1|
|1079  |                  \partial_one.last_srlc33e             |srlc33e__107                                                              |     1|
|1080  |              inverter                                  |sysgen_inverter_e83ef5166e__61                                            |     1|
|1081  |              edge_op                                   |sysgen_logical_78da16fdbb__16                                             |     1|
|1082  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__109                               |     1|
|1083  |              \srl_delay.synth_reg_srl_inst             |synth_reg__110                                                            |     1|
|1084  |                \partial_one.last_srlc33e               |srlc33e__110                                                              |     1|
|1085  |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__110                               |     1|
|1086  |              \srl_delay.synth_reg_srl_inst             |synth_reg__111                                                            |     1|
|1087  |                \partial_one.last_srlc33e               |srlc33e__111                                                              |     1|
|1088  |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__111                               |     1|
|1089  |              \srl_delay.synth_reg_srl_inst             |synth_reg__112                                                            |     1|
|1090  |                \partial_one.last_srlc33e               |srlc33e__112                                                              |     1|
|1091  |            inverter                                    |sysgen_inverter_e83ef5166e__62                                            |     1|
|1092  |            logical                                     |sysgen_logical_b4ef2d0c79__16                                             |     1|
|1093  |            mux2                                        |sysgen_mux_470e6e2e49__48                                                 |     1|
|1094  |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__31             |     1|
|1095  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__31                                      |     1|
|1096  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__31                                     |     1|
|1097  |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__32             |     1|
|1098  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__32                                      |     1|
|1099  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__32                                     |     1|
|1100  |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x4                                  |    14|
|1101  |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__16              |    14|
|1102  |              \latency_test.reg                         |synth_reg__parameterized4__24                                             |    14|
|1103  |                \partial_one.last_srlc33e               |srlc33e__parameterized3__24                                               |    14|
|1104  |          add_del                                       |sysgen_delay_c434c10e8c__16                                               |    10|
|1105  |          we_del                                        |sysgen_delay_308dc24808__64                                               |     1|
|1106  |      snapshot4_23                                      |rfdc_multi_eight_adcs_2048gsps_snapshot4_23                               |    76|
|1107  |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x3                                      |    76|
|1108  |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x4                                 |    38|
|1109  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x7                             |     3|
|1110  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__105                               |     1|
|1111  |                \srl_delay.synth_reg_srl_inst           |synth_reg__106                                                            |     1|
|1112  |                  \partial_one.last_srlc33e             |srlc33e__106                                                              |     1|
|1113  |              inverter                                  |sysgen_inverter_e83ef5166e__59                                            |     1|
|1114  |              edge_op                                   |sysgen_logical_b68f142485__15                                             |     1|
|1115  |            delay                                       |sysgen_delay_308dc24808__57                                               |     1|
|1116  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__15                |    12|
|1117  |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__15                                             |    12|
|1118  |                \partial_one.last_srlc33e               |srlc33e__parameterized1__15                                               |    12|
|1119  |            delay4                                      |sysgen_delay_308dc24808__59                                               |     1|
|1120  |            inverter                                    |sysgen_inverter_4305d5e10f__15                                            |     2|
|1121  |            inverter1                                   |sysgen_inverter_e83ef5166e__60                                            |     1|
|1122  |            logical1                                    |sysgen_logical_dda2ec61e9__30                                             |     2|
|1123  |            logical6                                    |sysgen_logical_f6f3bc91a3__15                                             |     1|
|1124  |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__15                             |     1|
|1125  |              synth_reg_inst                            |synth_reg_w_init__parameterized1__15                                      |     1|
|1126  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__15                                     |     1|
|1127  |            shift                                       |sysgen_shift_3f3aae74dc__15                                               |     1|
|1128  |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__18                 |    13|
|1129  |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x3                              |    13|
|1130  |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x3                              |     2|
|1131  |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__18 |     2|
|1132  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x8                             |     3|
|1133  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__99                                |     1|
|1134  |                \srl_delay.synth_reg_srl_inst           |synth_reg__100                                                            |     1|
|1135  |                  \partial_one.last_srlc33e             |srlc33e__100                                                              |     1|
|1136  |              inverter                                  |sysgen_inverter_e83ef5166e__57                                            |     1|
|1137  |              edge_op                                   |sysgen_logical_78da16fdbb__15                                             |     1|
|1138  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__102                               |     1|
|1139  |              \srl_delay.synth_reg_srl_inst             |synth_reg__103                                                            |     1|
|1140  |                \partial_one.last_srlc33e               |srlc33e__103                                                              |     1|
|1141  |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__103                               |     1|
|1142  |              \srl_delay.synth_reg_srl_inst             |synth_reg__104                                                            |     1|
|1143  |                \partial_one.last_srlc33e               |srlc33e__104                                                              |     1|
|1144  |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__104                               |     1|
|1145  |              \srl_delay.synth_reg_srl_inst             |synth_reg__105                                                            |     1|
|1146  |                \partial_one.last_srlc33e               |srlc33e__105                                                              |     1|
|1147  |            inverter                                    |sysgen_inverter_e83ef5166e__58                                            |     1|
|1148  |            logical                                     |sysgen_logical_b4ef2d0c79__15                                             |     1|
|1149  |            mux2                                        |sysgen_mux_470e6e2e49__45                                                 |     1|
|1150  |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__29             |     1|
|1151  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__29                                      |     1|
|1152  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__29                                     |     1|
|1153  |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__30             |     1|
|1154  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__30                                      |     1|
|1155  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__30                                     |     1|
|1156  |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x3                                  |    14|
|1157  |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__15              |    14|
|1158  |              \latency_test.reg                         |synth_reg__parameterized4__23                                             |    14|
|1159  |                \partial_one.last_srlc33e               |srlc33e__parameterized3__23                                               |    14|
|1160  |          add_del                                       |sysgen_delay_c434c10e8c__15                                               |    10|
|1161  |          we_del                                        |sysgen_delay_308dc24808__60                                               |     1|
|1162  |      snapshot4_45                                      |rfdc_multi_eight_adcs_2048gsps_snapshot4_45                               |    76|
|1163  |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x6                                      |    76|
|1164  |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x7                                 |    38|
|1165  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x13                            |     3|
|1166  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__98                                |     1|
|1167  |                \srl_delay.synth_reg_srl_inst           |synth_reg__99                                                             |     1|
|1168  |                  \partial_one.last_srlc33e             |srlc33e__99                                                               |     1|
|1169  |              inverter                                  |sysgen_inverter_e83ef5166e__55                                            |     1|
|1170  |              edge_op                                   |sysgen_logical_b68f142485__14                                             |     1|
|1171  |            delay                                       |sysgen_delay_308dc24808__53                                               |     1|
|1172  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__14                |    12|
|1173  |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__14                                             |    12|
|1174  |                \partial_one.last_srlc33e               |srlc33e__parameterized1__14                                               |    12|
|1175  |            delay4                                      |sysgen_delay_308dc24808__55                                               |     1|
|1176  |            inverter                                    |sysgen_inverter_4305d5e10f__14                                            |     2|
|1177  |            inverter1                                   |sysgen_inverter_e83ef5166e__56                                            |     1|
|1178  |            logical1                                    |sysgen_logical_dda2ec61e9__28                                             |     2|
|1179  |            logical6                                    |sysgen_logical_f6f3bc91a3__14                                             |     1|
|1180  |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__14                             |     1|
|1181  |              synth_reg_inst                            |synth_reg_w_init__parameterized1__14                                      |     1|
|1182  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__14                                     |     1|
|1183  |            shift                                       |sysgen_shift_3f3aae74dc__14                                               |     1|
|1184  |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__19                 |    13|
|1185  |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x6                              |    13|
|1186  |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x6                              |     2|
|1187  |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__19 |     2|
|1188  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x14                            |     3|
|1189  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__92                                |     1|
|1190  |                \srl_delay.synth_reg_srl_inst           |synth_reg__93                                                             |     1|
|1191  |                  \partial_one.last_srlc33e             |srlc33e__93                                                               |     1|
|1192  |              inverter                                  |sysgen_inverter_e83ef5166e__53                                            |     1|
|1193  |              edge_op                                   |sysgen_logical_78da16fdbb__14                                             |     1|
|1194  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__95                                |     1|
|1195  |              \srl_delay.synth_reg_srl_inst             |synth_reg__96                                                             |     1|
|1196  |                \partial_one.last_srlc33e               |srlc33e__96                                                               |     1|
|1197  |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__96                                |     1|
|1198  |              \srl_delay.synth_reg_srl_inst             |synth_reg__97                                                             |     1|
|1199  |                \partial_one.last_srlc33e               |srlc33e__97                                                               |     1|
|1200  |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__97                                |     1|
|1201  |              \srl_delay.synth_reg_srl_inst             |synth_reg__98                                                             |     1|
|1202  |                \partial_one.last_srlc33e               |srlc33e__98                                                               |     1|
|1203  |            inverter                                    |sysgen_inverter_e83ef5166e__54                                            |     1|
|1204  |            logical                                     |sysgen_logical_b4ef2d0c79__14                                             |     1|
|1205  |            mux2                                        |sysgen_mux_470e6e2e49__42                                                 |     1|
|1206  |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__27             |     1|
|1207  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__27                                      |     1|
|1208  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__27                                     |     1|
|1209  |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__28             |     1|
|1210  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__28                                      |     1|
|1211  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__28                                     |     1|
|1212  |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x6                                  |    14|
|1213  |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__14              |    14|
|1214  |              \latency_test.reg                         |synth_reg__parameterized4__22                                             |    14|
|1215  |                \partial_one.last_srlc33e               |srlc33e__parameterized3__22                                               |    14|
|1216  |          add_del                                       |sysgen_delay_c434c10e8c__14                                               |    10|
|1217  |          we_del                                        |sysgen_delay_308dc24808__56                                               |     1|
|1218  |      snapshot4_67                                      |rfdc_multi_eight_adcs_2048gsps_snapshot4_67                               |    76|
|1219  |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x5                                      |    76|
|1220  |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x6                                 |    38|
|1221  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x11                            |     3|
|1222  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__91                                |     1|
|1223  |                \srl_delay.synth_reg_srl_inst           |synth_reg__92                                                             |     1|
|1224  |                  \partial_one.last_srlc33e             |srlc33e__92                                                               |     1|
|1225  |              inverter                                  |sysgen_inverter_e83ef5166e__51                                            |     1|
|1226  |              edge_op                                   |sysgen_logical_b68f142485__13                                             |     1|
|1227  |            delay                                       |sysgen_delay_308dc24808__49                                               |     1|
|1228  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__13                |    12|
|1229  |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__13                                             |    12|
|1230  |                \partial_one.last_srlc33e               |srlc33e__parameterized1__13                                               |    12|
|1231  |            delay4                                      |sysgen_delay_308dc24808__51                                               |     1|
|1232  |            inverter                                    |sysgen_inverter_4305d5e10f__13                                            |     2|
|1233  |            inverter1                                   |sysgen_inverter_e83ef5166e__52                                            |     1|
|1234  |            logical1                                    |sysgen_logical_dda2ec61e9__26                                             |     2|
|1235  |            logical6                                    |sysgen_logical_f6f3bc91a3__13                                             |     1|
|1236  |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__13                             |     1|
|1237  |              synth_reg_inst                            |synth_reg_w_init__parameterized1__13                                      |     1|
|1238  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__13                                     |     1|
|1239  |            shift                                       |sysgen_shift_3f3aae74dc__13                                               |     1|
|1240  |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__20                 |    13|
|1241  |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x5                              |    13|
|1242  |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x5                              |     2|
|1243  |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__20 |     2|
|1244  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x12                            |     3|
|1245  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__85                                |     1|
|1246  |                \srl_delay.synth_reg_srl_inst           |synth_reg__86                                                             |     1|
|1247  |                  \partial_one.last_srlc33e             |srlc33e__86                                                               |     1|
|1248  |              inverter                                  |sysgen_inverter_e83ef5166e__49                                            |     1|
|1249  |              edge_op                                   |sysgen_logical_78da16fdbb__13                                             |     1|
|1250  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__88                                |     1|
|1251  |              \srl_delay.synth_reg_srl_inst             |synth_reg__89                                                             |     1|
|1252  |                \partial_one.last_srlc33e               |srlc33e__89                                                               |     1|
|1253  |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__89                                |     1|
|1254  |              \srl_delay.synth_reg_srl_inst             |synth_reg__90                                                             |     1|
|1255  |                \partial_one.last_srlc33e               |srlc33e__90                                                               |     1|
|1256  |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__90                                |     1|
|1257  |              \srl_delay.synth_reg_srl_inst             |synth_reg__91                                                             |     1|
|1258  |                \partial_one.last_srlc33e               |srlc33e__91                                                               |     1|
|1259  |            inverter                                    |sysgen_inverter_e83ef5166e__50                                            |     1|
|1260  |            logical                                     |sysgen_logical_b4ef2d0c79__13                                             |     1|
|1261  |            mux2                                        |sysgen_mux_470e6e2e49__39                                                 |     1|
|1262  |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__25             |     1|
|1263  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__25                                      |     1|
|1264  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__25                                     |     1|
|1265  |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__26             |     1|
|1266  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__26                                      |     1|
|1267  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__26                                     |     1|
|1268  |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x5                                  |    14|
|1269  |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__13              |    14|
|1270  |              \latency_test.reg                         |synth_reg__parameterized4__21                                             |    14|
|1271  |                \partial_one.last_srlc33e               |srlc33e__parameterized3__21                                               |    14|
|1272  |          add_del                                       |sysgen_delay_c434c10e8c__13                                               |    10|
|1273  |          we_del                                        |sysgen_delay_308dc24808__52                                               |     1|
|1274  |      snapshot5_01                                      |rfdc_multi_eight_adcs_2048gsps_snapshot5_01                               |    76|
|1275  |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x7                                      |    76|
|1276  |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x0                                 |    38|
|1277  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x1                             |     3|
|1278  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__84                                |     1|
|1279  |                \srl_delay.synth_reg_srl_inst           |synth_reg__85                                                             |     1|
|1280  |                  \partial_one.last_srlc33e             |srlc33e__85                                                               |     1|
|1281  |              inverter                                  |sysgen_inverter_e83ef5166e__47                                            |     1|
|1282  |              edge_op                                   |sysgen_logical_b68f142485__12                                             |     1|
|1283  |            delay                                       |sysgen_delay_308dc24808__45                                               |     1|
|1284  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__12                |    12|
|1285  |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__12                                             |    12|
|1286  |                \partial_one.last_srlc33e               |srlc33e__parameterized1__12                                               |    12|
|1287  |            delay4                                      |sysgen_delay_308dc24808__47                                               |     1|
|1288  |            inverter                                    |sysgen_inverter_4305d5e10f__12                                            |     2|
|1289  |            inverter1                                   |sysgen_inverter_e83ef5166e__48                                            |     1|
|1290  |            logical1                                    |sysgen_logical_dda2ec61e9__24                                             |     2|
|1291  |            logical6                                    |sysgen_logical_f6f3bc91a3__12                                             |     1|
|1292  |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__12                             |     1|
|1293  |              synth_reg_inst                            |synth_reg_w_init__parameterized1__12                                      |     1|
|1294  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__12                                     |     1|
|1295  |            shift                                       |sysgen_shift_3f3aae74dc__12                                               |     1|
|1296  |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__21                 |    13|
|1297  |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x0                              |    13|
|1298  |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x0                              |     2|
|1299  |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__21 |     2|
|1300  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x2                             |     3|
|1301  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__78                                |     1|
|1302  |                \srl_delay.synth_reg_srl_inst           |synth_reg__79                                                             |     1|
|1303  |                  \partial_one.last_srlc33e             |srlc33e__79                                                               |     1|
|1304  |              inverter                                  |sysgen_inverter_e83ef5166e__45                                            |     1|
|1305  |              edge_op                                   |sysgen_logical_78da16fdbb__12                                             |     1|
|1306  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__81                                |     1|
|1307  |              \srl_delay.synth_reg_srl_inst             |synth_reg__82                                                             |     1|
|1308  |                \partial_one.last_srlc33e               |srlc33e__82                                                               |     1|
|1309  |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__82                                |     1|
|1310  |              \srl_delay.synth_reg_srl_inst             |synth_reg__83                                                             |     1|
|1311  |                \partial_one.last_srlc33e               |srlc33e__83                                                               |     1|
|1312  |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__83                                |     1|
|1313  |              \srl_delay.synth_reg_srl_inst             |synth_reg__84                                                             |     1|
|1314  |                \partial_one.last_srlc33e               |srlc33e__84                                                               |     1|
|1315  |            inverter                                    |sysgen_inverter_e83ef5166e__46                                            |     1|
|1316  |            logical                                     |sysgen_logical_b4ef2d0c79__12                                             |     1|
|1317  |            mux2                                        |sysgen_mux_470e6e2e49__36                                                 |     1|
|1318  |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__23             |     1|
|1319  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__23                                      |     1|
|1320  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__23                                     |     1|
|1321  |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__24             |     1|
|1322  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__24                                      |     1|
|1323  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__24                                     |     1|
|1324  |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x0                                  |    14|
|1325  |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__12              |    14|
|1326  |              \latency_test.reg                         |synth_reg__parameterized4__20                                             |    14|
|1327  |                \partial_one.last_srlc33e               |srlc33e__parameterized3__20                                               |    14|
|1328  |          add_del                                       |sysgen_delay_c434c10e8c__12                                               |    10|
|1329  |          we_del                                        |sysgen_delay_308dc24808__48                                               |     1|
|1330  |      snapshot5_23                                      |rfdc_multi_eight_adcs_2048gsps_snapshot5_23                               |    76|
|1331  |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x0                                      |    76|
|1332  |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen                                    |    38|
|1333  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect                                |     3|
|1334  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__77                                |     1|
|1335  |                \srl_delay.synth_reg_srl_inst           |synth_reg__78                                                             |     1|
|1336  |                  \partial_one.last_srlc33e             |srlc33e__78                                                               |     1|
|1337  |              inverter                                  |sysgen_inverter_e83ef5166e__43                                            |     1|
|1338  |              edge_op                                   |sysgen_logical_b68f142485__11                                             |     1|
|1339  |            delay                                       |sysgen_delay_308dc24808__41                                               |     1|
|1340  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__11                |    12|
|1341  |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__11                                             |    12|
|1342  |                \partial_one.last_srlc33e               |srlc33e__parameterized1__11                                               |    12|
|1343  |            delay4                                      |sysgen_delay_308dc24808__43                                               |     1|
|1344  |            inverter                                    |sysgen_inverter_4305d5e10f__11                                            |     2|
|1345  |            inverter1                                   |sysgen_inverter_e83ef5166e__44                                            |     1|
|1346  |            logical1                                    |sysgen_logical_dda2ec61e9__22                                             |     2|
|1347  |            logical6                                    |sysgen_logical_f6f3bc91a3__11                                             |     1|
|1348  |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__11                             |     1|
|1349  |              synth_reg_inst                            |synth_reg_w_init__parameterized1__11                                      |     1|
|1350  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__11                                     |     1|
|1351  |            shift                                       |sysgen_shift_3f3aae74dc__11                                               |     1|
|1352  |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__22                 |    13|
|1353  |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl                                 |    13|
|1354  |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge                                 |     2|
|1355  |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__22 |     2|
|1356  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x0                             |     3|
|1357  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__71                                |     1|
|1358  |                \srl_delay.synth_reg_srl_inst           |synth_reg__72                                                             |     1|
|1359  |                  \partial_one.last_srlc33e             |srlc33e__72                                                               |     1|
|1360  |              inverter                                  |sysgen_inverter_e83ef5166e__41                                            |     1|
|1361  |              edge_op                                   |sysgen_logical_78da16fdbb__11                                             |     1|
|1362  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__74                                |     1|
|1363  |              \srl_delay.synth_reg_srl_inst             |synth_reg__75                                                             |     1|
|1364  |                \partial_one.last_srlc33e               |srlc33e__75                                                               |     1|
|1365  |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__75                                |     1|
|1366  |              \srl_delay.synth_reg_srl_inst             |synth_reg__76                                                             |     1|
|1367  |                \partial_one.last_srlc33e               |srlc33e__76                                                               |     1|
|1368  |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__76                                |     1|
|1369  |              \srl_delay.synth_reg_srl_inst             |synth_reg__77                                                             |     1|
|1370  |                \partial_one.last_srlc33e               |srlc33e__77                                                               |     1|
|1371  |            inverter                                    |sysgen_inverter_e83ef5166e__42                                            |     1|
|1372  |            logical                                     |sysgen_logical_b4ef2d0c79__11                                             |     1|
|1373  |            mux2                                        |sysgen_mux_470e6e2e49__33                                                 |     1|
|1374  |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__21             |     1|
|1375  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__21                                      |     1|
|1376  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__21                                     |     1|
|1377  |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__22             |     1|
|1378  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__22                                      |     1|
|1379  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__22                                     |     1|
|1380  |          status                                        |rfdc_multi_eight_adcs_2048gsps_status                                     |    14|
|1381  |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__11              |    14|
|1382  |              \latency_test.reg                         |synth_reg__parameterized4__19                                             |    14|
|1383  |                \partial_one.last_srlc33e               |srlc33e__parameterized3__19                                               |    14|
|1384  |          add_del                                       |sysgen_delay_c434c10e8c__11                                               |    10|
|1385  |          we_del                                        |sysgen_delay_308dc24808__44                                               |     1|
|1386  |      snapshot5_45                                      |rfdc_multi_eight_adcs_2048gsps_snapshot5_45                               |    76|
|1387  |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss                                         |    76|
|1388  |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x3                                 |    38|
|1389  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x5                             |     3|
|1390  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__70                                |     1|
|1391  |                \srl_delay.synth_reg_srl_inst           |synth_reg__71                                                             |     1|
|1392  |                  \partial_one.last_srlc33e             |srlc33e__71                                                               |     1|
|1393  |              inverter                                  |sysgen_inverter_e83ef5166e__39                                            |     1|
|1394  |              edge_op                                   |sysgen_logical_b68f142485__10                                             |     1|
|1395  |            delay                                       |sysgen_delay_308dc24808__37                                               |     1|
|1396  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__10                |    12|
|1397  |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__10                                             |    12|
|1398  |                \partial_one.last_srlc33e               |srlc33e__parameterized1__10                                               |    12|
|1399  |            delay4                                      |sysgen_delay_308dc24808__39                                               |     1|
|1400  |            inverter                                    |sysgen_inverter_4305d5e10f__10                                            |     2|
|1401  |            inverter1                                   |sysgen_inverter_e83ef5166e__40                                            |     1|
|1402  |            logical1                                    |sysgen_logical_dda2ec61e9__20                                             |     2|
|1403  |            logical6                                    |sysgen_logical_f6f3bc91a3__10                                             |     1|
|1404  |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__10                             |     1|
|1405  |              synth_reg_inst                            |synth_reg_w_init__parameterized1__10                                      |     1|
|1406  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__10                                     |     1|
|1407  |            shift                                       |sysgen_shift_3f3aae74dc__10                                               |     1|
|1408  |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__23                 |    13|
|1409  |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x2                              |    13|
|1410  |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x2                              |     2|
|1411  |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__23 |     2|
|1412  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x6                             |     3|
|1413  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__64                                |     1|
|1414  |                \srl_delay.synth_reg_srl_inst           |synth_reg__65                                                             |     1|
|1415  |                  \partial_one.last_srlc33e             |srlc33e__65                                                               |     1|
|1416  |              inverter                                  |sysgen_inverter_e83ef5166e__37                                            |     1|
|1417  |              edge_op                                   |sysgen_logical_78da16fdbb__10                                             |     1|
|1418  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__67                                |     1|
|1419  |              \srl_delay.synth_reg_srl_inst             |synth_reg__68                                                             |     1|
|1420  |                \partial_one.last_srlc33e               |srlc33e__68                                                               |     1|
|1421  |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__68                                |     1|
|1422  |              \srl_delay.synth_reg_srl_inst             |synth_reg__69                                                             |     1|
|1423  |                \partial_one.last_srlc33e               |srlc33e__69                                                               |     1|
|1424  |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__69                                |     1|
|1425  |              \srl_delay.synth_reg_srl_inst             |synth_reg__70                                                             |     1|
|1426  |                \partial_one.last_srlc33e               |srlc33e__70                                                               |     1|
|1427  |            inverter                                    |sysgen_inverter_e83ef5166e__38                                            |     1|
|1428  |            logical                                     |sysgen_logical_b4ef2d0c79__10                                             |     1|
|1429  |            mux2                                        |sysgen_mux_470e6e2e49__30                                                 |     1|
|1430  |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__19             |     1|
|1431  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__19                                      |     1|
|1432  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__19                                     |     1|
|1433  |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__20             |     1|
|1434  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__20                                      |     1|
|1435  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__20                                     |     1|
|1436  |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x2                                  |    14|
|1437  |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__10              |    14|
|1438  |              \latency_test.reg                         |synth_reg__parameterized4__18                                             |    14|
|1439  |                \partial_one.last_srlc33e               |srlc33e__parameterized3__18                                               |    14|
|1440  |          add_del                                       |sysgen_delay_c434c10e8c__10                                               |    10|
|1441  |          we_del                                        |sysgen_delay_308dc24808__40                                               |     1|
|1442  |      snapshot5_67                                      |rfdc_multi_eight_adcs_2048gsps_snapshot5_67                               |    76|
|1443  |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x2                                      |    76|
|1444  |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x2                                 |    38|
|1445  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x3                             |     3|
|1446  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__63                                |     1|
|1447  |                \srl_delay.synth_reg_srl_inst           |synth_reg__64                                                             |     1|
|1448  |                  \partial_one.last_srlc33e             |srlc33e__64                                                               |     1|
|1449  |              inverter                                  |sysgen_inverter_e83ef5166e__35                                            |     1|
|1450  |              edge_op                                   |sysgen_logical_b68f142485__9                                              |     1|
|1451  |            delay                                       |sysgen_delay_308dc24808__33                                               |     1|
|1452  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__9                 |    12|
|1453  |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__9                                              |    12|
|1454  |                \partial_one.last_srlc33e               |srlc33e__parameterized1__9                                                |    12|
|1455  |            delay4                                      |sysgen_delay_308dc24808__35                                               |     1|
|1456  |            inverter                                    |sysgen_inverter_4305d5e10f__9                                             |     2|
|1457  |            inverter1                                   |sysgen_inverter_e83ef5166e__36                                            |     1|
|1458  |            logical1                                    |sysgen_logical_dda2ec61e9__18                                             |     2|
|1459  |            logical6                                    |sysgen_logical_f6f3bc91a3__9                                              |     1|
|1460  |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__9                              |     1|
|1461  |              synth_reg_inst                            |synth_reg_w_init__parameterized1__9                                       |     1|
|1462  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__9                                      |     1|
|1463  |            shift                                       |sysgen_shift_3f3aae74dc__9                                                |     1|
|1464  |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__24                 |    13|
|1465  |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x1                              |    13|
|1466  |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x1                              |     2|
|1467  |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__24 |     2|
|1468  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x4                             |     3|
|1469  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__57                                |     1|
|1470  |                \srl_delay.synth_reg_srl_inst           |synth_reg__58                                                             |     1|
|1471  |                  \partial_one.last_srlc33e             |srlc33e__58                                                               |     1|
|1472  |              inverter                                  |sysgen_inverter_e83ef5166e__33                                            |     1|
|1473  |              edge_op                                   |sysgen_logical_78da16fdbb__9                                              |     1|
|1474  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__60                                |     1|
|1475  |              \srl_delay.synth_reg_srl_inst             |synth_reg__61                                                             |     1|
|1476  |                \partial_one.last_srlc33e               |srlc33e__61                                                               |     1|
|1477  |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__61                                |     1|
|1478  |              \srl_delay.synth_reg_srl_inst             |synth_reg__62                                                             |     1|
|1479  |                \partial_one.last_srlc33e               |srlc33e__62                                                               |     1|
|1480  |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__62                                |     1|
|1481  |              \srl_delay.synth_reg_srl_inst             |synth_reg__63                                                             |     1|
|1482  |                \partial_one.last_srlc33e               |srlc33e__63                                                               |     1|
|1483  |            inverter                                    |sysgen_inverter_e83ef5166e__34                                            |     1|
|1484  |            logical                                     |sysgen_logical_b4ef2d0c79__9                                              |     1|
|1485  |            mux2                                        |sysgen_mux_470e6e2e49__27                                                 |     1|
|1486  |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__17             |     1|
|1487  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__17                                      |     1|
|1488  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__17                                     |     1|
|1489  |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__18             |     1|
|1490  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__18                                      |     1|
|1491  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__18                                     |     1|
|1492  |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x1                                  |    14|
|1493  |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__9               |    14|
|1494  |              \latency_test.reg                         |synth_reg__parameterized4__17                                             |    14|
|1495  |                \partial_one.last_srlc33e               |srlc33e__parameterized3__17                                               |    14|
|1496  |          add_del                                       |sysgen_delay_c434c10e8c__9                                                |    10|
|1497  |          we_del                                        |sysgen_delay_308dc24808__36                                               |     1|
|1498  |      snapshot6_01                                      |rfdc_multi_eight_adcs_2048gsps_snapshot6_01                               |    76|
|1499  |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x1                                      |    76|
|1500  |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x1                                 |    38|
|1501  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x29                            |     3|
|1502  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__56                                |     1|
|1503  |                \srl_delay.synth_reg_srl_inst           |synth_reg__57                                                             |     1|
|1504  |                  \partial_one.last_srlc33e             |srlc33e__57                                                               |     1|
|1505  |              inverter                                  |sysgen_inverter_e83ef5166e__31                                            |     1|
|1506  |              edge_op                                   |sysgen_logical_b68f142485__8                                              |     1|
|1507  |            delay                                       |sysgen_delay_308dc24808__29                                               |     1|
|1508  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__8                 |    12|
|1509  |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__8                                              |    12|
|1510  |                \partial_one.last_srlc33e               |srlc33e__parameterized1__8                                                |    12|
|1511  |            delay4                                      |sysgen_delay_308dc24808__31                                               |     1|
|1512  |            inverter                                    |sysgen_inverter_4305d5e10f__8                                             |     2|
|1513  |            inverter1                                   |sysgen_inverter_e83ef5166e__32                                            |     1|
|1514  |            logical1                                    |sysgen_logical_dda2ec61e9__16                                             |     2|
|1515  |            logical6                                    |sysgen_logical_f6f3bc91a3__8                                              |     1|
|1516  |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__8                              |     1|
|1517  |              synth_reg_inst                            |synth_reg_w_init__parameterized1__8                                       |     1|
|1518  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__8                                      |     1|
|1519  |            shift                                       |sysgen_shift_3f3aae74dc__8                                                |     1|
|1520  |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__25                 |    13|
|1521  |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x12                             |    13|
|1522  |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x12                             |     2|
|1523  |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__25 |     2|
|1524  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x25                            |     3|
|1525  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__50                                |     1|
|1526  |                \srl_delay.synth_reg_srl_inst           |synth_reg__51                                                             |     1|
|1527  |                  \partial_one.last_srlc33e             |srlc33e__51                                                               |     1|
|1528  |              inverter                                  |sysgen_inverter_e83ef5166e__29                                            |     1|
|1529  |              edge_op                                   |sysgen_logical_78da16fdbb__8                                              |     1|
|1530  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__53                                |     1|
|1531  |              \srl_delay.synth_reg_srl_inst             |synth_reg__54                                                             |     1|
|1532  |                \partial_one.last_srlc33e               |srlc33e__54                                                               |     1|
|1533  |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__54                                |     1|
|1534  |              \srl_delay.synth_reg_srl_inst             |synth_reg__55                                                             |     1|
|1535  |                \partial_one.last_srlc33e               |srlc33e__55                                                               |     1|
|1536  |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__55                                |     1|
|1537  |              \srl_delay.synth_reg_srl_inst             |synth_reg__56                                                             |     1|
|1538  |                \partial_one.last_srlc33e               |srlc33e__56                                                               |     1|
|1539  |            inverter                                    |sysgen_inverter_e83ef5166e__30                                            |     1|
|1540  |            logical                                     |sysgen_logical_b4ef2d0c79__8                                              |     1|
|1541  |            mux2                                        |sysgen_mux_470e6e2e49__24                                                 |     1|
|1542  |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__15             |     1|
|1543  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__15                                      |     1|
|1544  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__15                                     |     1|
|1545  |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__16             |     1|
|1546  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__16                                      |     1|
|1547  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__16                                     |     1|
|1548  |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x12                                 |    14|
|1549  |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__8               |    14|
|1550  |              \latency_test.reg                         |synth_reg__parameterized4__16                                             |    14|
|1551  |                \partial_one.last_srlc33e               |srlc33e__parameterized3__16                                               |    14|
|1552  |          add_del                                       |sysgen_delay_c434c10e8c__8                                                |    10|
|1553  |          we_del                                        |sysgen_delay_308dc24808__32                                               |     1|
|1554  |      snapshot6_23                                      |rfdc_multi_eight_adcs_2048gsps_snapshot6_23                               |    76|
|1555  |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x12                                     |    76|
|1556  |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x12                                |    38|
|1557  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x23                            |     3|
|1558  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__49                                |     1|
|1559  |                \srl_delay.synth_reg_srl_inst           |synth_reg__50                                                             |     1|
|1560  |                  \partial_one.last_srlc33e             |srlc33e__50                                                               |     1|
|1561  |              inverter                                  |sysgen_inverter_e83ef5166e__27                                            |     1|
|1562  |              edge_op                                   |sysgen_logical_b68f142485__7                                              |     1|
|1563  |            delay                                       |sysgen_delay_308dc24808__25                                               |     1|
|1564  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__7                 |    12|
|1565  |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__7                                              |    12|
|1566  |                \partial_one.last_srlc33e               |srlc33e__parameterized1__7                                                |    12|
|1567  |            delay4                                      |sysgen_delay_308dc24808__27                                               |     1|
|1568  |            inverter                                    |sysgen_inverter_4305d5e10f__7                                             |     2|
|1569  |            inverter1                                   |sysgen_inverter_e83ef5166e__28                                            |     1|
|1570  |            logical1                                    |sysgen_logical_dda2ec61e9__14                                             |     2|
|1571  |            logical6                                    |sysgen_logical_f6f3bc91a3__7                                              |     1|
|1572  |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__7                              |     1|
|1573  |              synth_reg_inst                            |synth_reg_w_init__parameterized1__7                                       |     1|
|1574  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__7                                      |     1|
|1575  |            shift                                       |sysgen_shift_3f3aae74dc__7                                                |     1|
|1576  |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__26                 |    13|
|1577  |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x11                             |    13|
|1578  |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x11                             |     2|
|1579  |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__26 |     2|
|1580  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x22                            |     3|
|1581  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__43                                |     1|
|1582  |                \srl_delay.synth_reg_srl_inst           |synth_reg__44                                                             |     1|
|1583  |                  \partial_one.last_srlc33e             |srlc33e__44                                                               |     1|
|1584  |              inverter                                  |sysgen_inverter_e83ef5166e__25                                            |     1|
|1585  |              edge_op                                   |sysgen_logical_78da16fdbb__7                                              |     1|
|1586  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__46                                |     1|
|1587  |              \srl_delay.synth_reg_srl_inst             |synth_reg__47                                                             |     1|
|1588  |                \partial_one.last_srlc33e               |srlc33e__47                                                               |     1|
|1589  |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__47                                |     1|
|1590  |              \srl_delay.synth_reg_srl_inst             |synth_reg__48                                                             |     1|
|1591  |                \partial_one.last_srlc33e               |srlc33e__48                                                               |     1|
|1592  |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__48                                |     1|
|1593  |              \srl_delay.synth_reg_srl_inst             |synth_reg__49                                                             |     1|
|1594  |                \partial_one.last_srlc33e               |srlc33e__49                                                               |     1|
|1595  |            inverter                                    |sysgen_inverter_e83ef5166e__26                                            |     1|
|1596  |            logical                                     |sysgen_logical_b4ef2d0c79__7                                              |     1|
|1597  |            mux2                                        |sysgen_mux_470e6e2e49__21                                                 |     1|
|1598  |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__13             |     1|
|1599  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__13                                      |     1|
|1600  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__13                                     |     1|
|1601  |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__14             |     1|
|1602  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__14                                      |     1|
|1603  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__14                                     |     1|
|1604  |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x11                                 |    14|
|1605  |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__7               |    14|
|1606  |              \latency_test.reg                         |synth_reg__parameterized4__15                                             |    14|
|1607  |                \partial_one.last_srlc33e               |srlc33e__parameterized3__15                                               |    14|
|1608  |          add_del                                       |sysgen_delay_c434c10e8c__7                                                |    10|
|1609  |          we_del                                        |sysgen_delay_308dc24808__28                                               |     1|
|1610  |      snapshot6_45                                      |rfdc_multi_eight_adcs_2048gsps_snapshot6_45                               |    76|
|1611  |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x11                                     |    76|
|1612  |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x11                                |    38|
|1613  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x24                            |     3|
|1614  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__42                                |     1|
|1615  |                \srl_delay.synth_reg_srl_inst           |synth_reg__43                                                             |     1|
|1616  |                  \partial_one.last_srlc33e             |srlc33e__43                                                               |     1|
|1617  |              inverter                                  |sysgen_inverter_e83ef5166e__23                                            |     1|
|1618  |              edge_op                                   |sysgen_logical_b68f142485__6                                              |     1|
|1619  |            delay                                       |sysgen_delay_308dc24808__21                                               |     1|
|1620  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__6                 |    12|
|1621  |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__6                                              |    12|
|1622  |                \partial_one.last_srlc33e               |srlc33e__parameterized1__6                                                |    12|
|1623  |            delay4                                      |sysgen_delay_308dc24808__23                                               |     1|
|1624  |            inverter                                    |sysgen_inverter_4305d5e10f__6                                             |     2|
|1625  |            inverter1                                   |sysgen_inverter_e83ef5166e__24                                            |     1|
|1626  |            logical1                                    |sysgen_logical_dda2ec61e9__12                                             |     2|
|1627  |            logical6                                    |sysgen_logical_f6f3bc91a3__6                                              |     1|
|1628  |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__6                              |     1|
|1629  |              synth_reg_inst                            |synth_reg_w_init__parameterized1__6                                       |     1|
|1630  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__6                                      |     1|
|1631  |            shift                                       |sysgen_shift_3f3aae74dc__6                                                |     1|
|1632  |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__27                 |    13|
|1633  |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x14                             |    13|
|1634  |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x14                             |     2|
|1635  |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__27 |     2|
|1636  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x28                            |     3|
|1637  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__36                                |     1|
|1638  |                \srl_delay.synth_reg_srl_inst           |synth_reg__37                                                             |     1|
|1639  |                  \partial_one.last_srlc33e             |srlc33e__37                                                               |     1|
|1640  |              inverter                                  |sysgen_inverter_e83ef5166e__21                                            |     1|
|1641  |              edge_op                                   |sysgen_logical_78da16fdbb__6                                              |     1|
|1642  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__39                                |     1|
|1643  |              \srl_delay.synth_reg_srl_inst             |synth_reg__40                                                             |     1|
|1644  |                \partial_one.last_srlc33e               |srlc33e__40                                                               |     1|
|1645  |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__40                                |     1|
|1646  |              \srl_delay.synth_reg_srl_inst             |synth_reg__41                                                             |     1|
|1647  |                \partial_one.last_srlc33e               |srlc33e__41                                                               |     1|
|1648  |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__41                                |     1|
|1649  |              \srl_delay.synth_reg_srl_inst             |synth_reg__42                                                             |     1|
|1650  |                \partial_one.last_srlc33e               |srlc33e__42                                                               |     1|
|1651  |            inverter                                    |sysgen_inverter_e83ef5166e__22                                            |     1|
|1652  |            logical                                     |sysgen_logical_b4ef2d0c79__6                                              |     1|
|1653  |            mux2                                        |sysgen_mux_470e6e2e49__18                                                 |     1|
|1654  |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__11             |     1|
|1655  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__11                                      |     1|
|1656  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__11                                     |     1|
|1657  |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__12             |     1|
|1658  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__12                                      |     1|
|1659  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__12                                     |     1|
|1660  |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x14                                 |    14|
|1661  |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__6               |    14|
|1662  |              \latency_test.reg                         |synth_reg__parameterized4__14                                             |    14|
|1663  |                \partial_one.last_srlc33e               |srlc33e__parameterized3__14                                               |    14|
|1664  |          add_del                                       |sysgen_delay_c434c10e8c__6                                                |    10|
|1665  |          we_del                                        |sysgen_delay_308dc24808__24                                               |     1|
|1666  |      snapshot6_67                                      |rfdc_multi_eight_adcs_2048gsps_snapshot6_67                               |    76|
|1667  |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x14                                     |    76|
|1668  |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x14                                |    38|
|1669  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x30                            |     3|
|1670  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__35                                |     1|
|1671  |                \srl_delay.synth_reg_srl_inst           |synth_reg__36                                                             |     1|
|1672  |                  \partial_one.last_srlc33e             |srlc33e__36                                                               |     1|
|1673  |              inverter                                  |sysgen_inverter_e83ef5166e__19                                            |     1|
|1674  |              edge_op                                   |sysgen_logical_b68f142485__5                                              |     1|
|1675  |            delay                                       |sysgen_delay_308dc24808__17                                               |     1|
|1676  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__5                 |    12|
|1677  |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__5                                              |    12|
|1678  |                \partial_one.last_srlc33e               |srlc33e__parameterized1__5                                                |    12|
|1679  |            delay4                                      |sysgen_delay_308dc24808__19                                               |     1|
|1680  |            inverter                                    |sysgen_inverter_4305d5e10f__5                                             |     2|
|1681  |            inverter1                                   |sysgen_inverter_e83ef5166e__20                                            |     1|
|1682  |            logical1                                    |sysgen_logical_dda2ec61e9__10                                             |     2|
|1683  |            logical6                                    |sysgen_logical_f6f3bc91a3__5                                              |     1|
|1684  |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__5                              |     1|
|1685  |              synth_reg_inst                            |synth_reg_w_init__parameterized1__5                                       |     1|
|1686  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__5                                      |     1|
|1687  |            shift                                       |sysgen_shift_3f3aae74dc__5                                                |     1|
|1688  |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__28                 |    13|
|1689  |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x13                             |    13|
|1690  |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x13                             |     2|
|1691  |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__28 |     2|
|1692  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x26                            |     3|
|1693  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__29                                |     1|
|1694  |                \srl_delay.synth_reg_srl_inst           |synth_reg__30                                                             |     1|
|1695  |                  \partial_one.last_srlc33e             |srlc33e__30                                                               |     1|
|1696  |              inverter                                  |sysgen_inverter_e83ef5166e__17                                            |     1|
|1697  |              edge_op                                   |sysgen_logical_78da16fdbb__5                                              |     1|
|1698  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__32                                |     1|
|1699  |              \srl_delay.synth_reg_srl_inst             |synth_reg__33                                                             |     1|
|1700  |                \partial_one.last_srlc33e               |srlc33e__33                                                               |     1|
|1701  |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__33                                |     1|
|1702  |              \srl_delay.synth_reg_srl_inst             |synth_reg__34                                                             |     1|
|1703  |                \partial_one.last_srlc33e               |srlc33e__34                                                               |     1|
|1704  |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__34                                |     1|
|1705  |              \srl_delay.synth_reg_srl_inst             |synth_reg__35                                                             |     1|
|1706  |                \partial_one.last_srlc33e               |srlc33e__35                                                               |     1|
|1707  |            inverter                                    |sysgen_inverter_e83ef5166e__18                                            |     1|
|1708  |            logical                                     |sysgen_logical_b4ef2d0c79__5                                              |     1|
|1709  |            mux2                                        |sysgen_mux_470e6e2e49__15                                                 |     1|
|1710  |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__9              |     1|
|1711  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__9                                       |     1|
|1712  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__9                                      |     1|
|1713  |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__10             |     1|
|1714  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__10                                      |     1|
|1715  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__10                                     |     1|
|1716  |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x13                                 |    14|
|1717  |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__5               |    14|
|1718  |              \latency_test.reg                         |synth_reg__parameterized4__13                                             |    14|
|1719  |                \partial_one.last_srlc33e               |srlc33e__parameterized3__13                                               |    14|
|1720  |          add_del                                       |sysgen_delay_c434c10e8c__5                                                |    10|
|1721  |          we_del                                        |sysgen_delay_308dc24808__20                                               |     1|
|1722  |      snapshot7_01                                      |rfdc_multi_eight_adcs_2048gsps_snapshot7_01                               |    76|
|1723  |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x13                                     |    76|
|1724  |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x13                                |    38|
|1725  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x27                            |     3|
|1726  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__28                                |     1|
|1727  |                \srl_delay.synth_reg_srl_inst           |synth_reg__29                                                             |     1|
|1728  |                  \partial_one.last_srlc33e             |srlc33e__29                                                               |     1|
|1729  |              inverter                                  |sysgen_inverter_e83ef5166e__15                                            |     1|
|1730  |              edge_op                                   |sysgen_logical_b68f142485__4                                              |     1|
|1731  |            delay                                       |sysgen_delay_308dc24808__13                                               |     1|
|1732  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__4                 |    12|
|1733  |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__4                                              |    12|
|1734  |                \partial_one.last_srlc33e               |srlc33e__parameterized1__4                                                |    12|
|1735  |            delay4                                      |sysgen_delay_308dc24808__15                                               |     1|
|1736  |            inverter                                    |sysgen_inverter_4305d5e10f__4                                             |     2|
|1737  |            inverter1                                   |sysgen_inverter_e83ef5166e__16                                            |     1|
|1738  |            logical1                                    |sysgen_logical_dda2ec61e9__8                                              |     2|
|1739  |            logical6                                    |sysgen_logical_f6f3bc91a3__4                                              |     1|
|1740  |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__4                              |     1|
|1741  |              synth_reg_inst                            |synth_reg_w_init__parameterized1__4                                       |     1|
|1742  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__4                                      |     1|
|1743  |            shift                                       |sysgen_shift_3f3aae74dc__4                                                |     1|
|1744  |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__29                 |    13|
|1745  |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x9                              |    13|
|1746  |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x8                              |     2|
|1747  |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__29 |     2|
|1748  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x17                            |     3|
|1749  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__22                                |     1|
|1750  |                \srl_delay.synth_reg_srl_inst           |synth_reg__23                                                             |     1|
|1751  |                  \partial_one.last_srlc33e             |srlc33e__23                                                               |     1|
|1752  |              inverter                                  |sysgen_inverter_e83ef5166e__13                                            |     1|
|1753  |              edge_op                                   |sysgen_logical_78da16fdbb__4                                              |     1|
|1754  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__25                                |     1|
|1755  |              \srl_delay.synth_reg_srl_inst             |synth_reg__26                                                             |     1|
|1756  |                \partial_one.last_srlc33e               |srlc33e__26                                                               |     1|
|1757  |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__26                                |     1|
|1758  |              \srl_delay.synth_reg_srl_inst             |synth_reg__27                                                             |     1|
|1759  |                \partial_one.last_srlc33e               |srlc33e__27                                                               |     1|
|1760  |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__27                                |     1|
|1761  |              \srl_delay.synth_reg_srl_inst             |synth_reg__28                                                             |     1|
|1762  |                \partial_one.last_srlc33e               |srlc33e__28                                                               |     1|
|1763  |            inverter                                    |sysgen_inverter_e83ef5166e__14                                            |     1|
|1764  |            logical                                     |sysgen_logical_b4ef2d0c79__4                                              |     1|
|1765  |            mux2                                        |sysgen_mux_470e6e2e49__12                                                 |     1|
|1766  |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__7              |     1|
|1767  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__7                                       |     1|
|1768  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__7                                      |     1|
|1769  |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__8              |     1|
|1770  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__8                                       |     1|
|1771  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__8                                      |     1|
|1772  |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x8                                  |    14|
|1773  |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__4               |    14|
|1774  |              \latency_test.reg                         |synth_reg__parameterized4__12                                             |    14|
|1775  |                \partial_one.last_srlc33e               |srlc33e__parameterized3__12                                               |    14|
|1776  |          add_del                                       |sysgen_delay_c434c10e8c__4                                                |    10|
|1777  |          we_del                                        |sysgen_delay_308dc24808__16                                               |     1|
|1778  |      snapshot7_23                                      |rfdc_multi_eight_adcs_2048gsps_snapshot7_23                               |    76|
|1779  |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x9                                      |    76|
|1780  |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x9                                 |    38|
|1781  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x18                            |     3|
|1782  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__21                                |     1|
|1783  |                \srl_delay.synth_reg_srl_inst           |synth_reg__22                                                             |     1|
|1784  |                  \partial_one.last_srlc33e             |srlc33e__22                                                               |     1|
|1785  |              inverter                                  |sysgen_inverter_e83ef5166e__11                                            |     1|
|1786  |              edge_op                                   |sysgen_logical_b68f142485__3                                              |     1|
|1787  |            delay                                       |sysgen_delay_308dc24808__9                                                |     1|
|1788  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__3                 |    12|
|1789  |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__3                                              |    12|
|1790  |                \partial_one.last_srlc33e               |srlc33e__parameterized1__3                                                |    12|
|1791  |            delay4                                      |sysgen_delay_308dc24808__11                                               |     1|
|1792  |            inverter                                    |sysgen_inverter_4305d5e10f__3                                             |     2|
|1793  |            inverter1                                   |sysgen_inverter_e83ef5166e__12                                            |     1|
|1794  |            logical1                                    |sysgen_logical_dda2ec61e9__6                                              |     2|
|1795  |            logical6                                    |sysgen_logical_f6f3bc91a3__3                                              |     1|
|1796  |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__3                              |     1|
|1797  |              synth_reg_inst                            |synth_reg_w_init__parameterized1__3                                       |     1|
|1798  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__3                                      |     1|
|1799  |            shift                                       |sysgen_shift_3f3aae74dc__3                                                |     1|
|1800  |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__30                 |    13|
|1801  |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x7                              |    13|
|1802  |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x7                              |     2|
|1803  |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__30 |     2|
|1804  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x15                            |     3|
|1805  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__15                                |     1|
|1806  |                \srl_delay.synth_reg_srl_inst           |synth_reg__16                                                             |     1|
|1807  |                  \partial_one.last_srlc33e             |srlc33e__16                                                               |     1|
|1808  |              inverter                                  |sysgen_inverter_e83ef5166e__9                                             |     1|
|1809  |              edge_op                                   |sysgen_logical_78da16fdbb__3                                              |     1|
|1810  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__18                                |     1|
|1811  |              \srl_delay.synth_reg_srl_inst             |synth_reg__19                                                             |     1|
|1812  |                \partial_one.last_srlc33e               |srlc33e__19                                                               |     1|
|1813  |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__19                                |     1|
|1814  |              \srl_delay.synth_reg_srl_inst             |synth_reg__20                                                             |     1|
|1815  |                \partial_one.last_srlc33e               |srlc33e__20                                                               |     1|
|1816  |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__20                                |     1|
|1817  |              \srl_delay.synth_reg_srl_inst             |synth_reg__21                                                             |     1|
|1818  |                \partial_one.last_srlc33e               |srlc33e__21                                                               |     1|
|1819  |            inverter                                    |sysgen_inverter_e83ef5166e__10                                            |     1|
|1820  |            logical                                     |sysgen_logical_b4ef2d0c79__3                                              |     1|
|1821  |            mux2                                        |sysgen_mux_470e6e2e49__9                                                  |     1|
|1822  |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__5              |     1|
|1823  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__5                                       |     1|
|1824  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__5                                      |     1|
|1825  |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__6              |     1|
|1826  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__6                                       |     1|
|1827  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__6                                      |     1|
|1828  |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x7                                  |    14|
|1829  |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__3               |    14|
|1830  |              \latency_test.reg                         |synth_reg__parameterized4__11                                             |    14|
|1831  |                \partial_one.last_srlc33e               |srlc33e__parameterized3__11                                               |    14|
|1832  |          add_del                                       |sysgen_delay_c434c10e8c__3                                                |    10|
|1833  |          we_del                                        |sysgen_delay_308dc24808__12                                               |     1|
|1834  |      snapshot7_45                                      |rfdc_multi_eight_adcs_2048gsps_snapshot7_45                               |    76|
|1835  |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x8                                      |    76|
|1836  |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x8                                 |    38|
|1837  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x16                            |     3|
|1838  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__14                                |     1|
|1839  |                \srl_delay.synth_reg_srl_inst           |synth_reg__15                                                             |     1|
|1840  |                  \partial_one.last_srlc33e             |srlc33e__15                                                               |     1|
|1841  |              inverter                                  |sysgen_inverter_e83ef5166e__7                                             |     1|
|1842  |              edge_op                                   |sysgen_logical_b68f142485__2                                              |     1|
|1843  |            delay                                       |sysgen_delay_308dc24808__5                                                |     1|
|1844  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__2                 |    12|
|1845  |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__2                                              |    12|
|1846  |                \partial_one.last_srlc33e               |srlc33e__parameterized1__2                                                |    12|
|1847  |            delay4                                      |sysgen_delay_308dc24808__7                                                |     1|
|1848  |            inverter                                    |sysgen_inverter_4305d5e10f__2                                             |     2|
|1849  |            inverter1                                   |sysgen_inverter_e83ef5166e__8                                             |     1|
|1850  |            logical1                                    |sysgen_logical_dda2ec61e9__4                                              |     2|
|1851  |            logical6                                    |sysgen_logical_f6f3bc91a3__2                                              |     1|
|1852  |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__2                              |     1|
|1853  |              synth_reg_inst                            |synth_reg_w_init__parameterized1__2                                       |     1|
|1854  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__2                                      |     1|
|1855  |            shift                                       |sysgen_shift_3f3aae74dc__2                                                |     1|
|1856  |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__xdcDup__31                 |    13|
|1857  |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x8                              |    13|
|1858  |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x9                              |     2|
|1859  |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0__xdcDup__31 |     2|
|1860  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x20                            |     3|
|1861  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__8                                 |     1|
|1862  |                \srl_delay.synth_reg_srl_inst           |synth_reg__9                                                              |     1|
|1863  |                  \partial_one.last_srlc33e             |srlc33e__9                                                                |     1|
|1864  |              inverter                                  |sysgen_inverter_e83ef5166e__5                                             |     1|
|1865  |              edge_op                                   |sysgen_logical_78da16fdbb__2                                              |     1|
|1866  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__11                                |     1|
|1867  |              \srl_delay.synth_reg_srl_inst             |synth_reg__12                                                             |     1|
|1868  |                \partial_one.last_srlc33e               |srlc33e__12                                                               |     1|
|1869  |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__12                                |     1|
|1870  |              \srl_delay.synth_reg_srl_inst             |synth_reg__13                                                             |     1|
|1871  |                \partial_one.last_srlc33e               |srlc33e__13                                                               |     1|
|1872  |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__13                                |     1|
|1873  |              \srl_delay.synth_reg_srl_inst             |synth_reg__14                                                             |     1|
|1874  |                \partial_one.last_srlc33e               |srlc33e__14                                                               |     1|
|1875  |            inverter                                    |sysgen_inverter_e83ef5166e__6                                             |     1|
|1876  |            logical                                     |sysgen_logical_b4ef2d0c79__2                                              |     1|
|1877  |            mux2                                        |sysgen_mux_470e6e2e49__6                                                  |     1|
|1878  |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__3              |     1|
|1879  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__3                                       |     1|
|1880  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__3                                      |     1|
|1881  |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__4              |     1|
|1882  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__4                                       |     1|
|1883  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__4                                      |     1|
|1884  |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x10                                 |    14|
|1885  |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__2               |    14|
|1886  |              \latency_test.reg                         |synth_reg__parameterized4__10                                             |    14|
|1887  |                \partial_one.last_srlc33e               |srlc33e__parameterized3__10                                               |    14|
|1888  |          add_del                                       |sysgen_delay_c434c10e8c__2                                                |    10|
|1889  |          we_del                                        |sysgen_delay_308dc24808__8                                                |     1|
|1890  |      snapshot7_67                                      |rfdc_multi_eight_adcs_2048gsps_snapshot7_67                               |    76|
|1891  |        ss                                              |rfdc_multi_eight_adcs_2048gsps_ss_x10                                     |    76|
|1892  |          add_gen                                       |rfdc_multi_eight_adcs_2048gsps_add_gen_x10                                |    38|
|1893  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x21                            |     3|
|1894  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__7                                 |     1|
|1895  |                \srl_delay.synth_reg_srl_inst           |synth_reg__8                                                              |     1|
|1896  |                  \partial_one.last_srlc33e             |srlc33e__8                                                                |     1|
|1897  |              inverter                                  |sysgen_inverter_e83ef5166e__3                                             |     1|
|1898  |              edge_op                                   |sysgen_logical_b68f142485__1                                              |     1|
|1899  |            delay                                       |sysgen_delay_308dc24808__1                                                |     1|
|1900  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__parameterized0__1                 |    12|
|1901  |              \srl_delay.synth_reg_srl_inst             |synth_reg__parameterized2__1                                              |    12|
|1902  |                \partial_one.last_srlc33e               |srlc33e__parameterized1__1                                                |    12|
|1903  |            delay4                                      |sysgen_delay_308dc24808__3                                                |     1|
|1904  |            inverter                                    |sysgen_inverter_4305d5e10f__1                                             |     2|
|1905  |            inverter1                                   |sysgen_inverter_e83ef5166e__4                                             |     1|
|1906  |            logical1                                    |sysgen_logical_dda2ec61e9__2                                              |     2|
|1907  |            logical6                                    |sysgen_logical_f6f3bc91a3__1                                              |     1|
|1908  |            register5                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__1                              |     1|
|1909  |              synth_reg_inst                            |synth_reg_w_init__parameterized1__1                                       |     1|
|1910  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized1__1                                      |     1|
|1911  |            shift                                       |sysgen_shift_3f3aae74dc__1                                                |     1|
|1912  |            add_gen                                     |rfdc_multi_eight_adcs_2048gsps_xlcounter_free                             |    13|
|1913  |          basic_ctrl                                    |rfdc_multi_eight_adcs_2048gsps_basic_ctrl_x10                             |    13|
|1914  |            dram_munge                                  |rfdc_multi_eight_adcs_2048gsps_dram_munge_x10                             |     2|
|1915  |              input_count                               |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized0             |     2|
|1916  |            edge_detect                                 |rfdc_multi_eight_adcs_2048gsps_edge_detect_x19                            |     3|
|1917  |              delay                                     |rfdc_multi_eight_adcs_2048gsps_xldelay__1                                 |     1|
|1918  |                \srl_delay.synth_reg_srl_inst           |synth_reg__2                                                              |     1|
|1919  |                  \partial_one.last_srlc33e             |srlc33e__2                                                                |     1|
|1920  |              inverter                                  |sysgen_inverter_e83ef5166e__1                                             |     1|
|1921  |              edge_op                                   |sysgen_logical_78da16fdbb__1                                              |     1|
|1922  |            delay1                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__4                                 |     1|
|1923  |              \srl_delay.synth_reg_srl_inst             |synth_reg__5                                                              |     1|
|1924  |                \partial_one.last_srlc33e               |srlc33e__5                                                                |     1|
|1925  |            delay2                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__5                                 |     1|
|1926  |              \srl_delay.synth_reg_srl_inst             |synth_reg__6                                                              |     1|
|1927  |                \partial_one.last_srlc33e               |srlc33e__6                                                                |     1|
|1928  |            delay3                                      |rfdc_multi_eight_adcs_2048gsps_xldelay__6                                 |     1|
|1929  |              \srl_delay.synth_reg_srl_inst             |synth_reg__7                                                              |     1|
|1930  |                \partial_one.last_srlc33e               |srlc33e__7                                                                |     1|
|1931  |            inverter                                    |sysgen_inverter_e83ef5166e__2                                             |     1|
|1932  |            logical                                     |sysgen_logical_b4ef2d0c79__1                                              |     1|
|1933  |            mux2                                        |sysgen_mux_470e6e2e49__3                                                  |     1|
|1934  |            register1                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__1              |     1|
|1935  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__1                                       |     1|
|1936  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__1                                      |     1|
|1937  |            register6                                   |rfdc_multi_eight_adcs_2048gsps_xlregister__parameterized1__2              |     1|
|1938  |              synth_reg_inst                            |synth_reg_w_init__parameterized5__2                                       |     1|
|1939  |                \latency_gt_0.fd_array[1].reg_comp      |single_reg_w_init__parameterized5__2                                      |     1|
|1940  |          status                                        |rfdc_multi_eight_adcs_2048gsps_status_x9                                  |    14|
|1941  |            cast_gw                                     |rfdc_multi_eight_adcs_2048gsps_xlconvert__parameterized4__1               |    14|
|1942  |              \latency_test.reg                         |synth_reg__parameterized4__9                                              |    14|
|1943  |                \partial_one.last_srlc33e               |srlc33e__parameterized3__9                                                |    14|
|1944  |          add_del                                       |sysgen_delay_c434c10e8c__1                                                |    10|
|1945  |          we_del                                        |sysgen_delay_308dc24808__4                                                |     1|
|1946  |      counter_led                                       |rfdc_multi_eight_adcs_2048gsps_xlcounter_free__parameterized1             |    28|
|1947  |  zcu111_inst                                           |zcu111                                                                    |  2232|
|1948  |    axi_interconnect_0                                  |zcu111_axi_interconnect_0_0                                               |  1558|
|1949  |      m00_couplers                                      |m00_couplers_imp_1CG92RI                                                  |   334|
|1950  |      m01_couplers                                      |m01_couplers_imp_9O4VJ                                                    |   350|
|1951  |  rfdc_multi_eight_adcs_2048gsps_led_cntrl              |cdc_synchroniser__1                                                       |     4|
|1952  |  rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_ctrl   |cdc_synchroniser__3                                                       |     6|
|1953  |  rfdc_multi_eight_adcs_2048gsps_snapshot0_01_ss_status |cdc_synchroniser__4                                                       |    17|
|1954  |  rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_ctrl   |cdc_synchroniser__5                                                       |     6|
|1955  |  rfdc_multi_eight_adcs_2048gsps_snapshot0_23_ss_status |cdc_synchroniser__6                                                       |    17|
|1956  |  rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_ctrl   |cdc_synchroniser__7                                                       |     6|
|1957  |  rfdc_multi_eight_adcs_2048gsps_snapshot0_45_ss_status |cdc_synchroniser__8                                                       |    17|
|1958  |  rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_ctrl   |cdc_synchroniser__9                                                       |     6|
|1959  |  rfdc_multi_eight_adcs_2048gsps_snapshot0_67_ss_status |cdc_synchroniser__10                                                      |    17|
|1960  |  rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_ctrl   |cdc_synchroniser__11                                                      |     6|
|1961  |  rfdc_multi_eight_adcs_2048gsps_snapshot1_01_ss_status |cdc_synchroniser__12                                                      |    17|
|1962  |  rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_ctrl   |cdc_synchroniser__13                                                      |     6|
|1963  |  rfdc_multi_eight_adcs_2048gsps_snapshot1_23_ss_status |cdc_synchroniser__14                                                      |    17|
|1964  |  rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_ctrl   |cdc_synchroniser__15                                                      |     6|
|1965  |  rfdc_multi_eight_adcs_2048gsps_snapshot1_45_ss_status |cdc_synchroniser__16                                                      |    17|
|1966  |  rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_ctrl   |cdc_synchroniser__17                                                      |     6|
|1967  |  rfdc_multi_eight_adcs_2048gsps_snapshot1_67_ss_status |cdc_synchroniser__18                                                      |    17|
|1968  |  rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_ctrl   |cdc_synchroniser__19                                                      |     6|
|1969  |  rfdc_multi_eight_adcs_2048gsps_snapshot2_01_ss_status |cdc_synchroniser__20                                                      |    17|
|1970  |  rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_ctrl   |cdc_synchroniser__21                                                      |     6|
|1971  |  rfdc_multi_eight_adcs_2048gsps_snapshot2_23_ss_status |cdc_synchroniser__22                                                      |    17|
|1972  |  rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_ctrl   |cdc_synchroniser__23                                                      |     6|
|1973  |  rfdc_multi_eight_adcs_2048gsps_snapshot2_45_ss_status |cdc_synchroniser__24                                                      |    17|
|1974  |  rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_ctrl   |cdc_synchroniser__25                                                      |     6|
|1975  |  rfdc_multi_eight_adcs_2048gsps_snapshot2_67_ss_status |cdc_synchroniser__26                                                      |    17|
|1976  |  rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_ctrl   |cdc_synchroniser__27                                                      |     6|
|1977  |  rfdc_multi_eight_adcs_2048gsps_snapshot3_01_ss_status |cdc_synchroniser__28                                                      |    17|
|1978  |  rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_ctrl   |cdc_synchroniser__29                                                      |     6|
|1979  |  rfdc_multi_eight_adcs_2048gsps_snapshot3_23_ss_status |cdc_synchroniser__30                                                      |    17|
|1980  |  rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_ctrl   |cdc_synchroniser__31                                                      |     6|
|1981  |  rfdc_multi_eight_adcs_2048gsps_snapshot3_45_ss_status |cdc_synchroniser__32                                                      |    17|
|1982  |  rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_ctrl   |cdc_synchroniser__33                                                      |     6|
|1983  |  rfdc_multi_eight_adcs_2048gsps_snapshot3_67_ss_status |cdc_synchroniser__34                                                      |    17|
|1984  |  rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_ctrl   |cdc_synchroniser__35                                                      |     6|
|1985  |  rfdc_multi_eight_adcs_2048gsps_snapshot4_01_ss_status |cdc_synchroniser__36                                                      |    17|
|1986  |  rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_ctrl   |cdc_synchroniser__37                                                      |     6|
|1987  |  rfdc_multi_eight_adcs_2048gsps_snapshot4_23_ss_status |cdc_synchroniser__38                                                      |    17|
|1988  |  rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_ctrl   |cdc_synchroniser__39                                                      |     6|
|1989  |  rfdc_multi_eight_adcs_2048gsps_snapshot4_45_ss_status |cdc_synchroniser__40                                                      |    17|
|1990  |  rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_ctrl   |cdc_synchroniser__41                                                      |     6|
|1991  |  rfdc_multi_eight_adcs_2048gsps_snapshot4_67_ss_status |cdc_synchroniser__42                                                      |    17|
|1992  |  rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_ctrl   |cdc_synchroniser__43                                                      |     6|
|1993  |  rfdc_multi_eight_adcs_2048gsps_snapshot5_01_ss_status |cdc_synchroniser__44                                                      |    17|
|1994  |  rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_ctrl   |cdc_synchroniser__45                                                      |     6|
|1995  |  rfdc_multi_eight_adcs_2048gsps_snapshot5_23_ss_status |cdc_synchroniser__46                                                      |    17|
|1996  |  rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_ctrl   |cdc_synchroniser__47                                                      |     6|
|1997  |  rfdc_multi_eight_adcs_2048gsps_snapshot5_45_ss_status |cdc_synchroniser__48                                                      |    17|
|1998  |  rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_ctrl   |cdc_synchroniser__49                                                      |     6|
|1999  |  rfdc_multi_eight_adcs_2048gsps_snapshot5_67_ss_status |cdc_synchroniser__50                                                      |    17|
|2000  |  rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_ctrl   |cdc_synchroniser__51                                                      |     6|
|2001  |  rfdc_multi_eight_adcs_2048gsps_snapshot6_01_ss_status |cdc_synchroniser__52                                                      |    17|
|2002  |  rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_ctrl   |cdc_synchroniser__53                                                      |     6|
|2003  |  rfdc_multi_eight_adcs_2048gsps_snapshot6_23_ss_status |cdc_synchroniser__54                                                      |    17|
|2004  |  rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_ctrl   |cdc_synchroniser__55                                                      |     6|
|2005  |  rfdc_multi_eight_adcs_2048gsps_snapshot6_45_ss_status |cdc_synchroniser__56                                                      |    17|
|2006  |  rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_ctrl   |cdc_synchroniser__57                                                      |     6|
|2007  |  rfdc_multi_eight_adcs_2048gsps_snapshot6_67_ss_status |cdc_synchroniser__58                                                      |    17|
|2008  |  rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_ctrl   |cdc_synchroniser__59                                                      |     6|
|2009  |  rfdc_multi_eight_adcs_2048gsps_snapshot7_01_ss_status |cdc_synchroniser__60                                                      |    17|
|2010  |  rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_ctrl   |cdc_synchroniser__61                                                      |     6|
|2011  |  rfdc_multi_eight_adcs_2048gsps_snapshot7_23_ss_status |cdc_synchroniser__62                                                      |    17|
|2012  |  rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_ctrl   |cdc_synchroniser__63                                                      |     6|
|2013  |  rfdc_multi_eight_adcs_2048gsps_snapshot7_45_ss_status |cdc_synchroniser__64                                                      |    17|
|2014  |  rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_ctrl   |cdc_synchroniser__65                                                      |     6|
|2015  |  rfdc_multi_eight_adcs_2048gsps_snapshot7_67_ss_status |cdc_synchroniser__66                                                      |    17|
|2016  |  rfdc_multi_eight_adcs_2048gsps_gpio_led1              |gpio_simulink2ext__1                                                      |     1|
|2017  |  rfdc_multi_eight_adcs_2048gsps_gpio_led               |gpio_simulink2ext                                                         |     1|
+------+--------------------------------------------------------+--------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:52 . Memory (MB): peak = 2947.176 ; gain = 1520.367 ; free physical = 4494 ; free virtual = 27760
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6186 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:07 ; elapsed = 00:01:29 . Memory (MB): peak = 2947.176 ; gain = 498.758 ; free physical = 4528 ; free virtual = 27794
Synthesis Optimization Complete : Time (s): cpu = 00:01:24 ; elapsed = 00:01:52 . Memory (MB): peak = 2947.184 ; gain = 1520.367 ; free physical = 4537 ; free virtual = 27804
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1006 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance zcu111_infr_inst/user_clk_mmcm_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2989.824 ; gain = 0.000 ; free physical = 4445 ; free virtual = 27712
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1003 instances were transformed.
  BUFG => BUFGCE: 4 instances
  FD => FDRE: 2 instances
  FDE => FDRE: 995 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  MMCM_BASE => MMCME4_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1989 Infos, 586 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:55 . Memory (MB): peak = 2989.824 ; gain = 1576.746 ; free physical = 4512 ; free virtual = 27778
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2989.824 ; gain = 0.000 ; free physical = 4512 ; free virtual = 27778
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 21 19:45:18 2020...
[Fri Aug 21 19:45:19 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:13:06 ; elapsed = 00:07:24 . Memory (MB): peak = 2122.996 ; gain = 0.000 ; free physical = 6306 ; free virtual = 29530
# open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu28dr-ffvg1517-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i0.dcp' for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/counter_led/comp0.core_instance0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i1.dcp' for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_c_counter_binary_v12_0_i2.dcp' for cell 'rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0.dcp' for cell 'zcu111_inst/axi_protocol_convert_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0.dcp' for cell 'zcu111_inst/axi_protocol_convert_2'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0.dcp' for cell 'zcu111_inst/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0.dcp' for cell 'zcu111_inst/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0.dcp' for cell 'zcu111_inst/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0.dcp' for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1.dcp' for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_board.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_board.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps/user_const.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps/user_const.xdc:8]
INFO: [Timing 38-2] Deriving generated clocks [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps/user_const.xdc:8]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3204.316 ; gain = 435.891 ; free physical = 5111 ; free virtual = 28335
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps/user_const.xdc]
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3461.441 ; gain = 0.000 ; free physical = 5130 ; free virtual = 28355
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3461.441 ; gain = 1338.445 ; free physical = 5130 ; free virtual = 28355
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# launch_runs impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3461.441 ; gain = 0.000 ; free physical = 5130 ; free virtual = 28355
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3461.441 ; gain = 0.000 ; free physical = 5121 ; free virtual = 28349
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3461.441 ; gain = 0.000 ; free physical = 5116 ; free virtual = 28346
[Fri Aug 21 19:45:55 2020] Launched impl_1...
Run output will be captured here: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3461.441 ; gain = 0.000 ; free physical = 5107 ; free virtual = 28339
# wait_on_run impl_1
[Fri Aug 21 19:45:55 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1367.660 ; gain = 0.000 ; free physical = 4943 ; free virtual = 28174
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2562.324 ; gain = 1.000 ; free physical = 3635 ; free virtual = 26867
Restored from archive | CPU: 0.120000 secs | Memory: 0.996521 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2562.324 ; gain = 1.000 ; free physical = 3635 ; free virtual = 26867
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2562.324 ; gain = 0.000 ; free physical = 3641 ; free virtual = 26873
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2562.324 ; gain = 1194.664 ; free physical = 3640 ; free virtual = 26872
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.359 ; gain = 75.031 ; free physical = 3629 ; free virtual = 26861

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2c0a2a2f2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2768.359 ; gain = 123.000 ; free physical = 3579 ; free virtual = 26811

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 198 inverter(s) to 4607 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 240311454

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2893.387 ; gain = 56.027 ; free physical = 3546 ; free virtual = 26778
INFO: [Opt 31-389] Phase Retarget created 23 cells and removed 515 cells
INFO: [Opt 31-1021] In phase Retarget, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: 25122f947

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2893.387 ; gain = 56.027 ; free physical = 3546 ; free virtual = 26778
INFO: [Opt 31-389] Phase Constant propagation created 193 cells and removed 1115 cells
INFO: [Opt 31-1021] In phase Constant propagation, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ca8f51b3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2893.387 ; gain = 56.027 ; free physical = 3545 ; free virtual = 26778
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1760 cells
INFO: [Opt 31-1021] In phase Sweep, 157 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG zcu111_infr_inst/user_clk_mmcm_BUFG_inst to drive 0 load(s) on clock net zcu111_infr_inst/user_clk_mmcm_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1970fc4f2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2893.387 ; gain = 56.027 ; free physical = 3546 ; free virtual = 26778
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1cca74021

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2893.387 ; gain = 56.027 ; free physical = 3546 ; free virtual = 26778
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17a8042a5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2893.387 ; gain = 56.027 ; free physical = 3546 ; free virtual = 26778
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              23  |             515  |                                             33  |
|  Constant propagation         |             193  |            1115  |                                             30  |
|  Sweep                        |               0  |            1760  |                                            157  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2893.387 ; gain = 0.000 ; free physical = 3545 ; free virtual = 26778
Ending Logic Optimization Task | Checksum: 2029de871

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2893.387 ; gain = 56.027 ; free physical = 3545 ; free virtual = 26778

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.656 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 32 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 32 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 35 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 23e4615d0

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2517 ; free virtual = 25753
Ending Power Optimization Task | Checksum: 23e4615d0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 4412.277 ; gain = 1518.891 ; free physical = 2542 ; free virtual = 25778

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 154a1ee6d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2554 ; free virtual = 25790
Ending Final Cleanup Task | Checksum: 154a1ee6d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2554 ; free virtual = 25790

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2554 ; free virtual = 25790
Ending Netlist Obfuscation Task | Checksum: 154a1ee6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2554 ; free virtual = 25790
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 4412.277 ; gain = 1849.953 ; free physical = 2554 ; free virtual = 25790
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2554 ; free virtual = 25790
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2550 ; free virtual = 25790
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2550 ; free virtual = 25790
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2518 ; free virtual = 25759
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 100261397

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2518 ; free virtual = 25759
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2518 ; free virtual = 25759

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7815ab89

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2480 ; free virtual = 25722

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f84b0584

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2453 ; free virtual = 25695

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f84b0584

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2453 ; free virtual = 25695
Phase 1 Placer Initialization | Checksum: f84b0584

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2453 ; free virtual = 25695

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 136ebc2ff

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2340 ; free virtual = 25582

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2348 ; free virtual = 25589

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1a3afd67c

Time (s): cpu = 00:01:04 ; elapsed = 00:00:24 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2348 ; free virtual = 25589
Phase 2 Global Placement | Checksum: 1918542ae

Time (s): cpu = 00:01:08 ; elapsed = 00:00:26 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2351 ; free virtual = 25593

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1918542ae

Time (s): cpu = 00:01:08 ; elapsed = 00:00:26 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2351 ; free virtual = 25593

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19dd8091d

Time (s): cpu = 00:01:10 ; elapsed = 00:00:26 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2345 ; free virtual = 25586

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16760c1db

Time (s): cpu = 00:01:10 ; elapsed = 00:00:27 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2345 ; free virtual = 25587

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1a4045b25

Time (s): cpu = 00:01:12 ; elapsed = 00:00:28 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2336 ; free virtual = 25578

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1d0900fae

Time (s): cpu = 00:01:12 ; elapsed = 00:00:28 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2332 ; free virtual = 25574

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 18f71ec3b

Time (s): cpu = 00:01:13 ; elapsed = 00:00:28 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2303 ; free virtual = 25545

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: d145c1ed

Time (s): cpu = 00:01:16 ; elapsed = 00:00:29 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2325 ; free virtual = 25567

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: baef9617

Time (s): cpu = 00:01:16 ; elapsed = 00:00:30 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2323 ; free virtual = 25565

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 17f023943

Time (s): cpu = 00:01:16 ; elapsed = 00:00:30 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2325 ; free virtual = 25567
Phase 3 Detail Placement | Checksum: 17f023943

Time (s): cpu = 00:01:17 ; elapsed = 00:00:30 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2325 ; free virtual = 25567

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1335d0623

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 2999 loads.
INFO: [Place 46-45] Replicated bufg driver zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 1 success, 1 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 28791ccb3

Time (s): cpu = 00:01:26 ; elapsed = 00:00:33 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2330 ; free virtual = 25572
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.927. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f44b2551

Time (s): cpu = 00:01:26 ; elapsed = 00:00:33 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2331 ; free virtual = 25573
Phase 4.1 Post Commit Optimization | Checksum: 1f44b2551

Time (s): cpu = 00:01:26 ; elapsed = 00:00:33 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2331 ; free virtual = 25573

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f44b2551

Time (s): cpu = 00:01:27 ; elapsed = 00:00:33 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2349 ; free virtual = 25591
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2304 ; free virtual = 25546

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2c34c99bc

Time (s): cpu = 00:01:36 ; elapsed = 00:00:43 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2304 ; free virtual = 25546

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2304 ; free virtual = 25546
Phase 4.4 Final Placement Cleanup | Checksum: 24759f603

Time (s): cpu = 00:01:36 ; elapsed = 00:00:43 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2304 ; free virtual = 25546
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24759f603

Time (s): cpu = 00:01:36 ; elapsed = 00:00:43 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2304 ; free virtual = 25546
Ending Placer Task | Checksum: 1f3287e8e

Time (s): cpu = 00:01:36 ; elapsed = 00:00:43 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2423 ; free virtual = 25665
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:40 ; elapsed = 00:00:45 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2423 ; free virtual = 25665
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2423 ; free virtual = 25665
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2411 ; free virtual = 25661
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2386 ; free virtual = 25658
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2377 ; free virtual = 25627
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2414 ; free virtual = 25665
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2386 ; free virtual = 25637
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2373 ; free virtual = 25632
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2350 ; free virtual = 25630
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e2d4db4c ConstDB: 0 ShapeSum: 41522ed7 RouteDB: cf01746b

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 120c75aba

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 4686.277 ; gain = 274.000 ; free physical = 2026 ; free virtual = 25286
Post Restoration Checksum: NetGraph: 393d3e46 NumContArr: 810e4986 Constraints: 677be608 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 121c76dd4

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 4686.277 ; gain = 274.000 ; free physical = 2029 ; free virtual = 25289

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 121c76dd4

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 4726.375 ; gain = 314.098 ; free physical = 1952 ; free virtual = 25211

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 121c76dd4

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 4726.375 ; gain = 314.098 ; free physical = 1952 ; free virtual = 25211

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 151b473d3

Time (s): cpu = 00:01:21 ; elapsed = 00:01:04 . Memory (MB): peak = 4788.617 ; gain = 376.340 ; free physical = 1925 ; free virtual = 25184

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1bff22886

Time (s): cpu = 00:01:27 ; elapsed = 00:01:06 . Memory (MB): peak = 4788.617 ; gain = 376.340 ; free physical = 1938 ; free virtual = 25198
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.020  | TNS=0.000  | WHS=-0.065 | THS=-3.994 |

Phase 2 Router Initialization | Checksum: 1759cbc42

Time (s): cpu = 00:01:32 ; elapsed = 00:01:08 . Memory (MB): peak = 4788.617 ; gain = 376.340 ; free physical = 1935 ; free virtual = 25195

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2d1db40f4

Time (s): cpu = 00:01:40 ; elapsed = 00:01:11 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1911 ; free virtual = 25170

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1888
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.118  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1f3dec11e

Time (s): cpu = 00:01:57 ; elapsed = 00:01:18 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1909 ; free virtual = 25169

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 19389efbf

Time (s): cpu = 00:01:57 ; elapsed = 00:01:18 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1908 ; free virtual = 25168
Phase 4 Rip-up And Reroute | Checksum: 19389efbf

Time (s): cpu = 00:01:57 ; elapsed = 00:01:18 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1908 ; free virtual = 25168

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b7b0ca14

Time (s): cpu = 00:01:57 ; elapsed = 00:01:18 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1915 ; free virtual = 25174

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b7b0ca14

Time (s): cpu = 00:01:57 ; elapsed = 00:01:18 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1915 ; free virtual = 25174
Phase 5 Delay and Skew Optimization | Checksum: 1b7b0ca14

Time (s): cpu = 00:01:57 ; elapsed = 00:01:18 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1915 ; free virtual = 25174

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e7c252bf

Time (s): cpu = 00:02:00 ; elapsed = 00:01:19 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1916 ; free virtual = 25175
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.118  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 210035f6d

Time (s): cpu = 00:02:00 ; elapsed = 00:01:19 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1916 ; free virtual = 25175
Phase 6 Post Hold Fix | Checksum: 210035f6d

Time (s): cpu = 00:02:00 ; elapsed = 00:01:19 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1916 ; free virtual = 25175

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.34327 %
  Global Horizontal Routing Utilization  = 0.375647 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b58666ac

Time (s): cpu = 00:02:01 ; elapsed = 00:01:19 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1910 ; free virtual = 25170

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b58666ac

Time (s): cpu = 00:02:01 ; elapsed = 00:01:19 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1910 ; free virtual = 25169

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b58666ac

Time (s): cpu = 00:02:02 ; elapsed = 00:01:20 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1909 ; free virtual = 25169

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.118  | TNS=0.000  | WHS=0.001  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b58666ac

Time (s): cpu = 00:02:02 ; elapsed = 00:01:20 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1916 ; free virtual = 25176
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:02 ; elapsed = 00:01:20 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 2019 ; free virtual = 25279

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:06 ; elapsed = 00:01:22 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 2019 ; free virtual = 25279
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4792.914 ; gain = 0.000 ; free physical = 2019 ; free virtual = 25279
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4792.914 ; gain = 0.000 ; free physical = 2003 ; free virtual = 25271
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 4792.914 ; gain = 0.000 ; free physical = 1974 ; free virtual = 25269
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
114 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4880.957 ; gain = 0.000 ; free physical = 1886 ; free virtual = 25165
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4880.957 ; gain = 0.000 ; free physical = 1878 ; free virtual = 25158
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4880.957 ; gain = 0.000 ; free physical = 1865 ; free virtual = 25154
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 4880.957 ; gain = 0.000 ; free physical = 1837 ; free virtual = 25153
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 21 19:50:22 2020...
[Fri Aug 21 19:50:27 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.76 ; elapsed = 00:04:33 . Memory (MB): peak = 3461.441 ; gain = 0.000 ; free physical = 5043 ; free virtual = 28333
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3547.543 ; gain = 30.297 ; free physical = 4695 ; free virtual = 27985
Restored from archive | CPU: 1.290000 secs | Memory: 17.772186 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3547.543 ; gain = 30.297 ; free physical = 4695 ; free virtual = 27985
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3547.543 ; gain = 0.000 ; free physical = 4697 ; free virtual = 27988
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 11 instances
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3547.543 ; gain = 86.102 ; free physical = 4697 ; free virtual = 27988
# launch_runs impl_1 -to_step write_bitstream
[Fri Aug 21 19:50:37 2020] Launched impl_1...
Run output will be captured here: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/impl_1/runme.log
# wait_on_run impl_1
[Fri Aug 21 19:50:37 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1367.660 ; gain = 0.000 ; free physical = 4943 ; free virtual = 28174
INFO: [Netlist 29-17] Analyzing 101 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2562.324 ; gain = 1.000 ; free physical = 3635 ; free virtual = 26867
Restored from archive | CPU: 0.120000 secs | Memory: 0.996521 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2562.324 ; gain = 1.000 ; free physical = 3635 ; free virtual = 26867
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2562.324 ; gain = 0.000 ; free physical = 3641 ; free virtual = 26873
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 47 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2562.324 ; gain = 1194.664 ; free physical = 3640 ; free virtual = 26872
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.359 ; gain = 75.031 ; free physical = 3629 ; free virtual = 26861

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 2c0a2a2f2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2768.359 ; gain = 123.000 ; free physical = 3579 ; free virtual = 26811

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 198 inverter(s) to 4607 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 240311454

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2893.387 ; gain = 56.027 ; free physical = 3546 ; free virtual = 26778
INFO: [Opt 31-389] Phase Retarget created 23 cells and removed 515 cells
INFO: [Opt 31-1021] In phase Retarget, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: 25122f947

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2893.387 ; gain = 56.027 ; free physical = 3546 ; free virtual = 26778
INFO: [Opt 31-389] Phase Constant propagation created 193 cells and removed 1115 cells
INFO: [Opt 31-1021] In phase Constant propagation, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1ca8f51b3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2893.387 ; gain = 56.027 ; free physical = 3545 ; free virtual = 26778
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1760 cells
INFO: [Opt 31-1021] In phase Sweep, 157 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG zcu111_infr_inst/user_clk_mmcm_BUFG_inst to drive 0 load(s) on clock net zcu111_infr_inst/user_clk_mmcm_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1970fc4f2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2893.387 ; gain = 56.027 ; free physical = 3546 ; free virtual = 26778
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1cca74021

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2893.387 ; gain = 56.027 ; free physical = 3546 ; free virtual = 26778
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17a8042a5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2893.387 ; gain = 56.027 ; free physical = 3546 ; free virtual = 26778
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              23  |             515  |                                             33  |
|  Constant propagation         |             193  |            1115  |                                             30  |
|  Sweep                        |               0  |            1760  |                                            157  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2893.387 ; gain = 0.000 ; free physical = 3545 ; free virtual = 26778
Ending Logic Optimization Task | Checksum: 2029de871

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2893.387 ; gain = 56.027 ; free physical = 3545 ; free virtual = 26778

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.656 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 32 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 32 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 35 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: 23e4615d0

Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.21 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2517 ; free virtual = 25753
Ending Power Optimization Task | Checksum: 23e4615d0

Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 4412.277 ; gain = 1518.891 ; free physical = 2542 ; free virtual = 25778

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 154a1ee6d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2554 ; free virtual = 25790
Ending Final Cleanup Task | Checksum: 154a1ee6d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2554 ; free virtual = 25790

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2554 ; free virtual = 25790
Ending Netlist Obfuscation Task | Checksum: 154a1ee6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2554 ; free virtual = 25790
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 4412.277 ; gain = 1849.953 ; free physical = 2554 ; free virtual = 25790
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2554 ; free virtual = 25790
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2550 ; free virtual = 25790
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2550 ; free virtual = 25790
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2518 ; free virtual = 25759
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 100261397

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2518 ; free virtual = 25759
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2518 ; free virtual = 25759

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7815ab89

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2480 ; free virtual = 25722

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: f84b0584

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2453 ; free virtual = 25695

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: f84b0584

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2453 ; free virtual = 25695
Phase 1 Placer Initialization | Checksum: f84b0584

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2453 ; free virtual = 25695

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 136ebc2ff

Time (s): cpu = 00:00:24 ; elapsed = 00:00:11 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2340 ; free virtual = 25582

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2348 ; free virtual = 25589

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1a3afd67c

Time (s): cpu = 00:01:04 ; elapsed = 00:00:24 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2348 ; free virtual = 25589
Phase 2 Global Placement | Checksum: 1918542ae

Time (s): cpu = 00:01:08 ; elapsed = 00:00:26 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2351 ; free virtual = 25593

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1918542ae

Time (s): cpu = 00:01:08 ; elapsed = 00:00:26 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2351 ; free virtual = 25593

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 19dd8091d

Time (s): cpu = 00:01:10 ; elapsed = 00:00:26 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2345 ; free virtual = 25586

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 16760c1db

Time (s): cpu = 00:01:10 ; elapsed = 00:00:27 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2345 ; free virtual = 25587

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 1a4045b25

Time (s): cpu = 00:01:12 ; elapsed = 00:00:28 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2336 ; free virtual = 25578

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 1d0900fae

Time (s): cpu = 00:01:12 ; elapsed = 00:00:28 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2332 ; free virtual = 25574

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 18f71ec3b

Time (s): cpu = 00:01:13 ; elapsed = 00:00:28 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2303 ; free virtual = 25545

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: d145c1ed

Time (s): cpu = 00:01:16 ; elapsed = 00:00:29 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2325 ; free virtual = 25567

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: baef9617

Time (s): cpu = 00:01:16 ; elapsed = 00:00:30 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2323 ; free virtual = 25565

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 17f023943

Time (s): cpu = 00:01:16 ; elapsed = 00:00:30 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2325 ; free virtual = 25567
Phase 3 Detail Placement | Checksum: 17f023943

Time (s): cpu = 00:01:17 ; elapsed = 00:00:30 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2325 ; free virtual = 25567

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1335d0623

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 2999 loads.
INFO: [Place 46-45] Replicated bufg driver zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 1 success, 1 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 28791ccb3

Time (s): cpu = 00:01:26 ; elapsed = 00:00:33 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2330 ; free virtual = 25572
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.927. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f44b2551

Time (s): cpu = 00:01:26 ; elapsed = 00:00:33 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2331 ; free virtual = 25573
Phase 4.1 Post Commit Optimization | Checksum: 1f44b2551

Time (s): cpu = 00:01:26 ; elapsed = 00:00:33 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2331 ; free virtual = 25573

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f44b2551

Time (s): cpu = 00:01:27 ; elapsed = 00:00:33 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2349 ; free virtual = 25591
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2304 ; free virtual = 25546

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2c34c99bc

Time (s): cpu = 00:01:36 ; elapsed = 00:00:43 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2304 ; free virtual = 25546

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2304 ; free virtual = 25546
Phase 4.4 Final Placement Cleanup | Checksum: 24759f603

Time (s): cpu = 00:01:36 ; elapsed = 00:00:43 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2304 ; free virtual = 25546
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24759f603

Time (s): cpu = 00:01:36 ; elapsed = 00:00:43 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2304 ; free virtual = 25546
Ending Placer Task | Checksum: 1f3287e8e

Time (s): cpu = 00:01:36 ; elapsed = 00:00:43 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2423 ; free virtual = 25665
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:40 ; elapsed = 00:00:45 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2423 ; free virtual = 25665
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2423 ; free virtual = 25665
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2411 ; free virtual = 25661
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2386 ; free virtual = 25658
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.28 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2377 ; free virtual = 25627
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2414 ; free virtual = 25665
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2386 ; free virtual = 25637
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2373 ; free virtual = 25632
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 4412.277 ; gain = 0.000 ; free physical = 2350 ; free virtual = 25630
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: e2d4db4c ConstDB: 0 ShapeSum: 41522ed7 RouteDB: cf01746b

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 120c75aba

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 4686.277 ; gain = 274.000 ; free physical = 2026 ; free virtual = 25286
Post Restoration Checksum: NetGraph: 393d3e46 NumContArr: 810e4986 Constraints: 677be608 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 121c76dd4

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 4686.277 ; gain = 274.000 ; free physical = 2029 ; free virtual = 25289

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 121c76dd4

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 4726.375 ; gain = 314.098 ; free physical = 1952 ; free virtual = 25211

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 121c76dd4

Time (s): cpu = 00:01:18 ; elapsed = 00:01:01 . Memory (MB): peak = 4726.375 ; gain = 314.098 ; free physical = 1952 ; free virtual = 25211

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 151b473d3

Time (s): cpu = 00:01:21 ; elapsed = 00:01:04 . Memory (MB): peak = 4788.617 ; gain = 376.340 ; free physical = 1925 ; free virtual = 25184

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1bff22886

Time (s): cpu = 00:01:27 ; elapsed = 00:01:06 . Memory (MB): peak = 4788.617 ; gain = 376.340 ; free physical = 1938 ; free virtual = 25198
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.020  | TNS=0.000  | WHS=-0.065 | THS=-3.994 |

Phase 2 Router Initialization | Checksum: 1759cbc42

Time (s): cpu = 00:01:32 ; elapsed = 00:01:08 . Memory (MB): peak = 4788.617 ; gain = 376.340 ; free physical = 1935 ; free virtual = 25195

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2d1db40f4

Time (s): cpu = 00:01:40 ; elapsed = 00:01:11 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1911 ; free virtual = 25170

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1888
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.118  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1f3dec11e

Time (s): cpu = 00:01:57 ; elapsed = 00:01:18 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1909 ; free virtual = 25169

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 19389efbf

Time (s): cpu = 00:01:57 ; elapsed = 00:01:18 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1908 ; free virtual = 25168
Phase 4 Rip-up And Reroute | Checksum: 19389efbf

Time (s): cpu = 00:01:57 ; elapsed = 00:01:18 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1908 ; free virtual = 25168

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b7b0ca14

Time (s): cpu = 00:01:57 ; elapsed = 00:01:18 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1915 ; free virtual = 25174

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b7b0ca14

Time (s): cpu = 00:01:57 ; elapsed = 00:01:18 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1915 ; free virtual = 25174
Phase 5 Delay and Skew Optimization | Checksum: 1b7b0ca14

Time (s): cpu = 00:01:57 ; elapsed = 00:01:18 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1915 ; free virtual = 25174

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e7c252bf

Time (s): cpu = 00:02:00 ; elapsed = 00:01:19 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1916 ; free virtual = 25175
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.118  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 210035f6d

Time (s): cpu = 00:02:00 ; elapsed = 00:01:19 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1916 ; free virtual = 25175
Phase 6 Post Hold Fix | Checksum: 210035f6d

Time (s): cpu = 00:02:00 ; elapsed = 00:01:19 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1916 ; free virtual = 25175

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.34327 %
  Global Horizontal Routing Utilization  = 0.375647 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b58666ac

Time (s): cpu = 00:02:01 ; elapsed = 00:01:19 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1910 ; free virtual = 25170

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b58666ac

Time (s): cpu = 00:02:01 ; elapsed = 00:01:19 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1910 ; free virtual = 25169

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b58666ac

Time (s): cpu = 00:02:02 ; elapsed = 00:01:20 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1909 ; free virtual = 25169

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.118  | TNS=0.000  | WHS=0.001  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b58666ac

Time (s): cpu = 00:02:02 ; elapsed = 00:01:20 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 1916 ; free virtual = 25176
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:02 ; elapsed = 00:01:20 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 2019 ; free virtual = 25279

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:06 ; elapsed = 00:01:22 . Memory (MB): peak = 4792.914 ; gain = 380.637 ; free physical = 2019 ; free virtual = 25279
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4792.914 ; gain = 0.000 ; free physical = 2019 ; free virtual = 25279
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4792.914 ; gain = 0.000 ; free physical = 2003 ; free virtual = 25271
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.63 . Memory (MB): peak = 4792.914 ; gain = 0.000 ; free physical = 1974 ; free virtual = 25269
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
114 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4880.957 ; gain = 0.000 ; free physical = 1886 ; free virtual = 25165
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4880.957 ; gain = 0.000 ; free physical = 1878 ; free virtual = 25158
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4880.957 ; gain = 0.000 ; free physical = 1865 ; free virtual = 25154
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.69 . Memory (MB): peak = 4880.957 ; gain = 0.000 ; free physical = 1837 ; free virtual = 25153
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps/rfdc_multi_eight_adcs_2048gsps/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 21 19:50:22 2020...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_postroute_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1367.668 ; gain = 0.000 ; free physical = 4529 ; free virtual = 27819
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2750.652 ; gain = 32.297 ; free physical = 3123 ; free virtual = 26414
Restored from archive | CPU: 1.380000 secs | Memory: 18.757195 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2750.652 ; gain = 32.297 ; free physical = 3123 ; free virtual = 26414
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2750.652 ; gain = 0.000 ; free physical = 3127 ; free virtual = 26418
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 11 instances
  SRLC32E => SRL16E: 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 2750.652 ; gain = 1382.984 ; free physical = 3127 ; free virtual = 26418
Command: write_bitstream -force top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 31 net(s) have no routable loads. The problem bus(es) and/or net(s) are zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 31 listed).
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot1_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot2_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot3_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot4_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot5_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot6_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_inst/rfdc_multi_eight_adcs_2048gsps_struct/snapshot7_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 32 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 3618.152 ; gain = 867.500 ; free physical = 2707 ; free virtual = 26064
INFO: [Common 17-206] Exiting Vivado at Fri Aug 21 19:51:58 2020...
[Fri Aug 21 19:51:59 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.64 ; elapsed = 00:01:22 . Memory (MB): peak = 3551.543 ; gain = 0.000 ; free physical = 3202 ; free virtual = 26561
# cd [get_property DIRECTORY [current_project]]
# if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
# }
No timing violations => Worst Negative Slack: 2.133865 ns
# if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
# }
No timing violations => Total Negative Slack: 0.000000 ns
# if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
# }
No timing violations => Worst Hold Slack: 0.001475 ns
# if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
# }
No timing violations => Total Hold Slack: 0.000000 ns
INFO: [Common 17-206] Exiting Vivado at Fri Aug 21 19:51:59 2020...
