---
include: hipblas_common.yaml

Definitions:
  - &N_range
    - [ -1, 11, 16, 32, 65 ]

  - &incx_incy_range
    - { incx:  1, incy:  2 }
    - { incx:  0, incy:  0 }
    - { incx: -1, incy: -1 }

  - &alpha_beta_range
    - { alpha: -0.5, alphai:  1.5 }
    - { alpha:  2.0, alphai: -1.0 }
    - { alpha:  0.0, alphai:  0.0 }

  - &batch_count_range
    - [ -1, 0, 1, 2, 10 ]

Tests:
  - name: spr2_general
    category: quick
    function: spr2
    precision: *single_double_precisions
    uplo: [ 'L', 'U' ]
    alpha_beta: *alpha_beta_range
    N: *N_range
    incx_incy: *incx_incy_range
    api: [ FORTRAN, C ]

  - name: spr2_batched_general
    category: quick
    function: spr2_batched
    precision: *single_double_precisions
    uplo: [ 'L', 'U' ]
    alpha_beta: *alpha_beta_range
    N: *N_range
    incx_incy: *incx_incy_range
    batch_count: *batch_count_range
    api: [ FORTRAN, C ]
    backend_flags: AMD

  - name: spr2_strided_batched_general
    category: quick
    function: spr2_strided_batched
    precision: *single_double_precisions
    uplo: [ 'L', 'U' ]
    alpha_beta: *alpha_beta_range
    N: *N_range
    incx_incy: *incx_incy_range
    batch_count: *batch_count_range
    stride_scale: [ 1.0, 2.5 ]
    api: [ FORTRAN, C ]
    backend_flags: AMD

  - name: spr2_bad_arg
    category: pre_checkin
    function:
      - spr2_bad_arg
    precision: *single_double_precisions
    api: [ FORTRAN, C ]
    backend_flags: AMD

  - name: spr2_bad_arg
    category: pre_checkin
    function:
      - spr2_bad_arg
    precision: *single_double_precisions
    api: [ FORTRAN, C ]
    bad_arg_all: false
    backend_flags: NVIDIA

  - name: spr2_bad_arg
    category: pre_checkin
    function:
      - spr2_batched_bad_arg
      - spr2_strided_batched_bad_arg
    precision: *single_double_precisions
    api: [ FORTRAN, C ]
    backend_flags: AMD
...
