// Seed: 3669307604
module module_0 (
    input  tri0  id_0,
    input  tri0  id_1,
    output logic id_2
);
  logic id_4;
  always if ('b0);
  always id_2 <= -1;
  if (1 - 1)
    initial begin : LABEL_0
      id_2 <= -1;
      begin : LABEL_1
        assign id_2 = 1;
      end
      id_2 = -1'b0;
      id_4 = id_1;
    end
  else wire id_5;
  logic id_6 = ~1;
  always_latch @(posedge -1);
  assign module_1.id_7 = 0;
endmodule
module module_1 #(
    parameter id_13 = 32'd6,
    parameter id_3  = 32'd10,
    parameter id_7  = 32'd16
) (
    output tri1 id_0,
    input supply1 id_1,
    output wire id_2,
    input supply1 _id_3,
    input uwire id_4[id_3 : 1 'd0 -  1  &&  1],
    input supply0 id_5
    , id_21,
    input wire id_6,
    input wand _id_7,
    output supply1 id_8,
    input wand id_9,
    input tri id_10,
    input uwire id_11,
    output supply1 id_12,
    output supply0 _id_13,
    output uwire id_14,
    output wor id_15,
    output logic id_16,
    input tri1 id_17,
    input supply0 id_18[(  id_7  ) : id_13],
    input wand id_19
);
  always id_16 <= 1;
  module_0 modCall_1 (
      id_6,
      id_17,
      id_16
  );
endmodule
