m255
K3
13
cModel Technology
Z0 dC:\Users\Jorge Cuastumal\Desktop\Univalle\Febrero - Junio 2025\Udemy\Verilog_design_styles\full_adder_structural\sim
vfull_adder_data_flow
Z1 Iz0=CJAe02a^@?lTEoSXl[1
Z2 VWd[?mU>EieXR^1c7Wj8GZ1
Z3 dC:\Users\Jorge Cuastumal\Desktop\Univalle\Febrero - Junio 2025\Udemy\Verilog_design_styles\full_adder_dataflow\sim
Z4 w1739651892
Z5 8C:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/Verilog_design_styles/full_adder_dataflow/full_adder_dataflow.v
Z6 FC:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/Verilog_design_styles/full_adder_dataflow/full_adder_dataflow.v
L0 1
Z7 OV;L;10.1d;51
r1
31
Z8 o-work work -O0
Z9 !s100 oY5J]PO8mH;lg7aL]3BBK3
Z10 !s108 1739652112.278000
Z11 !s107 C:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/Verilog_design_styles/full_adder_dataflow/full_adder_dataflow.v|
Z12 !s90 -reportprogress|300|-work|work|C:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/Verilog_design_styles/full_adder_dataflow/full_adder_dataflow.v|
!i10b 1
!s85 0
!s101 -O0
vfull_adder_dataflow
Z13 I:PX`Y^ZiYkz4cR?mgBSoY2
Z14 VG`MPZ6a2X9>Z>KTBg9Tbe0
R3
Z15 w1739652205
R5
R6
L0 1
R7
r1
31
R12
R8
Z16 !s100 ;6UJ5Eo_g=51BZng^Ub3c3
Z17 !s108 1739652221.376000
R11
!i10b 1
!s85 0
!s101 -O0
vhalf_adder_dataflow
Z18 !s100 of`zEgWzXK<:f9[c`]`ho1
Z19 IOS??78al^0SoanQbcQKT>3
Z20 VcT@cSB[3RBAAk8G]le;zR1
R3
Z21 w1738944658
Z22 8C:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/Verilog_design_styles/full_adder_dataflow/half_adder_dataflow.v
Z23 FC:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/Verilog_design_styles/full_adder_dataflow/half_adder_dataflow.v
L0 1
R7
r1
31
Z24 !s90 -reportprogress|300|-work|work|C:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/Verilog_design_styles/full_adder_dataflow/half_adder_dataflow.v|
R8
!i10b 1
!s85 0
Z25 !s108 1739652221.486000
Z26 !s107 C:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/Verilog_design_styles/full_adder_dataflow/half_adder_dataflow.v|
!s101 -O0
vtestbench
!i10b 1
Z27 !s100 >L9VX9Oa3J_8SCO=E6OE[1
Z28 IE7H5TAV0cU0MFO_eHkam92
Z29 VhGfW:390DM[oDMzegDH9`2
R3
w1739652216
Z30 8C:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/Verilog_design_styles/full_adder_dataflow/testbench.v
Z31 FC:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/Verilog_design_styles/full_adder_dataflow/testbench.v
L0 1
R7
r1
!s85 0
31
!s108 1739652221.586000
!s107 C:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/Verilog_design_styles/full_adder_dataflow/testbench.v|
Z32 !s90 -reportprogress|300|-work|work|C:/Users/Jorge Cuastumal/Desktop/Univalle/Febrero - Junio 2025/Udemy/Verilog_design_styles/full_adder_dataflow/testbench.v|
!s101 -O0
R8
