#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Nov 23 14:38:55 2021
# Process ID: 9148
# Current directory: C:/Users/albert.poblador/lab4/lab4.runs/lab4_AD_Converter_0_1_synth_1
# Command line: vivado.exe -log lab4_AD_Converter_0_1.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab4_AD_Converter_0_1.tcl
# Log file: C:/Users/albert.poblador/lab4/lab4.runs/lab4_AD_Converter_0_1_synth_1/lab4_AD_Converter_0_1.vds
# Journal file: C:/Users/albert.poblador/lab4/lab4.runs/lab4_AD_Converter_0_1_synth_1\vivado.jou
#-----------------------------------------------------------
source lab4_AD_Converter_0_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/albert.poblador/ip_lab4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/ADS/ipcores/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top lab4_AD_Converter_0_1 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2976
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1099.926 ; gain = 5.359
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab4_AD_Converter_0_1' [c:/Users/albert.poblador/lab4/lab4.gen/sources_1/bd/lab4/ip/lab4_AD_Converter_0_1/synth/lab4_AD_Converter_0_1.vhd:87]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'AD_Converter_v1_0' declared at 'c:/Users/albert.poblador/lab4/lab4.gen/sources_1/bd/lab4/ipshared/8661/hdl/AD_Converter_v1_0.vhd:5' bound to instance 'U0' of component 'AD_Converter_v1_0' [c:/Users/albert.poblador/lab4/lab4.gen/sources_1/bd/lab4/ip/lab4_AD_Converter_0_1/synth/lab4_AD_Converter_0_1.vhd:156]
INFO: [Synth 8-638] synthesizing module 'AD_Converter_v1_0' [c:/Users/albert.poblador/lab4/lab4.gen/sources_1/bd/lab4/ipshared/8661/hdl/AD_Converter_v1_0.vhd:53]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'AD_Converter_v1_0_S00_AXI' declared at 'c:/Users/albert.poblador/lab4/lab4.gen/sources_1/bd/lab4/ipshared/8661/hdl/AD_Converter_v1_0_S00_AXI.vhd:5' bound to instance 'AD_Converter_v1_0_S00_AXI_inst' of component 'AD_Converter_v1_0_S00_AXI' [c:/Users/albert.poblador/lab4/lab4.gen/sources_1/bd/lab4/ipshared/8661/hdl/AD_Converter_v1_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'AD_Converter_v1_0_S00_AXI' [c:/Users/albert.poblador/lab4/lab4.gen/sources_1/bd/lab4/ipshared/8661/hdl/AD_Converter_v1_0_S00_AXI.vhd:90]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/albert.poblador/lab4/lab4.gen/sources_1/bd/lab4/ipshared/8661/hdl/AD_Converter_v1_0_S00_AXI.vhd:240]
INFO: [Synth 8-226] default block is never used [c:/Users/albert.poblador/lab4/lab4.gen/sources_1/bd/lab4/ipshared/8661/hdl/AD_Converter_v1_0_S00_AXI.vhd:370]
INFO: [Synth 8-3491] module 'AD_Converter' declared at 'c:/Users/albert.poblador/lab4/lab4.gen/sources_1/bd/lab4/AD_Converter.vhd:7' bound to instance 'AD_Converter_instance' of component 'AD_Converter' [c:/Users/albert.poblador/lab4/lab4.gen/sources_1/bd/lab4/ipshared/8661/hdl/AD_Converter_v1_0_S00_AXI.vhd:404]
INFO: [Synth 8-638] synthesizing module 'AD_Converter' [c:/Users/albert.poblador/lab4/lab4.gen/sources_1/bd/lab4/AD_Converter.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'AD_Converter' (1#1) [c:/Users/albert.poblador/lab4/lab4.gen/sources_1/bd/lab4/AD_Converter.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'AD_Converter_v1_0_S00_AXI' (2#1) [c:/Users/albert.poblador/lab4/lab4.gen/sources_1/bd/lab4/ipshared/8661/hdl/AD_Converter_v1_0_S00_AXI.vhd:90]
INFO: [Synth 8-256] done synthesizing module 'AD_Converter_v1_0' (3#1) [c:/Users/albert.poblador/lab4/lab4.gen/sources_1/bd/lab4/ipshared/8661/hdl/AD_Converter_v1_0.vhd:53]
INFO: [Synth 8-256] done synthesizing module 'lab4_AD_Converter_0_1' (4#1) [c:/Users/albert.poblador/lab4/lab4.gen/sources_1/bd/lab4/ip/lab4_AD_Converter_0_1/synth/lab4_AD_Converter_0_1.vhd:87]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.734 ; gain = 64.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.734 ; gain = 64.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1158.734 ; gain = 64.168
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1158.734 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1257.480 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1257.516 ; gain = 0.035
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1257.516 ; gain = 162.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1257.516 ; gain = 162.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1257.516 ; gain = 162.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1257.516 ; gain = 162.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 4     
	   4 Input   32 Bit        Muxes := 5     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1257.516 ; gain = 162.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1257.516 ; gain = 162.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1257.516 ; gain = 162.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 1266.715 ; gain = 172.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1274.188 ; gain = 179.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1274.188 ; gain = 179.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1274.188 ; gain = 179.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1274.188 ; gain = 179.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1274.188 ; gain = 179.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1274.188 ; gain = 179.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     5|
|3     |LUT3 |     3|
|4     |LUT4 |    29|
|5     |LUT5 |     3|
|6     |LUT6 |    48|
|7     |FDCE |    23|
|8     |FDPE |     3|
|9     |FDRE |   175|
|10    |FDSE |     3|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1274.188 ; gain = 179.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:24 . Memory (MB): peak = 1274.188 ; gain = 80.840
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1274.188 ; gain = 179.621
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1286.227 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1292.027 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1292.027 ; gain = 197.461
INFO: [Common 17-1381] The checkpoint 'C:/Users/albert.poblador/lab4/lab4.runs/lab4_AD_Converter_0_1_synth_1/lab4_AD_Converter_0_1.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP lab4_AD_Converter_0_1, cache-ID = 61a3935f50cac22a
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/albert.poblador/lab4/lab4.runs/lab4_AD_Converter_0_1_synth_1/lab4_AD_Converter_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab4_AD_Converter_0_1_utilization_synth.rpt -pb lab4_AD_Converter_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 23 14:39:51 2021...
