$date
	Fri Oct 30 19:56:36 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Q $end
$var reg 1 " J $end
$var reg 1 # K $end
$var reg 1 $ clk $end
$var reg 1 % eneable $end
$var reg 1 & reset $end
$scope module f2 $end
$var wire 1 " J $end
$var wire 1 # K $end
$var wire 1 $ clk $end
$var wire 1 % eneable $end
$var wire 1 & reset $end
$var wire 1 ' y $end
$var wire 1 ! Q $end
$scope module f1 $end
$var wire 1 & c $end
$var wire 1 $ d $end
$var wire 1 % r $end
$var wire 1 ! e $end
$var reg 1 ' q $end
$upscope $end
$scope module m1 $end
$var wire 1 ! D $end
$var wire 1 ' j $end
$var wire 1 " k $end
$var wire 1 ( notk $end
$var wire 1 ) notq $end
$var wire 1 # q $end
$var wire 1 * y0 $end
$var wire 1 + y1 $end
$var wire 1 , y2 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
z,
0+
0*
1)
1(
0'
1&
1%
0$
0#
0"
x!
$end
#1
0(
1$
1"
0&
#2
0$
#3
1$
#4
0$
#5
1$
#6
0)
0$
1#
#7
1$
#8
0$
#9
1*
1(
1$
0"
#10
0$
#11
1$
#12
0$
#13
1$
#14
0$
#15
1$
#16
0$
#17
1$
