INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/adder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_full
INFO: [VRFC 10-2458] undeclared symbol Sum, assumed default net type wire [C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sources_1/new/adder_full.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/NTH417/Assignment_22200034_KwakDohyun/Assignment_22200034_KwakDohyun.srcs/sim_1/new/tb_adder_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_adder_full
