Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:24:04 MST 2014
| Date              : Wed Apr 22 08:03:18 2015
| Host              : jrpotter running 64-bit major release  (build 9200)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design            : top
| Device            : 7a100t-csg324
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 2 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 2 generated clocks that are not connected to a clock source. (HIGH)


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.865        0.000                      0                 3939        0.094        0.000                      0                 3939        3.000        0.000                       0                   609  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clkfbout   {0.000 5.000}      10.000          100.000         
  clkout0    {0.000 5.000}      10.000          100.000         
  clkout1    {0.000 10.000}     20.000          50.000          
  clkout2    {0.000 20.000}     40.000          25.000          
  clkout3    {0.000 40.000}     80.000          12.500          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                     3.000        0.000                       0                     1  
  clkfbout                                                                                                                                                      7.845        0.000                       0                     3  
  clkout0           5.865        0.000                      0                   78        0.192        0.000                      0                   78        4.500        0.000                       0                    31  
  clkout1                                                                                                                                                      18.751        0.000                       0                     1  
  clkout2                                                                                                                                                      38.751        0.000                       0                     1  
  clkout3          52.402        0.000                      0                 3860        0.094        0.000                      0                 3860       38.750        0.000                       0                   572  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0       clkout3             7.215        0.000                      0                    1        0.392        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkdv/mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                  
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y18   clkdv/bufclkfb/I     
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.192ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 displaydriver/timer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaydriver/timer/xy/x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 0.897ns (25.360%)  route 2.640ns (74.640%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=26, routed)          1.724    -0.816    displaydriver/timer/xy/clk100
    SLICE_X80Y96                                                      r  displaydriver/timer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDRE (Prop_fdre_C_Q)         0.478    -0.338 r  displaydriver/timer/xy/x_reg[3]/Q
                         net (fo=7, routed)           1.040     0.702    displaydriver/timer/xy/bmem_addr[3]
    SLICE_X80Y96         LUT5 (Prop_lut5_I0_O)        0.295     0.997 f  displaydriver/timer/xy/x[9]_i_5/O
                         net (fo=7, routed)           0.865     1.862    displaydriver/timer/xy/n_0_x[9]_i_5
    SLICE_X79Y97         LUT3 (Prop_lut3_I2_O)        0.124     1.986 r  displaydriver/timer/xy/x[9]_i_1/O
                         net (fo=24, routed)          0.735     2.721    displaydriver/timer/xy/n_0_x[9]_i_1
    SLICE_X80Y96         FDRE                                         r  displaydriver/timer/xy/x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=26, routed)          1.603     8.583    displaydriver/timer/xy/clk100
    SLICE_X80Y96                                                      r  displaydriver/timer/xy/x_reg[0]/C
                         clock pessimism              0.601     9.184    
                         clock uncertainty           -0.074     9.111    
    SLICE_X80Y96         FDRE (Setup_fdre_C_R)       -0.524     8.587    displaydriver/timer/xy/x_reg[0]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 displaydriver/timer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaydriver/timer/xy/x_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 0.897ns (25.360%)  route 2.640ns (74.640%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=26, routed)          1.724    -0.816    displaydriver/timer/xy/clk100
    SLICE_X80Y96                                                      r  displaydriver/timer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDRE (Prop_fdre_C_Q)         0.478    -0.338 r  displaydriver/timer/xy/x_reg[3]/Q
                         net (fo=7, routed)           1.040     0.702    displaydriver/timer/xy/bmem_addr[3]
    SLICE_X80Y96         LUT5 (Prop_lut5_I0_O)        0.295     0.997 f  displaydriver/timer/xy/x[9]_i_5/O
                         net (fo=7, routed)           0.865     1.862    displaydriver/timer/xy/n_0_x[9]_i_5
    SLICE_X79Y97         LUT3 (Prop_lut3_I2_O)        0.124     1.986 r  displaydriver/timer/xy/x[9]_i_1/O
                         net (fo=24, routed)          0.735     2.721    displaydriver/timer/xy/n_0_x[9]_i_1
    SLICE_X80Y96         FDRE                                         r  displaydriver/timer/xy/x_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=26, routed)          1.603     8.583    displaydriver/timer/xy/clk100
    SLICE_X80Y96                                                      r  displaydriver/timer/xy/x_reg[3]/C
                         clock pessimism              0.601     9.184    
                         clock uncertainty           -0.074     9.111    
    SLICE_X80Y96         FDRE (Setup_fdre_C_R)       -0.524     8.587    displaydriver/timer/xy/x_reg[3]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 displaydriver/timer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaydriver/timer/xy/x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 0.897ns (25.360%)  route 2.640ns (74.640%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=26, routed)          1.724    -0.816    displaydriver/timer/xy/clk100
    SLICE_X80Y96                                                      r  displaydriver/timer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDRE (Prop_fdre_C_Q)         0.478    -0.338 r  displaydriver/timer/xy/x_reg[3]/Q
                         net (fo=7, routed)           1.040     0.702    displaydriver/timer/xy/bmem_addr[3]
    SLICE_X80Y96         LUT5 (Prop_lut5_I0_O)        0.295     0.997 f  displaydriver/timer/xy/x[9]_i_5/O
                         net (fo=7, routed)           0.865     1.862    displaydriver/timer/xy/n_0_x[9]_i_5
    SLICE_X79Y97         LUT3 (Prop_lut3_I2_O)        0.124     1.986 r  displaydriver/timer/xy/x[9]_i_1/O
                         net (fo=24, routed)          0.735     2.721    displaydriver/timer/xy/n_0_x[9]_i_1
    SLICE_X80Y96         FDRE                                         r  displaydriver/timer/xy/x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=26, routed)          1.603     8.583    displaydriver/timer/xy/clk100
    SLICE_X80Y96                                                      r  displaydriver/timer/xy/x_reg[5]/C
                         clock pessimism              0.601     9.184    
                         clock uncertainty           -0.074     9.111    
    SLICE_X80Y96         FDRE (Setup_fdre_C_R)       -0.524     8.587    displaydriver/timer/xy/x_reg[5]
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 displaydriver/timer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaydriver/timer/xy/x_reg[5]_rep/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.537ns  (logic 0.897ns (25.360%)  route 2.640ns (74.640%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 8.583 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=26, routed)          1.724    -0.816    displaydriver/timer/xy/clk100
    SLICE_X80Y96                                                      r  displaydriver/timer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDRE (Prop_fdre_C_Q)         0.478    -0.338 r  displaydriver/timer/xy/x_reg[3]/Q
                         net (fo=7, routed)           1.040     0.702    displaydriver/timer/xy/bmem_addr[3]
    SLICE_X80Y96         LUT5 (Prop_lut5_I0_O)        0.295     0.997 f  displaydriver/timer/xy/x[9]_i_5/O
                         net (fo=7, routed)           0.865     1.862    displaydriver/timer/xy/n_0_x[9]_i_5
    SLICE_X79Y97         LUT3 (Prop_lut3_I2_O)        0.124     1.986 r  displaydriver/timer/xy/x[9]_i_1/O
                         net (fo=24, routed)          0.735     2.721    displaydriver/timer/xy/n_0_x[9]_i_1
    SLICE_X80Y96         FDRE                                         r  displaydriver/timer/xy/x_reg[5]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=26, routed)          1.603     8.583    displaydriver/timer/xy/clk100
    SLICE_X80Y96                                                      r  displaydriver/timer/xy/x_reg[5]_rep/C
                         clock pessimism              0.601     9.184    
                         clock uncertainty           -0.074     9.111    
    SLICE_X80Y96         FDRE (Setup_fdre_C_R)       -0.524     8.587    displaydriver/timer/xy/x_reg[5]_rep
  -------------------------------------------------------------------
                         required time                          8.587    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 displaydriver/timer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaydriver/timer/xy/y_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.890ns (24.873%)  route 2.688ns (75.127%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=26, routed)          1.724    -0.816    displaydriver/timer/xy/clk100
    SLICE_X80Y96                                                      r  displaydriver/timer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  displaydriver/timer/xy/x_reg[5]/Q
                         net (fo=71, routed)          1.267     0.969    displaydriver/timer/xy/Q[1]
    SLICE_X83Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.093 r  displaydriver/timer/xy/y[9]_i_6/O
                         net (fo=1, routed)           0.299     1.392    displaydriver/timer/xy/n_0_y[9]_i_6
    SLICE_X82Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.516 r  displaydriver/timer/xy/y[9]_i_4/O
                         net (fo=1, routed)           0.387     1.903    displaydriver/timer/xy/n_0_y[9]_i_4
    SLICE_X81Y94         LUT6 (Prop_lut6_I5_O)        0.124     2.027 r  displaydriver/timer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.736     2.763    displaydriver/timer/xy/n_0_y[9]_i_1
    SLICE_X82Y94         FDRE                                         r  displaydriver/timer/xy/y_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=26, routed)          1.610     8.590    displaydriver/timer/xy/clk100
    SLICE_X82Y94                                                      r  displaydriver/timer/xy/y_reg[2]/C
                         clock pessimism              0.559     9.149    
                         clock uncertainty           -0.074     9.076    
    SLICE_X82Y94         FDRE (Setup_fdre_C_R)       -0.429     8.647    displaydriver/timer/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 displaydriver/timer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaydriver/timer/xy/y_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.890ns (24.873%)  route 2.688ns (75.127%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=26, routed)          1.724    -0.816    displaydriver/timer/xy/clk100
    SLICE_X80Y96                                                      r  displaydriver/timer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  displaydriver/timer/xy/x_reg[5]/Q
                         net (fo=71, routed)          1.267     0.969    displaydriver/timer/xy/Q[1]
    SLICE_X83Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.093 r  displaydriver/timer/xy/y[9]_i_6/O
                         net (fo=1, routed)           0.299     1.392    displaydriver/timer/xy/n_0_y[9]_i_6
    SLICE_X82Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.516 r  displaydriver/timer/xy/y[9]_i_4/O
                         net (fo=1, routed)           0.387     1.903    displaydriver/timer/xy/n_0_y[9]_i_4
    SLICE_X81Y94         LUT6 (Prop_lut6_I5_O)        0.124     2.027 r  displaydriver/timer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.736     2.763    displaydriver/timer/xy/n_0_y[9]_i_1
    SLICE_X82Y94         FDRE                                         r  displaydriver/timer/xy/y_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=26, routed)          1.610     8.590    displaydriver/timer/xy/clk100
    SLICE_X82Y94                                                      r  displaydriver/timer/xy/y_reg[3]/C
                         clock pessimism              0.559     9.149    
                         clock uncertainty           -0.074     9.076    
    SLICE_X82Y94         FDRE (Setup_fdre_C_R)       -0.429     8.647    displaydriver/timer/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.884ns  (required time - arrival time)
  Source:                 displaydriver/timer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaydriver/timer/xy/y_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.578ns  (logic 0.890ns (24.873%)  route 2.688ns (75.127%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=26, routed)          1.724    -0.816    displaydriver/timer/xy/clk100
    SLICE_X80Y96                                                      r  displaydriver/timer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  displaydriver/timer/xy/x_reg[5]/Q
                         net (fo=71, routed)          1.267     0.969    displaydriver/timer/xy/Q[1]
    SLICE_X83Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.093 r  displaydriver/timer/xy/y[9]_i_6/O
                         net (fo=1, routed)           0.299     1.392    displaydriver/timer/xy/n_0_y[9]_i_6
    SLICE_X82Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.516 r  displaydriver/timer/xy/y[9]_i_4/O
                         net (fo=1, routed)           0.387     1.903    displaydriver/timer/xy/n_0_y[9]_i_4
    SLICE_X81Y94         LUT6 (Prop_lut6_I5_O)        0.124     2.027 r  displaydriver/timer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.736     2.763    displaydriver/timer/xy/n_0_y[9]_i_1
    SLICE_X82Y94         FDRE                                         r  displaydriver/timer/xy/y_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=26, routed)          1.610     8.590    displaydriver/timer/xy/clk100
    SLICE_X82Y94                                                      r  displaydriver/timer/xy/y_reg[4]/C
                         clock pessimism              0.559     9.149    
                         clock uncertainty           -0.074     9.076    
    SLICE_X82Y94         FDRE (Setup_fdre_C_R)       -0.429     8.647    displaydriver/timer/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -2.763    
  -------------------------------------------------------------------
                         slack                                  5.884    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 displaydriver/timer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaydriver/timer/xy/y_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.890ns (24.903%)  route 2.684ns (75.097%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=26, routed)          1.724    -0.816    displaydriver/timer/xy/clk100
    SLICE_X80Y96                                                      r  displaydriver/timer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  displaydriver/timer/xy/x_reg[5]/Q
                         net (fo=71, routed)          1.267     0.969    displaydriver/timer/xy/Q[1]
    SLICE_X83Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.093 r  displaydriver/timer/xy/y[9]_i_6/O
                         net (fo=1, routed)           0.299     1.392    displaydriver/timer/xy/n_0_y[9]_i_6
    SLICE_X82Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.516 r  displaydriver/timer/xy/y[9]_i_4/O
                         net (fo=1, routed)           0.387     1.903    displaydriver/timer/xy/n_0_y[9]_i_4
    SLICE_X81Y94         LUT6 (Prop_lut6_I5_O)        0.124     2.027 r  displaydriver/timer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.731     2.758    displaydriver/timer/xy/n_0_y[9]_i_1
    SLICE_X83Y94         FDRE                                         r  displaydriver/timer/xy/y_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=26, routed)          1.610     8.590    displaydriver/timer/xy/clk100
    SLICE_X83Y94                                                      r  displaydriver/timer/xy/y_reg[0]/C
                         clock pessimism              0.559     9.149    
                         clock uncertainty           -0.074     9.076    
    SLICE_X83Y94         FDRE (Setup_fdre_C_R)       -0.429     8.647    displaydriver/timer/xy/y_reg[0]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -2.758    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 displaydriver/timer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaydriver/timer/xy/y_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.890ns (24.903%)  route 2.684ns (75.097%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=26, routed)          1.724    -0.816    displaydriver/timer/xy/clk100
    SLICE_X80Y96                                                      r  displaydriver/timer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  displaydriver/timer/xy/x_reg[5]/Q
                         net (fo=71, routed)          1.267     0.969    displaydriver/timer/xy/Q[1]
    SLICE_X83Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.093 r  displaydriver/timer/xy/y[9]_i_6/O
                         net (fo=1, routed)           0.299     1.392    displaydriver/timer/xy/n_0_y[9]_i_6
    SLICE_X82Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.516 r  displaydriver/timer/xy/y[9]_i_4/O
                         net (fo=1, routed)           0.387     1.903    displaydriver/timer/xy/n_0_y[9]_i_4
    SLICE_X81Y94         LUT6 (Prop_lut6_I5_O)        0.124     2.027 r  displaydriver/timer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.731     2.758    displaydriver/timer/xy/n_0_y[9]_i_1
    SLICE_X83Y94         FDRE                                         r  displaydriver/timer/xy/y_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=26, routed)          1.610     8.590    displaydriver/timer/xy/clk100
    SLICE_X83Y94                                                      r  displaydriver/timer/xy/y_reg[1]/C
                         clock pessimism              0.559     9.149    
                         clock uncertainty           -0.074     9.076    
    SLICE_X83Y94         FDRE (Setup_fdre_C_R)       -0.429     8.647    displaydriver/timer/xy/y_reg[1]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -2.758    
  -------------------------------------------------------------------
                         slack                                  5.889    

Slack (MET) :             5.889ns  (required time - arrival time)
  Source:                 displaydriver/timer/xy/x_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaydriver/timer/xy/y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout0 rise@10.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.574ns  (logic 0.890ns (24.903%)  route 2.684ns (75.097%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.410ns = ( 8.590 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.816ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.475    -2.636    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf100/O
                         net (fo=26, routed)          1.724    -0.816    displaydriver/timer/xy/clk100
    SLICE_X80Y96                                                      r  displaydriver/timer/xy/x_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDRE (Prop_fdre_C_Q)         0.518    -0.298 f  displaydriver/timer/xy/x_reg[5]/Q
                         net (fo=71, routed)          1.267     0.969    displaydriver/timer/xy/Q[1]
    SLICE_X83Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.093 r  displaydriver/timer/xy/y[9]_i_6/O
                         net (fo=1, routed)           0.299     1.392    displaydriver/timer/xy/n_0_y[9]_i_6
    SLICE_X82Y94         LUT6 (Prop_lut6_I5_O)        0.124     1.516 r  displaydriver/timer/xy/y[9]_i_4/O
                         net (fo=1, routed)           0.387     1.903    displaydriver/timer/xy/n_0_y[9]_i_4
    SLICE_X81Y94         LUT6 (Prop_lut6_I5_O)        0.124     2.027 r  displaydriver/timer/xy/y[9]_i_1/O
                         net (fo=10, routed)          0.731     2.758    displaydriver/timer/xy/n_0_y[9]_i_1
    SLICE_X83Y94         FDRE                                         r  displaydriver/timer/xy/y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    12.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.087     5.486 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.402     6.888    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.979 r  clkdv/buf100/O
                         net (fo=26, routed)          1.610     8.590    displaydriver/timer/xy/clk100
    SLICE_X83Y94                                                      r  displaydriver/timer/xy/y_reg[5]/C
                         clock pessimism              0.559     9.149    
                         clock uncertainty           -0.074     9.076    
    SLICE_X83Y94         FDRE (Setup_fdre_C_R)       -0.429     8.647    displaydriver/timer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                          8.647    
                         arrival time                          -2.758    
  -------------------------------------------------------------------
                         slack                                  5.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 displaydriver/timer/xy/x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaydriver/timer/xy/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.635%)  route 0.167ns (47.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=26, routed)          0.600    -0.564    displaydriver/timer/xy/clk100
    SLICE_X79Y96                                                      r  displaydriver/timer/xy/x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y96         FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  displaydriver/timer/xy/x_reg[1]/Q
                         net (fo=9, routed)           0.167    -0.256    displaydriver/timer/xy/bmem_addr[1]
    SLICE_X80Y96         LUT6 (Prop_lut6_I3_O)        0.045    -0.211 r  displaydriver/timer/xy/x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.211    displaydriver/timer/xy/sel0[5]
    SLICE_X80Y96         FDRE                                         r  displaydriver/timer/xy/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=26, routed)          0.874    -0.799    displaydriver/timer/xy/clk100
    SLICE_X80Y96                                                      r  displaydriver/timer/xy/x_reg[5]/C
                         clock pessimism              0.275    -0.524    
    SLICE_X80Y96         FDRE (Hold_fdre_C_D)         0.121    -0.403    displaydriver/timer/xy/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 displaydriver/timer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaydriver/timer/xy/y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.035%)  route 0.142ns (42.965%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=26, routed)          0.606    -0.558    displaydriver/timer/xy/clk100
    SLICE_X83Y94                                                      r  displaydriver/timer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  displaydriver/timer/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.142    -0.275    displaydriver/timer/xy/bmem_addr[4]
    SLICE_X82Y94         LUT4 (Prop_lut4_I1_O)        0.048    -0.227 r  displaydriver/timer/xy/y[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    displaydriver/timer/xy/n_0_y[3]_i_1
    SLICE_X82Y94         FDRE                                         r  displaydriver/timer/xy/y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=26, routed)          0.878    -0.795    displaydriver/timer/xy/clk100
    SLICE_X82Y94                                                      r  displaydriver/timer/xy/y_reg[3]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X82Y94         FDRE (Hold_fdre_C_D)         0.107    -0.438    displaydriver/timer/xy/y_reg[3]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 displaydriver/timer/xy/y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaydriver/timer/xy/y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=26, routed)          0.606    -0.558    displaydriver/timer/xy/clk100
    SLICE_X82Y94                                                      r  displaydriver/timer/xy/y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  displaydriver/timer/xy/y_reg[2]/Q
                         net (fo=7, routed)           0.132    -0.285    displaydriver/timer/xy/bmem_addr[6]
    SLICE_X83Y94         LUT6 (Prop_lut6_I1_O)        0.045    -0.240 r  displaydriver/timer/xy/y[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.240    displaydriver/timer/xy/n_0_y[5]_i_1
    SLICE_X83Y94         FDRE                                         r  displaydriver/timer/xy/y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=26, routed)          0.878    -0.795    displaydriver/timer/xy/clk100
    SLICE_X83Y94                                                      r  displaydriver/timer/xy/y_reg[5]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X83Y94         FDRE (Hold_fdre_C_D)         0.092    -0.453    displaydriver/timer/xy/y_reg[5]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 displaydriver/timer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaydriver/timer/xy/y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (56.993%)  route 0.143ns (43.007%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=26, routed)          0.606    -0.558    displaydriver/timer/xy/clk100
    SLICE_X83Y94                                                      r  displaydriver/timer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  displaydriver/timer/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.143    -0.274    displaydriver/timer/xy/bmem_addr[4]
    SLICE_X82Y94         LUT5 (Prop_lut5_I2_O)        0.049    -0.225 r  displaydriver/timer/xy/y[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    displaydriver/timer/xy/n_0_y[4]_i_1
    SLICE_X82Y94         FDRE                                         r  displaydriver/timer/xy/y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=26, routed)          0.878    -0.795    displaydriver/timer/xy/clk100
    SLICE_X82Y94                                                      r  displaydriver/timer/xy/y_reg[4]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X82Y94         FDRE (Hold_fdre_C_D)         0.104    -0.441    displaydriver/timer/xy/y_reg[4]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 displaydriver/timer/xy/y_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaydriver/timer/xy/y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.642%)  route 0.142ns (43.358%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=26, routed)          0.606    -0.558    displaydriver/timer/xy/clk100
    SLICE_X83Y94                                                      r  displaydriver/timer/xy/y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  displaydriver/timer/xy/y_reg[0]/Q
                         net (fo=8, routed)           0.142    -0.275    displaydriver/timer/xy/bmem_addr[4]
    SLICE_X82Y94         LUT3 (Prop_lut3_I1_O)        0.045    -0.230 r  displaydriver/timer/xy/y[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    displaydriver/timer/xy/n_0_y[2]_i_1
    SLICE_X82Y94         FDRE                                         r  displaydriver/timer/xy/y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=26, routed)          0.878    -0.795    displaydriver/timer/xy/clk100
    SLICE_X82Y94                                                      r  displaydriver/timer/xy/y_reg[2]/C
                         clock pessimism              0.250    -0.545    
    SLICE_X82Y94         FDRE (Hold_fdre_C_D)         0.091    -0.454    displaydriver/timer/xy/y_reg[2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 displaydriver/timer/xy/x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaydriver/timer/xy/x_reg[5]_rep/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.246ns (70.151%)  route 0.105ns (29.849%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=26, routed)          0.602    -0.562    displaydriver/timer/xy/clk100
    SLICE_X80Y96                                                      r  displaydriver/timer/xy/x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDRE (Prop_fdre_C_Q)         0.148    -0.414 r  displaydriver/timer/xy/x_reg[3]/Q
                         net (fo=7, routed)           0.105    -0.310    displaydriver/timer/xy/bmem_addr[3]
    SLICE_X80Y96         LUT6 (Prop_lut6_I4_O)        0.098    -0.212 r  displaydriver/timer/xy/x[5]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.212    displaydriver/timer/xy/n_0_x[5]_rep_i_1
    SLICE_X80Y96         FDRE                                         r  displaydriver/timer/xy/x_reg[5]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=26, routed)          0.874    -0.799    displaydriver/timer/xy/clk100
    SLICE_X80Y96                                                      r  displaydriver/timer/xy/x_reg[5]_rep/C
                         clock pessimism              0.237    -0.562    
    SLICE_X80Y96         FDRE (Hold_fdre_C_D)         0.120    -0.442    displaydriver/timer/xy/x_reg[5]_rep
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 displaydriver/timer/xy/y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaydriver/timer/xy/y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.772%)  route 0.154ns (45.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=26, routed)          0.606    -0.558    displaydriver/timer/xy/clk100
    SLICE_X83Y94                                                      r  displaydriver/timer/xy/y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  displaydriver/timer/xy/y_reg[5]/Q
                         net (fo=9, routed)           0.154    -0.264    displaydriver/timer/xy/O1[1]
    SLICE_X83Y93         LUT6 (Prop_lut6_I1_O)        0.045    -0.219 r  displaydriver/timer/xy/y[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.219    displaydriver/timer/xy/n_0_y[9]_i_2
    SLICE_X83Y93         FDRE                                         r  displaydriver/timer/xy/y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=26, routed)          0.878    -0.795    displaydriver/timer/xy/clk100
    SLICE_X83Y93                                                      r  displaydriver/timer/xy/y_reg[9]/C
                         clock pessimism              0.253    -0.542    
    SLICE_X83Y93         FDRE (Hold_fdre_C_D)         0.092    -0.450    displaydriver/timer/xy/y_reg[9]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 displaydriver/timer/xy/x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaydriver/timer/xy/x_reg[5]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.465%)  route 0.161ns (43.535%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.562ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=26, routed)          0.602    -0.562    displaydriver/timer/xy/clk100
    SLICE_X80Y96                                                      r  displaydriver/timer/xy/x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDRE (Prop_fdre_C_Q)         0.164    -0.398 r  displaydriver/timer/xy/x_reg[0]/Q
                         net (fo=10, routed)          0.161    -0.237    displaydriver/timer/xy/bmem_addr[0]
    SLICE_X79Y96         LUT6 (Prop_lut6_I2_O)        0.045    -0.192 r  displaydriver/timer/xy/x[5]_rep_i_1__0/O
                         net (fo=1, routed)           0.000    -0.192    displaydriver/timer/xy/n_0_x[5]_rep_i_1__0
    SLICE_X79Y96         FDRE                                         r  displaydriver/timer/xy/x_reg[5]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=26, routed)          0.872    -0.801    displaydriver/timer/xy/clk100
    SLICE_X79Y96                                                      r  displaydriver/timer/xy/x_reg[5]_rep__0/C
                         clock pessimism              0.275    -0.526    
    SLICE_X79Y96         FDRE (Hold_fdre_C_D)         0.092    -0.434    displaydriver/timer/xy/x_reg[5]_rep__0
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.192    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 displaydriver/timer/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaydriver/timer/clk_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.285%)  route 0.167ns (47.715%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=26, routed)          0.601    -0.563    displaydriver/timer/clk100
    SLICE_X79Y97                                                      r  displaydriver/timer/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  displaydriver/timer/clk_count_reg[0]/Q
                         net (fo=4, routed)           0.167    -0.255    displaydriver/timer/clk_count[0]
    SLICE_X79Y97         LUT2 (Prop_lut2_I0_O)        0.042    -0.213 r  displaydriver/timer/clk_count[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.213    displaydriver/timer/p_0_in[1]
    SLICE_X79Y97         FDRE                                         r  displaydriver/timer/clk_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=26, routed)          0.873    -0.800    displaydriver/timer/clk100
    SLICE_X79Y97                                                      r  displaydriver/timer/clk_count_reg[1]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X79Y97         FDRE (Hold_fdre_C_D)         0.107    -0.456    displaydriver/timer/clk_count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.213    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 displaydriver/timer/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            displaydriver/timer/clk_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.413    -1.190    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf100/O
                         net (fo=26, routed)          0.601    -0.563    displaydriver/timer/clk100
    SLICE_X79Y97                                                      r  displaydriver/timer/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.422 f  displaydriver/timer/clk_count_reg[0]/Q
                         net (fo=4, routed)           0.167    -0.255    displaydriver/timer/clk_count[0]
    SLICE_X79Y97         LUT1 (Prop_lut1_I0_O)        0.045    -0.210 r  displaydriver/timer/clk_count[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    displaydriver/timer/p_0_in[0]
    SLICE_X79Y97         FDRE                                         r  displaydriver/timer/clk_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.448    -1.702    clkdv/clkout0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf100/O
                         net (fo=26, routed)          0.873    -0.800    displaydriver/timer/clk100
    SLICE_X79Y97                                                      r  displaydriver/timer/clk_count_reg[0]/C
                         clock pessimism              0.237    -0.563    
    SLICE_X79Y97         FDRE (Hold_fdre_C_D)         0.091    -0.472    displaydriver/timer/clk_count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { clkdv/mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                     
Min Period        n/a     BUFGCTRL/I0         n/a            2.155     10.000  7.845    BUFGCTRL_X0Y17   clkdv/buf100/I0                         
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT0                      
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X54Y101    clkdv/start_cnt_reg[0]/C                
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X54Y101    clkdv/start_cnt_reg[1]/C                
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X54Y101    clkdv/start_cnt_reg[2]/C                
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X79Y97     displaydriver/timer/clk_count_reg[0]/C  
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X79Y97     displaydriver/timer/clk_count_reg[1]/C  
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X80Y96     displaydriver/timer/xy/x_reg[0]/C       
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X79Y96     displaydriver/timer/xy/x_reg[1]/C       
Min Period        n/a     FDRE/C              n/a            1.000     10.000  9.000    SLICE_X79Y96     displaydriver/timer/xy/x_reg[2]/C       
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT0                      
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X54Y101    clkdv/start_cnt_reg[0]/C                
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X54Y101    clkdv/start_cnt_reg[1]/C                
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X54Y101    clkdv/start_cnt_reg[2]/C                
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X79Y97     displaydriver/timer/clk_count_reg[0]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X79Y97     displaydriver/timer/clk_count_reg[0]/C  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X79Y97     displaydriver/timer/clk_count_reg[1]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X79Y97     displaydriver/timer/clk_count_reg[1]/C  
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X80Y96     displaydriver/timer/xy/x_reg[0]/C       
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X79Y96     displaydriver/timer/xy/x_reg[1]/C       
Low Pulse Width   Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X79Y96     displaydriver/timer/xy/x_reg[2]/C       
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X54Y101    clkdv/start_cnt_reg[0]/C                
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X54Y101    clkdv/start_cnt_reg[0]/C                
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X54Y101    clkdv/start_cnt_reg[1]/C                
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X54Y101    clkdv/start_cnt_reg[1]/C                
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X54Y101    clkdv/start_cnt_reg[2]/C                
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X54Y101    clkdv/start_cnt_reg[2]/C                
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X79Y96     displaydriver/timer/xy/x_reg[1]/C       
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X79Y96     displaydriver/timer/xy/x_reg[2]/C       
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X79Y96     displaydriver/timer/xy/x_reg[4]/C       
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X79Y96     displaydriver/timer/xy/x_reg[4]_rep/C   



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       18.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform:           { 0 10 }
Period:             20.000
Sources:            { clkdv/mmcm/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                 
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249     20.000  18.751   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT1  
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   20.000  193.360  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT1  



---------------------------------------------------------------------------------------------------
From Clock:  clkout2
  To Clock:  clkout2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout2
Waveform:           { 0 20 }
Period:             40.000
Sources:            { clkdv/mmcm/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                 
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249     40.000  38.751   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT2  
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360   40.000  173.360  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT2  



---------------------------------------------------------------------------------------------------
From Clock:  clkout3
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack       52.402ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.094ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             52.402ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        27.284ns  (logic 3.224ns (11.817%)  route 24.060ns (88.183%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 78.568 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=570, routed)         1.704    -0.836    mips/dp/clk12
    SLICE_X77Y79                                                      r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  mips/dp/pc_reg[5]/Q
                         net (fo=60, routed)          2.911     2.531    mips/dp/rf/Q[5]
    SLICE_X82Y78         LUT6 (Prop_lut6_I1_O)        0.124     2.655 r  mips/dp/rf/reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.000     2.655    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_66
    SLICE_X82Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     2.867 r  mips/dp/rf/reg_r1_0_31_0_5_i_21/O
                         net (fo=23, routed)          1.273     4.140    mips/dp/rf/O14[20]
    SLICE_X79Y80         LUT3 (Prop_lut3_I0_O)        0.299     4.439 r  mips/dp/rf/mem_reg_0_127_0_0_i_124/O
                         net (fo=25, routed)          2.918     7.357    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_124
    SLICE_X77Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  mips/dp/rf/mem_reg_0_127_0_0_i_69/O
                         net (fo=70, routed)          1.263     8.745    mips/dp/rf/aluA[0]
    SLICE_X68Y77         LUT3 (Prop_lut3_I2_O)        0.152     8.897 r  mips/dp/rf/mem_reg_0_127_0_0_i_95/O
                         net (fo=3, routed)           0.971     9.868    mips/dp/rf/alu/AS/add/carry[1]
    SLICE_X70Y76         LUT6 (Prop_lut6_I0_O)        0.326    10.194 r  mips/dp/rf/mem_reg_0_127_0_0_i_81/O
                         net (fo=5, routed)           1.627    11.821    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_81
    SLICE_X78Y73         LUT5 (Prop_lut5_I2_O)        0.124    11.945 r  mips/dp/rf/mem_reg_1024_1151_0_0_i_4/O
                         net (fo=10, routed)          1.822    13.767    mips/dp/rf/n_0_mem_reg_1024_1151_0_0_i_4
    SLICE_X70Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.891 r  mips/dp/rf/reg_r1_0_31_6_11_i_46/O
                         net (fo=17, routed)          1.642    15.533    mips/dp/rf/n_0_reg_r1_0_31_6_11_i_46
    SLICE_X66Y85         LUT6 (Prop_lut6_I2_O)        0.124    15.657 r  mips/dp/rf/mem_reg_0_127_0_0_i_104/O
                         net (fo=3, routed)           0.668    16.325    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_104
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.449 r  mips/dp/rf/mem_reg_0_127_0_0_i_44/O
                         net (fo=4, routed)           0.663    17.112    mips/dp/rf/alu/compResult[0]
    SLICE_X70Y80         LUT5 (Prop_lut5_I2_O)        0.124    17.236 r  mips/dp/rf/mem_reg_0_127_0_0_i_9/O
                         net (fo=349, routed)         4.728    21.964    io/smem/mem_reg_512_639_4_4/A0
    SLICE_X66Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    22.088 r  io/smem/mem_reg_512_639_4_4/SP.LOW/O
                         net (fo=1, routed)           0.000    22.088    io/smem/mem_reg_512_639_4_4/SPO0
    SLICE_X66Y94         MUXF7 (Prop_muxf7_I0_O)      0.241    22.329 r  io/smem/mem_reg_512_639_4_4/F7.SP/O
                         net (fo=1, routed)           0.905    23.235    mips/dp/rf/I26
    SLICE_X72Y93         LUT4 (Prop_lut4_I3_O)        0.298    23.533 r  mips/dp/rf/reg_r1_0_31_0_5_i_109/O
                         net (fo=1, routed)           0.790    24.323    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_109
    SLICE_X72Y90         LUT6 (Prop_lut6_I1_O)        0.124    24.447 r  mips/dp/rf/reg_r1_0_31_0_5_i_47/O
                         net (fo=1, routed)           1.026    25.473    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_47
    SLICE_X77Y84         LUT6 (Prop_lut6_I1_O)        0.124    25.597 r  mips/dp/rf/reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.851    26.448    mips/dp/rf/rf_reg_r2_0_31_0_5/DIC0
    SLICE_X78Y78         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=570, routed)         1.588    78.568    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y78                                                      r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC/CLK
                         clock pessimism              0.559    79.127    
                         clock uncertainty           -0.102    79.025    
    SLICE_X78Y78         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    78.850    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         78.850    
                         arrival time                         -26.448    
  -------------------------------------------------------------------
                         slack                                 52.402    

Slack (MET) :             52.515ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        27.116ns  (logic 3.224ns (11.890%)  route 23.892ns (88.110%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 78.566 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=570, routed)         1.704    -0.836    mips/dp/clk12
    SLICE_X77Y79                                                      r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  mips/dp/pc_reg[5]/Q
                         net (fo=60, routed)          2.911     2.531    mips/dp/rf/Q[5]
    SLICE_X82Y78         LUT6 (Prop_lut6_I1_O)        0.124     2.655 r  mips/dp/rf/reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.000     2.655    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_66
    SLICE_X82Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     2.867 r  mips/dp/rf/reg_r1_0_31_0_5_i_21/O
                         net (fo=23, routed)          1.273     4.140    mips/dp/rf/O14[20]
    SLICE_X79Y80         LUT3 (Prop_lut3_I0_O)        0.299     4.439 r  mips/dp/rf/mem_reg_0_127_0_0_i_124/O
                         net (fo=25, routed)          2.918     7.357    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_124
    SLICE_X77Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  mips/dp/rf/mem_reg_0_127_0_0_i_69/O
                         net (fo=70, routed)          1.263     8.745    mips/dp/rf/aluA[0]
    SLICE_X68Y77         LUT3 (Prop_lut3_I2_O)        0.152     8.897 r  mips/dp/rf/mem_reg_0_127_0_0_i_95/O
                         net (fo=3, routed)           0.971     9.868    mips/dp/rf/alu/AS/add/carry[1]
    SLICE_X70Y76         LUT6 (Prop_lut6_I0_O)        0.326    10.194 r  mips/dp/rf/mem_reg_0_127_0_0_i_81/O
                         net (fo=5, routed)           1.627    11.821    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_81
    SLICE_X78Y73         LUT5 (Prop_lut5_I2_O)        0.124    11.945 r  mips/dp/rf/mem_reg_1024_1151_0_0_i_4/O
                         net (fo=10, routed)          1.822    13.767    mips/dp/rf/n_0_mem_reg_1024_1151_0_0_i_4
    SLICE_X70Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.891 r  mips/dp/rf/reg_r1_0_31_6_11_i_46/O
                         net (fo=17, routed)          1.642    15.533    mips/dp/rf/n_0_reg_r1_0_31_6_11_i_46
    SLICE_X66Y85         LUT6 (Prop_lut6_I2_O)        0.124    15.657 r  mips/dp/rf/mem_reg_0_127_0_0_i_104/O
                         net (fo=3, routed)           0.668    16.325    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_104
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.449 r  mips/dp/rf/mem_reg_0_127_0_0_i_44/O
                         net (fo=4, routed)           0.663    17.112    mips/dp/rf/alu/compResult[0]
    SLICE_X70Y80         LUT5 (Prop_lut5_I2_O)        0.124    17.236 r  mips/dp/rf/mem_reg_0_127_0_0_i_9/O
                         net (fo=349, routed)         4.797    22.033    io/smem/mem_reg_512_639_3_3/A0
    SLICE_X70Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    22.157 r  io/smem/mem_reg_512_639_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    22.157    io/smem/mem_reg_512_639_3_3/SPO0
    SLICE_X70Y94         MUXF7 (Prop_muxf7_I0_O)      0.241    22.398 r  io/smem/mem_reg_512_639_3_3/F7.SP/O
                         net (fo=1, routed)           0.671    23.069    mips/dp/rf/I22
    SLICE_X72Y92         LUT4 (Prop_lut4_I3_O)        0.298    23.367 r  mips/dp/rf/reg_r1_0_31_0_5_i_94/O
                         net (fo=1, routed)           1.082    24.449    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_94
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.124    24.573 r  mips/dp/rf/reg_r1_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.895    25.468    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_35
    SLICE_X79Y86         LUT6 (Prop_lut6_I1_O)        0.124    25.592 r  mips/dp/rf/reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.689    26.280    mips/dp/rf/rf_reg_r1_0_31_0_5/DIB1
    SLICE_X78Y77         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=570, routed)         1.586    78.566    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X78Y77                                                      r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.559    79.125    
                         clock uncertainty           -0.102    79.023    
    SLICE_X78Y77         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.795    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.795    
                         arrival time                         -26.280    
  -------------------------------------------------------------------
                         slack                                 52.515    

Slack (MET) :             52.541ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        27.143ns  (logic 3.224ns (11.878%)  route 23.919ns (88.122%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 78.566 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=570, routed)         1.704    -0.836    mips/dp/clk12
    SLICE_X77Y79                                                      r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  mips/dp/pc_reg[5]/Q
                         net (fo=60, routed)          2.911     2.531    mips/dp/rf/Q[5]
    SLICE_X82Y78         LUT6 (Prop_lut6_I1_O)        0.124     2.655 r  mips/dp/rf/reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.000     2.655    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_66
    SLICE_X82Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     2.867 r  mips/dp/rf/reg_r1_0_31_0_5_i_21/O
                         net (fo=23, routed)          1.273     4.140    mips/dp/rf/O14[20]
    SLICE_X79Y80         LUT3 (Prop_lut3_I0_O)        0.299     4.439 r  mips/dp/rf/mem_reg_0_127_0_0_i_124/O
                         net (fo=25, routed)          2.918     7.357    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_124
    SLICE_X77Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  mips/dp/rf/mem_reg_0_127_0_0_i_69/O
                         net (fo=70, routed)          1.263     8.745    mips/dp/rf/aluA[0]
    SLICE_X68Y77         LUT3 (Prop_lut3_I2_O)        0.152     8.897 r  mips/dp/rf/mem_reg_0_127_0_0_i_95/O
                         net (fo=3, routed)           0.971     9.868    mips/dp/rf/alu/AS/add/carry[1]
    SLICE_X70Y76         LUT6 (Prop_lut6_I0_O)        0.326    10.194 r  mips/dp/rf/mem_reg_0_127_0_0_i_81/O
                         net (fo=5, routed)           1.627    11.821    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_81
    SLICE_X78Y73         LUT5 (Prop_lut5_I2_O)        0.124    11.945 r  mips/dp/rf/mem_reg_1024_1151_0_0_i_4/O
                         net (fo=10, routed)          1.822    13.767    mips/dp/rf/n_0_mem_reg_1024_1151_0_0_i_4
    SLICE_X70Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.891 r  mips/dp/rf/reg_r1_0_31_6_11_i_46/O
                         net (fo=17, routed)          1.642    15.533    mips/dp/rf/n_0_reg_r1_0_31_6_11_i_46
    SLICE_X66Y85         LUT6 (Prop_lut6_I2_O)        0.124    15.657 r  mips/dp/rf/mem_reg_0_127_0_0_i_104/O
                         net (fo=3, routed)           0.668    16.325    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_104
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.449 r  mips/dp/rf/mem_reg_0_127_0_0_i_44/O
                         net (fo=4, routed)           0.663    17.112    mips/dp/rf/alu/compResult[0]
    SLICE_X70Y80         LUT5 (Prop_lut5_I2_O)        0.124    17.236 r  mips/dp/rf/mem_reg_0_127_0_0_i_9/O
                         net (fo=349, routed)         4.728    21.964    io/smem/mem_reg_512_639_4_4/A0
    SLICE_X66Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    22.088 r  io/smem/mem_reg_512_639_4_4/SP.LOW/O
                         net (fo=1, routed)           0.000    22.088    io/smem/mem_reg_512_639_4_4/SPO0
    SLICE_X66Y94         MUXF7 (Prop_muxf7_I0_O)      0.241    22.329 r  io/smem/mem_reg_512_639_4_4/F7.SP/O
                         net (fo=1, routed)           0.905    23.235    mips/dp/rf/I26
    SLICE_X72Y93         LUT4 (Prop_lut4_I3_O)        0.298    23.533 r  mips/dp/rf/reg_r1_0_31_0_5_i_109/O
                         net (fo=1, routed)           0.790    24.323    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_109
    SLICE_X72Y90         LUT6 (Prop_lut6_I1_O)        0.124    24.447 r  mips/dp/rf/reg_r1_0_31_0_5_i_47/O
                         net (fo=1, routed)           1.026    25.473    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_47
    SLICE_X77Y84         LUT6 (Prop_lut6_I1_O)        0.124    25.597 r  mips/dp/rf/reg_r1_0_31_0_5_i_7/O
                         net (fo=2, routed)           0.710    26.307    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC0
    SLICE_X78Y77         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=570, routed)         1.586    78.566    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X78Y77                                                      r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
                         clock pessimism              0.559    79.125    
                         clock uncertainty           -0.102    79.023    
    SLICE_X78Y77         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    78.848    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         78.848    
                         arrival time                         -26.307    
  -------------------------------------------------------------------
                         slack                                 52.541    

Slack (MET) :             52.657ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.976ns  (logic 3.224ns (11.951%)  route 23.752ns (88.049%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 78.568 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=570, routed)         1.704    -0.836    mips/dp/clk12
    SLICE_X77Y79                                                      r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  mips/dp/pc_reg[5]/Q
                         net (fo=60, routed)          2.911     2.531    mips/dp/rf/Q[5]
    SLICE_X82Y78         LUT6 (Prop_lut6_I1_O)        0.124     2.655 r  mips/dp/rf/reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.000     2.655    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_66
    SLICE_X82Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     2.867 r  mips/dp/rf/reg_r1_0_31_0_5_i_21/O
                         net (fo=23, routed)          1.273     4.140    mips/dp/rf/O14[20]
    SLICE_X79Y80         LUT3 (Prop_lut3_I0_O)        0.299     4.439 r  mips/dp/rf/mem_reg_0_127_0_0_i_124/O
                         net (fo=25, routed)          2.918     7.357    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_124
    SLICE_X77Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  mips/dp/rf/mem_reg_0_127_0_0_i_69/O
                         net (fo=70, routed)          1.263     8.745    mips/dp/rf/aluA[0]
    SLICE_X68Y77         LUT3 (Prop_lut3_I2_O)        0.152     8.897 r  mips/dp/rf/mem_reg_0_127_0_0_i_95/O
                         net (fo=3, routed)           0.971     9.868    mips/dp/rf/alu/AS/add/carry[1]
    SLICE_X70Y76         LUT6 (Prop_lut6_I0_O)        0.326    10.194 r  mips/dp/rf/mem_reg_0_127_0_0_i_81/O
                         net (fo=5, routed)           1.627    11.821    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_81
    SLICE_X78Y73         LUT5 (Prop_lut5_I2_O)        0.124    11.945 r  mips/dp/rf/mem_reg_1024_1151_0_0_i_4/O
                         net (fo=10, routed)          1.822    13.767    mips/dp/rf/n_0_mem_reg_1024_1151_0_0_i_4
    SLICE_X70Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.891 r  mips/dp/rf/reg_r1_0_31_6_11_i_46/O
                         net (fo=17, routed)          1.642    15.533    mips/dp/rf/n_0_reg_r1_0_31_6_11_i_46
    SLICE_X66Y85         LUT6 (Prop_lut6_I2_O)        0.124    15.657 r  mips/dp/rf/mem_reg_0_127_0_0_i_104/O
                         net (fo=3, routed)           0.668    16.325    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_104
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.449 r  mips/dp/rf/mem_reg_0_127_0_0_i_44/O
                         net (fo=4, routed)           0.663    17.112    mips/dp/rf/alu/compResult[0]
    SLICE_X70Y80         LUT5 (Prop_lut5_I2_O)        0.124    17.236 r  mips/dp/rf/mem_reg_0_127_0_0_i_9/O
                         net (fo=349, routed)         4.797    22.033    io/smem/mem_reg_512_639_3_3/A0
    SLICE_X70Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    22.157 r  io/smem/mem_reg_512_639_3_3/SP.LOW/O
                         net (fo=1, routed)           0.000    22.157    io/smem/mem_reg_512_639_3_3/SPO0
    SLICE_X70Y94         MUXF7 (Prop_muxf7_I0_O)      0.241    22.398 r  io/smem/mem_reg_512_639_3_3/F7.SP/O
                         net (fo=1, routed)           0.671    23.069    mips/dp/rf/I22
    SLICE_X72Y92         LUT4 (Prop_lut4_I3_O)        0.298    23.367 r  mips/dp/rf/reg_r1_0_31_0_5_i_94/O
                         net (fo=1, routed)           1.082    24.449    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_94
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.124    24.573 r  mips/dp/rf/reg_r1_0_31_0_5_i_35/O
                         net (fo=1, routed)           0.895    25.468    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_35
    SLICE_X79Y86         LUT6 (Prop_lut6_I1_O)        0.124    25.592 r  mips/dp/rf/reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.549    26.140    mips/dp/rf/rf_reg_r2_0_31_0_5/DIB1
    SLICE_X78Y78         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=570, routed)         1.588    78.568    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y78                                                      r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.559    79.127    
                         clock uncertainty           -0.102    79.025    
    SLICE_X78Y78         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    78.797    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         78.797    
                         arrival time                         -26.140    
  -------------------------------------------------------------------
                         slack                                 52.657    

Slack (MET) :             53.196ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.407ns  (logic 3.224ns (12.209%)  route 23.183ns (87.791%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 78.568 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=570, routed)         1.704    -0.836    mips/dp/clk12
    SLICE_X77Y79                                                      r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  mips/dp/pc_reg[5]/Q
                         net (fo=60, routed)          2.911     2.531    mips/dp/rf/Q[5]
    SLICE_X82Y78         LUT6 (Prop_lut6_I1_O)        0.124     2.655 r  mips/dp/rf/reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.000     2.655    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_66
    SLICE_X82Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     2.867 r  mips/dp/rf/reg_r1_0_31_0_5_i_21/O
                         net (fo=23, routed)          1.273     4.140    mips/dp/rf/O14[20]
    SLICE_X79Y80         LUT3 (Prop_lut3_I0_O)        0.299     4.439 r  mips/dp/rf/mem_reg_0_127_0_0_i_124/O
                         net (fo=25, routed)          2.918     7.357    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_124
    SLICE_X77Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  mips/dp/rf/mem_reg_0_127_0_0_i_69/O
                         net (fo=70, routed)          1.263     8.745    mips/dp/rf/aluA[0]
    SLICE_X68Y77         LUT3 (Prop_lut3_I2_O)        0.152     8.897 r  mips/dp/rf/mem_reg_0_127_0_0_i_95/O
                         net (fo=3, routed)           0.971     9.868    mips/dp/rf/alu/AS/add/carry[1]
    SLICE_X70Y76         LUT6 (Prop_lut6_I0_O)        0.326    10.194 r  mips/dp/rf/mem_reg_0_127_0_0_i_81/O
                         net (fo=5, routed)           1.627    11.821    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_81
    SLICE_X78Y73         LUT5 (Prop_lut5_I2_O)        0.124    11.945 r  mips/dp/rf/mem_reg_1024_1151_0_0_i_4/O
                         net (fo=10, routed)          1.822    13.767    mips/dp/rf/n_0_mem_reg_1024_1151_0_0_i_4
    SLICE_X70Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.891 r  mips/dp/rf/reg_r1_0_31_6_11_i_46/O
                         net (fo=17, routed)          1.642    15.533    mips/dp/rf/n_0_reg_r1_0_31_6_11_i_46
    SLICE_X66Y85         LUT6 (Prop_lut6_I2_O)        0.124    15.657 r  mips/dp/rf/mem_reg_0_127_0_0_i_104/O
                         net (fo=3, routed)           0.668    16.325    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_104
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.449 r  mips/dp/rf/mem_reg_0_127_0_0_i_44/O
                         net (fo=4, routed)           0.663    17.112    mips/dp/rf/alu/compResult[0]
    SLICE_X70Y80         LUT5 (Prop_lut5_I2_O)        0.124    17.236 r  mips/dp/rf/mem_reg_0_127_0_0_i_9/O
                         net (fo=349, routed)         2.985    20.221    io/smem/mem_reg_896_1023_1_1/A0
    SLICE_X78Y93         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    20.345 r  io/smem/mem_reg_896_1023_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    20.345    io/smem/mem_reg_896_1023_1_1/SPO0
    SLICE_X78Y93         MUXF7 (Prop_muxf7_I0_O)      0.241    20.586 r  io/smem/mem_reg_896_1023_1_1/F7.SP/O
                         net (fo=1, routed)           0.965    21.551    mips/dp/rf/I45
    SLICE_X79Y91         LUT4 (Prop_lut4_I2_O)        0.298    21.849 r  mips/dp/rf/reg_r1_0_31_0_5_i_73/O
                         net (fo=1, routed)           1.094    22.943    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_73
    SLICE_X81Y90         LUT6 (Prop_lut6_I0_O)        0.124    23.067 r  mips/dp/rf/reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           1.236    24.303    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_25
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    24.427 r  mips/dp/rf/reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           1.144    25.571    mips/dp/rf/rf_reg_r2_0_31_0_5/DIA1
    SLICE_X78Y78         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=570, routed)         1.588    78.568    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y78                                                      r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.559    79.127    
                         clock uncertainty           -0.102    79.025    
    SLICE_X78Y78         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.767    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.767    
                         arrival time                         -25.571    
  -------------------------------------------------------------------
                         slack                                 53.196    

Slack (MET) :             53.394ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.216ns  (logic 3.224ns (12.298%)  route 22.992ns (87.702%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 78.566 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=570, routed)         1.704    -0.836    mips/dp/clk12
    SLICE_X77Y79                                                      r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  mips/dp/pc_reg[5]/Q
                         net (fo=60, routed)          2.911     2.531    mips/dp/rf/Q[5]
    SLICE_X82Y78         LUT6 (Prop_lut6_I1_O)        0.124     2.655 r  mips/dp/rf/reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.000     2.655    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_66
    SLICE_X82Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     2.867 r  mips/dp/rf/reg_r1_0_31_0_5_i_21/O
                         net (fo=23, routed)          1.273     4.140    mips/dp/rf/O14[20]
    SLICE_X79Y80         LUT3 (Prop_lut3_I0_O)        0.299     4.439 r  mips/dp/rf/mem_reg_0_127_0_0_i_124/O
                         net (fo=25, routed)          2.918     7.357    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_124
    SLICE_X77Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  mips/dp/rf/mem_reg_0_127_0_0_i_69/O
                         net (fo=70, routed)          1.263     8.745    mips/dp/rf/aluA[0]
    SLICE_X68Y77         LUT3 (Prop_lut3_I2_O)        0.152     8.897 r  mips/dp/rf/mem_reg_0_127_0_0_i_95/O
                         net (fo=3, routed)           0.971     9.868    mips/dp/rf/alu/AS/add/carry[1]
    SLICE_X70Y76         LUT6 (Prop_lut6_I0_O)        0.326    10.194 r  mips/dp/rf/mem_reg_0_127_0_0_i_81/O
                         net (fo=5, routed)           1.627    11.821    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_81
    SLICE_X78Y73         LUT5 (Prop_lut5_I2_O)        0.124    11.945 r  mips/dp/rf/mem_reg_1024_1151_0_0_i_4/O
                         net (fo=10, routed)          1.822    13.767    mips/dp/rf/n_0_mem_reg_1024_1151_0_0_i_4
    SLICE_X70Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.891 r  mips/dp/rf/reg_r1_0_31_6_11_i_46/O
                         net (fo=17, routed)          1.642    15.533    mips/dp/rf/n_0_reg_r1_0_31_6_11_i_46
    SLICE_X66Y85         LUT6 (Prop_lut6_I2_O)        0.124    15.657 r  mips/dp/rf/mem_reg_0_127_0_0_i_104/O
                         net (fo=3, routed)           0.668    16.325    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_104
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.449 r  mips/dp/rf/mem_reg_0_127_0_0_i_44/O
                         net (fo=4, routed)           0.663    17.112    mips/dp/rf/alu/compResult[0]
    SLICE_X70Y80         LUT5 (Prop_lut5_I2_O)        0.124    17.236 r  mips/dp/rf/mem_reg_0_127_0_0_i_9/O
                         net (fo=349, routed)         3.699    20.936    io/smem/mem_reg_512_639_5_5/A0
    SLICE_X74Y96         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    21.060 r  io/smem/mem_reg_512_639_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    21.060    io/smem/mem_reg_512_639_5_5/SPO0
    SLICE_X74Y96         MUXF7 (Prop_muxf7_I0_O)      0.241    21.301 r  io/smem/mem_reg_512_639_5_5/F7.SP/O
                         net (fo=1, routed)           0.869    22.170    mips/dp/rf/I30
    SLICE_X77Y92         LUT4 (Prop_lut4_I3_O)        0.298    22.468 r  mips/dp/rf/reg_r1_0_31_0_5_i_104/O
                         net (fo=1, routed)           0.810    23.277    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_104
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.124    23.401 r  mips/dp/rf/reg_r1_0_31_0_5_i_43/O
                         net (fo=1, routed)           0.850    24.251    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_43
    SLICE_X77Y83         LUT6 (Prop_lut6_I1_O)        0.124    24.375 r  mips/dp/rf/reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           1.005    25.380    mips/dp/rf/rf_reg_r1_0_31_0_5/DIC1
    SLICE_X78Y77         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=570, routed)         1.586    78.566    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X78Y77                                                      r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.559    79.125    
                         clock uncertainty           -0.102    79.023    
    SLICE_X78Y77         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    78.774    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         78.774    
                         arrival time                         -25.380    
  -------------------------------------------------------------------
                         slack                                 53.394    

Slack (MET) :             53.538ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        26.063ns  (logic 3.224ns (12.370%)  route 22.839ns (87.630%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 78.566 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=570, routed)         1.704    -0.836    mips/dp/clk12
    SLICE_X77Y79                                                      r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  mips/dp/pc_reg[5]/Q
                         net (fo=60, routed)          2.911     2.531    mips/dp/rf/Q[5]
    SLICE_X82Y78         LUT6 (Prop_lut6_I1_O)        0.124     2.655 r  mips/dp/rf/reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.000     2.655    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_66
    SLICE_X82Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     2.867 r  mips/dp/rf/reg_r1_0_31_0_5_i_21/O
                         net (fo=23, routed)          1.273     4.140    mips/dp/rf/O14[20]
    SLICE_X79Y80         LUT3 (Prop_lut3_I0_O)        0.299     4.439 r  mips/dp/rf/mem_reg_0_127_0_0_i_124/O
                         net (fo=25, routed)          2.918     7.357    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_124
    SLICE_X77Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  mips/dp/rf/mem_reg_0_127_0_0_i_69/O
                         net (fo=70, routed)          1.263     8.745    mips/dp/rf/aluA[0]
    SLICE_X68Y77         LUT3 (Prop_lut3_I2_O)        0.152     8.897 r  mips/dp/rf/mem_reg_0_127_0_0_i_95/O
                         net (fo=3, routed)           0.971     9.868    mips/dp/rf/alu/AS/add/carry[1]
    SLICE_X70Y76         LUT6 (Prop_lut6_I0_O)        0.326    10.194 r  mips/dp/rf/mem_reg_0_127_0_0_i_81/O
                         net (fo=5, routed)           1.627    11.821    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_81
    SLICE_X78Y73         LUT5 (Prop_lut5_I2_O)        0.124    11.945 r  mips/dp/rf/mem_reg_1024_1151_0_0_i_4/O
                         net (fo=10, routed)          1.822    13.767    mips/dp/rf/n_0_mem_reg_1024_1151_0_0_i_4
    SLICE_X70Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.891 r  mips/dp/rf/reg_r1_0_31_6_11_i_46/O
                         net (fo=17, routed)          1.642    15.533    mips/dp/rf/n_0_reg_r1_0_31_6_11_i_46
    SLICE_X66Y85         LUT6 (Prop_lut6_I2_O)        0.124    15.657 r  mips/dp/rf/mem_reg_0_127_0_0_i_104/O
                         net (fo=3, routed)           0.668    16.325    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_104
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.449 r  mips/dp/rf/mem_reg_0_127_0_0_i_44/O
                         net (fo=4, routed)           0.663    17.112    mips/dp/rf/alu/compResult[0]
    SLICE_X70Y80         LUT5 (Prop_lut5_I2_O)        0.124    17.236 r  mips/dp/rf/mem_reg_0_127_0_0_i_9/O
                         net (fo=349, routed)         2.985    20.221    io/smem/mem_reg_896_1023_1_1/A0
    SLICE_X78Y93         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    20.345 r  io/smem/mem_reg_896_1023_1_1/SP.LOW/O
                         net (fo=1, routed)           0.000    20.345    io/smem/mem_reg_896_1023_1_1/SPO0
    SLICE_X78Y93         MUXF7 (Prop_muxf7_I0_O)      0.241    20.586 r  io/smem/mem_reg_896_1023_1_1/F7.SP/O
                         net (fo=1, routed)           0.965    21.551    mips/dp/rf/I45
    SLICE_X79Y91         LUT4 (Prop_lut4_I2_O)        0.298    21.849 r  mips/dp/rf/reg_r1_0_31_0_5_i_73/O
                         net (fo=1, routed)           1.094    22.943    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_73
    SLICE_X81Y90         LUT6 (Prop_lut6_I0_O)        0.124    23.067 r  mips/dp/rf/reg_r1_0_31_0_5_i_25/O
                         net (fo=1, routed)           1.236    24.303    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_25
    SLICE_X82Y82         LUT6 (Prop_lut6_I1_O)        0.124    24.427 r  mips/dp/rf/reg_r1_0_31_0_5_i_2/O
                         net (fo=2, routed)           0.800    25.227    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA1
    SLICE_X78Y77         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=570, routed)         1.586    78.566    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X78Y77                                                      r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
                         clock pessimism              0.559    79.125    
                         clock uncertainty           -0.102    79.023    
    SLICE_X78Y77         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.765    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.765    
                         arrival time                         -25.227    
  -------------------------------------------------------------------
                         slack                                 53.538    

Slack (MET) :             53.673ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.939ns  (logic 3.224ns (12.429%)  route 22.715ns (87.571%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.432ns = ( 78.568 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=570, routed)         1.704    -0.836    mips/dp/clk12
    SLICE_X77Y79                                                      r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  mips/dp/pc_reg[5]/Q
                         net (fo=60, routed)          2.911     2.531    mips/dp/rf/Q[5]
    SLICE_X82Y78         LUT6 (Prop_lut6_I1_O)        0.124     2.655 r  mips/dp/rf/reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.000     2.655    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_66
    SLICE_X82Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     2.867 r  mips/dp/rf/reg_r1_0_31_0_5_i_21/O
                         net (fo=23, routed)          1.273     4.140    mips/dp/rf/O14[20]
    SLICE_X79Y80         LUT3 (Prop_lut3_I0_O)        0.299     4.439 r  mips/dp/rf/mem_reg_0_127_0_0_i_124/O
                         net (fo=25, routed)          2.918     7.357    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_124
    SLICE_X77Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  mips/dp/rf/mem_reg_0_127_0_0_i_69/O
                         net (fo=70, routed)          1.263     8.745    mips/dp/rf/aluA[0]
    SLICE_X68Y77         LUT3 (Prop_lut3_I2_O)        0.152     8.897 r  mips/dp/rf/mem_reg_0_127_0_0_i_95/O
                         net (fo=3, routed)           0.971     9.868    mips/dp/rf/alu/AS/add/carry[1]
    SLICE_X70Y76         LUT6 (Prop_lut6_I0_O)        0.326    10.194 r  mips/dp/rf/mem_reg_0_127_0_0_i_81/O
                         net (fo=5, routed)           1.627    11.821    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_81
    SLICE_X78Y73         LUT5 (Prop_lut5_I2_O)        0.124    11.945 r  mips/dp/rf/mem_reg_1024_1151_0_0_i_4/O
                         net (fo=10, routed)          1.822    13.767    mips/dp/rf/n_0_mem_reg_1024_1151_0_0_i_4
    SLICE_X70Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.891 r  mips/dp/rf/reg_r1_0_31_6_11_i_46/O
                         net (fo=17, routed)          1.642    15.533    mips/dp/rf/n_0_reg_r1_0_31_6_11_i_46
    SLICE_X66Y85         LUT6 (Prop_lut6_I2_O)        0.124    15.657 r  mips/dp/rf/mem_reg_0_127_0_0_i_104/O
                         net (fo=3, routed)           0.668    16.325    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_104
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.449 r  mips/dp/rf/mem_reg_0_127_0_0_i_44/O
                         net (fo=4, routed)           0.663    17.112    mips/dp/rf/alu/compResult[0]
    SLICE_X70Y80         LUT5 (Prop_lut5_I2_O)        0.124    17.236 r  mips/dp/rf/mem_reg_0_127_0_0_i_9/O
                         net (fo=349, routed)         3.699    20.936    io/smem/mem_reg_512_639_5_5/A0
    SLICE_X74Y96         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    21.060 r  io/smem/mem_reg_512_639_5_5/SP.LOW/O
                         net (fo=1, routed)           0.000    21.060    io/smem/mem_reg_512_639_5_5/SPO0
    SLICE_X74Y96         MUXF7 (Prop_muxf7_I0_O)      0.241    21.301 r  io/smem/mem_reg_512_639_5_5/F7.SP/O
                         net (fo=1, routed)           0.869    22.170    mips/dp/rf/I30
    SLICE_X77Y92         LUT4 (Prop_lut4_I3_O)        0.298    22.468 r  mips/dp/rf/reg_r1_0_31_0_5_i_104/O
                         net (fo=1, routed)           0.810    23.277    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_104
    SLICE_X77Y90         LUT6 (Prop_lut6_I1_O)        0.124    23.401 r  mips/dp/rf/reg_r1_0_31_0_5_i_43/O
                         net (fo=1, routed)           0.850    24.251    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_43
    SLICE_X77Y83         LUT6 (Prop_lut6_I1_O)        0.124    24.375 r  mips/dp/rf/reg_r1_0_31_0_5_i_6/O
                         net (fo=2, routed)           0.728    25.103    mips/dp/rf/rf_reg_r2_0_31_0_5/DIC1
    SLICE_X78Y78         RAMD32                                       r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=570, routed)         1.588    78.568    mips/dp/rf/rf_reg_r2_0_31_0_5/WCLK
    SLICE_X78Y78                                                      r  mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1/CLK
                         clock pessimism              0.559    79.127    
                         clock uncertainty           -0.102    79.025    
    SLICE_X78Y78         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    78.776    mips/dp/rf/rf_reg_r2_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         78.776    
                         arrival time                         -25.104    
  -------------------------------------------------------------------
                         slack                                 53.673    

Slack (MET) :             53.698ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.916ns  (logic 3.460ns (13.351%)  route 22.456ns (86.649%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 78.563 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.575ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=570, routed)         1.704    -0.836    mips/dp/clk12
    SLICE_X77Y79                                                      r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  mips/dp/pc_reg[5]/Q
                         net (fo=60, routed)          2.911     2.531    mips/dp/rf/Q[5]
    SLICE_X82Y78         LUT6 (Prop_lut6_I1_O)        0.124     2.655 r  mips/dp/rf/reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.000     2.655    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_66
    SLICE_X82Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     2.867 r  mips/dp/rf/reg_r1_0_31_0_5_i_21/O
                         net (fo=23, routed)          1.273     4.140    mips/dp/rf/O14[20]
    SLICE_X79Y80         LUT3 (Prop_lut3_I0_O)        0.299     4.439 r  mips/dp/rf/mem_reg_0_127_0_0_i_124/O
                         net (fo=25, routed)          2.918     7.357    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_124
    SLICE_X77Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  mips/dp/rf/mem_reg_0_127_0_0_i_69/O
                         net (fo=70, routed)          1.263     8.745    mips/dp/rf/aluA[0]
    SLICE_X68Y77         LUT3 (Prop_lut3_I2_O)        0.152     8.897 r  mips/dp/rf/mem_reg_0_127_0_0_i_95/O
                         net (fo=3, routed)           0.971     9.868    mips/dp/rf/alu/AS/add/carry[1]
    SLICE_X70Y76         LUT6 (Prop_lut6_I0_O)        0.326    10.194 r  mips/dp/rf/mem_reg_0_127_0_0_i_81/O
                         net (fo=5, routed)           1.627    11.821    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_81
    SLICE_X78Y73         LUT5 (Prop_lut5_I2_O)        0.124    11.945 r  mips/dp/rf/mem_reg_1024_1151_0_0_i_4/O
                         net (fo=10, routed)          1.822    13.767    mips/dp/rf/n_0_mem_reg_1024_1151_0_0_i_4
    SLICE_X70Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.891 r  mips/dp/rf/reg_r1_0_31_6_11_i_46/O
                         net (fo=17, routed)          1.642    15.533    mips/dp/rf/n_0_reg_r1_0_31_6_11_i_46
    SLICE_X66Y85         LUT6 (Prop_lut6_I2_O)        0.124    15.657 r  mips/dp/rf/mem_reg_0_127_0_0_i_104/O
                         net (fo=3, routed)           0.668    16.325    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_104
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.449 r  mips/dp/rf/mem_reg_0_127_0_0_i_44/O
                         net (fo=4, routed)           0.629    17.078    mips/dp/rf/alu/compResult[0]
    SLICE_X68Y80         LUT5 (Prop_lut5_I2_O)        0.124    17.202 r  mips/dp/rf/mem_reg_0_127_6_6_i_2/O
                         net (fo=112, routed)         2.337    19.539    io/smem/mem_reg_1024_1151_7_7/A0
    SLICE_X76Y83         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    19.663 r  io/smem/mem_reg_1024_1151_7_7/SP.LOW/O
                         net (fo=1, routed)           0.000    19.663    io/smem/mem_reg_1024_1151_7_7/SPO0
    SLICE_X76Y83         MUXF7 (Prop_muxf7_I0_O)      0.241    19.904 r  io/smem/mem_reg_1024_1151_7_7/F7.SP/O
                         net (fo=1, routed)           1.107    21.011    io/smem/n_1_mem_reg_1024_1151_7_7
    SLICE_X79Y83         LUT6 (Prop_lut6_I0_O)        0.298    21.309 r  io/smem/rf_reg_r1_0_31_6_11_i_28/O
                         net (fo=1, routed)           0.875    22.184    mips/dp/rf/I78
    SLICE_X82Y83         LUT4 (Prop_lut4_I3_O)        0.152    22.336 r  mips/dp/rf/reg_r1_0_31_6_11_i_9/O
                         net (fo=1, routed)           1.228    23.564    mips/dp/rf/n_0_reg_r1_0_31_6_11_i_9
    SLICE_X73Y86         LUT6 (Prop_lut6_I2_O)        0.332    23.896 r  mips/dp/rf/reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           1.184    25.080    mips/dp/rf/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X76Y77         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=570, routed)         1.583    78.563    mips/dp/rf/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X76Y77                                                      r  mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.575    79.138    
                         clock uncertainty           -0.102    79.036    
    SLICE_X76Y77         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    78.778    mips/dp/rf/rf_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         78.778    
                         arrival time                         -25.080    
  -------------------------------------------------------------------
                         slack                                 53.698    

Slack (MET) :             53.993ns  (required time - arrival time)
  Source:                 mips/dp/pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            80.000ns  (clkout3 rise@80.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        25.705ns  (logic 3.224ns (12.542%)  route 22.481ns (87.458%))
  Logic Levels:           16  (LUT3=2 LUT4=1 LUT5=3 LUT6=7 MUXF7=2 RAMD64E=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 78.566 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.836ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233     2.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -6.826    -4.111 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.475    -2.636    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.540 r  clkdv/buf12/O
                         net (fo=570, routed)         1.704    -0.836    mips/dp/clk12
    SLICE_X77Y79                                                      r  mips/dp/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y79         FDRE (Prop_fdre_C_Q)         0.456    -0.380 r  mips/dp/pc_reg[5]/Q
                         net (fo=60, routed)          2.911     2.531    mips/dp/rf/Q[5]
    SLICE_X82Y78         LUT6 (Prop_lut6_I1_O)        0.124     2.655 r  mips/dp/rf/reg_r1_0_31_0_5_i_66/O
                         net (fo=1, routed)           0.000     2.655    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_66
    SLICE_X82Y78         MUXF7 (Prop_muxf7_I0_O)      0.212     2.867 r  mips/dp/rf/reg_r1_0_31_0_5_i_21/O
                         net (fo=23, routed)          1.273     4.140    mips/dp/rf/O14[20]
    SLICE_X79Y80         LUT3 (Prop_lut3_I0_O)        0.299     4.439 r  mips/dp/rf/mem_reg_0_127_0_0_i_124/O
                         net (fo=25, routed)          2.918     7.357    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_124
    SLICE_X77Y77         LUT6 (Prop_lut6_I1_O)        0.124     7.481 r  mips/dp/rf/mem_reg_0_127_0_0_i_69/O
                         net (fo=70, routed)          1.263     8.745    mips/dp/rf/aluA[0]
    SLICE_X68Y77         LUT3 (Prop_lut3_I2_O)        0.152     8.897 r  mips/dp/rf/mem_reg_0_127_0_0_i_95/O
                         net (fo=3, routed)           0.971     9.868    mips/dp/rf/alu/AS/add/carry[1]
    SLICE_X70Y76         LUT6 (Prop_lut6_I0_O)        0.326    10.194 r  mips/dp/rf/mem_reg_0_127_0_0_i_81/O
                         net (fo=5, routed)           1.627    11.821    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_81
    SLICE_X78Y73         LUT5 (Prop_lut5_I2_O)        0.124    11.945 r  mips/dp/rf/mem_reg_1024_1151_0_0_i_4/O
                         net (fo=10, routed)          1.822    13.767    mips/dp/rf/n_0_mem_reg_1024_1151_0_0_i_4
    SLICE_X70Y77         LUT5 (Prop_lut5_I2_O)        0.124    13.891 r  mips/dp/rf/reg_r1_0_31_6_11_i_46/O
                         net (fo=17, routed)          1.642    15.533    mips/dp/rf/n_0_reg_r1_0_31_6_11_i_46
    SLICE_X66Y85         LUT6 (Prop_lut6_I2_O)        0.124    15.657 r  mips/dp/rf/mem_reg_0_127_0_0_i_104/O
                         net (fo=3, routed)           0.668    16.325    mips/dp/rf/n_0_mem_reg_0_127_0_0_i_104
    SLICE_X67Y85         LUT6 (Prop_lut6_I0_O)        0.124    16.449 r  mips/dp/rf/mem_reg_0_127_0_0_i_44/O
                         net (fo=4, routed)           0.663    17.112    mips/dp/rf/alu/compResult[0]
    SLICE_X70Y80         LUT5 (Prop_lut5_I2_O)        0.124    17.236 r  mips/dp/rf/mem_reg_0_127_0_0_i_9/O
                         net (fo=349, routed)         3.692    20.929    io/smem/mem_reg_896_1023_0_0/A0
    SLICE_X76Y94         RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124    21.053 r  io/smem/mem_reg_896_1023_0_0/SP.LOW/O
                         net (fo=1, routed)           0.000    21.053    io/smem/mem_reg_896_1023_0_0/SPO0
    SLICE_X76Y94         MUXF7 (Prop_muxf7_I0_O)      0.241    21.294 r  io/smem/mem_reg_896_1023_0_0/F7.SP/O
                         net (fo=1, routed)           0.501    21.795    mips/dp/rf/I41
    SLICE_X77Y94         LUT4 (Prop_lut4_I2_O)        0.298    22.093 r  mips/dp/rf/reg_r1_0_31_0_5_i_88/O
                         net (fo=1, routed)           0.980    23.072    mips/dp/rf/n_0_reg_r1_0_31_0_5_i_88
    SLICE_X77Y90         LUT6 (Prop_lut6_I0_O)        0.124    23.196 r  mips/dp/rf/reg_r1_0_31_0_5_i_31/O
                         net (fo=1, routed)           0.847    24.043    io/dmem/I24
    SLICE_X79Y85         LUT6 (Prop_lut6_I1_O)        0.124    24.167 r  io/dmem/rf_reg_r1_0_31_0_5_i_3/O
                         net (fo=2, routed)           0.703    24.869    mips/dp/rf/rf_reg_r1_0_31_0_5/DIA0
    SLICE_X78Y77         RAMD32                                       r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    76.979 r  clkdv/buf12/O
                         net (fo=570, routed)         1.586    78.566    mips/dp/rf/rf_reg_r1_0_31_0_5/WCLK
    SLICE_X78Y77                                                      r  mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
                         clock pessimism              0.559    79.125    
                         clock uncertainty           -0.102    79.023    
    SLICE_X78Y77         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    78.862    mips/dp/rf/rf_reg_r1_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         78.862    
                         arrival time                         -24.869    
  -------------------------------------------------------------------
                         slack                                 53.993    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 rbouncer/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rbouncer/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.356ns (76.581%)  route 0.109ns (23.419%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=570, routed)         0.569    -0.595    rbouncer/clk12
    SLICE_X69Y99                                                      r  rbouncer/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rbouncer/count_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.346    rbouncer/n_0_count_reg[11]
    SLICE_X69Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.186 r  rbouncer/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.185    rbouncer/n_0_count_reg[8]_i_1
    SLICE_X69Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055    -0.130 r  rbouncer/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.130    rbouncer/n_7_count_reg[12]_i_1
    SLICE_X69Y100        FDRE                                         r  rbouncer/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=570, routed)         0.835    -0.838    rbouncer/clk12
    SLICE_X69Y100                                                     r  rbouncer/count_reg[12]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X69Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    rbouncer/count_reg[12]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 rbouncer/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rbouncer/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.366ns (77.074%)  route 0.109ns (22.926%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=570, routed)         0.569    -0.595    rbouncer/clk12
    SLICE_X69Y99                                                      r  rbouncer/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rbouncer/count_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.346    rbouncer/n_0_count_reg[11]
    SLICE_X69Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.186 r  rbouncer/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.185    rbouncer/n_0_count_reg[8]_i_1
    SLICE_X69Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.120 r  rbouncer/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.120    rbouncer/n_5_count_reg[12]_i_1
    SLICE_X69Y100        FDRE                                         r  rbouncer/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=570, routed)         0.835    -0.838    rbouncer/clk12
    SLICE_X69Y100                                                     r  rbouncer/count_reg[14]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X69Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    rbouncer/count_reg[14]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.120    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 io/kmem/timeout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            io/kmem/timeout_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.356ns (74.454%)  route 0.122ns (25.546%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=570, routed)         0.608    -0.556    io/kmem/clk12
    SLICE_X86Y99                                                      r  io/kmem/timeout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  io/kmem/timeout_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.294    io/kmem/n_0_timeout_reg[6]
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.134 r  io/kmem/timeout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.133    io/kmem/n_0_timeout_reg[4]_i_1
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055    -0.078 r  io/kmem/timeout_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.078    io/kmem/n_7_timeout_reg[8]_i_1
    SLICE_X86Y100        FDRE                                         r  io/kmem/timeout_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=570, routed)         0.873    -0.799    io/kmem/clk12
    SLICE_X86Y100                                                     r  io/kmem/timeout_reg[8]/C
                         clock pessimism              0.509    -0.290    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.105    -0.185    io/kmem/timeout_reg[8]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.078    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 io/kmem/timeout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            io/kmem/timeout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=570, routed)         0.608    -0.556    io/kmem/clk12
    SLICE_X86Y99                                                      r  io/kmem/timeout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  io/kmem/timeout_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.294    io/kmem/n_0_timeout_reg[6]
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.134 r  io/kmem/timeout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.133    io/kmem/n_0_timeout_reg[4]_i_1
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.068 r  io/kmem/timeout_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.068    io/kmem/n_5_timeout_reg[8]_i_1
    SLICE_X86Y100        FDRE                                         r  io/kmem/timeout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=570, routed)         0.873    -0.799    io/kmem/clk12
    SLICE_X86Y100                                                     r  io/kmem/timeout_reg[10]/C
                         clock pessimism              0.509    -0.290    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.105    -0.185    io/kmem/timeout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rbouncer/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rbouncer/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=570, routed)         0.569    -0.595    rbouncer/clk12
    SLICE_X69Y99                                                      r  rbouncer/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rbouncer/count_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.346    rbouncer/n_0_count_reg[11]
    SLICE_X69Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.186 r  rbouncer/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.185    rbouncer/n_0_count_reg[8]_i_1
    SLICE_X69Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.095 r  rbouncer/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.095    rbouncer/n_6_count_reg[12]_i_1
    SLICE_X69Y100        FDRE                                         r  rbouncer/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=570, routed)         0.835    -0.838    rbouncer/clk12
    SLICE_X69Y100                                                     r  rbouncer/count_reg[13]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X69Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    rbouncer/count_reg[13]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 rbouncer/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rbouncer/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.391ns (78.221%)  route 0.109ns (21.779%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=570, routed)         0.569    -0.595    rbouncer/clk12
    SLICE_X69Y99                                                      r  rbouncer/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rbouncer/count_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.346    rbouncer/n_0_count_reg[11]
    SLICE_X69Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.186 r  rbouncer/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.185    rbouncer/n_0_count_reg[8]_i_1
    SLICE_X69Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.095 r  rbouncer/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.095    rbouncer/n_4_count_reg[12]_i_1
    SLICE_X69Y100        FDRE                                         r  rbouncer/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=570, routed)         0.835    -0.838    rbouncer/clk12
    SLICE_X69Y100                                                     r  rbouncer/count_reg[15]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X69Y100        FDRE (Hold_fdre_C_D)         0.105    -0.224    rbouncer/count_reg[15]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.095    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rbouncer/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rbouncer/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.395ns (78.394%)  route 0.109ns (21.606%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=570, routed)         0.569    -0.595    rbouncer/clk12
    SLICE_X69Y99                                                      r  rbouncer/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rbouncer/count_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.346    rbouncer/n_0_count_reg[11]
    SLICE_X69Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.186 r  rbouncer/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.185    rbouncer/n_0_count_reg[8]_i_1
    SLICE_X69Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.146 r  rbouncer/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.146    rbouncer/n_0_count_reg[12]_i_1
    SLICE_X69Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.055    -0.091 r  rbouncer/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.091    rbouncer/n_7_count_reg[16]_i_1
    SLICE_X69Y101        FDRE                                         r  rbouncer/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=570, routed)         0.835    -0.838    rbouncer/clk12
    SLICE_X69Y101                                                     r  rbouncer/count_reg[16]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X69Y101        FDRE (Hold_fdre_C_D)         0.105    -0.224    rbouncer/count_reg[16]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.091    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 io/kmem/timeout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            io/kmem/timeout_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=570, routed)         0.608    -0.556    io/kmem/clk12
    SLICE_X86Y99                                                      r  io/kmem/timeout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  io/kmem/timeout_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.294    io/kmem/n_0_timeout_reg[6]
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.134 r  io/kmem/timeout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.133    io/kmem/n_0_timeout_reg[4]_i_1
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.043 r  io/kmem/timeout_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.043    io/kmem/n_4_timeout_reg[8]_i_1
    SLICE_X86Y100        FDRE                                         r  io/kmem/timeout_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=570, routed)         0.873    -0.799    io/kmem/clk12
    SLICE_X86Y100                                                     r  io/kmem/timeout_reg[11]/C
                         clock pessimism              0.509    -0.290    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.105    -0.185    io/kmem/timeout_reg[11]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 io/kmem/timeout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            io/kmem/timeout_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.799ns
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=570, routed)         0.608    -0.556    io/kmem/clk12
    SLICE_X86Y99                                                      r  io/kmem/timeout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.415 r  io/kmem/timeout_reg[6]/Q
                         net (fo=1, routed)           0.121    -0.294    io/kmem/n_0_timeout_reg[6]
    SLICE_X86Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160    -0.134 r  io/kmem/timeout_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.133    io/kmem/n_0_timeout_reg[4]_i_1
    SLICE_X86Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.043 r  io/kmem/timeout_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.043    io/kmem/n_6_timeout_reg[8]_i_1
    SLICE_X86Y100        FDRE                                         r  io/kmem/timeout_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=570, routed)         0.873    -0.799    io/kmem/clk12
    SLICE_X86Y100                                                     r  io/kmem/timeout_reg[9]/C
                         clock pessimism              0.509    -0.290    
    SLICE_X86Y100        FDRE (Hold_fdre_C_D)         0.105    -0.185    io/kmem/timeout_reg[9]
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.043    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rbouncer/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            rbouncer/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout3 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.405ns (78.814%)  route 0.109ns (21.186%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.413    -1.190    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.164 r  clkdv/buf12/O
                         net (fo=570, routed)         0.569    -0.595    rbouncer/clk12
    SLICE_X69Y99                                                      r  rbouncer/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  rbouncer/count_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.346    rbouncer/n_0_count_reg[11]
    SLICE_X69Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.186 r  rbouncer/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.185    rbouncer/n_0_count_reg[8]_i_1
    SLICE_X69Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.146 r  rbouncer/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.146    rbouncer/n_0_count_reg[12]_i_1
    SLICE_X69Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.081 r  rbouncer/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.081    rbouncer/n_5_count_reg[16]_i_1
    SLICE_X69Y101        FDRE                                         r  rbouncer/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.673 r  clkdv/buf12/O
                         net (fo=570, routed)         0.835    -0.838    rbouncer/clk12
    SLICE_X69Y101                                                     r  rbouncer/count_reg[18]/C
                         clock pessimism              0.509    -0.329    
    SLICE_X69Y101        FDRE (Hold_fdre_C_D)         0.105    -0.224    rbouncer/count_reg[18]
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.081    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout3
Waveform:           { 0 40 }
Period:             80.000
Sources:            { clkdv/mmcm/CLKOUT3 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                      
Min Period        n/a     BUFGCTRL/I0         n/a            2.155     80.000  77.845   BUFGCTRL_X0Y16   clkdv/buf12/I0                           
Min Period        n/a     MMCME2_ADV/CLKOUT3  n/a            1.249     80.000  78.751   MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT3                       
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X86Y85     io/disp/counter_reg[0]/C                 
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X86Y87     io/disp/counter_reg[10]/C                
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X86Y87     io/disp/counter_reg[11]/C                
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X86Y88     io/disp/counter_reg[12]/C                
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X86Y88     io/disp/counter_reg[13]/C                
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X86Y88     io/disp/counter_reg[14]/C                
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X86Y88     io/disp/counter_reg[15]/C                
Min Period        n/a     FDRE/C              n/a            1.000     80.000  79.000   SLICE_X86Y89     io/disp/counter_reg[16]/C                
Max Period        n/a     MMCME2_ADV/CLKOUT3  n/a            213.360   80.000  133.360  MMCME2_ADV_X1Y2  clkdv/mmcm/CLKOUT3                       
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     40.000  38.750   SLICE_X78Y79     io/smem/mem_reg_0_31_0_0__5/SP/CLK       
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250     40.000  38.750   SLICE_X78Y79     io/smem/mem_reg_0_31_0_0__6/SP/CLK       
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     40.000  38.750   SLICE_X78Y88     io/smem/mem_reg_128_255_6_6/DP.HIGH/CLK  
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     40.000  38.750   SLICE_X78Y88     io/smem/mem_reg_128_255_6_6/DP.LOW/CLK   
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     40.000  38.750   SLICE_X78Y88     io/smem/mem_reg_128_255_6_6/SP.HIGH/CLK  
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     40.000  38.750   SLICE_X78Y88     io/smem/mem_reg_128_255_6_6/SP.LOW/CLK   
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     40.000  38.750   SLICE_X76Y82     io/smem/mem_reg_256_383_3_3/DP.HIGH/CLK  
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     40.000  38.750   SLICE_X76Y82     io/smem/mem_reg_256_383_3_3/DP.LOW/CLK   
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     40.000  38.750   SLICE_X76Y82     io/smem/mem_reg_256_383_3_3/SP.HIGH/CLK  
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250     40.000  38.750   SLICE_X76Y82     io/smem/mem_reg_256_383_3_3/SP.LOW/CLK   
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     40.000  38.750   SLICE_X78Y81     io/dmem/mem_reg_0_31_10_10/SP/CLK        
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     40.000  38.750   SLICE_X78Y81     io/dmem/mem_reg_0_31_11_11/SP/CLK        
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     40.000  38.750   SLICE_X78Y81     io/dmem/mem_reg_0_31_12_12/SP/CLK        
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     40.000  38.750   SLICE_X78Y81     io/dmem/mem_reg_0_31_13_13/SP/CLK        
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     40.000  38.750   SLICE_X70Y83     io/dmem/mem_reg_0_31_14_14/SP/CLK        
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     40.000  38.750   SLICE_X70Y83     io/dmem/mem_reg_0_31_15_15/SP/CLK        
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     40.000  38.750   SLICE_X70Y83     io/dmem/mem_reg_0_31_16_16/SP/CLK        
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250     40.000  38.750   SLICE_X70Y83     io/dmem/mem_reg_0_31_17_17/SP/CLK        
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     40.000  38.750   SLICE_X70Y84     io/dmem/mem_reg_0_31_18_18/SP/CLK        
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250     40.000  38.750   SLICE_X70Y84     io/dmem/mem_reg_0_31_19_19/SP/CLK        



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout3

Setup :            0  Failing Endpoints,  Worst Slack        7.215ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.215ns  (required time - arrival time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clkout3 rise@80.000ns - clkout0 rise@70.000ns)
  Data Path Delay:        1.813ns  (logic 0.773ns (42.648%)  route 1.040ns (57.352%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.592ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.112ns = ( 76.888 - 80.000 ) 
    Source Clock Delay      (SCD):    -2.117ns = ( 67.882 - 70.000 ) 
    Clock Pessimism Removal (CPR):    0.402ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)   70.000    70.000 r  
    E3                                                0.000    70.000 r  clk
                         net (fo=0)                   0.000    70.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482    71.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.233    72.715    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.826    65.889 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           1.994    67.883    clkdv/clkout0
    SLICE_X54Y101                                                     r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.478    68.361 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.468    68.828    clkdv/p_0_in
    SLICE_X54Y101        LUT2 (Prop_lut2_I0_O)        0.295    69.123 f  clkdv/buf100_i_1/O
                         net (fo=4, routed)           0.572    69.695    clkdv/not_clock_enable
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clkdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)   80.000    80.000 r  
    E3                                                0.000    80.000 r  clk
                         net (fo=0)                   0.000    80.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    81.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.162    82.573    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -7.087    75.486 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           1.402    76.888    clkdv/clkout3
    BUFGCTRL_X0Y16                                                    r  clkdv/buf12/I0
                         clock pessimism              0.402    77.291    
                         clock uncertainty           -0.222    77.069    
    BUFGCTRL_X0Y16       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    76.910    clkdv/buf12
  -------------------------------------------------------------------
                         required time                         76.910    
                         arrival time                         -69.695    
  -------------------------------------------------------------------
                         slack                                  7.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 clkdv/start_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clkdv/buf12/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clkout3  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             clkout3
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout3 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.246ns (38.770%)  route 0.389ns (61.230%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.702ns
    Source Clock Delay      (SCD):    -1.017ns
    Clock Pessimism Removal (CPR):    -0.547ns
  Clock Uncertainty:      0.222ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.192ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.440     0.690    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.293    -1.603 r  clkdv/mmcm/CLKOUT0
                         net (fo=4, routed)           0.586    -1.017    clkdv/clkout0
    SLICE_X54Y101                                                     r  clkdv/start_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y101        FDRE (Prop_fdre_C_Q)         0.148    -0.869 r  clkdv/start_cnt_reg[2]/Q
                         net (fo=4, routed)           0.157    -0.712    clkdv/p_0_in
    SLICE_X54Y101        LUT2 (Prop_lut2_I0_O)        0.098    -0.614 f  clkdv/buf100_i_1/O
                         net (fo=4, routed)           0.232    -0.382    clkdv/not_clock_enable
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  clkdv/buf12/CE0  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clkout3 rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.480     0.918    clkdv/clk_IBUF
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT3)
                                                     -3.067    -2.149 r  clkdv/mmcm/CLKOUT3
                         net (fo=1, routed)           0.448    -1.702    clkdv/clkout3
    BUFGCTRL_X0Y16                                                    r  clkdv/buf12/I0
                         clock pessimism              0.547    -1.155    
                         clock uncertainty            0.222    -0.933    
    BUFGCTRL_X0Y16       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.774    clkdv/buf12
  -------------------------------------------------------------------
                         required time                          0.774    
                         arrival time                          -0.382    
  -------------------------------------------------------------------
                         slack                                  0.392    





