-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    gain_out_4197_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    gain_out_4197_empty_n : IN STD_LOGIC;
    gain_out_4197_read : OUT STD_LOGIC;
    demosaic_out_4198_din : OUT STD_LOGIC_VECTOR (95 downto 0);
    demosaic_out_4198_full_n : IN STD_LOGIC;
    demosaic_out_4198_write : OUT STD_LOGIC;
    imgblock_V_4_2_018 : IN STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_4_3_017 : IN STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_3_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_3_3_1_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_3_2_114_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_2_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_2_3_1_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_2_2_110_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_1_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_1_3_1_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_1_2_16_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_0_5 : IN STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_0_3_1_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_0_2_12_reload : IN STD_LOGIC_VECTOR (15 downto 0);
    tmp_7 : IN STD_LOGIC_VECTOR (10 downto 0);
    trunc_ln12 : IN STD_LOGIC_VECTOR (0 downto 0);
    trunc_ln13 : IN STD_LOGIC_VECTOR (1 downto 0);
    sub157 : IN STD_LOGIC_VECTOR (11 downto 0);
    linebuffer_V_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    linebuffer_V_0_ce0 : OUT STD_LOGIC;
    linebuffer_V_0_we0 : OUT STD_LOGIC;
    linebuffer_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    linebuffer_V_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    linebuffer_V_0_ce1 : OUT STD_LOGIC;
    linebuffer_V_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    linebuffer_V_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    linebuffer_V_1_ce0 : OUT STD_LOGIC;
    linebuffer_V_1_we0 : OUT STD_LOGIC;
    linebuffer_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    linebuffer_V_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    linebuffer_V_1_ce1 : OUT STD_LOGIC;
    linebuffer_V_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    linebuffer_V_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    linebuffer_V_2_ce0 : OUT STD_LOGIC;
    linebuffer_V_2_we0 : OUT STD_LOGIC;
    linebuffer_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    linebuffer_V_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    linebuffer_V_2_ce1 : OUT STD_LOGIC;
    linebuffer_V_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    linebuffer_V_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
    linebuffer_V_3_ce0 : OUT STD_LOGIC;
    linebuffer_V_3_we0 : OUT STD_LOGIC;
    linebuffer_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    linebuffer_V_3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
    linebuffer_V_3_ce1 : OUT STD_LOGIC;
    linebuffer_V_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    cmp123 : IN STD_LOGIC_VECTOR (0 downto 0);
    line0_V_1 : IN STD_LOGIC_VECTOR (1 downto 0);
    phi_ln377 : IN STD_LOGIC_VECTOR (1 downto 0);
    phi_ln378 : IN STD_LOGIC_VECTOR (1 downto 0);
    phi_ln379 : IN STD_LOGIC_VECTOR (1 downto 0);
    imgblock_V_4_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_4_0_out_ap_vld : OUT STD_LOGIC;
    imgblock_V_4_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_4_1_out_ap_vld : OUT STD_LOGIC;
    imgblock_V_3_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_3_1_out_ap_vld : OUT STD_LOGIC;
    imgblock_V_3_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_3_0_out_ap_vld : OUT STD_LOGIC;
    imgblock_V_2_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_2_1_out_ap_vld : OUT STD_LOGIC;
    imgblock_V_2_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_2_0_out_ap_vld : OUT STD_LOGIC;
    imgblock_V_1_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_1_1_out_ap_vld : OUT STD_LOGIC;
    imgblock_V_1_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_1_0_out_ap_vld : OUT STD_LOGIC;
    imgblock_V_0_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_0_1_out_ap_vld : OUT STD_LOGIC;
    imgblock_V_0_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
    imgblock_V_0_0_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv11_0 : STD_LOGIC_VECTOR (10 downto 0) := "00000000000";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv11_1 : STD_LOGIC_VECTOR (10 downto 0) := "00000000001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv16_FFFF : STD_LOGIC_VECTOR (15 downto 0) := "1111111111111111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal icmp_ln344_reg_2004 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op114_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln344_fu_1110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal demosaic_out_4198_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal gain_out_4197_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal grp_rb_kernel_ap_uint_16_6_s_fu_791_ap_return : STD_LOGIC_VECTOR (18 downto 0);
    signal reg_979 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln344_reg_2004_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_g_kernel_ap_uint_16_6_s_fu_838_ap_return : STD_LOGIC_VECTOR (18 downto 0);
    signal reg_985 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_ap_return : STD_LOGIC_VECTOR (18 downto 0);
    signal reg_991 : STD_LOGIC_VECTOR (18 downto 0);
    signal grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_ap_return : STD_LOGIC_VECTOR (18 downto 0);
    signal reg_997 : STD_LOGIC_VECTOR (18 downto 0);
    signal cmp123_read_read_fu_280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal j_reg_1999 : STD_LOGIC_VECTOR (10 downto 0);
    signal icmp_ln344_reg_2004_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln344_reg_2004_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln344_reg_2004_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln344_reg_2004_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln344_reg_2004_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln373_fu_1122_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln373_reg_2008 : STD_LOGIC_VECTOR (0 downto 0);
    signal imgblock_V_4_2_fu_1165_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_4_2_reg_2032 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_4_3_reg_2042 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_0_4_3_fu_1231_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_1_4_3_fu_1235_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_2_4_3_fu_1239_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_3_4_3_fu_1243_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_2_2_1_reg_2124 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_2_2_1_reg_2124_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_2_2_1_reg_2124_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_2_2_1_reg_2124_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_2_2_1_reg_2124_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_2_3_reg_2133 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_2_3_reg_2133_pp0_iter3_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_2_3_reg_2133_pp0_iter4_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_2_3_reg_2133_pp0_iter5_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_2_3_reg_2133_pp0_iter6_reg : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_0_0_load_2_load_fu_1413_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_0_1_load_2_load_fu_1420_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_1_0_load_2_load_fu_1427_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_1_1_load_2_load_fu_1434_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_2_0_load_2_load_fu_1441_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_2_1_load_2_load_fu_1448_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_3_0_load_2_load_fu_1455_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_3_1_load_2_load_fu_1462_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_4_1_load_2_load_fu_1469_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_4_0_load_2_load_fu_1476_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_condition_exit_pp0_iter2_stage0 : STD_LOGIC;
    signal grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read18 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read19 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read24 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read25 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rb_kernel_ap_uint_16_6_s_fu_791_loop_r : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rb_kernel_ap_uint_16_6_s_fu_791_ap_ce : STD_LOGIC;
    signal ap_predicate_op176_call_state3 : BOOLEAN;
    signal ap_predicate_op193_call_state3 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call0 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call0 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call0 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call0 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call0 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp176 : BOOLEAN;
    signal grp_g_kernel_ap_uint_16_6_s_fu_838_p_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_g_kernel_ap_uint_16_6_s_fu_838_p_read1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_g_kernel_ap_uint_16_6_s_fu_838_p_read6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_g_kernel_ap_uint_16_6_s_fu_838_p_read7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_g_kernel_ap_uint_16_6_s_fu_838_p_read12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_g_kernel_ap_uint_16_6_s_fu_838_p_read13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_g_kernel_ap_uint_16_6_s_fu_838_p_read18 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_g_kernel_ap_uint_16_6_s_fu_838_p_read19 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_g_kernel_ap_uint_16_6_s_fu_838_p_read24 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_g_kernel_ap_uint_16_6_s_fu_838_p_read25 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_g_kernel_ap_uint_16_6_s_fu_838_loop_r : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_g_kernel_ap_uint_16_6_s_fu_838_ap_ce : STD_LOGIC;
    signal ap_predicate_op177_call_state3 : BOOLEAN;
    signal ap_predicate_op192_call_state3 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0_ignore_call1 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1_ignore_call1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2_ignore_call1 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3_ignore_call1 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4_ignore_call1 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5_ignore_call1 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6_ignore_call1 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7_ignore_call1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp177 : BOOLEAN;
    signal grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read18 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read19 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read24 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read25 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_loop_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_ap_ce : STD_LOGIC;
    signal ap_predicate_op178_call_state3 : BOOLEAN;
    signal ap_predicate_op191_call_state3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp178 : BOOLEAN;
    signal grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read6 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read7 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read12 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read13 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read18 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read19 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read24 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read25 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_loop_offset : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_ap_ce : STD_LOGIC;
    signal ap_predicate_op179_call_state3 : BOOLEAN;
    signal ap_predicate_op190_call_state3 : BOOLEAN;
    signal ap_block_pp0_stage0_11001_ignoreCallOp179 : BOOLEAN;
    signal ap_phi_mux_tmp_V_2_phi_fu_605_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_tmp_V_2_reg_601 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_tmp_V_2_reg_601 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_imgblock_V_4_4_0_reg_617 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_imgblock_V_4_4_0_reg_617 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_imgblock_V_4_4_0_reg_617 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_imgblock_V_3_4_116_reg_629 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_imgblock_V_3_4_116_reg_629 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_imgblock_V_3_4_116_reg_629 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_imgblock_V_2_5_113_reg_641 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_imgblock_V_2_5_113_reg_641 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_imgblock_V_2_5_113_reg_641 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_imgblock_V_2_4_112_reg_653 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_imgblock_V_2_4_112_reg_653 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_imgblock_V_2_4_112_reg_653 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_imgblock_V_1_5_19_reg_665 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_imgblock_V_1_5_19_reg_665 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_imgblock_V_1_5_19_reg_665 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_imgblock_V_1_4_18_reg_677 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_imgblock_V_1_4_18_reg_677 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_imgblock_V_1_4_18_reg_677 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_imgblock_V_0_5_15_reg_689 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_imgblock_V_0_5_15_reg_689 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_imgblock_V_0_5_15_reg_689 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_imgblock_V_0_4_14_reg_701 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_imgblock_V_0_4_14_reg_701 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_imgblock_V_0_4_14_reg_701 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_imgblock_V_3_5_1_reg_713 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_imgblock_V_3_5_1_reg_713 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_imgblock_V_3_5_1_reg_713 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_imgblock_V_4_5_reg_725 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter1_imgblock_V_4_5_reg_725 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter2_imgblock_V_4_5_reg_725 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_r_9_0_phi_fu_740_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln124_fu_1571_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_reg_pp0_iter7_r_9_0_reg_737 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_mux_g_4_0_phi_fu_749_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_reg_pp0_iter7_g_4_0_reg_746 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_mux_b_5_0_phi_fu_758_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_reg_pp0_iter7_b_5_0_reg_755 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_mux_r_9_1_phi_fu_767_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_reg_pp0_iter7_r_9_1_reg_764 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_mux_g_4_1_phi_fu_776_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln124_1_fu_1660_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_reg_pp0_iter7_g_4_1_reg_773 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_mux_b_5_1_phi_fu_785_p4 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_phi_reg_pp0_iter7_b_5_1_reg_782 : STD_LOGIC_VECTOR (18 downto 0);
    signal zext_ln344_2_fu_1131_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln344_fu_1158_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal j_2_fu_176 : STD_LOGIC_VECTOR (10 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_j : STD_LOGIC_VECTOR (10 downto 0);
    signal add_ln344_fu_1116_p2 : STD_LOGIC_VECTOR (10 downto 0);
    signal bram_read_count_fu_180 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_allocacmp_bram_read_count_load_1 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_sig_allocacmp_bram_read_count_load : STD_LOGIC_VECTOR (11 downto 0);
    signal add_ln406_fu_1142_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal imgblock_V_0_0_fu_184 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_0_1_fu_188 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_1_0_fu_192 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_1_1_fu_196 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_2_0_fu_200 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_2_1_fu_204 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_3_0_fu_208 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_3_1_fu_212 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_4_1_fu_216 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_4_0_fu_220 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_0_2_fu_224 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_0_4_1_fu_228 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_1_2_fu_232 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_1_4_1_fu_236 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_2_2_fu_240 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_2_4_1_fu_244 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_3_2_fu_248 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_3_4_1_fu_252 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal zext_ln344_1_fu_1106_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal packed_read1_V_fu_1179_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal packed_read2_V_fu_1192_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal packed_read3_V_fu_1205_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal packed_read4_V_fu_1218_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_68_fu_1576_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln49_fu_1586_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln315_fu_1592_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_69_fu_1604_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln49_1_fu_1614_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln315_6_fu_1620_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_70_fu_1632_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln49_2_fu_1642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln315_7_fu_1648_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_71_fu_1665_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln49_3_fu_1675_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln315_8_fu_1681_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_72_fu_1693_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln49_4_fu_1703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln315_9_fu_1709_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_73_fu_1721_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal icmp_ln49_5_fu_1731_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln315_10_fu_1737_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln315_10_fu_1741_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln315_9_fu_1713_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln315_1_fu_1685_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln315_8_fu_1652_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln315_7_fu_1624_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal select_ln315_fu_1596_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0 : BOOLEAN;
    signal ap_predicate_op99_load_state1 : BOOLEAN;
    signal ap_enable_operation_99 : BOOLEAN;
    signal ap_enable_state1_pp0_iter0_stage0 : BOOLEAN;
    signal ap_predicate_op123_load_state2 : BOOLEAN;
    signal ap_enable_operation_123 : BOOLEAN;
    signal ap_enable_state2_pp0_iter1_stage0 : BOOLEAN;
    signal ap_predicate_op144_store_state2 : BOOLEAN;
    signal ap_enable_operation_144 : BOOLEAN;
    signal ap_predicate_op101_load_state1 : BOOLEAN;
    signal ap_enable_operation_101 : BOOLEAN;
    signal ap_predicate_op124_load_state2 : BOOLEAN;
    signal ap_enable_operation_124 : BOOLEAN;
    signal ap_predicate_op142_store_state2 : BOOLEAN;
    signal ap_enable_operation_142 : BOOLEAN;
    signal ap_predicate_op103_load_state1 : BOOLEAN;
    signal ap_enable_operation_103 : BOOLEAN;
    signal ap_predicate_op125_load_state2 : BOOLEAN;
    signal ap_enable_operation_125 : BOOLEAN;
    signal ap_predicate_op140_store_state2 : BOOLEAN;
    signal ap_enable_operation_140 : BOOLEAN;
    signal ap_predicate_op105_load_state1 : BOOLEAN;
    signal ap_enable_operation_105 : BOOLEAN;
    signal ap_predicate_op126_load_state2 : BOOLEAN;
    signal ap_enable_operation_126 : BOOLEAN;
    signal ap_predicate_op146_store_state2 : BOOLEAN;
    signal ap_enable_operation_146 : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_944 : BOOLEAN;
    signal ap_condition_939 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component ISPPipeline_accel_rb_kernel_ap_uint_16_6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (15 downto 0);
        loop_r : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (18 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component ISPPipeline_accel_g_kernel_ap_uint_16_6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (15 downto 0);
        loop_r : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (18 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component ISPPipeline_accel_rgr_bgb_kernel_ap_uint_16_6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (15 downto 0);
        loop_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (18 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component ISPPipeline_accel_rgb_bgr_kernel_ap_uint_16_6_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read20 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read21 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read22 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read23 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read24 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read25 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read26 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read27 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read28 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_read29 : IN STD_LOGIC_VECTOR (15 downto 0);
        loop_offset : IN STD_LOGIC_VECTOR (0 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (18 downto 0);
        ap_ce : IN STD_LOGIC );
    end component;


    component ISPPipeline_accel_mux_42_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ISPPipeline_accel_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    grp_rb_kernel_ap_uint_16_6_s_fu_791 : component ISPPipeline_accel_rb_kernel_ap_uint_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p_read => grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read,
        p_read1 => grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read1,
        p_read2 => imgblock_V_0_2_fu_224,
        p_read3 => imgblock_V_0_4_1_fu_228,
        p_read4 => ap_phi_reg_pp0_iter2_imgblock_V_0_4_14_reg_701,
        p_read5 => ap_phi_reg_pp0_iter2_imgblock_V_0_5_15_reg_689,
        p_read6 => grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read6,
        p_read7 => grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read7,
        p_read8 => imgblock_V_1_2_fu_232,
        p_read9 => imgblock_V_1_4_1_fu_236,
        p_read10 => ap_phi_reg_pp0_iter2_imgblock_V_1_4_18_reg_677,
        p_read11 => ap_phi_reg_pp0_iter2_imgblock_V_1_5_19_reg_665,
        p_read12 => grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read12,
        p_read13 => grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read13,
        p_read14 => imgblock_V_2_2_fu_240,
        p_read15 => imgblock_V_2_4_1_fu_244,
        p_read16 => ap_phi_reg_pp0_iter2_imgblock_V_2_4_112_reg_653,
        p_read17 => ap_phi_reg_pp0_iter2_imgblock_V_2_5_113_reg_641,
        p_read18 => grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read18,
        p_read19 => grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read19,
        p_read20 => imgblock_V_3_2_fu_248,
        p_read21 => imgblock_V_3_4_1_fu_252,
        p_read22 => ap_phi_reg_pp0_iter2_imgblock_V_3_4_116_reg_629,
        p_read23 => ap_phi_reg_pp0_iter2_imgblock_V_3_5_1_reg_713,
        p_read24 => grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read24,
        p_read25 => grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read25,
        p_read26 => imgblock_V_4_2_reg_2032,
        p_read27 => imgblock_V_4_3_reg_2042,
        p_read28 => ap_phi_reg_pp0_iter2_imgblock_V_4_4_0_reg_617,
        p_read29 => ap_phi_reg_pp0_iter2_imgblock_V_4_5_reg_725,
        loop_r => grp_rb_kernel_ap_uint_16_6_s_fu_791_loop_r,
        ap_return => grp_rb_kernel_ap_uint_16_6_s_fu_791_ap_return,
        ap_ce => grp_rb_kernel_ap_uint_16_6_s_fu_791_ap_ce);

    grp_g_kernel_ap_uint_16_6_s_fu_838 : component ISPPipeline_accel_g_kernel_ap_uint_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p_read => grp_g_kernel_ap_uint_16_6_s_fu_838_p_read,
        p_read1 => grp_g_kernel_ap_uint_16_6_s_fu_838_p_read1,
        p_read2 => imgblock_V_0_2_fu_224,
        p_read3 => imgblock_V_0_4_1_fu_228,
        p_read4 => ap_phi_reg_pp0_iter2_imgblock_V_0_4_14_reg_701,
        p_read5 => ap_phi_reg_pp0_iter2_imgblock_V_0_5_15_reg_689,
        p_read6 => grp_g_kernel_ap_uint_16_6_s_fu_838_p_read6,
        p_read7 => grp_g_kernel_ap_uint_16_6_s_fu_838_p_read7,
        p_read8 => imgblock_V_1_2_fu_232,
        p_read9 => imgblock_V_1_4_1_fu_236,
        p_read10 => ap_phi_reg_pp0_iter2_imgblock_V_1_4_18_reg_677,
        p_read11 => ap_phi_reg_pp0_iter2_imgblock_V_1_5_19_reg_665,
        p_read12 => grp_g_kernel_ap_uint_16_6_s_fu_838_p_read12,
        p_read13 => grp_g_kernel_ap_uint_16_6_s_fu_838_p_read13,
        p_read14 => imgblock_V_2_2_fu_240,
        p_read15 => imgblock_V_2_4_1_fu_244,
        p_read16 => ap_phi_reg_pp0_iter2_imgblock_V_2_4_112_reg_653,
        p_read17 => ap_phi_reg_pp0_iter2_imgblock_V_2_5_113_reg_641,
        p_read18 => grp_g_kernel_ap_uint_16_6_s_fu_838_p_read18,
        p_read19 => grp_g_kernel_ap_uint_16_6_s_fu_838_p_read19,
        p_read20 => imgblock_V_3_2_fu_248,
        p_read21 => imgblock_V_3_4_1_fu_252,
        p_read22 => ap_phi_reg_pp0_iter2_imgblock_V_3_4_116_reg_629,
        p_read23 => ap_phi_reg_pp0_iter2_imgblock_V_3_5_1_reg_713,
        p_read24 => grp_g_kernel_ap_uint_16_6_s_fu_838_p_read24,
        p_read25 => grp_g_kernel_ap_uint_16_6_s_fu_838_p_read25,
        p_read26 => imgblock_V_4_2_reg_2032,
        p_read27 => imgblock_V_4_3_reg_2042,
        p_read28 => ap_phi_reg_pp0_iter2_imgblock_V_4_4_0_reg_617,
        p_read29 => ap_phi_reg_pp0_iter2_imgblock_V_4_5_reg_725,
        loop_r => grp_g_kernel_ap_uint_16_6_s_fu_838_loop_r,
        ap_return => grp_g_kernel_ap_uint_16_6_s_fu_838_ap_return,
        ap_ce => grp_g_kernel_ap_uint_16_6_s_fu_838_ap_ce);

    grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885 : component ISPPipeline_accel_rgr_bgb_kernel_ap_uint_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p_read => grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read,
        p_read1 => grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read1,
        p_read2 => imgblock_V_0_2_fu_224,
        p_read3 => imgblock_V_0_4_1_fu_228,
        p_read4 => ap_phi_reg_pp0_iter2_imgblock_V_0_4_14_reg_701,
        p_read5 => ap_phi_reg_pp0_iter2_imgblock_V_0_5_15_reg_689,
        p_read6 => grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read6,
        p_read7 => grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read7,
        p_read8 => imgblock_V_1_2_fu_232,
        p_read9 => imgblock_V_1_4_1_fu_236,
        p_read10 => ap_phi_reg_pp0_iter2_imgblock_V_1_4_18_reg_677,
        p_read11 => ap_phi_reg_pp0_iter2_imgblock_V_1_5_19_reg_665,
        p_read12 => grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read12,
        p_read13 => grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read13,
        p_read14 => imgblock_V_2_2_fu_240,
        p_read15 => imgblock_V_2_4_1_fu_244,
        p_read16 => ap_phi_reg_pp0_iter2_imgblock_V_2_4_112_reg_653,
        p_read17 => ap_phi_reg_pp0_iter2_imgblock_V_2_5_113_reg_641,
        p_read18 => grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read18,
        p_read19 => grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read19,
        p_read20 => imgblock_V_3_2_fu_248,
        p_read21 => imgblock_V_3_4_1_fu_252,
        p_read22 => ap_phi_reg_pp0_iter2_imgblock_V_3_4_116_reg_629,
        p_read23 => ap_phi_reg_pp0_iter2_imgblock_V_3_5_1_reg_713,
        p_read24 => grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read24,
        p_read25 => grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read25,
        p_read26 => imgblock_V_4_2_reg_2032,
        p_read27 => imgblock_V_4_3_reg_2042,
        p_read28 => ap_phi_reg_pp0_iter2_imgblock_V_4_4_0_reg_617,
        p_read29 => ap_phi_reg_pp0_iter2_imgblock_V_4_5_reg_725,
        loop_offset => grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_loop_offset,
        ap_return => grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_ap_return,
        ap_ce => grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_ap_ce);

    grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932 : component ISPPipeline_accel_rgb_bgr_kernel_ap_uint_16_6_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        p_read => grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read,
        p_read1 => grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read1,
        p_read2 => imgblock_V_0_2_fu_224,
        p_read3 => imgblock_V_0_4_1_fu_228,
        p_read4 => ap_phi_reg_pp0_iter2_imgblock_V_0_4_14_reg_701,
        p_read5 => ap_phi_reg_pp0_iter2_imgblock_V_0_5_15_reg_689,
        p_read6 => grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read6,
        p_read7 => grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read7,
        p_read8 => imgblock_V_1_2_fu_232,
        p_read9 => imgblock_V_1_4_1_fu_236,
        p_read10 => ap_phi_reg_pp0_iter2_imgblock_V_1_4_18_reg_677,
        p_read11 => ap_phi_reg_pp0_iter2_imgblock_V_1_5_19_reg_665,
        p_read12 => grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read12,
        p_read13 => grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read13,
        p_read14 => imgblock_V_2_2_fu_240,
        p_read15 => imgblock_V_2_4_1_fu_244,
        p_read16 => ap_phi_reg_pp0_iter2_imgblock_V_2_4_112_reg_653,
        p_read17 => ap_phi_reg_pp0_iter2_imgblock_V_2_5_113_reg_641,
        p_read18 => grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read18,
        p_read19 => grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read19,
        p_read20 => imgblock_V_3_2_fu_248,
        p_read21 => imgblock_V_3_4_1_fu_252,
        p_read22 => ap_phi_reg_pp0_iter2_imgblock_V_3_4_116_reg_629,
        p_read23 => ap_phi_reg_pp0_iter2_imgblock_V_3_5_1_reg_713,
        p_read24 => grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read24,
        p_read25 => grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read25,
        p_read26 => imgblock_V_4_2_reg_2032,
        p_read27 => imgblock_V_4_3_reg_2042,
        p_read28 => ap_phi_reg_pp0_iter2_imgblock_V_4_4_0_reg_617,
        p_read29 => ap_phi_reg_pp0_iter2_imgblock_V_4_5_reg_725,
        loop_offset => grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_loop_offset,
        ap_return => grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_ap_return,
        ap_ce => grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_ap_ce);

    mux_42_32_1_1_U278 : component ISPPipeline_accel_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => linebuffer_V_0_q1,
        din1 => linebuffer_V_1_q1,
        din2 => linebuffer_V_2_q1,
        din3 => linebuffer_V_3_q1,
        din4 => line0_V_1,
        dout => packed_read1_V_fu_1179_p6);

    mux_42_32_1_1_U279 : component ISPPipeline_accel_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => linebuffer_V_0_q1,
        din1 => linebuffer_V_1_q1,
        din2 => linebuffer_V_2_q1,
        din3 => linebuffer_V_3_q1,
        din4 => phi_ln377,
        dout => packed_read2_V_fu_1192_p6);

    mux_42_32_1_1_U280 : component ISPPipeline_accel_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => linebuffer_V_0_q1,
        din1 => linebuffer_V_1_q1,
        din2 => linebuffer_V_2_q1,
        din3 => linebuffer_V_3_q1,
        din4 => phi_ln378,
        dout => packed_read3_V_fu_1205_p6);

    mux_42_32_1_1_U281 : component ISPPipeline_accel_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => linebuffer_V_0_q1,
        din1 => linebuffer_V_1_q1,
        din2 => linebuffer_V_2_q1,
        din3 => linebuffer_V_3_q1,
        din4 => phi_ln379,
        dout => packed_read4_V_fu_1218_p6);

    flow_control_loop_pipe_sequential_init_U : component ISPPipeline_accel_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter2_stage0)) then 
                    ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_imgblock_V_0_4_14_reg_701_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_944)) then
                if (((icmp_ln344_fu_1110_p2 = ap_const_lv1_0) and (icmp_ln373_fu_1122_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_imgblock_V_0_4_14_reg_701 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_imgblock_V_0_4_14_reg_701 <= ap_phi_reg_pp0_iter0_imgblock_V_0_4_14_reg_701;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_imgblock_V_0_5_15_reg_689_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_944)) then
                if (((icmp_ln344_fu_1110_p2 = ap_const_lv1_0) and (icmp_ln373_fu_1122_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_imgblock_V_0_5_15_reg_689 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_imgblock_V_0_5_15_reg_689 <= ap_phi_reg_pp0_iter0_imgblock_V_0_5_15_reg_689;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_imgblock_V_1_4_18_reg_677_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_944)) then
                if (((icmp_ln344_fu_1110_p2 = ap_const_lv1_0) and (icmp_ln373_fu_1122_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_imgblock_V_1_4_18_reg_677 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_imgblock_V_1_4_18_reg_677 <= ap_phi_reg_pp0_iter0_imgblock_V_1_4_18_reg_677;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_imgblock_V_1_5_19_reg_665_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_944)) then
                if (((icmp_ln344_fu_1110_p2 = ap_const_lv1_0) and (icmp_ln373_fu_1122_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_imgblock_V_1_5_19_reg_665 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_imgblock_V_1_5_19_reg_665 <= ap_phi_reg_pp0_iter0_imgblock_V_1_5_19_reg_665;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_imgblock_V_2_4_112_reg_653_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_944)) then
                if (((icmp_ln344_fu_1110_p2 = ap_const_lv1_0) and (icmp_ln373_fu_1122_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_imgblock_V_2_4_112_reg_653 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_imgblock_V_2_4_112_reg_653 <= ap_phi_reg_pp0_iter0_imgblock_V_2_4_112_reg_653;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_imgblock_V_2_5_113_reg_641_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_944)) then
                if (((icmp_ln344_fu_1110_p2 = ap_const_lv1_0) and (icmp_ln373_fu_1122_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_imgblock_V_2_5_113_reg_641 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_imgblock_V_2_5_113_reg_641 <= ap_phi_reg_pp0_iter0_imgblock_V_2_5_113_reg_641;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_imgblock_V_3_4_116_reg_629_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_944)) then
                if (((icmp_ln344_fu_1110_p2 = ap_const_lv1_0) and (icmp_ln373_fu_1122_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_imgblock_V_3_4_116_reg_629 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_imgblock_V_3_4_116_reg_629 <= ap_phi_reg_pp0_iter0_imgblock_V_3_4_116_reg_629;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_imgblock_V_3_5_1_reg_713_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_944)) then
                if (((icmp_ln344_fu_1110_p2 = ap_const_lv1_0) and (icmp_ln373_fu_1122_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_imgblock_V_3_5_1_reg_713 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_imgblock_V_3_5_1_reg_713 <= ap_phi_reg_pp0_iter0_imgblock_V_3_5_1_reg_713;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_imgblock_V_4_4_0_reg_617_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_944)) then
                if (((icmp_ln344_fu_1110_p2 = ap_const_lv1_0) and (icmp_ln373_fu_1122_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_imgblock_V_4_4_0_reg_617 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_imgblock_V_4_4_0_reg_617 <= ap_phi_reg_pp0_iter0_imgblock_V_4_4_0_reg_617;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_imgblock_V_4_5_reg_725_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_944)) then
                if (((icmp_ln344_fu_1110_p2 = ap_const_lv1_0) and (icmp_ln373_fu_1122_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_imgblock_V_4_5_reg_725 <= ap_const_lv16_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_imgblock_V_4_5_reg_725 <= ap_phi_reg_pp0_iter0_imgblock_V_4_5_reg_725;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_tmp_V_2_reg_601_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_944)) then
                if (((icmp_ln344_fu_1110_p2 = ap_const_lv1_0) and (cmp123_read_read_fu_280_p2 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_tmp_V_2_reg_601 <= ap_const_lv32_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_tmp_V_2_reg_601 <= ap_phi_reg_pp0_iter0_tmp_V_2_reg_601;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_imgblock_V_0_4_14_reg_701_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_939)) then
                if (((icmp_ln344_reg_2004 = ap_const_lv1_0) and (icmp_ln373_reg_2008 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter2_imgblock_V_0_4_14_reg_701 <= imgblock_V_0_4_3_fu_1231_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_imgblock_V_0_4_14_reg_701 <= ap_phi_reg_pp0_iter1_imgblock_V_0_4_14_reg_701;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_imgblock_V_0_5_15_reg_689_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_939)) then
                if (((icmp_ln344_reg_2004 = ap_const_lv1_0) and (icmp_ln373_reg_2008 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter2_imgblock_V_0_5_15_reg_689 <= packed_read1_V_fu_1179_p6(31 downto 16);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_imgblock_V_0_5_15_reg_689 <= ap_phi_reg_pp0_iter1_imgblock_V_0_5_15_reg_689;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_imgblock_V_1_4_18_reg_677_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_939)) then
                if (((icmp_ln344_reg_2004 = ap_const_lv1_0) and (icmp_ln373_reg_2008 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter2_imgblock_V_1_4_18_reg_677 <= imgblock_V_1_4_3_fu_1235_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_imgblock_V_1_4_18_reg_677 <= ap_phi_reg_pp0_iter1_imgblock_V_1_4_18_reg_677;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_imgblock_V_1_5_19_reg_665_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_939)) then
                if (((icmp_ln344_reg_2004 = ap_const_lv1_0) and (icmp_ln373_reg_2008 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter2_imgblock_V_1_5_19_reg_665 <= packed_read2_V_fu_1192_p6(31 downto 16);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_imgblock_V_1_5_19_reg_665 <= ap_phi_reg_pp0_iter1_imgblock_V_1_5_19_reg_665;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_imgblock_V_2_4_112_reg_653_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_939)) then
                if (((icmp_ln344_reg_2004 = ap_const_lv1_0) and (icmp_ln373_reg_2008 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter2_imgblock_V_2_4_112_reg_653 <= imgblock_V_2_4_3_fu_1239_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_imgblock_V_2_4_112_reg_653 <= ap_phi_reg_pp0_iter1_imgblock_V_2_4_112_reg_653;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_imgblock_V_2_5_113_reg_641_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_939)) then
                if (((icmp_ln344_reg_2004 = ap_const_lv1_0) and (icmp_ln373_reg_2008 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter2_imgblock_V_2_5_113_reg_641 <= packed_read3_V_fu_1205_p6(31 downto 16);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_imgblock_V_2_5_113_reg_641 <= ap_phi_reg_pp0_iter1_imgblock_V_2_5_113_reg_641;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_imgblock_V_3_4_116_reg_629_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_939)) then
                if (((icmp_ln344_reg_2004 = ap_const_lv1_0) and (icmp_ln373_reg_2008 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter2_imgblock_V_3_4_116_reg_629 <= imgblock_V_3_4_3_fu_1243_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_imgblock_V_3_4_116_reg_629 <= ap_phi_reg_pp0_iter1_imgblock_V_3_4_116_reg_629;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_imgblock_V_3_5_1_reg_713_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_939)) then
                if (((icmp_ln344_reg_2004 = ap_const_lv1_0) and (icmp_ln373_reg_2008 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter2_imgblock_V_3_5_1_reg_713 <= packed_read4_V_fu_1218_p6(31 downto 16);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_imgblock_V_3_5_1_reg_713 <= ap_phi_reg_pp0_iter1_imgblock_V_3_5_1_reg_713;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_imgblock_V_4_4_0_reg_617_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_939)) then
                if (((icmp_ln344_reg_2004 = ap_const_lv1_0) and (icmp_ln373_reg_2008 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter2_imgblock_V_4_4_0_reg_617 <= imgblock_V_4_2_fu_1165_p1;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_imgblock_V_4_4_0_reg_617 <= ap_phi_reg_pp0_iter1_imgblock_V_4_4_0_reg_617;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter2_imgblock_V_4_5_reg_725_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_939)) then
                if (((icmp_ln344_reg_2004 = ap_const_lv1_0) and (icmp_ln373_reg_2008 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter2_imgblock_V_4_5_reg_725 <= ap_phi_mux_tmp_V_2_phi_fu_605_p4(31 downto 16);
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter2_imgblock_V_4_5_reg_725 <= ap_phi_reg_pp0_iter1_imgblock_V_4_5_reg_725;
                end if;
            end if; 
        end if;
    end process;

    bram_read_count_fu_180_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln344_fu_1110_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1))) then 
                    bram_read_count_fu_180 <= add_ln406_fu_1142_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    bram_read_count_fu_180 <= ap_const_lv12_1;
                end if;
            end if; 
        end if;
    end process;

    imgblock_V_0_0_fu_184_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    imgblock_V_0_0_fu_184 <= imgblock_V_0_2_12_reload;
                elsif (((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    imgblock_V_0_0_fu_184 <= imgblock_V_0_2_fu_224;
                end if;
            end if; 
        end if;
    end process;

    imgblock_V_0_1_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    imgblock_V_0_1_fu_188 <= imgblock_V_0_3_1_reload;
                elsif (((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    imgblock_V_0_1_fu_188 <= imgblock_V_0_4_1_fu_228;
                end if;
            end if; 
        end if;
    end process;

    imgblock_V_0_2_fu_224_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    imgblock_V_0_2_fu_224 <= imgblock_V_0_4;
                elsif (((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    imgblock_V_0_2_fu_224 <= ap_phi_reg_pp0_iter2_imgblock_V_0_4_14_reg_701;
                end if;
            end if; 
        end if;
    end process;

    imgblock_V_0_4_1_fu_228_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    imgblock_V_0_4_1_fu_228 <= imgblock_V_0_5;
                elsif (((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    imgblock_V_0_4_1_fu_228 <= ap_phi_reg_pp0_iter2_imgblock_V_0_5_15_reg_689;
                end if;
            end if; 
        end if;
    end process;

    imgblock_V_1_0_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    imgblock_V_1_0_fu_192 <= imgblock_V_1_2_16_reload;
                elsif (((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    imgblock_V_1_0_fu_192 <= imgblock_V_1_2_fu_232;
                end if;
            end if; 
        end if;
    end process;

    imgblock_V_1_1_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    imgblock_V_1_1_fu_196 <= imgblock_V_1_3_1_reload;
                elsif (((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    imgblock_V_1_1_fu_196 <= imgblock_V_1_4_1_fu_236;
                end if;
            end if; 
        end if;
    end process;

    imgblock_V_1_2_fu_232_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    imgblock_V_1_2_fu_232 <= imgblock_V_1_4;
                elsif (((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    imgblock_V_1_2_fu_232 <= ap_phi_reg_pp0_iter2_imgblock_V_1_4_18_reg_677;
                end if;
            end if; 
        end if;
    end process;

    imgblock_V_1_4_1_fu_236_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    imgblock_V_1_4_1_fu_236 <= imgblock_V_1_5;
                elsif (((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    imgblock_V_1_4_1_fu_236 <= ap_phi_reg_pp0_iter2_imgblock_V_1_5_19_reg_665;
                end if;
            end if; 
        end if;
    end process;

    imgblock_V_2_0_fu_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    imgblock_V_2_0_fu_200 <= imgblock_V_2_2_110_reload;
                elsif (((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    imgblock_V_2_0_fu_200 <= imgblock_V_2_2_fu_240;
                end if;
            end if; 
        end if;
    end process;

    imgblock_V_2_1_fu_204_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    imgblock_V_2_1_fu_204 <= imgblock_V_2_3_1_reload;
                elsif (((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    imgblock_V_2_1_fu_204 <= imgblock_V_2_4_1_fu_244;
                end if;
            end if; 
        end if;
    end process;

    imgblock_V_2_2_fu_240_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    imgblock_V_2_2_fu_240 <= imgblock_V_2_4;
                elsif (((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    imgblock_V_2_2_fu_240 <= ap_phi_reg_pp0_iter2_imgblock_V_2_4_112_reg_653;
                end if;
            end if; 
        end if;
    end process;

    imgblock_V_2_4_1_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    imgblock_V_2_4_1_fu_244 <= imgblock_V_2_5;
                elsif (((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    imgblock_V_2_4_1_fu_244 <= ap_phi_reg_pp0_iter2_imgblock_V_2_5_113_reg_641;
                end if;
            end if; 
        end if;
    end process;

    imgblock_V_3_0_fu_208_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    imgblock_V_3_0_fu_208 <= imgblock_V_3_2_114_reload;
                elsif (((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    imgblock_V_3_0_fu_208 <= imgblock_V_3_2_fu_248;
                end if;
            end if; 
        end if;
    end process;

    imgblock_V_3_1_fu_212_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    imgblock_V_3_1_fu_212 <= imgblock_V_3_3_1_reload;
                elsif (((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    imgblock_V_3_1_fu_212 <= imgblock_V_3_4_1_fu_252;
                end if;
            end if; 
        end if;
    end process;

    imgblock_V_3_2_fu_248_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    imgblock_V_3_2_fu_248 <= imgblock_V_3_4;
                elsif (((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    imgblock_V_3_2_fu_248 <= ap_phi_reg_pp0_iter2_imgblock_V_3_4_116_reg_629;
                end if;
            end if; 
        end if;
    end process;

    imgblock_V_3_4_1_fu_252_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    imgblock_V_3_4_1_fu_252 <= imgblock_V_3_5;
                elsif (((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    imgblock_V_3_4_1_fu_252 <= ap_phi_reg_pp0_iter2_imgblock_V_3_5_1_reg_713;
                end if;
            end if; 
        end if;
    end process;

    imgblock_V_4_0_fu_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    imgblock_V_4_0_fu_220 <= imgblock_V_4_2_018;
                elsif (((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    imgblock_V_4_0_fu_220 <= imgblock_V_4_2_reg_2032;
                end if;
            end if; 
        end if;
    end process;

    imgblock_V_4_1_fu_216_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                    imgblock_V_4_1_fu_216 <= imgblock_V_4_3_017;
                elsif (((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
                    imgblock_V_4_1_fu_216 <= imgblock_V_4_3_reg_2042;
                end if;
            end if; 
        end if;
    end process;

    j_2_fu_176_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln344_fu_1110_p2 = ap_const_lv1_0) and (ap_start_int = ap_const_logic_1))) then 
                    j_2_fu_176 <= add_ln344_fu_1116_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    j_2_fu_176 <= ap_const_lv11_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                icmp_ln344_reg_2004 <= icmp_ln344_fu_1110_p2;
                icmp_ln344_reg_2004_pp0_iter1_reg <= icmp_ln344_reg_2004;
                j_reg_1999 <= ap_sig_allocacmp_j;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                icmp_ln344_reg_2004_pp0_iter2_reg <= icmp_ln344_reg_2004_pp0_iter1_reg;
                icmp_ln344_reg_2004_pp0_iter3_reg <= icmp_ln344_reg_2004_pp0_iter2_reg;
                icmp_ln344_reg_2004_pp0_iter4_reg <= icmp_ln344_reg_2004_pp0_iter3_reg;
                icmp_ln344_reg_2004_pp0_iter5_reg <= icmp_ln344_reg_2004_pp0_iter4_reg;
                icmp_ln344_reg_2004_pp0_iter6_reg <= icmp_ln344_reg_2004_pp0_iter5_reg;
                imgblock_V_2_2_1_reg_2124 <= imgblock_V_2_2_fu_240;
                imgblock_V_2_2_1_reg_2124_pp0_iter3_reg <= imgblock_V_2_2_1_reg_2124;
                imgblock_V_2_2_1_reg_2124_pp0_iter4_reg <= imgblock_V_2_2_1_reg_2124_pp0_iter3_reg;
                imgblock_V_2_2_1_reg_2124_pp0_iter5_reg <= imgblock_V_2_2_1_reg_2124_pp0_iter4_reg;
                imgblock_V_2_2_1_reg_2124_pp0_iter6_reg <= imgblock_V_2_2_1_reg_2124_pp0_iter5_reg;
                imgblock_V_2_3_reg_2133 <= imgblock_V_2_4_1_fu_244;
                imgblock_V_2_3_reg_2133_pp0_iter3_reg <= imgblock_V_2_3_reg_2133;
                imgblock_V_2_3_reg_2133_pp0_iter4_reg <= imgblock_V_2_3_reg_2133_pp0_iter3_reg;
                imgblock_V_2_3_reg_2133_pp0_iter5_reg <= imgblock_V_2_3_reg_2133_pp0_iter4_reg;
                imgblock_V_2_3_reg_2133_pp0_iter6_reg <= imgblock_V_2_3_reg_2133_pp0_iter5_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln344_fu_1110_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln373_reg_2008 <= icmp_ln373_fu_1122_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln344_reg_2004 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                imgblock_V_4_2_reg_2032 <= imgblock_V_4_2_fu_1165_p1;
                imgblock_V_4_3_reg_2042 <= ap_phi_mux_tmp_V_2_phi_fu_605_p4(31 downto 16);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (trunc_ln12 = ap_const_lv1_1) and (icmp_ln344_reg_2004_pp0_iter5_reg = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (trunc_ln12 = ap_const_lv1_0) and (icmp_ln344_reg_2004_pp0_iter5_reg = ap_const_lv1_0)))) then
                reg_979 <= grp_rb_kernel_ap_uint_16_6_s_fu_791_ap_return;
                reg_985 <= grp_g_kernel_ap_uint_16_6_s_fu_838_ap_return;
                reg_991 <= grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_ap_return;
                reg_997 <= grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_ap_return;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln344_fu_1116_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_j) + unsigned(ap_const_lv11_1));
    add_ln406_fu_1142_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_bram_read_count_load) + unsigned(ap_const_lv12_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);

    ap_block_pp0_assign_proc : process(ap_CS_fsm, ap_block_pp0_stage0_subdone)
    begin
                ap_block_pp0 <= ((ap_ST_fsm_pp0_stage0 = ap_CS_fsm) and (ap_const_boolean_1 = ap_block_pp0_stage0_subdone));
    end process;

        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, gain_out_4197_empty_n, ap_predicate_op114_read_state2, demosaic_out_4198_full_n)
    begin
                ap_block_pp0_stage0_01001 <= (((demosaic_out_4198_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_predicate_op114_read_state2 = ap_const_boolean_1) and (gain_out_4197_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, gain_out_4197_empty_n, ap_predicate_op114_read_state2, demosaic_out_4198_full_n)
    begin
                ap_block_pp0_stage0_11001 <= (((demosaic_out_4198_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_predicate_op114_read_state2 = ap_const_boolean_1) and (gain_out_4197_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp176_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, gain_out_4197_empty_n, ap_predicate_op114_read_state2, demosaic_out_4198_full_n)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp176 <= (((demosaic_out_4198_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_predicate_op114_read_state2 = ap_const_boolean_1) and (gain_out_4197_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp177_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, gain_out_4197_empty_n, ap_predicate_op114_read_state2, demosaic_out_4198_full_n)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp177 <= (((demosaic_out_4198_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_predicate_op114_read_state2 = ap_const_boolean_1) and (gain_out_4197_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp178_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, gain_out_4197_empty_n, ap_predicate_op114_read_state2, demosaic_out_4198_full_n)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp178 <= (((demosaic_out_4198_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_predicate_op114_read_state2 = ap_const_boolean_1) and (gain_out_4197_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_11001_ignoreCallOp179_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, gain_out_4197_empty_n, ap_predicate_op114_read_state2, demosaic_out_4198_full_n)
    begin
                ap_block_pp0_stage0_11001_ignoreCallOp179 <= (((demosaic_out_4198_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_predicate_op114_read_state2 = ap_const_boolean_1) and (gain_out_4197_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter7, gain_out_4197_empty_n, ap_predicate_op114_read_state2, demosaic_out_4198_full_n)
    begin
                ap_block_pp0_stage0_subdone <= (((demosaic_out_4198_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1)) or ((ap_predicate_op114_read_state2 = ap_const_boolean_1) and (gain_out_4197_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage0_iter1_assign_proc : process(gain_out_4197_empty_n, ap_predicate_op114_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((ap_predicate_op114_read_state2 = ap_const_boolean_1) and (gain_out_4197_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_ignore_call0_assign_proc : process(gain_out_4197_empty_n, ap_predicate_op114_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1_ignore_call0 <= ((ap_predicate_op114_read_state2 = ap_const_boolean_1) and (gain_out_4197_empty_n = ap_const_logic_0));
    end process;


    ap_block_state2_pp0_stage0_iter1_ignore_call1_assign_proc : process(gain_out_4197_empty_n, ap_predicate_op114_read_state2)
    begin
                ap_block_state2_pp0_stage0_iter1_ignore_call1 <= ((ap_predicate_op114_read_state2 = ap_const_boolean_1) and (gain_out_4197_empty_n = ap_const_logic_0));
    end process;

        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6_ignore_call1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state8_pp0_stage0_iter7_assign_proc : process(demosaic_out_4198_full_n)
    begin
                ap_block_state8_pp0_stage0_iter7 <= (demosaic_out_4198_full_n = ap_const_logic_0);
    end process;


    ap_block_state8_pp0_stage0_iter7_ignore_call0_assign_proc : process(demosaic_out_4198_full_n)
    begin
                ap_block_state8_pp0_stage0_iter7_ignore_call0 <= (demosaic_out_4198_full_n = ap_const_logic_0);
    end process;


    ap_block_state8_pp0_stage0_iter7_ignore_call1_assign_proc : process(demosaic_out_4198_full_n)
    begin
                ap_block_state8_pp0_stage0_iter7_ignore_call1 <= (demosaic_out_4198_full_n = ap_const_logic_0);
    end process;


    ap_condition_939_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
                ap_condition_939 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_944_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
                ap_condition_944 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, icmp_ln344_fu_1110_p2, ap_start_int)
    begin
        if (((icmp_ln344_fu_1110_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter2_stage0_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_subdone, icmp_ln344_reg_2004_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter2_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter6_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter6_reg = ap_const_logic_1))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;


    ap_enable_operation_101_assign_proc : process(ap_predicate_op101_load_state1)
    begin
                ap_enable_operation_101 <= (ap_predicate_op101_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_103_assign_proc : process(ap_predicate_op103_load_state1)
    begin
                ap_enable_operation_103 <= (ap_predicate_op103_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_105_assign_proc : process(ap_predicate_op105_load_state1)
    begin
                ap_enable_operation_105 <= (ap_predicate_op105_load_state1 = ap_const_boolean_1);
    end process;


    ap_enable_operation_123_assign_proc : process(ap_predicate_op123_load_state2)
    begin
                ap_enable_operation_123 <= (ap_predicate_op123_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_124_assign_proc : process(ap_predicate_op124_load_state2)
    begin
                ap_enable_operation_124 <= (ap_predicate_op124_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_125_assign_proc : process(ap_predicate_op125_load_state2)
    begin
                ap_enable_operation_125 <= (ap_predicate_op125_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_126_assign_proc : process(ap_predicate_op126_load_state2)
    begin
                ap_enable_operation_126 <= (ap_predicate_op126_load_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_140_assign_proc : process(ap_predicate_op140_store_state2)
    begin
                ap_enable_operation_140 <= (ap_predicate_op140_store_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_142_assign_proc : process(ap_predicate_op142_store_state2)
    begin
                ap_enable_operation_142 <= (ap_predicate_op142_store_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_144_assign_proc : process(ap_predicate_op144_store_state2)
    begin
                ap_enable_operation_144 <= (ap_predicate_op144_store_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_146_assign_proc : process(ap_predicate_op146_store_state2)
    begin
                ap_enable_operation_146 <= (ap_predicate_op146_store_state2 = ap_const_boolean_1);
    end process;


    ap_enable_operation_99_assign_proc : process(ap_predicate_op99_load_state1)
    begin
                ap_enable_operation_99 <= (ap_predicate_op99_load_state1 = ap_const_boolean_1);
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_state1_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_start_int)
    begin
                ap_enable_state1_pp0_iter0_stage0 <= ((ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_enable_state2_pp0_iter1_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1)
    begin
                ap_enable_state2_pp0_iter1_stage0 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7)
    begin
        if (((ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_b_5_0_phi_fu_758_p4_assign_proc : process(trunc_ln12, reg_979, reg_991, icmp_ln344_reg_2004_pp0_iter6_reg, ap_phi_reg_pp0_iter7_b_5_0_reg_755)
    begin
        if ((icmp_ln344_reg_2004_pp0_iter6_reg = ap_const_lv1_0)) then
            if ((trunc_ln12 = ap_const_lv1_1)) then 
                ap_phi_mux_b_5_0_phi_fu_758_p4 <= reg_991;
            elsif ((trunc_ln12 = ap_const_lv1_0)) then 
                ap_phi_mux_b_5_0_phi_fu_758_p4 <= reg_979;
            else 
                ap_phi_mux_b_5_0_phi_fu_758_p4 <= ap_phi_reg_pp0_iter7_b_5_0_reg_755;
            end if;
        else 
            ap_phi_mux_b_5_0_phi_fu_758_p4 <= ap_phi_reg_pp0_iter7_b_5_0_reg_755;
        end if; 
    end process;


    ap_phi_mux_b_5_1_phi_fu_785_p4_assign_proc : process(trunc_ln12, reg_997, icmp_ln344_reg_2004_pp0_iter6_reg, zext_ln124_1_fu_1660_p1, ap_phi_reg_pp0_iter7_b_5_1_reg_782)
    begin
        if ((icmp_ln344_reg_2004_pp0_iter6_reg = ap_const_lv1_0)) then
            if ((trunc_ln12 = ap_const_lv1_1)) then 
                ap_phi_mux_b_5_1_phi_fu_785_p4 <= zext_ln124_1_fu_1660_p1;
            elsif ((trunc_ln12 = ap_const_lv1_0)) then 
                ap_phi_mux_b_5_1_phi_fu_785_p4 <= reg_997;
            else 
                ap_phi_mux_b_5_1_phi_fu_785_p4 <= ap_phi_reg_pp0_iter7_b_5_1_reg_782;
            end if;
        else 
            ap_phi_mux_b_5_1_phi_fu_785_p4 <= ap_phi_reg_pp0_iter7_b_5_1_reg_782;
        end if; 
    end process;


    ap_phi_mux_g_4_0_phi_fu_749_p4_assign_proc : process(trunc_ln12, reg_985, icmp_ln344_reg_2004_pp0_iter6_reg, zext_ln124_fu_1571_p1, ap_phi_reg_pp0_iter7_g_4_0_reg_746)
    begin
        if ((icmp_ln344_reg_2004_pp0_iter6_reg = ap_const_lv1_0)) then
            if ((trunc_ln12 = ap_const_lv1_1)) then 
                ap_phi_mux_g_4_0_phi_fu_749_p4 <= zext_ln124_fu_1571_p1;
            elsif ((trunc_ln12 = ap_const_lv1_0)) then 
                ap_phi_mux_g_4_0_phi_fu_749_p4 <= reg_985;
            else 
                ap_phi_mux_g_4_0_phi_fu_749_p4 <= ap_phi_reg_pp0_iter7_g_4_0_reg_746;
            end if;
        else 
            ap_phi_mux_g_4_0_phi_fu_749_p4 <= ap_phi_reg_pp0_iter7_g_4_0_reg_746;
        end if; 
    end process;


    ap_phi_mux_g_4_1_phi_fu_776_p4_assign_proc : process(trunc_ln12, reg_985, icmp_ln344_reg_2004_pp0_iter6_reg, zext_ln124_1_fu_1660_p1, ap_phi_reg_pp0_iter7_g_4_1_reg_773)
    begin
        if ((icmp_ln344_reg_2004_pp0_iter6_reg = ap_const_lv1_0)) then
            if ((trunc_ln12 = ap_const_lv1_1)) then 
                ap_phi_mux_g_4_1_phi_fu_776_p4 <= reg_985;
            elsif ((trunc_ln12 = ap_const_lv1_0)) then 
                ap_phi_mux_g_4_1_phi_fu_776_p4 <= zext_ln124_1_fu_1660_p1;
            else 
                ap_phi_mux_g_4_1_phi_fu_776_p4 <= ap_phi_reg_pp0_iter7_g_4_1_reg_773;
            end if;
        else 
            ap_phi_mux_g_4_1_phi_fu_776_p4 <= ap_phi_reg_pp0_iter7_g_4_1_reg_773;
        end if; 
    end process;


    ap_phi_mux_r_9_0_phi_fu_740_p4_assign_proc : process(trunc_ln12, reg_997, icmp_ln344_reg_2004_pp0_iter6_reg, zext_ln124_fu_1571_p1, ap_phi_reg_pp0_iter7_r_9_0_reg_737)
    begin
        if ((icmp_ln344_reg_2004_pp0_iter6_reg = ap_const_lv1_0)) then
            if ((trunc_ln12 = ap_const_lv1_1)) then 
                ap_phi_mux_r_9_0_phi_fu_740_p4 <= reg_997;
            elsif ((trunc_ln12 = ap_const_lv1_0)) then 
                ap_phi_mux_r_9_0_phi_fu_740_p4 <= zext_ln124_fu_1571_p1;
            else 
                ap_phi_mux_r_9_0_phi_fu_740_p4 <= ap_phi_reg_pp0_iter7_r_9_0_reg_737;
            end if;
        else 
            ap_phi_mux_r_9_0_phi_fu_740_p4 <= ap_phi_reg_pp0_iter7_r_9_0_reg_737;
        end if; 
    end process;


    ap_phi_mux_r_9_1_phi_fu_767_p4_assign_proc : process(trunc_ln12, reg_979, reg_991, icmp_ln344_reg_2004_pp0_iter6_reg, ap_phi_reg_pp0_iter7_r_9_1_reg_764)
    begin
        if ((icmp_ln344_reg_2004_pp0_iter6_reg = ap_const_lv1_0)) then
            if ((trunc_ln12 = ap_const_lv1_1)) then 
                ap_phi_mux_r_9_1_phi_fu_767_p4 <= reg_979;
            elsif ((trunc_ln12 = ap_const_lv1_0)) then 
                ap_phi_mux_r_9_1_phi_fu_767_p4 <= reg_991;
            else 
                ap_phi_mux_r_9_1_phi_fu_767_p4 <= ap_phi_reg_pp0_iter7_r_9_1_reg_764;
            end if;
        else 
            ap_phi_mux_r_9_1_phi_fu_767_p4 <= ap_phi_reg_pp0_iter7_r_9_1_reg_764;
        end if; 
    end process;


    ap_phi_mux_tmp_V_2_phi_fu_605_p4_assign_proc : process(gain_out_4197_dout, icmp_ln344_reg_2004, cmp123, ap_phi_reg_pp0_iter1_tmp_V_2_reg_601)
    begin
        if (((cmp123 = ap_const_lv1_1) and (icmp_ln344_reg_2004 = ap_const_lv1_0))) then 
            ap_phi_mux_tmp_V_2_phi_fu_605_p4 <= gain_out_4197_dout;
        else 
            ap_phi_mux_tmp_V_2_phi_fu_605_p4 <= ap_phi_reg_pp0_iter1_tmp_V_2_reg_601;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_imgblock_V_0_4_14_reg_701 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_imgblock_V_0_5_15_reg_689 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_imgblock_V_1_4_18_reg_677 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_imgblock_V_1_5_19_reg_665 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_imgblock_V_2_4_112_reg_653 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_imgblock_V_2_5_113_reg_641 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_imgblock_V_3_4_116_reg_629 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_imgblock_V_3_5_1_reg_713 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_imgblock_V_4_4_0_reg_617 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_imgblock_V_4_5_reg_725 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_tmp_V_2_reg_601 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_b_5_0_reg_755 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_b_5_1_reg_782 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_g_4_0_reg_746 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_g_4_1_reg_773 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_r_9_0_reg_737 <= "XXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter7_r_9_1_reg_764 <= "XXXXXXXXXXXXXXXXXXX";

    ap_predicate_op101_load_state1_assign_proc : process(icmp_ln344_fu_1110_p2, icmp_ln373_fu_1122_p2)
    begin
                ap_predicate_op101_load_state1 <= ((icmp_ln344_fu_1110_p2 = ap_const_lv1_0) and (icmp_ln373_fu_1122_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op103_load_state1_assign_proc : process(icmp_ln344_fu_1110_p2, icmp_ln373_fu_1122_p2)
    begin
                ap_predicate_op103_load_state1 <= ((icmp_ln344_fu_1110_p2 = ap_const_lv1_0) and (icmp_ln373_fu_1122_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op105_load_state1_assign_proc : process(icmp_ln344_fu_1110_p2, icmp_ln373_fu_1122_p2)
    begin
                ap_predicate_op105_load_state1 <= ((icmp_ln344_fu_1110_p2 = ap_const_lv1_0) and (icmp_ln373_fu_1122_p2 = ap_const_lv1_1));
    end process;


    ap_predicate_op114_read_state2_assign_proc : process(icmp_ln344_reg_2004, cmp123)
    begin
                ap_predicate_op114_read_state2 <= ((cmp123 = ap_const_lv1_1) and (icmp_ln344_reg_2004 = ap_const_lv1_0));
    end process;


    ap_predicate_op123_load_state2_assign_proc : process(icmp_ln344_reg_2004, icmp_ln373_reg_2008)
    begin
                ap_predicate_op123_load_state2 <= ((icmp_ln344_reg_2004 = ap_const_lv1_0) and (icmp_ln373_reg_2008 = ap_const_lv1_1));
    end process;


    ap_predicate_op124_load_state2_assign_proc : process(icmp_ln344_reg_2004, icmp_ln373_reg_2008)
    begin
                ap_predicate_op124_load_state2 <= ((icmp_ln344_reg_2004 = ap_const_lv1_0) and (icmp_ln373_reg_2008 = ap_const_lv1_1));
    end process;


    ap_predicate_op125_load_state2_assign_proc : process(icmp_ln344_reg_2004, icmp_ln373_reg_2008)
    begin
                ap_predicate_op125_load_state2 <= ((icmp_ln344_reg_2004 = ap_const_lv1_0) and (icmp_ln373_reg_2008 = ap_const_lv1_1));
    end process;


    ap_predicate_op126_load_state2_assign_proc : process(icmp_ln344_reg_2004, icmp_ln373_reg_2008)
    begin
                ap_predicate_op126_load_state2 <= ((icmp_ln344_reg_2004 = ap_const_lv1_0) and (icmp_ln373_reg_2008 = ap_const_lv1_1));
    end process;


    ap_predicate_op140_store_state2_assign_proc : process(icmp_ln344_reg_2004, trunc_ln13)
    begin
                ap_predicate_op140_store_state2 <= ((icmp_ln344_reg_2004 = ap_const_lv1_0) and (trunc_ln13 = ap_const_lv2_2));
    end process;


    ap_predicate_op142_store_state2_assign_proc : process(icmp_ln344_reg_2004, trunc_ln13)
    begin
                ap_predicate_op142_store_state2 <= ((icmp_ln344_reg_2004 = ap_const_lv1_0) and (trunc_ln13 = ap_const_lv2_1));
    end process;


    ap_predicate_op144_store_state2_assign_proc : process(icmp_ln344_reg_2004, trunc_ln13)
    begin
                ap_predicate_op144_store_state2 <= ((icmp_ln344_reg_2004 = ap_const_lv1_0) and (trunc_ln13 = ap_const_lv2_0));
    end process;


    ap_predicate_op146_store_state2_assign_proc : process(icmp_ln344_reg_2004, trunc_ln13)
    begin
                ap_predicate_op146_store_state2 <= ((icmp_ln344_reg_2004 = ap_const_lv1_0) and (trunc_ln13 = ap_const_lv2_3));
    end process;


    ap_predicate_op176_call_state3_assign_proc : process(trunc_ln12, icmp_ln344_reg_2004_pp0_iter1_reg)
    begin
                ap_predicate_op176_call_state3 <= ((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (trunc_ln12 = ap_const_lv1_0));
    end process;


    ap_predicate_op177_call_state3_assign_proc : process(trunc_ln12, icmp_ln344_reg_2004_pp0_iter1_reg)
    begin
                ap_predicate_op177_call_state3 <= ((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (trunc_ln12 = ap_const_lv1_0));
    end process;


    ap_predicate_op178_call_state3_assign_proc : process(trunc_ln12, icmp_ln344_reg_2004_pp0_iter1_reg)
    begin
                ap_predicate_op178_call_state3 <= ((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (trunc_ln12 = ap_const_lv1_1));
    end process;


    ap_predicate_op179_call_state3_assign_proc : process(trunc_ln12, icmp_ln344_reg_2004_pp0_iter1_reg)
    begin
                ap_predicate_op179_call_state3 <= ((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (trunc_ln12 = ap_const_lv1_1));
    end process;


    ap_predicate_op190_call_state3_assign_proc : process(trunc_ln12, icmp_ln344_reg_2004_pp0_iter1_reg)
    begin
                ap_predicate_op190_call_state3 <= ((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (trunc_ln12 = ap_const_lv1_0));
    end process;


    ap_predicate_op191_call_state3_assign_proc : process(trunc_ln12, icmp_ln344_reg_2004_pp0_iter1_reg)
    begin
                ap_predicate_op191_call_state3 <= ((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (trunc_ln12 = ap_const_lv1_0));
    end process;


    ap_predicate_op192_call_state3_assign_proc : process(trunc_ln12, icmp_ln344_reg_2004_pp0_iter1_reg)
    begin
                ap_predicate_op192_call_state3 <= ((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (trunc_ln12 = ap_const_lv1_1));
    end process;


    ap_predicate_op193_call_state3_assign_proc : process(trunc_ln12, icmp_ln344_reg_2004_pp0_iter1_reg)
    begin
                ap_predicate_op193_call_state3 <= ((icmp_ln344_reg_2004_pp0_iter1_reg = ap_const_lv1_0) and (trunc_ln12 = ap_const_lv1_1));
    end process;


    ap_predicate_op99_load_state1_assign_proc : process(icmp_ln344_fu_1110_p2, icmp_ln373_fu_1122_p2)
    begin
                ap_predicate_op99_load_state1 <= ((icmp_ln344_fu_1110_p2 = ap_const_lv1_0) and (icmp_ln373_fu_1122_p2 = ap_const_lv1_1));
    end process;


    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_subdone, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_bram_read_count_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, bram_read_count_fu_180)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_bram_read_count_load <= ap_const_lv12_1;
        else 
            ap_sig_allocacmp_bram_read_count_load <= bram_read_count_fu_180;
        end if; 
    end process;


    ap_sig_allocacmp_bram_read_count_load_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, bram_read_count_fu_180)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_bram_read_count_load_1 <= ap_const_lv12_1;
        else 
            ap_sig_allocacmp_bram_read_count_load_1 <= bram_read_count_fu_180;
        end if; 
    end process;


    ap_sig_allocacmp_j_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, j_2_fu_176, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_j <= ap_const_lv11_0;
        else 
            ap_sig_allocacmp_j <= j_2_fu_176;
        end if; 
    end process;

    cmp123_read_read_fu_280_p2 <= cmp123;

    demosaic_out_4198_blk_n_assign_proc : process(ap_enable_reg_pp0_iter7, demosaic_out_4198_full_n, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            demosaic_out_4198_blk_n <= demosaic_out_4198_full_n;
        else 
            demosaic_out_4198_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    demosaic_out_4198_din <= (((((select_ln315_10_fu_1741_p3 & select_ln315_9_fu_1713_p3) & select_ln315_1_fu_1685_p3) & select_ln315_8_fu_1652_p3) & select_ln315_7_fu_1624_p3) & select_ln315_fu_1596_p3);

    demosaic_out_4198_write_assign_proc : process(ap_enable_reg_pp0_iter7, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1))) then 
            demosaic_out_4198_write <= ap_const_logic_1;
        else 
            demosaic_out_4198_write <= ap_const_logic_0;
        end if; 
    end process;


    gain_out_4197_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, gain_out_4197_empty_n, ap_predicate_op114_read_state2, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_predicate_op114_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            gain_out_4197_blk_n <= gain_out_4197_empty_n;
        else 
            gain_out_4197_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    gain_out_4197_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op114_read_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op114_read_state2 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            gain_out_4197_read <= ap_const_logic_1;
        else 
            gain_out_4197_read <= ap_const_logic_0;
        end if; 
    end process;


    grp_g_kernel_ap_uint_16_6_s_fu_838_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp177)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp177) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_g_kernel_ap_uint_16_6_s_fu_838_ap_ce <= ap_const_logic_1;
        else 
            grp_g_kernel_ap_uint_16_6_s_fu_838_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_g_kernel_ap_uint_16_6_s_fu_838_loop_r_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op177_call_state3, ap_predicate_op192_call_state3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op192_call_state3 = ap_const_boolean_1)) then 
                grp_g_kernel_ap_uint_16_6_s_fu_838_loop_r <= ap_const_lv1_1;
            elsif ((ap_predicate_op177_call_state3 = ap_const_boolean_1)) then 
                grp_g_kernel_ap_uint_16_6_s_fu_838_loop_r <= ap_const_lv1_0;
            else 
                grp_g_kernel_ap_uint_16_6_s_fu_838_loop_r <= "X";
            end if;
        else 
            grp_g_kernel_ap_uint_16_6_s_fu_838_loop_r <= "X";
        end if; 
    end process;


    grp_g_kernel_ap_uint_16_6_s_fu_838_p_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_0_0_load_2_load_fu_1413_p1, ap_predicate_op177_call_state3, ap_predicate_op192_call_state3, imgblock_V_0_0_fu_184)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op192_call_state3 = ap_const_boolean_1)) then 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read <= imgblock_V_0_0_load_2_load_fu_1413_p1;
            elsif ((ap_predicate_op177_call_state3 = ap_const_boolean_1)) then 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read <= imgblock_V_0_0_fu_184;
            else 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_g_kernel_ap_uint_16_6_s_fu_838_p_read1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_0_1_load_2_load_fu_1420_p1, ap_predicate_op177_call_state3, ap_predicate_op192_call_state3, imgblock_V_0_1_fu_188)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op192_call_state3 = ap_const_boolean_1)) then 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read1 <= imgblock_V_0_1_load_2_load_fu_1420_p1;
            elsif ((ap_predicate_op177_call_state3 = ap_const_boolean_1)) then 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read1 <= imgblock_V_0_1_fu_188;
            else 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_g_kernel_ap_uint_16_6_s_fu_838_p_read12_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_2_0_load_2_load_fu_1441_p1, ap_predicate_op177_call_state3, ap_predicate_op192_call_state3, imgblock_V_2_0_fu_200)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op192_call_state3 = ap_const_boolean_1)) then 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read12 <= imgblock_V_2_0_load_2_load_fu_1441_p1;
            elsif ((ap_predicate_op177_call_state3 = ap_const_boolean_1)) then 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read12 <= imgblock_V_2_0_fu_200;
            else 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read12 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read12 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_g_kernel_ap_uint_16_6_s_fu_838_p_read13_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_2_1_load_2_load_fu_1448_p1, ap_predicate_op177_call_state3, ap_predicate_op192_call_state3, imgblock_V_2_1_fu_204)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op192_call_state3 = ap_const_boolean_1)) then 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read13 <= imgblock_V_2_1_load_2_load_fu_1448_p1;
            elsif ((ap_predicate_op177_call_state3 = ap_const_boolean_1)) then 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read13 <= imgblock_V_2_1_fu_204;
            else 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read13 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read13 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_g_kernel_ap_uint_16_6_s_fu_838_p_read18_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_3_0_load_2_load_fu_1455_p1, ap_predicate_op177_call_state3, ap_predicate_op192_call_state3, imgblock_V_3_0_fu_208)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op192_call_state3 = ap_const_boolean_1)) then 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read18 <= imgblock_V_3_0_load_2_load_fu_1455_p1;
            elsif ((ap_predicate_op177_call_state3 = ap_const_boolean_1)) then 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read18 <= imgblock_V_3_0_fu_208;
            else 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read18 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read18 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_g_kernel_ap_uint_16_6_s_fu_838_p_read19_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_3_1_load_2_load_fu_1462_p1, ap_predicate_op177_call_state3, ap_predicate_op192_call_state3, imgblock_V_3_1_fu_212)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op192_call_state3 = ap_const_boolean_1)) then 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read19 <= imgblock_V_3_1_load_2_load_fu_1462_p1;
            elsif ((ap_predicate_op177_call_state3 = ap_const_boolean_1)) then 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read19 <= imgblock_V_3_1_fu_212;
            else 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read19 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read19 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_g_kernel_ap_uint_16_6_s_fu_838_p_read24_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_4_0_load_2_load_fu_1476_p1, ap_predicate_op177_call_state3, ap_predicate_op192_call_state3, imgblock_V_4_0_fu_220)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op192_call_state3 = ap_const_boolean_1)) then 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read24 <= imgblock_V_4_0_load_2_load_fu_1476_p1;
            elsif ((ap_predicate_op177_call_state3 = ap_const_boolean_1)) then 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read24 <= imgblock_V_4_0_fu_220;
            else 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read24 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read24 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_g_kernel_ap_uint_16_6_s_fu_838_p_read25_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_4_1_load_2_load_fu_1469_p1, ap_predicate_op177_call_state3, ap_predicate_op192_call_state3, imgblock_V_4_1_fu_216)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op192_call_state3 = ap_const_boolean_1)) then 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read25 <= imgblock_V_4_1_load_2_load_fu_1469_p1;
            elsif ((ap_predicate_op177_call_state3 = ap_const_boolean_1)) then 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read25 <= imgblock_V_4_1_fu_216;
            else 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read25 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read25 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_g_kernel_ap_uint_16_6_s_fu_838_p_read6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_1_0_load_2_load_fu_1427_p1, ap_predicate_op177_call_state3, ap_predicate_op192_call_state3, imgblock_V_1_0_fu_192)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op192_call_state3 = ap_const_boolean_1)) then 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read6 <= imgblock_V_1_0_load_2_load_fu_1427_p1;
            elsif ((ap_predicate_op177_call_state3 = ap_const_boolean_1)) then 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read6 <= imgblock_V_1_0_fu_192;
            else 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read6 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read6 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_g_kernel_ap_uint_16_6_s_fu_838_p_read7_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_1_1_load_2_load_fu_1434_p1, ap_predicate_op177_call_state3, ap_predicate_op192_call_state3, imgblock_V_1_1_fu_196)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op192_call_state3 = ap_const_boolean_1)) then 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read7 <= imgblock_V_1_1_load_2_load_fu_1434_p1;
            elsif ((ap_predicate_op177_call_state3 = ap_const_boolean_1)) then 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read7 <= imgblock_V_1_1_fu_196;
            else 
                grp_g_kernel_ap_uint_16_6_s_fu_838_p_read7 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_g_kernel_ap_uint_16_6_s_fu_838_p_read7 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rb_kernel_ap_uint_16_6_s_fu_791_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp176)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp176) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_rb_kernel_ap_uint_16_6_s_fu_791_ap_ce <= ap_const_logic_1;
        else 
            grp_rb_kernel_ap_uint_16_6_s_fu_791_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_rb_kernel_ap_uint_16_6_s_fu_791_loop_r_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op176_call_state3, ap_predicate_op193_call_state3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op193_call_state3 = ap_const_boolean_1)) then 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_loop_r <= ap_const_lv1_1;
            elsif ((ap_predicate_op176_call_state3 = ap_const_boolean_1)) then 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_loop_r <= ap_const_lv1_0;
            else 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_loop_r <= "X";
            end if;
        else 
            grp_rb_kernel_ap_uint_16_6_s_fu_791_loop_r <= "X";
        end if; 
    end process;


    grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_0_0_load_2_load_fu_1413_p1, ap_predicate_op176_call_state3, ap_predicate_op193_call_state3, imgblock_V_0_0_fu_184)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op193_call_state3 = ap_const_boolean_1)) then 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read <= imgblock_V_0_0_load_2_load_fu_1413_p1;
            elsif ((ap_predicate_op176_call_state3 = ap_const_boolean_1)) then 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read <= imgblock_V_0_0_fu_184;
            else 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_0_1_load_2_load_fu_1420_p1, ap_predicate_op176_call_state3, ap_predicate_op193_call_state3, imgblock_V_0_1_fu_188)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op193_call_state3 = ap_const_boolean_1)) then 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read1 <= imgblock_V_0_1_load_2_load_fu_1420_p1;
            elsif ((ap_predicate_op176_call_state3 = ap_const_boolean_1)) then 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read1 <= imgblock_V_0_1_fu_188;
            else 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read12_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_2_0_load_2_load_fu_1441_p1, ap_predicate_op176_call_state3, ap_predicate_op193_call_state3, imgblock_V_2_0_fu_200)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op193_call_state3 = ap_const_boolean_1)) then 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read12 <= imgblock_V_2_0_load_2_load_fu_1441_p1;
            elsif ((ap_predicate_op176_call_state3 = ap_const_boolean_1)) then 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read12 <= imgblock_V_2_0_fu_200;
            else 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read12 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read12 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read13_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_2_1_load_2_load_fu_1448_p1, ap_predicate_op176_call_state3, ap_predicate_op193_call_state3, imgblock_V_2_1_fu_204)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op193_call_state3 = ap_const_boolean_1)) then 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read13 <= imgblock_V_2_1_load_2_load_fu_1448_p1;
            elsif ((ap_predicate_op176_call_state3 = ap_const_boolean_1)) then 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read13 <= imgblock_V_2_1_fu_204;
            else 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read13 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read13 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read18_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_3_0_load_2_load_fu_1455_p1, ap_predicate_op176_call_state3, ap_predicate_op193_call_state3, imgblock_V_3_0_fu_208)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op193_call_state3 = ap_const_boolean_1)) then 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read18 <= imgblock_V_3_0_load_2_load_fu_1455_p1;
            elsif ((ap_predicate_op176_call_state3 = ap_const_boolean_1)) then 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read18 <= imgblock_V_3_0_fu_208;
            else 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read18 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read18 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read19_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_3_1_load_2_load_fu_1462_p1, ap_predicate_op176_call_state3, ap_predicate_op193_call_state3, imgblock_V_3_1_fu_212)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op193_call_state3 = ap_const_boolean_1)) then 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read19 <= imgblock_V_3_1_load_2_load_fu_1462_p1;
            elsif ((ap_predicate_op176_call_state3 = ap_const_boolean_1)) then 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read19 <= imgblock_V_3_1_fu_212;
            else 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read19 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read19 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read24_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_4_0_load_2_load_fu_1476_p1, ap_predicate_op176_call_state3, ap_predicate_op193_call_state3, imgblock_V_4_0_fu_220)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op193_call_state3 = ap_const_boolean_1)) then 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read24 <= imgblock_V_4_0_load_2_load_fu_1476_p1;
            elsif ((ap_predicate_op176_call_state3 = ap_const_boolean_1)) then 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read24 <= imgblock_V_4_0_fu_220;
            else 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read24 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read24 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read25_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_4_1_load_2_load_fu_1469_p1, ap_predicate_op176_call_state3, ap_predicate_op193_call_state3, imgblock_V_4_1_fu_216)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op193_call_state3 = ap_const_boolean_1)) then 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read25 <= imgblock_V_4_1_load_2_load_fu_1469_p1;
            elsif ((ap_predicate_op176_call_state3 = ap_const_boolean_1)) then 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read25 <= imgblock_V_4_1_fu_216;
            else 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read25 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read25 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_1_0_load_2_load_fu_1427_p1, ap_predicate_op176_call_state3, ap_predicate_op193_call_state3, imgblock_V_1_0_fu_192)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op193_call_state3 = ap_const_boolean_1)) then 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read6 <= imgblock_V_1_0_load_2_load_fu_1427_p1;
            elsif ((ap_predicate_op176_call_state3 = ap_const_boolean_1)) then 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read6 <= imgblock_V_1_0_fu_192;
            else 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read6 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read6 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read7_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_1_1_load_2_load_fu_1434_p1, ap_predicate_op176_call_state3, ap_predicate_op193_call_state3, imgblock_V_1_1_fu_196)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op193_call_state3 = ap_const_boolean_1)) then 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read7 <= imgblock_V_1_1_load_2_load_fu_1434_p1;
            elsif ((ap_predicate_op176_call_state3 = ap_const_boolean_1)) then 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read7 <= imgblock_V_1_1_fu_196;
            else 
                grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read7 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rb_kernel_ap_uint_16_6_s_fu_791_p_read7 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp179)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp179) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_ap_ce <= ap_const_logic_1;
        else 
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_loop_offset_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op179_call_state3, ap_predicate_op190_call_state3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op190_call_state3 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_loop_offset <= ap_const_lv1_1;
            elsif ((ap_predicate_op179_call_state3 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_loop_offset <= ap_const_lv1_0;
            else 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_loop_offset <= "X";
            end if;
        else 
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_loop_offset <= "X";
        end if; 
    end process;


    grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_0_0_load_2_load_fu_1413_p1, ap_predicate_op179_call_state3, ap_predicate_op190_call_state3, imgblock_V_0_0_fu_184)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op190_call_state3 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read <= imgblock_V_0_0_load_2_load_fu_1413_p1;
            elsif ((ap_predicate_op179_call_state3 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read <= imgblock_V_0_0_fu_184;
            else 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_0_1_load_2_load_fu_1420_p1, ap_predicate_op179_call_state3, ap_predicate_op190_call_state3, imgblock_V_0_1_fu_188)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op190_call_state3 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read1 <= imgblock_V_0_1_load_2_load_fu_1420_p1;
            elsif ((ap_predicate_op179_call_state3 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read1 <= imgblock_V_0_1_fu_188;
            else 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read12_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_2_0_load_2_load_fu_1441_p1, ap_predicate_op179_call_state3, ap_predicate_op190_call_state3, imgblock_V_2_0_fu_200)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op190_call_state3 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read12 <= imgblock_V_2_0_load_2_load_fu_1441_p1;
            elsif ((ap_predicate_op179_call_state3 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read12 <= imgblock_V_2_0_fu_200;
            else 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read12 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read12 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read13_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_2_1_load_2_load_fu_1448_p1, ap_predicate_op179_call_state3, ap_predicate_op190_call_state3, imgblock_V_2_1_fu_204)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op190_call_state3 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read13 <= imgblock_V_2_1_load_2_load_fu_1448_p1;
            elsif ((ap_predicate_op179_call_state3 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read13 <= imgblock_V_2_1_fu_204;
            else 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read13 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read13 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read18_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_3_0_load_2_load_fu_1455_p1, ap_predicate_op179_call_state3, ap_predicate_op190_call_state3, imgblock_V_3_0_fu_208)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op190_call_state3 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read18 <= imgblock_V_3_0_load_2_load_fu_1455_p1;
            elsif ((ap_predicate_op179_call_state3 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read18 <= imgblock_V_3_0_fu_208;
            else 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read18 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read18 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read19_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_3_1_load_2_load_fu_1462_p1, ap_predicate_op179_call_state3, ap_predicate_op190_call_state3, imgblock_V_3_1_fu_212)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op190_call_state3 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read19 <= imgblock_V_3_1_load_2_load_fu_1462_p1;
            elsif ((ap_predicate_op179_call_state3 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read19 <= imgblock_V_3_1_fu_212;
            else 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read19 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read19 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read24_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_4_0_load_2_load_fu_1476_p1, ap_predicate_op179_call_state3, ap_predicate_op190_call_state3, imgblock_V_4_0_fu_220)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op190_call_state3 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read24 <= imgblock_V_4_0_load_2_load_fu_1476_p1;
            elsif ((ap_predicate_op179_call_state3 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read24 <= imgblock_V_4_0_fu_220;
            else 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read24 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read24 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read25_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_4_1_load_2_load_fu_1469_p1, ap_predicate_op179_call_state3, ap_predicate_op190_call_state3, imgblock_V_4_1_fu_216)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op190_call_state3 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read25 <= imgblock_V_4_1_load_2_load_fu_1469_p1;
            elsif ((ap_predicate_op179_call_state3 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read25 <= imgblock_V_4_1_fu_216;
            else 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read25 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read25 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_1_0_load_2_load_fu_1427_p1, ap_predicate_op179_call_state3, ap_predicate_op190_call_state3, imgblock_V_1_0_fu_192)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op190_call_state3 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read6 <= imgblock_V_1_0_load_2_load_fu_1427_p1;
            elsif ((ap_predicate_op179_call_state3 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read6 <= imgblock_V_1_0_fu_192;
            else 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read6 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read6 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read7_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_1_1_load_2_load_fu_1434_p1, ap_predicate_op179_call_state3, ap_predicate_op190_call_state3, imgblock_V_1_1_fu_196)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op190_call_state3 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read7 <= imgblock_V_1_1_load_2_load_fu_1434_p1;
            elsif ((ap_predicate_op179_call_state3 = ap_const_boolean_1)) then 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read7 <= imgblock_V_1_1_fu_196;
            else 
                grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read7 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rgb_bgr_kernel_ap_uint_16_6_s_fu_932_p_read7 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_ap_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001_ignoreCallOp178)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001_ignoreCallOp178) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_ap_ce <= ap_const_logic_1;
        else 
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_ap_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_loop_offset_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, ap_predicate_op178_call_state3, ap_predicate_op191_call_state3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op191_call_state3 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_loop_offset <= ap_const_lv1_1;
            elsif ((ap_predicate_op178_call_state3 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_loop_offset <= ap_const_lv1_0;
            else 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_loop_offset <= "X";
            end if;
        else 
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_loop_offset <= "X";
        end if; 
    end process;


    grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_0_0_load_2_load_fu_1413_p1, ap_predicate_op178_call_state3, ap_predicate_op191_call_state3, imgblock_V_0_0_fu_184)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op191_call_state3 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read <= imgblock_V_0_0_load_2_load_fu_1413_p1;
            elsif ((ap_predicate_op178_call_state3 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read <= imgblock_V_0_0_fu_184;
            else 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read1_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_0_1_load_2_load_fu_1420_p1, ap_predicate_op178_call_state3, ap_predicate_op191_call_state3, imgblock_V_0_1_fu_188)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op191_call_state3 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read1 <= imgblock_V_0_1_load_2_load_fu_1420_p1;
            elsif ((ap_predicate_op178_call_state3 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read1 <= imgblock_V_0_1_fu_188;
            else 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read1 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read1 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read12_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_2_0_load_2_load_fu_1441_p1, ap_predicate_op178_call_state3, ap_predicate_op191_call_state3, imgblock_V_2_0_fu_200)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op191_call_state3 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read12 <= imgblock_V_2_0_load_2_load_fu_1441_p1;
            elsif ((ap_predicate_op178_call_state3 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read12 <= imgblock_V_2_0_fu_200;
            else 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read12 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read12 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read13_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_2_1_load_2_load_fu_1448_p1, ap_predicate_op178_call_state3, ap_predicate_op191_call_state3, imgblock_V_2_1_fu_204)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op191_call_state3 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read13 <= imgblock_V_2_1_load_2_load_fu_1448_p1;
            elsif ((ap_predicate_op178_call_state3 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read13 <= imgblock_V_2_1_fu_204;
            else 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read13 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read13 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read18_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_3_0_load_2_load_fu_1455_p1, ap_predicate_op178_call_state3, ap_predicate_op191_call_state3, imgblock_V_3_0_fu_208)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op191_call_state3 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read18 <= imgblock_V_3_0_load_2_load_fu_1455_p1;
            elsif ((ap_predicate_op178_call_state3 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read18 <= imgblock_V_3_0_fu_208;
            else 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read18 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read18 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read19_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_3_1_load_2_load_fu_1462_p1, ap_predicate_op178_call_state3, ap_predicate_op191_call_state3, imgblock_V_3_1_fu_212)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op191_call_state3 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read19 <= imgblock_V_3_1_load_2_load_fu_1462_p1;
            elsif ((ap_predicate_op178_call_state3 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read19 <= imgblock_V_3_1_fu_212;
            else 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read19 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read19 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read24_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_4_0_load_2_load_fu_1476_p1, ap_predicate_op178_call_state3, ap_predicate_op191_call_state3, imgblock_V_4_0_fu_220)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op191_call_state3 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read24 <= imgblock_V_4_0_load_2_load_fu_1476_p1;
            elsif ((ap_predicate_op178_call_state3 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read24 <= imgblock_V_4_0_fu_220;
            else 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read24 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read24 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read25_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_4_1_load_2_load_fu_1469_p1, ap_predicate_op178_call_state3, ap_predicate_op191_call_state3, imgblock_V_4_1_fu_216)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op191_call_state3 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read25 <= imgblock_V_4_1_load_2_load_fu_1469_p1;
            elsif ((ap_predicate_op178_call_state3 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read25 <= imgblock_V_4_1_fu_216;
            else 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read25 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read25 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read6_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_1_0_load_2_load_fu_1427_p1, ap_predicate_op178_call_state3, ap_predicate_op191_call_state3, imgblock_V_1_0_fu_192)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op191_call_state3 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read6 <= imgblock_V_1_0_load_2_load_fu_1427_p1;
            elsif ((ap_predicate_op178_call_state3 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read6 <= imgblock_V_1_0_fu_192;
            else 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read6 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read6 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read7_assign_proc : process(ap_enable_reg_pp0_iter2, ap_block_pp0_stage0, imgblock_V_1_1_load_2_load_fu_1434_p1, ap_predicate_op178_call_state3, ap_predicate_op191_call_state3, imgblock_V_1_1_fu_196)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
            if ((ap_predicate_op191_call_state3 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read7 <= imgblock_V_1_1_load_2_load_fu_1434_p1;
            elsif ((ap_predicate_op178_call_state3 = ap_const_boolean_1)) then 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read7 <= imgblock_V_1_1_fu_196;
            else 
                grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read7 <= "XXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_rgr_bgb_kernel_ap_uint_16_6_s_fu_885_p_read7 <= "XXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln344_fu_1110_p2 <= "1" when (ap_sig_allocacmp_j = tmp_7) else "0";
    icmp_ln373_fu_1122_p2 <= "1" when (signed(zext_ln344_1_fu_1106_p1) < signed(sub157)) else "0";
    icmp_ln49_1_fu_1614_p2 <= "0" when (tmp_69_fu_1604_p4 = ap_const_lv3_0) else "1";
    icmp_ln49_2_fu_1642_p2 <= "0" when (tmp_70_fu_1632_p4 = ap_const_lv3_0) else "1";
    icmp_ln49_3_fu_1675_p2 <= "0" when (tmp_71_fu_1665_p4 = ap_const_lv3_0) else "1";
    icmp_ln49_4_fu_1703_p2 <= "0" when (tmp_72_fu_1693_p4 = ap_const_lv3_0) else "1";
    icmp_ln49_5_fu_1731_p2 <= "0" when (tmp_73_fu_1721_p4 = ap_const_lv3_0) else "1";
    icmp_ln49_fu_1586_p2 <= "0" when (tmp_68_fu_1576_p4 = ap_const_lv3_0) else "1";
    imgblock_V_0_0_load_2_load_fu_1413_p1 <= imgblock_V_0_0_fu_184;
    imgblock_V_0_0_out <= imgblock_V_0_0_fu_184;

    imgblock_V_0_0_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln344_reg_2004_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln344_reg_2004_pp0_iter5_reg = ap_const_lv1_1))) then 
            imgblock_V_0_0_out_ap_vld <= ap_const_logic_1;
        else 
            imgblock_V_0_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    imgblock_V_0_1_load_2_load_fu_1420_p1 <= imgblock_V_0_1_fu_188;
    imgblock_V_0_1_out <= imgblock_V_0_1_fu_188;

    imgblock_V_0_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln344_reg_2004_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln344_reg_2004_pp0_iter5_reg = ap_const_lv1_1))) then 
            imgblock_V_0_1_out_ap_vld <= ap_const_logic_1;
        else 
            imgblock_V_0_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    imgblock_V_0_4_3_fu_1231_p1 <= packed_read1_V_fu_1179_p6(16 - 1 downto 0);
    imgblock_V_1_0_load_2_load_fu_1427_p1 <= imgblock_V_1_0_fu_192;
    imgblock_V_1_0_out <= imgblock_V_1_0_fu_192;

    imgblock_V_1_0_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln344_reg_2004_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln344_reg_2004_pp0_iter5_reg = ap_const_lv1_1))) then 
            imgblock_V_1_0_out_ap_vld <= ap_const_logic_1;
        else 
            imgblock_V_1_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    imgblock_V_1_1_load_2_load_fu_1434_p1 <= imgblock_V_1_1_fu_196;
    imgblock_V_1_1_out <= imgblock_V_1_1_fu_196;

    imgblock_V_1_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln344_reg_2004_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln344_reg_2004_pp0_iter5_reg = ap_const_lv1_1))) then 
            imgblock_V_1_1_out_ap_vld <= ap_const_logic_1;
        else 
            imgblock_V_1_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    imgblock_V_1_4_3_fu_1235_p1 <= packed_read2_V_fu_1192_p6(16 - 1 downto 0);
    imgblock_V_2_0_load_2_load_fu_1441_p1 <= imgblock_V_2_0_fu_200;
    imgblock_V_2_0_out <= imgblock_V_2_0_fu_200;

    imgblock_V_2_0_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln344_reg_2004_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln344_reg_2004_pp0_iter5_reg = ap_const_lv1_1))) then 
            imgblock_V_2_0_out_ap_vld <= ap_const_logic_1;
        else 
            imgblock_V_2_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    imgblock_V_2_1_load_2_load_fu_1448_p1 <= imgblock_V_2_1_fu_204;
    imgblock_V_2_1_out <= imgblock_V_2_1_fu_204;

    imgblock_V_2_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln344_reg_2004_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln344_reg_2004_pp0_iter5_reg = ap_const_lv1_1))) then 
            imgblock_V_2_1_out_ap_vld <= ap_const_logic_1;
        else 
            imgblock_V_2_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    imgblock_V_2_4_3_fu_1239_p1 <= packed_read3_V_fu_1205_p6(16 - 1 downto 0);
    imgblock_V_3_0_load_2_load_fu_1455_p1 <= imgblock_V_3_0_fu_208;
    imgblock_V_3_0_out <= imgblock_V_3_0_fu_208;

    imgblock_V_3_0_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln344_reg_2004_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln344_reg_2004_pp0_iter5_reg = ap_const_lv1_1))) then 
            imgblock_V_3_0_out_ap_vld <= ap_const_logic_1;
        else 
            imgblock_V_3_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    imgblock_V_3_1_load_2_load_fu_1462_p1 <= imgblock_V_3_1_fu_212;
    imgblock_V_3_1_out <= imgblock_V_3_1_fu_212;

    imgblock_V_3_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln344_reg_2004_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln344_reg_2004_pp0_iter5_reg = ap_const_lv1_1))) then 
            imgblock_V_3_1_out_ap_vld <= ap_const_logic_1;
        else 
            imgblock_V_3_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    imgblock_V_3_4_3_fu_1243_p1 <= packed_read4_V_fu_1218_p6(16 - 1 downto 0);
    imgblock_V_4_0_load_2_load_fu_1476_p1 <= imgblock_V_4_0_fu_220;
    imgblock_V_4_0_out <= imgblock_V_4_0_fu_220;

    imgblock_V_4_0_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln344_reg_2004_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln344_reg_2004_pp0_iter5_reg = ap_const_lv1_1))) then 
            imgblock_V_4_0_out_ap_vld <= ap_const_logic_1;
        else 
            imgblock_V_4_0_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    imgblock_V_4_1_load_2_load_fu_1469_p1 <= imgblock_V_4_1_fu_216;
    imgblock_V_4_1_out <= imgblock_V_4_1_fu_216;

    imgblock_V_4_1_out_ap_vld_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln344_reg_2004_pp0_iter5_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln344_reg_2004_pp0_iter5_reg = ap_const_lv1_1))) then 
            imgblock_V_4_1_out_ap_vld <= ap_const_logic_1;
        else 
            imgblock_V_4_1_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    imgblock_V_4_2_fu_1165_p1 <= ap_phi_mux_tmp_V_2_phi_fu_605_p4(16 - 1 downto 0);
    linebuffer_V_0_address0 <= zext_ln344_fu_1158_p1(11 - 1 downto 0);
    linebuffer_V_0_address1 <= zext_ln344_2_fu_1131_p1(11 - 1 downto 0);

    linebuffer_V_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuffer_V_0_ce0 <= ap_const_logic_1;
        else 
            linebuffer_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_0_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuffer_V_0_ce1 <= ap_const_logic_1;
        else 
            linebuffer_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    linebuffer_V_0_d0 <= ap_phi_mux_tmp_V_2_phi_fu_605_p4;

    linebuffer_V_0_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln344_reg_2004, trunc_ln13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln344_reg_2004 = ap_const_lv1_0) and (trunc_ln13 = ap_const_lv2_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuffer_V_0_we0 <= ap_const_logic_1;
        else 
            linebuffer_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;

    linebuffer_V_1_address0 <= zext_ln344_fu_1158_p1(11 - 1 downto 0);
    linebuffer_V_1_address1 <= zext_ln344_2_fu_1131_p1(11 - 1 downto 0);

    linebuffer_V_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuffer_V_1_ce0 <= ap_const_logic_1;
        else 
            linebuffer_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_1_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuffer_V_1_ce1 <= ap_const_logic_1;
        else 
            linebuffer_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    linebuffer_V_1_d0 <= ap_phi_mux_tmp_V_2_phi_fu_605_p4;

    linebuffer_V_1_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln344_reg_2004, trunc_ln13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln344_reg_2004 = ap_const_lv1_0) and (trunc_ln13 = ap_const_lv2_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuffer_V_1_we0 <= ap_const_logic_1;
        else 
            linebuffer_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;

    linebuffer_V_2_address0 <= zext_ln344_fu_1158_p1(11 - 1 downto 0);
    linebuffer_V_2_address1 <= zext_ln344_2_fu_1131_p1(11 - 1 downto 0);

    linebuffer_V_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuffer_V_2_ce0 <= ap_const_logic_1;
        else 
            linebuffer_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_2_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuffer_V_2_ce1 <= ap_const_logic_1;
        else 
            linebuffer_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    linebuffer_V_2_d0 <= ap_phi_mux_tmp_V_2_phi_fu_605_p4;

    linebuffer_V_2_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln344_reg_2004, trunc_ln13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln344_reg_2004 = ap_const_lv1_0) and (trunc_ln13 = ap_const_lv2_2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuffer_V_2_we0 <= ap_const_logic_1;
        else 
            linebuffer_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;

    linebuffer_V_3_address0 <= zext_ln344_fu_1158_p1(11 - 1 downto 0);
    linebuffer_V_3_address1 <= zext_ln344_2_fu_1131_p1(11 - 1 downto 0);

    linebuffer_V_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuffer_V_3_ce0 <= ap_const_logic_1;
        else 
            linebuffer_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_3_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001, ap_start_int)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_start_int = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuffer_V_3_ce1 <= ap_const_logic_1;
        else 
            linebuffer_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    linebuffer_V_3_d0 <= ap_phi_mux_tmp_V_2_phi_fu_605_p4;

    linebuffer_V_3_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln344_reg_2004, trunc_ln13, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln344_reg_2004 = ap_const_lv1_0) and (trunc_ln13 = ap_const_lv2_3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            linebuffer_V_3_we0 <= ap_const_logic_1;
        else 
            linebuffer_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln315_10_fu_1741_p3 <= 
        ap_const_lv16_FFFF when (icmp_ln49_5_fu_1731_p2(0) = '1') else 
        trunc_ln315_10_fu_1737_p1;
    select_ln315_1_fu_1685_p3 <= 
        ap_const_lv16_FFFF when (icmp_ln49_3_fu_1675_p2(0) = '1') else 
        trunc_ln315_8_fu_1681_p1;
    select_ln315_7_fu_1624_p3 <= 
        ap_const_lv16_FFFF when (icmp_ln49_1_fu_1614_p2(0) = '1') else 
        trunc_ln315_6_fu_1620_p1;
    select_ln315_8_fu_1652_p3 <= 
        ap_const_lv16_FFFF when (icmp_ln49_2_fu_1642_p2(0) = '1') else 
        trunc_ln315_7_fu_1648_p1;
    select_ln315_9_fu_1713_p3 <= 
        ap_const_lv16_FFFF when (icmp_ln49_4_fu_1703_p2(0) = '1') else 
        trunc_ln315_9_fu_1709_p1;
    select_ln315_fu_1596_p3 <= 
        ap_const_lv16_FFFF when (icmp_ln49_fu_1586_p2(0) = '1') else 
        trunc_ln315_fu_1592_p1;
    tmp_68_fu_1576_p4 <= ap_phi_mux_b_5_0_phi_fu_758_p4(18 downto 16);
    tmp_69_fu_1604_p4 <= ap_phi_mux_g_4_0_phi_fu_749_p4(18 downto 16);
    tmp_70_fu_1632_p4 <= ap_phi_mux_r_9_0_phi_fu_740_p4(18 downto 16);
    tmp_71_fu_1665_p4 <= ap_phi_mux_b_5_1_phi_fu_785_p4(18 downto 16);
    tmp_72_fu_1693_p4 <= ap_phi_mux_g_4_1_phi_fu_776_p4(18 downto 16);
    tmp_73_fu_1721_p4 <= ap_phi_mux_r_9_1_phi_fu_767_p4(18 downto 16);
    trunc_ln315_10_fu_1737_p1 <= ap_phi_mux_r_9_1_phi_fu_767_p4(16 - 1 downto 0);
    trunc_ln315_6_fu_1620_p1 <= ap_phi_mux_g_4_0_phi_fu_749_p4(16 - 1 downto 0);
    trunc_ln315_7_fu_1648_p1 <= ap_phi_mux_r_9_0_phi_fu_740_p4(16 - 1 downto 0);
    trunc_ln315_8_fu_1681_p1 <= ap_phi_mux_b_5_1_phi_fu_785_p4(16 - 1 downto 0);
    trunc_ln315_9_fu_1709_p1 <= ap_phi_mux_g_4_1_phi_fu_776_p4(16 - 1 downto 0);
    trunc_ln315_fu_1592_p1 <= ap_phi_mux_b_5_0_phi_fu_758_p4(16 - 1 downto 0);
    zext_ln124_1_fu_1660_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(imgblock_V_2_3_reg_2133_pp0_iter6_reg),19));
    zext_ln124_fu_1571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(imgblock_V_2_2_1_reg_2124_pp0_iter6_reg),19));
    zext_ln344_1_fu_1106_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_j),12));
    zext_ln344_2_fu_1131_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_bram_read_count_load_1),64));
    zext_ln344_fu_1158_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(j_reg_1999),64));
end behav;
