
Cadence Innovus(TM) Implementation System.
Copyright 2025 Cadence Design Systems, Inc. All rights reserved worldwide.

Version:	v25.11-s102_1, built Wed Aug 27 13:03:08 PDT 2025
Options:	-stylus 
Date:		Sat Nov 29 01:59:32 2025
Host:		asicfab.ecn.purdue.edu (x86_64 w/Linux 4.18.0-553.84.1.el8_10.x86_64) (24cores*96cpus*AMD EPYC 7352 24-Core Processor 512KB)
OS:		Red Hat Enterprise Linux 8.10 (Ootpa)

License:
		[01:59:32.515492] Configured Lic search path (25.01-s002): 1720@marina.ecn.purdue.edu:1718@marina.ecn.purdue.edu:2100@marina.ecn.purdue.edu:1721@marina.ecn.purdue.edu

		invs	Innovus Implementation System	25.1	checkout succeeded
		8 CPU jobs allowed with the current license(s). Use set_multi_cpu_usage to set your required CPU count.


Create and set the environment variable TMPDIR to /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk.

Change the soft stacksize limit to 0.2%RAM (513 mbytes). Set global soft_stack_size_limit to change the value.
Info: Process UID = 944369 / 4ada49c4-bd5c-4d70-9cc3-11ea56b3a676 / uiTcgFznvU

**INFO:  MMMC transition support version v31-84 

@innovus 1> source layout_flow.tcl 
#@ Begin verbose source (pre): source layout_flow.tcl 
@file 1: # Get global variables
@file 2: source ../global_variables.tcl
#@ Begin verbose source ../global_variables.tcl (pre)
@file 1: # Set current directory root as variable
@file 2: set ROOT [file normalize [file dirname [info script]]]
@file 3:
@file 4: # Base Nangate directory
@file 5: set NANGATE_BASE /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12
@file 6:
@file 7: # Set LIB and LEF folder
@file 8: set LIB_ROOT "$NANGATE_BASE/Front_End/Liberty/NLDM"
@file 9: set LEF_ROOT "$NANGATE_BASE/Back_End/lef"
@file 10:
@file 11: puts "ROOT = $ROOT"
ROOT = /scratch/asicfab/a/vkevat/systolic_array_I2I
@file 12: puts "LIB_ROOT = $LIB_ROOT"
LIB_ROOT = /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM
@file 13: puts "LEF_ROOT = $LEF_ROOT"
LEF_ROOT = /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef
@file 14:
@file 15: # Set modules and include folder
@file 16: set MODULES $ROOT/src/modules
@file 17: set INCLUDE $ROOT/src/include
@file 18: set TESTBENCH $ROOT/src/testbench
@file 19:
@file 20: # Set Synthesis Output Directory
@file 21: set SYNTH_OUT $ROOT/synthesis/outputs
@file 22:
@file 23: # Set Conformal directory
@file 24: set CONFRML $ROOT/lec
@file 25:
@file 26: # Set Layout Output Directory
@file 27: set LAYOUT_OUT $ROOT/layout/outputs
@file 28:
@file 29: # Set top module
@file 30: set TOP top
#@ End verbose source ../global_variables.tcl
@file 3:
@file 4: set LOCAL_ROOT [file normalize [file dirname [info script]]]
@file 5:
@file 6: # Set Scripts Directory
@file 7: set LAYOUT_SCRIPTS $LOCAL_ROOT
@file 8:
@file 9: # Set layout report and output directories
@file 10: set LAYOUT_REPORTS "$LOCAL_ROOT/reports"
@file 11: set LAYOUT_OUTPUTS  "$LOCAL_ROOT/outputs"
@file 12:
@file 13:
@file 14: file mkdir $LAYOUT_REPORTS
@file 15: file mkdir $LAYOUT_OUTPUTS
@file 16:
@file 17: # Define variables for clarity (Optional but recommended)
@file 18: set TECH_LEF "$LEF_ROOT/NangateOpenCellLibrary.tech.lef"
@file 19: set MACRO_LEF "$LEF_ROOT/NangateOpenCellLibrary.macro.lef" 
@file 20: set STD_CELL_LEF "$LEF_ROOT/NangateOpenCellLibrary.lef"
@file 21:
@file 22: # Read MMMC file generated from Genus Synthesis
@@file 23: read_mmmc $SYNTH_OUT/mmmc.tcl
#@ Begin verbose source /scratch/asicfab/a/vkevat/systolic_array_I2I/synthesis/outputs/mmmc.tcl (pre)
@file 1: #################################################################################
@file 2: #
@file 3: # Created by Genus(TM) Synthesis Solution 25.11-s095_1 on Sat Nov 29 01:35:15 EST 2025
@file 4: #
@file 5: #################################################################################
@file 6:
@file 7: ## library_sets
@@file 8: create_library_set -name default_emulate_libset_max \
    -timing { /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_typical.lib }
@file 10:
@file 11: ## opcond
@@file 12: create_opcond -name default_emulate_opcond \
    -process 1.0 \
    -voltage 1.1 \
    -temperature 25.0
@file 16:
@file 17: ## timing_condition
@@file 18: create_timing_condition -name default_emulate_timing_cond_max \
    -opcond default_emulate_opcond \
    -library_sets { default_emulate_libset_max }
@file 21:
@file 22: ## rc_corner
@@file 23: create_rc_corner -name default_emulate_rc_corner \
    -temperature 25.0 \
    -pre_route_res 1.0 \
    -pre_route_cap 1.0 \
    -pre_route_clock_res 0.0 \
    -pre_route_clock_cap 0.0 \
    -post_route_res {1.0 1.0 1.0} \
    -post_route_cap {1.0 1.0 1.0} \
    -post_route_cross_cap {1.0 1.0 1.0} \
    -post_route_clock_res {1.0 1.0 1.0} \
    -post_route_clock_cap {1.0 1.0 1.0} \
    -post_route_clock_cross_cap {1.0 1.0 1.0}
@file 35:
@file 36: ## delay_corner
@@file 37: create_delay_corner -name default_emulate_delay_corner \
    -early_timing_condition { default_emulate_timing_cond_max } \
    -late_timing_condition { default_emulate_timing_cond_max } \
    -early_rc_corner default_emulate_rc_corner \
    -late_rc_corner default_emulate_rc_corner
@file 42:
@file 43: ## constraint_mode
@@file 44: create_constraint_mode -name default_emulate_constraint_mode \
    -sdc_files { /scratch/asicfab/a/vkevat/systolic_array_I2I/synthesis/outputs/default_emulate_constraint_mode.sdc }
@file 46:
@file 47: ## analysis_view
@@file 48: create_analysis_view -name default_emulate_view \
    -constraint_mode default_emulate_constraint_mode \
    -delay_corner default_emulate_delay_corner
@file 51:
@file 52: ## set_analysis_view
@@file 53: set_analysis_view -setup { default_emulate_view } \
                  -hold { default_emulate_view }
#@ End verbose source /scratch/asicfab/a/vkevat/systolic_array_I2I/synthesis/outputs/mmmc.tcl
Reading default_emulate_libset_max timing library '/package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM/NangateOpenCellLibrary_typical.lib' ...
Read 134 cells in library 'NangateOpenCellLibrary' 
@file 24:
@@file 25: read_physical -lef [list $TECH_LEF $MACRO_LEF $STD_CELL_LEF]

Loading LEF file /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.tech.lef ...

Loading LEF file /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.macro.lef ...
Set DBUPerIGU to M2 pitch 380.

Loading LEF file /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef/NangateOpenCellLibrary.lef ...
**WARN: (IMPLF-119):	LAYER 'poly' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'active' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via1' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via2' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via3' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via4' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via5' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via6' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal7' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via7' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal8' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via8' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'metal9' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (IMPLF-119):	LAYER 'via9' has been found in the database. Its content except ANTENNA* data will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-119' for more detail.
**WARN: (EMS-27):	Message (IMPLF-119) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**ERROR: (IMPLF-223):	The LEF via 'via1_4' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_0' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_1' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_2' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_3' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_5' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_6' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_7' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via1_8' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_8' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_4' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_5' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_7' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_6' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_0' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_1' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_2' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via2_3' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via3_2' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**ERROR: (IMPLF-223):	The LEF via 'via3_0' definition already exists in the database. The current definition will be ignored. Ensure that you have not specified duplicate LEF files or LEF files with duplicate via definition.
Type 'man IMPLF-223' for more detail.
**WARN: (EMS-27):	Message (IMPLF-223) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-151):	The viaRule 'Via1Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via1Array-1' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via1Array-2' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via1Array-3' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via1Array-4' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via2Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via2Array-1' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via2Array-2' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via2Array-3' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via2Array-4' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via3Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via3Array-1' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via3Array-2' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via4Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via5Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via6Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via7Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via8Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-151):	The viaRule 'Via9Array-0' has been defined, the content will be skipped.
**WARN: (IMPLF-58):	MACRO 'AND2_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AND2_X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AND2_X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AND3_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AND3_X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AND3_X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AND4_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AND4_X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AND4_X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'ANTENNA_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AOI211_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AOI211_X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AOI211_X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AOI21_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AOI21_X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AOI21_X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AOI221_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AOI221_X2' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AOI221_X4' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (IMPLF-58):	MACRO 'AOI222_X1' has been found in the database. Its content except DENSITY and PIN ANTENNA* data, and certain properties, will be ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-58' for more detail.
**WARN: (EMS-27):	Message (IMPLF-58) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**WARN: (IMPLF-61):	134 duplicated MACRO definitions have been found in the LEF file(s). Their content except DENSITY and PIN ANTENNA* data, and certain properties, have been ignored.
Review the LEF files specified in the init_lef_files variable and remove redundant definitions.
Type 'man IMPLF-61' for more detail.

##  Check design process and node:  
##  Both design process and tech node are not set.

@file 26:
@@file 27: read_netlist $SYNTH_OUT/${TOP}_netlist.sv
#% Begin Load netlist data ... (date=11/29 02:00:11, mem=2081.6M)
*** Begin netlist parsing (mem=2081.6M) ***
Created 134 new cells from 1 timing libraries.
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist '/scratch/asicfab/a/vkevat/systolic_array_I2I/synthesis/outputs/top_netlist.sv'

*** Memory Usage v#1 (Current mem = 2504.168M, initial mem = 969.270M) ***
*** End netlist parsing (cpu=0:00:02.8, real=0:00:03.0, mem=2504.2M) ***
#% End Load netlist data ... (date=11/29 02:00:14, total cpu=0:00:02.9, real=0:00:03.0, peak res=2504.2M, current mem=2503.9M)
Top level cell is top.
Hooked 134 DB cells to tlib cells.
8064 empty module found.
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell top ...
***** UseNewTieNetMode *****.
*** Netlist is unique.
** info: there are 8458 modules.
** info: there are 2278 stdCell insts.
** info: there are 2278 stdCell insts with at least one signal pin.

*** Memory Usage v#1 (Current mem = 2792.883M, initial mem = 969.270M) ***
@file 28:
@@file 29: set_db init_power_nets VDD
@@file 30: set_db init_ground_nets VSS
@file 31:
@@file 32: init_design
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
Extraction setup Started for TopCell top 
Initializing multi-corner RC extraction with 1 active RC Corners ...
**WARN: (IMPEXT-2773):	The via resistance between layers M0 and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M1 and M2 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M2 and M3 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M3 and M4 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M4 and M5 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M5 and M6 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M6 and M7 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M7 and M8 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M8 and M9 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2773):	The via resistance between layers M9 and M10 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
Type 'man IMPEXT-2773' for more detail.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.38 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.25 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.21 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M7 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M8 is not defined in the cap table. Therefore, the LEF value 0.075 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M9 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
**WARN: (IMPEXT-2766):	The sheet resistance for layer M10 is not defined in the cap table. Therefore, the LEF value 0.03 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
Summary of Active RC-Corners : 
 
 Analysis View: default_emulate_view
    RC-Corner Name        : default_emulate_rc_corner
    RC-Corner Index       : 0
    RC-Corner Temperature : 25 Celsius
    RC-Corner Cap Table   : ''
    RC-Corner PreRoute Res Factor         : 1
    RC-Corner PreRoute Cap Factor         : 1
    RC-Corner PostRoute Res Factor        : 1 {1 1 1}
    RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
    RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
    RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
    RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
    RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 
    RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
*Info: initialize multi-corner CTS.
Total number of combinational cells: 93
Total number of sequential cells: 29
Total number of tristate cells: 6
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
Total number of physical cells: 6
List of usable buffers: CLKBUF_X1 BUF_X1 CLKBUF_X2 BUF_X2 CLKBUF_X3 BUF_X4 BUF_X8 BUF_X16 BUF_X32
Total number of usable buffers: 9
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INV_X1 INV_X2 INV_X4 INV_X8 INV_X16 INV_X32
Total number of usable inverters: 6
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells:
Total number of identified usable delay cells: 0
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
No delay cells were detected in the set of buffers. Buffers will be used to fix hold violations.
Reading timing constraints file '/scratch/asicfab/a/vkevat/systolic_array_I2I/synthesis/outputs/default_emulate_constraint_mode.sdc' ...
Current (total cpu=0:00:37.1, real=0:00:45.0, peak res=3113.8M, current mem=3113.8M)
top
INFO (CTE): Constraints read successfully.
------------------------------------------------------------------------------------
CONSTRAINT READING SUMMARY                                                          
------------------------------------------------------------------------------------
Constraint                                        | Success        | Fail           
------------------------------------------------------------------------------------
set_clock_uncertainty                             | 2              | 0              
set_output_delay                                  | 8356           | 0              
set_dont_touch_network                            | 1              | 0              
set_input_delay                                   | 8394           | 0              
set_clock_transition                              | 1              | 0              
set_ideal_network                                 | 1              | 0              
get_clocks                                        | 16754          | 0              
create_clock                                      | 1              | 0              
set_clock_gating_check                            | 1              | 0              
get_ports                                         | 25108          | 0              
current_design                                    | 1              | 0              
set_load                                          | 8356           | 0              
set_units                                         | 2              | 0              
------------------------------------------------------------------------------------
Ending "Constraint file reading stats" (total cpu=0:00:01.1, real=0:00:01.0, peak res=3131.2M, current mem=3131.2M)
Current (total cpu=0:00:38.2, real=0:00:46.0, peak res=3131.2M, current mem=3131.2M)
@file 33:
@@file 34: create_floorplan -core_margins_by die -core_density_size 2.0 0.7 8 12 8 12
Adjusting coreMargin left    to finFet grid (PlacementGrid) : after adjusting :8.17
Adjusting coreMargin bottom  to finFet grid (PlacementGrid) : after adjusting :12.04
Adjusting coreMargin right   to finFet grid (PlacementGrid) : after adjusting :8.17
Adjusting coreMargin top     to finFet grid (PlacementGrid) : after adjusting :12.04
Adjusting core size to PlacementGrid : width :68.97 height : 137.2
Start create_tracks
Generated pitch 1.68 in metal10 is different from 1.6 defined in technology file in preferred direction.
Generated pitch 0.84 in metal8 is different from 0.8 defined in technology file in preferred direction.
Generated pitch 0.84 in metal7 is different from 0.8 defined in technology file in preferred direction.
**WARN: (IMPFP-325):	Floorplan of the design is resized. All current create_floorplan objects are automatically derived based on specified new create_floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
@file 35:
@file 36: # Create PDN
@file 37: source [ file join $LAYOUT_SCRIPTS create_pdn.tcl ]
#@ Begin verbose source /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/create_pdn.tcl (pre)
@file 1: # Set up PDN
@file 2:
@file 3: # Create power rings (VDD, VSS)
@file 4: # (width = spacing = 3 microns, centered in channel
@file 5: # between core and I/O)
@@file 6: add_rings -nets {VDD VSS} -type core_rings -follow core \
 -layer {top metal10 bottom metal10 left metal9 right metal9} \
 -width {top 3 bottom 3 left 3 right 3} \
 -spacing {top 3 bottom 3 left 3 right 3} \
 -offset {top 1 bottom 1 left 1 right 1} \
 -center 1 -threshold 0
#% Begin add_rings (date=11/29 02:00:19, mem=3152.4M)


viaInitial starts at Sat Nov 29 02:00:19 2025
viaInitial ends at Sat Nov 29 02:00:19 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3153.6M)
**WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
**WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'add_io_fillers' command to fill gaps between the cells and try again.
Type 'man IMPPP-4051' for more detail.
#% End add_rings (date=11/29 02:00:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=3153.5M, current mem=3153.5M)
@file 12:
@file 13: #add_io_fillers -fill_any_gap
@file 14:
@file 15: # Create power stripes (VDD, VSS)
@file 16: # (3 pairs, same width and spacing as with rings)
@@file 17: add_stripes -nets {VDD VSS} -layer metal9 \
 -direction vertical \
 -width 3 -spacing 3 -number_of_sets 3
#% Begin add_stripes (date=11/29 02:00:19, mem=3153.5M)

Initialize fgc environment(mem: 3153.7M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3153.7M)
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3153.7M)
Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3153.7M)
Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 3153.7M)
Starting stripe generation ...
Non-Default Mode Option Settings :
  NONE
The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
Stripe generation is complete.
vias are now being generated.
add_stripes created 6 wires.
ViaGen created 0 via, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal9 |        6       |       NA       |
+--------+----------------+----------------+
#% End add_stripes (date=11/29 02:00:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=3155.5M, current mem=3155.5M)
@file 20:
@file 21: # Connect global nets VDD and VSS
@@file 22: connect_global_net VDD -type pg_pin -pin_base_name VDD -all
@@file 23: connect_global_net VDD -type tie_hi -inst_base_name *
@@file 24: connect_global_net VSS -type pg_pin -pin_base_name VSS -all
@@file 25: connect_global_net VSS -type tie_lo -inst_base_name *
@file 26:
@file 27: # Create power+ground pins and connect with rings
@@file 28: create_pg_pin -name VDD -net VDD 
@@file 29: create_pg_pin -name VSS -net VSS  
@@file 30: update_power_vias -add_vias 1 -top_layer metal10 -bottom_layer metal10 -area {6 7 8 9}
#% Begin update_power_vias (date=11/29 02:00:19, mem=3155.7M)

ViaGen created 0 via, deleted 0 via to avoid violation.
#% End update_power_vias (date=11/29 02:00:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=3155.7M, current mem=3155.7M)
@@file 31: update_power_vias -add_vias 1 -top_layer metal10 -bottom_layer metal10 -area {6 7 8 9}
#% Begin update_power_vias (date=11/29 02:00:19, mem=3155.7M)

ViaGen created 0 via, deleted 0 via to avoid violation.
#% End update_power_vias (date=11/29 02:00:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=3155.7M, current mem=3155.7M)
@file 32:
@file 33: # Create follow pins (logic-to-power connections)
@@file 34: set_db route_special_via_connect_to_shape { stripe }
@@file 35: route_special -connect core_pin \
 -layer_change_range { metal1(1) metal10(10) } \
 -block_pin_target nearest_target \
 -core_pin_target first_after_row_end \
 -allow_jogging 1 \
 -crossover_via_layer_range { metal1(1) metal10(10) } \
 -nets { VSS VDD } -allow_layer_change 1 \
 -target_via_layer_range { metal1(1) metal10(10) }
#% Begin route_special (date=11/29 02:00:19, mem=3156.2M)
**WARN: (IMPSR-4058):	Route_special option: blockPinTarget should be used in conjunction with option: -connect blockPin. 
*** Begin SPECIAL ROUTE on Sat Nov 29 02:00:20 2025 ***
SPECIAL ROUTE ran on directory: /scratch/asicfab/a/vkevat/systolic_array_I2I/layout
SPECIAL ROUTE ran on machine: asicfab.ecn.purdue.edu (Linux 4.18.0-553.84.1.el8_10.x86_64 x86_64 3.12Ghz)

Begin option processing ...
srouteConnectPowerBump set to false
routeSelectNet set to "VSS VDD"
routeSpecial set to true
srouteBottomLayerLimit set to 1
srouteBottomTargetLayerLimit set to 1
srouteConnectBlockPin set to false
srouteConnectConverterPin set to false
srouteConnectPadPin set to false
srouteConnectStripe set to false
srouteCrossoverViaBottomLayer set to 1
srouteCrossoverViaTopLayer set to 10
srouteFollowCorePinEnd set to 3
srouteFollowPadPin set to false
srouteJogControl set to "preferWithChanges differentLayer"
srouteNoViaOnWireShape set to "padring ring blockring blockpin coverpin noshape blockwire corewire followpin iowire"
sroutePadPinAllPorts set to true
sroutePreserveExistingRoutes set to true
srouteRoutePowerBarPortOnBothDir set to true
srouteStopBlockPin set to "nearestTarget"
srouteTopLayerLimit set to 10
srouteTopTargetLayerLimit set to 10
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1555.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 20 layers, 10 routing layers, 1 overlap layer
Read in 134 macros, 31 used
Read in 31 components
  31 core components: 31 unplaced, 0 placed, 0 fixed
Read in 12556 logical pins
Read in 11549 nets
Read in 2 special nets, 2 routed
Read in 62 terminals
2 nets selected.

Begin power routing ...
CPU time for VDD FollowPin 0 seconds
CPU time for VSS FollowPin 0 seconds
  Number of Core ports routed: 0  open: 198
  Number of Followpin connections: 99
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1576.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished

route_special created 99 wires.
ViaGen created 2376 vias, deleted 0 via to avoid violation.
+--------+----------------+----------------+
|  Layer |     Created    |     Deleted    |
+--------+----------------+----------------+
| metal1 |       99       |       NA       |
|  via1  |       297      |        0       |
|  via2  |       297      |        0       |
|  via3  |       297      |        0       |
|  via4  |       297      |        0       |
|  via5  |       297      |        0       |
|  via6  |       297      |        0       |
|  via7  |       297      |        0       |
|  via8  |       297      |        0       |
+--------+----------------+----------------+
#% End route_special (date=11/29 02:00:20, total cpu=0:00:00.5, real=0:00:00.0, peak res=3197.7M, current mem=3175.8M)
#@ End verbose source /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/create_pdn.tcl
@file 38:
@file 39: # Perform cell placement
@file 40: source [ file join $LAYOUT_SCRIPTS configure_placement.tcl ]
#@ Begin verbose source /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/configure_placement.tcl (pre)
@file 1: # Placement Settings
@file 2: # Floorplan mode (fast placement, may be illegal)
@file 3: # Also implies set_db place_global_cong_effort low
@@file 4: set_db place_design_floorplan_mode false
@file 5:
@file 6: # Whether to perform legal
@@file 7: set_db place_design_refine_place true
@file 8:
@file 9: # Control congestion effort (low/med/high/auto)
@@file 10: set_db place_global_cong_effort auto
@file 11:
@file 12: # whether to place i/o pins based on placement inst
@@file 13: set_db place_global_place_io_pins true
@file 14:
@file 15: # Control timing-driven place effort
@file 16: # (by default place_design runs timing-based placement)
@file 17: #set_db place_global_timing_effort high
@file 18:
@file 19: # Clock-gate-aware placement
@file 20: #set_db place_global_clock_gate_aware true
@file 21:
@file 22: # Power-driven placement (activity+clock)
@file 23: #set_db place_global_activity_power_driven true
@file 24: #set_db place_global_activity_power_driven_effort high
@file 25: #set_db place_global_clock_power_driven_effort high
@file 26: #set_db place_global_clock_power_driven true
@file 27:
@file 28: # Optimization Settings
@file 29: # Effort (timing+power)
@@file 30: set_db opt_effort high 
@@file 31: set_db opt_power_effort none 
@file 32:
@file 33: # Simplify netlist
@@file 34: set_db opt_remove_redundant_insts true
@file 35:
@file 36: # Reclaim area (default/false/true)
@file 37: # (this is for preroute, postroute: opt_post_route_area_reclaim)
@file 38: # (In case of custom target slack: opt_setup_target_slack)
@@file 39: set_db opt_area_recovery default
@file 40:
@file 41: # Leakage to dynamic ratio
@@file 42: set_db opt_leakage_to_dynamic_ratio 1.0
#@ End verbose source /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/configure_placement.tcl
@file 41:
@file 42: # Place design 
@@file 43: place_design
*** placeDesign #1 [begin] () : totSession cpu/real = 0:00:39.9/0:00:46.2 (0.9), mem = 3178.8M
*** Starting place_design default flow ***
*** Starting delete buffer tree (mem=3180.6M) ***

Buffer/Inverters difference: -66
*** Finished delete buffer tree (cpu=0:00:00.9 real=0:00:01.0 mem=3169.5M) ***
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
Set Default Input Pin Transition as 1 ps.
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.uiTcgFznvU path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
AAE DB initialization (MEM=3264.550781 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3284.39)
siFlow : Timing analysis mode is single, using late cdB files
Total number of fetched objects 3392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3362.07 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3355.29 CPU=0:00:00.8 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Input Pin Transition as 0.1 ps.
Set Default Net Load as 0.5 pF. 
**INFO: Pre-place timing setting for timing analysis already disabled
INFO: #ExclusiveGroups=0
INFO: There are no Exclusive Groups.
*** Starting "NanoPlace(TM) placement v#16 (mem=3353.1M)" ...
Estimated loop count for BSM: 11565
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.3 mem=3356.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.3 mem=3356.3M) ***
No user-set net weight.
Net fanout histogram:
2		: 1616 (54.6%) nets
3		: 1091 (36.9%) nets
4     -	14	: 245 (8.3%) nets
15    -	39	: 0 (0.0%) nets
40    -	79	: 3 (0.1%) nets
80    -	159	: 1 (0.0%) nets
160   -	319	: 1 (0.0%) nets
320   -	639	: 1 (0.0%) nets
640   -	1279	: 2 (0.1%) nets
1280  -	2559	: 0 (0.0%) nets
2560  -	5119	: 0 (0.0%) nets
5120+		: 0 (0.0%) nets
Scan chains were not defined.
#std cell=2212 (0 fixed + 2212 movable) #buf cell=0 #inv cell=167 #block=0 (0 floating + 0 preplaced)
#ioInst=0 #net=2960 #term=10282 #term/net=3.47, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=1512
stdCell: 2212 single + 0 double + 0 multi
Total standard cell length = 4.7036 (mm), area = 0.0066 (mm^2)
Average module density = 0.696.
Density for the design = 0.696.
       = stdcell_area 24756 sites (6585 um^2) / alloc_area 35574 sites (9463 um^2).
Pin Density = 0.2890.
            = total # of pins 10282 / total area 35574.
[spp] 0
Clock gating cells determined by native netlist tracing.
=== lastAutoLevel = 8 
Iteration  1: Total net bbox = 2.026e-09 (6.72e-10 1.35e-09)
              Est.  stn bbox = 2.055e-09 (6.82e-10 1.37e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3378.8M
Iteration  2: Total net bbox = 2.026e-09 (6.72e-10 1.35e-09)
              Est.  stn bbox = 2.055e-09 (6.82e-10 1.37e-09)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3378.8M
Iteration  3: Total net bbox = 4.802e+01 (1.90e+01 2.90e+01)
              Est.  stn bbox = 6.435e+01 (2.52e+01 3.91e+01)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 3389.1M
Active setup views:
    default_emulate_view
Iteration  4: Total net bbox = 1.670e+03 (4.62e+01 1.62e+03)
              Est.  stn bbox = 2.585e+03 (5.22e+01 2.53e+03)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 3393.0M
Iteration  5: Total net bbox = 2.192e+03 (8.71e+02 1.32e+03)
              Est.  stn bbox = 3.705e+03 (1.34e+03 2.37e+03)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 3393.1M
Iteration  6: Total net bbox = 3.093e+03 (1.32e+03 1.77e+03)
              Est.  stn bbox = 4.889e+03 (1.93e+03 2.96e+03)
              cpu = 0:00:00.6 real = 0:00:00.0 mem = 3393.2M

[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.23 MB )
Iteration  7: Total net bbox = 1.885e+04 (1.49e+04 3.98e+03)
              Est.  stn bbox = 2.112e+04 (1.59e+04 5.19e+03)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 3411.1M
Iteration  8: Total net bbox = 1.885e+04 (1.49e+04 3.98e+03)
              Est.  stn bbox = 2.112e+04 (1.59e+04 5.19e+03)
              cpu = 0:00:02.4 real = 0:00:02.0 mem = 3415.1M
Iteration  9: Total net bbox = 2.147e+04 (1.32e+04 8.26e+03)
              Est.  stn bbox = 2.358e+04 (1.40e+04 9.58e+03)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 3413.5M
Iteration 10: Total net bbox = 2.056e+04 (1.25e+04 8.11e+03)
              Est.  stn bbox = 2.266e+04 (1.32e+04 9.42e+03)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 3415.1M
Iteration 11: Total net bbox = 2.137e+04 (1.41e+04 7.23e+03)
              Est.  stn bbox = 2.374e+04 (1.52e+04 8.55e+03)
              cpu = 0:00:02.3 real = 0:00:02.0 mem = 3414.6M
Iteration 12: Total net bbox = 2.137e+04 (1.41e+04 7.23e+03)
              Est.  stn bbox = 2.374e+04 (1.52e+04 8.55e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 3414.6M
*** cost = 2.137e+04 (1.41e+04 7.23e+03) (cpu for global=0:00:07.4) real=0:00:08.0***
Info: 0 clock gating cells identified, 0 (on average) moved 0/3
Solver runtime cpu: 0:00:04.0 real: 0:00:04.1
Core Placement runtime cpu: 0:00:04.8 real: 0:00:06.0
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
*** Starting place_detail (0:00:53.7 mem=3404.3M) ***
Total net bbox length = 2.173e+04 (1.424e+04 7.496e+03) (ext = 9.657e+03)
Move report: Detail placement moved 2212 insts, mean move: 0.47 um, max move: 8.45 um 
	Max move on inst (u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v3_reg): (63.77, 68.11) --> (60.99, 62.44)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3413.6MB
Summary Report:
Instances moved: 2212 (out of 2212 movable)
Instances flipped: 0
Mean displacement: 0.47 um
Max displacement: 8.45 um (Instance: u_systolic_array_top/sys_array/row[0].col[13].pe/u_fp32_mac/U_ADD/v3_reg) (63.767, 68.11) -> (60.99, 62.44)
	Length: 20 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: DFFR_X1
Physical-only instances moved: 0 (out of 0 movable physical-only)
Total net bbox length = 1.995e+04 (1.228e+04 7.672e+03) (ext = 9.124e+03)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3413.6MB
*** Finished place_detail (0:00:54.0 mem=3413.6M) ***
*** End of Placement (cpu=0:00:10.6, real=0:00:11.0, mem=3408.7M) ***
default core: bins with density > 0.750 = 14.00 % ( 7 / 50 )
Density distribution unevenness ratio = 3.158%
*** Free Virtual Timing Model ...(mem=3408.8M)
Starting IO pin assignment...
The design is not routed. Using placement based method for pin assignment.
**WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][12] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
Type 'man IMPPTN-233' for more detail.
**WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][11] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
Type 'man IMPPTN-233' for more detail.
**WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][10] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
Type 'man IMPPTN-233' for more detail.
**WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][9] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
Type 'man IMPPTN-233' for more detail.
**WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][8] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
Type 'man IMPPTN-233' for more detail.
**WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][7] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
Type 'man IMPPTN-233' for more detail.
**WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][6] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
Type 'man IMPPTN-233' for more detail.
**WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][5] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
Type 'man IMPPTN-233' for more detail.
**WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][4] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
Type 'man IMPPTN-233' for more detail.
**WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][3] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
Type 'man IMPPTN-233' for more detail.
**WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][2] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
Type 'man IMPPTN-233' for more detail.
**WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][1] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
Type 'man IMPPTN-233' for more detail.
**WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[52][0] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
Type 'man IMPPTN-233' for more detail.
**WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[53][31] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
Type 'man IMPPTN-233' for more detail.
**WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[53][30] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
Type 'man IMPPTN-233' for more detail.
**WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[53][29] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
Type 'man IMPPTN-233' for more detail.
**WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[53][28] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
Type 'man IMPPTN-233' for more detail.
**WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[53][27] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
Type 'man IMPPTN-233' for more detail.
**WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[53][26] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
Type 'man IMPPTN-233' for more detail.
**WARN: (IMPPTN-233):	No legal free slots are available for sc_w_data[53][25] of partition top. You can create additional slots by using the create_partition command or by removing blockages before pin assignment.
Type 'man IMPPTN-233' for more detail.
**WARN: (EMS-27):	Message (IMPPTN-233) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Completed IO pin assignment.
UM:   flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   global_place
**INFO: Enable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 101.
**WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
Set Default Net Delay as 0 ps.
Set Default Net Load as 0 pF. 
**INFO: Analyzing IO path groups for slack adjustment
Effort level <high> specified for reg2reg_tmp.uiTcgFznvU path_group
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3438.88)
Total number of fetched objects 3392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3463.75 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3463.75 CPU=0:00:00.6 REAL=0:00:00.0)
**INFO: Disable pre-place timing setting for timing analysis
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF. 
Info: Disable timing driven in postCTS congRepair.

Starting congRepair ...
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 4461 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4461
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 2939 nets ( ignored 0 )
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   0  (Default)   2939 
[NR-eGR] Layer group 1: route 2939 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.97% V. EstWL: 2.726640e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        68( 0.98%)         1( 0.01%)   ( 0.99%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)        11( 0.16%)         0( 0.00%)   ( 0.16%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        80( 0.14%)         1( 0.00%)   ( 0.14%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.94% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 3.25 MB )
Early Global Route congestion estimation runtime: 0.15 seconds, mem = 3419.4M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
Skipped repairing congestion.
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 2572um, number of vias: 2668
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   8749 
[NR-eGR]  metal2   (2V)          8132  11815 
[NR-eGR]  metal3   (3H)         11995   3725 
[NR-eGR]  metal4   (4V)          4924    402 
[NR-eGR]  metal5   (5H)          2275    597 
[NR-eGR]  metal6   (6V)          2499    182 
[NR-eGR]  metal7   (7H)           204     53 
[NR-eGR]  metal8   (8V)           108     54 
[NR-eGR]  metal9   (9H)            38      2 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        30174  25579 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 27959um
[NR-eGR] Total length: 30174um, number of vias: 25579
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.19 seconds, mem = 3422.0M
Tdgp not enabled or already been cleared! skip clearing
End of congRepair (cpu=0:00:00.4, real=0:00:00.0)
*** Finishing place_design default flow ***
***** Total cpu  0:0:18
***** Total real time  0:0:19
**place_design ... cpu = 0: 0:18, real = 0: 0:19, mem = 3417.5M **
Tdgp not enabled or already been cleared! skip clearing

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPPTN-233        9488  No legal free slots are available for %s...
WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   NRIF-95              2  Option set_db route_top_routing_layer ha...
*** Message Summary: 9493 warning(s), 0 error(s)

      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:          61.14             71                                      place_design
*** placeDesign #1 [finish] () : cpu/real = 0:00:21.3/0:00:22.5 (0.9), totSession cpu/real = 0:01:01.1/0:01:08.7 (0.9), mem = 3475.5M
@@file 44: opt_design -pre_cts
Executing: place_opt_design -opt
#% Begin place_opt_design (date=11/29 02:00:43, mem=3463.0M)
**INFO: User settings:
delaycal_default_net_delay                    1000ps
delaycal_default_net_load                     0.5pf
delaycal_ignore_net_load                      false
delaycal_input_transition_delay               0.1ps
delaycal_use_default_delay_limit              1000
setAnalysisMode -virtualIPO                   false
setDelayCalMode -engine                       aae
extract_rc_engine                             pre_route
opt_area_recovery                             default
opt_effort                                    high
opt_leakage_to_dynamic_ratio                  1.0
opt_power_effort                              none
opt_remove_redundant_insts                    true
place_design_floorplan_mode                   false
place_design_refine_place                     true
place_global_cong_effort                      auto
place_global_place_io_pins                    true
getAnalysisMode -virtualIPO                   false
getDelayCalMode -engine                       aae
getAnalysisMode -virtualIPO                   false
Info: Logic Synthesis step was not run from RTL in this session / on this DB.
Info: Synthesize design with physical option was not run earlier in this session / on this DB.
Info: place_opt_design is not being run for the first time in this session
Info: place_opt_design has been started with standard effort
Checking for testpoints in the design....
Info: There is no testpoint present in the design. Skipping physical test point optimization.

*** place_opt_design #1 [begin] () : totSession cpu/real = 0:01:01.6/0:01:09.2 (0.9), mem = 3640.8M
No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
'set_default_switching_activity' finished successfully.
*** Starting GigaPlace ***
-earlyGlobalBlockTracks {}                # string, default="", private
-earlyGlobalCapacityScreen {}             # string, default="", private
There is no track adjustment
Starting place_opt_design V2 flow
#optDebug: fT-E <X 2 3 1 0>
*** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:01.8/0:01:09.4 (0.9), mem = 3501.5M
*** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:01.8/0:01:09.4 (0.9), mem = 3501.5M
Enable CTE adjustment.
Enable Layer aware incrSKP.
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 3501.6M, totSessionCpu=0:01:02 **
**WARN: (IMPOPT-576):	32 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:01.9/0:01:09.4 (0.9), mem = 3501.6M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPOPT-665):	n_rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	AWVALID : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	AWREADY : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	WDREADY : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ARVALID : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ARREADY : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_w_queue[0][11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_w_queue[0][10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
AAE DB initialization (MEM=3606.246094 CPU=0:00:00.1 REAL=0:00:00.0) 
default_emulate_libset_max
Info: Using SynthesisEngine executable '/package/eda2/cadence/DDI251/INNOVUS251/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**opt_design ... cpu = 0:00:01, real = 0:00:29, mem = 3543.2M, totSessionCpu=0:01:03 **
#optDebug: { P: 90 W: 3201 FE: standard PE: none LDR: 1}
*** opt_design -pre_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0; extra slack 0.0
Hold Target Slack: user slack 0
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
Multi-VT timing optimization disabled based on library information.
**INFO: Using Advanced Metric Collection system.
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
[NR-eGR] Started Early Global Route ( Curr Mem: 3.22 MB )
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.22 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 4461 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4461
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 2939 nets ( ignored 0 )
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   0  (Default)   2939 
[NR-eGR] Layer group 1: route 2939 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.94% V. EstWL: 2.759680e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        70( 1.01%)         1( 0.01%)   ( 1.02%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)        15( 0.22%)         0( 0.00%)   ( 0.22%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         2( 0.03%)         0( 0.00%)   ( 0.03%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        87( 0.16%)         1( 0.00%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.97% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 2678um, number of vias: 2684
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   8749 
[NR-eGR]  metal2   (2V)          8265  12034 
[NR-eGR]  metal3   (3H)         11840   3930 
[NR-eGR]  metal4   (4V)          5342    568 
[NR-eGR]  metal5   (5H)          2352    422 
[NR-eGR]  metal6   (6V)          2235    170 
[NR-eGR]  metal7   (7H)           184     55 
[NR-eGR]  metal8   (8V)           109     54 
[NR-eGR]  metal9   (9H)            38      2 
[NR-eGR]  metal10  (10V)            0      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        30364  25984 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 27959um
[NR-eGR] Total length: 30364um, number of vias: 25984
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.33 sec, Real: 0.34 sec, Curr Mem: 3.23 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.33 sec, Real: 0.35 sec, Curr Mem: 3.23 MB )
Extraction called for design 'top' of instances=2212 and nets=864302 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:01.0  MEM: 3556.531M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3590.83)
siFlow : Timing analysis mode is single, using late cdB files
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via1_4' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via2_8' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via3_2' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via4_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via5_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via6_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via7_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via8_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
**WARN: (IMPEXT-2882):	Unable to find the resistance for via 'via9_0' in Cap table or LEF or OA files. The default value of 4.0 ohms is being assigned. To avoid this, check the Cap table and LEF and OA files, provide the resistance and read the files again.
Total number of fetched objects 3392
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3693.48 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3685.04 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:02.0 real=0:00:02.0 totSessionCpu=0:01:08 mem=3690.9M)

OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):|  0.153  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|  3397   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      3 (3)       |   -0.097   |      3 (3)       |
|   max_tran     |      2 (70)      |   -0.168   |      2 (70)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.590%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:07, real = 0:00:35, mem = 3656.8M, totSessionCpu=0:01:09 **
*** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.1/0:00:35.2 (0.2), totSession cpu/real = 0:01:09.0/0:01:44.6 (0.7), mem = 3656.8M
** INFO : this run is activating medium effort placeOptDesign flow
*** ExcludedClockNetOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:09.4/0:01:45.0 (0.7), mem = 3653.2M
*** Starting optimizing excluded clock nets MEM= 3653.2M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 3653.2M) ***
*** ExcludedClockNetOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:01:09.4/0:01:45.0 (0.7), mem = 3653.2M
The useful skew maximum allowed delay is: 0.2
*** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:09.8/0:01:45.4 (0.7), mem = 3657.3M
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

Footprint cell information for calculating maxBufDist
*info: There are 9 candidate Buffer cells
*info: There are 6 candidate Inverter cells


Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.1 (1.0), totSession cpu/real = 0:01:11.0/0:01:46.5 (0.7), mem = 3688.0M
Running new flow changes for HFN
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:11.2/0:01:46.8 (0.7), mem = 3663.3M
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
#InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.59%|        -|   0.000|   0.000|   0:00:00.0| 3692.6M|
|   69.59%|        -|   0.000|   0.000|   0:00:00.0| 3693.6M|
+---------+---------+--------+--------+------------+--------+

*** Finish pre-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=3693.6M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:01:13.0/0:01:48.6 (0.7), mem = 3689.0M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Begin: GigaOpt DRV Optimization
[GPS-DRV] number of DCLS groups: 0; maxIter: 2
GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 1.2 -numThreads 1 -largeScaleFixing -maxIter 2 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:13.5/0:01:49.1 (0.7), mem = 3663.4M
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
#InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     3|   127|    -0.21|     3|     3|    -0.11|     0|     0|     0|     0|     0.15|     0.00|       0|       0|       0| 69.59%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|    -1.16|       9|       0|       2| 69.67%| 0:00:00.0|  3714.3M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    -0.04|    -1.16|       0|       0|       0| 69.67%| 0:00:00.0|  3714.3M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.


*** Finish DRV Fixing (cpu=0:00:00.8 real=0:00:00.0 mem=3714.3M) ***

*** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:01:16.2/0:01:51.8 (0.7), mem = 3704.2M
End: GigaOpt DRV Optimization
GigaOpt DRV: restore maxLocalDensity to 0.98
**opt_design ... cpu = 0:00:14, real = 0:00:43, mem = 3681.5M, totSessionCpu=0:01:16 **

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:16.6/0:01:52.1 (0.7), mem = 3683.9M
*info: 1 don't touch net excluded
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 849864 no-driver nets excluded.
#InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
** GigaOpt Global Opt WNS Slack -0.043  TNS Slack -1.163 
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  -0.043|  -1.163|   69.67%|   0:00:00.0| 3727.5M|default_emulate_view|  default| u_systolic_array_top/buffer_counters_reg[17][4]/D  |
|   0.000|   0.000|   69.67%|   0:00:00.0| 3749.3M|                  NA|       NA| NA                                                 |
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=3749.4M) ***

*** Finish pre-CTS Setup Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=3749.4M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:05.0/0:00:05.0 (1.0), totSession cpu/real = 0:01:21.6/0:01:57.2 (0.7), mem = 3721.7M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
#InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
*** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:22.0/0:01:57.7 (0.7), mem = 3694.2M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.67
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.67%|        -|   0.000|   0.000|   0:00:00.0| 3746.1M|
Info: 1 don't touch net  excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
|   69.67%|        0|   0.000|   0.000|   0:00:00.0| 3747.5M|
|   69.67%|        0|   0.000|   0.000|   0:00:00.0| 3747.5M|
|   69.67%|        0|   0.000|   0.000|   0:00:01.0| 3747.5M|
|   69.67%|        1|   0.000|   0.000|   0:00:00.0| 3765.8M|
|   69.67%|        0|   0.000|   0.000|   0:00:00.0| 3765.8M|
|   69.67%|        0|   0.000|   0.000|   0:00:00.0| 3765.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.67
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.6) (real = 0:00:01.0) **
*** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:23.7/0:01:59.2 (0.7), mem = 3766.6M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:01, mem=3689.49M, totSessionCpu=0:01:24).
*** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:24.0/0:01:59.6 (0.7), mem = 3689.5M

*** Start incrementalPlace ***
No Views given, use default active views for adaptive view pruning
Active views:
  default_emulate_view
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.46 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 4461 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4461
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 2948 nets ( ignored 0 )
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   0  (Default)   2948 
[NR-eGR] Layer group 1: route 2948 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.53% V. EstWL: 2.742880e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)               (3)    OverCon
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        66( 0.95%)         1( 0.01%)   ( 0.96%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)        19( 0.28%)         0( 0.00%)   ( 0.28%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         1( 0.01%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ---------------------------------------------------------------
[NR-eGR]        Total        86( 0.15%)         1( 0.00%)   ( 0.16%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.94% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 3.47 MB )
Early Global Route congestion estimation runtime: 0.15 seconds, mem = 3695.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start
[spp] 0
*** Finished SKP initialization (cpu=0:00:00.5, real=0:00:01.0)***
SKP will use view:
  default_emulate_view
Iteration  6: Total net bbox = 1.716e+04 (8.70e+03 8.46e+03)
              Est.  stn bbox = 1.985e+04 (9.65e+03 1.02e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 3744.0M
Iteration  7: Total net bbox = 1.813e+04 (9.26e+03 8.87e+03)
              Est.  stn bbox = 2.084e+04 (1.02e+04 1.06e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 3740.3M
Iteration  8: Total net bbox = 1.977e+04 (1.01e+04 9.69e+03)
              Est.  stn bbox = 2.249e+04 (1.10e+04 1.14e+04)
              cpu = 0:00:00.6 real = 0:00:01.0 mem = 3739.3M
Iteration  9: Total net bbox = 2.189e+04 (1.11e+04 1.08e+04)
              Est.  stn bbox = 2.464e+04 (1.21e+04 1.26e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 3740.2M
Iteration 10: Total net bbox = 2.165e+04 (1.09e+04 1.08e+04)
              Est.  stn bbox = 2.438e+04 (1.18e+04 1.26e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 3740.6M
Move report: Timing Driven Placement moved 2221 insts, mean move: 8.69 um, max move: 43.15 um 
	Max move on inst (u_systolic_array_top/buffer_counters_reg[7][5]): (60.42, 96.04) --> (70.03, 129.59)

Finished Incremental Placement (cpu=0:00:04.6, real=0:00:04.0, mem=3739.9M)
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
*** Starting place_detail (0:01:29 mem=3731.4M) ***
Total net bbox length = 2.878e+04 (1.413e+04 1.465e+04) (ext = 1.572e+04)
Move report: Detail placement moved 2221 insts, mean move: 0.45 um, max move: 5.06 um 
	Max move on inst (u_systolic_array_top/g46535): (53.95, 25.34) --> (49.59, 24.64)
	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3735.7MB
Summary Report:
Instances moved: 2221 (out of 2221 movable)
Instances flipped: 0
Mean displacement: 0.45 um
Max displacement: 5.06 um (Instance: u_systolic_array_top/g46535) (53.954, 25.335) -> (49.59, 24.64)
	Length: 2 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: INV_X1
Physical-only instances moved: 0 (out of 0 movable physical-only)
Total net bbox length = 2.696e+04 (1.224e+04 1.472e+04) (ext = 1.524e+04)
Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 3735.9MB
*** Finished place_detail (0:01:29 mem=3735.9M) ***
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 4461
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 2948 nets ( ignored 0 )
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   0  (Default)   2948 
[NR-eGR] Layer group 1: route 2948 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.72% V. EstWL: 2.603720e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)        66( 0.95%)   ( 0.95%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         2( 0.03%)   ( 0.03%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        68( 0.12%)   ( 0.12%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.94% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.13 sec, Real: 0.14 sec, Curr Mem: 3.54 MB )
Early Global Route congestion estimation runtime: 0.14 seconds, mem = 3732.3M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 2469um, number of vias: 2581
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)             0   8767 
[NR-eGR]  metal2   (2V)          7530  11684 
[NR-eGR]  metal3   (3H)         11959   3939 
[NR-eGR]  metal4   (4V)          5163    428 
[NR-eGR]  metal5   (5H)          1921    567 
[NR-eGR]  metal6   (6V)          1898    176 
[NR-eGR]  metal7   (7H)           216     52 
[NR-eGR]  metal8   (8V)            67     54 
[NR-eGR]  metal9   (9H)            38      2 
[NR-eGR]  metal10  (10V)            3      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        28794  25669 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 26960um
[NR-eGR] Total length: 28794um, number of vias: 25669
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.30 seconds, mem = 3699.1M
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[hotspot] Hotspot report including placement blocked areas
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |         23.00 |         23.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis (blockage included): normalized max congestion hotspot area = 23.00, normalized total congestion hotspot area = 23.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 1 congestion hotspot bounding boxes and scores of normalized hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |    85.17     6.44    86.57   135.24 |       23.00   |             NA                |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
0 delay mode for cte disabled.

*** Finished incrementalPlace (cpu=0:00:05.9, real=0:00:06.0)***
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3659.3M)
Extraction called for design 'top' of instances=2221 and nets=864309 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 3660.660M)
**opt_design ... cpu = 0:00:28, real = 0:00:57, mem = 3659.7M, totSessionCpu=0:01:30 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3693.12)
Total number of fetched objects 3401
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3721.22 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3721.22 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:01.0 totSessionCpu=0:01:32 mem=3721.2M)
*** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:00:07.9/0:00:08.4 (0.9), totSession cpu/real = 0:01:31.9/0:02:07.9 (0.7), mem = 3683.3M
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -preCTS
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
#InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
*** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:33.2/0:02:09.2 (0.7), mem = 3685.8M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.67
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.67%|        -|   0.000|   0.000|   0:00:00.0| 3746.6M|
|   69.65%|        3|   0.000|   0.000|   0:00:02.0| 3790.4M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.65
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.5) (real = 0:00:02.0) **
*** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:01.6/0:00:01.6 (1.0), totSession cpu/real = 0:01:34.7/0:02:10.8 (0.7), mem = 3791.8M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=3705.54M, totSessionCpu=0:01:35).
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -ensureOneAreaReclaim -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
#InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
*** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:35.3/0:02:11.4 (0.7), mem = 3705.5M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.65
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.65%|        -|   0.000|   0.000|   0:00:00.0| 3749.9M|
|   69.65%|        0|   0.000|   0.000|   0:00:00.0| 3751.1M|
|   69.65%|        0|   0.000|   0.000|   0:00:00.0| 3752.7M|
|   69.65%|        0|   0.000|   0.000|   0:00:00.0| 3755.7M|
|   69.65%|        0|   0.000|   0.000|   0:00:00.0| 3757.7M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.65
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
*** Finished re-routing un-routed nets (3733.9M) ***

*** Finish Physical Update (cpu=0:00:02.1 real=0:00:02.0 mem=3734.3M) ***
*** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:01:38.2/0:02:14.2 (0.7), mem = 3735.8M
End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=3704.00M, totSessionCpu=0:01:38).
-opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
                                           # bool, default=false, private
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
*** DrvOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:01:39.2/0:02:15.3 (0.7), mem = 3708.0M
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
#InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.21|     0.00|       0|       0|       0| 69.65%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.21|     0.00|       2|       0|       0| 69.67%| 0:00:00.0|  3732.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.21|     0.00|       0|       0|       0| 69.67%| 0:00:00.0|  3732.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

SingleBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the net has large fanout.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:00.0 mem=3732.9M) ***

*** DrvOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:01:41.3/0:02:17.4 (0.7), mem = 3729.3M
End: GigaOpt postEco DRV Optimization
**WARN: (IMPOPT-7329):	Skipping place_detail due to user configuration.
Register exp ratio and priority group on 0 nets on 3401 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=2221 and nets=864311 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Grid density data update skipped
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3697.258M)
Skewing Data Summary (End_of_FINAL)

Skew summary for view default_emulate_view:
* Accumulated skew : count = 0

Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3715.26)
Total number of fetched objects 3401
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3737.92 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=3737.92 CPU=0:00:00.8 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:01:44 mem=3737.9M)
OPTC: user 20.0
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:42, real = 0:01:11, mem = 3692.6M, totSessionCpu=0:01:44 **

OptSummary:

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.214  |  0.214  |  0.445  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3397   |  1007   |  2395   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.666%
Routing Overflow: 0.00% H and 0.94% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |    0.153 |           |        0 |       69.59 |            |              | 0:00:02  |        3657 |    2 |   3 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        3663 |      |     |
| drv_fixing              |     0.000 |    0.153 |         0 |        0 |       69.59 |            |              | 0:00:02  |        3663 |      |     |
| drv_fixing_2            |     0.000 |   -0.043 |         0 |       -1 |       69.67 |            |              | 0:00:03  |        3682 |    0 |   0 |
| global_opt              |           |    0.266 |           |        0 |       69.67 |            |              | 0:00:05  |        3693 |      |     |
| area_reclaiming         |     0.000 |    0.266 |         0 |        0 |       69.67 |            |              | 0:00:02  |        3689 |      |     |
| incremental_replacement |           |          |           |          |             |      23.00 |        23.00 | 0:00:09  |        3695 |      |     |
| area_reclaiming_2       |     0.215 |    0.215 |         0 |        0 |       69.65 |            |              | 0:00:02  |        3706 |      |     |
| area_reclaiming_3       |     0.215 |    0.215 |         0 |        0 |       69.65 |            |              | 0:00:03  |        3704 |      |     |
| drv_eco_fixing          |     0.215 |    0.215 |         0 |        0 |       69.67 |            |              | 0:00:02  |        3710 |    0 |   0 |
| legalization            |           |          |           |          |             |            |              | 0:00:00  |        3710 |      |     |
| final_summary           |     0.214 |    0.214 |           |        0 |       69.67 |            |              | 0:00:03  |        3702 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**opt_design ... cpu = 0:00:44, real = 0:01:14, mem = 3701.6M, totSessionCpu=0:01:46 **
**WARN: (IMPOPT-3195):	Analysis mode has changed.
Type 'man IMPOPT-3195' for more detail.
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_prects
Info: final physical memory for 2 CRR processes is 1089.41MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Disable CTE adjustment.
Disable Layer aware incrSKP.
#optDebug: fT-D <X 1 0 0 0>
**place_opt_design ... cpu = 0:00:45, real = 0:01:21, mem = 3605.2M **
*** Finished GigaPlace ***

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          3  The Cap table file is not specified. Thi...
WARNING   IMPEXT-2882          9  Unable to find the resistance for via '%...
WARNING   IMPEXT-3530          3  The process node is not set. Use the com...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-3195          2  Analysis mode has changed.               
WARNING   IMPOPT-7329          1  Skipping place_detail due to user config...
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665          32  %s : Net has unplaced terms or is connec...
*** Message Summary: 52 warning(s), 0 error(s)

*** place_opt_design #1 [finish] () : cpu/real = 0:00:45.0/0:01:21.3 (0.6), totSession cpu/real = 0:01:46.6/0:02:30.4 (0.7), mem = 3605.2M
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   place_opt_design_opt
#% End place_opt_design (date=11/29 02:02:04, total cpu=0:00:45.6, real=0:01:22, peak res=3791.8M, current mem=3605.2M)
@file 45:
@file 46: # Check placement
@@file 47: check_place
Begin checking placement ... (start mem=3605.2M, init mem=3605.5M)
Overlapping with other instance:    6
*info: Placed = 2221          
*info: Unplaced = 0           
Placement Density:69.66%(6592/9462)
Placement Density (including fixed std cells):69.66%(6592/9462)
Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3606.0M)
@file 48:
@file 49: # Generate reports
@@file 50: report_area > $LAYOUT_REPORTS/area_prects.txt
@@file 51: report_power > $LAYOUT_REPORTS/power_prects.txt
env CDS_WORKAREA is set to /scratch/asicfab/a/vkevat/systolic_array_I2I/layout
@@file 52: time_design -pre_cts -slack_report > $LAYOUT_REPORTS/timing_setup_prects.txt
*** time_design #1 [finish] () : cpu/real = 0:00:01.0/0:00:01.1 (1.0), totSession cpu/real = 0:01:50.1/0:02:34.0 (0.7), mem = 3612.3M
@@file 53: time_design -pre_cts -hold -slack_report > $LAYOUT_REPORTS/timing_hold_prects.txt
*** time_design #2 [finish] () : cpu/real = 0:00:02.2/0:00:02.2 (1.0), totSession cpu/real = 0:01:52.3/0:02:36.2 (0.7), mem = 3574.4M
@@file 54: report_gate_count -out_file $LAYOUT_REPORTS/gates_prects.txt
Gate area 0.7980 um^2
[0] top Gates=8261 Cells=2221 Area=6592.3 um^2
@file 55: report_qor -format text -file $LAYOUT_REPORTS/qor_prects.txt
This command will be deprecated in future releases; please use report_metric.
@@file 56: report_route -summary > $LAYOUT_REPORTS/route_prects.txt
@file 57:
@file 58: # Early power rail analysis
@file 59: #source [ file join $LAYOUT_SCRIPTS early_power_rail.tcl ]
@file 60:
@file 61: # Early global route
@file 62: source [ file join $LAYOUT_SCRIPTS early_global_route.tcl ]
#@ Begin verbose source /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/early_global_route.tcl (pre)
@file 1: # Get global settings
@file 2: source ../global_variables.tcl
#@ Begin verbose source ../global_variables.tcl (pre)
@file 1: # Set current directory root as variable
@file 2: set ROOT [file normalize [file dirname [info script]]]
@file 3:
@file 4: # Base Nangate directory
@file 5: set NANGATE_BASE /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12
@file 6:
@file 7: # Set LIB and LEF folder
@file 8: set LIB_ROOT "$NANGATE_BASE/Front_End/Liberty/NLDM"
@file 9: set LEF_ROOT "$NANGATE_BASE/Back_End/lef"
@file 10:
@file 11: puts "ROOT = $ROOT"
ROOT = /scratch/asicfab/a/vkevat/systolic_array_I2I
@file 12: puts "LIB_ROOT = $LIB_ROOT"
LIB_ROOT = /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM
@file 13: puts "LEF_ROOT = $LEF_ROOT"
LEF_ROOT = /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef
@file 14:
@file 15: # Set modules and include folder
@file 16: set MODULES $ROOT/src/modules
@file 17: set INCLUDE $ROOT/src/include
@file 18: set TESTBENCH $ROOT/src/testbench
@file 19:
@file 20: # Set Synthesis Output Directory
@file 21: set SYNTH_OUT $ROOT/synthesis/outputs
@file 22:
@file 23: # Set Conformal directory
@file 24: set CONFRML $ROOT/lec
@file 25:
@file 26: # Set Layout Output Directory
@file 27: set LAYOUT_OUT $ROOT/layout/outputs
@file 28:
@file 29: # Set top module
@file 30: set TOP top
#@ End verbose source ../global_variables.tcl
@file 3:
@file 4: # Early global route settings
@file 5: # Top and bottom allowed layers for routing (M1 bottom, M10 top)
@file 6:
@@file 7: set_db route_early_global_bottom_routing_layer 1
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_bottom_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_bottom_routing_layer' instead.
@@file 8: set_db route_early_global_top_routing_layer 10
**WARN: (IMPPSP-1003):	Found use of 'route_early_global_top_routing_layer'. This will continue to work in this release; however, it is recommended to use 'design_top_routing_layer' instead.
@file 9:
@file 10: # Run early global route
@@file 11: route_early_global
#% Begin route_early_global (date=11/29 02:02:10, mem=3575.6M)
[NR-eGR] Started Early Global Route ( Curr Mem: 3.21 MB )
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.21 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 4857 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 93652
[NR-eGR] #PG Blockages       : 4857
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 2948 nets ( ignored 0 )
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   0  (Default)   2948 
[NR-eGR] Layer group 1: route 2948 net(s) in layer range [1, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.67% V. EstWL: 2.603300e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1 ( 1)        15( 0.62%)         3( 0.12%)         1( 0.04%)   ( 0.79%) 
[NR-eGR]  metal2 ( 2)        66( 0.95%)         0( 0.00%)         0( 0.00%)   ( 0.95%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         4( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total        85( 0.15%)         3( 0.01%)         1( 0.00%)   ( 0.15%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.94% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 2457um, number of vias: 1959
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)          2096   8926 
[NR-eGR]  metal2   (2V)          6884   6834 
[NR-eGR]  metal3   (3H)         10473   3840 
[NR-eGR]  metal4   (4V)          5060    436 
[NR-eGR]  metal5   (5H)          1970    567 
[NR-eGR]  metal6   (6V)          1845    178 
[NR-eGR]  metal7   (7H)           230     52 
[NR-eGR]  metal8   (8V)            67     54 
[NR-eGR]  metal9   (9H)            40      2 
[NR-eGR]  metal10  (10V)            3      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        28668  20889 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 26963um
[NR-eGR] Total length: 28668um, number of vias: 20889
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.38 sec, Real: 0.40 sec, Curr Mem: 3.21 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.39 sec, Real: 0.40 sec, Curr Mem: 3.21 MB )
#% End route_early_global (date=11/29 02:02:11, total cpu=0:00:00.6, real=0:00:01.0, peak res=3575.8M, current mem=3575.8M)
#@ End verbose source /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/early_global_route.tcl
@file 63:
@file 64: # Clock tree synthesis
@file 65: source [ file join $LAYOUT_SCRIPTS create_clock_tree.tcl ]
#@ Begin verbose source /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/create_clock_tree.tcl (pre)
@file 1: # Get global settings
@file 2: source ../global_variables.tcl
#@ Begin verbose source ../global_variables.tcl (pre)
@file 1: # Set current directory root as variable
@file 2: set ROOT [file normalize [file dirname [info script]]]
@file 3:
@file 4: # Base Nangate directory
@file 5: set NANGATE_BASE /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12
@file 6:
@file 7: # Set LIB and LEF folder
@file 8: set LIB_ROOT "$NANGATE_BASE/Front_End/Liberty/NLDM"
@file 9: set LEF_ROOT "$NANGATE_BASE/Back_End/lef"
@file 10:
@file 11: puts "ROOT = $ROOT"
ROOT = /scratch/asicfab/a/vkevat/systolic_array_I2I
@file 12: puts "LIB_ROOT = $LIB_ROOT"
LIB_ROOT = /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Front_End/Liberty/NLDM
@file 13: puts "LEF_ROOT = $LEF_ROOT"
LEF_ROOT = /package/eda/cells/NanGate_45nm_OCL_v2010_12/pdk_v1.3_v2010_12/NangateOpenCellLibrary_PDKv1_3_v2010_12/Back_End/lef
@file 14:
@file 15: # Set modules and include folder
@file 16: set MODULES $ROOT/src/modules
@file 17: set INCLUDE $ROOT/src/include
@file 18: set TESTBENCH $ROOT/src/testbench
@file 19:
@file 20: # Set Synthesis Output Directory
@file 21: set SYNTH_OUT $ROOT/synthesis/outputs
@file 22:
@file 23: # Set Conformal directory
@file 24: set CONFRML $ROOT/lec
@file 25:
@file 26: # Set Layout Output Directory
@file 27: set LAYOUT_OUT $ROOT/layout/outputs
@file 28:
@file 29: # Set top module
@file 30: set TOP top
#@ End verbose source ../global_variables.tcl
@file 3:
@file 4: # NDR for clock tree tracks (double spacing+width)
@@file 5: create_route_rule -name NDR_ClockTree \
 -width {metal1 0.12 metal2 0.16 metal3 0.16 metal4 0.16 metal5 0.16 metal6 0.16 metal7 0.16 metal8 0.16 metal9 0.16 metal10 0.44 } \
 -spacing {metal1 0.12 metal2 0.14 metal3 0.14 metal4 0.14 metal5 0.14 metal6 0.14 metal7 0.14 metal8 0.14 metal9 0.14 metal10 0.4} \

@file 9: # Clock tree configuration:
@file 10: # Routing on layers 9-5 and in between
@@file 11: create_route_type -name ClockTrack -top_preferred_layer 9 -bottom_preferred_layer 5 -route_rule NDR_ClockTree
@file 12:
@file 13: # Timing targets and track types
@file 14: # max skew 100 ps (0.1 TU), max transition time 150 ps (0.15 TU)
@@file 15: set_db cts_route_type_leaf ClockTrack
@@file 16: set_db cts_route_type_trunk ClockTrack
@@file 17: set_db cts_target_skew 0.1
@@file 18: set_db cts_target_max_transition_time 0.15
@file 19:
@file 20: # Save all constraints (above + SDC)
@@file 21: create_clock_tree_spec -out_file $LAYOUT_OUT/clocktree.spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Wrote: /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/outputs/clocktree.spec
@file 22:
@file 23: # Design clock tree
@@file 24: clock_opt_design
*** clock_opt_design #1 [begin] () : totSession cpu/real = 0:01:53.7/0:02:37.7 (0.7), mem = 3580.3M
**INFO: User's settings:
delaycal_default_net_delay                                     1000ps
delaycal_default_net_load                                      0.5pf
delaycal_enable_high_fanout                                    true
delaycal_enable_ideal_seq_async_pins                           false
delaycal_eng_enablepreplacedflow                               false
delaycal_ignore_net_load                                       false
delaycal_input_transition_delay                                0.1ps
delaycal_socv_accuracy_mode                                    low
delaycal_use_default_delay_limit                               1000
setAnalysisMode -virtualIPO                                    false
setDelayCalMode -engine                                        aae
extract_rc_engine                                              pre_route
opt_area_recovery                                              default
opt_drv                                                        true
opt_drv_margin                                                 0.0
opt_effort                                                     high
opt_leakage_to_dynamic_ratio                                   1.0
opt_power_effort                                               none
opt_remove_redundant_insts                                     true
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_view_pruning_hold_views_active_list                        { default_emulate_view }
opt_view_pruning_setup_views_active_list                       { default_emulate_view }
opt_view_pruning_setup_views_persistent_list                   { default_emulate_view}
opt_view_pruning_tdgr_setup_views_persistent_list              { default_emulate_view}
place_design_floorplan_mode                                    false
place_design_refine_place                                      true
place_global_cong_effort                                       auto
place_global_place_io_pins                                     true
route_extract_third_party_compatible                           false
route_global_exp_timing_driven_std_delay                       10.2
route_early_global_bottom_routing_layer                        1
route_early_global_top_routing_layer                           10
getAnalysisMode -virtualIPO                                    false
getDelayCalMode -engine                                        aae
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -virtualIPO                                    false
Hard fence disabled
*** Starting place_detail (0:01:54 mem=3580.6M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 3.408%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=3580.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3581.6MB
Summary Report:
Instances moved: 0 (out of 2221 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances moved: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 3581.8MB
*** Finished place_detail (0:01:54 mem=3581.8M) ***
ccopt_args: 
Turning off fast DC mode.
Runtime...
(clock_opt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
(clock_opt_design): create_ccopt_clock_tree_spec
Creating clock tree spec for modes (timing configs): default_emulate_constraint_mode
cts_spec_config_create_generator_skew_groups=true: create_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Analyzing clock structure...
Analyzing clock structure done.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Extracting original clock gating for clk...
  clock_tree clk contains 915 sinks and 0 clock gates.
Extracting original clock gating for clk done.
The skew group clk/default_emulate_constraint_mode was created. It contains 915 sinks and 1 sources.
Checking clock tree convergence...
Checking clock tree convergence done.
Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the attribute cts_change_fences_to_guides has been set to false.
Set place::cacheFPlanSiteMark to 1
'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
Using CCOpt effort standard.
Updating ideal nets and annotations...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.8 real=0:00:00.8)
CCOpt::Phase::Initialization...
Check Prerequisites...
Leaving CCOpt scope - CheckPlace...
Begin checking placement ... (start mem=3614.8M, init mem=3614.8M)
Overlapping with other instance:    6
*info: Placed = 2221          
*info: Unplaced = 0           
Placement Density:69.66%(6592/9462)
Placement Density (including fixed std cells):69.66%(6592/9462)
Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3614.9M)
**WARN: (IMPCCOPT-2030):	Found placement violations. Run check_place for more details.
Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.1 real=0:00:00.1)
Innovus will update I/O latencies
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Ignoring AAE DB Resetting ...
No differences between SDC and CTS ideal net status found.
No differences between SDC and CTS transition time annotations found.
No differences between SDC and CTS delay annotations found.
Reset timing graph...
Ignoring AAE DB Resetting ...
Reset timing graph done.
Found 1 ideal nets, 1 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.

Check Prerequisites done. (took cpu=0:00:00.5 real=0:00:00.6)
CCOpt::Phase::Initialization done. (took cpu=0:00:00.5 real=0:00:00.6)
Executing ccopt post-processing.
Synthesizing clock trees with CCOpt...
*** CTS #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:01:56.4/0:02:40.5 (0.7), mem = 3618.3M
CCOpt::Phase::PreparingToBalance...
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Leaving CCOpt scope - optDesignGlobalRouteStep...
**ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
Type 'man IMPEXT-2827' for more detail.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 4857 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 93652
[NR-eGR] #PG Blockages       : 4857
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 2948 nets ( ignored 0 )
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   0  (Default)   2948 
[NR-eGR] Layer group 1: route 2948 net(s) in layer range [1, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.67% V. EstWL: 2.603300e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1 ( 1)        15( 0.62%)         3( 0.12%)         1( 0.04%)   ( 0.79%) 
[NR-eGR]  metal2 ( 2)        66( 0.95%)         0( 0.00%)         0( 0.00%)   ( 0.95%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         4( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total        85( 0.15%)         3( 0.01%)         1( 0.00%)   ( 0.15%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.94% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 2457um, number of vias: 1959
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)          2096   8926 
[NR-eGR]  metal2   (2V)          6884   6834 
[NR-eGR]  metal3   (3H)         10473   3840 
[NR-eGR]  metal4   (4V)          5060    436 
[NR-eGR]  metal5   (5H)          1970    567 
[NR-eGR]  metal6   (6V)          1845    178 
[NR-eGR]  metal7   (7H)           230     52 
[NR-eGR]  metal8   (8V)            67     54 
[NR-eGR]  metal9   (9H)            40      2 
[NR-eGR]  metal10  (10V)            3      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        28668  20889 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 26963um
[NR-eGR] Total length: 28668um, number of vias: 20889
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.37 sec, Real: 0.39 sec, Curr Mem: 3.24 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.38 sec, Real: 0.39 sec, Curr Mem: 3.24 MB )
Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:00.6 real=0:00:00.7)
Legalization setup...
Using cell based legalization.
Initializing placement interface...
  Use check_library -place or consult logv if problems occur.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Initializing placement interface done.
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
Leaving CCOpt scope - Initializing placement interface...
Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[PSP]    Load db... (mem=3.2M)
[PSP]    Read data from FE... (mem=3.2M)
[PSP]    Done Read data from FE (cpu=0.006s, mem=3.2M)

[PSP]    Done Load db (cpu=0.006s, mem=3.2M)

[PSP]    Constructing placeable region... (mem=3.2M)
[PSP]    Compute region effective width... (mem=3.2M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=3.2M)

[PSP]    Done Constructing placeable region (cpu=0.001s, mem=3.2M)

Legalization setup done. (took cpu=0:00:00.3 real=0:00:00.3)
Validating CTS configuration...
Checking module port directions...
Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
Non-default attributes:
  Public non-default attributes:
    cts_merge_clock_gates is set for at least one object
    cts_merge_clock_logic is set for at least one object
    cts_route_type is set for at least one object
    cts_target_max_transition_time is set for at least one object
    cts_target_max_transition_time_sdc is set for at least one object
    cts_target_skew is set for at least one object
  No private non-default attributes
**ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
Type 'man IMPEXT-2827' for more detail.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M9. As a result, an RC of wire width '1600' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '880' on M10. As a result, an RC of wire width '1600' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M9. As a result, an RC of wire width '1600' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
Route type trimming info:
  The following route types were modified by the autotrimmer:
    ClockTrack (metal5-metal9) was replaced by ClockTrack_ccopt_autotrimmed (metal7-metal8);
      Layer metal9 is trimmed off because its RC characteristic is very different from its adjacent layers.
      Layers metal5 metal6 are trimmed off because their RC characteristic are not good.
  To disable this behavior, either reduce the range of allowed layers or set the property "cts_route_type_auto_trim" to false.
Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 3 cells
Original list had 3 cells:
CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
Library trimming was not able to trim any cells:
CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of base_cells to use with the inverter_cells attribute.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
Clock tree balancer configuration for clock_tree clk:
Non-default attributes:
  Public non-default attributes:
    cts_merge_clock_gates: true (default: false)
    cts_merge_clock_logic: true (default: false)
    cts_route_type (leaf): ClockTrack_ccopt_autotrimmed (default: default)
    cts_route_type (top): default_route_type_nonleaf (default: default)
    cts_route_type (trunk): ClockTrack_ccopt_autotrimmed (default: default)
  No private non-default attributes
For power domain auto-default:
  Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1
  Inverters:   
  Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1
  Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1
  Unblocked area available for placement of any clock cells in power_domain auto-default: 9462.684um^2
Top Routing info:
  Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
  Unshielded; Mask Constraint: 0; Source: cts_route_type.
Trunk/Leaf Routing info:
  Route-type name: ClockTrack_ccopt_autotrimmed; Top/bottom preferred layer name: metal8/metal7; 
  Non-default rule name: NDR_ClockTree; Unshielded; Mask Constraint: 0; Source: cts_route_type.
For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
  Slew time target (leaf):    0.150ns
  Slew time target (trunk):   0.150ns
  Slew time target (top):     0.150ns (Note: no nets are considered top nets in this clock tree)
  Buffer unit delay: 0.056ns
  Buffer max distance: 785.679um
Fastest wire driving cells and distances:
  Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=785.679um, saturatedSlew=0.109ns, speed=4141.692um per ns, cellArea=1.693um^2 per 1000um}
  Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=1412.667um, saturatedSlew=0.110ns, speed=7315.727um per ns, cellArea=5.461um^2 per 1000um}
  Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=1420.984um, saturatedSlew=0.110ns, speed=7534.380um per ns, cellArea=4.867um^2 per 1000um}


Logic Sizing Table:

----------------------------------------------------------
Cell    Instance count    Source    Eligible library cells
----------------------------------------------------------
  (empty table)
----------------------------------------------------------


Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
 Created from constraint modes: {[]}
  Sources:                     pin clk
  Total number of sinks:       915
  Delay constrained sinks:     915
  Constrains:                  default
  Non-leaf sinks:              0
  Ignore pins:                 0
 Timing corner default_emulate_delay_corner:both.late:
  Skew target:                 0.100ns
Primary reporting skew groups are:
skew_group clk/default_emulate_constraint_mode with 915 clock sinks
Found 0/0 (-nan%) clock tree instances with fixed placement status.


Constraint summary
==================

Transition constraints are active in the following delay corners:

default_emulate_delay_corner:both.late

Cap constraints are active in the following delay corners:

default_emulate_delay_corner:both.late

Transition constraint summary:

-------------------------------------------------------------------------------------------------------------
Delay corner                                        Target (ns)    Num pins    Target source    Clock tree(s)
-------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.late (primary)         -            -              -                -
                       -                               0.150        17563      explicit         all
-------------------------------------------------------------------------------------------------------------

Capacitance constraint summary:

------------------------------------------------------------------------------------------------------------------------
Delay corner                                        Limit (fF)    Num nets    Target source                Clock tree(s)
------------------------------------------------------------------------------------------------------------------------
default_emulate_delay_corner:both.late (primary)        -            -                    -                      -
                       -                             181.885        8324      library_or_sdc_constraint    all
------------------------------------------------------------------------------------------------------------------------


Clock DAG stats initial state:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
  misc counts      : r=1, pp=8323, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=211.635um, total=211.635um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.

Ideal and dont_touch net fanout counts:

-----------------------------------------------------------
Min fanout    Max fanout    Number of ideal/dont_touch nets
-----------------------------------------------------------
      1            10                      0
     11           100                      0
    101          1000                      1
   1001         10000                      0
  10001           +                        0
-----------------------------------------------------------

Top ideal and dont_touch nets by fanout:

---------------------
Net name    Fanout ()
---------------------
clk            915
---------------------


No dont_touch hnets found in the clock tree

Total number of dont_touch hpins in the clock network: 8323
  Large numbers of dont_touch hpins may damage runtime and QoR.
  Use report_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.

Summary of reasons for dont_touch hpins in the clock network:

----------------------------
Reason                 Count
----------------------------
hnet_set_dont_touch    8323
----------------------------

Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0

Summary of dont_touch hpins in the clock network representing physical hierarchy:

---------------------
Type            Count
---------------------
ilm                0
partition          0
power_domain       0
fence              0
none            8323
---------------------
Total           8323
---------------------

Checking for illegal sizes of clock logic instances...
Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
Validating CTS configuration done. (took cpu=0:00:01.6 real=0:00:01.7)
CCOpt configuration status: all checks passed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude...
    Adding exclusion drivers (these will be instances of the smallest area library cells).
  No exclusion drivers are needed.
Adding exclusion drivers to pins that are cts_sink_type_effective exclude done.
Antenna diode management...
  Found 0 antenna diodes in the clock trees.
  
Antenna diode management done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.
Adding driver cells for primary IOs...
Adding driver cells for primary IOs done.

----------------------------------------------------------------------------------------------
CCOpt reported the following when adding drivers below input ports and above output ports     
----------------------------------------------------------------------------------------------
  (empty table)
----------------------------------------------------------------------------------------------


Adding driver cell for primary IO roots...
Adding driver cell for primary IO roots done.
Maximizing clock DAG abstraction...
  Removing clock DAG drivers
Maximizing clock DAG abstraction done.
CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:13.4 real=0:00:13.5)
Synthesizing clock trees...
  Preparing To Balance...
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Merging duplicate siblings in DAG...
    Clock DAG stats before merging:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=211.635um, total=211.635um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before merging
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Merging duplicate clock dag driver clones in DAG...
    Merging duplicate clock dag driver clones in DAG done.
    
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Merging duplicate siblings in DAG done.
  Applying movement limits...
  Applying movement limits done.
  Preparing To Balance done. (took cpu=0:00:09.2 real=0:00:09.1)
  CCOpt::Phase::Construction...
  Stage::Clustering...
  Clustering...
    Initialize for clustering...
    Clock DAG stats before clustering:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=211.635um, total=211.635um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   before clustering
    Computing max distances from locked parents...
      Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
    Computing max distances from locked parents done.
    Preplacing multi-input logics...
    Preplacing multi-input logics done. (took cpu=0:00:00.0 real=0:00:00.0)
    Computing optimal clock node locations...
    : ...20% ...40% ...60% ...80% ...100% 
    Computing optimal clock node locations done. (took cpu=0:00:00.4 real=0:00:00.4)
    Initialize for clustering done. (took cpu=0:00:00.6 real=0:00:00.6)
    Bottom-up phase...
    Clustering bottom-up starting from leaves...
      Clustering clock_tree clk...
      Clustering clock_tree clk done.
    Clustering bottom-up starting from leaves done.
    Rebuilding the clock tree after clustering...
    Rebuilding the clock tree after clustering done.
    Clock DAG stats after bottom-up phase:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=211.635um, total=211.635um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   after bottom-up phase
    Bottom-up phase done. (took cpu=0:00:00.6 real=0:00:00.6)
    Legalizing clock trees...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Commiting net attributes....
    Commiting net attributes. done.
    Leaving CCOpt scope - ClockRefiner...
    Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
*** Starting place_detail (0:02:29 mem=3618.1M) ***
Total net bbox length = 2.696e+04 (1.224e+04 1.472e+04) (ext = 1.524e+04)
Move report: Detail placement moved 3 insts, mean move: 0.51 um, max move: 0.95 um 
	Max move on inst (u_systolic_array_top/g46826__2802): (44.46, 103.04) --> (43.51, 103.04)
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 3619.5MB
Summary Report:
Instances moved: 3 (out of 2221 movable)
Instances flipped: 0
Mean displacement: 0.51 um
Max displacement: 0.95 um (Instance: u_systolic_array_top/g46826__2802) (44.46, 103.04) -> (43.51, 103.04)
	Length: 5 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: OAI22_X1
Physical-only instances moved: 0 (out of 0 movable physical-only)
Total net bbox length = 2.696e+04 (1.225e+04 1.472e+04) (ext = 1.524e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3619.5MB
*** Finished place_detail (0:02:30 mem=3619.5M) ***
    ClockRefiner summary
    All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 915).
    Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.6 real=0:00:00.6)
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Leaving CCOpt scope - Cleaning up placement interface...
    Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
    
    Clock tree legalization - Histogram:
    ====================================
    
    --------------------------------
    Movement (um)    Number of cells
    --------------------------------
      (empty table)
    --------------------------------
    
    
    Clock tree legalization - There are no Movements:
    =================================================
    
    ---------------------------------------------
    Movement (um)    Desired     Achieved    Node
                     location    location    
    ---------------------------------------------
      (empty table)
    ---------------------------------------------
    
    Legalizing clock trees done. (took cpu=0:00:09.8 real=0:00:09.9)
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
    Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
    Clock DAG stats after 'Clustering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=211.635um, total=211.635um
    Clock DAG net violations after 'Clustering':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'Clustering':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Clustering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Clustering done. (took cpu=0:00:11.2 real=0:00:11.3)
  Looking for fanout violations...
  Looking for fanout violations done.
  Fixing fanout violations...
    Fixed 0 fanout violations using 0 drivers. Unable to fix 2 violations.
    Clock DAG stats after 'Fixing fanout violations':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=211.635um, total=211.635um
    Clock DAG net violations after 'Fixing fanout violations':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'Fixing fanout violations':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'Fixing fanout violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing fanout violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing fanout violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing clustering added virtual delays...
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
  Removing clustering added virtual delays done.
  CongRepair After Initial Clustering...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Leaving CCOpt scope - Early Global Route...
  Clock implementation routing...
Net route status summary:
  Clock:         1 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
  Non-clock: 864310 (unrouted=861363, trialRouted=2947, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=861342, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR only...
      Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Early global route reroute 1 out of 2948 routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 8655 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8655
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 2948 nets ( ignored 2947 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   0  (Default)      1 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.249800e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 2462um, number of vias: 2383
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   915 
[NR-eGR]  metal2   (2V)          1140  1173 
[NR-eGR]  metal3   (3H)           996   261 
[NR-eGR]  metal4   (4V)           280    32 
[NR-eGR]  metal5   (5H)            45     2 
[NR-eGR]  metal6   (6V)             1     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         2462  2383 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 212um
[NR-eGR] Total length: 2462um, number of vias: 2383
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2462um, number of vias: 2383
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)          1826   8887 
[NR-eGR]  metal2   (2V)          6980   7222 
[NR-eGR]  metal3   (3H)         10503   3881 
[NR-eGR]  metal4   (4V)          5163    468 
[NR-eGR]  metal5   (5H)          2015    569 
[NR-eGR]  metal6   (6V)          1846    178 
[NR-eGR]  metal7   (7H)           230     52 
[NR-eGR]  metal8   (8V)            67     54 
[NR-eGR]  metal9   (9H)            40      2 
[NR-eGR]  metal10  (10V)            3      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        28673  21313 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 26965um
[NR-eGR] Total length: 28673um, number of vias: 21313
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.32 sec, Real: 0.33 sec, Curr Mem: 3.28 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.33 sec, Real: 0.34 sec, Curr Mem: 3.28 MB )
      Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
    Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
  Non-clock: 864310 (unrouted=861363, trialRouted=2947, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=861342, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

  Clock implementation routing done.
  CCOpt: Starting congestion repair using flow wrapper...
    Congestion Repair...
*** IncrReplace #1 [begin] (CTS #1 / clock_opt_design #1) : totSession cpu/real = 0:02:49.1/0:03:33.3 (0.8), mem = 3621.0M
Info: Enable timing driven in postCTS congRepair.

*** Start incrementalPlace ***
Effort level <high> specified for tdgp_reg2reg_default path_group
No Views given, use default active views for adaptive view pruning
Active views:
  default_emulate_view
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.30 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 4857 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 93652
[NR-eGR] #PG Blockages       : 4857
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 3647
[NR-eGR] Read 2948 nets ( ignored 1 )
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   0  (Default)   2947 
[NR-eGR] Layer group 1: route 2947 net(s) in layer range [1, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.90% V. EstWL: 2.381680e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)             (5-6)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1 ( 1)        15( 0.62%)         3( 0.12%)         1( 0.04%)   ( 0.79%) 
[NR-eGR]  metal2 ( 2)        66( 0.95%)         0( 0.00%)         0( 0.00%)   ( 0.95%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         4( 0.06%)         0( 0.00%)         0( 0.00%)   ( 0.06%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total        85( 0.15%)         3( 0.01%)         1( 0.00%)   ( 0.15%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.94% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 3.31 MB )
Early Global Route congestion estimation runtime: 0.19 seconds, mem = 3638.0M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)

=== incrementalPlace Internal Loop 1 ===
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   incrNP_iter_start
[spp] 0
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Extraction called for design 'top' of instances=2221 and nets=864311 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
**ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
Type 'man IMPEXT-2827' for more detail.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3642.793M)
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3661.09)
Total number of fetched objects 3401
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3690.41 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3690.41 CPU=0:00:00.7 REAL=0:00:00.0)
*** Finished SKP initialization (cpu=0:00:01.8, real=0:00:02.0)***
SKP will use view:
  default_emulate_view
Iteration  7: Total net bbox = 1.848e+04 (9.52e+03 8.97e+03)
              Est.  stn bbox = 2.120e+04 (1.05e+04 1.07e+04)
              cpu = 0:00:00.4 real = 0:00:01.0 mem = 3711.6M
Iteration  8: Total net bbox = 2.004e+04 (1.03e+04 9.78e+03)
              Est.  stn bbox = 2.276e+04 (1.12e+04 1.15e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 3708.2M
Iteration  9: Total net bbox = 2.196e+04 (1.12e+04 1.08e+04)
              Est.  stn bbox = 2.469e+04 (1.22e+04 1.25e+04)
              cpu = 0:00:00.7 real = 0:00:01.0 mem = 3710.0M
Iteration 10: Total net bbox = 2.163e+04 (1.10e+04 1.06e+04)
              Est.  stn bbox = 2.436e+04 (1.20e+04 1.24e+04)
              cpu = 0:00:00.5 real = 0:00:00.0 mem = 3715.0M
Move report: Timing Driven Placement moved 2221 insts, mean move: 2.79 um, max move: 11.53 um 
	Max move on inst (u_systolic_array_top/sys_array/row[0].col[14].pe/u_fp32_mac/U_ADD/v3_reg): (47.50, 68.04) --> (53.41, 73.66)

Finished Incremental Placement (cpu=0:00:05.6, real=0:00:05.0, mem=3714.3M)
*** Starting place_detail (0:02:55 mem=3701.9M) ***
Total net bbox length = 2.886e+04 (1.432e+04 1.454e+04) (ext = 1.598e+04)
Move report: Detail placement moved 2221 insts, mean move: 0.34 um, max move: 3.63 um 
	Max move on inst (u_systolic_array_top/g47133__1705): (43.31, 28.85) --> (46.93, 28.84)
	Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3706.8MB
Summary Report:
Instances moved: 2221 (out of 2221 movable)
Instances flipped: 0
Mean displacement: 0.34 um
Max displacement: 3.63 um (Instance: u_systolic_array_top/g47133__1705) (43.308, 28.848) -> (46.93, 28.84)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: NAND3_X1
Physical-only instances moved: 0 (out of 0 movable physical-only)
Total net bbox length = 2.839e+04 (1.375e+04 1.464e+04) (ext = 1.604e+04)
Runtime: CPU: 0:00:00.2 REAL: 0:00:01.0 MEM: 3706.8MB
*** Finished place_detail (0:02:56 mem=3706.8M) ***
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 93652
[NR-eGR] #PG Blockages       : 4857
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 3647
[NR-eGR] Read 2948 nets ( ignored 1 )
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   0  (Default)   2947 
[NR-eGR] Layer group 1: route 2947 net(s) in layer range [1, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.91% V. EstWL: 2.505720e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon           OverCon           OverCon            
[NR-eGR]                         #Gcell            #Gcell            #Gcell     %Gcell
[NR-eGR]        Layer             (1-2)             (3-4)               (5)    OverCon
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]  metal1 ( 1)        17( 0.70%)         3( 0.12%)         2( 0.08%)   ( 0.91%) 
[NR-eGR]  metal2 ( 2)        65( 0.93%)         0( 0.00%)         0( 0.00%)   ( 0.93%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         1( 0.01%)         0( 0.00%)         0( 0.00%)   ( 0.01%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)         0( 0.00%)         0( 0.00%)   ( 0.00%) 
[NR-eGR] --------------------------------------------------------------------------------
[NR-eGR]        Total        83( 0.14%)         3( 0.01%)         2( 0.00%)   ( 0.15%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.93% V
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.17 sec, Real: 0.18 sec, Curr Mem: 3.43 MB )
Early Global Route congestion estimation runtime: 0.18 seconds, mem = 3702.6M
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)          1715   8859 
[NR-eGR]  metal2   (2V)          6684   7455 
[NR-eGR]  metal3   (3H)         12025   3992 
[NR-eGR]  metal4   (4V)          5398    428 
[NR-eGR]  metal5   (5H)          2103    534 
[NR-eGR]  metal6   (6V)          1752    178 
[NR-eGR]  metal7   (7H)           224     51 
[NR-eGR]  metal8   (8V)            64     54 
[NR-eGR]  metal9   (9H)            41      2 
[NR-eGR]  metal10  (10V)            2      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        30007  21553 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 28390um
[NR-eGR] Total length: 30007um, number of vias: 21553
[NR-eGR] --------------------------------------------------------------------------
Early Global Route wiring runtime: 0.30 seconds, mem = 3677.9M

*** Finished incrementalPlace (cpu=0:00:07.0, real=0:00:07.0)***
*** IncrReplace #1 [finish] (CTS #1 / clock_opt_design #1) : cpu/real = 0:00:07.0/0:00:07.1 (1.0), totSession cpu/real = 0:02:56.1/0:03:40.4 (0.8), mem = 3677.3M
    Congestion Repair done. (took cpu=0:00:07.1 real=0:00:07.1)
  CCOpt: Starting congestion repair using flow wrapper done.
  Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:08.0 real=0:00:08.1)
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=2221 and nets=864311 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
**ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
Type 'man IMPEXT-2827' for more detail.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3635.688M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.2 real=0:00:00.2)
  Clock DAG stats after clustering cong repair call:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
    misc counts      : r=1, pp=8323, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
    sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
    wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
  Clock DAG net violations after clustering cong repair call:
    Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
  Clock DAG primary half-corner transition distribution after clustering cong repair call:
    Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Primary reporting skew groups after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after clustering cong repair call:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CongRepair After Initial Clustering done. (took cpu=0:00:17.4 real=0:00:17.4)
  Stage::Clustering done. (took cpu=0:00:37.6 real=0:00:37.8)
  Stage::DRV Fixing...
  Fixing clock tree slew time and max cap violations...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
    Skew group summary after 'Fixing clock tree slew time and max cap violations':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.1 real=0:00:00.1)
  Fixing clock tree slew time and max cap violations - detailed pass...
    Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
    Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::DRV Fixing done. (took cpu=0:00:00.2 real=0:00:00.2)
  Stage::Insertion Delay Reduction...
  Removing unnecessary root buffering...
    Clock DAG stats after 'Removing unnecessary root buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations after 'Removing unnecessary root buffering':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
    Skew group summary after 'Removing unnecessary root buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing unconstrained drivers...
    Clock DAG stats after 'Removing unconstrained drivers':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations after 'Removing unconstrained drivers':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
    Skew group summary after 'Removing unconstrained drivers':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing unconstrained drivers done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing insertion delay 1...
    Clock DAG stats after 'Reducing insertion delay 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations after 'Reducing insertion delay 1':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
    Skew group summary after 'Reducing insertion delay 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing insertion delay 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Removing longest path buffering...
    Clock DAG stats after 'Removing longest path buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations after 'Removing longest path buffering':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
    Skew group summary after 'Removing longest path buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Removing longest path buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing delay of long paths...
    Clock DAG stats after 'Reducing delay of long paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations after 'Reducing delay of long paths':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'Reducing delay of long paths':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'Reducing delay of long paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing delay of long paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing delay of long paths done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Insertion Delay Reduction done. (took cpu=0:00:00.4 real=0:00:00.4)
  CCOpt::Phase::Construction done. (took cpu=0:00:38.2 real=0:00:38.4)
  CCOpt::Phase::Implementation...
  Stage::Reducing Power...
  Improving clock tree routing...
    Iteration 1...
    Iteration 1 done.
    Clock DAG stats after 'Improving clock tree routing':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations after 'Improving clock tree routing':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
    Skew group summary after 'Improving clock tree routing':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 1...
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 1':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations after 'Reducing clock tree power 1':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
    Skew group summary after 'Reducing clock tree power 1':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 1 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reducing clock tree power 2...
    Clock DAG stats after 'Reducing clock tree power 2':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations after 'Reducing clock tree power 2':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 2':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 2 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Reducing Power done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Balancing...
  Improving subtree skew...
    Clock DAG stats after 'Improving subtree skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations after 'Improving subtree skew':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'Improving subtree skew':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'Improving subtree skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving subtree skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving subtree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Offloading subtrees by buffering...
    Clock DAG stats after 'Offloading subtrees by buffering':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations after 'Offloading subtrees by buffering':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'Offloading subtrees by buffering':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'Offloading subtrees by buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Offloading subtrees by buffering':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Offloading subtrees by buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
  AdjustingMinPinPIDs for balancing...
    Approximately balancing fragments step...
      Resolve constraints - Approximately balancing fragments...
      Resolving skew group constraints...
        Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
      Resolving skew group constraints done.
      Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
      Estimate delay to be added in balancing - Approximately balancing fragments...
      Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
      Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.0 real=0:00:00.0)
      Approximately balancing fragments...
        Moving gates to improve sub-tree skew...
          Tried: 2 Succeeded: 0
          Clock DAG stats after 'Moving gates to improve sub-tree skew':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
            misc counts      : r=1, pp=8323, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
            sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
            wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
          Clock DAG net violations after 'Moving gates to improve sub-tree skew':
            Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
          Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
            Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Moving gates to improve sub-tree skew done. (took cpu=0:00:00.1 real=0:00:00.1)
        Approximately balancing fragments bottom up...
          Clock DAG stats after 'Approximately balancing fragments bottom up':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
            misc counts      : r=1, pp=8323, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
            sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
            wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
          Clock DAG net violations after 'Approximately balancing fragments bottom up':
            Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
          Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
            Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        Approximately balancing fragments bottom up done. (took cpu=0:00:00.1 real=0:00:00.1)
        
        Virtual Delay Histogram:
        
        ---------
        Histogram
        ---------
        {}
        ---------
        
        Virtual delay statistics:
        
        --------------------------------------------------
        Mean     Min    Max     Std. Dev    Count    Total
        --------------------------------------------------
        0.000    inf    -inf     0.000      0.000    0.000
        --------------------------------------------------
        
        Biggest Virtual delays:
        
        ---------------------------------------
        Virtual    Clock Tree    Pin    Pre-CTS
        Delay                           net
        ---------------------------------------
          (empty table)
        ---------------------------------------
        
        Approximately balancing fragments, wire and cell delays...
        Approximately balancing fragments, wire and cell delays, iteration 1...
          Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
            misc counts      : r=1, pp=8323, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
            sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
            wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
          Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1:
            Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
          Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
            Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Approximately balancing fragments, wire and cell delays, iteration 1 done.
        Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
      Approximately balancing fragments done.
      Clock DAG stats after 'Approximately balancing fragments step':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
        misc counts      : r=1, pp=8323, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
        sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
        wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
      Clock DAG net violations after 'Approximately balancing fragments step':
        Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
      Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
        Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Approximately balancing fragments step done. (took cpu=0:00:00.6 real=0:00:00.6)
    Clock DAG stats after Approximately balancing fragments:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations after Approximately balancing fragments:
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after Approximately balancing fragments:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
    Skew group summary after Approximately balancing fragments:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
    Improving fragments clock skew...
      Clock DAG stats after 'Improving fragments clock skew':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
        misc counts      : r=1, pp=8323, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
        sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
        wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
      Clock DAG net violations after 'Improving fragments clock skew':
        Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
      Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
        Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Primary reporting skew groups after 'Improving fragments clock skew':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
      Skew group summary after 'Improving fragments clock skew':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  AdjustingMinPinPIDs for balancing done. (took cpu=0:00:00.8 real=0:00:00.8)
  Approximately balancing step...
    Resolve constraints - Approximately balancing...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
    Resolving skew group constraints done.
    Resolve constraints - Approximately balancing done. (took cpu=0:00:00.0 real=0:00:00.0)
    Approximately balancing...
      Approximately balancing, wire and cell delays...
      Approximately balancing, wire and cell delays, iteration 1...
        Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
          misc counts      : r=1, pp=8323, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
          sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
          wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
        Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1:
          Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
        Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
          Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Approximately balancing, wire and cell delays, iteration 1 done.
      Approximately balancing, wire and cell delays done. (took cpu=0:00:00.2 real=0:00:00.2)
    Approximately balancing done.
    Clock DAG stats after 'Approximately balancing step':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations after 'Approximately balancing step':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
    Skew group summary after 'Approximately balancing step':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing step done. (took cpu=0:00:00.3 real=0:00:00.3)
  Approximately balancing paths...
    Added 0 buffers.
    Clock DAG stats after 'Approximately balancing paths':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations after 'Approximately balancing paths':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Approximately balancing paths':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.1)
  Stage::Balancing done. (took cpu=0:00:01.4 real=0:00:01.4)
  Stage::Polishing...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats before polishing:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
    misc counts      : r=1, pp=8323, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
    sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
    wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
  Clock DAG net violations before polishing:
    Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
  Clock DAG primary half-corner transition distribution before polishing:
    Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Primary reporting skew groups before polishing:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
  Skew group summary before polishing:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
  Merging balancing drivers for power...
    Tried: 2 Succeeded: 0
    Clock DAG stats after 'Merging balancing drivers for power':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations after 'Merging balancing drivers for power':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
    Skew group summary after 'Merging balancing drivers for power':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Merging balancing drivers for power done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving clock skew...
    Clock DAG stats after 'Improving clock skew':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations after 'Improving clock skew':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'Improving clock skew':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving clock skew':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
  Moving gates to reduce wire capacitance...
    Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
    Iteration 1...
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
        Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.1 real=0:00:00.1)
      Moving gates to reduce wire capacitance - iteration 1: MoveGates...
        Moving gates: 
        ...20% ...40% ...60% ...80% ...Legalizing clock trees...
        Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
        100% 
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:00.0 real=0:00:00.0)
    Iteration 1 done.
    Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
    Clock DAG stats after 'Moving gates to reduce wire capacitance':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations after 'Moving gates to reduce wire capacitance':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Moving gates to reduce wire capacitance':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Moving gates to reduce wire capacitance done. (took cpu=0:00:00.3 real=0:00:00.3)
  Reducing clock tree power 3...
    Artificially removing short and long paths...
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
    Initial gate capacitance is (rise=0.000fF fall=0.000fF).
    Resizing gates: 
    ...20% ...40% ...60% ...80% ...Legalizing clock trees...
    Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
    100% 
    Clock DAG stats after 'Reducing clock tree power 3':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations after 'Reducing clock tree power 3':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Reducing clock tree power 3':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Reducing clock tree power 3 done. (took cpu=0:00:00.1 real=0:00:00.1)
  Improving insertion delay...
    Clock DAG stats after 'Improving insertion delay':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations after 'Improving insertion delay':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Improving insertion delay':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Improving insertion delay done. (took cpu=0:00:00.1 real=0:00:00.1)
  Wire Opt OverFix...
    Wire Reduction extra effort...
      Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
      Artificially removing short and long paths...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A0...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=8324, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, invalidLoc=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires A1...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - core...
        Move for wirelength. considered=8324, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, invalidLoc=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
      Global shorten wires B...
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Global shorten wires B done. (took cpu=0:00:00.0 real=0:00:00.0)
      Move For Wirelength - branch...
        Move for wirelength. considered=8324, filtered=0, permitted=0, cannotCompute=0, computed=0, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, invalidLoc=0, worse=0, accepted=0
        Max accepted move=0.000um, total accepted move=0.000um
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      Move For Wirelength - branch done. (took cpu=0:00:00.0 real=0:00:00.0)
      Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
      Clock DAG stats after 'Wire Reduction extra effort':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
        misc counts      : r=1, pp=8323, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
        sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
        wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
      Clock DAG net violations after 'Wire Reduction extra effort':
        Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
      Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
        Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Primary reporting skew groups after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'Wire Reduction extra effort':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    Wire Reduction extra effort done. (took cpu=0:00:00.4 real=0:00:00.4)
    Optimizing orientation...
    FlipOpt...
    Disconnecting clock tree from netlist...
    Disconnecting clock tree from netlist done.
    Orientation Wirelength Optimization: Attempted = 0 , Succeeded = 0 , Constraints Broken = 0 , CannotMove = 0 , Illegal = 0 , Other = 0
    Resynthesising clock tree into netlist...
      Reset timing graph...
Ignoring AAE DB Resetting ...
      Reset timing graph done.
    Resynthesising clock tree into netlist done.
    FlipOpt done. (took cpu=0:00:08.8 real=0:00:08.9)
    Optimizing orientation done. (took cpu=0:00:08.8 real=0:00:08.9)
    Clock DAG stats after 'Wire Opt OverFix':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations after 'Wire Opt OverFix':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary after 'Wire Opt OverFix':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  Wire Opt OverFix done. (took cpu=0:00:09.3 real=0:00:09.3)
  Total capacitance is (rise=0.000fF fall=0.000fF), of which (rise=0.000fF fall=0.000fF) is wire, and (rise=0.000fF fall=0.000fF) is gate.
  Stage::Polishing done. (took cpu=0:00:10.0 real=0:00:10.1)
  Stage::Updating netlist...
  Reset timing graph...
Ignoring AAE DB Resetting ...
  Reset timing graph done.
  Setting non-default rules before calling refine place.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 8325 clock instances and 0 clock sinks.
  Performing clock and sink only refine place with checks partially disabled for sinks.
*** Starting place_detail (0:03:26 mem=3640.2M) ***
Total net bbox length = 2.839e+04 (1.375e+04 1.464e+04) (ext = 1.604e+04)
Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3640.6MB
Summary Report:
Instances moved: 0 (out of 2221 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances moved: 0 (out of 0 movable physical-only)
Total net bbox length = 2.839e+04 (1.375e+04 1.464e+04) (ext = 1.604e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3640.6MB
*** Finished place_detail (0:03:26 mem=3640.6M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 915).
  Restoring place_status_cts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
  Stage::Updating netlist done. (took cpu=0:00:17.3 real=0:00:17.3)
  CCOpt::Phase::Implementation done. (took cpu=0:00:29.0 real=0:00:29.0)
  CCOpt::Phase::eGRPC...
  eGR Post Conditioning...
    Clock implementation routing...
      Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
  Non-clock: 864310 (unrouted=861363, trialRouted=2947, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=861342, (crossesIlmBoundary AND tooFewTerms=0)])
      Routing using eGR only...
        Early Global Route - eGR only step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Early global route reroute 1 out of 2948 routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 8655 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8655
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 2948 nets ( ignored 2947 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   0  (Default)      1 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.328200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 2603um, number of vias: 2395
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   915 
[NR-eGR]  metal2   (2V)          1258  1177 
[NR-eGR]  metal3   (3H)          1022   284 
[NR-eGR]  metal4   (4V)           296    16 
[NR-eGR]  metal5   (5H)            26     3 
[NR-eGR]  metal6   (6V)             2     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         2603  2395 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 209um
[NR-eGR] Total length: 2603um, number of vias: 2395
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2603um, number of vias: 2395
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)          1715   8859 
[NR-eGR]  metal2   (2V)          6802   7459 
[NR-eGR]  metal3   (3H)         12051   4015 
[NR-eGR]  metal4   (4V)          5414    412 
[NR-eGR]  metal5   (5H)          2084    535 
[NR-eGR]  metal6   (6V)          1752    178 
[NR-eGR]  metal7   (7H)           224     51 
[NR-eGR]  metal8   (8V)            64     54 
[NR-eGR]  metal9   (9H)            41      2 
[NR-eGR]  metal10  (10V)            2      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        30148  21565 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 28390um
[NR-eGR] Total length: 30148um, number of vias: 21565
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.31 sec, Curr Mem: 3.31 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.31 sec, Real: 0.32 sec, Curr Mem: 3.31 MB )
        Early Global Route - eGR only step done. (took cpu=0:00:00.5 real=0:00:00.5)
      Routing using eGR only done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
  Non-clock: 864310 (unrouted=861363, trialRouted=2947, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=861342, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

      Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:00.7 real=0:00:00.7)
    Clock implementation routing done.
    Leaving CCOpt scope - Initializing placement interface...
    Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
    Calling post conditioning for eGRPC...
      eGRPC...
        eGRPC active optimizations:
         - Move Down
         - Downsizing before DRV sizing
         - DRV fixing with sizing
         - Move to fanout
         - Cloning
        
        Currently running CTS, using active skew data
        Loading clock net RC data...
        Preprocessing clock nets...
        Nets initialized for optimization: Seen: 1 Attempted: 1 Successful: 1 Unsuccessful: 0 Invalid: 0
        Preprocessing clock nets done. (took cpu=0:00:00.0 real=0:00:00.0)
        Loading clock net RC data done. (took cpu=0:00:00.0 real=0:00:00.0)
        ProEngine running disconnected to DB
        Disconnecting...
        Disconnecting Clock Trees
        Disconnecting done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset bufferability constraints...
        Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
        Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
        Clock DAG stats eGRPC initial state:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
          misc counts      : r=1, pp=8323, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
          sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
          wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
        Clock DAG net violations eGRPC initial state:
          Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
        Clock DAG primary half-corner transition distribution eGRPC initial state:
          Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Primary reporting skew groups eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary eGRPC initial state:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        eGRPC Moving buffers...
          Modifying slew-target multiplier by 1
          Violation analysis...
          Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
          Restoring slew-target multiplier
          Clock DAG stats after 'eGRPC Moving buffers':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
            misc counts      : r=1, pp=8323, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
            sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
            wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
          Clock DAG net violations after 'eGRPC Moving buffers':
            Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
          Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
            Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Primary reporting skew groups after 'eGRPC Moving buffers':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
          Skew group summary after 'eGRPC Moving buffers':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
        eGRPC Initial Pass of Downsizing Clock Tree cells...
          Modifying slew-target multiplier by  Leaf:0.9 Trunk:0.9 Top:0.9
          Artificially removing short and long paths...
            Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
          Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
          Downsizing prefiltering...
          Downsizing prefiltering done.
          Prefiltering Summary : numPassedPreFiltering = 1, numSkippedDueToCloseToSlewTarget = 0, numSkippedDueToCloseToSkewTarget = 0
          Downsizing Pass 0...
          Resizing gates: ...20% ...40% ...60% ...80% ...100% 
          Downsizing Pass 0 done. (took cpu=0:00:00.1 real=0:00:00.1)
          Downsizing Pass Summary 0, attempted = 1, resized = 0, running total = 0
          DoDownSizing Summary : numSized = 0
          Restoring slew-target multiplier
          Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
            misc counts      : r=1, pp=8323, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
            sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
            wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
          Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
          Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
          Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.2 real=0:00:00.2)
        eGRPC Fixing DRVs...
          Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
          CCOpt-eGRPC: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
          
          Statistics: Fix DRVs (cell sizing):
          ===================================
          
          Cell changes by Net Type:
          
          -------------------------------------------------------------------------------------------------
          Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
          -------------------------------------------------------------------------------------------------
          top                0            0           0            0                    0                0
          trunk              0            0           0            0                    0                0
          leaf               0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          Total              0            0           0            0                    0                0
          -------------------------------------------------------------------------------------------------
          
          Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
          Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
          
          Clock DAG stats after 'eGRPC Fixing DRVs':
            cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
            sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
            misc counts      : r=1, pp=8323, mci=0
            cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
            cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
            sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
            wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
            wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
            hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
          Clock DAG net violations after 'eGRPC Fixing DRVs':
            Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
          Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
            Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
          Primary reporting skew groups after 'eGRPC Fixing DRVs':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
          Skew group summary after 'eGRPC Fixing DRVs':
            skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
          Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
        eGRPC Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
        Reconnecting optimized routes...
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Reconnecting optimized routes done. (took cpu=0:00:08.7 real=0:00:08.7)
        Violation analysis...
        Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
        Reset timing graph...
Ignoring AAE DB Resetting ...
        Reset timing graph done.
        Clock DAG stats before routing clock trees:
          cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
          sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
          misc counts      : r=1, pp=8323, mci=0
          cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
          cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
          sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
          wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
          wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
          hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
        Clock DAG net violations before routing clock trees:
          Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
        Clock DAG primary half-corner transition distribution before routing clock trees:
          Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
        Primary reporting skew groups before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Skew group summary before routing clock trees:
          skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
        Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
      eGRPC done.
    Calling post conditioning for eGRPC done.
  eGR Post Conditioning done.
  Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
  Leaving CCOpt scope - Cleaning up placement interface...
  Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  Leaving CCOpt scope - ClockRefiner...
  Soft fixed 8325 clock instances and 0 clock sinks.
  Performing Single Pass Refine Place.
*** Starting place_detail (0:03:53 mem=3640.3M) ***
Total net bbox length = 2.839e+04 (1.375e+04 1.464e+04) (ext = 1.604e+04)
Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3641.7MB
Summary Report:
Instances moved: 0 (out of 2221 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances moved: 0 (out of 0 movable physical-only)
Total net bbox length = 2.839e+04 (1.375e+04 1.464e+04) (ext = 1.604e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 3641.7MB
*** Finished place_detail (0:03:53 mem=3641.7M) ***
  ClockRefiner summary
  All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 915).
  Restoring place_status_cts on 0 clock instances.
  Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.3 real=0:00:00.3)
  CCOpt::Phase::eGRPC done. (took cpu=0:00:27.4 real=0:00:27.4)
  CCOpt::Phase::Routing...
  Clock implementation routing...
    Leaving CCOpt scope - Routing Tools...
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
  Non-clock: 864310 (unrouted=861363, trialRouted=2947, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=861342, (crossesIlmBoundary AND tooFewTerms=0)])
    Routing using eGR in eGR->NR Step...
      Early Global Route - eGR->Nr High Frequency step...
(ccopt eGR): There are 1 nets to be routed. 0 nets have skip routing designation.
(ccopt eGR): There are 1 nets for routing of which 0 have one or more fixed wires.
(ccopt eGR): Start to route 1 all nets
[NR-eGR] Early global route reroute 1 out of 2948 routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 8655 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 0
[NR-eGR] #PG Blockages       : 8655
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 0
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 0
[NR-eGR] Read 2948 nets ( ignored 2947 )
[NR-eGR] Connected 0 must-join pins/ports (pre-process)
[NR-eGR] #via pillars        : 0
[NR-eGR] #must join all port : 0
[NR-eGR] #multiple ports     : 0
[NR-eGR] #has must join      : 0
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] There are 1 clock nets ( 0 with NDR ).
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   0  (Default)      1 
[NR-eGR] Layer group 1: route 1 net(s) in layer range [2, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 2.328200e+03um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer             (1-0)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal2 ( 2)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 2603um, number of vias: 2395
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Report for selected net(s) only.
[NR-eGR]                  Length (um)  Vias 
[NR-eGR] -----------------------------------
[NR-eGR]  metal1   (1H)             0   915 
[NR-eGR]  metal2   (2V)          1258  1177 
[NR-eGR]  metal3   (3H)          1022   284 
[NR-eGR]  metal4   (4V)           296    16 
[NR-eGR]  metal5   (5H)            26     3 
[NR-eGR]  metal6   (6V)             2     0 
[NR-eGR]  metal7   (7H)             0     0 
[NR-eGR]  metal8   (8V)             0     0 
[NR-eGR]  metal9   (9H)             0     0 
[NR-eGR]  metal10  (10V)            0     0 
[NR-eGR] -----------------------------------
[NR-eGR]           Total         2603  2395 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 209um
[NR-eGR] Total length: 2603um, number of vias: 2395
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total routed clock nets wire length: 2603um, number of vias: 2395
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)          1715   8859 
[NR-eGR]  metal2   (2V)          6802   7459 
[NR-eGR]  metal3   (3H)         12051   4015 
[NR-eGR]  metal4   (4V)          5414    412 
[NR-eGR]  metal5   (5H)          2084    535 
[NR-eGR]  metal6   (6V)          1752    178 
[NR-eGR]  metal7   (7H)           224     51 
[NR-eGR]  metal8   (8V)            64     54 
[NR-eGR]  metal9   (9H)            41      2 
[NR-eGR]  metal10  (10V)            2      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        30148  21565 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 28390um
[NR-eGR] Total length: 30148um, number of vias: 21565
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.30 sec, Real: 0.31 sec, Curr Mem: 3.31 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.31 sec, Real: 0.32 sec, Curr Mem: 3.31 MB )
      Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:00.5 real=0:00:00.5)
    Routing using eGR in eGR->NR Step done.
    Routing using NR in eGR->NR Step...

CCOPT: Preparing to route 1 clock nets with NanoRoute.
  All net are default rule.
  Preferred NanoRoute mode settings: Current
      Clock detailed routing...
        NanoRoute...

route_global_detail

#Start route_global_detail on Sat Nov 29 02:04:13 2025
#
#import 0 vias (num_signal=0 num_non_signal=0 num_extra_signal=0)
#WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
#NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
#WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
#
#Wire/Via statistics before line assignment ...
#
#  Routing Statistics
#
#----------------+-----------+-----+
#  Layer         | Length(um)| Vias|
#----------------+-----------+-----+
#  active ( 0H)  |          0|    0|
#  metal1 ( 1H)  |          0|  915|
#  metal2 ( 2V)  |       1258| 1177|
#  metal3 ( 3H)  |       1022|  284|
#  metal4 ( 4V)  |        296|   16|
#  metal5 ( 5H)  |         26|    3|
#  metal6 ( 6V)  |          2|    0|
#  metal7 ( 7H)  |          0|    0|
#  metal8 ( 8V)  |          0|    0|
#  metal9 ( 9H)  |          0|    0|
#  metal10 (10V) |          0|    0|
#----------------+-----------+-----+
#  Total         |       2603| 2395|
#----------------+-----------+-----+
#
# Total half perimeter of net bounding box: 209 um.
#WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
#Start routing data preparation on Sat Nov 29 02:04:21 2025
#
#WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
#Done pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1) top shield layer=10(metal10)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2) num_routing_layer=10 top_routing_layer=10 top_ripin_layer=10
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3999.46 (MB), peak = 4030.39 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4011.21 (MB), peak = 4030.39 (MB)
#WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
**ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
Type 'man IMPEXT-2827' for more detail.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
#
#Distribution of nets:
#  
# #pin range           #net       % 
#------------------------------------
#          2            1595 (  0.2%)
#          3            1091 (  0.1%)
#          4             144 (  0.0%)
#          5              94 (  0.0%)
#          6               3 (  0.0%)
#          7               2 (  0.0%)
#          9               1 (  0.0%)
#  10  -  19               2 (  0.0%)
#  20  -  29               2 (  0.0%)
#  30  -  39               2 (  0.0%)
#  60  -  69               2 (  0.0%)
#  70  -  79               8 (  0.0%)
#  900 - 999               2 (  0.0%)
#     >=2000               0 (  0.0%)
#
#Total: 864311 nets, 2948 non-trivial nets
#                                    #net       % 
#-------------------------------------------------
#  Fully global routed                  1 ( 0.0%)
#  Clock                                1
#  Prefer layer range                2948
#
#Nets in 2 layer ranges:
#  Bottom Pref.Layer    Top Pref.Layer       #net       % 
#---------------------------------------------------------
#            -------           metal8*       2947 (100.0%)
#          *  metal3           metal8*          1 (  0.0%)
#
#1 net selected.
#
#
#..
#
#Iteration 1.1: cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.0 GB
#Iteration 1.2: cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.0 GB
#Iteration 1.3: cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.0 GB
#Iteration 1.4: cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.0 GB
#Iteration 2.1: cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.0 GB
#Iteration 3.1: cpu:00:00:00, real:00:00:00, mem:4.0 GB, peak:4.0 GB
#
#Line Assignment statistics:
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.46 (MB)
#Total memory = 4111.55 (MB)
#Peak memory = 4111.55 (MB)
#End Line Assignment: cpu:00:00:01, real:00:00:01, mem:4.0 GB, peak:4.0 GB
#
#Wire/Via statistics after line assignment ...
#
#  Routing Statistics
#
#----------------+-----------+-----+
#  Layer         | Length(um)| Vias|
#----------------+-----------+-----+
#  active ( 0H)  |          0|    0|
#  metal1 ( 1H)  |          0|  915|
#  metal2 ( 2V)  |       1193| 1420|
#  metal3 ( 3H)  |       1055|  219|
#  metal4 ( 4V)  |        306|    9|
#  metal5 ( 5H)  |         18|    0|
#  metal6 ( 6V)  |          0|    0|
#  metal7 ( 7H)  |          0|    0|
#  metal8 ( 8V)  |          0|    0|
#  metal9 ( 9H)  |          0|    0|
#  metal10 (10V) |          0|    0|
#----------------+-----------+-----+
#  Total         |       2573| 2563|
#----------------+-----------+-----+
#
# Total half perimeter of net bounding box: 209 um.
#Routing data preparation, pin analysis, line assignment statistics:
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = 53.55 (MB)
#Total memory = 4042.52 (MB)
#Peak memory = 4112.09 (MB)
#WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
#Skip comparing routing design signature in db-snapshot flow
#WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
#WARNING (NRIF-95) Option set_db route_top_routing_layer has invalid value "0". Reset to max routing layer "10".
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 4
#
#  By Layer and Type:
#
#---------+-------+------+-------+
#  -      | MetSpc| Short| Totals|
#---------+-------+------+-------+
#  metal1 |      1|     2|      3|
#  metal2 |      0|     1|      1|
#  Totals |      1|     3|      4|
#---------+-------+------+-------+
#
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4041.82 (MB), peak = 4112.09 (MB)
#start 1st optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4043.12 (MB), peak = 4112.09 (MB)
#Complete Detail Routing.
#
#  Routing Statistics
#
#----------------+-----------+-----+
#  Layer         | Length(um)| Vias|
#----------------+-----------+-----+
#  active ( 0H)  |          0|    0|
#  metal1 ( 1H)  |          0|  915|
#  metal2 ( 2V)  |       1232|  778|
#  metal3 ( 3H)  |       1043|  226|
#  metal4 ( 4V)  |        321|    9|
#  metal5 ( 5H)  |         18|    0|
#  metal6 ( 6V)  |          0|    0|
#  metal7 ( 7H)  |          0|    0|
#  metal8 ( 8V)  |          0|    0|
#  metal9 ( 9H)  |          0|    0|
#  metal10 (10V) |          0|    0|
#----------------+-----------+-----+
#  Total         |       2614| 1928|
#----------------+-----------+-----+
#
# Total half perimeter of net bounding box: 209 um.
#Total number of DRC violations = 0
#Cpu time = 00:00:05
#Elapsed time = 00:00:05
#Increased memory = -0.90 (MB)
#Total memory = 4041.62 (MB)
#Peak memory = 4112.09 (MB)
#route_detail Statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = -0.90 (MB)
#Total memory = 4041.62 (MB)
#Peak memory = 4112.09 (MB)
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
#
#route_global_detail statistics:
#Cpu time = 00:00:21
#Elapsed time = 00:00:21
#Increased memory = 238.22 (MB)
#Total memory = 3880.13 (MB)
#Peak memory = 4341.07 (MB)
#Number of warnings = 14
#Total number of warnings = 32
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sat Nov 29 02:04:34 2025
#
#
#  Scalability Statistics
#
#-------------------------+---------+-------------+------------+
#  route_global_detail    | cpu time| elapsed time| scalability|
#-------------------------+---------+-------------+------------+
#  Pre Callback           | 00:00:00|     00:00:00|         1.0|
#  Post Callback          | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
#  DB Import              | 00:00:07|     00:00:07|         1.0|
#  DB Export              | 00:00:03|     00:00:03|         1.0|
#  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
#  Data Preparation       | 00:00:03|     00:00:03|         1.0|
#  Line Assignment        | 00:00:01|     00:00:01|         1.0|
#  Detail Routing         | 00:00:04|     00:00:04|         1.0|
#  Entire Command         | 00:00:21|     00:00:21|         1.0|
#-------------------------+---------+-------------+------------+
#
        NanoRoute done. (took cpu=0:00:21.2 real=0:00:21.2)
      Clock detailed routing done.
Skipping check of guided vs. routed net lengths.
Set FIXED routing status on 1 net(s)
      Route Remaining Unrouted Nets...
Running route_early_global to complete any remaining unrouted nets.
**ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
Type 'man IMPEXT-2827' for more detail.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
[NR-eGR] Started Early Global Route ( Curr Mem: 3.30 MB )
[NR-eGR] Started Early Global Route kernel ( Curr Mem: 3.30 MB )
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 4857 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 93652
[NR-eGR] #PG Blockages       : 4857
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 3148
[NR-eGR] Read 2948 nets ( ignored 1 )
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   0  (Default)   2947 
[NR-eGR] Layer group 1: route 2947 net(s) in layer range [1, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.91% V. EstWL: 2.505720e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         5( 0.21%)   ( 0.21%) 
[NR-eGR]  metal2 ( 2)        65( 0.93%)   ( 0.93%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        70( 0.12%)   ( 0.12%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.93% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)          2458   8905 
[NR-eGR]  metal2   (2V)         10398   6674 
[NR-eGR]  metal3   (3H)         11704    911 
[NR-eGR]  metal4   (4V)          2639    351 
[NR-eGR]  metal5   (5H)          1684    445 
[NR-eGR]  metal6   (6V)           824    173 
[NR-eGR]  metal7   (7H)           200     51 
[NR-eGR]  metal8   (8V)            64     54 
[NR-eGR]  metal9   (9H)            40      2 
[NR-eGR]  metal10  (10V)            2      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        30014  17566 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 28390um
[NR-eGR] Total length: 30014um, number of vias: 17566
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.35 sec, Real: 0.36 sec, Curr Mem: 3.31 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.35 sec, Real: 0.37 sec, Curr Mem: 3.31 MB )
      Route Remaining Unrouted Nets done. (took cpu=0:00:00.5 real=0:00:00.5)
    Routing using NR in eGR->NR Step done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
  Non-clock: 864310 (unrouted=861363, trialRouted=2947, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=861342, (crossesIlmBoundary AND tooFewTerms=0)])

CCOPT: Done with clock implementation routing.

    Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:22.4 real=0:00:22.5)
  Clock implementation routing done.
  Leaving CCOpt scope - extractRC...
  Updating RC parasitics by calling: "extract_rc -noRouteCheck"...
Extraction called for design 'top' of instances=2221 and nets=864311 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
**ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
Type 'man IMPEXT-2827' for more detail.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3884.137M)
  Updating RC parasitics by calling: "extract_rc -noRouteCheck" done.
  Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after routing clock trees:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
    misc counts      : r=1, pp=8323, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
    sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
    wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
  Clock DAG net violations after routing clock trees:
    Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
  Clock DAG primary half-corner transition distribution after routing clock trees:
    Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Primary reporting skew groups after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after routing clock trees:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::Routing done. (took cpu=0:00:22.8 real=0:00:22.8)
  CCOpt::Phase::PostConditioning...
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
  PostConditioning...
    PostConditioning active optimizations:
     - DRV fixing with initial upsizing, sizing and buffering
     - Skew fixing with sizing
    
    Currently running CTS, using active skew data
    ProEngine running partially connected to DB
    Reset bufferability constraints...
    Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
    Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Upsizing To Fix DRVs...
      Fixing clock tree DRVs with upsizing: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (initial upsizing):
      ========================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
        misc counts      : r=1, pp=8323, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
        sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
        wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
      Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
        Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
      Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
        Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
      Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Recomputing CTS skew targets...
    Resolving skew group constraints...
      Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
    Resolving skew group constraints done.
    Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
    PostConditioning Fixing DRVs...
      Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
      CCOpt-PostConditioning: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
      
      Statistics: Fix DRVs (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing DRVs':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
        misc counts      : r=1, pp=8323, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
        sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
        wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
      Clock DAG net violations after 'PostConditioning Fixing DRVs':
        Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
        Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Primary reporting skew groups after 'PostConditioning Fixing DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
      Skew group summary after 'PostConditioning Fixing DRVs':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
    Buffering to fix DRVs...
    Fixing DRVs with route buffering pass 1. Quick buffering: enabled
    Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    Inserted 0 buffers and inverters.
    success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
    CCOpt-PostConditioning: nets considered: 1, nets tested: 1, nets violation detected: 0, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 0, nets unsuccessful: 0, buffered: 0
    Clock DAG stats PostConditioning after re-buffering DRV fixing:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations PostConditioning after re-buffering DRV fixing:
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Skew group summary PostConditioning after re-buffering DRV fixing:
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
    Buffering to fix DRVs done. (took cpu=0:00:00.0 real=0:00:00.1)
    PostConditioning Fixing Skew by cell sizing...
      Modifying slew-target multiplier by 1
      Resized 0 clock insts to decrease delay.
      Resized 0 clock insts to increase delay.
      Restoring slew-target multiplier
      
      Statistics: Fix Skew (cell sizing):
      ===================================
      
      Cell changes by Net Type:
      
      -------------------------------------------------------------------------------------------------
      Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
      -------------------------------------------------------------------------------------------------
      top                0            0           0            0                    0                0
      trunk              0            0           0            0                    0                0
      leaf               0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      Total              0            0           0            0                    0                0
      -------------------------------------------------------------------------------------------------
      
      Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
      Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
      
      Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
        cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
        sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
        misc counts      : r=1, pp=8323, mci=0
        cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
        cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
        sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
        wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
        wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
        hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
      Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
        Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
      Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
        Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
      Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
        skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
      Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
    PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.1 real=0:00:00.1)
    Reconnecting optimized routes...
    Reset timing graph...
Ignoring AAE DB Resetting ...
    Reset timing graph done.
    Reconnecting optimized routes done. (took cpu=0:00:08.8 real=0:00:08.8)
Skipping place_detail: no changes were made during DRV and/or skew fixing steps so it is unnecessary.
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PostConditioning done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=0, fixed=1, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
  Non-clock: 864310 (unrouted=861363, trialRouted=2947, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=861342, (crossesIlmBoundary AND tooFewTerms=0)])
  Update timing and DAG stats after post-conditioning...
  Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
  Clock DAG stats after post-conditioning:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
    misc counts      : r=1, pp=8323, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
    sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
    wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
  Clock DAG net violations after post-conditioning:
    Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
  Clock DAG primary half-corner transition distribution after post-conditioning:
    Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Primary reporting skew groups after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Skew group summary after post-conditioning:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  CCOpt::Phase::PostConditioning done. (took cpu=0:00:09.5 real=0:00:09.5)
  Post-balance tidy up or trial balance steps...
  
  Clock DAG stats at end of CTS:
  ==============================
  
  -------------------------------------------------------
  Cell type                 Count    Area     Capacitance
  -------------------------------------------------------
  Buffers                     0      0.000       0.000
  Inverters                   0      0.000       0.000
  Integrated Clock Gates      0      0.000       0.000
  Discrete Clock Gates        0      0.000       0.000
  Clock Logic                 0      0.000       0.000
  All                         0      0.000       0.000
  -------------------------------------------------------
  
  Clock DAG miscellaneous counts at end of CTS:
  =============================================
  
  ------------------------------
  Type                     Count
  ------------------------------
  Roots                       1
  Preserved Ports          8323
  Multiple Clock Inputs       0
  ------------------------------
  
  
  Clock DAG sink counts at end of CTS:
  ====================================
  
  -------------------------
  Sink type           Count
  -------------------------
  Regular              915
  Enable Latch           0
  Load Capacitance       0
  Antenna Diode          0
  Node Sink              0
  Port                   0
  Total                915
  -------------------------
  
  
  Clock DAG wire lengths at end of CTS:
  =====================================
  
  --------------------
  Type     Wire Length
  --------------------
  Top         0.000
  Trunk       0.000
  Leaf        0.000
  Total       0.000
  --------------------
  
  
  Clock DAG hp wire lengths at end of CTS:
  ========================================
  
  -----------------------
  Type     hp Wire Length
  -----------------------
  Top           0.000
  Trunk         0.000
  Leaf        208.565
  Total       208.565
  -----------------------
  
  
  Clock DAG capacitances at end of CTS:
  =====================================
  
  --------------------------------
  Type     Gate     Wire     Total
  --------------------------------
  Top      0.000    0.000    0.000
  Trunk    0.000    0.000    0.000
  Leaf     0.000    0.000    0.000
  Total    0.000    0.000    0.000
  --------------------------------
  
  
  Clock DAG sink capacitances at end of CTS:
  ==========================================
  
  -----------------------------------------------
  Total    Average    Std. Dev.    Min      Max
  -----------------------------------------------
  0.000     0.000       0.000      0.000    0.000
  -----------------------------------------------
  
  
  Clock DAG net violations at end of CTS:
  =======================================
  
  ----------------------------------------------------------------------------
  Type      Units    Count    Average    Std. Dev.    Sum    Top 10 violations
  ----------------------------------------------------------------------------
  Fanout      -        1        815          0        815    [815]
  ----------------------------------------------------------------------------
  
  
  Clock DAG primary half-corner transition distribution at end of CTS:
  ====================================================================
  
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                              Over Target
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  Leaf        0.150       1       0.000       0.000      0.000    0.000    {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}         -
  --------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Primary reporting skew groups summary at end of CTS:
  ====================================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.000     0.000     0.000       0.100         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Skew group summary at end of CTS:
  =================================
  
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  Half-corner                               Skew Group                             Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skewness    Kurtosis    Skew window occupancy
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  default_emulate_delay_corner:both.late    clk/default_emulate_constraint_mode    0.000     0.000     0.000       0.100         0.000           0.000           0.000        0.000     -nan        -nan        100% {0.000, 0.000}
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  
  
  Found a total of 0 clock tree pins with a slew violation.
  
  Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.0 real=0:00:00.1)
Synthesizing clock trees done.
Tidy Up And Update Timing...
External - Set all clocks to propagated mode...
Innovus updating I/O latencies
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=3920.71)
Total number of fetched objects 3401
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3943.43 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=3943.43 CPU=0:00:00.3 REAL=0:00:00.0)
Setting all clocks to propagated mode.
External - Set all clocks to propagated mode done. (took cpu=0:00:01.6 real=0:00:01.6)
Clock DAG stats after update timingGraph:
  cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
  sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
  misc counts      : r=1, pp=8323, mci=0
  cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
  cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
  sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
  wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
  wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
  hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
Clock DAG net violations after update timingGraph:
  Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
Clock DAG primary half-corner transition distribution after update timingGraph:
  Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
Primary reporting skew groups after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Skew group summary after update timingGraph:
  skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
Logging CTS constraint violations...
  Clock tree clk has 1 cts_max_fanout violation.
**WARN: (IMPCCOPT-1157):	Did not meet the cts_max_fanout constraint. Node the root driver for clock_tree clk at (0.000,83.090), in power domain auto-default, has 915 fanout.

Type 'man IMPCCOPT-1157' for more detail.
Logging CTS constraint violations done.
Tidy Up And Update Timing done. (took cpu=0:00:18.3 real=0:00:18.4)
Runtime done. (took cpu=0:02:50 real=0:02:51)
Runtime Summary
===============
Clock Runtime:  (79%) Core CTS         135.38 (Init 23.30, Construction 29.57, Implementation 28.68, eGRPC 26.58, PostConditioning 9.50, Other 17.76)
Clock Runtime:  (14%) CTS services      24.18 (RefinePlace 1.27, EarlyGlobalClock 1.45, NanoRoute 21.23, ExtractRC 0.23, TimingAnalysis 0.00)
Clock Runtime:   (5%) Other CTS         10.04 (Init 0.76, CongRepair/EGR-DP 7.69, TimingUpdate 1.59, Other 0.00)
Clock Runtime: (100%) Total            169.60

Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
*** CTS #1 [finish] (clock_opt_design #1) : cpu/real = 0:02:47.9/0:02:48.4 (1.0), totSession cpu/real = 0:04:44.3/0:05:28.9 (0.9), mem = 3894.5M
Synthesizing clock trees with CCOpt done.
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   cts
Begin: Reorder Scan Chains
**WARN: (IMPSP-9025):	No scan chain specified/traced.
Type 'man IMPSP-9025' for more detail.
End: Reorder Scan Chains
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 3893.6M, totSessionCpu=0:04:44 **
**WARN: (IMPOPT-576):	32 nets have unplaced terms. 
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:44.5/0:05:29.1 (0.9), mem = 3893.6M
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	n_rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	AWVALID : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	AWREADY : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	WDREADY : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ARVALID : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ARREADY : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_w_queue[0][11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_w_queue[0][10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
default_emulate_libset_max
Info: Using SynthesisEngine executable '/package/eda2/cadence/DDI251/INNOVUS251/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**opt_design ... cpu = 0:00:01, real = 0:00:33, mem = 3993.1M, totSessionCpu=0:04:46 **
#optDebug: { P: 90 W: 6201 FE: standard PE: none LDR: 1}
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
**INFO: Using Advanced Metric Collection system.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=3989.2M)
Compute RC Scale Done ...
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=4015.05)
Total number of fetched objects 3401
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4036.49 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4036.49 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.6 real=0:00:02.0 totSessionCpu=0:04:48 mem=4037.7M)

OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.224  |  0.224  |  0.445  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3397   |  1007   |  2395   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.666%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:04, real = 0:00:36, mem = 4024.2M, totSessionCpu=0:04:49 **
*** InitOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:04.3/0:00:36.2 (0.1), totSession cpu/real = 0:04:48.8/0:06:05.3 (0.8), mem = 4024.2M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m4 20.0 50.0 [ 50.0 20.0 50.0 ]
OPTC: view 50.0 [ 0.0500 ]
#optDebug: fT-E <X 2 0 0 1>
-opt_post_cts_congestion_repair false      # bool, default=false, private
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -51.0 -useBottleneckAnalyzer -drvRatio 0.4
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:49.5/0:06:06.0 (0.8), mem = 4020.9M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (0.9), totSession cpu/real = 0:04:49.6/0:06:06.1 (0.8), mem = 4020.9M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:49.8/0:06:06.3 (0.8), mem = 4017.7M
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:04:50.7/0:06:07.2 (0.8), mem = 4042.6M
*** ExcludedClockNetOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:51.0/0:06:07.5 (0.8), mem = 4023.6M
*** Starting optimizing excluded clock nets MEM= 4023.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4023.7M) ***
*** ExcludedClockNetOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:04:51.0/0:06:07.5 (0.8), mem = 4023.7M
*** ExcludedClockNetOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:51.0/0:06:07.5 (0.8), mem = 4023.7M
*** Starting optimizing excluded clock nets MEM= 4023.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4023.7M) ***
*** ExcludedClockNetOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.5), totSession cpu/real = 0:04:51.0/0:06:07.5 (0.8), mem = 4023.7M
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:51.3/0:06:07.8 (0.8), mem = 4024.0M
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
#InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.67%|        -|   0.000|   0.000|   0:00:00.0| 4042.2M|
|   69.67%|        -|   0.000|   0.000|   0:00:00.0| 4043.2M|
+---------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=4043.2M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*** DrvOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:04:53.1/0:06:09.6 (0.8), mem = 4042.4M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Number of setup views: 1
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:53.6/0:06:10.2 (0.8), mem = 4055.7M
*info: 1 don't touch net excluded
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 849866 no-driver nets excluded.
*info: 1 net with fixed/cover wires excluded.
#InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|   0.000|   0.000|   69.67%|   0:00:00.0| 4063.6M|default_emulate_view|       NA| NA                                                 |
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4063.6M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4063.6M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:04:58.3/0:06:14.9 (0.8), mem = 4040.1M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
#InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
*** AreaOpt #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:04:58.9/0:06:15.4 (0.8), mem = 4011.4M
Reclaim Optimization WNS Slack 0.031  TNS Slack 0.000 Density 69.67
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.67%|        -|   0.031|   0.000|   0:00:00.0| 4062.2M|
Info: 1 don't touch net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
|   69.67%|        0|   0.031|   0.000|   0:00:00.0| 4063.1M|
|   69.67%|        0|   0.031|   0.000|   0:00:00.0| 4063.1M|
|   69.67%|        0|   0.031|   0.000|   0:00:00.0| 4063.1M|
|   69.67%|        0|   0.031|   0.000|   0:00:01.0| 4063.1M|
|   69.67%|        0|   0.031|   0.000|   0:00:00.0| 4063.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.031  TNS Slack 0.000 Density 69.67
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:02.0) **
*** AreaOpt #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:05:00.2/0:06:16.8 (0.8), mem = 4063.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=4012.59M, totSessionCpu=0:05:00).
GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
#InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
*** AreaOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:05:01.4/0:06:18.0 (0.8), mem = 4010.9M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.67
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.67%|        -|   0.000|   0.000|   0:00:00.0| 4062.3M|
|   69.65%|        2|   0.000|   0.000|   0:00:02.0| 4104.9M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.65
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:02.0) **
*** AreaOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:01.7/0:00:01.7 (1.0), totSession cpu/real = 0:05:03.2/0:06:19.7 (0.8), mem = 4110.1M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=4016.50M, totSessionCpu=0:05:03).
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
#InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
*** AreaOpt #3 [begin] (clock_opt_design #1) : totSession cpu/real = 0:05:03.8/0:06:20.3 (0.8), mem = 4016.7M
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 69.65
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.65%|        -|   0.020|   0.000|   0:00:00.0| 4062.1M|
|   69.65%|        0|   0.020|   0.000|   0:00:01.0| 4063.6M|
|   69.65%|        0|   0.020|   0.000|   0:00:00.0| 4065.1M|
|   69.65%|        0|   0.020|   0.000|   0:00:00.0| 4066.6M|
|   69.65%|        0|   0.020|   0.000|   0:00:00.0| 4066.8M|
|   69.65%|        0|   0.020|   0.000|   0:00:00.0| 4066.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 69.65
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** Starting place_detail (0:05:05 mem=4044.2M) ***
Total net bbox length = 2.837e+04 (1.373e+04 1.464e+04) (ext = 1.608e+04)
Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 4044.2MB
Summary Report:
Instances moved: 0 (out of 2219 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances moved: 0 (out of 0 movable physical-only)
Total net bbox length = 2.837e+04 (1.373e+04 1.464e+04) (ext = 1.608e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 4044.2MB
*** Finished place_detail (0:05:05 mem=4044.2M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (4044.2M) ***

*** Finish Physical Update (cpu=0:00:02.4 real=0:00:03.0 mem=4044.4M) ***
*** AreaOpt #3 [finish] (clock_opt_design #1) : cpu/real = 0:00:03.4/0:00:03.5 (1.0), totSession cpu/real = 0:05:07.2/0:06:23.8 (0.8), mem = 4044.6M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=4016.25M, totSessionCpu=0:05:07).
*** LocalWireReclaim #1 [begin] (clock_opt_design #1) : totSession cpu/real = 0:05:07.6/0:06:24.2 (0.8), mem = 4016.3M
Starting local wire reclaim
*** Starting place_detail (0:05:08 mem=4016.3M) ***
**WARN: [IO pin not placed] n_rst
**WARN: [IO pin not placed] AWVALID
**WARN: [IO pin not placed] AWREADY
**WARN: [IO pin not placed] WDVALID
**WARN: [IO pin not placed] WDREADY
**WARN: [IO pin not placed] ARVALID
**WARN: [IO pin not placed] ARREADY
**WARN: [IO pin not placed] RDREADY
**WARN: [IO pin not placed] RDVALID
**WARN: [IO pin not placed] RDATA[31]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 9488 / 12554 = 75.58%
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:00.0)***
Timing cost in AAE based: 4418.6181571174111014
Call icdpEval cleanup ...
Move report: Detail placement moved 421 insts, mean move: 1.28 um, max move: 5.91 um 
	Max move on inst (u_systolic_array_top/g46239__1617): (72.96, 69.44) --> (74.67, 73.64)
	Runtime: CPU: 0:00:02.3 REAL: 0:00:03.0 MEM: 4030.2MB
Summary Report:
Instances moved: 421 (out of 2219 movable)
Instances flipped: 1
Mean displacement: 1.28 um
Max displacement: 5.91 um (Instance: u_systolic_array_top/g46239__1617) (72.96, 69.44) -> (74.67, 73.64)
	Length: 6 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: XOR2_X1
Physical-only instances moved: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:02.4 REAL: 0:00:03.0 MEM: 4030.2MB
*** Finished place_detail (0:05:10 mem=4030.2M) ***
*** LocalWireReclaim #1 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:05:10.2/0:06:26.8 (0.8), mem = 4014.2M
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=4022.92)
Total number of fetched objects 3399
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4043.89 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4043.89 CPU=0:00:00.7 REAL=0:00:00.0)
eGR doReRoute: optGuide
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 4857 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 93626
[NR-eGR] #PG Blockages       : 4857
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 3148
[NR-eGR] Read 2946 nets ( ignored 1 )
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   0  (Default)   2945 
[NR-eGR] Layer group 1: route 2945 net(s) in layer range [1, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.95% V. EstWL: 2.477020e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         5( 0.20%)   ( 0.20%) 
[NR-eGR]  metal2 ( 2)        66( 0.95%)   ( 0.95%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         2( 0.03%)   ( 0.03%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        73( 0.12%)   ( 0.12%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.93% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)          2429   8896 
[NR-eGR]  metal2   (2V)         10260   6529 
[NR-eGR]  metal3   (3H)         11407    912 
[NR-eGR]  metal4   (4V)          2671    354 
[NR-eGR]  metal5   (5H)          1708    468 
[NR-eGR]  metal6   (6V)           847    176 
[NR-eGR]  metal7   (7H)           211     51 
[NR-eGR]  metal8   (8V)            65     54 
[NR-eGR]  metal9   (9H)            38      2 
[NR-eGR]  metal10  (10V)            2      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        29637  17442 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 28087um
[NR-eGR] Total length: 29637um, number of vias: 17442
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.46 sec, Real: 0.44 sec, Curr Mem: 3.53 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.46 sec, Real: 0.44 sec, Curr Mem: 3.53 MB )
Extraction called for design 'top' of instances=2219 and nets=864309 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
**ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
Type 'man IMPEXT-2827' for more detail.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 3989.082M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:05:13.4/0:06:30.0 (0.8), mem = 3989.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:05:13.5/0:06:30.1 (0.8), mem = 3989.1M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
-opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
                                           # bool, default=false, private
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=4021.09)
Total number of fetched objects 3399
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4042.64 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4042.64 CPU=0:00:00.7 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:05:15 mem=4042.6M)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
*** DrvOpt #2 [begin] (clock_opt_design #1) : totSession cpu/real = 0:05:15.3/0:06:31.8 (0.8), mem = 4042.7M
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
#InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.23|     0.00|       0|       0|       0| 69.65%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.23|     0.00|       2|       0|       0| 69.67%| 0:00:00.0|  4056.9M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.23|     0.00|       0|       0|       0| 69.67%| 0:00:01.0|  4056.9M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

SingleBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the net has large fanout.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=4056.9M) ***

*** DrvOpt #2 [finish] (clock_opt_design #1) : cpu/real = 0:00:02.0/0:00:02.1 (1.0), totSession cpu/real = 0:05:17.3/0:06:33.9 (0.8), mem = 4056.7M
End: GigaOpt postEco DRV Optimization
**INFO: Triggering refine place with 0 non-legal commits and 0 dirty legal commits
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:05:18 mem=4033.4M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 4.090%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4033.4M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4033.9MB
Summary Report:
Instances moved: 0 (out of 2221 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances moved: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4033.9MB
*** Finished place_detail (0:05:18 mem=4033.9M) ***
Design TNS changes after trial route: 0.000 -> 0.000
GigaOpt: Skipping post-eco QFTNS optimization
#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 0 nets on 3401 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=2221 and nets=864311 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
**ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
Type 'man IMPEXT-2827' for more detail.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4010.977M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=4030.76)
Total number of fetched objects 3401
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4049.9 CPU=0:00:00.5 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4049.9 CPU=0:00:00.7 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:05:20 mem=4049.9M)
OPTC: user 20.0 (reset)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:36, real = 0:01:08, mem = 4012.3M, totSessionCpu=0:05:21 **

OptSummary:

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.226  |  0.226  |  0.455  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3397   |  1007   |  2395   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.666%
Routing Overflow: 0.00% H and 0.93% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.224 |    0.224 |           |        0 |       69.67 |            |              | 0:00:02  |        4024 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4018 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:01  |        4024 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4024 |      |     |
| global_opt              |           |    0.224 |           |        0 |       69.67 |            |              | 0:00:05  |        4022 |      |     |
| area_reclaiming         |     0.224 |    0.224 |         0 |        0 |       69.67 |            |              | 0:00:02  |        4013 |      |     |
| area_reclaiming_2       |     0.224 |    0.224 |         0 |        0 |       69.65 |            |              | 0:00:02  |        4016 |      |     |
| area_reclaiming_3       |     0.224 |    0.224 |         0 |        0 |       69.65 |            |              | 0:00:04  |        4016 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:03  |        4014 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        3989 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        3989 |      |     |
| drv_eco_fixing          |     0.226 |    0.226 |         0 |        0 |       69.67 |            |              | 0:00:02  |        4033 |    0 |   0 |
| legalization            |           |          |           |          |             |            |              | 0:00:01  |        4024 |      |     |
| final_summary           |     0.226 |    0.226 |           |        0 |       69.67 |            |              | 0:00:03  |        4027 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**opt_design ... cpu = 0:00:38, real = 0:01:11, mem = 4027.4M, totSessionCpu=0:05:22 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts
Info: final physical memory for 2 CRR processes is 1080.20MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.
Set place::cacheFPlanSiteMark to 0
(clock_opt_design): dumping clock statistics to metric
Updating ideal nets and annotations...
Clock tree spec update: Ideal nets, transition and delay annotations were updated to match active timing constraints.
Updating ideal nets and annotations done. (took cpu=0:00:00.4 real=0:00:00.4)
No differences between SDC and CTS ideal net status found.
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.early done. (took cpu=0:00:00.2 real=0:00:00.2)
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
UM: Running design category ...
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:         219.98            262          0.000 ns          0.226 ns  clock_opt_design

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          5  The Cap table file is not specified. Thi...
ERROR     IMPEXT-2827          9  Found a NONDEFAULT RULE '%s' with layer ...
WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
WARNING   IMPEXT-6140       4045  The RC table is not interpolated for wir...
WARNING   IMPSP-9025           1  No scan chain specified/traced.          
WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
WARNING   IMPOPT-665          32  %s : Net has unplaced terms or is connec...
WARNING   IMPCCOPT-1157        1  Did not meet the cts_max_fanout constrai...
WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
WARNING   IMPCCOPT-2030        1  Found placement violations. Run check_pl...
*** Message Summary: 4093 warning(s), 9 error(s)

*** clock_opt_design #1 [finish] () : cpu/real = 0:03:33.1/0:04:14.7 (0.8), totSession cpu/real = 0:05:26.8/0:06:52.4 (0.8), mem = 4042.8M
Ending "clock_opt_design" (total cpu=0:03:33, real=0:04:14, peak res=4341.1M, current mem=3925.6M)
#@ End verbose source /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/create_clock_tree.tcl
@file 66:
@@file 67: report_clock_trees > $LAYOUT_REPORTS/clocktree.txt
@@file 68: report_skew_groups > $LAYOUT_REPORTS/clocktree_skew.txt
@file 69:
@file 70: # Optimize again after CTS
@@file 71: opt_design -post_cts
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 3918.8M, totSessionCpu=0:05:28 **
**WARN: (IMPOPT-576):	32 nets have unplaced terms. 
*** opt_design #1 [begin] () : totSession cpu/real = 0:05:27.9/0:06:53.5 (0.8), mem = 3918.8M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:27.9/0:06:53.5 (0.8), mem = 3918.8M
**INFO: User settings:
delaycal_default_net_delay                                     1000ps
delaycal_default_net_load                                      0.5pf
delaycal_enable_high_fanout                                    true
delaycal_enable_ideal_seq_async_pins                           false
delaycal_eng_enablepreplacedflow                               false
delaycal_ignore_net_load                                       false
delaycal_input_transition_delay                                0.1ps
delaycal_socv_accuracy_mode                                    low
delaycal_use_default_delay_limit                               1000
setAnalysisMode -virtualIPO                                    false
setDelayCalMode -engine                                        aae
extract_rc_engine                                              pre_route
opt_area_recovery                                              default
opt_drv                                                        true
opt_drv_margin                                                 0.0
opt_effort                                                     high
opt_leakage_to_dynamic_ratio                                   1.0
opt_power_effort                                               none
opt_preserve_all_sequential                                    false
opt_remove_redundant_insts                                     true
opt_resize_flip_flops                                          true
opt_setup_target_slack                                         0.0
opt_skew_eco_route                                             false
opt_view_pruning_setup_views_active_list                       { default_emulate_view }
opt_view_pruning_setup_views_persistent_list                   { default_emulate_view}
opt_view_pruning_tdgr_setup_views_persistent_list              { default_emulate_view}
place_design_floorplan_mode                                    false
place_design_refine_place                                      true
place_global_cong_effort                                       auto
place_global_place_io_pins                                     true
route_early_global_bottom_routing_layer                        1
route_early_global_exp_do_not_invalidate_rc_grid               false
route_early_global_top_routing_layer                           10
getAnalysisMode -virtualIPO                                    false
getDelayCalMode -engine                                        aae
get_power_analysis_mode -report_power_quiet                    false
getAnalysisMode -virtualIPO                                    false
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Need call spDPlaceInit before registerPrioInstLoc.
**WARN: (IMPOPT-665):	n_rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	AWVALID : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	AWREADY : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	WDREADY : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ARVALID : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ARREADY : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_w_queue[0][11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_w_queue[0][10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
default_emulate_libset_max
Info: Using SynthesisEngine executable '/package/eda2/cadence/DDI251/INNOVUS251/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**opt_design ... cpu = 0:00:01, real = 0:00:30, mem = 4018.3M, totSessionCpu=0:05:29 **
#optDebug: { P: 90 W: 9201 FE: standard PE: none LDR: 1}
*** opt_design -post_cts ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0
Setup Target Slack: user slack 0; extra slack 0.0
set_db opt_skew_eco_route false
Multi-VT timing optimization disabled based on library information.
**INFO: Using Advanced Metric Collection system.
Start to check current routing status for nets...
All nets are already routed correctly.
End to check current routing status for nets (mem=4014.4M)
Compute RC Scale Done ...

OptSummary:

------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.226  |  0.226  |  0.455  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3397   |  1007   |  2395   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.666%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:03, real = 0:00:31, mem = 4026.8M, totSessionCpu=0:05:31 **
*** InitOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:03.2/0:00:31.2 (0.1), totSession cpu/real = 0:05:31.1/0:07:24.6 (0.7), mem = 4026.8M
** INFO : this run is activating low effort ccoptDesign flow
OPTC: m4 20.0 50.0 [ 50.0 20.0 50.0 ]
OPTC: view 50.0 [ 0.0500 ]
#optDebug: fT-E <X 2 0 0 1>
-opt_post_cts_congestion_repair false      # bool, default=false, private
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack -51.0 -useBottleneckAnalyzer -drvRatio 0.4
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:31.8/0:07:25.3 (0.7), mem = 4031.1M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #1 [finish] (opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.1), totSession cpu/real = 0:05:31.8/0:07:25.4 (0.7), mem = 4031.1M
End: GigaOpt Route Type Constraints Refinement
*** SimplifyNetlist #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:32.1/0:07:25.6 (0.7), mem = 4027.8M
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
*** SimplifyNetlist #1 [finish] (opt_design #1) : cpu/real = 0:00:00.9/0:00:00.9 (1.0), totSession cpu/real = 0:05:33.0/0:07:26.5 (0.7), mem = 4049.0M
*** ExcludedClockNetOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:33.2/0:07:26.8 (0.7), mem = 4029.6M
*** Starting optimizing excluded clock nets MEM= 4029.6M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4029.7M) ***
*** ExcludedClockNetOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (1.5), totSession cpu/real = 0:05:33.2/0:07:26.8 (0.7), mem = 4029.7M
*** ExcludedClockNetOpt #2 [begin] (opt_design #1) : totSession cpu/real = 0:05:33.2/0:07:26.8 (0.7), mem = 4029.7M
*** Starting optimizing excluded clock nets MEM= 4029.7M) ***
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 4029.7M) ***
*** ExcludedClockNetOpt #2 [finish] (opt_design #1) : cpu/real = 0:00:00.0/0:00:00.0 (0.0), totSession cpu/real = 0:05:33.2/0:07:26.8 (0.7), mem = 4029.7M
Info: Done creating the CCOpt slew target map.
Begin: GigaOpt high fanout net optimization
GigaOpt HFN: use maxLocalDensity 1.2
GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
*** DrvOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:33.5/0:07:27.1 (0.7), mem = 4029.8M
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
#InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.67%|        -|   0.000|   0.000|   0:00:00.0| 4047.9M|
|   69.67%|        -|   0.000|   0.000|   0:00:01.0| 4048.9M|
+---------+---------+--------+--------+------------+--------+

*** Finish post-CTS High Fanout Net Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=4048.9M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

HFNFixing failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

*** DrvOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:05:35.3/0:07:28.8 (0.7), mem = 4048.9M
GigaOpt HFN: restore maxLocalDensity to 0.98
End: GigaOpt high fanout net optimization
Number of setup views: 1
Begin: GigaOpt Global Optimization
*info: use new DP (enabled)
GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** GlobalOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:35.8/0:07:29.4 (0.7), mem = 4063.2M
*info: 1 don't touch net excluded
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 849866 no-driver nets excluded.
*info: 1 net with fixed/cover wires excluded.
#InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   |  TNS   | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|   0.000|   0.000|   69.67%|   0:00:00.0| 4073.4M|default_emulate_view|       NA| NA                                                 |
+--------+--------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4073.4M) ***

*** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=4073.4M) ***
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
*** GlobalOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:04.7/0:00:04.7 (1.0), totSession cpu/real = 0:05:40.5/0:07:34.1 (0.7), mem = 4051.0M
End: GigaOpt Global Optimization
*** Timing Is met
*** Check timing (0:00:00.0)
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
#InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
*** AreaOpt #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:41.1/0:07:34.6 (0.8), mem = 4021.2M
Reclaim Optimization WNS Slack 0.031  TNS Slack 0.000 Density 69.67
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.67%|        -|   0.031|   0.000|   0:00:00.0| 4072.4M|
Info: 1 don't touch net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 clock net  excluded from IPO operation.
|   69.67%|        0|   0.031|   0.000|   0:00:00.0| 4079.0M|
|   69.67%|        0|   0.031|   0.000|   0:00:00.0| 4079.0M|
|   69.67%|        0|   0.031|   0.000|   0:00:01.0| 4079.0M|
|   69.67%|        0|   0.031|   0.000|   0:00:00.0| 4079.1M|
|   69.67%|        0|   0.031|   0.000|   0:00:00.0| 4079.1M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.031  TNS Slack 0.000 Density 69.67
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.3) (real = 0:00:02.0) **
*** AreaOpt #1 [finish] (opt_design #1) : cpu/real = 0:00:01.3/0:00:01.3 (1.0), totSession cpu/real = 0:05:42.4/0:07:35.9 (0.8), mem = 4079.2M
Executing incremental physical updates
Executing incremental physical updates
End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:02, mem=4022.39M, totSessionCpu=0:05:43).
GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 1 -postCTS
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
#InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
*** AreaOpt #2 [begin] (opt_design #1) : totSession cpu/real = 0:05:43.6/0:07:37.1 (0.8), mem = 4020.7M
Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 69.67
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.67%|        -|   0.000|   0.000|   0:00:00.0| 4070.6M|
|   69.65%|        2|   0.000|   0.000|   0:00:02.0| 4112.8M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 69.65
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.7) (real = 0:00:02.0) **
*** AreaOpt #2 [finish] (opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:05:45.3/0:07:38.9 (0.8), mem = 4115.2M
End: Area Reclaim Optimization (cpu=0:00:02, real=0:00:02, mem=4028.92M, totSessionCpu=0:05:45).
GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow -SimpCCIn
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
Begin: Area Reclaim Optimization
#InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
*** AreaOpt #3 [begin] (opt_design #1) : totSession cpu/real = 0:05:45.9/0:07:39.5 (0.8), mem = 4028.9M
Reclaim Optimization WNS Slack 0.020  TNS Slack 0.000 Density 69.65
+---------+---------+--------+--------+------------+--------+
| Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
+---------+---------+--------+--------+------------+--------+
|   69.65%|        -|   0.020|   0.000|   0:00:00.0| 4075.5M|
|   69.65%|        0|   0.020|   0.000|   0:00:00.0| 4076.8M|
|   69.65%|        0|   0.020|   0.000|   0:00:00.0| 4078.4M|
|   69.65%|        0|   0.020|   0.000|   0:00:00.0| 4078.4M|
|   69.65%|        0|   0.020|   0.000|   0:00:00.0| 4078.5M|
|   69.65%|        0|   0.020|   0.000|   0:00:00.0| 4078.5M|
+---------+---------+--------+--------+------------+--------+
Reclaim Optimization End WNS Slack 0.020  TNS Slack 0.000 Density 69.65
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
End: Core Area Reclaim Optimization (cpu = 0:00:01.0) (real = 0:00:01.0) **
*** Starting place_detail (0:05:47 mem=4055.4M) ***
Total net bbox length = 2.809e+04 (1.353e+04 1.455e+04) (ext = 1.605e+04)
Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4055.3MB
Summary Report:
Instances moved: 0 (out of 2219 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances moved: 0 (out of 0 movable physical-only)
Total net bbox length = 2.809e+04 (1.353e+04 1.455e+04) (ext = 1.605e+04)
Runtime: CPU: 0:00:00.1 REAL: 0:00:00.0 MEM: 4055.3MB
*** Finished place_detail (0:05:47 mem=4055.3M) ***
*** maximum move = 0.00 um ***
*** Finished re-routing un-routed nets (4055.5M) ***

*** Finish Physical Update (cpu=0:00:02.4 real=0:00:03.0 mem=4055.7M) ***
*** AreaOpt #3 [finish] (opt_design #1) : cpu/real = 0:00:03.4/0:00:03.4 (1.0), totSession cpu/real = 0:05:49.3/0:07:42.9 (0.8), mem = 4056.4M
End: Area Reclaim Optimization (cpu=0:00:04, real=0:00:04, mem=4028.33M, totSessionCpu=0:05:49).
*** LocalWireReclaim #1 [begin] (opt_design #1) : totSession cpu/real = 0:05:49.8/0:07:43.3 (0.8), mem = 4028.3M
Starting local wire reclaim
*** Starting place_detail (0:05:50 mem=4028.3M) ***
**WARN: [IO pin not placed] n_rst
**WARN: [IO pin not placed] AWVALID
**WARN: [IO pin not placed] AWREADY
**WARN: [IO pin not placed] WDVALID
**WARN: [IO pin not placed] WDREADY
**WARN: [IO pin not placed] ARVALID
**WARN: [IO pin not placed] ARREADY
**WARN: [IO pin not placed] RDREADY
**WARN: [IO pin not placed] RDVALID
**WARN: [IO pin not placed] RDATA[31]
**WARN: [IO pin not placed] ...
**WARN: [IO pin not placed] The ratio of IO pins are not placed: 9488 / 12554 = 75.58%
*** Finished SKP initialization (cpu=0:00:00.3, real=0:00:01.0)***
Timing cost in AAE based: 4408.0648751999478918
Call icdpEval cleanup ...
Move report: Detail placement moved 20 insts, mean move: 1.67 um, max move: 4.06 um 
	Max move on inst (u_systolic_array_top/g47276): (39.14, 37.24) --> (41.80, 38.64)
	Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 4040.9MB
Summary Report:
Instances moved: 20 (out of 2219 movable)
Instances flipped: 0
Mean displacement: 1.67 um
Max displacement: 4.06 um (Instance: u_systolic_array_top/g47276) (39.14, 37.24) -> (41.8, 38.64)
	Length: 4 sites, height: 1 rows, site name: FreePDK45_38x28_10R_NP_162NW_34O, cell type: AND2_X1
Physical-only instances moved: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:01.6 REAL: 0:00:02.0 MEM: 4040.9MB
*** Finished place_detail (0:05:51 mem=4040.9M) ***
*** LocalWireReclaim #1 [finish] (opt_design #1) : cpu/real = 0:00:01.8/0:00:01.8 (1.0), totSession cpu/real = 0:05:51.5/0:07:45.1 (0.8), mem = 4024.8M
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=4035.11)
Total number of fetched objects 3399
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4055.73 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4055.73 CPU=0:00:00.7 REAL=0:00:01.0)
eGR doReRoute: optGuide
[NR-eGR] Early global route reroute all routable nets
[NR-eGR] Track table information for default rule: 
[NR-eGR] metal1 has single uniform track structure
[NR-eGR] metal2 has single uniform track structure
[NR-eGR] metal3 has single uniform track structure
[NR-eGR] metal4 has single uniform track structure
[NR-eGR] metal5 has single uniform track structure
[NR-eGR] metal6 has single uniform track structure
[NR-eGR] metal7 has single uniform track structure
[NR-eGR] metal8 has single uniform track structure
[NR-eGR] metal9 has single uniform track structure
[NR-eGR] metal10 has single uniform track structure
[NR-eGR] Read 4857 PG shapes
[NR-eGR] Read 0 clock shapes
[NR-eGR] Read 0 other shapes
[NR-eGR] #Routing Blockages  : 0
[NR-eGR] #Bump Blockages     : 0
[NR-eGR] #Instance Blockages : 93626
[NR-eGR] #PG Blockages       : 4857
[NR-eGR] #Halo Blockages     : 0
[NR-eGR] #Boundary Blockages : 0
[NR-eGR] #Clock Blockages    : 0
[NR-eGR] #Other Blockages    : 0
[NR-eGR] #prerouted nets         : 1
[NR-eGR] #prerouted special nets : 0
[NR-eGR] #prerouted wires        : 3148
[NR-eGR] Read 2946 nets ( ignored 1 )
[NR-eGR] Handle net priority by net group ordering
[NR-eGR] == Routing rule table ==
[NR-eGR]  ID  Name       #Nets 
[NR-eGR] ----------------------
[NR-eGR]   0  (Default)   2945 
[NR-eGR] Layer group 1: route 2945 net(s) in layer range [1, 10]
[NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 1.92% V. EstWL: 2.476460e+04um
[NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[NR-eGR]                        OverCon            
[NR-eGR]                         #Gcell     %Gcell
[NR-eGR]        Layer               (1)    OverCon
[NR-eGR] ----------------------------------------------
[NR-eGR]  metal1 ( 1)         5( 0.20%)   ( 0.20%) 
[NR-eGR]  metal2 ( 2)        66( 0.95%)   ( 0.95%) 
[NR-eGR]  metal3 ( 3)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal4 ( 4)         2( 0.03%)   ( 0.03%) 
[NR-eGR]  metal5 ( 5)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal6 ( 6)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal7 ( 7)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal8 ( 8)         0( 0.00%)   ( 0.00%) 
[NR-eGR]  metal9 ( 9)         0( 0.00%)   ( 0.00%) 
[NR-eGR] metal10 (10)         0( 0.00%)   ( 0.00%) 
[NR-eGR] ----------------------------------------------
[NR-eGR]        Total        73( 0.12%)   ( 0.12%) 
[NR-eGR] 
[NR-eGR] Overflow after Early Global Route 0.00% H + 0.93% V
[NR-eGR] Connected 0 must-join pins/ports (post-process)
[NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR]                  Length (um)   Vias 
[NR-eGR] ------------------------------------
[NR-eGR]  metal1   (1H)          2430   8899 
[NR-eGR]  metal2   (2V)         10239   6525 
[NR-eGR]  metal3   (3H)         11448    905 
[NR-eGR]  metal4   (4V)          2642    354 
[NR-eGR]  metal5   (5H)          1697    462 
[NR-eGR]  metal6   (6V)           866    176 
[NR-eGR]  metal7   (7H)           211     51 
[NR-eGR]  metal8   (8V)            64     54 
[NR-eGR]  metal9   (9H)            39      2 
[NR-eGR]  metal10  (10V)            2      0 
[NR-eGR] ------------------------------------
[NR-eGR]           Total        29638  17428 
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Total half perimeter of net bounding box: 28081um
[NR-eGR] Total length: 29638um, number of vias: 17428
[NR-eGR] --------------------------------------------------------------------------
[NR-eGR] Finished Early Global Route kernel ( CPU: 0.43 sec, Real: 0.44 sec, Curr Mem: 3.55 MB )
[NR-eGR] Finished Early Global Route ( CPU: 0.43 sec, Real: 0.44 sec, Curr Mem: 3.55 MB )
Extraction called for design 'top' of instances=2219 and nets=864309 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
**ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
Type 'man IMPEXT-2827' for more detail.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 4000.320M)
Compute RC Scale Done ...
[hotspot] +------------+---------------+---------------+
[hotspot] |            |   max hotspot | total hotspot |
[hotspot] +------------+---------------+---------------+
[hotspot] | normalized |          0.00 |          0.00 |
[hotspot] +------------+---------------+---------------+
Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
Begin: GigaOpt Route Type Constraints Refinement
*** CongRefineRouteType #2 [begin] (opt_design #1) : totSession cpu/real = 0:05:54.7/0:07:48.3 (0.8), mem = 4000.3M
Updated routing constraints on 0 nets.
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None
*** CongRefineRouteType #2 [finish] (opt_design #1) : cpu/real = 0:00:00.1/0:00:00.1 (1.0), totSession cpu/real = 0:05:54.8/0:07:48.4 (0.8), mem = 4000.3M
End: GigaOpt Route Type Constraints Refinement
skip EGR on cluster skew clock nets.
-opt_exp_set_preroute_early_power_reclaim_recovery_split_flow false
                                           # bool, default=false, private
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=4032.63)
Total number of fetched objects 3399
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4053.7 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4053.7 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:02.0 totSessionCpu=0:05:56 mem=4053.7M)
Begin: GigaOpt postEco DRV Optimization
GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -postCTS
*** DrvOpt #2 [begin] (opt_design #1) : totSession cpu/real = 0:05:56.5/0:07:50.1 (0.8), mem = 4053.7M
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 net with fixed/cover wires excluded.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
#InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.23|     0.00|       0|       0|       0| 69.65%|          |         |
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.23|     0.00|       2|       0|       0| 69.67%| 0:00:00.0|  4068.8M|
|     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0.23|     0.00|       0|       0|       0| 69.67%| 0:00:00.0|  4068.8M|
+-------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

SingleBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the net has large fanout.


*** Finish DRV Fixing (cpu=0:00:00.4 real=0:00:01.0 mem=4068.8M) ***

*** DrvOpt #2 [finish] (opt_design #1) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:05:58.6/0:07:52.2 (0.8), mem = 4072.0M
End: GigaOpt postEco DRV Optimization
**INFO: Triggering refine place with 0 non-legal commits and 0 dirty legal commits
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:05:59 mem=4045.7M) ***

Starting Small incrNP...
Density distribution unevenness ratio = 4.090%
Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=4045.7M)
End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 4046.0MB
Summary Report:
Instances moved: 0 (out of 2221 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances moved: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.1 REAL: 0:00:01.0 MEM: 4046.0MB
*** Finished place_detail (0:05:59 mem=4046.0M) ***
Design TNS changes after trial route: 0.000 -> 0.000
GigaOpt: Skipping post-eco QFTNS optimization
#optDebug: fT-D <X 1 0 0 0>
Register exp ratio and priority group on 0 nets on 3401 nets : 

Active setup views:
 default_emulate_view
  Dominating endpoints: 0
  Dominating TNS: -0.000

Extraction called for design 'top' of instances=2221 and nets=864311 using extraction engine 'pre_route' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
pre_route RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
RCMode: PreRoute
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
**ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
Type 'man IMPEXT-2827' for more detail.
Updating RC Grid density data for preRoute extraction ...
Initializing multi-corner resistance tables ...
PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 4023.676M)
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 0
#################################################################################
# Design Stage: PreRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC Non-OCV 
# Parasitics Mode: No SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Calculate delays in Single mode...
Start delay calculation (fullDC) (1 T). (MEM=4044.2)
Total number of fetched objects 3401
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4064.13 CPU=0:00:00.5 REAL=0:00:01.0)
End delay calculation (fullDC). (MEM=4064.13 CPU=0:00:00.7 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.4 real=0:00:01.0 totSessionCpu=0:06:02 mem=4064.1M)
OPTC: user 20.0 (reset)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:00:34, real = 0:01:03, mem = 4022.4M, totSessionCpu=0:06:02 **

OptSummary:

------------------------------------------------------------------
     opt_design Final Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.226  |  0.226  |  0.455  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3397   |  1007   |  2395   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.666%
Routing Overflow: 0.00% H and 0.93% V
------------------------------------------------------------------
Begin: Collecting metrics
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |     0.226 |    0.226 |           |        0 |       69.67 |            |              | 0:00:01  |        4027 |    0 |   0 |
| route_type_refinement   |           |          |           |          |             |            |              | 0:00:00  |        4028 |      |     |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:02  |        4030 |      |     |
| excluded_clk_net_fixing |           |          |           |          |             |            |              | 0:00:00  |        4030 |      |     |
| global_opt              |           |    0.226 |           |        0 |       69.67 |            |              | 0:00:05  |        4031 |      |     |
| area_reclaiming         |     0.226 |    0.226 |         0 |        0 |       69.67 |            |              | 0:00:02  |        4022 |      |     |
| area_reclaiming_2       |     0.226 |    0.226 |         0 |        0 |       69.65 |            |              | 0:00:02  |        4029 |      |     |
| area_reclaiming_3       |     0.226 |    0.226 |         0 |        0 |       69.65 |            |              | 0:00:04  |        4028 |      |     |
| local_wire_reclaim      |           |          |           |          |             |            |              | 0:00:02  |        4025 |      |     |
| global_route            |           |          |           |          |             |       0.00 |         0.00 | 0:00:01  |        4000 |      |     |
| route_type_refinement_2 |           |          |           |          |             |            |              | 0:00:00  |        4000 |      |     |
| drv_eco_fixing          |     0.226 |    0.226 |         0 |        0 |       69.67 |            |              | 0:00:02  |        4046 |    0 |   0 |
| legalization            |           |          |           |          |             |            |              | 0:00:01  |        4037 |      |     |
| final_summary           |     0.226 |    0.226 |           |        0 |       69.67 |            |              | 0:00:03  |        4042 |    0 |   0 |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**opt_design ... cpu = 0:00:36, real = 0:01:05, mem = 4042.5M, totSessionCpu=0:06:04 **
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postcts
Info: final physical memory for 2 CRR processes is 1079.69MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
ERROR     IMPEXT-2827          2  Found a NONDEFAULT RULE '%s' with layer ...
WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
WARNING   IMPOPT-665          32  %s : Net has unplaced terms or is connec...
*** Message Summary: 36 warning(s), 2 error(s)

*** opt_design #1 [finish] () : cpu/real = 0:00:36.3/0:01:15.5 (0.5), totSession cpu/real = 0:06:04.2/0:08:08.9 (0.7), mem = 4042.6M
@file 72:
@@file 73: report_area > $LAYOUT_REPORTS/area_postcts.txt
@@file 74: report_power > $LAYOUT_REPORTS/power_postcts.txt
env CDS_WORKAREA is set to /scratch/asicfab/a/vkevat/systolic_array_I2I/layout
@@file 75: time_design -post_cts -slack_report > $LAYOUT_REPORTS/timing_setup_postcts.txt
*** time_design #3 [finish] () : cpu/real = 0:00:01.0/0:00:01.1 (1.0), totSession cpu/real = 0:06:06.9/0:08:11.7 (0.7), mem = 3942.1M
@@file 76: time_design -post_cts -hold -slack_report > $LAYOUT_REPORTS/timing_hold_postcts.txt
*** time_design #4 [finish] () : cpu/real = 0:00:02.1/0:00:02.2 (1.0), totSession cpu/real = 0:06:09.0/0:08:13.8 (0.7), mem = 3905.2M
@@file 77: report_gate_count -out_file $LAYOUT_REPORTS/gates_postcts.txt
Gate area 0.7980 um^2
[0] top Gates=8261 Cells=2221 Area=6592.3 um^2
@file 78: report_qor -format text -file $LAYOUT_REPORTS/qor_postcts.txt
This command will be deprecated in future releases; please use report_metric.
@@file 79: report_route -summary > $LAYOUT_REPORTS/route_postcts.txt
@file 80:
@file 81: # Commence final detailed routing
@file 82: # (layers 1-11, medium effort on vias, timing+SI driven)
@@file 83: set_db route_design_top_routing_layer 10
#WARNING (NRIF-91) Option set_db route_top_routing_layer is not recommended. To ensure compatibility with future releases, use option set_db design_top_routing_layer instead.
@@file 84: set_db route_design_bottom_routing_layer 1
#WARNING (NRIF-90) Option set_db route_bottom_routing_layer is not recommended. To ensure compatibility with future releases, use option set_db design_bottom_routing_layer instead.
@file 85:
@file 86: #set_db route_design_detail_use_multi_cut_via_effort medium
@file 87: # high effort instead of medium fixes DRC spacing violation
@@file 88: set_db route_design_concurrent_minimize_via_count_effort high
@@file 89: set_db route_design_detail_fix_antenna true
@@file 90: set_db route_design_with_timing_driven true
@@file 91: set_db route_design_with_si_driven true
@file 92:
@@file 93: route_design -global_detail -via_opt
#% Begin route_design (date=11/29 02:07:48, mem=3906.0M)
#route_design: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 3906.03 (MB), peak = 4341.07 (MB)
AAE_INFO: Pre Route call back at the beginning of routeDesign
#**INFO: setDesignMode -flowEffort standard
#**INFO: setDesignMode -powerEffort none
#WARNING (NRIG-96) Selected single pass global detail route "-global_detail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
#WARNING (NRIG-144) Cannot combine -viaOpt with -globalDetail option. The -viaOpt will be ignored.
**INFO: User settings:
delaycal_default_net_delay                               1000ps
delaycal_default_net_load                                0.5pf
delaycal_enable_high_fanout                              true
delaycal_enable_ideal_seq_async_pins                     false
delaycal_eng_enablepreplacedflow                         false
delaycal_ignore_net_load                                 false
delaycal_input_transition_delay                          0.1ps
delaycal_socv_accuracy_mode                              low
delaycal_use_default_delay_limit                         1000
setAnalysisMode -skew                                    true
setAnalysisMode -virtualIPO                              false
setDelayCalMode -engine                                  aae
extract_rc_engine                                        pre_route
route_bottom_routing_layer                               1
route_concurrent_minimize_via_count_effort               high
route_detail_fix_antenna                                 true
route_exp_dont_invoke_reclaim_antenna_diode              true
route_extract_third_party_compatible                     false
route_global_exp_timing_driven_std_delay                 10.2
route_route_side                                         front
route_top_routing_layer                                  10
route_with_si_driven                                     true
route_with_timing_driven                                 true
getAnalysisMode -skew                                    true
getAnalysisMode -virtualIPO                              false
getDelayCalMode -engine                                  aae
get_power_analysis_mode -report_power_quiet              false
getAnalysisMode -skew                                    true
getAnalysisMode -virtualIPO                              false
#default_emulate_rc_corner has no qx tech file defined
#No active RC corner or QRC tech file is missing.
#**INFO: multi-cut via swapping will not be performed after routing.
#**INFO: All auto set options tuned by route_design will be restored to their original settings on command completion.
Begin checking placement ... (start mem=3906.1M, init mem=3906.3M)
*info: Placed = 2221          
*info: Unplaced = 0           
Placement Density:69.66%(6592/9462)
Placement Density (including fixed std cells):69.66%(6592/9462)
Finished check_place (total: cpu=0:00:00.1, real=0:00:00.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3906.8M)

changeUseClockNetStatus Option :  -ignoreSkipRoutingNets -noFixedNetWires 
*** Changed status on (1) nets in Clock.
*** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=3907.2M) ***

route_global_detail

#Start route_global_detail on Sat Nov 29 02:07:48 2025
#
#Generating timing data, please wait...
#3401 total nets, 2948 already routed, 2948 will ignore in trialRoute
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
**ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
#Dump tif for version 2.1
Total number of fetched objects 3401
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=3957.23 CPU=0:00:00.5 REAL=0:00:00.0)

#Generating timing data took: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 3900.42 (MB), peak = 4341.07 (MB)
#Done generating timing data.
#WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
#Start reading timing information from file .timing_file_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676.tif.gz ...
#Read in timing information for 12554 ports, 2221 instances from timing file .timing_file_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676.tif.gz.
#NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
#Total number of trivial nets (e.g. < 2 pins) = 861363 (skipped).
#Total number of routable nets = 2948.
#Total number of nets in the design = 864311.
#2947 routable nets do not have any wires.
#1 routable net has routed wires.
#2947 nets will be global routed.
#Start routing data preparation on Sat Nov 29 02:07:59 2025
#
#Rebuild pin access data for design.
#Initial pin access analysis.
#Detail pin access analysis.
#Done pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1) top shield layer=10(metal10)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2) num_routing_layer=10 top_routing_layer=10 top_ripin_layer=10
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4252.09 (MB), peak = 4341.07 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4264.15 (MB), peak = 4341.07 (MB)
#
#Finished routing data preparation on Sat Nov 29 02:08:01 2025
#
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = 18.89 (MB)
#Total memory = 4264.19 (MB)
#Peak memory = 4341.07 (MB)
#
#
#Start global routing on Sat Nov 29 02:08:01 2025
#
#
#Start global routing initialization on Sat Nov 29 02:08:01 2025
#
#Number of eco nets is 0
#
#Start global routing data preparation on Sat Nov 29 02:08:02 2025
#
#Start routing resource analysis on Sat Nov 29 02:08:02 2025
#
#Routing resource analysis is done on Sat Nov 29 02:08:02 2025
#
#  Resource Analysis:
#
#               Routing  #Avail      #Track     #Total     %Gcell
#  Layer      Direction   Track     Blocked      Gcell    Blocked
#  --------------------------------------------------------------
#  metal1         H         387         765        3157    58.54%
#  metal2         V         361          88        3157     4.69%
#  metal3         H        1068          84        3157     0.00%
#  metal4         V         251          54        3157     6.27%
#  metal5         H         527          48        3157     0.00%
#  metal6         V         238          67        3157     8.36%
#  metal7         H         152          39        3157     7.32%
#  metal8         V          74          27        3157    18.78%
#  metal9         H          53          24        3157    30.95%
#  metal10        V          39           1        3157     3.20%
#  --------------------------------------------------------------
#  Total                   3151      22.05%       31570    13.81%
#
#
#
#
#Global routing data preparation is done on Sat Nov 29 02:08:02 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4266.84 (MB), peak = 4341.07 (MB)
#
#
#Global routing initialization is done on Sat Nov 29 02:08:02 2025
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4267.95 (MB), peak = 4341.07 (MB)
#
#start global routing iteration 1...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4280.17 (MB), peak = 4341.07 (MB)
#
#start global routing iteration 2...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4282.91 (MB), peak = 4341.07 (MB)
#
#start global routing iteration 3...
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4282.95 (MB), peak = 4341.07 (MB)
#
#
#Total number of trivial nets (e.g. < 2 pins) = 861363 (skipped).
#Total number of routable nets = 2948.
#Total number of nets in the design = 864311.
#
#2948 routable nets have routed wires.
#
#Routed nets constraints summary:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            2947  
#-----------------------------
#        Total            2947  
#-----------------------------
#
#Routing constraints summary of the whole design:
#-----------------------------
#        Rules   Unconstrained  
#-----------------------------
#      Default            2948  
#-----------------------------
#        Total            2948  
#-----------------------------
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon  Flow/Cap
#  --------------------------------------------------------------------------
#  metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.51  
#  metal2      193(6.11%)     32(1.01%)      2(0.06%)   (7.19%)     0.43  
#  metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.26  
#  metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.25  
#  metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.12  
#  metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.24  
#  metal7        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.19  
#  metal8        1(0.03%)      0(0.00%)      0(0.00%)   (0.03%)     0.28  
#  metal9        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.23  
#  metal10       0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.01  
#  --------------------------------------------------------------------------
#     Total    194(0.64%)     32(0.11%)      2(0.01%)   (0.76%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#  Overflow after GR: 0.00% H + 0.76% V
#
#Hotspot report including placement blocked areas
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      layer     |    max hotspot    |   total hotspot   |            hotspot bbox             |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   metal1(H)    |              1.00 |              3.00 |    50.40    33.59    56.00    39.20 |
[hotspot] |   metal2(V)    |              1.00 |              6.00 |    67.20    22.39    72.80    28.00 |
[hotspot] |   metal3(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal4(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal5(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal6(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal7(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |   metal8(V)    |              3.00 |              5.00 |    84.00    33.59    85.31    50.40 |
[hotspot] |   metal9(H)    |              0.00 |              0.00 |   (none)                            |
[hotspot] |  metal10(V)    |              0.00 |              0.00 |   (none)                            |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |      worst     | (metal8)     3.00 | (metal2)     6.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
[hotspot] |   all layers   |              1.00 |              4.00 |                                     |
[hotspot] +----------------+-------------------+-------------------+-------------------------------------+
Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 1.00/4.00 (area is in unit of 4 std-cell row bins)
[hotspot] top 4 congestion hotspot bounding boxes and scores of all layers hotspot
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] | top |            hotspot bbox             | hotspot score |           module              |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  1  |    11.20    28.00    16.80    33.59 |        1.00   | u_systolic_array_top          |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  2  |    67.20    39.20    72.80    44.80 |        1.00   | u_systolic_array_top          |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  3  |    11.20    61.59    16.80    67.20 |        1.00   | u_systolic_array_top          |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
[hotspot] |  4  |    11.20   117.59    16.80   123.20 |        1.00   | u_systolic_array_top          |
[hotspot] +-----+-------------------------------------+---------------+-------------------------------+
#Complete Global Routing.
#
#  Routing Statistics
#
#----------------+-----------+------+
#  Layer         | Length(um)|  Vias|
#----------------+-----------+------+
#  active ( 0H)  |          0|     0|
#  metal1 ( 1H)  |         42|  8546|
#  metal2 ( 2V)  |       8516|  5924|
#  metal3 ( 3H)  |      12361|  1349|
#  metal4 ( 4V)  |       3161|   354|
#  metal5 ( 5H)  |       1579|   318|
#  metal6 ( 6V)  |        735|   163|
#  metal7 ( 7H)  |         46|    64|
#  metal8 ( 8V)  |         53|    56|
#  metal9 ( 9H)  |         18|     2|
#  metal10 (10V) |          0|     0|
#----------------+-----------+------+
#  Total         |      26511| 16776|
#----------------+-----------+------+
#
# Total half perimeter of net bounding box: 25123 um.
#Max overcon = 5 tracks.
#Total overcon = 0.76%.
#Worst layer Gcell overcon rate = 0.03%.
#
#Global routing statistics:
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 19.51 (MB)
#Total memory = 4283.70 (MB)
#Peak memory = 4341.07 (MB)
#
#Finished global routing on Sat Nov 29 02:08:06 2025
#
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4283.34 (MB), peak = 4341.07 (MB)
#Start Track Assignment.
#Done with 3462 horizontal wires in 3 hboxes and 3148 vertical wires in 2 hboxes.
#Done with 588 horizontal wires in 3 hboxes and 647 vertical wires in 2 hboxes.
#Done with 3 horizontal wires in 3 hboxes and 2 vertical wires in 2 hboxes.
#
#Track assignment summary:
# layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
#------------------------------------------------------------------------
# metal1        32.28 	  0.22%  	  0.00% 	  0.00%
# metal2      7178.52 	  0.08%  	  0.00% 	  0.02%
# metal3     11241.09 	  0.04%  	  0.00% 	  0.00%
# metal4      2833.31 	  0.06%  	  0.00% 	  0.00%
# metal5      1586.32 	  0.00%  	  0.00% 	  0.00%
# metal6       733.69 	  0.04%  	  0.00% 	  0.00%
# metal7        53.60 	  0.00%  	  0.00% 	  0.00%
# metal8        50.33 	  0.00%  	  0.00% 	  0.00%
# metal9        22.54 	  0.00%  	  0.00% 	  0.00%
# metal10        0.00 	  0.00%  	  0.00% 	  0.00%
#------------------------------------------------------------------------
# All       23731.67  	  0.05% 	  0.00% 	  0.00%
#Complete Track Assignment.
#
#  Routing Statistics
#
#----------------+-----------+------+
#  Layer         | Length(um)|  Vias|
#----------------+-----------+------+
#  active ( 0H)  |          0|     0|
#  metal1 ( 1H)  |         31|  8546|
#  metal2 ( 2V)  |       8309|  5924|
#  metal3 ( 3H)  |      12141|  1349|
#  metal4 ( 4V)  |       3108|   354|
#  metal5 ( 5H)  |       1584|   318|
#  metal6 ( 6V)  |        723|   163|
#  metal7 ( 7H)  |         46|    64|
#  metal8 ( 8V)  |         44|    56|
#  metal9 ( 9H)  |         15|     2|
#  metal10 (10V) |          0|     0|
#----------------+-----------+------+
#  Total         |      25999| 16776|
#----------------+-----------+------+
#
# Total half perimeter of net bounding box: 25123 um.
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 4282.71 (MB), peak = 4341.07 (MB)
#
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:12
#Elapsed time = 00:00:12
#Increased memory = 37.41 (MB)
#Total memory = 4282.71 (MB)
#Peak memory = 4341.07 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 17
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  metal1 |     0|      0|
#  metal2 |    17|     17|
#  Totals |    17|     17|
#---------+------+-------+
#
#453 out of 2221 instances (20.4%) need to be verified(marked ipoed), dirty area = 4.6%.
#82.07% of the total area is being checked for drcs
#82.1% of the total area was checked
#   number of violations = 17
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  metal1 |     0|      0|
#  metal2 |    17|     17|
#  Totals |    17|     17|
#---------+------+-------+
#
#cpu time = 00:00:09, elapsed time = 00:00:10, memory = 4293.75 (MB), peak = 4341.07 (MB)
#start 1st optimization iteration ...
#   number of violations = 12
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  metal1 |     0|      0|
#  metal2 |    12|     12|
#  Totals |    12|     12|
#---------+------+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4293.94 (MB), peak = 4341.07 (MB)
#start 2nd optimization iteration ...
#   number of violations = 12
#
#  By Layer and Type:
#
#---------+------+-------+
#  -      | Short| Totals|
#---------+------+-------+
#  metal1 |     0|      0|
#  metal2 |    12|     12|
#  Totals |    12|     12|
#---------+------+-------+
#
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4293.88 (MB), peak = 4341.07 (MB)
#start 3rd optimization iteration ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4292.01 (MB), peak = 4341.07 (MB)
#Complete Detail Routing.
#
#  Routing Statistics
#
#----------------+-----------+------+
#  Layer         | Length(um)|  Vias|
#----------------+-----------+------+
#  active ( 0H)  |          0|     0|
#  metal1 ( 1H)  |       1255|  8848|
#  metal2 ( 2V)  |      10052|  5416|
#  metal3 ( 3H)  |      11429|   785|
#  metal4 ( 4V)  |       3090|   279|
#  metal5 ( 5H)  |       1701|   154|
#  metal6 ( 6V)  |        792|   121|
#  metal7 ( 7H)  |        332|    45|
#  metal8 ( 8V)  |         61|    42|
#  metal9 ( 9H)  |        137|     2|
#  metal10 (10V) |          1|     0|
#----------------+-----------+------+
#  Total         |      28849| 15692|
#----------------+-----------+------+
#
# Total half perimeter of net bounding box: 25123 um.
#Total number of DRC violations = 0
#Cpu time = 00:00:15
#Elapsed time = 00:00:15
#Increased memory = 5.40 (MB)
#Total memory = 4288.11 (MB)
#Peak memory = 4341.07 (MB)
#
#Start Post Route wire spreading..
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4292.49 (MB), peak = 4341.07 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Nov 29 02:08:32 2025
#
#
#Start Post Route Wire Spread.
#Done with 595 horizontal wires in 5 hboxes and 373 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#
#  Routing Statistics
#
#----------------+-----------+------+
#  Layer         | Length(um)|  Vias|
#----------------+-----------+------+
#  active ( 0H)  |          0|     0|
#  metal1 ( 1H)  |       1263|  8848|
#  metal2 ( 2V)  |      10147|  5416|
#  metal3 ( 3H)  |      11569|   785|
#  metal4 ( 4V)  |       3117|   279|
#  metal5 ( 5H)  |       1713|   154|
#  metal6 ( 6V)  |        797|   121|
#  metal7 ( 7H)  |        332|    45|
#  metal8 ( 8V)  |         61|    42|
#  metal9 ( 9H)  |        137|     2|
#  metal10 (10V) |          1|     0|
#----------------+-----------+------+
#  Total         |      29136| 15692|
#----------------+-----------+------+
#
# Total half perimeter of net bounding box: 25123 um.
#
#Start DRC checking..
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4292.15 (MB), peak = 4341.07 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#   number of violations = 0
#cpu time = 00:00:07, elapsed time = 00:00:06, memory = 4289.82 (MB), peak = 4341.07 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#
#  Routing Statistics
#
#----------------+-----------+------+
#  Layer         | Length(um)|  Vias|
#----------------+-----------+------+
#  active ( 0H)  |          0|     0|
#  metal1 ( 1H)  |       1263|  8848|
#  metal2 ( 2V)  |      10147|  5416|
#  metal3 ( 3H)  |      11569|   785|
#  metal4 ( 4V)  |       3117|   279|
#  metal5 ( 5H)  |       1713|   154|
#  metal6 ( 6V)  |        797|   121|
#  metal7 ( 7H)  |        332|    45|
#  metal8 ( 8V)  |         61|    42|
#  metal9 ( 9H)  |        137|     2|
#  metal10 (10V) |          1|     0|
#----------------+-----------+------+
#  Total         |      29136| 15692|
#----------------+-----------+------+
#
# Total half perimeter of net bounding box: 25123 um.
#route_detail Statistics:
#Cpu time = 00:00:27
#Elapsed time = 00:00:27
#Increased memory = 7.11 (MB)
#Total memory = 4289.82 (MB)
#Peak memory = 4341.07 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:52
#Elapsed time = 00:00:52
#Increased memory = 93.04 (MB)
#Total memory = 4000.29 (MB)
#Peak memory = 4349.52 (MB)
#Number of warnings = 1
#Total number of warnings = 37
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sat Nov 29 02:08:41 2025
#
#Default setup view is reset to default_emulate_view.
#Default setup view is reset to default_emulate_view.
AAE_INFO: Post Route call back at the end of routeDesign
#route_design: cpu time = 00:00:53, elapsed time = 00:00:53, memory = 3880.45 (MB), peak = 4349.52 (MB)
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  route_design              | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:02|     00:00:02|         1.0|
#  DB Import                 | 00:00:07|     00:00:07|         1.0|
#  DB Export                 | 00:00:03|     00:00:03|         1.0|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:07|     00:00:07|         1.0|
#  Global Routing            | 00:00:04|     00:00:04|         1.0|
#  Track Assignment          | 00:00:03|     00:00:03|         1.0|
#  Detail Routing            | 00:00:14|     00:00:14|         1.0|
#  Post Route Wire Spreading | 00:00:08|     00:00:08|         1.0|
#  Entire Command            | 00:00:53|     00:00:53|         1.0|
#----------------------------+---------+-------------+------------+
#
#% End route_design (date=11/29 02:08:41, total cpu=0:00:52.8, real=0:00:53.0, peak res=4349.5M, current mem=3880.5M)
@file 94:
@file 95: # default is 'single'. 
@file 96: # Set here to 'ocv' because postroute says so
@@file 97: set_db timing_analysis_type ocv
@file 98:
@file 99: # Optimize yet again after routing
@@file 100: opt_design -post_route
**opt_design ... cpu = 0:00:00, real = 0:00:00, mem = 3880.5M, totSessionCpu=0:07:02 **
**WARN: (IMPOPT-576):	32 nets have unplaced terms. 
*** opt_design #2 [begin] () : totSession cpu/real = 0:07:02.1/0:09:07.1 (0.8), mem = 3880.5M
GigaOpt running with 1 threads.
*** InitOpt #1 [begin] (opt_design #2) : totSession cpu/real = 0:07:02.1/0:09:07.1 (0.8), mem = 3880.5M
**INFO: User settings:
delaycal_default_net_delay                                                          1000ps
delaycal_default_net_load                                                           0.5pf
delaycal_enable_high_fanout                                                         true
delaycal_enable_ideal_seq_async_pins                                                false
delaycal_eng_enablepreplacedflow                                                    false
delaycal_ignore_net_load                                                            false
delaycal_input_transition_delay                                                     0.1ps
delaycal_socv_accuracy_mode                                                         low
delaycal_use_default_delay_limit                                                    1000
setAnalysisMode -skew                                                               true
setAnalysisMode -virtualIPO                                                         false
setDelayCalMode -engine                                                             aae
extract_rc_engine                                                                   pre_route
opt_area_recovery                                                                   default
opt_drv                                                                             true
opt_drv_margin                                                                      0.0
opt_effort                                                                          high
opt_leakage_to_dynamic_ratio                                                        1.0
opt_power_effort                                                                    none
opt_preserve_all_sequential                                                         false
opt_remove_redundant_insts                                                          true
opt_resize_flip_flops                                                               true
opt_setup_target_slack                                                              0.0
opt_skew_eco_route                                                                  false
opt_view_pruning_setup_views_active_list                                            { default_emulate_view }
opt_view_pruning_setup_views_persistent_list                                        { default_emulate_view}
opt_view_pruning_tdgr_setup_views_persistent_list                                   { default_emulate_view}
place_design_floorplan_mode                                                         false
place_design_refine_place                                                           true
place_global_cong_effort                                                            auto
place_global_place_io_pins                                                          true
route_bottom_routing_layer                                                          1
route_concurrent_minimize_via_count_effort                                          high
route_detail_fix_antenna                                                            true
route_extract_third_party_compatible                                                false
route_global_exp_timing_driven_std_delay                                            10.2
route_global_exp_timing_driven_use_tif_timing_engine_for_import_design              false
route_top_routing_layer                                                             10
route_with_si_driven                                                                true
route_with_timing_driven                                                            true
getAnalysisMode -skew                                                               true
getAnalysisMode -virtualIPO                                                         false
getDelayCalMode -engine                                                             aae
get_power_analysis_mode -report_power_quiet                                         false
getAnalysisMode -skew                                                               true
getAnalysisMode -virtualIPO                                                         false
**INFO: set_db design_flow_effort standard -> setting 'set_db opt_all_end_points true' for the duration of this command.
Disable merging buffers from different footprints for postRoute code for non-MSV designs
Need call spDPlaceInit before registerPrioInstLoc.
Switching SI Aware to true by default in postroute mode   
AAE_INFO: switching set_db delaycal_enable_si from false to true ...
AAE_INFO: The setting is changed from false to true in set_db delaycal_enable_si
**WARN: (IMPOPT-665):	n_rst : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	AWVALID : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	AWREADY : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	WDREADY : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ARVALID : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	ARREADY : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[0][0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][5] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][4] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][3] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][2] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][1] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_x_queue[63][0] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_w_queue[0][11] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (IMPOPT-665):	sc_w_queue[0][10] : Net has unplaced terms or is connected to uplaced instances in design. 
Type 'man IMPOPT-665' for more detail.
**WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
**WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command set_db si_glitch_enable_report true
default_emulate_libset_max
Info: Using SynthesisEngine executable '/package/eda2/cadence/DDI251/INNOVUS251/bin/innovus_'.
      SynthesisEngine workers will not check out additional licenses.
**opt_design ... cpu = 0:00:01, real = 0:00:35, mem = 3997.3M, totSessionCpu=0:07:03 **
Existing Dirty Nets : 0
New Signature Flow (optDesignCheckOptions) ....
#Taking db snapshot
#Taking db snapshot ... done
Begin checking placement ... (start mem=3997.3M, init mem=3997.3M)
*info: Placed = 2221          
*info: Unplaced = 0           
Placement Density:69.66%(6592/9462)
Placement Density (including fixed std cells):69.66%(6592/9462)
Finished check_place (total: cpu=0:00:00.1, real=0:00:01.0; vio checks: cpu=0:00:00.0, real=0:00:00.0; mem=3997.8M)
#optDebug: { P: 90 W: 5201 FE: standard PE: none LDR: 1}
 Initial DC engine is -> aae
 
 AAE-Opt:: Current number of nets in RC Memory -> 100 K
 
 
 AAE-Opt:: New number of nets in RC Memory -> 432 K
 
Reset EOS DB
Ignoring AAE DB Resetting ...
 Set Options for AAE Based Opt flow 
*** opt_design -post_route ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0
Hold Target Slack: user slack 0
Opt: RC extraction mode changed to 'detail'
Multi-VT timing optimization disabled based on library information.
**INFO: Using Advanced Metric Collection system.
*** InitOpt #1 [finish] (opt_design #2) : cpu/real = 0:00:02.8/0:00:36.8 (0.1), totSession cpu/real = 0:07:05.0/0:09:43.9 (0.7), mem = 3997.9M
** INFO : this run is activating 'postRoute' automaton
**INFO: flowCheckPoint #1 InitialSummary
Extraction called for design 'top' of instances=2221 and nets=864311 using extraction engine 'post_route' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
post_route (extract_rc_effort_level low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d  -basic
RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
**ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
Type 'man IMPEXT-2827' for more detail.
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4013.4M)
Extracted 10.0068% (CPU Time= 0:00:00.2  MEM= 4018.6M)
Extracted 20.0051% (CPU Time= 0:00:00.2  MEM= 4018.6M)
Extracted 30.0077% (CPU Time= 0:00:00.2  MEM= 4018.6M)
Extracted 40.006% (CPU Time= 0:00:00.2  MEM= 4018.8M)
Extracted 50.0085% (CPU Time= 0:00:00.2  MEM= 4018.8M)
Extracted 60.0068% (CPU Time= 0:00:00.2  MEM= 4018.9M)
Extracted 70.0051% (CPU Time= 0:00:00.3  MEM= 4018.9M)
Extracted 80.0077% (CPU Time= 0:00:00.3  MEM= 4019.1M)
Extracted 90.006% (CPU Time= 0:00:00.3  MEM= 4019.3M)
Extracted 100% (CPU Time= 0:00:00.4  MEM= 4020.1M)
Number of Extracted Resistors     : 39219
Number of Extracted Ground Cap.   : 42105
Number of Extracted Coupling Cap. : 68132
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4018.4M)
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.8  Real Time: 0:00:00.0  MEM: 4030.461M)
**ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
Type 'man IMPEXT-2827' for more detail.
Initializing multi-corner resistance tables ...
** INFO: Initializing Glitch Interface
AAE DB initialization (MEM=4086.500000 CPU=0:00:00.1 REAL=0:00:00.0) 
** INFO: Initializing Glitch Cache
*** BuildHoldData #1 [begin] (opt_design #2) : totSession cpu/real = 0:07:06.1/0:09:44.9 (0.7), mem = 4092.3M
AAE_INFO: switching set_db delaycal_enable_si from true to false ...
AAE_INFO: The setting is changed from true to false in set_db delaycal_enable_si
Starting delay calculation for Hold views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
AAE DB initialization (MEM=4099.160156 CPU=0:00:00.1 REAL=0:00:00.0) 
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI Off 
#################################################################################
Start delay calculation (fullDC) (1 T). (MEM=4110.86)
Total number of fetched objects 3401
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
End delay calculation. (MEM=4201.16 CPU=0:00:00.6 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4193.72 CPU=0:00:01.0 REAL=0:00:01.0)
*** Done Building Timing Graph (cpu=0:00:01.5 real=0:00:02.0 totSessionCpu=0:07:08 mem=4160.3M)
Done building cte hold timing graph (HoldAware) cpu=0:00:01.9 real=0:00:02.0 totSessionCpu=0:07:08 mem=4160.3M ***
Warning: No proper clock gate cell delay was found for clock standard delay computation.
AAE_INFO: switching set_db delaycal_enable_si from false to true ...
AAE_INFO: The setting is changed from false to true in set_db delaycal_enable_si
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=4191.59)
Total number of fetched objects 3401
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 864311,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=4213.16 CPU=0:00:00.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4213.16 CPU=0:00:01.1 REAL=0:00:01.0)
Save waveform /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/.AAE_XdWhIP/.AAE_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4213.2M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4213.4M)

Executing IPO callback for view pruning ..
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=4179.5)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 3401. 
Total number of fetched objects 3401
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 864311,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4196.96 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4196.96 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.2 real=0:00:03.0 totSessionCpu=0:07:17 mem=4187.0M)
** INFO: Initializing Glitch Interface

OptSummary:

------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.556  |  0.237  | -0.556  |
|           TNS (ns):|-203.012 |  0.000  |-203.012 |
|    Violating Paths:|   451   |    0    |   451   |
|          All Paths:|  3397   |  1007   |  2395   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (892)      |   -1.005   |     1 (892)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.666%
------------------------------------------------------------------
*** BuildHoldData #1 [finish] (opt_design #2) : cpu/real = 0:00:11.9/0:00:12.0 (1.0), totSession cpu/real = 0:07:18.0/0:09:56.9 (0.7), mem = 4241.5M
**opt_design ... cpu = 0:00:16, real = 0:00:50, mem = 4195.8M, totSessionCpu=0:07:18 **
OPTC: m4 20.0 50.0 [ 50.0 20.0 50.0 ]
OPTC: view 50.0 [ 0.0500 ]
Setting latch borrow mode to budget during optimization.
Info: Done creating the CCOpt slew target map.
**INFO: flowCheckPoint #2 OptimizationPass1
Glitch fixing enabled
*** ClockDrv #1 [begin] (opt_design #2) : totSession cpu/real = 0:07:19.2/0:09:58.2 (0.7), mem = 4196.1M
Running CCOpt-PRO on entire clock network
Leaving CCOpt scope - Initializing power interface...
Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
  Non-clock: 864310 (unrouted=861363, trialRouted=0, noStatus=0, routed=2947, fixed=0, [crossesIlmBoundary=0, tooFewTerms=861342, (crossesIlmBoundary AND tooFewTerms=0)])
-effortLevel low                           # enums={low medium high signoff}, default=undefined
Clock tree cells fixed by user: 0 out of 0
PRO...
Relaxing adjacent_rows_legal and cell_density for the duration of PRO. To stop this set pro_respect_cell_density_and_adjacent_row_legal to true.
Initializing clock structures...
  Creating own balancer
  Permitting the movement of (non-FIXED) datapath insts as required for sized/new clock tree insts
  Initializing legalizer
  Using cell based legalization.
  Leaving CCOpt scope - Initializing placement interface...
  Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[PSP]    Load db... (mem=3.8M)
[PSP]    Read data from FE... (mem=3.8M)
[PSP]    Done Read data from FE (cpu=0.005s, mem=3.8M)

[PSP]    Done Load db (cpu=0.005s, mem=3.8M)

[PSP]    Constructing placeable region... (mem=3.8M)
[PSP]    Compute region effective width... (mem=3.8M)
[PSP]    Done Compute region effective width (cpu=0.000s, mem=3.8M)

[PSP]    Done Constructing placeable region (cpu=0.001s, mem=3.8M)

  Reconstructing clock tree datastructures, skew aware...
    Validating CTS configuration...
    Checking module port directions...
    Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
    Non-default attributes:
      Public non-default attributes:
        cts_adjacent_rows_legal: true (default: false)
        cts_cell_density is set for at least one object
        cts_cell_halo_rows: 0 (default: 1)
        cts_cell_halo_sites: 0 (default: 4)
        cts_route_type is set for at least one object
        cts_skew_group_target_insertion_delay is set for at least one object
        cts_target_max_transition_time is set for at least one object
        cts_target_max_transition_time_sdc is set for at least one object
        cts_target_skew is set for at least one object
      Private non-default attributes:
        cts_allow_non_fterm_identical_swaps: false (default: true)
        cts_clock_nets_detailed_routed: true (default: false)
        cts_force_design_routing_status: 1 (default: auto)
        cts_last_virtual_delay_scaling_factor is set for at least one object
        cts_post_route_enable_post_commit_delay_update: true (default: false)
        cts_use_accurate_downstream_capacitance_in_optimization: true (default: false)
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M9. As a result, an RC of wire width '1600' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '880' on M10. As a result, an RC of wire width '1600' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M9. As a result, an RC of wire width '1600' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '880' on M10. As a result, an RC of wire width '1600' is being used instead. This may cause some accuracy degradation.
    Route type trimming info:
      No route type modifications were made.
    Library trimming buffers in power domain auto-default and half-corner default_emulate_delay_corner:both.late removed 0 of 3 cells
    Original list had 3 cells:
    CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
    Library trimming was not able to trim any cells:
    CLKBUF_X3 CLKBUF_X2 CLKBUF_X1 
**WARN: (IMPCCOPT-1184):	The library has no usable balanced inverters for power domain auto-default, while balancing clock_tree clk. If this is not intended behavior, you can specify a list of base_cells to use with the inverter_cells attribute.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M7. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (IMPEXT-6140):	The RC table is not interpolated for wire width '320' on M8. As a result, an RC of wire width '800' is being used instead. This may cause some accuracy degradation.
**WARN: (EMS-27):	Message (IMPEXT-6140) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
    Clock tree balancer configuration for clock_tree clk:
    Non-default attributes:
      Public non-default attributes:
        cts_cell_density: 1 (default: 0.75)
        cts_route_type (leaf): ClockTrack_ccopt_autotrimmed (default: default)
        cts_route_type (top): default_route_type_nonleaf (default: default)
        cts_route_type (trunk): ClockTrack_ccopt_autotrimmed (default: default)
      No private non-default attributes
    For power domain auto-default:
      Buffers:     CLKBUF_X3 CLKBUF_X2 CLKBUF_X1
      Inverters:   
      Clock gates (with test): CLKGATETST_X8 CLKGATETST_X4 CLKGATETST_X2 CLKGATETST_X1
      Clock gates   (no test): CLKGATE_X8 CLKGATE_X4 CLKGATE_X2 CLKGATE_X1
      Unblocked area available for placement of any clock cells in power_domain auto-default: 9462.684um^2
    Top Routing info:
      Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: metal4/metal3; 
      Unshielded; Mask Constraint: 0; Source: cts_route_type.
    Trunk/Leaf Routing info:
      Route-type name: ClockTrack_ccopt_autotrimmed; Top/bottom preferred layer name: metal8/metal7; 
      Non-default rule name: NDR_ClockTree; Unshielded; Mask Constraint: 0; Source: cts_route_type.
    For timing_corner default_emulate_delay_corner:both, late and power domain auto-default:
      Slew time target (leaf):    0.150ns
      Slew time target (trunk):   0.150ns
      Slew time target (top):     0.150ns (Note: no nets are considered top nets in this clock tree)
      Buffer unit delay: 0.056ns
      Buffer max distance: 787.160um
    Fastest wire driving cells and distances:
      Buffer    : {lib_cell:CLKBUF_X3, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=787.160um, saturatedSlew=0.109ns, speed=4145.129um per ns, cellArea=1.690um^2 per 1000um}
      Clock gate (with test): {lib_cell:CLKGATETST_X8, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=1418.983um, saturatedSlew=0.110ns, speed=7329.458um per ns, cellArea=5.436um^2 per 1000um}
      Clock gate   (no test): {lib_cell:CLKGATE_X8, fastest_considered_half_corner=default_emulate_delay_corner:both.late, optimalDrivingDistance=1426.667um, saturatedSlew=0.110ns, speed=7552.498um per ns, cellArea=4.848um^2 per 1000um}
    
    
    Logic Sizing Table:
    
    ----------------------------------------------------------
    Cell    Instance count    Source    Eligible library cells
    ----------------------------------------------------------
      (empty table)
    ----------------------------------------------------------
    
    
    Clock tree balancer configuration for skew_group clk/default_emulate_constraint_mode:
     Created from constraint modes: {[default_emulate_constraint_mode]}
      Sources:                     pin clk
      Total number of sinks:       915
      Delay constrained sinks:     915
      Constrains:                  default
      Non-leaf sinks:              0
      Ignore pins:                 0
     Timing corner default_emulate_delay_corner:both.late:
      Skew target:                 0.100ns
    Primary reporting skew groups are:
    skew_group clk/default_emulate_constraint_mode with 915 clock sinks
    Found 0/0 (-nan%) clock tree instances with fixed placement status.
    
    
    Constraint summary
    ==================
    
    Transition constraints are active in the following delay corners:
    
    default_emulate_delay_corner:both.late
    
    Cap constraints are active in the following delay corners:
    
    default_emulate_delay_corner:both.late
    
    Transition constraint summary:
    
    -------------------------------------------------------------------------------------------------------------
    Delay corner                                        Target (ns)    Num pins    Target source    Clock tree(s)
    -------------------------------------------------------------------------------------------------------------
    default_emulate_delay_corner:both.late (primary)         -            -              -                -
                           -                               0.150        17563      explicit         all
    -------------------------------------------------------------------------------------------------------------
    
    Capacitance constraint summary:
    
    ------------------------------------------------------------------------------------------------------------------------
    Delay corner                                        Limit (fF)    Num nets    Target source                Clock tree(s)
    ------------------------------------------------------------------------------------------------------------------------
    default_emulate_delay_corner:both.late (primary)        -            -                    -                      -
                           -                             181.885        8324      library_or_sdc_constraint    all
    ------------------------------------------------------------------------------------------------------------------------
    
    
    Clock DAG stats initial state:
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   InitialState
**WARN: (IMPCCOPT-2314):	CCOpt found 1 clock tree nets marked as ideal or dont_touch. These will not be buffered.
Type 'man IMPCCOPT-2314' for more detail.
    
    Ideal and dont_touch net fanout counts:
    
    -----------------------------------------------------------
    Min fanout    Max fanout    Number of ideal/dont_touch nets
    -----------------------------------------------------------
          1            10                      0
         11           100                      0
        101          1000                      1
       1001         10000                      0
      10001           +                        0
    -----------------------------------------------------------
    
    Top ideal and dont_touch nets by fanout:
    
    ---------------------
    Net name    Fanout ()
    ---------------------
    clk            915
    ---------------------
    
    
    No dont_touch hnets found in the clock tree
    
    Total number of dont_touch hpins in the clock network: 8323
      Large numbers of dont_touch hpins may damage runtime and QoR.
      Use report_clock_tree_structure or the Clock Tree Debugger in unit delay mode to debug these.
    
    Summary of reasons for dont_touch hpins in the clock network:
    
    ----------------------------
    Reason                 Count
    ----------------------------
    hnet_set_dont_touch    8323
    ----------------------------
    
    Total number of dont_touch hpins in the clock network with a physical location (typically partition pins): 0
    
    Summary of dont_touch hpins in the clock network representing physical hierarchy:
    
    ---------------------
    Type            Count
    ---------------------
    ilm                0
    partition          0
    power_domain       0
    fence              0
    none            8323
    ---------------------
    Total           8323
    ---------------------
    
    Checking for illegal sizes of clock logic instances...
    Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
    Validating CTS configuration done. (took cpu=0:00:01.3 real=0:00:01.3)
    CCOpt configuration status: all checks passed.
  Reconstructing clock tree datastructures, skew aware done.
Initializing clock structures done.
PRO...
  PRO active optimizations:
   - DRV fixing with sizing
  
  Detected clock skew data from CTS
  ProEngine running partially connected to DB
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO initial state:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
    misc counts      : r=1, pp=8323, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
    sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
    wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
  Clock DAG net violations PRO initial state:
    Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
  Clock DAG primary half-corner transition distribution PRO initial state:
    Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Primary reporting skew groups PRO initial state:
  Skew group summary PRO initial state:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Recomputing CTS skew targets...
  Resolving skew group constraints...
    Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 11 variables and 23 constraints; tolerance 1
  Resolving skew group constraints done.
  Recomputing CTS skew targets done. (took cpu=0:00:00.0 real=0:00:00.0)
  PRO Fixing DRVs...
    Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
    CCOpt-PRO: considered: 1, tested: 1, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 0, unsuccessful: 0, sized: 0
    
    Statistics: Fix DRVs (cell sizing):
    ===================================
    
    Cell changes by Net Type:
    
    -------------------------------------------------------------------------------------------------
    Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
    -------------------------------------------------------------------------------------------------
    top                0            0           0            0                    0                0
    trunk              0            0           0            0                    0                0
    leaf               0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    Total              0            0           0            0                    0                0
    -------------------------------------------------------------------------------------------------
    
    Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2
    Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
    
    Clock DAG stats after 'PRO Fixing DRVs':
      cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
      sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
      misc counts      : r=1, pp=8323, mci=0
      cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
      cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
      sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
      wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
      wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
      hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
    Clock DAG net violations after 'PRO Fixing DRVs':
      Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
    Clock DAG primary half-corner transition distribution after 'PRO Fixing DRVs':
      Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
    Primary reporting skew groups after 'PRO Fixing DRVs':
    Skew group summary after 'PRO Fixing DRVs':
      skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000], skew [0.000 vs 0.100]
    Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
  PRO Fixing DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
  Reconnecting optimized routes...
  Reconnecting optimized routes done. (took cpu=0:00:08.7 real=0:00:08.8)
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late...
  Clock tree timing engine global stage delay update for default_emulate_delay_corner:both.late done. (took cpu=0:00:00.0 real=0:00:00.0)
  Clock DAG stats PRO final:
    cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
    sink counts      : regular=915, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, port=0, total=915
    misc counts      : r=1, pp=8323, mci=0
    cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
    cell capacitance : b=0.000fF, i=0.000fF, icg=0.000fF, dcg=0.000fF, l=0.000fF, total=0.000fF
    sink capacitance : total=0.000fF, avg=0.000fF, sd=0.000fF, min=0.000fF, max=0.000fF
    wire capacitance : top=0.000fF, trunk=0.000fF, leaf=0.000fF, total=0.000fF
    wire lengths     : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
    hp wire lengths  : top=0.000um, trunk=0.000um, leaf=208.565um, total=208.565um
  Clock DAG net violations PRO final:
    Fanout : {count=1, worst=[815]} avg=815 sd=0 sum=815
  Clock DAG primary half-corner transition distribution PRO final:
    Leaf : target=0.150ns count=1 avg=0.000ns sd=0.000ns min=0.000ns max=0.000ns {1 <= 0.090ns, 0 <= 0.120ns, 0 <= 0.135ns, 0 <= 0.142ns, 0 <= 0.150ns}
  Primary reporting skew groups PRO final:
  Skew group summary PRO final:
    skew_group clk/default_emulate_constraint_mode: insertion delay [min=0.000, max=0.000, avg=0.000, sd=0.000, skn=-nan, kur=-nan], skew [0.000 vs 0.100], 100% {0.000, 0.000} (wid=0.000 ws=0.000) (gid=0.000 gs=0.000)
  Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
PRO done.
Net route status summary:
  Clock:         1 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)], steiner=0)
  Non-clock: 864310 (unrouted=861363, trialRouted=0, noStatus=0, routed=2947, fixed=0, [crossesIlmBoundary=0, tooFewTerms=861342, (crossesIlmBoundary AND tooFewTerms=0)])
Updating delays...
Updating delays done.
PRO done. (took cpu=0:00:10.8 real=0:00:10.8)
Leaving CCOpt scope - Cleaning up placement interface...
Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
*** ClockDrv #1 [finish] (opt_design #2) : cpu/real = 0:00:11.0/0:00:11.0 (1.0), totSession cpu/real = 0:07:30.2/0:10:09.1 (0.7), mem = 4188.1M
**INFO: Start fixing DRV (Mem = 4183.23M) ...
Begin: GigaOpt DRV Optimization
Glitch fixing enabled
GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 1  -glitch
*** DrvOpt #1 [begin] (opt_design #2) : totSession cpu/real = 0:07:30.5/0:10:09.4 (0.7), mem = 4183.2M
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
	CornerforLayerOpt timing analysis view default_emulate_view has been selected for calibration 
**INFO: Extra DRV scale -- maxTran 0.97 maxCap 0.97 (high fanout net > 10: maxTran 0.97 maxCap 0.97) for over fixing
DRV pessimism of 2.00% is used for tran, 2.00% for cap, 0.00% for fanout, on top of margin 0.00%
#InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
** INFO: Initializing Glitch Interface
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     1|   893|    -1.01|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.56|  -203.01|       0|       0|       0| 69.67%|          |         |
|     1|   892|    -1.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    -0.56|  -203.01|       0|       0|       0| 69.67%| 0:00:00.0|  4220.7M|
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Bottom Preferred Layer:
    None
Via Pillar Rule:
    None


=======================================================================
                Reasons for remaining drv violations
=======================================================================
*info: Total 1 net(s) have violations which can't be fixed by DRV optimization.

MultiBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.

SingleBuffering failure reasons
------------------------------------------------
*info:     1 net(s): Could not be fixed as the net has large fanout.


*** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=4220.7M) ***

*** DrvOpt #1 [finish] (opt_design #2) : cpu/real = 0:00:02.1/0:00:02.1 (1.0), totSession cpu/real = 0:07:32.6/0:10:11.5 (0.7), mem = 4220.4M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt DRV Optimization
**opt_design ... cpu = 0:00:30, real = 0:01:04, mem = 4201.1M, totSessionCpu=0:07:33 **
*info:
**INFO: Completed fixing DRV (CPU Time = 0:00:02, Mem = 4201.10M).
** INFO: Initializing Glitch Interface

OptSummary:

------------------------------------------------------------------
     SI Timing Summary (cpu=0.04min real=0.05min mem=4201.1M)
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.556  |  0.237  | -0.556  |
|           TNS (ns):|-203.012 |  0.000  |-203.012 |
|    Violating Paths:|   451   |    0    |   451   |
|          All Paths:|  3397   |  1007   |  2395   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (892)      |   -1.005   |     1 (892)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.666%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:31, real = 0:01:05, mem = 4205.6M, totSessionCpu=0:07:33 **
** INFO: Initializing Glitch Interface
*** Timing NOT met, worst failing slack is -0.556
*** Check timing (0:00:00.0)
Begin: GigaOpt Optimization in WNS mode
GigaOpt Checkpoint: Internal optTiming -maxLocalDensity 0.96 -numThreads 1 -postRoute -usefulSkew -nativePathGroupFlow
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** WnsOpt #1 [begin] (opt_design #2) : totSession cpu/real = 0:07:33.7/0:10:12.6 (0.7), mem = 4219.4M
*info: 1 don't touch net excluded
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 849866 no-driver nets excluded.
#InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
** GigaOpt Optimizer WNS Slack -0.556 TNS Slack -203.012 Density 69.67
OptDebug: Start of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.556|-203.012|
|reg2reg   | 0.237|   0.000|
|HEPG      | 0.237|   0.000|
|All Paths |-0.556|-203.012|
+----------+------+--------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:00.0| 4240.0M|default_emulate_view|  default| u_systolic_array_top/sys_array/row[0].col[4].pe/u_ |
|        |         |        |         |         |            |        |                    |         | fp32_mac/U_ADD/v2_reg/RN                           |
|  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:01.0| 4240.9M|default_emulate_view|  default| u_systolic_array_top/sys_array/row[0].col[4].pe/u_ |
|        |         |        |         |         |            |        |                    |         | fp32_mac/U_ADD/v2_reg/RN                           |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:00.2 real=0:00:01.0 mem=4240.9M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:00.4 real=0:00:01.0 mem=4240.9M) ***
OptDebug: End of Optimizer WNS Pass 0:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.556|-203.012|
|reg2reg   | 0.237|   0.000|
|HEPG      | 0.237|   0.000|
|All Paths |-0.556|-203.012|
+----------+------+--------+

** GigaOpt Optimizer WNS Slack -0.556 TNS Slack -203.012 Density 69.67
Update Timing Windows (Threshold 0.010) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.556|-203.012|
|reg2reg   | 0.237|   0.000|
|HEPG      | 0.237|   0.000|
|All Paths |-0.556|-203.012|
+----------+------+--------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:01.1 real=0:00:01.0 mem=4240.9M) ***
*** WnsOpt #1 [finish] (opt_design #2) : cpu/real = 0:00:05.6/0:00:05.6 (1.0), totSession cpu/real = 0:07:39.3/0:10:18.2 (0.7), mem = 4220.3M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in WNS mode
Skipping post route harden opt
Begin: GigaOpt Optimization in TNS mode
GigaOpt Checkpoint: Internal optTiming -allEndPoints -maxLocalDensity 0.96 -numThreads 1 -nativePathGroupFlow -usefulSkew
Info: 1 don't touch net , 0 undriven net  excluded from IPO operation.
Info: 1 ideal net excluded from IPO operation.
Info: 1 clock net  excluded from IPO operation.
*** TnsOpt #1 [begin] (opt_design #2) : totSession cpu/real = 0:07:39.6/0:10:18.6 (0.7), mem = 4199.5M
*info: 1 don't touch net excluded
*info: 1 clock net excluded
*info: 1 ideal net excluded from IPO operation.
*info: 849866 no-driver nets excluded.
#InfoCS: Num dontuse cells 9, Num usable cells 8449, Num real usable cells 125
** GigaOpt Optimizer WNS Slack -0.556 TNS Slack -203.012 Density 69.67
OptDebug: Start of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.556|-203.012|
|reg2reg   | 0.237|   0.000|
|HEPG      | 0.237|   0.000|
|All Paths |-0.556|-203.012|
+----------+------+--------+

Active Path Group: default 
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  WNS   | All WNS |  TNS   | All TNS | Density |    Real    |  Mem   |     Worst View     |Pathgroup|                     End Point                      |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+
|  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:00.0| 4244.0M|default_emulate_view|  default| u_systolic_array_top/sys_array/row[0].col[4].pe/u_ |
|        |         |        |         |         |            |        |                    |         | fp32_mac/U_ADD/v2_reg/RN                           |
|  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:00.0| 4244.0M|default_emulate_view|  default| u_systolic_array_top/buffer_counters_reg[8][4]/RN  |
|  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:00.0| 4244.0M|default_emulate_view|  default| u_systolic_array_top/sys_array/row[0].col[38].pe/u |
|        |         |        |         |         |            |        |                    |         | _fp32_mac/U_MUL/v2_reg/RN                          |
|  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:01.0| 4244.0M|default_emulate_view|  default| u_systolic_array_top/sys_array/row[0].col[35].pe/u |
|        |         |        |         |         |            |        |                    |         | _fp32_mac/U_ADD/v3_reg/RN                          |
|  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:00.0| 4244.0M|default_emulate_view|  default| u_systolic_array_top/sys_array/row[0].col[33].pe/u |
|        |         |        |         |         |            |        |                    |         | _fp32_mac/U_ADD/v1_reg/RN                          |
|  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:00.0| 4243.6M|default_emulate_view|  default| u_systolic_array_top/sys_array/row[0].col[45].pe/c |
|        |         |        |         |         |            |        |                    |         | urrent_state_reg[0]/RN                             |
|  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:01.0| 4243.6M|default_emulate_view|  default| u_systolic_array_top/sys_array/row[0].col[44].pe/c |
|        |         |        |         |         |            |        |                    |         | urrent_state_reg[1]/RN                             |
|  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:00.0| 4243.6M|default_emulate_view|  default| u_systolic_array_top/buffer_counters_reg[63][1]/RN |
|  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:00.0| 4243.6M|default_emulate_view|  default| u_systolic_array_top/buffer_counters_reg[59][5]/RN |
|  -0.556|   -0.556|-203.012| -203.012|   69.67%|   0:00:01.0| 4243.6M|default_emulate_view|  default| u_systolic_array_top/sys_array/row[0].col[4].pe/u_ |
|        |         |        |         |         |            |        |                    |         | fp32_mac/U_ADD/v2_reg/RN                           |
+--------+---------+--------+---------+---------+------------+--------+--------------------+---------+----------------------------------------------------+

*** Finish Core Optimize Step (cpu=0:00:02.9 real=0:00:03.0 mem=4243.6M) ***

*** Finished Optimize Step Cumulative (cpu=0:00:03.9 real=0:00:04.0 mem=4244.8M) ***
OptDebug: End of Optimizer TNS Pass:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.556|-203.012|
|reg2reg   | 0.237|   0.000|
|HEPG      | 0.237|   0.000|
|All Paths |-0.556|-203.012|
+----------+------+--------+

Update Timing Windows (Threshold 0.010) ...
Re Calculate Delays on 0 Nets
OptDebug: End of Setup Fixing:
+----------+------+--------+
|Path Group|   WNS|     TNS|
+----------+------+--------+
|default   |-0.556|-203.012|
|reg2reg   | 0.237|   0.000|
|HEPG      | 0.237|   0.000|
|All Paths |-0.556|-203.012|
+----------+------+--------+

Bottom Preferred Layer:
    None
Via Pillar Rule:
    None

*** Finish Post Route Setup Fixing (cpu=0:00:04.7 real=0:00:04.0 mem=4245.0M) ***
*** TnsOpt #1 [finish] (opt_design #2) : cpu/real = 0:00:09.0/0:00:09.1 (1.0), totSession cpu/real = 0:07:48.6/0:10:27.7 (0.7), mem = 4219.9M
**INFO: Skipping refine place as no non-legal commits were detected
End: GigaOpt Optimization in TNS mode
**INFO: flowCheckPoint #3 OptimizationPreEco
Running postRoute recovery in preEcoRoute mode
**opt_design ... cpu = 0:00:47, real = 0:01:21, mem = 4200.6M, totSessionCpu=0:07:49 **
** INFO: Initializing Glitch Interface
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
Finish postRoute recovery in preEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=4200.62M, totSessionCpu=0:07:49).
**opt_design ... cpu = 0:00:47, real = 0:01:21, mem = 4200.6M, totSessionCpu=0:07:49 **

** INFO: Initializing Glitch Interface
Skipping pre eco harden opt
GigaOpt Checkpoint: Internal prLA -highEffortPathGroups -force   -noNdrAssignment
Default Rule : ""
Non Default Rules : "NDR_ClockTree"
Worst Slack : 0.237 ns

Start Layer Assignment ...
WNS(0.237ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)

Selected 0 cadidates out of 864311.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Assigned Priority Nets 0 (0.0%)

Set Prefer Layer Routing Effort ...
Total Net(864309) IPOed(0) PreferLayer(0) -> MediumEffort(0)

GigaOpt Checkpoint: Internal prLA  -force   -noNdrAssignment
Default Rule : ""
Non Default Rules : "NDR_ClockTree"
Worst Slack : -0.556 ns

Start Layer Assignment ...
WNS(-0.556ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(3)

Selected 0 cadidates out of 864311.
No critical nets selected. Skipped !
GigaOpt: setting up router preferences
GigaOpt: 0 nets assigned router directives

Start Assign Priority Nets ...
TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
Existing Priority Nets 0 (0.0%)
Total Assign Priority Nets 1 (0.0%)
Running refinePlace -preserveRouting true -hardFence false
*** Starting place_detail (0:07:51 mem=4205.3M) ***
Move report: Detail placement moved 0 insts, mean move: 0.00 um, max move: 0.00 um 
	Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4206.9MB
Summary Report:
Instances moved: 0 (out of 2221 movable)
Instances flipped: 0
Mean displacement: 0.00 um
Max displacement: 0.00 um 
Physical-only instances moved: 0 (out of 0 movable physical-only)
Runtime: CPU: 0:00:00.2 REAL: 0:00:00.0 MEM: 4206.9MB
*** Finished place_detail (0:07:51 mem=4206.9M) ***
** INFO: Initializing Glitch Interface

OptSummary:

------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.556  |  0.237  | -0.556  |
|           TNS (ns):|-203.012 |  0.000  |-203.012 |
|    Violating Paths:|   451   |    0    |   451   |
|          All Paths:|  3397   |  1007   |  2395   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (892)      |   -1.005   |     1 (892)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.666%
------------------------------------------------------------------
**opt_design ... cpu = 0:00:50, real = 0:01:24, mem = 4201.9M, totSessionCpu=0:07:52 **
**INFO: flowCheckPoint #4 GlobalDetailRoute
** INFO Cleaning up Glitch Interface
-route_with_eco false                     # bool, default=false
-route_selected_net_only false            # bool, default=false
-route_with_timing_driven true            # bool, default=false, user setting
-route_with_si_driven true                # bool, default=false, user setting
Existing Dirty Nets : 0
New Signature Flow (saveAndSetNanoRouteOptions) ....
Reset Dirty Nets : 0
*** EcoRoute #1 [begin] (opt_design #2) : totSession cpu/real = 0:07:53.8/0:10:32.8 (0.7), mem = 4201.9M

route_global_detail

#Start route_global_detail on Sat Nov 29 02:10:07 2025
#
#NanoRoute Version 25.11-s102_1 NR250730-0928/25_11-UB
#Skip comparing routing design signature in db-snapshot flow
#Total number of trivial nets (e.g. < 2 pins) = 861363 (skipped).
#Total number of routable nets = 2948.
#Total number of nets in the design = 864311.
#2948 routable nets have routed wires.
#No nets have been global routed.
#Start routing data preparation on Sat Nov 29 02:10:15 2025
#
#Initial pin access analysis.
#Detail pin access analysis.
#Done pin access analysis.
# metal1       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.13500
# metal2       V   Track-Pitch = 0.19000    Line-2-Via Pitch = 0.14000
# metal3       H   Track-Pitch = 0.14000    Line-2-Via Pitch = 0.14000
# metal4       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal5       H   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal6       V   Track-Pitch = 0.28000    Line-2-Via Pitch = 0.28000
# metal7       H   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal8       V   Track-Pitch = 0.84000    Line-2-Via Pitch = 0.80000
# metal9       H   Track-Pitch = 1.60000    Line-2-Via Pitch = 1.60000
# metal10      V   Track-Pitch = 1.68000    Line-2-Via Pitch = 1.60000
#Bottom routing layer index=1(metal1), bottom routing layer for shielding=1(metal1), bottom shield layer=1(metal1) top shield layer=10(metal10)
#shield_bottom_stripe_layer=1(metal1), shield_top_stripe_layer=10(metal10)
#pin_access_rlayer=2(metal2) num_routing_layer=10 top_routing_layer=10 top_ripin_layer=10
#shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
#enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
#Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 4524.37 (MB), peak = 4526.89 (MB)
#Regenerating Ggrids automatically.
#Auto generating G-grids with size=15 tracks, using layer metal3's pitch = 0.14000.
#Using automatically generated G-grids.
#Done routing data preparation.
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 4536.70 (MB), peak = 4536.70 (MB)
#Found 0 nets for post-route si or timing fixing.
#WARNING (NRGR-8) Clock net clk bottom preferred routing layer has been automatically set to 3 for avoiding blocking other pins' access. If you don't want this setting, please set net clk bottom preferred routing layer as 1.
#
#Finished routing data preparation on Sat Nov 29 02:10:18 2025
#
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 17.02 (MB)
#Total memory = 4537.04 (MB)
#Peak memory = 4537.04 (MB)
#
#
#Start global routing on Sat Nov 29 02:10:18 2025
#
#
#Start global routing initialization on Sat Nov 29 02:10:18 2025
#
#WARNING (NRGR-22) Design is already detail routed.
#Routing data preparation, pin analysis, global routing and track assignment statistics:
#Cpu time = 00:00:06
#Elapsed time = 00:00:06
#Increased memory = 17.02 (MB)
#Total memory = 4537.04 (MB)
#Peak memory = 4537.04 (MB)
#
#Start Detail Routing..
#start initial detail routing ...
#   number of violations = 0
#cpu time = 00:00:01, elapsed time = 00:00:01, memory = 4541.63 (MB), peak = 4541.63 (MB)
#Complete Detail Routing.
#
#  Routing Statistics
#
#----------------+-----------+------+
#  Layer         | Length(um)|  Vias|
#----------------+-----------+------+
#  active ( 0H)  |          0|     0|
#  metal1 ( 1H)  |       1263|  8848|
#  metal2 ( 2V)  |      10147|  5416|
#  metal3 ( 3H)  |      11569|   785|
#  metal4 ( 4V)  |       3117|   279|
#  metal5 ( 5H)  |       1713|   154|
#  metal6 ( 6V)  |        797|   121|
#  metal7 ( 7H)  |        332|    45|
#  metal8 ( 8V)  |         61|    42|
#  metal9 ( 9H)  |        137|     2|
#  metal10 (10V) |          1|     0|
#----------------+-----------+------+
#  Total         |      29136| 15692|
#----------------+-----------+------+
#
# Total half perimeter of net bounding box: 25123 um.
#Total number of DRC violations = 0
#Cpu time = 00:00:04
#Elapsed time = 00:00:04
#Increased memory = 1.32 (MB)
#Total memory = 4538.36 (MB)
#Peak memory = 4542.09 (MB)
#
#Start Post Route wire spreading..
#
#Start data preparation for wire spreading...
#
#Data preparation is done on Sat Nov 29 02:10:28 2025
#
#
#Start Post Route Wire Spread.
#Done with 70 horizontal wires in 5 hboxes and 32 vertical wires in 3 hboxes.
#Complete Post Route Wire Spread.
#
#
#  Routing Statistics
#
#----------------+-----------+------+
#  Layer         | Length(um)|  Vias|
#----------------+-----------+------+
#  active ( 0H)  |          0|     0|
#  metal1 ( 1H)  |       1266|  8848|
#  metal2 ( 2V)  |      10152|  5416|
#  metal3 ( 3H)  |      11573|   785|
#  metal4 ( 4V)  |       3118|   279|
#  metal5 ( 5H)  |       1713|   154|
#  metal6 ( 6V)  |        797|   121|
#  metal7 ( 7H)  |        332|    45|
#  metal8 ( 8V)  |         61|    42|
#  metal9 ( 9H)  |        137|     2|
#  metal10 (10V) |          1|     0|
#----------------+-----------+------+
#  Total         |      29149| 15692|
#----------------+-----------+------+
#
# Total half perimeter of net bounding box: 25123 um.
#   number of violations = 0
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 4539.46 (MB), peak = 4545.18 (MB)
#CELL_VIEW top,init has no DRC violation.
#Total number of DRC violations = 0
#Post Route wire spread is done.
#
#  Routing Statistics
#
#----------------+-----------+------+
#  Layer         | Length(um)|  Vias|
#----------------+-----------+------+
#  active ( 0H)  |          0|     0|
#  metal1 ( 1H)  |       1266|  8848|
#  metal2 ( 2V)  |      10152|  5416|
#  metal3 ( 3H)  |      11573|   785|
#  metal4 ( 4V)  |       3118|   279|
#  metal5 ( 5H)  |       1713|   154|
#  metal6 ( 6V)  |        797|   121|
#  metal7 ( 7H)  |        332|    45|
#  metal8 ( 8V)  |         61|    42|
#  metal9 ( 9H)  |        137|     2|
#  metal10 (10V) |          1|     0|
#----------------+-----------+------+
#  Total         |      29149| 15692|
#----------------+-----------+------+
#
# Total half perimeter of net bounding box: 25123 um.
#route_detail Statistics:
#Cpu time = 00:00:11
#Elapsed time = 00:00:11
#Increased memory = 2.43 (MB)
#Total memory = 4539.46 (MB)
#Peak memory = 4545.18 (MB)
#
#route_global_detail statistics:
#Cpu time = 00:00:27
#Elapsed time = 00:00:27
#Increased memory = 80.67 (MB)
#Total memory = 4282.54 (MB)
#Peak memory = 4625.74 (MB)
#Number of warnings = 2
#Total number of warnings = 39
#Number of fails = 0
#Total number of fails = 0
#Complete route_global_detail on Sat Nov 29 02:10:34 2025
#
#
#  Scalability Statistics
#
#----------------------------+---------+-------------+------------+
#  route_global_detail       | cpu time| elapsed time| scalability|
#----------------------------+---------+-------------+------------+
#  Pre Callback              | 00:00:00|     00:00:00|         1.0|
#  Post Callback             | 00:00:00|     00:00:00|         1.0|
#  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
#  DB Import                 | 00:00:07|     00:00:07|         1.0|
#  DB Export                 | 00:00:03|     00:00:03|         1.0|
#  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
#  Data Preparation          | 00:00:07|     00:00:07|         1.0|
#  Global Routing            | 00:00:00|     00:00:00|         1.0|
#  Track Assignment          | 00:00:01|     00:00:01|         1.0|
#  Detail Routing            | 00:00:03|     00:00:03|         1.0|
#  Post Route Wire Spreading | 00:00:03|     00:00:03|         1.0|
#  Entire Command            | 00:00:27|     00:00:27|         1.0|
#----------------------------+---------+-------------+------------+
#
*** EcoRoute #1 [finish] (opt_design #2) : cpu/real = 0:00:27.6/0:00:27.6 (1.0), totSession cpu/real = 0:08:21.4/0:11:00.4 (0.8), mem = 4282.6M
**opt_design ... cpu = 0:01:19, real = 0:01:53, mem = 4281.9M, totSessionCpu=0:08:21 **
New Signature Flow (restoreNanoRouteOptions) ....
**INFO: flowCheckPoint #5 PostEcoSummary
Extraction called for design 'top' of instances=2221 and nets=864311 using extraction engine 'post_route' at effort level 'low' .
**WARN: (IMPEXT-3530):	The process node is not set. Use the command set_design_mode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
Type 'man IMPEXT-3530' for more detail.
post_route (extract_rc_effort_level low) RC Extraction called for design top.
RC Extraction called in multi-corner(1) mode.
**WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using pre_route extraction or post_route extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'write_cap_table' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
Type 'man IMPEXT-6197' for more detail.
**WARN: (IMPEXT-3032):	Because the cap table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.13
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 0.14
      Min Width        : 0.07
      Layer Dielectric : 4.1
* Layer Id             : 4 - M4
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 5 - M5
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 6 - M6
      Thickness        : 0.28
      Min Width        : 0.14
      Layer Dielectric : 4.1
* Layer Id             : 7 - M7
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 8 - M8
      Thickness        : 0.8
      Min Width        : 0.4
      Layer Dielectric : 4.1
* Layer Id             : 9 - M9
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
* Layer Id             : 10 - M10
      Thickness        : 2
      Min Width        : 0.8
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/top_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_JHpntO.rcdb.d -maxResLength 200  -basic
RC Mode: PostRoute extract_rc_effort_level low [Basic CapTable, LEF Resistances]
      RC Corner Indexes            0   
Capacitance Scaling Factor   : 1.00000 
Coupling Cap. Scaling Factor : 1.00000 
Resistance Scaling Factor    : 1.00000 
Clock Cap. Scaling Factor    : 1.00000 
Clock Res. Scaling Factor    : 1.00000 
Shrink Factor                : 1.00000
**ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
Type 'man IMPEXT-2827' for more detail.
Initializing multi-corner resistance tables ...
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4289.5M)
Extracted 10.0046% (CPU Time= 0:00:00.2  MEM= 4306.0M)
Extracted 20.0051% (CPU Time= 0:00:00.2  MEM= 4304.2M)
Extracted 30.0055% (CPU Time= 0:00:00.2  MEM= 4304.4M)
Extracted 40.0059% (CPU Time= 0:00:00.2  MEM= 4304.4M)
Extracted 50.0063% (CPU Time= 0:00:00.3  MEM= 4306.5M)
Extracted 60.0068% (CPU Time= 0:00:00.3  MEM= 4306.6M)
Extracted 70.0072% (CPU Time= 0:00:00.3  MEM= 4306.6M)
Extracted 80.0076% (CPU Time= 0:00:00.3  MEM= 4306.6M)
Extracted 90.008% (CPU Time= 0:00:00.3  MEM= 4306.6M)
Extracted 100% (CPU Time= 0:00:00.4  MEM= 4306.7M)
Number of Extracted Resistors     : 39404
Number of Extracted Ground Cap.   : 42290
Number of Extracted Coupling Cap. : 68564
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 4295.8M)
PostRoute (extract_rc_effort_level low) RC Extraction DONE (CPU Time: 0:00:00.9  Real Time: 0:00:00.0  MEM: 4305.688M)
**opt_design ... cpu = 0:01:21, real = 0:01:54, mem = 4244.6M, totSessionCpu=0:08:23 **
Starting delay calculation for Setup views
AAE_INFO: opIsDesignInPostRouteState() is 1
AAE_INFO: resetNetProps viewIdx 0 
Starting SI iteration 1 using Infinite Timing Windows
#################################################################################
# Design Stage: PostRoute
# Design Name: top
# Design Mode: 90nm
# Analysis Mode: MMMC OCV 
# Parasitics Mode: SPEF/RCDB 
# Signoff Settings: SI On 
#################################################################################
AAE_INFO: 1 threads acquired from CTE.
Start delay calculation (fullDC) (1 T). (MEM=4278.73)
**ERROR: (IMPEXT-2827):	Found a NONDEFAULT RULE 'NDR_ClockTree' with layer metal7(7) having wire width 0.160 um, which is less than the minimum wire width 0.400 um
for this layer. This may cause inaccuracy in the extraction results.  Please, check and correct the NDR rule definition for 'NDR_ClockTree'.
Type 'man IMPEXT-2827' for more detail.
Initializing multi-corner resistance tables ...
Total number of fetched objects 3401
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 864311,  0.4 percent of the nets selected for SI analysis
End delay calculation. (MEM=4314.21 CPU=0:00:00.9 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4314.21 CPU=0:00:01.2 REAL=0:00:01.0)
Save waveform /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/innovus_temp_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676_asicfab.ecn.purdue.edu_vkevat_Ga6rEk/.AAE_XdWhIP/.AAE_944369_4ada49c4-bd5c-4d70-9cc3-11ea56b3a676/waveform.data...
Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 4312.7M)
Add other clocks and setupCteToAAEClockMapping during iter 1
Loading CTE timing window is completed (CPU = 0:00:00.1, REAL = 0:00:00.0, MEM = 4312.7M)
Starting SI iteration 2
Start delay calculation (fullDC) (1 T). (MEM=4289.14)
Glitch Analysis: View default_emulate_view -- Total Number of Nets Skipped = 0. 
Glitch Analysis: View default_emulate_view -- Total Number of Nets Analyzed = 3401. 
Total number of fetched objects 3401
AAE_INFO: Total number of nets for which stage creation was skipped for all views 0
AAE_INFO-618: Total number of nets in the design is 864311,  0.0 percent of the nets selected for SI analysis
End delay calculation. (MEM=4306.69 CPU=0:00:00.1 REAL=0:00:00.0)
End delay calculation (fullDC). (MEM=4306.69 CPU=0:00:00.2 REAL=0:00:00.0)
*** Done Building Timing Graph (cpu=0:00:03.1 real=0:00:04.0 totSessionCpu=0:08:26 mem=4291.0M)
** INFO: Initializing Glitch Interface

OptSummary:

------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.556  |  0.237  | -0.556  |
|           TNS (ns):|-203.051 |  0.000  |-203.051 |
|    Violating Paths:|   451   |    0    |   451   |
|          All Paths:|  3397   |  1007   |  2395   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (892)      |   -1.005   |     1 (892)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.666%
------------------------------------------------------------------
**opt_design ... cpu = 0:01:24, real = 0:01:58, mem = 4308.5M, totSessionCpu=0:08:26 **
Executing marking Critical Nets1
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Cache
**INFO: flowCheckPoint #6 OptimizationRecovery
*** Timing NOT met, worst failing slack is -0.556
*** Check timing (0:00:00.0)
VT info 0 0
**WARN: (IMPOPT-7293):	Vt partitioning has found only one partition, so aborting this LEF Safe optimization step. Please run report_power -leakage to get more info on the Vt partition created.
Running postRoute recovery in postEcoRoute mode
**opt_design ... cpu = 0:01:25, real = 0:01:58, mem = 4302.0M, totSessionCpu=0:08:27 **
** INFO: Initializing Glitch Interface
Checking setup slack degradation ...
Checking DRV degradation...
**INFO: Skipping DRV recovery as drv did not degrade beyond margin
** INFO Cleaning up Glitch Interface
Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:01, mem=4301.10M, totSessionCpu=0:08:27).
**opt_design ... cpu = 0:01:25, real = 0:01:59, mem = 4301.1M, totSessionCpu=0:08:27 **

Latch borrow mode reset to max_borrow
**INFO: flowCheckPoint #7 FinalSummary
OPTC: user 20.0 (reset)
Reported timing to dir ./timingReports
**opt_design ... cpu = 0:01:26, real = 0:02:00, mem = 4301.4M, totSessionCpu=0:08:28 **
** INFO: Initializing Glitch Interface
** INFO: Initializing Glitch Interface

OptSummary:

------------------------------------------------------------------
     opt_design Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 default_emulate_view 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -0.556  |  0.237  | -0.556  |
|           TNS (ns):|-203.051 |  0.000  |-203.051 |
|    Violating Paths:|   451   |    0    |   451   |
|          All Paths:|  3397   |  1007   |  2395   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |     1 (892)      |   -1.005   |     1 (892)      |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 69.666%
------------------------------------------------------------------
Begin: Collecting metrics
 ---------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary    |     0.237 |   -0.556 |           |     -203 |       69.67 | 0:00:12  |        4196 |    1 |   0 |
| ccopt_pro          |           |          |           |          |             | 0:00:11  |        4207 |      |     |
| drv_eco_fixing     |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:03  |        4201 |    1 |   0 |
| wns_fixing         |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:06  |        4241 |      |     |
| tns_fixing         |     0.237 |   -0.556 |         0 |     -203 |       69.67 | 0:00:09  |        4245 |      |     |
| route_type_fixing  |           |          |           |          |             | 0:00:02  |        4202 |      |     |
| pre_route_summary  |     0.237 |   -0.556 |           |     -203 |       69.67 | 0:00:01  |        4202 |    1 |   0 |
| eco_route          |           |          |           |          |             | 0:00:29  |        4282 |      |     |
| post_route_summary |     0.237 |   -0.556 |           |     -203 |       69.67 | 0:00:04  |        4309 |    1 |   0 |
| final_summary      |     0.237 |   -0.556 |           |     -203 |       69.67 | 0:00:03  |        4302 |    1 |   0 |
 ---------------------------------------------------------------------------------------------------------------------- 
End: Collecting metrics
**opt_design ... cpu = 0:01:27, real = 0:02:02, mem = 4301.9M, totSessionCpu=0:08:29 **
 ReSet Options after AAE Based Opt flow 
Opt: RC extraction mode changed to 'detail'
*** Finished opt_design ***
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   final
      flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:*                                                                   opt_design_postroute
Info: final physical memory for 2 CRR processes is 1091.16MB.
Info: Summary of CRR changes:
      - Timing transform commits:       0
Info: Destroy the CCOpt slew target map.

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPEXT-6197          2  The Cap table file is not specified. Thi...
ERROR     IMPEXT-2827          4  Found a NONDEFAULT RULE '%s' with layer ...
WARNING   IMPEXT-3530          2  The process node is not set. Use the com...
WARNING   IMPEXT-3032          2  Because the cap table file was not provi...
WARNING   IMPEXT-6140       3818  The RC table is not interpolated for wir...
WARNING   IMPOPT-7293          1  Vt partitioning has found only one parti...
WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
WARNING   IMPOPT-665          32  %s : Net has unplaced terms or is connec...
WARNING   IMPCCOPT-1184        1  The library has no usable balanced %ss f...
WARNING   IMPCCOPT-2314        1  CCOpt found %u clock tree nets marked as...
WARNING   NRGR-8               1  Clock net %s bottom preferred routing la...
WARNING   NRGR-22              1  Design is already detail routed.         
*** Message Summary: 3862 warning(s), 4 error(s)

*** opt_design #2 [finish] () : cpu/real = 0:01:27.8/0:02:11.9 (0.7), totSession cpu/real = 0:08:29.9/0:11:19.0 (0.8), mem = 4302.0M
@file 101:
@@file 102: report_area > $LAYOUT_REPORTS/area_postroute.txt
@@file 103: report_power > $LAYOUT_REPORTS/power_postroute.txt
env CDS_WORKAREA is set to /scratch/asicfab/a/vkevat/systolic_array_I2I/layout
@@file 104: report_gate_count -out_file $LAYOUT_REPORTS/gates_postroute.txt
Gate area 0.7980 um^2
[0] top Gates=8261 Cells=2221 Area=6592.3 um^2
@file 105: report_qor -format text -file $LAYOUT_REPORTS/qor_postroute.txt
This command will be deprecated in future releases; please use report_metric.
@@file 106: report_route -summary > $LAYOUT_REPORTS/route_postroute.txt
@file 107:
@@file 108: time_design -post_route -slack_report > $LAYOUT_REPORTS/timing_setup_postroute.txt
*** time_design #5 [finish] () : cpu/real = 0:00:04.9/0:00:04.9 (1.0), totSession cpu/real = 0:08:36.6/0:11:25.7 (0.8), mem = 4205.5M
@@file 109: time_design -post_route -hold -slack_report > $LAYOUT_REPORTS/timing_hold_postroute.txt
*** time_design #6 [finish] () : cpu/real = 0:00:04.1/0:00:04.1 (1.0), totSession cpu/real = 0:08:40.7/0:11:29.8 (0.8), mem = 4150.6M
@@file 110: set_db timing_analysis_type single
@file 111:
@file 112: # Run DRC+connectivity checks
@@file 113: set_db check_drc_disable_rules {}
@@file 114: set_db check_drc_implant true
@@file 115: set_db check_drc_implant_across_rows false
@@file 116: set_db check_drc_ndr_spacing false
@@file 117: set_db check_drc_check_only default
@@file 118: set_db check_drc_inside_via_def false
@@file 119: set_db check_drc_exclude_pg_net false
@@file 120: set_db check_drc_ignore_trial_route false
@@file 121: set_db check_drc_use_min_spacing_on_block_obs auto
@@file 122: set_db check_drc_report $LAYOUT_REPORTS/${TOP}.drc.rpt
@@file 123: set_db check_drc_limit 1000
@file 124:
@@file 125: check_drc
**WARN: (IMPVFG-1241):	Option -check_implant for command set_verify_drc_mode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script. For implant check, please use checkPlace command.
#-check_ndr_spacing false                # enums={true false auto}, default=false, user setting
#-report /scratch/asicfab/a/vkevat/systolic_array_I2I/layout/reports/top.drc.rpt # string, default="", user setting
 *** Starting Verify DRC (MEM: 4099.4) ***

  VERIFY DRC ...... Starting Verification
  VERIFY DRC ...... Initializing
  VERIFY DRC ...... Deleting Existing Violations
  VERIFY DRC ...... Creating Sub-Areas
  VERIFY DRC ...... Using new threading

  Verification Complete : 0 Viols.

 *** End Verify DRC (CPU TIME: 0:00:00.6  ELAPSED TIME: 0:00:02.0  MEM: -1.2M) ***

@@file 126: check_connectivity -type all
VERIFY_CONNECTIVITY use new engine.

******** Start: VERIFY CONNECTIVITY ********
Start Time: Sat Nov 29 02:11:06 2025

Design Name: top
Database Units: 2000
Design Boundary: (0.0000, 0.0000) (85.3100, 161.2800)
Error Limit = 1000; Warning Limit = 50
Check all nets
**WARN: (IMPVFC-97):	IO pin n_rst of net n_rst has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin AWVALID of net AWVALID has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin AWREADY of net AWREADY has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin WDVALID of net WDVALID has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin WDREADY of net WDREADY has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin ARVALID of net ARVALID has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin ARREADY of net ARREADY has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin RDREADY of net RDREADY has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin RDVALID of net RDVALID has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin RDATA[31] of net RDATA[31] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin RDATA[30] of net RDATA[30] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin RDATA[29] of net RDATA[29] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin RDATA[28] of net RDATA[28] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin RDATA[27] of net RDATA[27] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin RDATA[26] of net RDATA[26] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin RDATA[25] of net RDATA[25] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin RDATA[24] of net RDATA[24] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin RDATA[23] of net RDATA[23] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin RDATA[22] of net RDATA[22] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (IMPVFC-97):	IO pin RDATA[21] of net RDATA[21] has not been assigned. Please make sure it is assigned and rerun check_connectivity.
**WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
To increase the message display limit, refer to the product command reference manual.
**** 02:11:07 **** Processed 5000 nets.
**** 02:11:07 **** Processed 10000 nets.
**** 02:11:07 **** Processed 15000 nets.
**** 02:11:07 **** Processed 20000 nets.
**** 02:11:07 **** Processed 25000 nets.
**** 02:11:07 **** Processed 30000 nets.
**** 02:11:07 **** Processed 35000 nets.
**** 02:11:07 **** Processed 40000 nets.
**** 02:11:07 **** Processed 45000 nets.
**** 02:11:07 **** Processed 50000 nets.
**** 02:11:07 **** Processed 55000 nets.
**** 02:11:07 **** Processed 60000 nets.
**** 02:11:07 **** Processed 65000 nets.
**** 02:11:07 **** Processed 70000 nets.
**** 02:11:07 **** Processed 75000 nets.
**** 02:11:07 **** Processed 80000 nets.
**** 02:11:07 **** Processed 85000 nets.
**** 02:11:07 **** Processed 90000 nets.
**** 02:11:07 **** Processed 95000 nets.
**** 02:11:07 **** Processed 100000 nets.
**** 02:11:07 **** Processed 105000 nets.
**** 02:11:07 **** Processed 110000 nets.
**** 02:11:07 **** Processed 115000 nets.
**** 02:11:07 **** Processed 120000 nets.
**** 02:11:07 **** Processed 125000 nets.
**** 02:11:07 **** Processed 130000 nets.
**** 02:11:07 **** Processed 135000 nets.
**** 02:11:07 **** Processed 140000 nets.
**** 02:11:07 **** Processed 145000 nets.
**** 02:11:07 **** Processed 150000 nets.
**** 02:11:07 **** Processed 155000 nets.
**** 02:11:07 **** Processed 160000 nets.
**** 02:11:08 **** Processed 165000 nets.
**** 02:11:08 **** Processed 170000 nets.
**** 02:11:08 **** Processed 175000 nets.
**** 02:11:08 **** Processed 180000 nets.
**** 02:11:08 **** Processed 185000 nets.
**** 02:11:08 **** Processed 190000 nets.
**** 02:11:08 **** Processed 195000 nets.
**** 02:11:08 **** Processed 200000 nets.
**** 02:11:08 **** Processed 205000 nets.
**** 02:11:08 **** Processed 210000 nets.
**** 02:11:08 **** Processed 215000 nets.
**** 02:11:08 **** Processed 220000 nets.
**** 02:11:08 **** Processed 225000 nets.
**** 02:11:08 **** Processed 230000 nets.
**** 02:11:08 **** Processed 235000 nets.
**** 02:11:08 **** Processed 240000 nets.
**** 02:11:08 **** Processed 245000 nets.
**** 02:11:08 **** Processed 250000 nets.
**** 02:11:08 **** Processed 255000 nets.
**** 02:11:08 **** Processed 260000 nets.
**** 02:11:08 **** Processed 265000 nets.
**** 02:11:08 **** Processed 270000 nets.
**** 02:11:08 **** Processed 275000 nets.
**** 02:11:08 **** Processed 280000 nets.
**** 02:11:08 **** Processed 285000 nets.
**** 02:11:08 **** Processed 290000 nets.
**** 02:11:08 **** Processed 295000 nets.
**** 02:11:08 **** Processed 300000 nets.
**** 02:11:08 **** Processed 305000 nets.
**** 02:11:08 **** Processed 310000 nets.
**** 02:11:08 **** Processed 315000 nets.
**** 02:11:08 **** Processed 320000 nets.
**** 02:11:08 **** Processed 325000 nets.
**** 02:11:08 **** Processed 330000 nets.
**** 02:11:08 **** Processed 335000 nets.
**** 02:11:08 **** Processed 340000 nets.
**** 02:11:08 **** Processed 345000 nets.
**** 02:11:08 **** Processed 350000 nets.
**** 02:11:08 **** Processed 355000 nets.
**** 02:11:08 **** Processed 360000 nets.
**** 02:11:09 **** Processed 365000 nets.
**** 02:11:09 **** Processed 370000 nets.
**** 02:11:09 **** Processed 375000 nets.
**** 02:11:09 **** Processed 380000 nets.
**** 02:11:09 **** Processed 385000 nets.
**** 02:11:09 **** Processed 390000 nets.
**** 02:11:09 **** Processed 395000 nets.
**** 02:11:09 **** Processed 400000 nets.
**** 02:11:09 **** Processed 405000 nets.
**** 02:11:09 **** Processed 410000 nets.
**** 02:11:09 **** Processed 415000 nets.
**** 02:11:09 **** Processed 420000 nets.
**** 02:11:09 **** Processed 425000 nets.
**** 02:11:09 **** Processed 430000 nets.
**** 02:11:09 **** Processed 435000 nets.
**** 02:11:09 **** Processed 440000 nets.
**** 02:11:09 **** Processed 445000 nets.
**** 02:11:09 **** Processed 450000 nets.
**** 02:11:09 **** Processed 455000 nets.
**** 02:11:09 **** Processed 460000 nets.
**** 02:11:09 **** Processed 465000 nets.
**** 02:11:09 **** Processed 470000 nets.
**** 02:11:09 **** Processed 475000 nets.
**** 02:11:09 **** Processed 480000 nets.
**** 02:11:09 **** Processed 485000 nets.
**** 02:11:09 **** Processed 490000 nets.
**** 02:11:09 **** Processed 495000 nets.
**** 02:11:09 **** Processed 500000 nets.
**** 02:11:09 **** Processed 505000 nets.
**** 02:11:09 **** Processed 510000 nets.
**** 02:11:09 **** Processed 515000 nets.
**** 02:11:09 **** Processed 520000 nets.
**** 02:11:09 **** Processed 525000 nets.
**** 02:11:09 **** Processed 530000 nets.
**** 02:11:09 **** Processed 535000 nets.
**** 02:11:09 **** Processed 540000 nets.
**** 02:11:09 **** Processed 545000 nets.
**** 02:11:09 **** Processed 550000 nets.
**** 02:11:09 **** Processed 555000 nets.
**** 02:11:09 **** Processed 560000 nets.
**** 02:11:09 **** Processed 565000 nets.
**** 02:11:09 **** Processed 570000 nets.
**** 02:11:09 **** Processed 575000 nets.
**** 02:11:09 **** Processed 580000 nets.
**** 02:11:10 **** Processed 585000 nets.
**** 02:11:10 **** Processed 590000 nets.
**** 02:11:10 **** Processed 595000 nets.
**** 02:11:10 **** Processed 600000 nets.
**** 02:11:10 **** Processed 605000 nets.
**** 02:11:10 **** Processed 610000 nets.
**** 02:11:10 **** Processed 615000 nets.
**** 02:11:10 **** Processed 620000 nets.
**** 02:11:10 **** Processed 625000 nets.
**** 02:11:10 **** Processed 630000 nets.
**** 02:11:10 **** Processed 635000 nets.
**** 02:11:10 **** Processed 640000 nets.
**** 02:11:10 **** Processed 645000 nets.
**** 02:11:10 **** Processed 650000 nets.
**** 02:11:10 **** Processed 655000 nets.
**** 02:11:10 **** Processed 660000 nets.
**** 02:11:10 **** Processed 665000 nets.
**** 02:11:10 **** Processed 670000 nets.
**** 02:11:10 **** Processed 675000 nets.
**** 02:11:10 **** Processed 680000 nets.
**** 02:11:10 **** Processed 685000 nets.
**** 02:11:10 **** Processed 690000 nets.
**** 02:11:10 **** Processed 695000 nets.
**** 02:11:10 **** Processed 700000 nets.
**** 02:11:10 **** Processed 705000 nets.
**** 02:11:10 **** Processed 710000 nets.
**** 02:11:10 **** Processed 715000 nets.
**** 02:11:10 **** Processed 720000 nets.
**** 02:11:10 **** Processed 725000 nets.
**** 02:11:10 **** Processed 730000 nets.
**** 02:11:10 **** Processed 735000 nets.
**** 02:11:10 **** Processed 740000 nets.
**** 02:11:10 **** Processed 745000 nets.
**** 02:11:10 **** Processed 750000 nets.
**** 02:11:10 **** Processed 755000 nets.
**** 02:11:10 **** Processed 760000 nets.
**** 02:11:10 **** Processed 765000 nets.
**** 02:11:10 **** Processed 770000 nets.
**** 02:11:10 **** Processed 775000 nets.
**** 02:11:10 **** Processed 780000 nets.
**** 02:11:10 **** Processed 785000 nets.
**** 02:11:10 **** Processed 790000 nets.
**** 02:11:10 **** Processed 795000 nets.
**** 02:11:10 **** Processed 800000 nets.
**** 02:11:10 **** Processed 805000 nets.
**** 02:11:10 **** Processed 810000 nets.
**** 02:11:10 **** Processed 815000 nets.
**** 02:11:10 **** Processed 820000 nets.
**** 02:11:10 **** Processed 825000 nets.
**** 02:11:10 **** Processed 830000 nets.
**** 02:11:11 **** Processed 835000 nets.
**** 02:11:11 **** Processed 840000 nets.
**** 02:11:11 **** Processed 845000 nets.
**** 02:11:11 **** Processed 850000 nets.
**** 02:11:11 **** Processed 855000 nets.
**** 02:11:11 **** Processed 860000 nets.
Net VDD: dangling Wire.
Net VSS: dangling Wire.

Begin Summary 
    84 Problem(s) (IMPVFC-94): The net has dangling wire(s).
    84 total info(s) created.
End Summary

End Time: Sat Nov 29 02:11:11 2025
Time Elapsed: 0:00:05.0

******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 84 Viols.  0 Wrngs.
  (CPU Time: 0:00:04.0  MEM: 1.578M)

@file 127:
@file 128: # Save the final db
@@file 129: write_db savedDesign
The in-memory database contained RC information but was not saved. To save 
the RC information, use write_db's -rc_extract option. Note: Saving RC information can be quite large, 
so it should only be saved when it is really desired.
#% Begin save design ... (date=11/29 02:11:12, mem=4047.6M)
default_emulate_libset_max
default_emulate_rc_corner
% Begin Save ccopt configuration ... (date=11/29 02:11:12, mem=4047.6M)
% End Save ccopt configuration ... (date=11/29 02:11:12, total cpu=0:00:00.1, real=0:00:00.0, peak res=4048.4M, current mem=4048.4M)
% Begin Save netlist data ... (date=11/29 02:11:12, mem=4048.4M)
Writing Binary DB to savedDesign/top.v.bin in single-threaded mode...
% End Save netlist data ... (date=11/29 02:11:13, total cpu=0:00:00.8, real=0:00:01.0, peak res=4056.6M, current mem=4056.6M)
Saving symbol-table file ...
Saving congestion map file savedDesign/top.route.congmap.gz ...
% Begin Save AAE data ... (date=11/29 02:11:14, mem=4070.4M)
Saving AAE Data ...
AAE DB initialization (MEM=4351.847656 CPU=0:00:00.1 REAL=0:00:00.0) 
% End Save AAE data ... (date=11/29 02:11:14, total cpu=0:00:00.4, real=0:00:00.0, peak res=4126.8M, current mem=4126.8M)
Saving preference file savedDesign/gui.pref.tcl ...
Saving mode setting ...
Saving root attributes to be loaded post write_db ...
**WARN: (IMPMF-5054):	fill_setting_save command is obsolete and should not be used any more. It still works in this release but will be removed in future release. Recommend to use Pegasus metal fill flow which is the replacement.
Saving global file ...
Saving root attributes to be loaded previous write_db ...
% Begin Save floorplan data ... (date=11/29 02:11:16, mem=4135.3M)
Saving floorplan file ...
% End Save floorplan data ... (date=11/29 02:11:16, total cpu=0:00:00.4, real=0:00:00.0, peak res=4135.4M, current mem=4135.4M)
Saving PG file savedDesign/top.pg.gz, version#2, (Created by Innovus v25.11-s102_1 on Sat Nov 29 02:11:16 2025)
*** Completed savePGFile (cpu=0:00:00.1 real=0:00:00.0 mem=4148.6M) ***
*info - save blackBox cells to lef file savedDesign/top.bbox.lef
Saving Drc markers ...
... 84 markers are saved ...
... 0 geometry drc markers are saved ...
... 0 antenna drc markers are saved ...
% Begin Save placement data ... (date=11/29 02:11:16, mem=4135.7M)
** Saving stdCellPlacement_binary (version# 2) ...
Save Adaptive View Pruning View Names to Binary file
% End Save placement data ... (date=11/29 02:11:17, total cpu=0:00:00.1, real=0:00:00.0, peak res=4135.8M, current mem=4135.8M)
% Begin Save routing data ... (date=11/29 02:11:17, mem=4135.8M)
Saving route file ...
*** Completed saveRoute (cpu=0:00:00.4 real=0:00:00.0 mem=4136.9M) ***
% End Save routing data ... (date=11/29 02:11:17, total cpu=0:00:00.4, real=0:00:00.0, peak res=4136.0M, current mem=4136.0M)
Saving property file savedDesign/top.prop
*** Completed saveProperty (cpu=0:00:00.8 real=0:00:01.0 mem=4139.3M) ***
#Saving pin access data to file savedDesign/top.apa ...
#
% Begin Save power constraints data ... (date=11/29 02:11:18, mem=4137.5M)
% End Save power constraints data ... (date=11/29 02:11:18, total cpu=0:00:00.1, real=0:00:01.0, peak res=4137.5M, current mem=4137.5M)
default_emulate_rc_corner
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
**WARN: (GLOBAL-100):	Global 'timing_enable_backward_compatible_mmmc_mode' has become obsolete. It will be removed in the next release.
Generated self-contained design savedDesign
#% End save design ... (date=11/29 02:11:19, total cpu=0:00:06.6, real=0:00:07.0, peak res=4143.2M, current mem=4143.2M)

*** Summary of all messages that are not suppressed in this session:
Severity  ID               Count  Summary                                  
WARNING   IMPMF-5054           1  fill_setting_save command is obsolete an...
WARNING   GLOBAL-100           2  Global '%s' has become obsolete. It will...
*** Message Summary: 3 warning(s), 0 error(s)

@file 130:
@file 131:
@file 132:
#@ End verbose source: layout_flow.tcl
0
@innovus 2> gui_select -rect {32.31950 80.07200 84.79200 28.96250}
@innovus 3> gui_select -point {111.59650 53.94950}
@innovus 4> gui_select -point {133.17600 106.87650}
@innovus 5> exit
*** Message Summary: 27259 warning(s), 47 error(s)


*** Memory Usage v#1 (Current mem = 4687.301M, initial mem = 969.270M) ***
--- Ending "Innovus" (totcpu=0:09:18, real=0:23:33, mem=4687.3M) ---
