// Seed: 2262187358
module module_0 (
    input id_0,
    input logic id_1
);
  assign {id_1, id_0, 1'b0} = id_0;
endmodule
`endcelldefine
module module_1;
  always begin
    id_2 <= id_2;
  end
  always @(negedge id_0 or posedge 1)
    if (1) SystemTFIdentifier(id_1);
    else id_3 = 1;
endmodule
`define pp_2 0
`define pp_3 0
