Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(716): extended using "x" or "z" File: C:/Github/Digital_Systems_Design_B02G1/Lab_2/adc_qsys/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 716
