INFO: [VRFC 10-2263] Analyzing Verilog file "E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/ip/smile_rom/sim/smile_rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smile_rom
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/ip/dcm_25m/dcm_25m_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcm_25m_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/ip/dcm_25m/dcm_25m.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dcm_25m
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/top_flyinglogo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_flyinglogo
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sources_1/imports/source/vga_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_640x480
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sim_1/new/sim_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_tb
INFO: [VRFC 10-2458] undeclared symbol r, assumed default net type wire [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sim_1/new/sim_1.v:44]
INFO: [VRFC 10-2458] undeclared symbol g, assumed default net type wire [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sim_1/new/sim_1.v:45]
INFO: [VRFC 10-2458] undeclared symbol b, assumed default net type wire [E:/program/vivado_workspace/vga_exp/vga_exp.srcs/sim_1/new/sim_1.v:46]
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/program/vivado_workspace/vga_exp/vga_exp.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
