Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Sat Dec 30 14:48:55 2023
| Host         : DESKTOP-KQ35SGU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k160t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    32 |
|    Minimum number of control sets                        |    32 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   161 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    32 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     5 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             105 |           60 |
| No           | No                    | Yes                    |              86 |           25 |
| No           | Yes                   | No                     |              22 |            9 |
| Yes          | No                    | No                     |             162 |           72 |
| Yes          | No                    | Yes                    |              59 |           32 |
| Yes          | Yes                   | No                     |             165 |           96 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------------------------+-----------------------+------------------+----------------+--------------+
|      Clock Signal      |                  Enable Signal                 |    Set/Reset Signal   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+------------------------------------------------+-----------------------+------------------+----------------+--------------+
|  move/clk_10hz_reg_n_0 |                                                | ps2/AR[0]             |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | display_level_num/m7/M2/EN_i_1_n_0             |                       |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | ps2/temp_data[2]_i_1_n_0                       | rst_sys_IBUF          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | ps2/temp_data[1]_i_1_n_0                       | rst_sys_IBUF          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | ps2/temp_data[3]_i_1_n_0                       | rst_sys_IBUF          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | ps2/temp_data[0]_i_1_n_0                       | rst_sys_IBUF          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | ps2/temp_data[6]_i_1_n_0                       | rst_sys_IBUF          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | ps2/temp_data[4]_i_1_n_0                       | rst_sys_IBUF          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | ps2/temp_data[7]_i_1_n_0                       | rst_sys_IBUF          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | ps2/temp_data[5]_i_1_n_0                       | rst_sys_IBUF          |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG         | display_level_num/m7/M2/state                  |                       |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG         | ps2/p_0_in                                     | rst_sys_IBUF          |                2 |              4 |         2.00 |
|  move/clk_10hz_reg_n_0 | fsm/state_reg[1]_2[0]                          | ps2/AR[0]             |                2 |              5 |         2.50 |
|  move/clk_10hz_reg_n_0 | fsm/state_reg[1]_1[0]                          | ps2/AR[0]             |                3 |              5 |         1.67 |
|  clk_IBUF_BUFG         | display_level_num/m7/M2/shift_count[5]_i_1_n_0 |                       |                1 |              6 |         6.00 |
|  clk_IBUF_BUFG         | fsm/state_reg[0]_1                             | init/num_reg[1]_0     |                6 |              8 |         1.33 |
|  clk_div               | fsm/state_reg[1]_0[0]                          |                       |                3 |              9 |         3.00 |
|  init/clk_2hz_reg_n_0  |                                                | rst_sys_IBUF          |                3 |             10 |         3.33 |
|  clk_IBUF_BUFG         | ps2/data[9]_i_1_n_0                            | rst_sys_IBUF          |                4 |             10 |         2.50 |
|  clk_div               |                                                | rst_sys_IBUF          |                4 |             10 |         2.50 |
|  clk_div               | graphics/vga_ctrl/state_reg[0][0]              | rst_sys_IBUF          |                4 |             10 |         2.50 |
|  clk_div               | graphics/vga_ctrl/v_count                      | rst_sys_IBUF          |                6 |             10 |         1.67 |
|  clk_div               |                                                | graphics/vga_ctrl/rdn |                5 |             12 |         2.40 |
|  clk_div               | fsm/E[0]                                       | rst_sys_IBUF          |                6 |             12 |         2.00 |
|  init/clk_2hz_reg_n_0  | fsm/state_reg[0]_0                             | rst_sys_IBUF          |                7 |             17 |         2.43 |
|  clk_IBUF_BUFG         |                                                |                       |               11 |             29 |         2.64 |
|  clk_IBUF_BUFG         | fsm/state_reg[0]_1                             | fsm/num_reg[1]        |               25 |             38 |         1.52 |
|  clk_IBUF_BUFG         | display_level_num/m7/M2/buffer[63]_i_1_n_0     |                       |               25 |             64 |         2.56 |
|  clk_IBUF_BUFG         |                                                | rst_sys_IBUF          |               21 |             75 |         3.57 |
|  clk_div               |                                                |                       |               49 |             76 |         1.55 |
|  clk_IBUF_BUFG         | fsm/state_reg[0]_1                             |                       |               41 |             79 |         1.93 |
|  clk_IBUF_BUFG         | fsm/state_reg[0]_1                             | init/p_0_in[0]        |               55 |             97 |         1.76 |
+------------------------+------------------------------------------------+-----------------------+------------------+----------------+--------------+


