// Seed: 1631215657
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout supply0 id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire [-1  ==  1  >=  1 : -1] id_7 = id_6++;
  wand id_8 = -1;
  assign id_8 = 1;
  assign module_1.id_26 = 0;
  assign id_6 = 1'd0;
endmodule
module module_1 #(
    parameter id_2 = 32'd39
) (
    input wor id_0,
    input wor id_1,
    input tri _id_2,
    input wire id_3,
    input supply0 id_4,
    input uwire id_5,
    input uwire id_6,
    input uwire id_7,
    output tri0 id_8,
    input wand id_9,
    input wire id_10,
    input tri1 id_11,
    output supply1 id_12,
    input wire id_13,
    output wire id_14
    , id_39,
    input supply0 id_15,
    input wor id_16,
    input tri id_17,
    output tri id_18,
    input wor id_19,
    output supply0 id_20,
    output supply0 id_21,
    input wand id_22,
    output logic id_23,
    input tri1 id_24,
    input wire id_25,
    inout wire id_26,
    output wor id_27,
    output uwire id_28,
    input supply0 id_29,
    input supply0 id_30,
    output wor id_31,
    output supply1 id_32,
    input tri id_33,
    output logic id_34,
    output wire id_35,
    output tri id_36,
    input supply0 id_37
);
  and primCall (
      id_21,
      id_44,
      id_6,
      id_42,
      id_29,
      id_30,
      id_16,
      id_7,
      id_43,
      id_45,
      id_13,
      id_25,
      id_1,
      id_11,
      id_39,
      id_15,
      id_5,
      id_17,
      id_26,
      id_37,
      id_41,
      id_22,
      id_9,
      id_4,
      id_33,
      id_3
  );
  logic [7:0] id_40;
  ;
  wire  id_41;
  logic id_42 = id_6;
  logic id_43;
  ;
  always_comb @(id_40[-1] == "")
    if (-1 + 1) id_23 <= -1;
    else id_34 <= 1;
  wire id_44 = id_40;
  wire [id_2  ==?  -1 'h0 : ""] id_45;
  module_0 modCall_1 (
      id_41,
      id_42,
      id_43,
      id_45,
      id_42,
      id_44
  );
endmodule
