Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/mikew/projects/mitysom_5csx_dev_board/dev_5csx_h6_4ya_bcon/gbl_clock.qsys --block-symbol-file --output-directory=/home/mikew/projects/mitysom_5csx_dev_board/dev_5csx_h6_4ya_bcon/gbl_clock --family="Cyclone V" --part=5CSXFC6C6U23C7
Progress: Loading dev_5csx_h6_4ya_bcon/gbl_clock.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 16.0]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: gbl_clock.altclkctrl_0: Targeting device family: Cyclone V.
: gbl_clock.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
: gbl_clock.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/mikew/projects/mitysom_5csx_dev_board/dev_5csx_h6_4ya_bcon/gbl_clock.qsys --synthesis=VHDL --output-directory=/home/mikew/projects/mitysom_5csx_dev_board/dev_5csx_h6_4ya_bcon/gbl_clock/synthesis --family="Cyclone V" --part=5CSXFC6C6U23C7
Progress: Loading dev_5csx_h6_4ya_bcon/gbl_clock.qsys
Progress: Reading input file
Progress: Adding altclkctrl_0 [altclkctrl 16.0]
Progress: Parameterizing module altclkctrl_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
: gbl_clock.altclkctrl_0: Targeting device family: Cyclone V.
: gbl_clock.altclkctrl_0: Global clock network allows a clock signal to reach all parts of the chip with the same amount of skew. Input port 'clkselect' can be used to switch between four clock inputs.
: gbl_clock.altclkctrl_0: The register mode of port 'ena' is unavailable while 'ena' port not added. 
Info: gbl_clock: Generating gbl_clock "gbl_clock" for QUARTUS_SYNTH
Info: altclkctrl_0: Generating top-level entity gbl_clock_altclkctrl_0.
Info: altclkctrl_0: "gbl_clock" instantiated altclkctrl "altclkctrl_0"
Info: gbl_clock: Done "gbl_clock" with 2 modules, 2 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
