// Seed: 3694545234
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6 = id_6;
  assign id_4 = 1;
  wire id_7, id_8;
endmodule
module module_1 (
    input wire id_0,
    input supply1 id_1,
    output wor id_2,
    input tri1 id_3,
    output uwire id_4,
    input supply1 id_5,
    output wor id_6,
    input tri id_7,
    input wor id_8,
    input supply1 id_9,
    output tri0 id_10,
    input wor id_11,
    output tri id_12
);
  assign id_2 = (id_0);
  wire id_14;
  wire id_15;
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_15,
      id_15,
      id_14,
      id_14
  );
endmodule
