{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 06:37:44 2018 " "Info: Processing started: Tue Dec 04 06:37:44 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RegFile -c RegFile --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RegFile -c RegFile --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 2 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "R\[10\]\[0\] A3\[1\] clk 8.807 ns register " "Info: tsu for register \"R\[10\]\[0\]\" (data pin = \"A3\[1\]\", clock pin = \"clk\") is 8.807 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.516 ns + Longest pin register " "Info: + Longest pin to register delay is 11.516 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns A3\[1\] 1 PIN PIN_K23 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_K23; Fanout = 16; PIN Node = 'A3\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3[1] } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.403 ns) + CELL(0.275 ns) 7.520 ns Decoder0~4 2 COMB LCCOMB_X41_Y16_N8 1 " "Info: 2: + IC(6.403 ns) + CELL(0.275 ns) = 7.520 ns; Loc. = LCCOMB_X41_Y16_N8; Fanout = 1; COMB Node = 'Decoder0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.678 ns" { A3[1] Decoder0~4 } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.757 ns) + CELL(0.413 ns) 8.690 ns R\[10\]\[0\]~158 3 COMB LCCOMB_X42_Y18_N12 32 " "Info: 3: + IC(0.757 ns) + CELL(0.413 ns) = 8.690 ns; Loc. = LCCOMB_X42_Y18_N12; Fanout = 32; COMB Node = 'R\[10\]\[0\]~158'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.170 ns" { Decoder0~4 R[10][0]~158 } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.166 ns) + CELL(0.660 ns) 11.516 ns R\[10\]\[0\] 4 REG LCFF_X37_Y17_N9 2 " "Info: 4: + IC(2.166 ns) + CELL(0.660 ns) = 11.516 ns; Loc. = LCFF_X37_Y17_N9; Fanout = 2; REG Node = 'R\[10\]\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.826 ns" { R[10][0]~158 R[10][0] } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.190 ns ( 19.02 % ) " "Info: Total cell delay = 2.190 ns ( 19.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.326 ns ( 80.98 % ) " "Info: Total interconnect delay = 9.326 ns ( 80.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.516 ns" { A3[1] Decoder0~4 R[10][0]~158 R[10][0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.516 ns" { A3[1] {} A3[1]~combout {} Decoder0~4 {} R[10][0]~158 {} R[10][0] {} } { 0.000ns 0.000ns 6.403ns 0.757ns 2.166ns } { 0.000ns 0.842ns 0.275ns 0.413ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 34 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.673 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 512 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 512; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.537 ns) 2.673 ns R\[10\]\[0\] 3 REG LCFF_X37_Y17_N9 2 " "Info: 3: + IC(1.019 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X37_Y17_N9; Fanout = 2; REG Node = 'R\[10\]\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { clk~clkctrl R[10][0] } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.46 % ) " "Info: Total cell delay = 1.536 ns ( 57.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.137 ns ( 42.54 % ) " "Info: Total interconnect delay = 1.137 ns ( 42.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clk clk~clkctrl R[10][0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clk {} clk~combout {} clk~clkctrl {} R[10][0] {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.516 ns" { A3[1] Decoder0~4 R[10][0]~158 R[10][0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.516 ns" { A3[1] {} A3[1]~combout {} Decoder0~4 {} R[10][0]~158 {} R[10][0] {} } { 0.000ns 0.000ns 6.403ns 0.757ns 2.166ns } { 0.000ns 0.842ns 0.275ns 0.413ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { clk clk~clkctrl R[10][0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { clk {} clk~combout {} clk~clkctrl {} R[10][0] {} } { 0.000ns 0.000ns 0.118ns 1.019ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk RD1\[28\] R\[1\]\[28\] 14.531 ns register " "Info: tco from clock \"clk\" to destination pin \"RD1\[28\]\" through register \"R\[1\]\[28\]\" is 14.531 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.680 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 512 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 512; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns R\[1\]\[28\] 3 REG LCFF_X42_Y20_N21 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X42_Y20_N21; Fanout = 2; REG Node = 'R\[1\]\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clk~clkctrl R[1][28] } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl R[1][28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} R[1][28] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 34 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.601 ns + Longest register pin " "Info: + Longest register to pin delay is 11.601 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns R\[1\]\[28\] 1 REG LCFF_X42_Y20_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y20_N21; Fanout = 2; REG Node = 'R\[1\]\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R[1][28] } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.141 ns) + CELL(0.416 ns) 3.557 ns Mux3~0 2 COMB LCCOMB_X41_Y20_N14 1 " "Info: 2: + IC(3.141 ns) + CELL(0.416 ns) = 3.557 ns; Loc. = LCCOMB_X41_Y20_N14; Fanout = 1; COMB Node = 'Mux3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.557 ns" { R[1][28] Mux3~0 } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.166 ns) + CELL(0.420 ns) 5.143 ns Mux3~1 3 COMB LCCOMB_X42_Y20_N26 1 " "Info: 3: + IC(1.166 ns) + CELL(0.420 ns) = 5.143 ns; Loc. = LCCOMB_X42_Y20_N26; Fanout = 1; COMB Node = 'Mux3~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.586 ns" { Mux3~0 Mux3~1 } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.243 ns) + CELL(0.438 ns) 6.824 ns Mux3~9 4 COMB LCCOMB_X36_Y23_N10 1 " "Info: 4: + IC(1.243 ns) + CELL(0.438 ns) = 6.824 ns; Loc. = LCCOMB_X36_Y23_N10; Fanout = 1; COMB Node = 'Mux3~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.681 ns" { Mux3~1 Mux3~9 } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.959 ns) + CELL(2.818 ns) 11.601 ns RD1\[28\] 5 PIN PIN_J11 0 " "Info: 5: + IC(1.959 ns) + CELL(2.818 ns) = 11.601 ns; Loc. = PIN_J11; Fanout = 0; PIN Node = 'RD1\[28\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.777 ns" { Mux3~9 RD1[28] } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.092 ns ( 35.27 % ) " "Info: Total cell delay = 4.092 ns ( 35.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.509 ns ( 64.73 % ) " "Info: Total interconnect delay = 7.509 ns ( 64.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.601 ns" { R[1][28] Mux3~0 Mux3~1 Mux3~9 RD1[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.601 ns" { R[1][28] {} Mux3~0 {} Mux3~1 {} Mux3~9 {} RD1[28] {} } { 0.000ns 3.141ns 1.166ns 1.243ns 1.959ns } { 0.000ns 0.416ns 0.420ns 0.438ns 2.818ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clk clk~clkctrl R[1][28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clk {} clk~combout {} clk~clkctrl {} R[1][28] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.601 ns" { R[1][28] Mux3~0 Mux3~1 Mux3~9 RD1[28] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "11.601 ns" { R[1][28] {} Mux3~0 {} Mux3~1 {} Mux3~9 {} RD1[28] {} } { 0.000ns 3.141ns 1.166ns 1.243ns 1.959ns } { 0.000ns 0.416ns 0.420ns 0.438ns 2.818ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A1\[1\] RD1\[29\] 17.620 ns Longest " "Info: Longest tpd from source pin \"A1\[1\]\" to destination pin \"RD1\[29\]\" is 17.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns A1\[1\] 1 PIN PIN_F16 120 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_F16; Fanout = 120; PIN Node = 'A1\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1[1] } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.346 ns) + CELL(0.150 ns) 8.316 ns Mux2~2 2 COMB LCCOMB_X38_Y19_N18 1 " "Info: 2: + IC(7.346 ns) + CELL(0.150 ns) = 8.316 ns; Loc. = LCCOMB_X38_Y19_N18; Fanout = 1; COMB Node = 'Mux2~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.496 ns" { A1[1] Mux2~2 } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.420 ns) 10.472 ns Mux2~3 3 COMB LCCOMB_X38_Y20_N28 1 " "Info: 3: + IC(1.736 ns) + CELL(0.420 ns) = 10.472 ns; Loc. = LCCOMB_X38_Y20_N28; Fanout = 1; COMB Node = 'Mux2~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.156 ns" { Mux2~2 Mux2~3 } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.741 ns) + CELL(0.420 ns) 12.633 ns Mux2~6 4 COMB LCCOMB_X43_Y17_N20 1 " "Info: 4: + IC(1.741 ns) + CELL(0.420 ns) = 12.633 ns; Loc. = LCCOMB_X43_Y17_N20; Fanout = 1; COMB Node = 'Mux2~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.161 ns" { Mux2~3 Mux2~6 } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.252 ns) + CELL(0.275 ns) 13.160 ns Mux2~9 5 COMB LCCOMB_X43_Y17_N30 1 " "Info: 5: + IC(0.252 ns) + CELL(0.275 ns) = 13.160 ns; Loc. = LCCOMB_X43_Y17_N30; Fanout = 1; COMB Node = 'Mux2~9'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.527 ns" { Mux2~6 Mux2~9 } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.818 ns) + CELL(2.642 ns) 17.620 ns RD1\[29\] 6 PIN PIN_R25 0 " "Info: 6: + IC(1.818 ns) + CELL(2.642 ns) = 17.620 ns; Loc. = PIN_R25; Fanout = 0; PIN Node = 'RD1\[29\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.460 ns" { Mux2~9 RD1[29] } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.727 ns ( 26.83 % ) " "Info: Total cell delay = 4.727 ns ( 26.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.893 ns ( 73.17 % ) " "Info: Total interconnect delay = 12.893 ns ( 73.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.620 ns" { A1[1] Mux2~2 Mux2~3 Mux2~6 Mux2~9 RD1[29] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "17.620 ns" { A1[1] {} A1[1]~combout {} Mux2~2 {} Mux2~3 {} Mux2~6 {} Mux2~9 {} RD1[29] {} } { 0.000ns 0.000ns 7.346ns 1.736ns 1.741ns 0.252ns 1.818ns } { 0.000ns 0.820ns 0.150ns 0.420ns 0.420ns 0.275ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "R\[5\]\[5\] WD3\[5\] clk -3.428 ns register " "Info: th for register \"R\[5\]\[5\]\" (data pin = \"WD3\[5\]\", clock pin = \"clk\") is -3.428 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.681 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clk 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clk~clkctrl 2 COMB CLKCTRL_G3 512 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 512; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clk clk~clkctrl } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.537 ns) 2.681 ns R\[5\]\[5\] 3 REG LCFF_X41_Y18_N1 2 " "Info: 3: + IC(1.027 ns) + CELL(0.537 ns) = 2.681 ns; Loc. = LCFF_X41_Y18_N1; Fanout = 2; REG Node = 'R\[5\]\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.564 ns" { clk~clkctrl R[5][5] } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.29 % ) " "Info: Total cell delay = 1.536 ns ( 57.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.145 ns ( 42.71 % ) " "Info: Total interconnect delay = 1.145 ns ( 42.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk clk~clkctrl R[5][5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} clk~clkctrl {} R[5][5] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.375 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.375 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns WD3\[5\] 1 PIN PIN_P24 16 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_P24; Fanout = 16; PIN Node = 'WD3\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { WD3[5] } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.167 ns) + CELL(0.366 ns) 6.375 ns R\[5\]\[5\] 2 REG LCFF_X41_Y18_N1 2 " "Info: 2: + IC(5.167 ns) + CELL(0.366 ns) = 6.375 ns; Loc. = LCFF_X41_Y18_N1; Fanout = 2; REG Node = 'R\[5\]\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.533 ns" { WD3[5] R[5][5] } "NODE_NAME" } } { "RegFile.v" "" { Text "C:/GitRepository/arm-system-module/RegFile/RegFile.v" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.208 ns ( 18.95 % ) " "Info: Total cell delay = 1.208 ns ( 18.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.167 ns ( 81.05 % ) " "Info: Total interconnect delay = 5.167 ns ( 81.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.375 ns" { WD3[5] R[5][5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.375 ns" { WD3[5] {} WD3[5]~combout {} R[5][5] {} } { 0.000ns 0.000ns 5.167ns } { 0.000ns 0.842ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.681 ns" { clk clk~clkctrl R[5][5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.681 ns" { clk {} clk~combout {} clk~clkctrl {} R[5][5] {} } { 0.000ns 0.000ns 0.118ns 1.027ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.375 ns" { WD3[5] R[5][5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.375 ns" { WD3[5] {} WD3[5]~combout {} R[5][5] {} } { 0.000ns 0.000ns 5.167ns } { 0.000ns 0.842ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "201 " "Info: Peak virtual memory: 201 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 06:37:44 2018 " "Info: Processing ended: Tue Dec 04 06:37:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
