// Seed: 2412312298
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  assign module_1.id_5 = 0;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_9;
endmodule
module module_1 #(
    parameter id_11 = 32'd94,
    parameter id_14 = 32'd39,
    parameter id_19 = 32'd95,
    parameter id_21 = 32'd70,
    parameter id_5  = 32'd34
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16
);
  output wire id_16;
  input wire id_15;
  input wire _id_14;
  input wire id_13;
  input logic [7:0] id_12;
  inout wire _id_11;
  inout supply1 id_10;
  output wire id_9;
  output wire id_8;
  output tri1 id_7;
  output uwire id_6;
  input wire _id_5;
  input wire id_4;
  output logic [7:0] id_3;
  output wire id_2;
  inout wire id_1;
  and primCall (id_10, id_13, id_20, id_22, id_17, id_1, id_4, id_12, id_18);
  assign id_7 = -1 < 1 || id_4;
  logic id_17 = id_13 * -1'h0 + id_17;
  reg   id_18;
  always forever id_18 <= 1;
  assign id_10 = -1;
  wire [-1 : 1] _id_19;
  wire id_20;
  ;
  assign id_6 = id_4 ^ -1;
  logic [-1 'b0 : ~  id_5] _id_21;
  ;
  static logic [id_14 : 1] id_22;
  ;
  assign id_3[id_19] = id_18 | id_12[id_21 : id_11];
  module_0 modCall_1 (
      id_1,
      id_13,
      id_22,
      id_2,
      id_10,
      id_4,
      id_1,
      id_15
  );
endmodule
