
C:\Users\lenovo\Convolution2D\Convolution2D\solution1\sim\verilog>set PATH= 

C:\Users\lenovo\Convolution2D\Convolution2D\solution1\sim\verilog>call D:/Vitis_2018/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_Convolution2D_top glbl -prj Convolution2D.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "D:/Vitis_2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s Convolution2D -debug wave 
INFO: [XSIM 43-3496] Using init file passed via -initfile option "D:/Vitis_2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vitis_2018/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_Convolution2D_top glbl -prj Convolution2D.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile D:/Vitis_2018/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s Convolution2D -debug wave 
Multi-threading is on. Using 10 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lenovo/Convolution2D/Convolution2D/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lenovo/Convolution2D/Convolution2D/solution1/sim/verilog/AESL_automem_input_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_input_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lenovo/Convolution2D/Convolution2D/solution1/sim/verilog/AESL_automem_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lenovo/Convolution2D/Convolution2D/solution1/sim/verilog/AESL_automem_output_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_output_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lenovo/Convolution2D/Convolution2D/solution1/sim/verilog/Convolution2D.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_Convolution2D_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lenovo/Convolution2D/Convolution2D/solution1/sim/verilog/Convolution2D.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution2D
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lenovo/Convolution2D/Convolution2D/solution1/sim/verilog/Convolution2D_dadbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution2D_dadbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/lenovo/Convolution2D/Convolution2D/solution1/sim/verilog/Convolution2D_dmucud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Convolution2D_dmucud
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lenovo/Convolution2D/Convolution2D/solution1/sim/verilog/ip/xil_defaultlib/Convolution2D_ap_dadd_3_full_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Convolution2D_ap_dadd_3_full_dsp_64'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/lenovo/Convolution2D/Convolution2D/solution1/sim/verilog/ip/xil_defaultlib/Convolution2D_ap_dmul_4_max_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Convolution2D_ap_dmul_4_max_dsp_64'
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/Convolution2D_ap_dadd_3_full_dsp_64.vhd:195]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_7' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/Convolution2D_ap_dmul_4_max_dsp_64.vhd:195]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_viv_comp
Compiling package xbip_utils_v3_0_9.xbip_utils_v3_0_9_pkg
Compiling package axi_utils_v2_0_5.axi_utils_v2_0_5_pkg
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_exp_table_...
Compiling package mult_gen_v12_0_14.mult_gen_v12_0_14_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_7.floating_point_v7_1_7_pkg
Compiling package floating_point_v7_1_7.flt_utils
Compiling package xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=52)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=14,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=54,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=16,length=0)\]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture muxf8_v of entity unisim.MUXF8 [muxf8_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.zero_det_sel [\zero_det_sel(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=55,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_7.shift_msb_first [\shift_msb_first(a_width=54,regi...]
Compiling architecture rtl of entity floating_point_v7_1_7.alignment [\alignment(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=47,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=7,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=18,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=25,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=48,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9,length=0)\]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=9)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=56,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_7.addsub_dsp [\addsub_dsp(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_7.addsub [\addsub(c_xdevicefamily="zynq",c...]
Compiling architecture rtl of entity floating_point_v7_1_7.align_add [\align_add(c_xdevicefamily="zynq...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=6,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_7.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=56)\]
Compiling architecture rtl of entity floating_point_v7_1_7.shift_msb_first [\shift_msb_first(a_width=56,resu...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(b_width=18,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=19,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=28,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=29,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=3,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_7.norm_and_round_logic [\norm_and_round_logic(c_xdevicef...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=2)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12,length=2)\]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq [\compare_eq(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_7.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=12)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=2,fast_input=true)...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_add_exp [\flt_add_exp(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_add_logic [\flt_add_logic(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=64,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture convolution2d_ap_dadd_3_full_dsp_64_arch of entity xil_defaultlib.Convolution2D_ap_dadd_3_full_dsp_64 [convolution2d_ap_dadd_3_full_dsp...]
Compiling module xil_defaultlib.Convolution2D_dadbkb
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=17,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,b_...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=17,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=2,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=17)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_7.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=19,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_7.fix_mult_dsp48e1_dbl [\fix_mult_dsp48e1_dbl(mult_usage...]
Compiling architecture rtl of entity floating_point_v7_1_7.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_7.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=3)\]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=2,length=3,fast_inp...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(length=3,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=4,length=3,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=11,length=3)\]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_7.delay [\delay(width=54,length=0,fast_in...]
Compiling architecture struct of entity floating_point_v7_1_7.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_7.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_7.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_7.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_5.xbip_pipe_v3_0_5_viv [\xbip_pipe_v3_0_5_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7_viv [\floating_point_v7_1_7_viv(c_xde...]
Compiling architecture xilinx of entity floating_point_v7_1_7.floating_point_v7_1_7 [\floating_point_v7_1_7(c_xdevice...]
Compiling architecture convolution2d_ap_dmul_4_max_dsp_64_arch of entity xil_defaultlib.Convolution2D_ap_dmul_4_max_dsp_64 [convolution2d_ap_dmul_4_max_dsp_...]
Compiling module xil_defaultlib.Convolution2D_dmucud(ID=1)
Compiling module xil_defaultlib.Convolution2D
Compiling module xil_defaultlib.AESL_automem_input_r
Compiling module xil_defaultlib.AESL_automem_kernel
Compiling module xil_defaultlib.AESL_automem_output_r
Compiling module xil_defaultlib.apatb_Convolution2D_top
Compiling module work.glbl
Built simulation snapshot Convolution2D

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/lenovo/Convolution2D/Convolution2D/solution1/sim/verilog/xsim.dir/Convolution2D/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat May  3 15:57:43 2025...

****** xsim v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

start_gui
