{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1741378009286 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1741378009297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 07 15:06:49 2025 " "Processing started: Fri Mar 07 15:06:49 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1741378009297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741378009297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off sls_mem_v -c sls_mem_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off sls_mem_v -c sls_mem_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741378009297 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1741378009804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1741378009804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_mem_fpga_emulation.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_mem_fpga_emulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_mem_fpga_emulation " "Found entity 1: sls_mem_fpga_emulation" {  } { { "sls_mem_fpga_emulation.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_mem_fpga_emulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741378017136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741378017136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_mem_cu_v.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_mem_cu_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_mem_cu_v " "Found entity 1: sls_mem_cu_v" {  } { { "sls_mem_cu_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_mem_cu_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741378017141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741378017141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_rom_v.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_rom_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_rom_v " "Found entity 1: sls_rom_v" {  } { { "sls_rom_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_rom_v.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741378017146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741378017146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_ram_v.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_ram_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_ram_v " "Found entity 1: sls_ram_v" {  } { { "sls_ram_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_ram_v.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741378017151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741378017150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sls3445/documents/ds2_labs/lab7/sls_mem_v_restored/sls_8bit_upcnt_v/sls_8bit_upcnt_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sls3445/documents/ds2_labs/lab7/sls_mem_v_restored/sls_8bit_upcnt_v/sls_8bit_upcnt_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_8bit_upcnt_v " "Found entity 1: sls_8bit_upcnt_v" {  } { { "../sls_8bit_upcnt_v/sls_8bit_upcnt_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_8bit_upcnt_v/sls_8bit_upcnt_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741378017155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741378017155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/sls3445/documents/ds2_labs/lab7/sls_mem_v_restored/sls_4bit_reg_v/sls_4bit_reg_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/sls3445/documents/ds2_labs/lab7/sls_mem_v_restored/sls_4bit_reg_v/sls_4bit_reg_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_4bit_reg_v " "Found entity 1: sls_4bit_reg_v" {  } { { "../sls_4bit_reg_v/sls_4bit_reg_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_4bit_reg_v/sls_4bit_reg_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741378017160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741378017160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_mem_v.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_mem_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_mem_v " "Found entity 1: sls_mem_v" {  } { { "sls_mem_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_mem_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741378017165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741378017165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sls_mem_v_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file sls_mem_v_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 sls_mem_v_tb " "Found entity 1: sls_mem_v_tb" {  } { { "sls_mem_v_tb.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_mem_v_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741378017169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741378017169 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "sls_mem_fpga_emulation " "Elaborating entity \"sls_mem_fpga_emulation\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1741378017233 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_mem_v sls_mem_v:mut " "Elaborating entity \"sls_mem_v\" for hierarchy \"sls_mem_v:mut\"" {  } { { "sls_mem_fpga_emulation.v" "mut" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_mem_fpga_emulation.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741378017236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_8bit_upcnt_v sls_mem_v:mut\|sls_8bit_upcnt_v:my_cnt " "Elaborating entity \"sls_8bit_upcnt_v\" for hierarchy \"sls_mem_v:mut\|sls_8bit_upcnt_v:my_cnt\"" {  } { { "sls_mem_v.v" "my_cnt" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_mem_v.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741378017239 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_rom_v sls_mem_v:mut\|sls_rom_v:my_rom " "Elaborating entity \"sls_rom_v\" for hierarchy \"sls_mem_v:mut\|sls_rom_v:my_rom\"" {  } { { "sls_mem_v.v" "my_rom" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_mem_v.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741378017241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sls_mem_v:mut\|sls_rom_v:my_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sls_mem_v:mut\|sls_rom_v:my_rom\|altsyncram:altsyncram_component\"" {  } { { "sls_rom_v.v" "altsyncram_component" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_rom_v.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741378017300 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sls_mem_v:mut\|sls_rom_v:my_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sls_mem_v:mut\|sls_rom_v:my_rom\|altsyncram:altsyncram_component\"" {  } { { "sls_rom_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_rom_v.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741378017301 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sls_mem_v:mut\|sls_rom_v:my_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"sls_mem_v:mut\|sls_rom_v:my_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sls_rom_v.mif " "Parameter \"init_file\" = \"sls_rom_v.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017301 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017301 ""}  } { { "sls_rom_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_rom_v.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741378017301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_59a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_59a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_59a1 " "Found entity 1: altsyncram_59a1" {  } { { "db/altsyncram_59a1.tdf" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/db/altsyncram_59a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741378017344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741378017344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_59a1 sls_mem_v:mut\|sls_rom_v:my_rom\|altsyncram:altsyncram_component\|altsyncram_59a1:auto_generated " "Elaborating entity \"altsyncram_59a1\" for hierarchy \"sls_mem_v:mut\|sls_rom_v:my_rom\|altsyncram:altsyncram_component\|altsyncram_59a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741378017345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_4bit_reg_v sls_mem_v:mut\|sls_4bit_reg_v:my_reg " "Elaborating entity \"sls_4bit_reg_v\" for hierarchy \"sls_mem_v:mut\|sls_4bit_reg_v:my_reg\"" {  } { { "sls_mem_v.v" "my_reg" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_mem_v.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741378017355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_ram_v sls_mem_v:mut\|sls_ram_v:my_ram " "Elaborating entity \"sls_ram_v\" for hierarchy \"sls_mem_v:mut\|sls_ram_v:my_ram\"" {  } { { "sls_mem_v.v" "my_ram" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_mem_v.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741378017358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sls_mem_v:mut\|sls_ram_v:my_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sls_mem_v:mut\|sls_ram_v:my_ram\|altsyncram:altsyncram_component\"" {  } { { "sls_ram_v.v" "altsyncram_component" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_ram_v.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741378017367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sls_mem_v:mut\|sls_ram_v:my_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sls_mem_v:mut\|sls_ram_v:my_ram\|altsyncram:altsyncram_component\"" {  } { { "sls_ram_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_ram_v.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741378017369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sls_mem_v:mut\|sls_ram_v:my_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"sls_mem_v:mut\|sls_ram_v:my_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1741378017369 ""}  } { { "sls_ram_v.v" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_ram_v.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1741378017369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_35g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_35g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_35g1 " "Found entity 1: altsyncram_35g1" {  } { { "db/altsyncram_35g1.tdf" "" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/db/altsyncram_35g1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1741378017412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1741378017412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_35g1 sls_mem_v:mut\|sls_ram_v:my_ram\|altsyncram:altsyncram_component\|altsyncram_35g1:auto_generated " "Elaborating entity \"altsyncram_35g1\" for hierarchy \"sls_mem_v:mut\|sls_ram_v:my_ram\|altsyncram:altsyncram_component\|altsyncram_35g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741378017413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sls_mem_cu_v sls_mem_cu_v:mem_cu " "Elaborating entity \"sls_mem_cu_v\" for hierarchy \"sls_mem_cu_v:mem_cu\"" {  } { { "sls_mem_fpga_emulation.v" "mem_cu" { Text "C:/Users/sls3445/Documents/DS2_Labs/Lab7/sls_mem_v_restored/sls_mem_v/sls_mem_fpga_emulation.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741378017422 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1741378017902 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1741378018176 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1741378018274 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1741378018274 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "112 " "Implemented 112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1741378018322 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1741378018322 ""} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Implemented 94 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1741378018322 ""} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Implemented 8 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1741378018322 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1741378018322 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4823 " "Peak virtual memory: 4823 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1741378018332 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Mar 07 15:06:58 2025 " "Processing ended: Fri Mar 07 15:06:58 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1741378018332 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1741378018332 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1741378018332 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1741378018332 ""}
