
Regler 2.elf:     file format elf32-avr32

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .reset        00002004  80000000  80000000  00000400  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .rela.got     00000000  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .text         00000f7c  80002004  80002004  00002404  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .exception    00000200  80003000  80003000  00003400  2**9
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  4 .rodata       00000118  80003200  80003200  00003600  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000004  00000004  80003318  00003804  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000001f0  00000008  8000331c  00003808  2**2
                  ALLOC
  7 .comment      00000030  00000000  00000000  00003808  2**0
                  CONTENTS, READONLY
  8 .debug_aranges 00000738  00000000  00000000  00003838  2**3
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_pubnames 00001364  00000000  00000000  00003f70  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   00010c99  00000000  00000000  000052d4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002212  00000000  00000000  00015f6d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_line   00008e67  00000000  00000000  0001817f  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_frame  00001068  00000000  00000000  00020fe8  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000042fb  00000000  00000000  00022050  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_loc    0000287b  00000000  00000000  0002634b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macinfo 00e1b215  00000000  00000000  00028bc6  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .stack        00001000  00003000  00003000  00000400  2**0
                  ALLOC
 18 .debug_ranges 00000890  00000000  00000000  00e43de0  2**3
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .reset:

80000000 <_trampoline>:

  .global _trampoline
  .type _trampoline, @function
_trampoline:
  // Jump to program start.
  rjmp    program_start
80000000:	e0 8f 10 00 	bral	80002000 <program_start>
	...

80002000 <program_start>:

  .org  PROGRAM_START_OFFSET
program_start:
  // Jump to the C runtime startup routine.
  lda.w   pc, _stext
80002000:	fe cf f3 04 	sub	pc,pc,-3324

Disassembly of section .text:

80002004 <flashcdw_set_wait_state>:
80002004:	fe 68 14 00 	mov	r8,-125952
}


void flashcdw_set_wait_state(unsigned int wait_state)
{
	u_avr32_flashcdw_fcr_t u_avr32_flashcdw_fcr = {AVR32_FLASHCDW.fcr};
80002008:	70 09       	ld.w	r9,r8[0x0]
	u_avr32_flashcdw_fcr.FCR.fws = wait_state;
8000200a:	f3 dc d0 c1 	bfins	r9,r12,0x6,0x1
	AVR32_FLASHCDW.fcr = u_avr32_flashcdw_fcr.fcr;
8000200e:	91 09       	st.w	r8[0x0],r9
}
80002010:	5e fc       	retal	r12

80002012 <flashcdw_is_ready>:
//! @{


bool flashcdw_is_ready(void)
{
	return ((AVR32_FLASHCDW.fsr & AVR32_FLASHCDW_FSR_FRDY_MASK) != 0);
80002012:	fe 68 14 00 	mov	r8,-125952
80002016:	70 2c       	ld.w	r12,r8[0x8]
}
80002018:	f9 dc c0 01 	bfextu	r12,r12,0x0,0x1
8000201c:	5e fc       	retal	r12
8000201e:	d7 03       	nop

80002020 <flashcdw_default_wait_until_ready>:


void flashcdw_default_wait_until_ready(void)
{
80002020:	d4 01       	pushm	lr
	while (!flashcdw_is_ready());
80002022:	f0 1f 00 03 	mcall	8000202c <flashcdw_default_wait_until_ready+0xc>
80002026:	cf e0       	breq	80002022 <flashcdw_default_wait_until_ready+0x2>
}
80002028:	d8 02       	popm	pc
8000202a:	00 00       	add	r0,r0
8000202c:	80 00       	ld.sh	r0,r0[0x0]
8000202e:	20 12       	sub	r2,1

80002030 <flashcdw_issue_command>:
	return (AVR32_FLASHCDW.fcmd & AVR32_FLASHCDW_FCMD_PAGEN_MASK) >> AVR32_FLASHCDW_FCMD_PAGEN_OFFSET;
}


void flashcdw_issue_command(unsigned int command, int page_number)
{
80002030:	eb cd 40 c0 	pushm	r6-r7,lr
80002034:	18 96       	mov	r6,r12
80002036:	16 97       	mov	r7,r11
	u_avr32_flashcdw_fcmd_t u_avr32_flashcdw_fcmd;

	flashcdw_wait_until_ready();
80002038:	48 e8       	lddpc	r8,80002070 <flashcdw_issue_command+0x40>
8000203a:	70 08       	ld.w	r8,r8[0x0]
8000203c:	5d 18       	icall	r8
	u_avr32_flashcdw_fcmd.fcmd = AVR32_FLASHCDW.fcmd;
8000203e:	fe 68 14 00 	mov	r8,-125952
80002042:	70 18       	ld.w	r8,r8[0x4]
	u_avr32_flashcdw_fcmd.FCMD.cmd = command;
80002044:	f1 d6 d0 06 	bfins	r8,r6,0x0,0x6
	if (page_number >= 0) {
80002048:	58 07       	cp.w	r7,0
8000204a:	c0 35       	brlt	80002050 <flashcdw_issue_command+0x20>
		u_avr32_flashcdw_fcmd.FCMD.pagen = page_number;
8000204c:	f1 d7 d1 10 	bfins	r8,r7,0x8,0x10
	}
	u_avr32_flashcdw_fcmd.FCMD.key = AVR32_FLASHCDW_FCMD_KEY_KEY;
80002050:	3a 59       	mov	r9,-91
80002052:	f1 d9 d3 08 	bfins	r8,r9,0x18,0x8
	AVR32_FLASHCDW.fcmd = u_avr32_flashcdw_fcmd.fcmd;
80002056:	fe 69 14 00 	mov	r9,-125952
8000205a:	93 18       	st.w	r9[0x4],r8
 *          the driver's API which instead presents \ref flashcdw_is_lock_error
 *          and \ref flashcdw_is_programming_error.
 */
static unsigned int flashcdw_get_error_status(void)
{
	return AVR32_FLASHCDW.fsr & (AVR32_FLASHCDW_FSR_LOCKE_MASK |
8000205c:	72 29       	ld.w	r9,r9[0x8]
	if (page_number >= 0) {
		u_avr32_flashcdw_fcmd.FCMD.pagen = page_number;
	}
	u_avr32_flashcdw_fcmd.FCMD.key = AVR32_FLASHCDW_FCMD_KEY_KEY;
	AVR32_FLASHCDW.fcmd = u_avr32_flashcdw_fcmd.fcmd;
	flashcdw_error_status = flashcdw_get_error_status();
8000205e:	e2 19 00 0c 	andl	r9,0xc,COH
80002062:	48 58       	lddpc	r8,80002074 <flashcdw_issue_command+0x44>
80002064:	91 09       	st.w	r8[0x0],r9
	flashcdw_wait_until_ready();
80002066:	48 38       	lddpc	r8,80002070 <flashcdw_issue_command+0x40>
80002068:	70 08       	ld.w	r8,r8[0x0]
8000206a:	5d 18       	icall	r8
}
8000206c:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002070:	00 00       	add	r0,r0
80002072:	00 04       	add	r4,r0
80002074:	00 00       	add	r0,r0
80002076:	00 08       	add	r8,r0

80002078 <flashcdw_set_flash_waitstate_and_readmode>:
	AVR32_FLASHCDW.fcr = u_avr32_flashcdw_fcr.fcr;
}


void flashcdw_set_flash_waitstate_and_readmode(unsigned long cpu_f_hz)
{
80002078:	d4 01       	pushm	lr
	if (cpu_f_hz > AVR32_FLASHCDW_FWS_0_MAX_FREQ) { // > 15MHz
8000207a:	e0 68 e1 c0 	mov	r8,57792
8000207e:	ea 18 00 e4 	orh	r8,0xe4
80002082:	10 3c       	cp.w	r12,r8
80002084:	e0 88 00 19 	brls	800020b6 <flashcdw_set_flash_waitstate_and_readmode+0x3e>
		if (cpu_f_hz <= AVR32_FLASHCDW_FWS_1_MAX_FREQ) { // <= 30MHz
80002088:	e0 68 c3 80 	mov	r8,50048
8000208c:	ea 18 01 c9 	orh	r8,0x1c9
80002090:	10 3c       	cp.w	r12,r8
80002092:	e0 8b 00 0a 	brhi	800020a6 <flashcdw_set_flash_waitstate_and_readmode+0x2e>
			// Set a wait-state, disable the high-speed read mode.
			flashcdw_set_wait_state(1);
80002096:	30 1c       	mov	r12,1
80002098:	f0 1f 00 0c 	mcall	800020c8 <flashcdw_set_flash_waitstate_and_readmode+0x50>
			flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSDIS, -1);
8000209c:	3f fb       	mov	r11,-1
8000209e:	31 1c       	mov	r12,17
800020a0:	f0 1f 00 0b 	mcall	800020cc <flashcdw_set_flash_waitstate_and_readmode+0x54>
800020a4:	d8 02       	popm	pc
		} else {
			// Set a wait-state, enable the high-speed read mode.
			flashcdw_set_wait_state(1);
800020a6:	30 1c       	mov	r12,1
800020a8:	f0 1f 00 08 	mcall	800020c8 <flashcdw_set_flash_waitstate_and_readmode+0x50>
			flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSEN, -1);
800020ac:	3f fb       	mov	r11,-1
800020ae:	31 0c       	mov	r12,16
800020b0:	f0 1f 00 07 	mcall	800020cc <flashcdw_set_flash_waitstate_and_readmode+0x54>
800020b4:	d8 02       	popm	pc
		}
	} else { // <= 15MHz
		// No wait-state, disable the high-speed read mode
		flashcdw_set_wait_state(0);
800020b6:	30 0c       	mov	r12,0
800020b8:	f0 1f 00 04 	mcall	800020c8 <flashcdw_set_flash_waitstate_and_readmode+0x50>
		flashcdw_issue_command(AVR32_FLASHCDW_FCMD_CMD_HSDIS, -1);
800020bc:	3f fb       	mov	r11,-1
800020be:	31 1c       	mov	r12,17
800020c0:	f0 1f 00 03 	mcall	800020cc <flashcdw_set_flash_waitstate_and_readmode+0x54>
800020c4:	d8 02       	popm	pc
800020c6:	00 00       	add	r0,r0
800020c8:	80 00       	ld.sh	r0,r0[0x0]
800020ca:	20 04       	sub	r4,0
800020cc:	80 00       	ld.sh	r0,r0[0x0]
800020ce:	20 30       	sub	r0,3

800020d0 <gpio_enable_module_pin>:
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module_pin(uint32_t pin, uint32_t function)
{
	volatile avr32_gpio_port_t *gpio_port = &AVR32_GPIO.port[pin >> 5];
800020d0:	f8 08 16 05 	lsr	r8,r12,0x5
800020d4:	a9 78       	lsl	r8,0x9
800020d6:	e0 28 d8 00 	sub	r8,55296

	/* Enable the correct function. */
	switch (function) {
800020da:	58 7b       	cp.w	r11,7
800020dc:	e0 8b 00 05 	brhi	800020e6 <gpio_enable_module_pin+0x16>
800020e0:	4a 09       	lddpc	r9,80002160 <gpio_enable_module_pin+0x90>
800020e2:	f2 0b 03 2f 	ld.w	pc,r9[r11<<0x2]
800020e6:	5e ff       	retal	1
	case 0: /* A function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
800020e8:	30 19       	mov	r9,1
800020ea:	f2 0c 09 49 	lsl	r9,r9,r12
800020ee:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800020f0:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
800020f2:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
800020f4:	c3 18       	rjmp	80002156 <gpio_enable_module_pin+0x86>

	case 1: /* B function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
800020f6:	30 19       	mov	r9,1
800020f8:	f2 0c 09 49 	lsl	r9,r9,r12
800020fc:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
800020fe:	91 a9       	st.w	r8[0x28],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
80002100:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002102:	c2 a8       	rjmp	80002156 <gpio_enable_module_pin+0x86>

	case 2: /* C function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002104:	30 19       	mov	r9,1
80002106:	f2 0c 09 49 	lsl	r9,r9,r12
8000210a:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000210c:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000210e:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
80002110:	c2 38       	rjmp	80002156 <gpio_enable_module_pin+0x86>

	case 3: /* D function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
80002112:	30 19       	mov	r9,1
80002114:	f2 0c 09 49 	lsl	r9,r9,r12
80002118:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
8000211a:	91 99       	st.w	r8[0x24],r9
#if (AVR32_GPIO_H_VERSION >= 210)
		gpio_port->pmr2c = 1 << (pin & 0x1F);
8000211c:	91 e9       	st.w	r8[0x38],r9
#endif
		break;
8000211e:	c1 c8       	rjmp	80002156 <gpio_enable_module_pin+0x86>

#if (AVR32_GPIO_H_VERSION >= 210)
	case 4: /* E function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
80002120:	30 19       	mov	r9,1
80002122:	f2 0c 09 49 	lsl	r9,r9,r12
80002126:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002128:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
8000212a:	91 d9       	st.w	r8[0x34],r9
		break;
8000212c:	c1 58       	rjmp	80002156 <gpio_enable_module_pin+0x86>

	case 5: /* F function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000212e:	30 19       	mov	r9,1
80002130:	f2 0c 09 49 	lsl	r9,r9,r12
80002134:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1c = 1 << (pin & 0x1F);
80002136:	91 a9       	st.w	r8[0x28],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002138:	91 d9       	st.w	r8[0x34],r9
		break;
8000213a:	c0 e8       	rjmp	80002156 <gpio_enable_module_pin+0x86>

	case 6: /* G function. */
		gpio_port->pmr0c = 1 << (pin & 0x1F);
8000213c:	30 19       	mov	r9,1
8000213e:	f2 0c 09 49 	lsl	r9,r9,r12
80002142:	91 69       	st.w	r8[0x18],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002144:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002146:	91 d9       	st.w	r8[0x34],r9
		break;
80002148:	c0 78       	rjmp	80002156 <gpio_enable_module_pin+0x86>

	case 7: /* H function. */
		gpio_port->pmr0s = 1 << (pin & 0x1F);
8000214a:	30 19       	mov	r9,1
8000214c:	f2 0c 09 49 	lsl	r9,r9,r12
80002150:	91 59       	st.w	r8[0x14],r9
		gpio_port->pmr1s = 1 << (pin & 0x1F);
80002152:	91 99       	st.w	r8[0x24],r9
		gpio_port->pmr2s = 1 << (pin & 0x1F);
80002154:	91 d9       	st.w	r8[0x34],r9
	default:
		return GPIO_INVALID_ARGUMENT;
	}

	/* Disable GPIO control. */
	gpio_port->gperc = 1 << (pin & 0x1F);
80002156:	30 19       	mov	r9,1
80002158:	f2 0c 09 4c 	lsl	r12,r9,r12
8000215c:	91 2c       	st.w	r8[0x8],r12
8000215e:	5e fd       	retal	0
80002160:	80 00       	ld.sh	r0,r0[0x0]
80002162:	32 00       	mov	r0,32

80002164 <gpio_enable_module>:
 * \param size The number of pins in \a gpiomap.
 *
 * \return \ref GPIO_SUCCESS or \ref GPIO_INVALID_ARGUMENT.
 */
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
80002164:	d4 21       	pushm	r4-r7,lr
80002166:	18 97       	mov	r7,r12
80002168:	16 94       	mov	r4,r11
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
8000216a:	58 0b       	cp.w	r11,0
8000216c:	c0 31       	brne	80002172 <gpio_enable_module+0xe>
8000216e:	30 05       	mov	r5,0
80002170:	c0 d8       	rjmp	8000218a <gpio_enable_module+0x26>
80002172:	30 06       	mov	r6,0
80002174:	0c 95       	mov	r5,r6
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
80002176:	6e 1b       	ld.w	r11,r7[0x4]
80002178:	6e 0c       	ld.w	r12,r7[0x0]
8000217a:	f0 1f 00 06 	mcall	80002190 <gpio_enable_module+0x2c>
8000217e:	18 45       	or	r5,r12
		gpiomap++;
80002180:	2f 87       	sub	r7,-8
uint32_t gpio_enable_module(const gpio_map_t gpiomap, uint32_t size)
{
	uint32_t status = GPIO_SUCCESS;
	uint32_t i;

	for (i = 0; i < size; i++) {
80002182:	2f f6       	sub	r6,-1
80002184:	0c 34       	cp.w	r4,r6
80002186:	fe 9b ff f8 	brhi	80002176 <gpio_enable_module+0x12>
		status |= gpio_enable_module_pin(gpiomap->pin, gpiomap->function);
		gpiomap++;
	}

	return status;
}
8000218a:	0a 9c       	mov	r12,r5
8000218c:	d8 22       	popm	r4-r7,pc
8000218e:	00 00       	add	r0,r0
80002190:	80 00       	ld.sh	r0,r0[0x0]
80002192:	20 d0       	sub	r0,13

80002194 <com_spi_init>:
	spi_put(TWI_SENS,count);
	if(count--) count = UINT8_MAX;
};

spi_status_t com_spi_init(void)
{
80002194:	eb cd 40 80 	pushm	r7,lr

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80002198:	fe 78 28 00 	mov	r8,-55296
8000219c:	30 19       	mov	r9,1
8000219e:	f1 49 00 44 	st.w	r8[68],r9
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
800021a2:	30 27       	mov	r7,2
800021a4:	f1 47 00 48 	st.w	r8[72],r7
800021a8:	30 4a       	mov	r10,4
800021aa:	f1 4a 00 48 	st.w	r8[72],r10
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
800021ae:	f1 49 00 58 	st.w	r8[88],r9
	ioport_set_pin_dir(MOSI_REG,IOPORT_DIR_INPUT);
	ioport_set_pin_dir(SCK_REG, IOPORT_DIR_INPUT);
	ioport_set_pin_level(MISO_REG,IOPORT_PIN_LEVEL_LOW);
	
	static const gpio_map_t SPI_GPIO_MAP =	{{MISO_REG, 0},{MOSI_REG, 0},{SCK_REG,0}};	 //TODO: DEFINE FUNCTION_A 0
	gpio_enable_module(SPI_GPIO_MAP,3);
800021b2:	30 3b       	mov	r11,3
800021b4:	48 ac       	lddpc	r12,800021dc <com_spi_init+0x48>
800021b6:	f0 1f 00 0b 	mcall	800021e0 <com_spi_init+0x4c>
 * \brief Enable a module clock derived from the PBA clock
 * \param index Index of the module clock in the PBAMASK register
 */
static inline void sysclk_enable_pba_module(unsigned int index)
{
	sysclk_priv_enable_module(AVR32_PM_CLK_GRP_PBA, index);
800021ba:	30 ab       	mov	r11,10
800021bc:	0e 9c       	mov	r12,r7
800021be:	f0 1f 00 0a 	mcall	800021e4 <com_spi_init+0x50>
	
	sysclk_enable_peripheral_clock(SPI_ARDU);
	
	spi_initSlave(SPI_ARDU,8,SPI_MODE_0);
800021c2:	30 0a       	mov	r10,0
800021c4:	30 8b       	mov	r11,8
800021c6:	fe 7c 3c 00 	mov	r12,-50176
800021ca:	f0 1f 00 08 	mcall	800021e8 <com_spi_init+0x54>
	spi_enable(SPI_ARDU);
800021ce:	fe 7c 3c 00 	mov	r12,-50176
800021d2:	f0 1f 00 07 	mcall	800021ec <com_spi_init+0x58>
	//irq_register_handler(com_spi_interrupt_handler, AVR32_SPI_IRQ, SPI_ARDU_IRQ_LEVEL);
	//(*SPI_ARDU).ier = AVR32_SPI_IER_TDRE_MASK; //enable Interrupt
	//cpu_irq_enable();
	
	return SPI_OK;
}
800021d6:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
800021da:	00 00       	add	r0,r0
800021dc:	80 00       	ld.sh	r0,r0[0x0]
800021de:	32 20       	mov	r0,34
800021e0:	80 00       	ld.sh	r0,r0[0x0]
800021e2:	21 64       	sub	r4,22
800021e4:	80 00       	ld.sh	r0,r0[0x0]
800021e6:	27 58       	sub	r8,117
800021e8:	80 00       	ld.sh	r0,r0[0x0]
800021ea:	27 9a       	sub	r10,121
800021ec:	80 00       	ld.sh	r0,r0[0x0]
800021ee:	27 e0       	sub	r0,126

800021f0 <motor_init>:
#include "asf.h"
#include "settings_t.h"
#include "motor_control.h"

void motor_init(void)
{
800021f0:	eb cd 40 e0 	pushm	r5-r7,lr
800021f4:	20 2d       	sub	sp,8

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
800021f6:	fe 78 28 00 	mov	r8,-55296
800021fa:	fc 19 04 00 	movh	r9,0x400
800021fe:	f1 49 00 44 	st.w	r8[68],r9
80002202:	fc 19 08 00 	movh	r9,0x800
80002206:	f1 49 00 44 	st.w	r8[68],r9
8000220a:	fc 19 00 20 	movh	r9,0x20
8000220e:	f1 49 00 44 	st.w	r8[68],r9
80002212:	fc 19 00 40 	movh	r9,0x40
80002216:	f1 49 00 44 	st.w	r8[68],r9
8000221a:	30 fb       	mov	r11,15
8000221c:	30 2c       	mov	r12,2
8000221e:	f0 1f 00 30 	mcall	800022dc <motor_init+0xec>
		{ESC1_SIGNAL, ESC1_SIGNAL_PER_FUNC},
		{ESC2_SIGNAL, ESC2_SIGNAL_PER_FUNC},
		{ESC3_SIGNAL, ESC3_SIGNAL_PER_FUNC},
		{ESC4_SIGNAL, ESC4_SIGNAL_PER_FUNC}
												};
	gpio_enable_module(TIMER_GPIO_MAP,4);
80002222:	30 4b       	mov	r11,4
80002224:	4a fc       	lddpc	r12,800022e0 <motor_init+0xf0>
80002226:	f0 1f 00 30 	mcall	800022e4 <motor_init+0xf4>

	//for TIMER_ESC_1_2_CHANNEL (x = channel = [0/1/2])
	tc_waveform_opt_t opt;
	opt.acpa = TC_EVT_EFFECT_CLEAR; //clear TIOAx on RA-Compare [Duty-Cycle]
8000222a:	40 19       	lddsp	r9,sp[0x4]
8000222c:	30 28       	mov	r8,2
8000222e:	f3 d8 d2 02 	bfins	r9,r8,0x10,0x2
	opt.acpc = TC_EVT_EFFECT_SET; //set TIOAx on RC-Compare [Frequency]
80002232:	30 17       	mov	r7,1
80002234:	f3 d7 d2 42 	bfins	r9,r7,0x12,0x2
	opt.aeevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOAx
80002238:	30 05       	mov	r5,0
	opt.aswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOAx
	
	opt.bcpb = TC_EVT_EFFECT_CLEAR; //set TIOBx on RB-Compare [Duty-Cycle]
8000223a:	e4 19 ff 0f 	andh	r9,0xff0f
8000223e:	f3 d8 d3 02 	bfins	r9,r8,0x18,0x2
	opt.bcpc = TC_EVT_EFFECT_SET; //clear TIOBx on RC-Compare [Frequency]
80002242:	f3 d7 d3 42 	bfins	r9,r7,0x1a,0x2
	opt.beevt = TC_EVT_EFFECT_NOOP; //external event: no effect on TIOBx
	opt.bswtrg = TC_EVT_EFFECT_NOOP; //software-trigger: no effect on TIOBx
	
	opt.burst = TC_BURST_NOT_GATED; //no burst
	opt.channel = TIMER_ESC_1_2_CHANNEL; //timer-channel //#####
80002246:	50 05       	stdsp	sp[0x0],r5
	opt.clki = TC_CLOCK_RISING_EDGE; //count on rising-edge
	opt.cpcdis = false; //counter clock disable on RC-Compare: false
	opt.cpcstop = false; //counter clock stop on RC-Compare: false
	opt.eevt = TC_EXT_EVENT_SEL_XC0_OUTPUT; //TIOBx not as Input //#####
80002248:	e4 19 0f ff 	andh	r9,0xfff
8000224c:	e0 19 ff 07 	andl	r9,0xff07
80002250:	f3 d7 d1 42 	bfins	r9,r7,0xa,0x2
	//TIMER_CLOCK4 PBA Clock / 32
	//TIMER_CLOCK5 PBA Clock / 128
	
	//Tipp: sysclk_get_pba_hz();
	
	opt.tcclks = TC_CLOCK_SOURCE_TC4;
80002254:	e0 19 ec f8 	andl	r9,0xecf8
	// PBA-Clock [30 MHz] / 32
	// --> 0.00106667 ms pro Schritt; bei 4ms für 0 bis RC
	// --> 3750 Schritte
	// --> Operationsbereich für Duty-Cycle-Compare (RA/RB): 937 (1ms) bis 1875 (2ms)
	
	opt.wavsel = TC_WAVEFORM_SEL_UP_MODE_RC_TRIGGER;
80002258:	e8 19 00 03 	orl	r9,0x3
8000225c:	f3 d8 d1 a2 	bfins	r9,r8,0xd,0x2
80002260:	50 19       	stdsp	sp[0x4],r9
	tc_init_waveform(TIMER_ESC, &opt); //init waveform channel_esc_1_2
80002262:	1a 9b       	mov	r11,sp
80002264:	fe 7c 50 00 	mov	r12,-45056
80002268:	f0 1f 00 20 	mcall	800022e8 <motor_init+0xf8>
	
	
	//edit for TIMER_ESC_3_4_CHANNEL
	opt.channel = TIMER_ESC_3_4_CHANNEL; //timer-channel //#####
8000226c:	50 07       	stdsp	sp[0x0],r7
	tc_init_waveform(TIMER_ESC, &opt); //init waveform channel_esc_3_4
8000226e:	1a 9b       	mov	r11,sp
80002270:	fe 7c 50 00 	mov	r12,-45056
80002274:	f0 1f 00 1d 	mcall	800022e8 <motor_init+0xf8>
	
	
	tc_write_rc(TIMER_ESC, TIMER_ESC_1_2_CHANNEL, set.motor_esc_timer_period);
80002278:	49 d6       	lddpc	r6,800022ec <motor_init+0xfc>
8000227a:	8c 9a       	ld.uh	r10,r6[0x2]
8000227c:	0a 9b       	mov	r11,r5
8000227e:	fe 7c 50 00 	mov	r12,-45056
80002282:	f0 1f 00 1c 	mcall	800022f0 <motor_init+0x100>
	tc_write_rc(TIMER_ESC, TIMER_ESC_3_4_CHANNEL, set.motor_esc_timer_period);
80002286:	8c 9a       	ld.uh	r10,r6[0x2]
80002288:	0e 9b       	mov	r11,r7
8000228a:	fe 7c 50 00 	mov	r12,-45056
8000228e:	f0 1f 00 19 	mcall	800022f0 <motor_init+0x100>
	
	tc_write_ra(TIMER_ESC, TIMER_ESC_1_2_CHANNEL, set.motor_esc_timer_value_min);
80002292:	8c ba       	ld.uh	r10,r6[0x6]
80002294:	0a 9b       	mov	r11,r5
80002296:	fe 7c 50 00 	mov	r12,-45056
8000229a:	f0 1f 00 17 	mcall	800022f4 <motor_init+0x104>
	tc_write_ra(TIMER_ESC, TIMER_ESC_3_4_CHANNEL, set.motor_esc_timer_value_min);
8000229e:	8c ba       	ld.uh	r10,r6[0x6]
800022a0:	0e 9b       	mov	r11,r7
800022a2:	fe 7c 50 00 	mov	r12,-45056
800022a6:	f0 1f 00 14 	mcall	800022f4 <motor_init+0x104>
	tc_write_rb(TIMER_ESC, TIMER_ESC_1_2_CHANNEL, set.motor_esc_timer_value_min);
800022aa:	8c ba       	ld.uh	r10,r6[0x6]
800022ac:	0a 9b       	mov	r11,r5
800022ae:	fe 7c 50 00 	mov	r12,-45056
800022b2:	f0 1f 00 12 	mcall	800022f8 <motor_init+0x108>
	tc_write_rb(TIMER_ESC, TIMER_ESC_3_4_CHANNEL, set.motor_esc_timer_value_min);
800022b6:	8c ba       	ld.uh	r10,r6[0x6]
800022b8:	0e 9b       	mov	r11,r7
800022ba:	fe 7c 50 00 	mov	r12,-45056
800022be:	f0 1f 00 0f 	mcall	800022f8 <motor_init+0x108>
	
	
	//tc_sync_start(TIMER_ESC);
	tc_start (TIMER_ESC, TIMER_ESC_1_2_CHANNEL); //Start timer-channel for ESC1 & ESC2
800022c2:	0a 9b       	mov	r11,r5
800022c4:	fe 7c 50 00 	mov	r12,-45056
800022c8:	f0 1f 00 0d 	mcall	800022fc <motor_init+0x10c>
	tc_start (TIMER_ESC, TIMER_ESC_3_4_CHANNEL); //Start timer-channel for ESC3 & ESC4
800022cc:	0e 9b       	mov	r11,r7
800022ce:	fe 7c 50 00 	mov	r12,-45056
800022d2:	f0 1f 00 0b 	mcall	800022fc <motor_init+0x10c>
};
800022d6:	2f ed       	sub	sp,-8
800022d8:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800022dc:	80 00       	ld.sh	r0,r0[0x0]
800022de:	27 58       	sub	r8,117
800022e0:	80 00       	ld.sh	r0,r0[0x0]
800022e2:	32 38       	mov	r8,35
800022e4:	80 00       	ld.sh	r0,r0[0x0]
800022e6:	21 64       	sub	r4,22
800022e8:	80 00       	ld.sh	r0,r0[0x0]
800022ea:	25 1c       	sub	r12,81
800022ec:	00 00       	add	r0,r0
800022ee:	00 fc       	st.b	--r0,r12
800022f0:	80 00       	ld.sh	r0,r0[0x0]
800022f2:	26 32       	sub	r2,99
800022f4:	80 00       	ld.sh	r0,r0[0x0]
800022f6:	25 ca       	sub	r10,92
800022f8:	80 00       	ld.sh	r0,r0[0x0]
800022fa:	25 fe       	sub	lr,95
800022fc:	80 00       	ld.sh	r0,r0[0x0]
800022fe:	25 b8       	sub	r8,91

80002300 <sensor_led_init>:

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80002300:	fe 78 28 00 	mov	r8,-55296
80002304:	e0 69 40 00 	mov	r9,16384
80002308:	f1 49 00 54 	st.w	r8[84],r9
8000230c:	e2 6a 00 00 	mov	r10,131072
80002310:	f1 4a 00 54 	st.w	r8[84],r10
80002314:	e0 6b 80 00 	mov	r11,32768
80002318:	f1 4b 00 54 	st.w	r8[84],r11

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
8000231c:	f1 4b 00 44 	st.w	r8[68],r11
80002320:	f1 4a 00 44 	st.w	r8[68],r10
80002324:	f1 49 00 44 	st.w	r8[68],r9
	ioport_set_pin_level(LED_G_SENS, LED_SENS_OFF);
	ioport_set_pin_level(LED_R_SENS, LED_SENS_OFF);
	ioport_set_pin_dir(LED_R_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(LED_G_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(LED_B_SENS, IOPORT_DIR_OUTPUT);
}
80002328:	5e fc       	retal	r12
8000232a:	d7 03       	nop

8000232c <write_sensor_data>:
	return twim_read_packet(TWI_SENS, &pack);
	//return twim_read(TWI_SENS, values, count,BNO055_TWI_ADDR_SENSOR,false);
}

status_code_t write_sensor_data(bno055_register_addr_t _addr, uint8_t *values, uint_fast8_t count)
{
8000232c:	eb cd 40 c0 	pushm	r6-r7,lr
80002330:	1a 97       	mov	r7,sp
80002332:	14 98       	mov	r8,r10
	uint8_t volatile _values[count + 1];
	_values[0] = _addr;
	for (uint_fast8_t i = 0; i< count; i++) _values[i+1] = values[i];
	
	return twim_write(TWI_SENS, &_values, count + 1, BNO055_TWI_ADDR_SENSOR, false);
}
80002334:	1a 96       	mov	r6,sp
	//return twim_read(TWI_SENS, values, count,BNO055_TWI_ADDR_SENSOR,false);
}

status_code_t write_sensor_data(bno055_register_addr_t _addr, uint8_t *values, uint_fast8_t count)
{
	uint8_t volatile _values[count + 1];
80002336:	2f fa       	sub	r10,-1
80002338:	f0 c9 ff f9 	sub	r9,r8,-7
8000233c:	e0 19 ff fc 	andl	r9,0xfffc
80002340:	12 1d       	sub	sp,r9
80002342:	1a 9e       	mov	lr,sp
	_values[0] = _addr;
80002344:	ba 8c       	st.b	sp[0x0],r12
	for (uint_fast8_t i = 0; i< count; i++) _values[i+1] = values[i];
80002346:	58 08       	cp.w	r8,0
80002348:	c0 90       	breq	8000235a <write_sensor_data+0x2e>
8000234a:	30 09       	mov	r9,0
8000234c:	2f f9       	sub	r9,-1
8000234e:	17 3c       	ld.ub	r12,r11++
80002350:	fc 09 0b 0c 	st.b	lr[r9],r12
80002354:	12 38       	cp.w	r8,r9
80002356:	fe 9b ff fb 	brhi	8000234c <write_sensor_data+0x20>
	
	return twim_write(TWI_SENS, &_values, count + 1, BNO055_TWI_ADDR_SENSOR, false);
8000235a:	30 08       	mov	r8,0
8000235c:	32 89       	mov	r9,40
8000235e:	1c 9b       	mov	r11,lr
80002360:	fe 7c 40 00 	mov	r12,-49152
80002364:	f0 1f 00 03 	mcall	80002370 <write_sensor_data+0x44>
}
80002368:	0c 9d       	mov	sp,r6
8000236a:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
8000236e:	00 00       	add	r0,r0
80002370:	80 00       	ld.sh	r0,r0[0x0]
80002372:	29 4c       	sub	r12,-108

80002374 <read_sensor_data>:
	ioport_set_pin_dir(LED_R_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(LED_G_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(LED_B_SENS, IOPORT_DIR_OUTPUT);
}

status_code_t read_sensor_data(bno055_register_addr_t _addr, const uint8_t *values, uint32_t count){
80002374:	d4 01       	pushm	lr
80002376:	20 5d       	sub	sp,20
	twim_package_t pack;
	pack.addr[0] = _addr;
80002378:	ba cc       	st.b	sp[0x4],r12
	pack.addr_length = 1;
8000237a:	30 18       	mov	r8,1
8000237c:	ba f8       	st.b	sp[0x7],r8
	pack.buffer = values;
8000237e:	50 2b       	stdsp	sp[0x8],r11
	pack.chip = BNO055_TWI_ADDR_SENSOR;
80002380:	32 88       	mov	r8,40
80002382:	50 08       	stdsp	sp[0x0],r8
	pack.length = count;
80002384:	50 3a       	stdsp	sp[0xc],r10
	pack.no_wait = false;
80002386:	30 08       	mov	r8,0
80002388:	fb 68 00 10 	st.b	sp[16],r8
	
	return twim_read_packet(TWI_SENS, &pack);
8000238c:	1a 9b       	mov	r11,sp
8000238e:	fe 7c 40 00 	mov	r12,-49152
80002392:	f0 1f 00 03 	mcall	8000239c <read_sensor_data+0x28>
	//return twim_read(TWI_SENS, values, count,BNO055_TWI_ADDR_SENSOR,false);
}
80002396:	2f bd       	sub	sp,-20
80002398:	d8 02       	popm	pc
8000239a:	00 00       	add	r0,r0
8000239c:	80 00       	ld.sh	r0,r0[0x0]
8000239e:	2a 1c       	sub	r12,-95

800023a0 <sensor_init>:
 *  Author: Markus
 */ 
#include "asf.h"
#include "sensor.h" 

void sensor_init(void){
800023a0:	eb cd 40 e0 	pushm	r5-r7,lr
800023a4:	20 5d       	sub	sp,20
800023a6:	fe 77 28 00 	mov	r7,-55296
800023aa:	e0 76 00 00 	mov	r6,65536
800023ae:	ef 46 00 44 	st.w	r7[68],r6
800023b2:	e0 65 01 00 	mov	r5,256
800023b6:	ef 45 00 44 	st.w	r7[68],r5
				pin);
	} else if (dir == IOPORT_DIR_INPUT) {
		arch_ioport_pin_to_base(pin)->oderc = arch_ioport_pin_to_mask(
800023ba:	e0 68 20 00 	mov	r8,8192
800023be:	ef 48 00 48 	st.w	r7[72],r8
	//ioport_set_pin_dir(BOOT_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(ADDR0_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(RST_SENS, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(INT_SENS, IOPORT_DIR_INPUT);
	
	sensor_led_init();
800023c2:	f0 1f 00 49 	mcall	800024e4 <sensor_init+0x144>
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
800023c6:	ef 46 00 58 	st.w	r7[88],r6
800023ca:	ef 45 00 58 	st.w	r7[88],r5
800023ce:	30 bb       	mov	r11,11
800023d0:	30 2c       	mov	r12,2
800023d2:	f0 1f 00 46 	mcall	800024e8 <sensor_init+0x148>
	ioport_set_pin_level(RST_SENS, LOW);
	
	sysclk_enable_peripheral_clock(TWI_SENS);
	
	static const gpio_map_t TWI_GPIO_MAP =	{{SDA_SENS, SDA_SENS_PER_FUNC},{SCL_SENS, SCL_SENS_PER_FUNC}};
	gpio_enable_module(TWI_GPIO_MAP,2);
800023d6:	30 2b       	mov	r11,2
800023d8:	4c 5c       	lddpc	r12,800024ec <sensor_init+0x14c>
800023da:	f0 1f 00 46 	mcall	800024f0 <sensor_init+0x150>
	
	twim_options_t _twi_opt;
	_twi_opt.chip = BNO055_TWI_ADDR_SENSOR;
800023de:	32 88       	mov	r8,40
800023e0:	50 38       	stdsp	sp[0xc],r8
	_twi_opt.pba_hz = sysclk_get_pba_hz();
800023e2:	e0 68 c3 80 	mov	r8,50048
800023e6:	ea 18 01 c9 	orh	r8,0x1c9
800023ea:	50 18       	stdsp	sp[0x4],r8
	_twi_opt.smbus = false;
800023ec:	30 08       	mov	r8,0
800023ee:	fb 68 00 10 	st.b	sp[16],r8
	_twi_opt.speed = TWI_SENS_SPEED;
800023f2:	e6 68 1a 80 	mov	r8,400000
800023f6:	50 28       	stdsp	sp[0x8],r8
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800023f8:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800023fc:	e2 69 49 f0 	mov	r9,150000
80002400:	f0 09 00 0a 	add	r10,r8,r9
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002404:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002408:	14 38       	cp.w	r8,r10
8000240a:	e0 88 00 08 	brls	8000241a <sensor_init+0x7a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
8000240e:	12 38       	cp.w	r8,r9
80002410:	fe 98 ff fa 	brls	80002404 <sensor_init+0x64>
80002414:	12 3a       	cp.w	r10,r9
80002416:	c2 a3       	brcs	8000246a <sensor_init+0xca>
80002418:	cf 6b       	rjmp	80002404 <sensor_init+0x64>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000241a:	12 38       	cp.w	r8,r9
8000241c:	e0 8b 00 27 	brhi	8000246a <sensor_init+0xca>
80002420:	12 3a       	cp.w	r10,r9
80002422:	c2 43       	brcs	8000246a <sensor_init+0xca>
80002424:	cf 0b       	rjmp	80002404 <sensor_init+0x64>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002426:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000242a:	14 38       	cp.w	r8,r10
8000242c:	e0 88 00 08 	brls	8000243c <sensor_init+0x9c>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002430:	12 38       	cp.w	r8,r9
80002432:	fe 98 ff fa 	brls	80002426 <sensor_init+0x86>
80002436:	12 3a       	cp.w	r10,r9
80002438:	c2 83       	brcs	80002488 <sensor_init+0xe8>
8000243a:	cf 6b       	rjmp	80002426 <sensor_init+0x86>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000243c:	12 38       	cp.w	r8,r9
8000243e:	e0 8b 00 25 	brhi	80002488 <sensor_init+0xe8>
80002442:	12 3a       	cp.w	r10,r9
80002444:	c2 23       	brcs	80002488 <sensor_init+0xe8>
80002446:	cf 0b       	rjmp	80002426 <sensor_init+0x86>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002448:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
8000244c:	14 38       	cp.w	r8,r10
8000244e:	e0 88 00 08 	brls	8000245e <sensor_init+0xbe>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002452:	12 38       	cp.w	r8,r9
80002454:	fe 98 ff fa 	brls	80002448 <sensor_init+0xa8>
80002458:	12 3a       	cp.w	r10,r9
8000245a:	c4 13       	brcs	800024dc <sensor_init+0x13c>
8000245c:	cf 6b       	rjmp	80002448 <sensor_init+0xa8>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
8000245e:	12 38       	cp.w	r8,r9
80002460:	e0 8b 00 3e 	brhi	800024dc <sensor_init+0x13c>
80002464:	12 3a       	cp.w	r10,r9
80002466:	c3 b3       	brcs	800024dc <sensor_init+0x13c>
80002468:	cf 0b       	rjmp	80002448 <sensor_init+0xa8>

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
8000246a:	e0 69 01 00 	mov	r9,256
8000246e:	fe 78 28 00 	mov	r8,-55296
80002472:	f1 49 00 54 	st.w	r8[84],r9
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002476:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
8000247a:	e0 6a 6f 40 	mov	r10,28480
8000247e:	ea 1a 01 40 	orh	r10,0x140
80002482:	f0 0a 00 0a 	add	r10,r8,r10
80002486:	cd 0b       	rjmp	80002426 <sensor_init+0x86>
	
	delay_ms(5);
	ioport_set_pin_level(RST_SENS, HIGH);
	delay_ms(BNO055_STARTUP_TIME_MS);							//SENSOR STARTUP TIME
	twim_master_init(TWI_SENS, &_twi_opt);
80002488:	fa cb ff fc 	sub	r11,sp,-4
8000248c:	fe 7c 40 00 	mov	r12,-49152
80002490:	f0 1f 00 19 	mcall	800024f4 <sensor_init+0x154>
	
	//Konfigurieren des Sensores
	
	//REMAP X AS Y
	uint8_t val;
	val = BNO055_REMAP_X_Y;
80002494:	32 18       	mov	r8,33
80002496:	ba b8       	st.b	sp[0x3],r8
	write_sensor_data(BNO055_AXIS_MAP_CONFIG_ADDR, &val,1);											//AXIS REMAPPING
80002498:	fa c7 ff fd 	sub	r7,sp,-3
8000249c:	30 1a       	mov	r10,1
8000249e:	0e 9b       	mov	r11,r7
800024a0:	34 1c       	mov	r12,65
800024a2:	f0 1f 00 16 	mcall	800024f8 <sensor_init+0x158>
	val = (BNO055_REMAP_AXIS_POSITIVE)&(BNO055_REMAP_AXIS_POSITIVE)&(BNO055_REMAP_AXIS_POSITIVE);
800024a6:	30 06       	mov	r6,0
800024a8:	ba b6       	st.b	sp[0x3],r6
	write_sensor_data(BNO055_AXIS_MAP_SIGN_ADDR, &val, 1);														//AXIS REMAPPING SIGN
800024aa:	30 1a       	mov	r10,1
800024ac:	0e 9b       	mov	r11,r7
800024ae:	34 2c       	mov	r12,66
800024b0:	f0 1f 00 12 	mcall	800024f8 <sensor_init+0x158>
	
	//Output Data Format
	val = (BNO055_ACCEL_UNIT_MSQ << BNO055_ACCEL_UNIT_POS) & \
800024b4:	ba b6       	st.b	sp[0x3],r6
		(BNO055_GYRO_UNIT_RPS << BNO055_GYRO_UNIT_POS) & \
		(BNO055_EULER_UNIT_DEG << BNO055_EULER_UNIT_POS) & \
		(BNO055_TEMP_UNIT_CELSIUS << BNO055_TEMP_UNIT_POS); 
	write_sensor_data(BNO055_UNIT_SEL_ADDR, &val, 1);
800024b6:	30 1a       	mov	r10,1
800024b8:	0e 9b       	mov	r11,r7
800024ba:	33 bc       	mov	r12,59
800024bc:	f0 1f 00 0f 	mcall	800024f8 <sensor_init+0x158>
	
	val = BNO055_OPERATION_MODE_NDOF;
800024c0:	30 c8       	mov	r8,12
800024c2:	ba b8       	st.b	sp[0x3],r8
	write_sensor_data(BNO055_OPR_MODE_ADDR, &val,1);
800024c4:	30 1a       	mov	r10,1
800024c6:	0e 9b       	mov	r11,r7
800024c8:	33 dc       	mov	r12,61
800024ca:	f0 1f 00 0c 	mcall	800024f8 <sensor_init+0x158>
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
800024ce:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
800024d2:	e8 79 27 c0 	mov	r9,600000
800024d6:	f0 09 00 0a 	add	r10,r8,r9
800024da:	cb 7b       	rjmp	80002448 <sensor_init+0xa8>
	delay_ms(BNO055_SWITCH_OP_TIME_MS);												//SENSOR SWITCHING OPERATION MODE TIME
}
800024dc:	2f bd       	sub	sp,-20
800024de:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
800024e2:	00 00       	add	r0,r0
800024e4:	80 00       	ld.sh	r0,r0[0x0]
800024e6:	23 00       	sub	r0,48
800024e8:	80 00       	ld.sh	r0,r0[0x0]
800024ea:	27 58       	sub	r8,117
800024ec:	80 00       	ld.sh	r0,r0[0x0]
800024ee:	32 58       	mov	r8,37
800024f0:	80 00       	ld.sh	r0,r0[0x0]
800024f2:	21 64       	sub	r4,22
800024f4:	80 00       	ld.sh	r0,r0[0x0]
800024f6:	2b 2c       	sub	r12,-78
800024f8:	80 00       	ld.sh	r0,r0[0x0]
800024fa:	23 2c       	sub	r12,50

800024fc <settings_init>:
{
	
	//if (flashcdw_quick_user_page_read(void))
	//{
		//User page empty -> default values
		set.motor_esc_timer_period = 3750;
800024fc:	48 78       	lddpc	r8,80002518 <settings_init+0x1c>
800024fe:	e0 69 0e a6 	mov	r9,3750
80002502:	91 09       	st.w	r8[0x0],r9
		set.motor_esc_timer_value_max = 1875;
80002504:	e0 69 07 53 	mov	r9,1875
80002508:	91 29       	st.w	r8[0x8],r9
		set.motor_esc_timer_value_min = 937;
8000250a:	e0 69 03 a9 	mov	r9,937
8000250e:	91 19       	st.w	r8[0x4],r9
		set.motor_esc_timer_value_interval = set.motor_esc_timer_value_max - set.motor_esc_timer_value_min;
80002510:	e0 69 03 aa 	mov	r9,938
80002514:	91 39       	st.w	r8[0xc],r9
		//pageaddr = AVR32_USER_PAGE_ADDRESS;
		//uint16_t val = &pageaddr;
	//}
	
	
80002516:	5e fc       	retal	r12
80002518:	00 00       	add	r0,r0
8000251a:	00 fc       	st.b	--r0,r12

8000251c <tc_init_waveform>:


int tc_init_waveform(volatile avr32_tc_t *tc, const tc_waveform_opt_t *opt)
{
  // Check for valid input.
  if (opt->channel >= TC_NUMBER_OF_CHANNELS)
8000251c:	76 09       	ld.w	r9,r11[0x0]
8000251e:	58 29       	cp.w	r9,2
80002520:	e0 88 00 03 	brls	80002526 <tc_init_waveform+0xa>
80002524:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // GENERATE SIGNALS: Waveform operating mode.
  tc->channel[opt->channel].cmr = opt->bswtrg << AVR32_TC_BSWTRG_OFFSET |
80002526:	76 18       	ld.w	r8,r11[0x4]
80002528:	f5 d8 c0 03 	bfextu	r10,r8,0x0,0x3
8000252c:	af ba       	sbr	r10,0xf
8000252e:	10 9b       	mov	r11,r8
80002530:	e6 1b c0 00 	andh	r11,0xc000,COH
80002534:	16 4a       	or	r10,r11
80002536:	10 9b       	mov	r11,r8
80002538:	e6 1b 30 00 	andh	r11,0x3000,COH
8000253c:	16 4a       	or	r10,r11
8000253e:	10 9b       	mov	r11,r8
80002540:	e6 1b 0c 00 	andh	r11,0xc00,COH
80002544:	16 4a       	or	r10,r11
80002546:	10 9b       	mov	r11,r8
80002548:	e6 1b 03 00 	andh	r11,0x300,COH
8000254c:	16 4a       	or	r10,r11
8000254e:	10 9b       	mov	r11,r8
80002550:	e6 1b 00 c0 	andh	r11,0xc0,COH
80002554:	16 4a       	or	r10,r11
80002556:	10 9b       	mov	r11,r8
80002558:	e6 1b 00 30 	andh	r11,0x30,COH
8000255c:	16 4a       	or	r10,r11
8000255e:	10 9b       	mov	r11,r8
80002560:	e6 1b 00 0c 	andh	r11,0xc,COH
80002564:	16 4a       	or	r10,r11
80002566:	10 9b       	mov	r11,r8
80002568:	e6 1b 00 03 	andh	r11,0x3,COH
8000256c:	16 4a       	or	r10,r11
8000256e:	10 9b       	mov	r11,r8
80002570:	e2 1b 60 00 	andl	r11,0x6000,COH
80002574:	16 4a       	or	r10,r11
80002576:	f7 d8 c1 81 	bfextu	r11,r8,0xc,0x1
8000257a:	f5 eb 10 ca 	or	r10,r10,r11<<0xc
8000257e:	10 9b       	mov	r11,r8
80002580:	e2 1b 0c 00 	andl	r11,0xc00,COH
80002584:	16 4a       	or	r10,r11
80002586:	10 9b       	mov	r11,r8
80002588:	e2 1b 03 00 	andl	r11,0x300,COH
8000258c:	16 4a       	or	r10,r11
8000258e:	f7 d8 c0 e1 	bfextu	r11,r8,0x7,0x1
80002592:	f5 eb 10 7a 	or	r10,r10,r11<<0x7
80002596:	f7 d8 c0 c1 	bfextu	r11,r8,0x6,0x1
8000259a:	f5 eb 10 6a 	or	r10,r10,r11<<0x6
8000259e:	10 9b       	mov	r11,r8
800025a0:	e2 1b 00 30 	andl	r11,0x30,COH
800025a4:	16 4a       	or	r10,r11
800025a6:	f1 d8 c0 61 	bfextu	r8,r8,0x3,0x1
800025aa:	f5 e8 10 38 	or	r8,r10,r8<<0x3
800025ae:	a5 69       	lsl	r9,0x4
800025b0:	2f f9       	sub	r9,-1
800025b2:	f8 09 09 28 	st.w	r12[r9<<0x2],r8
800025b6:	5e fd       	retal	0

800025b8 <tc_start>:


int tc_start(volatile avr32_tc_t *tc, unsigned int channel)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800025b8:	58 2b       	cp.w	r11,2
800025ba:	e0 88 00 03 	brls	800025c0 <tc_start+0x8>
800025be:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // Enable, reset and start the selected timer/counter channel.
  tc->channel[channel].ccr = AVR32_TC_SWTRG_MASK | AVR32_TC_CLKEN_MASK;
800025c0:	a7 6b       	lsl	r11,0x6
800025c2:	16 0c       	add	r12,r11
800025c4:	30 58       	mov	r8,5
800025c6:	99 08       	st.w	r12[0x0],r8
800025c8:	5e fd       	retal	0

800025ca <tc_write_ra>:


int tc_write_ra(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800025ca:	58 2b       	cp.w	r11,2
800025cc:	e0 88 00 03 	brls	800025d2 <tc_write_ra+0x8>
800025d0:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
800025d2:	f6 08 15 04 	lsl	r8,r11,0x4
800025d6:	2f f8       	sub	r8,-1
800025d8:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
800025dc:	e2 18 80 00 	andl	r8,0x8000,COH
800025e0:	c0 c0       	breq	800025f8 <tc_write_ra+0x2e>
    Wr_bitfield(tc->channel[channel].ra, AVR32_TC_RA_MASK, value);
800025e2:	a7 6b       	lsl	r11,0x6
800025e4:	16 0c       	add	r12,r11
800025e6:	2e cc       	sub	r12,-20
800025e8:	78 08       	ld.w	r8,r12[0x0]
800025ea:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
800025ee:	e0 18 00 00 	andl	r8,0x0
800025f2:	f3 e8 10 08 	or	r8,r9,r8
800025f6:	99 08       	st.w	r12[0x0],r8

  return value;
800025f8:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
800025fc:	5e fc       	retal	r12

800025fe <tc_write_rb>:


int tc_write_rb(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
800025fe:	58 2b       	cp.w	r11,2
80002600:	e0 88 00 03 	brls	80002606 <tc_write_rb+0x8>
80002604:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
80002606:	f6 08 15 04 	lsl	r8,r11,0x4
8000260a:	2f f8       	sub	r8,-1
8000260c:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80002610:	e2 18 80 00 	andl	r8,0x8000,COH
80002614:	c0 c0       	breq	8000262c <tc_write_rb+0x2e>
    Wr_bitfield(tc->channel[channel].rb, AVR32_TC_RB_MASK, value);
80002616:	a7 6b       	lsl	r11,0x6
80002618:	16 0c       	add	r12,r11
8000261a:	2e 8c       	sub	r12,-24
8000261c:	78 08       	ld.w	r8,r12[0x0]
8000261e:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
80002622:	e0 18 00 00 	andl	r8,0x0
80002626:	f3 e8 10 08 	or	r8,r9,r8
8000262a:	99 08       	st.w	r12[0x0],r8

  return value;
8000262c:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80002630:	5e fc       	retal	r12

80002632 <tc_write_rc>:


int tc_write_rc(volatile avr32_tc_t *tc, unsigned int channel, unsigned short value)
{
  // Check for valid input.
  if (channel >= TC_NUMBER_OF_CHANNELS)
80002632:	58 2b       	cp.w	r11,2
80002634:	e0 88 00 03 	brls	8000263a <tc_write_rc+0x8>
80002638:	5e fe       	retal	-1
    return TC_INVALID_ARGUMENT;

  // This function is only available in WAVEFORM mode.
  if (Tst_bits(tc->channel[channel].cmr, AVR32_TC_WAVE_MASK))
8000263a:	f6 08 15 04 	lsl	r8,r11,0x4
8000263e:	2f f8       	sub	r8,-1
80002640:	f8 08 03 28 	ld.w	r8,r12[r8<<0x2]
80002644:	e2 18 80 00 	andl	r8,0x8000,COH
80002648:	c0 c0       	breq	80002660 <tc_write_rc+0x2e>
    Wr_bitfield(tc->channel[channel].rc, AVR32_TC_RC_MASK, value);
8000264a:	a7 6b       	lsl	r11,0x6
8000264c:	16 0c       	add	r12,r11
8000264e:	2e 4c       	sub	r12,-28
80002650:	78 08       	ld.w	r8,r12[0x0]
80002652:	f3 da c0 10 	bfextu	r9,r10,0x0,0x10
80002656:	e0 18 00 00 	andl	r8,0x0
8000265a:	f3 e8 10 08 	or	r8,r9,r8
8000265e:	99 08       	st.w	r12[0x0],r8

  return value;
80002660:	f9 da c0 10 	bfextu	r12,r10,0x0,0x10
}
80002664:	5e fc       	retal	r12

80002666 <osc_priv_enable_rc120m>:
	cpu_irq_restore(flags);
}
#endif /* BOARD_OSC32_HZ */

void osc_priv_enable_rc120m(void)
{
80002666:	20 1d       	sub	sp,4

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002668:	e1 b8 00 00 	mfsr	r8,0x0
8000266c:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
8000266e:	d3 03       	ssrf	0x10

	return flags;
80002670:	40 09       	lddsp	r9,sp[0x0]
	irqflags_t flags;

	flags = cpu_irq_save();
	AVR32_SCIF.unlock = 0xaa000000 | AVR32_SCIF_RC120MCR;
80002672:	fe 78 58 00 	mov	r8,-43008
80002676:	34 4a       	mov	r10,68
80002678:	ea 1a aa 00 	orh	r10,0xaa00
8000267c:	91 6a       	st.w	r8[0x18],r10
	AVR32_SCIF.rc120mcr = 1U << AVR32_SCIF_RC120MCR_EN;
8000267e:	30 1a       	mov	r10,1
80002680:	f1 4a 00 44 	st.w	r8[68],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002684:	12 98       	mov	r8,r9
80002686:	e6 18 00 01 	andh	r8,0x1,COH
8000268a:	c0 21       	brne	8000268e <osc_priv_enable_rc120m+0x28>
      cpu_irq_enable();
8000268c:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
8000268e:	2f fd       	sub	sp,-4
80002690:	5e fc       	retal	r12

80002692 <sysclk_set_source>:
 *
 * \param src The new system clock source. Must be one of the constants
 * from the <em>System Clock Sources</em> section.
 */
void sysclk_set_source(uint_fast8_t src)
{
80002692:	20 1d       	sub	sp,4

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002694:	e1 b8 00 00 	mfsr	r8,0x0
80002698:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
8000269a:	d3 03       	ssrf	0x10

	return flags;
8000269c:	40 09       	lddsp	r9,sp[0x0]
	irqflags_t flags;

	Assert(src <= SYSCLK_SRC_PLL1);

	flags = cpu_irq_save();
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_MCCTRL;
8000269e:	fe 78 14 00 	mov	r8,-60416
800026a2:	fc 1a aa 00 	movh	r10,0xaa00
800026a6:	f1 4a 00 58 	st.w	r8[88],r10
	AVR32_PM.mcctrl = src;
800026aa:	91 0c       	st.w	r8[0x0],r12
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
800026ac:	12 98       	mov	r8,r9
800026ae:	e6 18 00 01 	andh	r8,0x1,COH
800026b2:	c0 21       	brne	800026b6 <sysclk_set_source+0x24>
      cpu_irq_enable();
800026b4:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
800026b6:	2f fd       	sub	sp,-4
800026b8:	5e fc       	retal	r12

800026ba <sysclk_set_prescalers>:
 * \param pba_shift The PBA clock will be divided by \f$2^{pba\_shift}\f$
 * \param pbb_shift The PBB clock will be divided by \f$2^{pbb\_shift}\f$
 */
void sysclk_set_prescalers(unsigned int cpu_shift,
		unsigned int pba_shift, unsigned int pbb_shift)
{
800026ba:	d4 01       	pushm	lr
800026bc:	20 1d       	sub	sp,4
	uint32_t   pbb_cksel = 0;

	Assert(cpu_shift <= pba_shift);
	Assert(cpu_shift <= pbb_shift);

	if (cpu_shift > 0)
800026be:	58 0c       	cp.w	r12,0
800026c0:	c0 30       	breq	800026c6 <sysclk_set_prescalers+0xc>
		cpu_cksel = ((cpu_shift - 1) << AVR32_PM_CPUSEL_OFFSET)
800026c2:	20 1c       	sub	r12,1
800026c4:	a7 bc       	sbr	r12,0x7
				| (1U << AVR32_PM_CPUDIV);

	if (pba_shift > 0)
800026c6:	58 0b       	cp.w	r11,0
800026c8:	c0 30       	breq	800026ce <sysclk_set_prescalers+0x14>
		pba_cksel = ((pba_shift - 1) << AVR32_PM_PBASEL_OFFSET)
800026ca:	20 1b       	sub	r11,1
800026cc:	a7 bb       	sbr	r11,0x7
				| (1U << AVR32_PM_PBADIV);

	if (pbb_shift > 0)
800026ce:	58 0a       	cp.w	r10,0
800026d0:	c0 30       	breq	800026d6 <sysclk_set_prescalers+0x1c>
		pbb_cksel = ((pbb_shift - 1) << AVR32_PM_PBBSEL_OFFSET)
800026d2:	20 1a       	sub	r10,1
800026d4:	a7 ba       	sbr	r10,0x7

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
800026d6:	e1 b8 00 00 	mfsr	r8,0x0
800026da:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
800026dc:	d3 03       	ssrf	0x10

	return flags;
800026de:	40 09       	lddsp	r9,sp[0x0]
				| (1U << AVR32_PM_PBBDIV);

	flags = cpu_irq_save();
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_CPUSEL;
800026e0:	fe 78 14 00 	mov	r8,-60416
800026e4:	30 4e       	mov	lr,4
800026e6:	ea 1e aa 00 	orh	lr,0xaa00
800026ea:	f1 4e 00 58 	st.w	r8[88],lr
	AVR32_PM.cpusel = cpu_cksel;
800026ee:	91 1c       	st.w	r8[0x4],r12
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBASEL;
800026f0:	30 cc       	mov	r12,12
800026f2:	ea 1c aa 00 	orh	r12,0xaa00
800026f6:	f1 4c 00 58 	st.w	r8[88],r12
	AVR32_PM.pbasel = pba_cksel;
800026fa:	91 3b       	st.w	r8[0xc],r11
	AVR32_PM.unlock = 0xaa000000 | AVR32_PM_PBBSEL;
800026fc:	31 0b       	mov	r11,16
800026fe:	ea 1b aa 00 	orh	r11,0xaa00
80002702:	f1 4b 00 58 	st.w	r8[88],r11
	AVR32_PM.pbbsel = pbb_cksel;
80002706:	91 4a       	st.w	r8[0x10],r10
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002708:	12 98       	mov	r8,r9
8000270a:	e6 18 00 01 	andh	r8,0x1,COH
8000270e:	c0 21       	brne	80002712 <sysclk_set_prescalers+0x58>
      cpu_irq_enable();
80002710:	d5 03       	csrf	0x10
	cpu_irq_restore(flags);
}
80002712:	2f fd       	sub	sp,-4
80002714:	d8 02       	popm	pc
80002716:	d7 03       	nop

80002718 <sysclk_init>:
#endif // CONFIG_USBCLK_SOURCE



void sysclk_init(void)
{
80002718:	d4 01       	pushm	lr
	/* Set up system clock dividers if different from defaults */
	if ((CONFIG_SYSCLK_CPU_DIV > 0) || (CONFIG_SYSCLK_PBA_DIV > 0) ||
			(CONFIG_SYSCLK_PBB_DIV > 0)) {
		sysclk_set_prescalers(CONFIG_SYSCLK_CPU_DIV,
8000271a:	30 2a       	mov	r10,2
8000271c:	14 9b       	mov	r11,r10
8000271e:	14 9c       	mov	r12,r10
80002720:	f0 1f 00 0a 	mcall	80002748 <sysclk_init+0x30>
		osc_priv_enable_osc32();
		break;
#endif

	case OSC_ID_RC120M:
		osc_priv_enable_rc120m();
80002724:	f0 1f 00 0a 	mcall	8000274c <sysclk_init+0x34>
	case OSC_ID_OSC32:
		return !!(AVR32_SCIF.pclksr & (1 << AVR32_SCIF_OSC32RDY));
#endif

	case OSC_ID_RC120M:
		return !!(AVR32_SCIF.rc120mcr & (1 << AVR32_SCIF_RC120MCR_EN));
80002728:	fe 78 58 00 	mov	r8,-43008
8000272c:	71 19       	ld.w	r9,r8[0x44]
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
8000272e:	f3 d9 c0 01 	bfextu	r9,r9,0x0,0x1
80002732:	cf d0       	breq	8000272c <sysclk_init+0x14>
#endif
	case SYSCLK_SRC_RC120M:
		osc_enable(OSC_ID_RC120M);
		osc_wait_ready(OSC_ID_RC120M);
		// Set a flash wait state depending on the new cpu frequency.
		flash_set_bus_freq(sysclk_get_cpu_hz());
80002734:	e0 6c c3 80 	mov	r12,50048
80002738:	ea 1c 01 c9 	orh	r12,0x1c9
8000273c:	f0 1f 00 05 	mcall	80002750 <sysclk_init+0x38>
		sysclk_set_source(SYSCLK_SRC_RC120M);
80002740:	30 4c       	mov	r12,4
80002742:	f0 1f 00 05 	mcall	80002754 <sysclk_init+0x3c>

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = true;
#endif
}
80002746:	d8 02       	popm	pc
80002748:	80 00       	ld.sh	r0,r0[0x0]
8000274a:	26 ba       	sub	r10,107
8000274c:	80 00       	ld.sh	r0,r0[0x0]
8000274e:	26 66       	sub	r6,102
80002750:	80 00       	ld.sh	r0,r0[0x0]
80002752:	20 78       	sub	r8,7
80002754:	80 00       	ld.sh	r0,r0[0x0]
80002756:	26 92       	sub	r2,105

80002758 <sysclk_priv_enable_module>:
 * \param bus_id Bus index, given by the \c AVR32_PM_CLK_GRP_xxx definitions.
 * \param module_index Index of the module to be enabled. This is the
 * bit number in the corresponding xxxMASK register.
 */
void sysclk_priv_enable_module(unsigned int bus_id, unsigned int module_index)
{
80002758:	d4 01       	pushm	lr
8000275a:	20 1d       	sub	sp,4

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
8000275c:	e1 b8 00 00 	mfsr	r8,0x0
80002760:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002762:	d3 03       	ssrf	0x10

	return flags;
80002764:	40 09       	lddsp	r9,sp[0x0]
	uint32_t   mask;

	flags = cpu_irq_save();

	/* Enable the clock */
	mask = *(&AVR32_PM.cpumask + bus_id);
80002766:	a3 6c       	lsl	r12,0x2
80002768:	fe 7a 14 20 	mov	r10,-60384
8000276c:	f8 0a 00 08 	add	r8,r12,r10
80002770:	70 0a       	ld.w	r10,r8[0x0]
	mask |= 1U << module_index;
80002772:	30 1e       	mov	lr,1
80002774:	fc 0b 09 4b 	lsl	r11,lr,r11
80002778:	14 4b       	or	r11,r10
	AVR32_PM.unlock = 0xaa000020 + (4 * bus_id);
8000277a:	32 0a       	mov	r10,32
8000277c:	ea 1a aa 00 	orh	r10,0xaa00
80002780:	14 0c       	add	r12,r10
80002782:	fe 7a 14 00 	mov	r10,-60416
80002786:	f5 4c 00 58 	st.w	r10[88],r12
	*(&AVR32_PM.cpumask + bus_id) = mask;
8000278a:	91 0b       	st.w	r8[0x0],r11
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
8000278c:	12 98       	mov	r8,r9
8000278e:	e6 18 00 01 	andh	r8,0x1,COH
80002792:	c0 21       	brne	80002796 <sysclk_priv_enable_module+0x3e>
      cpu_irq_enable();
80002794:	d5 03       	csrf	0x10

	cpu_irq_restore(flags);
}
80002796:	2f fd       	sub	sp,-4
80002798:	d8 02       	popm	pc

8000279a <spi_initSlave>:

spi_status_t spi_initSlave(volatile avr32_spi_t *spi,
		uint8_t bits,
		uint8_t spi_mode)
{
	if (spi_mode > 3 ||
8000279a:	30 38       	mov	r8,3
8000279c:	f0 0a 18 00 	cp.b	r10,r8
800027a0:	5f b9       	srhi	r9
800027a2:	30 78       	mov	r8,7
800027a4:	f0 0b 18 00 	cp.b	r11,r8
800027a8:	5f 88       	srls	r8
800027aa:	f3 e8 10 08 	or	r8,r9,r8
800027ae:	c1 71       	brne	800027dc <spi_initSlave+0x42>
800027b0:	31 08       	mov	r8,16
800027b2:	f0 0b 18 00 	cp.b	r11,r8
800027b6:	e0 8b 00 13 	brhi	800027dc <spi_initSlave+0x42>
			bits < 8 || bits > 16) {
		return SPI_ERROR_ARGUMENT;
	}

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;
800027ba:	e0 68 00 80 	mov	r8,128
800027be:	99 08       	st.w	r12[0x0],r8

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	spi->csr0 = ((spi_mode >> 1) << AVR32_SPI_CSR0_CPOL_OFFSET) |
			(((spi_mode &
800027c0:	f1 da c0 01 	bfextu	r8,r10,0x0,0x1
800027c4:	f9 b8 00 02 	moveq	r8,2
800027c8:	f9 b8 01 00 	movne	r8,0

	/* Reset. */
	spi->cr = AVR32_SPI_CR_SWRST_MASK;

	/* Will use CSR0 offsets; these are the same for CSR0 to CSR3. */
	spi->csr0 = ((spi_mode >> 1) << AVR32_SPI_CSR0_CPOL_OFFSET) |
800027cc:	20 8b       	sub	r11,8
800027ce:	a1 9a       	lsr	r10,0x1
800027d0:	f5 eb 10 4a 	or	r10,r10,r11<<0x4
800027d4:	f5 e8 10 08 	or	r8,r10,r8
800027d8:	99 c8       	st.w	r12[0x30],r8
800027da:	5e fd       	retal	0
			(((spi_mode &
			0x1) ^ 0x1) << AVR32_SPI_CSR0_NCPHA_OFFSET) |
			((bits - 8) << AVR32_SPI_CSR0_BITS_OFFSET);

	return SPI_OK;
800027dc:	30 2c       	mov	r12,2
}
800027de:	5e fc       	retal	r12

800027e0 <spi_enable>:
	return SPI_OK;
}

void spi_enable(volatile avr32_spi_t *spi)
{
	spi->cr = AVR32_SPI_CR_SPIEN_MASK;
800027e0:	30 18       	mov	r8,1
800027e2:	99 08       	st.w	r12[0x0],r8
}
800027e4:	5e fc       	retal	r12
800027e6:	d7 03       	nop

800027e8 <twim_master_interrupt_handler>:
 * \brief TWI interrupt handler.
 */
ISR(twim_master_interrupt_handler,CONF_TWIM_IRQ_GROUP,CONF_TWIM_IRQ_LEVEL)
{
	// get masked status register value
	uint32_t status = twim_inst->sr & twim_it_mask;
800027e8:	4a e8       	lddpc	r8,800028a0 <twim_master_interrupt_handler+0xb8>
800027ea:	70 08       	ld.w	r8,r8[0x0]
800027ec:	70 79       	ld.w	r9,r8[0x1c]
800027ee:	4a ea       	lddpc	r10,800028a4 <twim_master_interrupt_handler+0xbc>
800027f0:	74 0a       	ld.w	r10,r10[0x0]
800027f2:	f5 e9 00 09 	and	r9,r10,r9
	// this is a NACK
	if (status & AVR32_TWIM_SR_STD_MASK) {
800027f6:	12 9a       	mov	r10,r9
800027f8:	e2 1a 07 00 	andl	r10,0x700,COH
800027fc:	c1 40       	breq	80002824 <twim_master_interrupt_handler+0x3c>
		//if we get a nak, clear the valid bit in cmdr,
		//otherwise the command will be resent.
		transfer_status =(status & AVR32_TWIM_IER_NAK_MASK) ?
800027fe:	e2 19 03 00 	andl	r9,0x300,COH
80002802:	f9 b9 01 fc 	movne	r9,-4
80002806:	f9 b9 00 fe 	moveq	r9,-2
8000280a:	4a 8a       	lddpc	r10,800028a8 <twim_master_interrupt_handler+0xc0>
8000280c:	95 09       	st.w	r10[0x0],r9
							TWI_RECEIVE_NACK : TWI_ARBITRATION_LOST;
		twim_inst->CMDR.valid = 0;
8000280e:	70 3a       	ld.w	r10,r8[0xc]
80002810:	30 09       	mov	r9,0
80002812:	f5 d9 d1 e1 	bfins	r10,r9,0xf,0x1
80002816:	91 3a       	st.w	r8[0xc],r10
		twim_inst->scr = ~0UL;
80002818:	3f fa       	mov	r10,-1
8000281a:	91 ba       	st.w	r8[0x2c],r10
		twim_inst->idr = ~0UL;
8000281c:	91 9a       	st.w	r8[0x24],r10
		twim_next = false;
8000281e:	4a 48       	lddpc	r8,800028ac <twim_master_interrupt_handler+0xc4>
80002820:	b0 89       	st.b	r8[0x0],r9
80002822:	d6 03       	rete
	}
	// this is a RXRDY
	else if (status & AVR32_TWIM_SR_RXRDY_MASK) {
80002824:	f5 d9 c0 01 	bfextu	r10,r9,0x0,0x1
80002828:	c1 30       	breq	8000284e <twim_master_interrupt_handler+0x66>
		// get data from Receive Holding Register
		*twim_rx_data = twim_inst->rhr;
8000282a:	4a 2a       	lddpc	r10,800028b0 <twim_master_interrupt_handler+0xc8>
8000282c:	70 5b       	ld.w	r11,r8[0x14]
8000282e:	74 09       	ld.w	r9,r10[0x0]
80002830:	12 cb       	st.b	r9++,r11
		twim_rx_data++;
80002832:	95 09       	st.w	r10[0x0],r9
		// decrease received bytes number
		twim_rx_nb_bytes--;
80002834:	4a 09       	lddpc	r9,800028b4 <twim_master_interrupt_handler+0xcc>
80002836:	72 0a       	ld.w	r10,r9[0x0]
80002838:	20 1a       	sub	r10,1
8000283a:	93 0a       	st.w	r9[0x0],r10
		// receive complete
		if (twim_rx_nb_bytes == 0) {
8000283c:	72 09       	ld.w	r9,r9[0x0]
8000283e:	58 09       	cp.w	r9,0
80002840:	c2 f1       	brne	8000289e <twim_master_interrupt_handler+0xb6>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_RXRDY_MASK;
80002842:	30 19       	mov	r9,1
80002844:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80002846:	30 09       	mov	r9,0
80002848:	49 98       	lddpc	r8,800028ac <twim_master_interrupt_handler+0xc4>
8000284a:	b0 89       	st.b	r8[0x0],r9
8000284c:	d6 03       	rete
		}
	}
	// this is a TXRDY
	else if (status & AVR32_TWIM_SR_TXRDY_MASK) {
8000284e:	e2 19 00 02 	andl	r9,0x2,COH
80002852:	c2 60       	breq	8000289e <twim_master_interrupt_handler+0xb6>
		// no more bytes to transmit
		if (twim_tx_nb_bytes == 0) {
80002854:	49 99       	lddpc	r9,800028b8 <twim_master_interrupt_handler+0xd0>
80002856:	72 09       	ld.w	r9,r9[0x0]
80002858:	58 09       	cp.w	r9,0
8000285a:	c0 71       	brne	80002868 <twim_master_interrupt_handler+0x80>
			// finish the receive operation
			twim_inst->idr = AVR32_TWIM_IDR_TXRDY_MASK;
8000285c:	30 29       	mov	r9,2
8000285e:	91 99       	st.w	r8[0x24],r9
			// set busy to false
			twim_next = false;
80002860:	30 09       	mov	r9,0
80002862:	49 38       	lddpc	r8,800028ac <twim_master_interrupt_handler+0xc4>
80002864:	b0 89       	st.b	r8[0x0],r9
80002866:	d6 03       	rete
		} else {
			// put the byte in the Transmit Holding Register
			twim_inst->thr = *twim_tx_data++;
80002868:	49 5a       	lddpc	r10,800028bc <twim_master_interrupt_handler+0xd4>
8000286a:	74 09       	ld.w	r9,r10[0x0]
8000286c:	13 3b       	ld.ub	r11,r9++
8000286e:	91 6b       	st.w	r8[0x18],r11
80002870:	95 09       	st.w	r10[0x0],r9
			// decrease transmitted bytes number
			twim_tx_nb_bytes--;
80002872:	49 28       	lddpc	r8,800028b8 <twim_master_interrupt_handler+0xd0>
80002874:	70 09       	ld.w	r9,r8[0x0]
80002876:	20 19       	sub	r9,1
80002878:	91 09       	st.w	r8[0x0],r9
			if (twim_tx_nb_bytes == 0) {
8000287a:	70 08       	ld.w	r8,r8[0x0]
8000287c:	58 08       	cp.w	r8,0
8000287e:	c1 01       	brne	8000289e <twim_master_interrupt_handler+0xb6>
				// Check for next transfer
				if(twim_next) {
80002880:	48 b8       	lddpc	r8,800028ac <twim_master_interrupt_handler+0xc4>
80002882:	11 88       	ld.ub	r8,r8[0x0]
80002884:	58 08       	cp.w	r8,0
80002886:	c0 c0       	breq	8000289e <twim_master_interrupt_handler+0xb6>
					twim_next = false;
80002888:	30 09       	mov	r9,0
8000288a:	48 98       	lddpc	r8,800028ac <twim_master_interrupt_handler+0xc4>
8000288c:	b0 89       	st.b	r8[0x0],r9
					twim_tx_nb_bytes = twim_package->length;
8000288e:	48 d8       	lddpc	r8,800028c0 <twim_master_interrupt_handler+0xd8>
80002890:	70 08       	ld.w	r8,r8[0x0]
80002892:	70 3a       	ld.w	r10,r8[0xc]
80002894:	48 99       	lddpc	r9,800028b8 <twim_master_interrupt_handler+0xd0>
80002896:	93 0a       	st.w	r9[0x0],r10
					twim_tx_data = twim_package->buffer;
80002898:	70 29       	ld.w	r9,r8[0x8]
8000289a:	48 98       	lddpc	r8,800028bc <twim_master_interrupt_handler+0xd4>
8000289c:	91 09       	st.w	r8[0x0],r9
8000289e:	d6 03       	rete
800028a0:	00 00       	add	r0,r0
800028a2:	00 0c       	add	r12,r0
800028a4:	00 00       	add	r0,r0
800028a6:	00 20       	rsub	r0,r0
800028a8:	00 00       	add	r0,r0
800028aa:	00 18       	sub	r8,r0
800028ac:	00 00       	add	r0,r0
800028ae:	00 24       	rsub	r4,r0
800028b0:	00 00       	add	r0,r0
800028b2:	00 10       	sub	r0,r0
800028b4:	00 00       	add	r0,r0
800028b6:	00 14       	sub	r4,r0
800028b8:	00 00       	add	r0,r0
800028ba:	00 2c       	rsub	r12,r0
800028bc:	00 00       	add	r0,r0
800028be:	00 1c       	sub	r12,r0
800028c0:	00 00       	add	r0,r0
800028c2:	00 28       	rsub	r8,r0

800028c4 <twim_set_speed>:
 * \retval STATUS_OK        Transaction is successful
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 */
status_code_t twim_set_speed (volatile avr32_twim_t *twim, uint32_t speed,
		uint32_t pba_hz)
{
800028c4:	eb cd 40 80 	pushm	r7,lr
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
800028c8:	f4 0b 0d 0a 	divu	r10,r10,r11
800028cc:	f4 08 16 01 	lsr	r8,r10,0x1
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
800028d0:	e0 48 00 ff 	cp.w	r8,255
800028d4:	e0 8b 00 04 	brhi	800028dc <twim_set_speed+0x18>
800028d8:	30 09       	mov	r9,0
800028da:	c1 a8       	rjmp	8000290e <twim_set_speed+0x4a>
800028dc:	30 09       	mov	r9,0
800028de:	30 77       	mov	r7,7
800028e0:	30 0e       	mov	lr,0
		// increase clock divider
		cwgr_exp++;
800028e2:	2f f9       	sub	r9,-1
800028e4:	5c 59       	castu.b	r9
		// divide f_prescaled value
		f_prescaled /= 2;
800028e6:	a1 98       	lsr	r8,0x1
{
	uint32_t f_prescaled;
	uint8_t cwgr_exp = 0;
	f_prescaled = (pba_hz / speed / 2);
	// f_prescaled must fit in 8 bits, cwgr_exp must fit in 3 bits
	while ((f_prescaled > 0xFF) && (cwgr_exp <= 0x7)) {
800028e8:	e0 48 00 ff 	cp.w	r8,255
800028ec:	5f bb       	srhi	r11
800028ee:	ee 09 18 00 	cp.b	r9,r7
800028f2:	5f 8a       	srls	r10
800028f4:	f7 ea 00 0a 	and	r10,r11,r10
800028f8:	fc 0a 18 00 	cp.b	r10,lr
800028fc:	cf 31       	brne	800028e2 <twim_set_speed+0x1e>
		// increase clock divider
		cwgr_exp++;
		// divide f_prescaled value
		f_prescaled /= 2;
	}
	if (cwgr_exp > 0x7) {
800028fe:	30 7a       	mov	r10,7
80002900:	f4 09 18 00 	cp.b	r9,r10
80002904:	e0 88 00 05 	brls	8000290e <twim_set_speed+0x4a>
80002908:	3f 8c       	mov	r12,-8
8000290a:	e3 cd 80 80 	ldm	sp++,r7,pc
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
			| ((f_prescaled - f_prescaled/2) << AVR32_TWIM_CWGR_HIGH_OFFSET)
8000290e:	f0 0a 16 01 	lsr	r10,r8,0x1
	}
	if (cwgr_exp > 0x7) {
		return ERR_INVALID_ARG;
	}
	// set clock waveform generator register
	twim->cwgr = ((f_prescaled/2) << AVR32_TWIM_CWGR_LOW_OFFSET)
80002912:	f5 e8 11 0b 	or	r11,r10,r8<<0x10
80002916:	14 18       	sub	r8,r10
80002918:	f7 e8 10 88 	or	r8,r11,r8<<0x8
8000291c:	f1 e9 11 c9 	or	r9,r8,r9<<0x1c
80002920:	99 19       	st.w	r12[0x4],r9
80002922:	e3 cf 80 80 	ldm	sp++,r7,pc,r12=0
80002926:	d7 03       	nop

80002928 <twim_status>:
/**
 * \brief Information about the current status of the TWI Bus
 */
uint8_t twim_status ( void )
{
	uint32_t status = twim_inst->sr;
80002928:	48 38       	lddpc	r8,80002934 <twim_status+0xc>
8000292a:	70 08       	ld.w	r8,r8[0x0]
8000292c:	70 7c       	ld.w	r12,r8[0x1c]
		) {
		return 1;
	} else {
		return 0;
	}
}
8000292e:	f9 dc c0 81 	bfextu	r12,r12,0x4,0x1
80002932:	5e fc       	retal	r12
80002934:	00 00       	add	r0,r0
80002936:	00 0c       	add	r12,r0

80002938 <twim_disable_interrupt>:
 *
 * \param twim         Base address of the TWIM (i.e. &AVR32_TWI).
 */
void twim_disable_interrupt (volatile avr32_twim_t *twim)
{
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002938:	e1 b8 00 00 	mfsr	r8,0x0
	if (global_interrupt_enabled) {
8000293c:	e6 18 00 01 	andh	r8,0x1,COH
80002940:	c0 21       	brne	80002944 <twim_disable_interrupt+0xc>
		cpu_irq_disable ();
80002942:	d3 03       	ssrf	0x10
	}
	// Clear the interrupt flags
	twim->idr = ~0UL;
80002944:	3f f8       	mov	r8,-1
80002946:	99 98       	st.w	r12[0x24],r8
	// Clear the status flags
	twim->scr = ~0UL;
80002948:	99 b8       	st.w	r12[0x2c],r8
}
8000294a:	5e fc       	retal	r12

8000294c <twim_write>:
 * \retval STATUS_OK      If all bytes were send successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_write (volatile avr32_twim_t *twim, uint8_t const *buffer,
		uint32_t nbytes, uint32_t saddr, bool tenbit)
{
8000294c:	eb cd 40 fe 	pushm	r1-r7,lr
80002950:	18 97       	mov	r7,r12
80002952:	16 93       	mov	r3,r11
80002954:	14 95       	mov	r5,r10
80002956:	12 92       	mov	r2,r9
80002958:	10 91       	mov	r1,r8
	// Reset the TWIM module to clear the THR register
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
8000295a:	30 14       	mov	r4,1
8000295c:	99 04       	st.w	r12[0x0],r4
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
8000295e:	e0 68 00 80 	mov	r8,128
80002962:	99 08       	st.w	r12[0x0],r8
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80002964:	30 28       	mov	r8,2
80002966:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80002968:	49 e6       	lddpc	r6,800029e0 <twim_write+0x94>
8000296a:	8d 0c       	st.w	r6[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
8000296c:	f0 1f 00 1e 	mcall	800029e4 <twim_write+0x98>
	// get a pointer to applicative data
	twim_tx_data = buffer;
80002970:	49 e8       	lddpc	r8,800029e8 <twim_write+0x9c>
80002972:	91 03       	st.w	r8[0x0],r3
	// set the number of bytes to transmit
	twim_tx_nb_bytes = nbytes;
80002974:	49 e8       	lddpc	r8,800029ec <twim_write+0xa0>
80002976:	91 05       	st.w	r8[0x0],r5
	// Set next transfer to false
	twim_next = false;
80002978:	30 09       	mov	r9,0
8000297a:	49 e8       	lddpc	r8,800029f0 <twim_write+0xa4>
8000297c:	b0 89       	st.b	r8[0x0],r9
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
8000297e:	49 e9       	lddpc	r9,800029f4 <twim_write+0xa8>
80002980:	30 08       	mov	r8,0
80002982:	93 08       	st.w	r9[0x0],r8
	// set the command to start the transfer
	twim_inst->cmdr = (saddr << AVR32_TWIM_CMDR_SADR_OFFSET)
80002984:	6c 08       	ld.w	r8,r6[0x0]
80002986:	b1 65       	lsl	r5,0x10
80002988:	e8 15 e0 00 	orl	r5,0xe000
8000298c:	eb e2 10 12 	or	r2,r5,r2<<0x1
80002990:	e5 e1 10 b1 	or	r1,r2,r1<<0xb
80002994:	91 31       	st.w	r8[0xc],r1
			| (AVR32_TWIM_CMDR_START_MASK)
			| (AVR32_TWIM_CMDR_STOP_MASK)
			| ((tenbit ? 1 : 0) << AVR32_TWIM_CMDR_TENBIT_OFFSET)
			| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
	// mask NACK and TXRDY interrupts
	twim_it_mask = AVR32_TWIM_IER_NAK_MASK | AVR32_TWIM_IER_TXRDY_MASK;
80002996:	49 9a       	lddpc	r10,800029f8 <twim_write+0xac>
80002998:	e0 6b 03 02 	mov	r11,770
8000299c:	95 0b       	st.w	r10[0x0],r11
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
8000299e:	74 0a       	ld.w	r10,r10[0x0]
800029a0:	91 8a       	st.w	r8[0x20],r10
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
800029a2:	91 04       	st.w	r8[0x0],r4
	// Enable all interrupts
	cpu_irq_enable ();
800029a4:	d5 03       	csrf	0x10
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800029a6:	72 08       	ld.w	r8,r9[0x0]
800029a8:	58 08       	cp.w	r8,0
800029aa:	c0 80       	breq	800029ba <twim_write+0x6e>
800029ac:	c0 b8       	rjmp	800029c2 <twim_write+0x76>
		cpu_relax();
800029ae:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// send data
	while (!(transfer_status) && !(twim_status ())) {
800029b2:	6c 08       	ld.w	r8,r6[0x0]
800029b4:	58 08       	cp.w	r8,0
800029b6:	c0 30       	breq	800029bc <twim_write+0x70>
800029b8:	c0 58       	rjmp	800029c2 <twim_write+0x76>
800029ba:	48 f6       	lddpc	r6,800029f4 <twim_write+0xa8>
800029bc:	f0 1f 00 10 	mcall	800029fc <twim_write+0xb0>
800029c0:	cf 70       	breq	800029ae <twim_write+0x62>
		cpu_relax();
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
800029c2:	30 28       	mov	r8,2
800029c4:	8f 08       	st.w	r7[0x0],r8
#endif
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
800029c6:	48 c8       	lddpc	r8,800029f4 <twim_write+0xa8>
800029c8:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800029ca:	5b c8       	cp.w	r8,-4
800029cc:	c0 70       	breq	800029da <twim_write+0x8e>
			|| transfer_status == TWI_ARBITRATION_LOST) {
800029ce:	48 a8       	lddpc	r8,800029f4 <twim_write+0xa8>
800029d0:	70 08       	ld.w	r8,r8[0x0]
	}
#if AVR32_TWIM_H_VERSION > 101	// Removed in twim100 module due to IC bug
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
#endif
	if (transfer_status == TWI_RECEIVE_NACK
800029d2:	5b e8       	cp.w	r8,-2
800029d4:	c0 30       	breq	800029da <twim_write+0x8e>
800029d6:	e3 cf 80 fe 	ldm	sp++,r1-r7,pc,r12=0
800029da:	e3 cf c0 fe 	ldm	sp++,r1-r7,pc,r12=-1
800029de:	00 00       	add	r0,r0
800029e0:	00 00       	add	r0,r0
800029e2:	00 0c       	add	r12,r0
800029e4:	80 00       	ld.sh	r0,r0[0x0]
800029e6:	29 38       	sub	r8,-109
800029e8:	00 00       	add	r0,r0
800029ea:	00 1c       	sub	r12,r0
800029ec:	00 00       	add	r0,r0
800029ee:	00 2c       	rsub	r12,r0
800029f0:	00 00       	add	r0,r0
800029f2:	00 24       	rsub	r4,r0
800029f4:	00 00       	add	r0,r0
800029f6:	00 18       	sub	r8,r0
800029f8:	00 00       	add	r0,r0
800029fa:	00 20       	rsub	r0,r0
800029fc:	80 00       	ld.sh	r0,r0[0x0]
800029fe:	29 28       	sub	r8,-110

80002a00 <twim_probe>:
 * \param chip_addr       Address of the chip which is searched for
 * \retval STATUS_OK      Slave Found
 * \retval ERR_IO_ERROR   ANAK received or Bus Arbitration lost
 */
status_code_t twim_probe (volatile avr32_twim_t *twim, uint32_t chip_addr)
{
80002a00:	d4 01       	pushm	lr
80002a02:	20 1d       	sub	sp,4
	uint8_t data[1] = { 0 };
80002a04:	30 08       	mov	r8,0
80002a06:	ba 88       	st.b	sp[0x0],r8
	return (twim_write (twim,data,0,chip_addr,0));
80002a08:	30 08       	mov	r8,0
80002a0a:	16 99       	mov	r9,r11
80002a0c:	10 9a       	mov	r10,r8
80002a0e:	1a 9b       	mov	r11,sp
80002a10:	f0 1f 00 02 	mcall	80002a18 <twim_probe+0x18>
}
80002a14:	2f fd       	sub	sp,-4
80002a16:	d8 02       	popm	pc
80002a18:	80 00       	ld.sh	r0,r0[0x0]
80002a1a:	29 4c       	sub	r12,-108

80002a1c <twim_read_packet>:
 * \retval STATUS_OK      If all bytes were read successfully
 * \retval ERR_IO_ERROR   NACK received or Bus Arbitration lost
 */
status_code_t twim_read_packet (volatile avr32_twim_t *twim,
		const twim_package_t *package)
{
80002a1c:	eb cd 40 c0 	pushm	r6-r7,lr
80002a20:	18 96       	mov	r6,r12
80002a22:	16 97       	mov	r7,r11
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80002a24:	30 28       	mov	r8,2
80002a26:	99 08       	st.w	r12[0x0],r8
	// Set pointer to TWIM instance for IT
	twim_inst = twim;
80002a28:	4b 78       	lddpc	r8,80002b04 <twim_read_packet+0xe8>
80002a2a:	91 0c       	st.w	r8[0x0],r12
	// Disable the TWIM interrupts
	twim_disable_interrupt (twim_inst);
80002a2c:	f0 1f 00 37 	mcall	80002b08 <twim_read_packet+0xec>
	// get a pointer to applicative data
	twim_rx_data = package->buffer;
80002a30:	6e 29       	ld.w	r9,r7[0x8]
80002a32:	4b 78       	lddpc	r8,80002b0c <twim_read_packet+0xf0>
80002a34:	91 09       	st.w	r8[0x0],r9
	// get a copy of nb bytes to read
	twim_rx_nb_bytes = package->length;
80002a36:	6e 39       	ld.w	r9,r7[0xc]
80002a38:	4b 68       	lddpc	r8,80002b10 <twim_read_packet+0xf4>
80002a3a:	91 09       	st.w	r8[0x0],r9
	// Set next write transfer to false
	twim_next = false;
80002a3c:	30 08       	mov	r8,0
80002a3e:	4b 6a       	lddpc	r10,80002b14 <twim_read_packet+0xf8>
80002a40:	b4 88       	st.b	r10[0x0],r8
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80002a42:	30 0b       	mov	r11,0
80002a44:	4b 5a       	lddpc	r10,80002b18 <twim_read_packet+0xfc>
80002a46:	95 0b       	st.w	r10[0x0],r11
	//check if internal address access is performed
	if (package->addr_length) {
80002a48:	0f fa       	ld.ub	r10,r7[0x7]
80002a4a:	f0 0a 18 00 	cp.b	r10,r8
80002a4e:	c2 50       	breq	80002a98 <twim_read_packet+0x7c>
		// Reset the TWIM module to clear the THR register
		twim_inst->cr = AVR32_TWIM_CR_MEN_MASK;
80002a50:	4a d8       	lddpc	r8,80002b04 <twim_read_packet+0xe8>
80002a52:	70 08       	ld.w	r8,r8[0x0]
80002a54:	30 19       	mov	r9,1
80002a56:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_SWRST_MASK;
80002a58:	e0 69 00 80 	mov	r9,128
80002a5c:	91 09       	st.w	r8[0x0],r9
		twim_inst->cr = AVR32_TWIM_CR_MDIS_MASK;
80002a5e:	30 29       	mov	r9,2
80002a60:	91 09       	st.w	r8[0x0],r9
		// selection of first valid byte of the address
		twim_tx_data = package->addr;
80002a62:	ee ca ff fc 	sub	r10,r7,-4
80002a66:	4a e9       	lddpc	r9,80002b1c <twim_read_packet+0x100>
80002a68:	93 0a       	st.w	r9[0x0],r10
		// set the number of bytes to transmit
		twim_tx_nb_bytes = package->addr_length;
80002a6a:	0f f9       	ld.ub	r9,r7[0x7]
80002a6c:	4a da       	lddpc	r10,80002b20 <twim_read_packet+0x104>
80002a6e:	95 09       	st.w	r10[0x0],r9
		// mask NACK, TXRDY and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK |
80002a70:	e0 6b 07 03 	mov	r11,1795
80002a74:	4a ca       	lddpc	r10,80002b24 <twim_read_packet+0x108>
80002a76:	95 0b       	st.w	r10[0x0],r11
				AVR32_TWIM_IER_TXRDY_MASK | AVR32_TWIM_IER_RXRDY_MASK;
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80002a78:	6e 0a       	ld.w	r10,r7[0x0]
80002a7a:	a1 7a       	lsl	r10,0x1
80002a7c:	e8 1a a0 00 	orl	r10,0xa000
80002a80:	f5 e9 11 09 	or	r9,r10,r9<<0x10
80002a84:	91 39       	st.w	r8[0xc],r9
				| (package->addr_length << AVR32_TWIM_CMDR_NBYTES_OFFSET)
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (0 << AVR32_TWIM_CMDR_READ_OFFSET);
		// set the next command register to followup with the previous command
		twim_inst->ncmdr = ((package->chip) << AVR32_TWIM_CMDR_SADR_OFFSET)
80002a86:	6e 0a       	ld.w	r10,r7[0x0]
80002a88:	6e 39       	ld.w	r9,r7[0xc]
80002a8a:	b1 69       	lsl	r9,0x10
80002a8c:	f3 ea 10 19 	or	r9,r9,r10<<0x1
80002a90:	e8 19 e0 01 	orl	r9,0xe001
80002a94:	91 49       	st.w	r8[0x10],r9
80002a96:	c1 18       	rjmp	80002ab8 <twim_read_packet+0x9c>
				| (AVR32_TWIM_CMDR_VALID_MASK)
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	} else {
		twim_tx_nb_bytes = 0;
80002a98:	30 0a       	mov	r10,0
80002a9a:	4a 28       	lddpc	r8,80002b20 <twim_read_packet+0x104>
80002a9c:	91 0a       	st.w	r8[0x0],r10
		// mask NACK and RXRDY interrupts
		twim_it_mask = AVR32_TWIM_IER_STD_MASK | AVR32_TWIM_IER_RXRDY_MASK;
80002a9e:	e0 6a 07 01 	mov	r10,1793
80002aa2:	4a 18       	lddpc	r8,80002b24 <twim_read_packet+0x108>
80002aa4:	91 0a       	st.w	r8[0x0],r10
		// Set the command register to initiate the transfer
		twim_inst->cmdr = (package->chip << AVR32_TWIM_CMDR_SADR_OFFSET)
80002aa6:	49 88       	lddpc	r8,80002b04 <twim_read_packet+0xe8>
80002aa8:	70 08       	ld.w	r8,r8[0x0]
80002aaa:	6e 0a       	ld.w	r10,r7[0x0]
80002aac:	b1 69       	lsl	r9,0x10
80002aae:	f3 ea 10 19 	or	r9,r9,r10<<0x1
80002ab2:	e8 19 e0 01 	orl	r9,0xe001
80002ab6:	91 39       	st.w	r8[0xc],r9
				| (AVR32_TWIM_CMDR_START_MASK)
				| (AVR32_TWIM_CMDR_STOP_MASK)
				| (AVR32_TWIM_CMDR_READ_MASK);
	}
	// update IMR through IER
	twim_inst->ier = twim_it_mask;
80002ab8:	49 38       	lddpc	r8,80002b04 <twim_read_packet+0xe8>
80002aba:	70 08       	ld.w	r8,r8[0x0]
80002abc:	49 a9       	lddpc	r9,80002b24 <twim_read_packet+0x108>
80002abe:	72 09       	ld.w	r9,r9[0x0]
80002ac0:	91 89       	st.w	r8[0x20],r9
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002ac2:	30 18       	mov	r8,1
80002ac4:	8d 08       	st.w	r6[0x0],r8
	// Enable all interrupts
	cpu_irq_enable ();
80002ac6:	d5 03       	csrf	0x10
	// get data
	while (!(transfer_status) && !(twim_status ())) {
80002ac8:	49 48       	lddpc	r8,80002b18 <twim_read_packet+0xfc>
80002aca:	70 08       	ld.w	r8,r8[0x0]
80002acc:	58 08       	cp.w	r8,0
80002ace:	c0 80       	breq	80002ade <twim_read_packet+0xc2>
80002ad0:	c0 b8       	rjmp	80002ae6 <twim_read_packet+0xca>
		cpu_relax();
80002ad2:	fe cf ff fc 	sub	pc,pc,-4
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
	// Enable all interrupts
	cpu_irq_enable ();
	// get data
	while (!(transfer_status) && !(twim_status ())) {
80002ad6:	6e 08       	ld.w	r8,r7[0x0]
80002ad8:	58 08       	cp.w	r8,0
80002ada:	c0 30       	breq	80002ae0 <twim_read_packet+0xc4>
80002adc:	c0 58       	rjmp	80002ae6 <twim_read_packet+0xca>
80002ade:	48 f7       	lddpc	r7,80002b18 <twim_read_packet+0xfc>
80002ae0:	f0 1f 00 12 	mcall	80002b28 <twim_read_packet+0x10c>
80002ae4:	cf 70       	breq	80002ad2 <twim_read_packet+0xb6>
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
80002ae6:	30 28       	mov	r8,2
80002ae8:	8d 08       	st.w	r6[0x0],r8
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
80002aea:	48 c8       	lddpc	r8,80002b18 <twim_read_packet+0xfc>
80002aec:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
80002aee:	5b c8       	cp.w	r8,-4
80002af0:	c0 70       	breq	80002afe <twim_read_packet+0xe2>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80002af2:	48 a8       	lddpc	r8,80002b18 <twim_read_packet+0xfc>
80002af4:	70 08       	ld.w	r8,r8[0x0]
	while (!(transfer_status) && !(twim_status ())) {
		cpu_relax();
	}
	// Disable master transfer
	twim->cr = AVR32_TWIM_CR_MDIS_MASK;
	if (transfer_status == TWI_RECEIVE_NACK
80002af6:	5b e8       	cp.w	r8,-2
80002af8:	c0 30       	breq	80002afe <twim_read_packet+0xe2>
80002afa:	e3 cf 80 c0 	ldm	sp++,r6-r7,pc,r12=0
80002afe:	e3 cf c0 c0 	ldm	sp++,r6-r7,pc,r12=-1
80002b02:	00 00       	add	r0,r0
80002b04:	00 00       	add	r0,r0
80002b06:	00 0c       	add	r12,r0
80002b08:	80 00       	ld.sh	r0,r0[0x0]
80002b0a:	29 38       	sub	r8,-109
80002b0c:	00 00       	add	r0,r0
80002b0e:	00 10       	sub	r0,r0
80002b10:	00 00       	add	r0,r0
80002b12:	00 14       	sub	r4,r0
80002b14:	00 00       	add	r0,r0
80002b16:	00 24       	rsub	r4,r0
80002b18:	00 00       	add	r0,r0
80002b1a:	00 18       	sub	r8,r0
80002b1c:	00 00       	add	r0,r0
80002b1e:	00 1c       	sub	r12,r0
80002b20:	00 00       	add	r0,r0
80002b22:	00 2c       	rsub	r12,r0
80002b24:	00 00       	add	r0,r0
80002b26:	00 20       	rsub	r0,r0
80002b28:	80 00       	ld.sh	r0,r0[0x0]
80002b2a:	29 28       	sub	r8,-110

80002b2c <twim_master_init>:
 * \retval ERR_INVALID_ARG  Invalid arg resulting in wrong CWGR Exponential
 * \retval ERR_IO_ERROR     NACK is received or Bus Arbitration lost
 */
status_code_t twim_master_init (volatile avr32_twim_t *twim,
		const twim_options_t *opt)
{
80002b2c:	eb cd 40 e0 	pushm	r5-r7,lr
80002b30:	20 1d       	sub	sp,4
80002b32:	18 97       	mov	r7,r12
80002b34:	16 95       	mov	r5,r11
	bool global_interrupt_enabled = cpu_irq_is_enabled ();
80002b36:	e1 b8 00 00 	mfsr	r8,0x0
	// Initialize bus transfer status
	transfer_status = TWI_SUCCESS;
80002b3a:	30 0a       	mov	r10,0
80002b3c:	4a 79       	lddpc	r9,80002bd8 <twim_master_init+0xac>
80002b3e:	93 0a       	st.w	r9[0x0],r10
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
80002b40:	e6 18 00 01 	andh	r8,0x1,COH
80002b44:	c0 b1       	brne	80002b5a <twim_master_init+0x2e>
		cpu_irq_disable ();
80002b46:	d3 03       	ssrf	0x10
	}
	twim->idr = ~0UL;
80002b48:	3f f8       	mov	r8,-1
80002b4a:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002b4c:	30 18       	mov	r8,1
80002b4e:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002b50:	e0 68 00 80 	mov	r8,128
80002b54:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
80002b56:	d5 03       	csrf	0x10
80002b58:	c0 88       	rjmp	80002b68 <twim_master_init+0x3c>
	transfer_status = TWI_SUCCESS;
	// Disable TWI interrupts
	if (global_interrupt_enabled) {
		cpu_irq_disable ();
	}
	twim->idr = ~0UL;
80002b5a:	3f f8       	mov	r8,-1
80002b5c:	99 98       	st.w	r12[0x24],r8
	// Enable master transfer
	twim->cr = AVR32_TWIM_CR_MEN_MASK;
80002b5e:	30 18       	mov	r8,1
80002b60:	99 08       	st.w	r12[0x0],r8
	// Reset TWI
	twim->cr = AVR32_TWIM_CR_SWRST_MASK;
80002b62:	e0 68 00 80 	mov	r8,128
80002b66:	99 08       	st.w	r12[0x0],r8
	if (global_interrupt_enabled) {
		cpu_irq_enable ();
	}
	// Clear SR
	twim->scr = ~0UL;
80002b68:	3f f8       	mov	r8,-1
80002b6a:	8f b8       	st.w	r7[0x2c],r8

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags;

	flags = sysreg_read(AVR32_SR);
80002b6c:	e1 b8 00 00 	mfsr	r8,0x0
80002b70:	50 08       	stdsp	sp[0x0],r8
	cpu_irq_disable();
80002b72:	d3 03       	ssrf	0x10

	return flags;
80002b74:	40 06       	lddsp	r6,sp[0x0]

	// register Register twim_master_interrupt_handler interrupt on level CONF_TWIM_IRQ_LEVEL
	irqflags_t flags = cpu_irq_save();
	irq_register_handler(twim_master_interrupt_handler,
80002b76:	30 1a       	mov	r10,1
80002b78:	e0 6b 01 40 	mov	r11,320
80002b7c:	49 8c       	lddpc	r12,80002bdc <twim_master_init+0xb0>
80002b7e:	f0 1f 00 19 	mcall	80002be0 <twim_master_init+0xb4>
static inline void cpu_irq_restore(irqflags_t flags)
{
	barrier();

   /* Restore the global IRQ mask status flag if it was previously set */
   if ( cpu_irq_is_enabled_flags(flags) ) {
80002b82:	e6 16 00 01 	andh	r6,0x1,COH
80002b86:	c0 21       	brne	80002b8a <twim_master_init+0x5e>
      cpu_irq_enable();
80002b88:	d5 03       	csrf	0x10
			CONF_TWIM_IRQ_LINE, CONF_TWIM_IRQ_LEVEL);
	cpu_irq_restore(flags);

	if (opt->smbus) {
80002b8a:	eb 39 00 0c 	ld.ub	r9,r5[12]
80002b8e:	30 08       	mov	r8,0
		// Enable SMBUS Transfer
		twim->cr = AVR32_TWIM_CR_SMEN_MASK;
80002b90:	f0 09 18 00 	cp.b	r9,r8
80002b94:	f9 b8 01 10 	movne	r8,16
80002b98:	ef f8 1a 00 	st.wne	r7[0x0],r8
		twim->smbtr = (uint32_t) -1;
80002b9c:	f9 b8 01 ff 	movne	r8,-1
80002ba0:	ef f8 1a 02 	st.wne	r7[0x8],r8
	}
	// Select the speed
	if (twim_set_speed (twim, opt->speed, opt->pba_hz) ==
80002ba4:	6a 0a       	ld.w	r10,r5[0x0]
80002ba6:	6a 1b       	ld.w	r11,r5[0x4]
80002ba8:	0e 9c       	mov	r12,r7
80002baa:	f0 1f 00 0f 	mcall	80002be4 <twim_master_init+0xb8>
80002bae:	5b 8c       	cp.w	r12,-8
80002bb0:	c1 00       	breq	80002bd0 <twim_master_init+0xa4>
			ERR_INVALID_ARG) {
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
80002bb2:	6a 2b       	ld.w	r11,r5[0x8]
80002bb4:	0e 9c       	mov	r12,r7
80002bb6:	f0 1f 00 0d 	mcall	80002be8 <twim_master_init+0xbc>
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
			|| transfer_status == TWI_ARBITRATION_LOST) {
80002bba:	48 88       	lddpc	r8,80002bd8 <twim_master_init+0xac>
80002bbc:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
80002bbe:	5b c8       	cp.w	r8,-4
80002bc0:	c0 70       	breq	80002bce <twim_master_init+0xa2>
			|| transfer_status == TWI_ARBITRATION_LOST) {
80002bc2:	48 68       	lddpc	r8,80002bd8 <twim_master_init+0xac>
80002bc4:	70 08       	ld.w	r8,r8[0x0]
		return ERR_INVALID_ARG;
	}
	// Probe the component
	twim_probe (twim, opt->chip);
	//Check for nack and arbitration
	if (transfer_status == TWI_RECEIVE_NACK
80002bc6:	5b e8       	cp.w	r8,-2
80002bc8:	c0 30       	breq	80002bce <twim_master_init+0xa2>
80002bca:	30 0c       	mov	r12,0
80002bcc:	c0 28       	rjmp	80002bd0 <twim_master_init+0xa4>
80002bce:	3f fc       	mov	r12,-1
			|| transfer_status == TWI_ARBITRATION_LOST) {
		return ERR_IO_ERROR;
	}
	return STATUS_OK;
}
80002bd0:	2f fd       	sub	sp,-4
80002bd2:	e3 cd 80 e0 	ldm	sp++,r5-r7,pc
80002bd6:	00 00       	add	r0,r0
80002bd8:	00 00       	add	r0,r0
80002bda:	00 18       	sub	r8,r0
80002bdc:	80 00       	ld.sh	r0,r0[0x0]
80002bde:	27 e8       	sub	r8,126
80002be0:	80 00       	ld.sh	r0,r0[0x0]
80002be2:	2b f0       	sub	r0,-65
80002be4:	80 00       	ld.sh	r0,r0[0x0]
80002be6:	28 c4       	sub	r4,-116
80002be8:	80 00       	ld.sh	r0,r0[0x0]
80002bea:	2a 00       	sub	r0,-96

80002bec <_unhandled_interrupt>:
__attribute__((__interrupt__))
#elif (defined __ICCAVR32__)
__interrupt
#endif
static void _unhandled_interrupt(void)
{
80002bec:	c0 08       	rjmp	80002bec <_unhandled_interrupt>
80002bee:	d7 03       	nop

80002bf0 <INTC_register_interrupt>:
 */
void INTC_register_interrupt(__int_handler handler, uint32_t irq,
	uint32_t int_level)
{
	// Determine the group of the IRQ.
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;
80002bf0:	f6 08 16 05 	lsr	r8,r11,0x5

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
		._int_line_handler_table[irq % AVR32_INTC_MAX_NUM_IRQS_PER_GRP]
80002bf4:	49 99       	lddpc	r9,80002c58 <INTC_register_interrupt+0x68>
80002bf6:	f2 08 00 39 	add	r9,r9,r8<<0x3
80002bfa:	f7 db c0 05 	bfextu	r11,r11,0x0,0x5
80002bfe:	72 19       	ld.w	r9,r9[0x4]
	uint32_t int_grp = irq / AVR32_INTC_MAX_NUM_IRQS_PER_GRP;

	/* Store in _int_line_handler_table_x the pointer to the interrupt
	handler, so that _get_interrupt_handler can retrieve it when the
	interrupt is vectored. */
	_int_handler_table[int_grp]
80002c00:	f2 0b 09 2c 	st.w	r9[r11<<0x2],r12
	/* Program the corresponding IPRX register to set the interrupt priority
	level and the interrupt vector offset that will be fetched by the core
	interrupt system.
	NOTE: The _intx functions are intermediate assembly functions between
	the core interrupt system and the user interrupt handler. */
	if (int_level == AVR32_INTC_INT0) {
80002c04:	58 0a       	cp.w	r10,0
80002c06:	c0 91       	brne	80002c18 <INTC_register_interrupt+0x28>
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002c08:	49 59       	lddpc	r9,80002c5c <INTC_register_interrupt+0x6c>
80002c0a:	49 6a       	lddpc	r10,80002c60 <INTC_register_interrupt+0x70>
80002c0c:	12 1a       	sub	r10,r9
80002c0e:	fe 79 10 00 	mov	r9,-61440
80002c12:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002c16:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT1) {
80002c18:	58 1a       	cp.w	r10,1
80002c1a:	c0 a1       	brne	80002c2e <INTC_register_interrupt+0x3e>
		AVR32_INTC.ipr[int_grp] = IPR_INT1;
80002c1c:	49 09       	lddpc	r9,80002c5c <INTC_register_interrupt+0x6c>
80002c1e:	49 2a       	lddpc	r10,80002c64 <INTC_register_interrupt+0x74>
80002c20:	12 1a       	sub	r10,r9
80002c22:	bf aa       	sbr	r10,0x1e
80002c24:	fe 79 10 00 	mov	r9,-61440
80002c28:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002c2c:	5e fc       	retal	r12
	} else if (int_level == AVR32_INTC_INT2) {
80002c2e:	58 2a       	cp.w	r10,2
80002c30:	c0 a1       	brne	80002c44 <INTC_register_interrupt+0x54>
		AVR32_INTC.ipr[int_grp] = IPR_INT2;
80002c32:	48 b9       	lddpc	r9,80002c5c <INTC_register_interrupt+0x6c>
80002c34:	48 da       	lddpc	r10,80002c68 <INTC_register_interrupt+0x78>
80002c36:	12 1a       	sub	r10,r9
80002c38:	bf ba       	sbr	r10,0x1f
80002c3a:	fe 79 10 00 	mov	r9,-61440
80002c3e:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002c42:	5e fc       	retal	r12
	} else {
		AVR32_INTC.ipr[int_grp] = IPR_INT3;
80002c44:	48 69       	lddpc	r9,80002c5c <INTC_register_interrupt+0x6c>
80002c46:	48 aa       	lddpc	r10,80002c6c <INTC_register_interrupt+0x7c>
80002c48:	12 1a       	sub	r10,r9
80002c4a:	ea 1a c0 00 	orh	r10,0xc000
80002c4e:	fe 79 10 00 	mov	r9,-61440
80002c52:	f2 08 09 2a 	st.w	r9[r8<<0x2],r10
80002c56:	5e fc       	retal	r12
80002c58:	80 00       	ld.sh	r0,r0[0x0]
80002c5a:	32 68       	mov	r8,38
80002c5c:	80 00       	ld.sh	r0,r0[0x0]
80002c5e:	30 00       	mov	r0,0
80002c60:	80 00       	ld.sh	r0,r0[0x0]
80002c62:	31 04       	mov	r4,16
80002c64:	80 00       	ld.sh	r0,r0[0x0]
80002c66:	31 12       	mov	r2,17
80002c68:	80 00       	ld.sh	r0,r0[0x0]
80002c6a:	31 20       	mov	r0,18
80002c6c:	80 00       	ld.sh	r0,r0[0x0]
80002c6e:	31 2e       	mov	lr,18

80002c70 <INTC_init_interrupts>:
/**
 * \brief Initializes the hardware interrupt controller driver.
 *
 */
void INTC_init_interrupts(void)
{
80002c70:	d4 21       	pushm	r4-r7,lr
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002c72:	49 18       	lddpc	r8,80002cb4 <INTC_init_interrupts+0x44>
80002c74:	e3 b8 00 01 	mtsr	0x4,r8
80002c78:	49 0e       	lddpc	lr,80002cb8 <INTC_init_interrupts+0x48>
80002c7a:	30 07       	mov	r7,0
80002c7c:	0e 94       	mov	r4,r7
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002c7e:	49 0c       	lddpc	r12,80002cbc <INTC_init_interrupts+0x4c>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002c80:	49 05       	lddpc	r5,80002cc0 <INTC_init_interrupts+0x50>
80002c82:	10 15       	sub	r5,r8
80002c84:	fe 76 10 00 	mov	r6,-61440
80002c88:	c1 08       	rjmp	80002ca8 <INTC_init_interrupts+0x38>
 * \brief Init EVBA address. This operation may or may not have been done by the
 * C startup process.
 */
static __inline__ void INTC_init_evba(void)
{
  Set_system_register(AVR32_EVBA, (int32_t)&_evba );
80002c8a:	08 98       	mov	r8,r4
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
				._int_line_handler_table[int_req]
80002c8c:	7c 1b       	ld.w	r11,lr[0x4]

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002c8e:	7c 0a       	ld.w	r10,lr[0x0]
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
		{
			/* Assign _unhandled_interrupt as the default interrupt
			handler. */
			_int_handler_table[int_grp]
80002c90:	f6 08 09 2c 	st.w	r11[r8<<0x2],r12
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
			int_req < _int_handler_table[int_grp].num_irqs;
			int_req++)
80002c94:	2f f8       	sub	r8,-1

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002c96:	10 3a       	cp.w	r10,r8
80002c98:	fe 9b ff fc 	brhi	80002c90 <INTC_init_interrupts+0x20>

		/* Set the interrupt group priority register to its default
		value.
		By default, all interrupt groups are linked to the interrupt
		priority level 0 and to the interrupt vector _int0. */
		AVR32_INTC.ipr[int_grp] = IPR_INT0;
80002c9c:	ec 07 09 25 	st.w	r6[r7<<0x2],r5
	uint32_t int_grp, int_req;

	INTC_init_evba();

	// For all interrupt groups,
	for (int_grp = 0; int_grp < AVR32_INTC_NUM_INT_GRPS; int_grp++)
80002ca0:	2f f7       	sub	r7,-1
80002ca2:	2f 8e       	sub	lr,-8
80002ca4:	59 67       	cp.w	r7,22
80002ca6:	c0 50       	breq	80002cb0 <INTC_init_interrupts+0x40>
	{
		// For all interrupt request lines of each group,
		for (int_req = 0;
80002ca8:	7c 08       	ld.w	r8,lr[0x0]
80002caa:	58 08       	cp.w	r8,0
80002cac:	ce f1       	brne	80002c8a <INTC_init_interrupts+0x1a>
80002cae:	cf 7b       	rjmp	80002c9c <INTC_init_interrupts+0x2c>
80002cb0:	d8 22       	popm	r4-r7,pc
80002cb2:	00 00       	add	r0,r0
80002cb4:	80 00       	ld.sh	r0,r0[0x0]
80002cb6:	30 00       	mov	r0,0
80002cb8:	80 00       	ld.sh	r0,r0[0x0]
80002cba:	32 68       	mov	r8,38
80002cbc:	80 00       	ld.sh	r0,r0[0x0]
80002cbe:	2b ec       	sub	r12,-66
80002cc0:	80 00       	ld.sh	r0,r0[0x0]
80002cc2:	31 04       	mov	r4,16

80002cc4 <_get_interrupt_handler>:
__int_handler _get_interrupt_handler(uint32_t int_level)
{
	/* ICR3 is mapped first, ICR0 last.
	Code in exception.S puts int_level in R12 which is used by the compiler
	to pass a single argument to a function. */
	uint32_t int_grp = AVR32_INTC.icr[AVR32_INTC_INT3 - int_level];
80002cc4:	fe 78 10 00 	mov	r8,-61440
80002cc8:	e0 69 00 83 	mov	r9,131
80002ccc:	f2 0c 01 0c 	sub	r12,r9,r12
80002cd0:	f0 0c 03 29 	ld.w	r9,r8[r12<<0x2]
	uint32_t int_req = AVR32_INTC.irr[int_grp];
80002cd4:	f2 ca ff c0 	sub	r10,r9,-64
80002cd8:	f0 0a 03 28 	ld.w	r8,r8[r10<<0x2]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002cdc:	58 08       	cp.w	r8,0
80002cde:	c0 21       	brne	80002ce2 <_get_interrupt_handler+0x1e>
80002ce0:	5e fd       	retal	0
		? _int_handler_table[int_grp]._int_line_handler_table[32
80002ce2:	f0 08 12 00 	clz	r8,r8
80002ce6:	48 5a       	lddpc	r10,80002cf8 <_get_interrupt_handler+0x34>
80002ce8:	f4 09 00 39 	add	r9,r10,r9<<0x3
80002cec:	f0 08 11 1f 	rsub	r8,r8,31
80002cf0:	72 19       	ld.w	r9,r9[0x4]
	exception.S will provide the interrupt handler with a clean interrupt
	stack frame, with nothing more pushed onto the stack. The interrupt
	handler must manage the `rete' instruction, which can be done using
	pure assembly, inline assembly or the `__attribute__((__interrupt__))'
	C function attribute.*/
	return (int_req)
80002cf2:	f2 08 03 2c 	ld.w	r12,r9[r8<<0x2]
		? _int_handler_table[int_grp]._int_line_handler_table[32
			- clz(int_req) - 1]
		: NULL;
}
80002cf6:	5e fc       	retal	r12
80002cf8:	80 00       	ld.sh	r0,r0[0x0]
80002cfa:	32 68       	mov	r8,38

80002cfc <_stext>:

  .global _stext
  .type _stext, @function
_stext:
  // Set initial stack pointer.
  lda.w   sp, _estack
80002cfc:	e0 6d 40 00 	mov	sp,16384

  // Set up EVBA so interrupts can be enabled.
  lda.w   r0, _evba
  mtsr    AVR32_EVBA, r0
80002d00:	fe c0 fd 00 	sub	r0,pc,-768

  // Enable the exception processing.
  csrf    AVR32_SR_EM_OFFSET
80002d04:	e3 b0 00 01 	mtsr	0x4,r0

  // Load initialized data having a global lifetime from the data LMA.
  lda.w   r0, _data
  lda.w   r1, _edata
80002d08:	d5 53       	csrf	0x15
  cp      r0, r1
80002d0a:	30 40       	mov	r0,4
  brhs    idata_load_loop_end
80002d0c:	30 81       	mov	r1,8
  lda.w   r2, _data_lma
80002d0e:	02 30       	cp.w	r0,r1
idata_load_loop:
  ld.d    r4, r2++
80002d10:	c0 72       	brcc	80002d1e <idata_load_loop_end>
  st.d    r0++, r4
80002d12:	fe c2 f9 fa 	sub	r2,pc,-1542

80002d16 <idata_load_loop>:
  cp      r0, r1
  brlo    idata_load_loop
80002d16:	a5 05       	ld.d	r4,r2++
idata_load_loop_end:

  // Clear uninitialized data having a global lifetime in the blank static storage section.
  lda.w   r0, __bss_start
80002d18:	a1 24       	st.d	r0++,r4
  lda.w   r1, _end
80002d1a:	02 30       	cp.w	r0,r1
  cp      r0, r1
80002d1c:	cf d3       	brcs	80002d16 <idata_load_loop>

80002d1e <idata_load_loop_end>:
  brhs    udata_clear_loop_end
80002d1e:	30 80       	mov	r0,8
  mov     r2, 0
80002d20:	e0 61 01 f8 	mov	r1,504
  mov     r3, 0
udata_clear_loop:
  st.d    r0++, r2
80002d24:	02 30       	cp.w	r0,r1
  cp      r0, r1
80002d26:	c0 62       	brcc	80002d32 <udata_clear_loop_end>
  brlo    udata_clear_loop
80002d28:	30 02       	mov	r2,0
  // Safety: Set the default "return" @ to the exit routine address.
  lda.w   lr, exit
#endif

  // Start the show.
  lda.w   pc, main
80002d2a:	30 03       	mov	r3,0

80002d2c <udata_clear_loop>:
80002d2c:	a1 22       	st.d	r0++,r2
80002d2e:	02 30       	cp.w	r0,r1
80002d30:	cf e3       	brcs	80002d2c <udata_clear_loop>

80002d32 <udata_clear_loop_end>:
80002d32:	fe cf fe ca 	sub	pc,pc,-310
80002d36:	d7 03       	nop

80002d38 <board_init>:
#include "com_spi.h"
#include "motor_control.h"
#include "settings_t.h"

void board_init(void)
{
80002d38:	d4 01       	pushm	lr
	sysclk_init();
80002d3a:	f0 1f 00 0c 	mcall	80002d68 <board_init+0x30>
	INTC_init_interrupts();
80002d3e:	f0 1f 00 0c 	mcall	80002d6c <board_init+0x34>
80002d42:	30 6b       	mov	r11,6
80002d44:	30 2c       	mov	r12,2
80002d46:	f0 1f 00 0b 	mcall	80002d70 <board_init+0x38>
	ioport_init();
	
	settings_init();
80002d4a:	f0 1f 00 0b 	mcall	80002d74 <board_init+0x3c>
	
	sensor_init();
80002d4e:	f0 1f 00 0b 	mcall	80002d78 <board_init+0x40>
	motor_init();	
80002d52:	f0 1f 00 0b 	mcall	80002d7c <board_init+0x44>
	com_spi_init();
80002d56:	f0 1f 00 0b 	mcall	80002d80 <board_init+0x48>

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	if (dir == IOPORT_DIR_OUTPUT) {
		arch_ioport_pin_to_base(pin)->oders = arch_ioport_pin_to_mask(
80002d5a:	fc 19 00 80 	movh	r9,0x80
80002d5e:	fe 78 28 00 	mov	r8,-55296
80002d62:	f1 49 00 44 	st.w	r8[68],r9
	//ioport_set_pin_dir(RST_ARDU_REG, IOPORT_DIR_OUTPUT);
	ioport_set_pin_dir(LED_TRANS, IOPORT_DIR_OUTPUT);
	
}
80002d66:	d8 02       	popm	pc
80002d68:	80 00       	ld.sh	r0,r0[0x0]
80002d6a:	27 18       	sub	r8,113
80002d6c:	80 00       	ld.sh	r0,r0[0x0]
80002d6e:	2c 70       	sub	r0,-57
80002d70:	80 00       	ld.sh	r0,r0[0x0]
80002d72:	27 58       	sub	r8,117
80002d74:	80 00       	ld.sh	r0,r0[0x0]
80002d76:	24 fc       	sub	r12,79
80002d78:	80 00       	ld.sh	r0,r0[0x0]
80002d7a:	23 a0       	sub	r0,58
80002d7c:	80 00       	ld.sh	r0,r0[0x0]
80002d7e:	21 f0       	sub	r0,31
80002d80:	80 00       	ld.sh	r0,r0[0x0]
80002d82:	21 94       	sub	r4,25

80002d84 <read_sensor>:
struct bno055_accel_t acc;
struct bno055_gyro_t gyr;
struct bno055_euler_t eul;

void read_sensor(void)
{
80002d84:	eb cd 40 c0 	pushm	r6-r7,lr
80002d88:	20 1d       	sub	sp,4
		//TODO: Works only if start Adresse for read is 0
		uint8_t val = BNO055_PAGE_ZERO; //CHANGE PAGE
80002d8a:	fa c7 ff fc 	sub	r7,sp,-4
80002d8e:	30 08       	mov	r8,0
80002d90:	0e f8       	st.b	--r7,r8
		write_sensor_data(BNO055_PAGE_ID_ADDR, &val, 1);
80002d92:	30 1a       	mov	r10,1
80002d94:	0e 9b       	mov	r11,r7
80002d96:	30 7c       	mov	r12,7
80002d98:	f0 1f 00 2d 	mcall	80002e4c <read_sensor+0xc8>
		
		
		read_sensor_data(BNO055_CHIP_ID_ADDR, &page_0, 106);
80002d9c:	4a d6       	lddpc	r6,80002e50 <read_sensor+0xcc>
80002d9e:	36 aa       	mov	r10,106
80002da0:	0c 9b       	mov	r11,r6
80002da2:	30 0c       	mov	r12,0
80002da4:	f0 1f 00 2c 	mcall	80002e54 <read_sensor+0xd0>
		
		acc.x = ((int16_t) page_0[BNO055_ACCEL_DATA_X_MSB_ADDR] << 8) + (int16_t) page_0[BNO055_ACCEL_DATA_X_LSB_ADDR];
80002da8:	4a c8       	lddpc	r8,80002e58 <read_sensor+0xd4>
80002daa:	ed 39 00 09 	ld.ub	r9,r6[9]
80002dae:	a9 69       	lsl	r9,0x8
80002db0:	ed 3a 00 08 	ld.ub	r10,r6[8]
80002db4:	14 09       	add	r9,r10
80002db6:	91 09       	st.w	r8[0x0],r9
		acc.y = ((int16_t) page_0[BNO055_ACCEL_DATA_Y_MSB_ADDR] << 8) + (int16_t) page_0[BNO055_ACCEL_DATA_Y_LSB_ADDR];
80002db8:	ed 39 00 0b 	ld.ub	r9,r6[11]
80002dbc:	a9 69       	lsl	r9,0x8
80002dbe:	ed 3a 00 0a 	ld.ub	r10,r6[10]
80002dc2:	14 09       	add	r9,r10
80002dc4:	91 19       	st.w	r8[0x4],r9
		acc.z = ((int16_t) page_0[BNO055_ACCEL_DATA_Z_MSB_ADDR] << 8) + (int16_t) page_0[BNO055_ACCEL_DATA_Z_LSB_ADDR];
80002dc6:	ed 39 00 0d 	ld.ub	r9,r6[13]
80002dca:	a9 69       	lsl	r9,0x8
80002dcc:	ed 3a 00 0c 	ld.ub	r10,r6[12]
80002dd0:	14 09       	add	r9,r10
80002dd2:	91 29       	st.w	r8[0x8],r9
		
		eul.h = ((int16_t) page_0[BNO055_EULER_H_MSB_ADDR] << 8) + (int16_t) page_0[BNO055_EULER_H_LSB_ADDR];
80002dd4:	4a 28       	lddpc	r8,80002e5c <read_sensor+0xd8>
80002dd6:	ed 39 00 1b 	ld.ub	r9,r6[27]
80002dda:	a9 69       	lsl	r9,0x8
80002ddc:	ed 3a 00 1a 	ld.ub	r10,r6[26]
80002de0:	14 09       	add	r9,r10
80002de2:	91 09       	st.w	r8[0x0],r9
		eul.p = ((int16_t) page_0[BNO055_EULER_P_MSB_ADDR] << 8) + (int16_t) page_0[BNO055_EULER_P_LSB_ADDR];
80002de4:	ed 39 00 1f 	ld.ub	r9,r6[31]
80002de8:	a9 69       	lsl	r9,0x8
80002dea:	ed 3a 00 1e 	ld.ub	r10,r6[30]
80002dee:	14 09       	add	r9,r10
80002df0:	91 29       	st.w	r8[0x8],r9
		eul.r = ((int16_t) page_0[BNO055_EULER_R_MSB_ADDR] << 8) + (int16_t) page_0[BNO055_EULER_R_LSB_ADDR];
80002df2:	ed 39 00 1d 	ld.ub	r9,r6[29]
80002df6:	a9 69       	lsl	r9,0x8
80002df8:	ed 3a 00 1c 	ld.ub	r10,r6[28]
80002dfc:	14 09       	add	r9,r10
80002dfe:	91 19       	st.w	r8[0x4],r9
		
		gyr.x = ((int16_t) page_0[BNO055_GYRO_DATA_X_MSB_ADDR] << 8) + (int16_t) page_0[BNO055_GYRO_DATA_X_LSB_ADDR];
80002e00:	49 88       	lddpc	r8,80002e60 <read_sensor+0xdc>
80002e02:	ed 39 00 15 	ld.ub	r9,r6[21]
80002e06:	a9 69       	lsl	r9,0x8
80002e08:	ed 3a 00 14 	ld.ub	r10,r6[20]
80002e0c:	14 09       	add	r9,r10
80002e0e:	91 09       	st.w	r8[0x0],r9
		gyr.y = ((int16_t) page_0[BNO055_GYRO_DATA_Y_MSB_ADDR] << 8) + (int16_t) page_0[BNO055_GYRO_DATA_Y_LSB_ADDR];
80002e10:	ed 39 00 17 	ld.ub	r9,r6[23]
80002e14:	a9 69       	lsl	r9,0x8
80002e16:	ed 3a 00 16 	ld.ub	r10,r6[22]
80002e1a:	14 09       	add	r9,r10
80002e1c:	91 19       	st.w	r8[0x4],r9
		gyr.z = ((int16_t) page_0[BNO055_GYRO_DATA_Z_MSB_ADDR] << 8) + (int16_t) page_0[BNO055_GYRO_DATA_Z_LSB_ADDR];
80002e1e:	ed 39 00 19 	ld.ub	r9,r6[25]
80002e22:	a9 69       	lsl	r9,0x8
80002e24:	ed 3a 00 18 	ld.ub	r10,r6[24]
80002e28:	14 09       	add	r9,r10
80002e2a:	91 29       	st.w	r8[0x8],r9
		
		val = BNO055_PAGE_ONE; //CHANGE PAGE
80002e2c:	30 18       	mov	r8,1
80002e2e:	ba b8       	st.b	sp[0x3],r8
		write_sensor_data(BNO055_PAGE_ID_ADDR, &val, 1);
80002e30:	30 1a       	mov	r10,1
80002e32:	0e 9b       	mov	r11,r7
80002e34:	30 7c       	mov	r12,7
80002e36:	f0 1f 00 06 	mcall	80002e4c <read_sensor+0xc8>
		
		read_sensor_data(BNO055_CHIP_ID_ADDR, &page_1, 20);
80002e3a:	31 4a       	mov	r10,20
80002e3c:	48 ab       	lddpc	r11,80002e64 <read_sensor+0xe0>
80002e3e:	30 0c       	mov	r12,0
80002e40:	f0 1f 00 05 	mcall	80002e54 <read_sensor+0xd0>
}
80002e44:	2f fd       	sub	sp,-4
80002e46:	e3 cd 80 c0 	ldm	sp++,r6-r7,pc
80002e4a:	00 00       	add	r0,r0
80002e4c:	80 00       	ld.sh	r0,r0[0x0]
80002e4e:	23 2c       	sub	r12,50
80002e50:	00 00       	add	r0,r0
80002e52:	01 80       	ld.ub	r0,r0[0x0]
80002e54:	80 00       	ld.sh	r0,r0[0x0]
80002e56:	23 74       	sub	r4,55
80002e58:	00 00       	add	r0,r0
80002e5a:	01 48       	ld.w	r8,--r0
80002e5c:	00 00       	add	r0,r0
80002e5e:	01 54       	ld.sh	r4,--r0
80002e60:	00 00       	add	r0,r0
80002e62:	01 ec       	ld.ub	r12,r0[0x6]
80002e64:	00 00       	add	r0,r0
80002e66:	01 60       	ld.uh	r0,--r0

80002e68 <main>:

int main (void)
{
80002e68:	eb cd 40 fc 	pushm	r2-r7,lr
	board_init();		
80002e6c:	f0 1f 00 43 	mcall	80002f78 <main+0x110>
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80002e70:	fe 77 28 00 	mov	r7,-55296
80002e74:	fc 12 00 80 	movh	r2,0x80

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80002e78:	e0 66 40 00 	mov	r6,16384
80002e7c:	e0 65 80 00 	mov	r5,32768
80002e80:	e2 64 00 00 	mov	r4,131072
80002e84:	e0 63 70 e0 	mov	r3,28896
80002e88:	ea 13 00 72 	orh	r3,0x72


	while (1)
	{
		read_sensor();
80002e8c:	f0 1f 00 3c 	mcall	80002f7c <main+0x114>
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80002e90:	ef 42 00 58 	st.w	r7[88],r2

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80002e94:	ef 46 00 54 	st.w	r7[84],r6
80002e98:	ef 45 00 54 	st.w	r7[84],r5
80002e9c:	ef 44 00 54 	st.w	r7[84],r4
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002ea0:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002ea4:	f0 03 00 0a 	add	r10,r8,r3
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002ea8:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002eac:	14 38       	cp.w	r8,r10
80002eae:	e0 88 00 08 	brls	80002ebe <main+0x56>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002eb2:	12 38       	cp.w	r8,r9
80002eb4:	fe 98 ff fa 	brls	80002ea8 <main+0x40>
80002eb8:	12 3a       	cp.w	r10,r9
80002eba:	c3 b3       	brcs	80002f30 <main+0xc8>
80002ebc:	cf 6b       	rjmp	80002ea8 <main+0x40>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002ebe:	12 38       	cp.w	r8,r9
80002ec0:	e0 8b 00 38 	brhi	80002f30 <main+0xc8>
80002ec4:	12 3a       	cp.w	r10,r9
80002ec6:	c3 53       	brcs	80002f30 <main+0xc8>
80002ec8:	cf 0b       	rjmp	80002ea8 <main+0x40>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002eca:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002ece:	14 38       	cp.w	r8,r10
80002ed0:	e0 88 00 08 	brls	80002ee0 <main+0x78>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002ed4:	12 38       	cp.w	r8,r9
80002ed6:	fe 98 ff fa 	brls	80002eca <main+0x62>
80002eda:	12 3a       	cp.w	r10,r9
80002edc:	c3 53       	brcs	80002f46 <main+0xde>
80002ede:	cf 6b       	rjmp	80002eca <main+0x62>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002ee0:	12 38       	cp.w	r8,r9
80002ee2:	e0 8b 00 32 	brhi	80002f46 <main+0xde>
80002ee6:	12 3a       	cp.w	r10,r9
80002ee8:	c2 f3       	brcs	80002f46 <main+0xde>
80002eea:	cf 0b       	rjmp	80002eca <main+0x62>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002eec:	e1 b9 00 42 	mfsr	r9,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002ef0:	14 38       	cp.w	r8,r10
80002ef2:	e0 88 00 08 	brls	80002f02 <main+0x9a>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002ef6:	12 38       	cp.w	r8,r9
80002ef8:	fe 98 ff fa 	brls	80002eec <main+0x84>
80002efc:	12 3a       	cp.w	r10,r9
80002efe:	c3 13       	brcs	80002f60 <main+0xf8>
80002f00:	cf 6b       	rjmp	80002eec <main+0x84>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002f02:	12 38       	cp.w	r8,r9
80002f04:	e0 8b 00 2e 	brhi	80002f60 <main+0xf8>
80002f08:	12 3a       	cp.w	r10,r9
80002f0a:	c2 b3       	brcs	80002f60 <main+0xf8>
80002f0c:	cf 0b       	rjmp	80002eec <main+0x84>
 *
 * \return true if timeout occurred, otherwise false.
 */
__always_inline static unsigned long cpu_is_timeout(t_cpu_time *cpu_time)
{
  unsigned long current_cycle_count = Get_system_register(AVR32_COUNT);
80002f0e:	e1 ba 00 42 	mfsr	r10,0x108
  // Test if the timeout as already occurred.
  else if (cpu_time->timer_state == CPU_TIMER_STATE_REACHED)
    return true;

  // If the ending cycle count of this timeout is wrapped, ...
  else if (cpu_time->delay_start_cycle > cpu_time->delay_end_cycle)
80002f12:	12 38       	cp.w	r8,r9
80002f14:	e0 88 00 08 	brls	80002f24 <main+0xbc>
  {
    if (current_cycle_count < cpu_time->delay_start_cycle && current_cycle_count > cpu_time->delay_end_cycle)
80002f18:	14 38       	cp.w	r8,r10
80002f1a:	fe 98 ff fa 	brls	80002f0e <main+0xa6>
80002f1e:	14 39       	cp.w	r9,r10
80002f20:	cb 63       	brcs	80002e8c <main+0x24>
80002f22:	cf 6b       	rjmp	80002f0e <main+0xa6>
    }
    return false;
  }
  else
  {
    if (current_cycle_count < cpu_time->delay_start_cycle || current_cycle_count > cpu_time->delay_end_cycle)
80002f24:	14 38       	cp.w	r8,r10
80002f26:	fe 9b ff b3 	brhi	80002e8c <main+0x24>
80002f2a:	14 39       	cp.w	r9,r10
80002f2c:	cb 03       	brcs	80002e8c <main+0x24>
80002f2e:	cf 0b       	rjmp	80002f0e <main+0xa6>
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80002f30:	ef 46 00 58 	st.w	r7[88],r6

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80002f34:	ef 45 00 54 	st.w	r7[84],r5
80002f38:	ef 44 00 54 	st.w	r7[84],r4
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002f3c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002f40:	f0 03 00 0a 	add	r10,r8,r3
80002f44:	cc 3b       	rjmp	80002eca <main+0x62>
80002f46:	ef 42 00 54 	st.w	r7[84],r2
80002f4a:	ef 46 00 54 	st.w	r7[84],r6
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80002f4e:	ef 45 00 58 	st.w	r7[88],r5

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	if (level) {
		arch_ioport_pin_to_base(pin)->ovrs
80002f52:	ef 44 00 54 	st.w	r7[84],r4
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002f56:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002f5a:	f0 03 00 0a 	add	r10,r8,r3
80002f5e:	cc 7b       	rjmp	80002eec <main+0x84>
80002f60:	ef 46 00 54 	st.w	r7[84],r6
80002f64:	ef 45 00 54 	st.w	r7[84],r5
			= arch_ioport_pin_to_mask(pin);
	} else {
		arch_ioport_pin_to_base(pin)->ovrc
80002f68:	ef 44 00 58 	st.w	r7[88],r4
 * \param  delay:   (input) delay in CPU cycles before timeout.
 * \param  cpu_time: (output) internal information used by the timer API.
 */
__always_inline static void cpu_set_timeout(unsigned long delay, t_cpu_time *cpu_time)
{
  cpu_time->delay_start_cycle = Get_system_register(AVR32_COUNT);
80002f6c:	e1 b8 00 42 	mfsr	r8,0x108
  cpu_time->delay_end_cycle   = cpu_time->delay_start_cycle + delay;
80002f70:	f0 03 00 09 	add	r9,r8,r3
80002f74:	cc db       	rjmp	80002f0e <main+0xa6>
80002f76:	00 00       	add	r0,r0
80002f78:	80 00       	ld.sh	r0,r0[0x0]
80002f7a:	2d 38       	sub	r8,-45
80002f7c:	80 00       	ld.sh	r0,r0[0x0]
80002f7e:	2d 84       	sub	r4,-40

Disassembly of section .exception:

80003000 <_evba>:
_evba:

	.org  0x000
	// Unrecoverable Exception.
_handle_Unrecoverable_Exception:
	rjmp $
80003000:	c0 08       	rjmp	80003000 <_evba>
	...

80003004 <_handle_TLB_Multiple_Hit>:

	.org  0x004
	// TLB Multiple Hit.
_handle_TLB_Multiple_Hit:
	rjmp $
80003004:	c0 08       	rjmp	80003004 <_handle_TLB_Multiple_Hit>
	...

80003008 <_handle_Bus_Error_Data_Fetch>:

	.org  0x008
	// Bus Error Data Fetch.
_handle_Bus_Error_Data_Fetch:
	rjmp $
80003008:	c0 08       	rjmp	80003008 <_handle_Bus_Error_Data_Fetch>
	...

8000300c <_handle_Bus_Error_Instruction_Fetch>:

	.org  0x00C
	// Bus Error Instruction Fetch.
_handle_Bus_Error_Instruction_Fetch:
	rjmp $
8000300c:	c0 08       	rjmp	8000300c <_handle_Bus_Error_Instruction_Fetch>
	...

80003010 <_handle_NMI>:

	.org  0x010
	// NMI.
_handle_NMI:
	rjmp $
80003010:	c0 08       	rjmp	80003010 <_handle_NMI>
	...

80003014 <_handle_Instruction_Address>:

	.org  0x014
	// Instruction Address.
_handle_Instruction_Address:
	rjmp $
80003014:	c0 08       	rjmp	80003014 <_handle_Instruction_Address>
	...

80003018 <_handle_ITLB_Protection>:

	.org  0x018
	// ITLB Protection.
_handle_ITLB_Protection:
	rjmp $
80003018:	c0 08       	rjmp	80003018 <_handle_ITLB_Protection>
	...

8000301c <_handle_Breakpoint>:

	.org  0x01C
	// Breakpoint.
_handle_Breakpoint:
	rjmp $
8000301c:	c0 08       	rjmp	8000301c <_handle_Breakpoint>
	...

80003020 <_handle_Illegal_Opcode>:

	.org  0x020
	// Illegal Opcode.
_handle_Illegal_Opcode:
	rjmp $
80003020:	c0 08       	rjmp	80003020 <_handle_Illegal_Opcode>
	...

80003024 <_handle_Unimplemented_Instruction>:

	.org  0x024
	// Unimplemented Instruction.
_handle_Unimplemented_Instruction:
	rjmp $
80003024:	c0 08       	rjmp	80003024 <_handle_Unimplemented_Instruction>
	...

80003028 <_handle_Privilege_Violation>:

	.org  0x028
	// Privilege Violation.
_handle_Privilege_Violation:
	rjmp $
80003028:	c0 08       	rjmp	80003028 <_handle_Privilege_Violation>
	...

8000302c <_handle_Floating_Point>:

	.org  0x02C
	// Floating-Point: UNUSED IN AVR32UC and AVR32AP.
_handle_Floating_Point:
	rjmp $
8000302c:	c0 08       	rjmp	8000302c <_handle_Floating_Point>
	...

80003030 <_handle_Coprocessor_Absent>:

	.org  0x030
	// Coprocessor Absent: UNUSED IN AVR32UC.
_handle_Coprocessor_Absent:
	rjmp $
80003030:	c0 08       	rjmp	80003030 <_handle_Coprocessor_Absent>
	...

80003034 <_handle_Data_Address_Read>:

	.org  0x034
	// Data Address (Read).
_handle_Data_Address_Read:
	rjmp $
80003034:	c0 08       	rjmp	80003034 <_handle_Data_Address_Read>
	...

80003038 <_handle_Data_Address_Write>:

	.org  0x038
	// Data Address (Write).
_handle_Data_Address_Write:
	rjmp $
80003038:	c0 08       	rjmp	80003038 <_handle_Data_Address_Write>
	...

8000303c <_handle_DTLB_Protection_Read>:

	.org  0x03C
	// DTLB Protection (Read).
_handle_DTLB_Protection_Read:
	rjmp $
8000303c:	c0 08       	rjmp	8000303c <_handle_DTLB_Protection_Read>
	...

80003040 <_handle_DTLB_Protection_Write>:

	.org  0x040
	// DTLB Protection (Write).
_handle_DTLB_Protection_Write:
	rjmp $
80003040:	c0 08       	rjmp	80003040 <_handle_DTLB_Protection_Write>
	...

80003044 <_handle_DTLB_Modified>:

	.org  0x044
	// DTLB Modified: UNUSED IN AVR32UC.
_handle_DTLB_Modified:
	rjmp $
80003044:	c0 08       	rjmp	80003044 <_handle_DTLB_Modified>
	...

80003050 <_handle_ITLB_Miss>:

	.org  0x050
	// ITLB Miss.
_handle_ITLB_Miss:
	rjmp $
80003050:	c0 08       	rjmp	80003050 <_handle_ITLB_Miss>
	...

80003060 <_handle_DTLB_Miss_Read>:

	.org  0x060
	// DTLB Miss (Read).
_handle_DTLB_Miss_Read:
	rjmp $
80003060:	c0 08       	rjmp	80003060 <_handle_DTLB_Miss_Read>
	...

80003070 <_handle_DTLB_Miss_Write>:

	.org  0x070
	// DTLB Miss (Write).
_handle_DTLB_Miss_Write:
	rjmp $
80003070:	c0 08       	rjmp	80003070 <_handle_DTLB_Miss_Write>
	...

80003100 <_handle_Supervisor_Call>:

	.org  0x100
	// Supervisor Call.
_handle_Supervisor_Call:
	rjmp $
80003100:	c0 08       	rjmp	80003100 <_handle_Supervisor_Call>
80003102:	d7 03       	nop

80003104 <_int0>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80003104:	30 0c       	mov	r12,0
80003106:	fe b0 fd df 	rcall	80002cc4 <_get_interrupt_handler>
8000310a:	58 0c       	cp.w	r12,0
8000310c:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
80003110:	d6 03       	rete

80003112 <_int1>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80003112:	30 1c       	mov	r12,1
80003114:	fe b0 fd d8 	rcall	80002cc4 <_get_interrupt_handler>
80003118:	58 0c       	cp.w	r12,0
8000311a:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000311e:	d6 03       	rete

80003120 <_int2>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
80003120:	30 2c       	mov	r12,2
80003122:	fe b0 fd d1 	rcall	80002cc4 <_get_interrupt_handler>
80003126:	58 0c       	cp.w	r12,0
80003128:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000312c:	d6 03       	rete

8000312e <_int3>:
	 * RSR_INTx by the CPU upon interrupt entry. No other register is saved
	 * by hardware.
	 */
	pushm   r8-r12, lr
#endif
	// Pass the int_level parameter to the _get_interrupt_handler function.
8000312e:	30 3c       	mov	r12,3
80003130:	fe b0 fd ca 	rcall	80002cc4 <_get_interrupt_handler>
80003134:	58 0c       	cp.w	r12,0
80003136:	f8 0f 17 10 	movne	pc,r12
	popm    r8-r12, lr
#endif
	/*
	 * If this was a spurious interrupt (R12 == NULL), return from event
	 * handler.
	 */
8000313a:	d6 03       	rete
8000313c:	d7 03       	nop
8000313e:	d7 03       	nop
80003140:	d7 03       	nop
80003142:	d7 03       	nop
80003144:	d7 03       	nop
80003146:	d7 03       	nop
80003148:	d7 03       	nop
8000314a:	d7 03       	nop
8000314c:	d7 03       	nop
8000314e:	d7 03       	nop
80003150:	d7 03       	nop
80003152:	d7 03       	nop
80003154:	d7 03       	nop
80003156:	d7 03       	nop
80003158:	d7 03       	nop
8000315a:	d7 03       	nop
8000315c:	d7 03       	nop
8000315e:	d7 03       	nop
80003160:	d7 03       	nop
80003162:	d7 03       	nop
80003164:	d7 03       	nop
80003166:	d7 03       	nop
80003168:	d7 03       	nop
8000316a:	d7 03       	nop
8000316c:	d7 03       	nop
8000316e:	d7 03       	nop
80003170:	d7 03       	nop
80003172:	d7 03       	nop
80003174:	d7 03       	nop
80003176:	d7 03       	nop
80003178:	d7 03       	nop
8000317a:	d7 03       	nop
8000317c:	d7 03       	nop
8000317e:	d7 03       	nop
80003180:	d7 03       	nop
80003182:	d7 03       	nop
80003184:	d7 03       	nop
80003186:	d7 03       	nop
80003188:	d7 03       	nop
8000318a:	d7 03       	nop
8000318c:	d7 03       	nop
8000318e:	d7 03       	nop
80003190:	d7 03       	nop
80003192:	d7 03       	nop
80003194:	d7 03       	nop
80003196:	d7 03       	nop
80003198:	d7 03       	nop
8000319a:	d7 03       	nop
8000319c:	d7 03       	nop
8000319e:	d7 03       	nop
800031a0:	d7 03       	nop
800031a2:	d7 03       	nop
800031a4:	d7 03       	nop
800031a6:	d7 03       	nop
800031a8:	d7 03       	nop
800031aa:	d7 03       	nop
800031ac:	d7 03       	nop
800031ae:	d7 03       	nop
800031b0:	d7 03       	nop
800031b2:	d7 03       	nop
800031b4:	d7 03       	nop
800031b6:	d7 03       	nop
800031b8:	d7 03       	nop
800031ba:	d7 03       	nop
800031bc:	d7 03       	nop
800031be:	d7 03       	nop
800031c0:	d7 03       	nop
800031c2:	d7 03       	nop
800031c4:	d7 03       	nop
800031c6:	d7 03       	nop
800031c8:	d7 03       	nop
800031ca:	d7 03       	nop
800031cc:	d7 03       	nop
800031ce:	d7 03       	nop
800031d0:	d7 03       	nop
800031d2:	d7 03       	nop
800031d4:	d7 03       	nop
800031d6:	d7 03       	nop
800031d8:	d7 03       	nop
800031da:	d7 03       	nop
800031dc:	d7 03       	nop
800031de:	d7 03       	nop
800031e0:	d7 03       	nop
800031e2:	d7 03       	nop
800031e4:	d7 03       	nop
800031e6:	d7 03       	nop
800031e8:	d7 03       	nop
800031ea:	d7 03       	nop
800031ec:	d7 03       	nop
800031ee:	d7 03       	nop
800031f0:	d7 03       	nop
800031f2:	d7 03       	nop
800031f4:	d7 03       	nop
800031f6:	d7 03       	nop
800031f8:	d7 03       	nop
800031fa:	d7 03       	nop
800031fc:	d7 03       	nop
800031fe:	d7 03       	nop
