 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 100
        -transition_time
        -capacitance
Design : sram_w16_out
Version: K-2015.06-SP2
Date   : Fri Mar 21 14:36:29 2025
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: NCCOM   Library: tcbn65gplustc
Wire Load Model Mode: segmented

  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_20__34_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__34_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_20__31_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__31_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_20__11_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__11_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_20__10_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__10_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_20__9_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__9_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_20__8_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__8_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_20__7_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__7_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_20__6_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__6_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_20__5_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__5_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_20__4_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__4_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_20__3_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__3_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_20__2_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__2_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_20__1_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__1_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_20__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_20__0_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_20__0_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_21__24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_21__24_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_21__24_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_21__22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_21__22_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_21__22_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_21__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_21__18_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_21__18_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_21__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_21__12_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_21__12_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_21__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_21__8_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_21__8_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_21__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_21__4_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_21__4_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_22__35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_22__35_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_22__35_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_22__31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_22__31_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_22__31_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_22__22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_22__22_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_22__22_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_22__21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_22__21_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_22__21_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_22__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_22__15_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_22__15_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_22__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_22__13_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_22__13_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_22__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_22__12_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_22__12_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_22__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_22__11_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_22__11_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_22__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_22__9_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_22__9_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_22__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_22__7_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_22__7_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_22__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_22__1_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_22__1_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_22__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_22__0_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_22__0_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_23__34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_23__34_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_23__34_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_23__32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_23__32_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_23__32_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_23__28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_23__28_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_23__28_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_23__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_23__10_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_23__10_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_23__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_23__7_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_23__7_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_23__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_23__3_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_23__3_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_23__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2487/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2921 (net)                   26        0.021               0.000      0.515 r
  U2488/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N251 (net)                    13        0.021               0.000      0.794 r
  U2540/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3469 (net)                   39        0.074               0.000      1.074 r
  memory_reg_23__0_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_23__0_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_28__34_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__34_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_28__31_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__31_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_28__11_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__11_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_28__10_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__10_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_28__9_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__9_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_28__8_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__8_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_28__7_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__7_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_28__6_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__6_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_28__5_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__5_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_28__4_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__4_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_28__3_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__3_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_28__2_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__2_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_28__1_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__1_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_28__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_28__0_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_28__0_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_29__24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_29__24_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_29__24_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_29__22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_29__22_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_29__22_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_29__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_29__18_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_29__18_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_29__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_29__12_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_29__12_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_29__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_29__8_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_29__8_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_29__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_29__4_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_29__4_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__35_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_30__35_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__35_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_30__31_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__31_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_30__22_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__22_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__21_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_30__21_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__21_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__15_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_30__15_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__15_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__13_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_30__13_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__13_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_30__12_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__12_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_30__11_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__11_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_30__9_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__9_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_30__7_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__7_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_30__1_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__1_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_30__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_30__0_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_30__0_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_31__34_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__34_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__32_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_31__32_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__32_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__28_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_31__28_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__28_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_31__10_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__10_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_31__7_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__7_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_31__3_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__3_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[3] (input port clocked by clk)
  Endpoint: memory_reg_31__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[3] (in)                                         0.010     0.001      0.201 f
  A[3] (net)                     3        0.002               0.000      0.201 f
  U2448/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1791 (net)                    2        0.002               0.000      0.218 r
  U2486/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1800 (net)                    4        0.003               0.000      0.253 f
  U2490/ZN (NR2D0)                                  0.456     0.262      0.515 r
  n2920 (net)                   26        0.021               0.000      0.515 r
  U2491/ZN (INR2D0)                                 0.441     0.279      0.794 r
  N247 (net)                    13        0.021               0.000      0.794 r
  U2541/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3477 (net)                   39        0.074               0.000      1.074 r
  memory_reg_31__0_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_31__0_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.334


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_52__34_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U2441/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U2442/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1792 (net)                    4        0.003               0.000      0.253 f
  U2483/ZN (NR2D0)                                  0.456     0.261      0.514 r
  n3201 (net)                   26        0.021               0.000      0.514 r
  U2484/ZN (INR2D0)                                 0.441     0.279      0.793 r
  N235 (net)                    13        0.021               0.000      0.793 r
  U2539/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3501 (net)                   39        0.074               0.000      1.074 r
  memory_reg_52__34_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_52__34_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.335


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_52__31_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U2441/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U2442/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1792 (net)                    4        0.003               0.000      0.253 f
  U2483/ZN (NR2D0)                                  0.456     0.261      0.514 r
  n3201 (net)                   26        0.021               0.000      0.514 r
  U2484/ZN (INR2D0)                                 0.441     0.279      0.793 r
  N235 (net)                    13        0.021               0.000      0.793 r
  U2539/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3501 (net)                   39        0.074               0.000      1.074 r
  memory_reg_52__31_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_52__31_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.335


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_52__11_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U2441/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U2442/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1792 (net)                    4        0.003               0.000      0.253 f
  U2483/ZN (NR2D0)                                  0.456     0.261      0.514 r
  n3201 (net)                   26        0.021               0.000      0.514 r
  U2484/ZN (INR2D0)                                 0.441     0.279      0.793 r
  N235 (net)                    13        0.021               0.000      0.793 r
  U2539/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3501 (net)                   39        0.074               0.000      1.074 r
  memory_reg_52__11_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_52__11_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.335


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_52__10_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U2441/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U2442/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1792 (net)                    4        0.003               0.000      0.253 f
  U2483/ZN (NR2D0)                                  0.456     0.261      0.514 r
  n3201 (net)                   26        0.021               0.000      0.514 r
  U2484/ZN (INR2D0)                                 0.441     0.279      0.793 r
  N235 (net)                    13        0.021               0.000      0.793 r
  U2539/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3501 (net)                   39        0.074               0.000      1.074 r
  memory_reg_52__10_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_52__10_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.335


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_52__9_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U2441/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U2442/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1792 (net)                    4        0.003               0.000      0.253 f
  U2483/ZN (NR2D0)                                  0.456     0.261      0.514 r
  n3201 (net)                   26        0.021               0.000      0.514 r
  U2484/ZN (INR2D0)                                 0.441     0.279      0.793 r
  N235 (net)                    13        0.021               0.000      0.793 r
  U2539/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3501 (net)                   39        0.074               0.000      1.074 r
  memory_reg_52__9_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_52__9_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.335


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_52__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U2441/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U2442/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1792 (net)                    4        0.003               0.000      0.253 f
  U2483/ZN (NR2D0)                                  0.456     0.261      0.514 r
  n3201 (net)                   26        0.021               0.000      0.514 r
  U2484/ZN (INR2D0)                                 0.441     0.279      0.793 r
  N235 (net)                    13        0.021               0.000      0.793 r
  U2539/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3501 (net)                   39        0.074               0.000      1.074 r
  memory_reg_52__8_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_52__8_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.335


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_52__7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U2441/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U2442/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1792 (net)                    4        0.003               0.000      0.253 f
  U2483/ZN (NR2D0)                                  0.456     0.261      0.514 r
  n3201 (net)                   26        0.021               0.000      0.514 r
  U2484/ZN (INR2D0)                                 0.441     0.279      0.793 r
  N235 (net)                    13        0.021               0.000      0.793 r
  U2539/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3501 (net)                   39        0.074               0.000      1.074 r
  memory_reg_52__7_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_52__7_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.335


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_52__6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U2441/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U2442/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1792 (net)                    4        0.003               0.000      0.253 f
  U2483/ZN (NR2D0)                                  0.456     0.261      0.514 r
  n3201 (net)                   26        0.021               0.000      0.514 r
  U2484/ZN (INR2D0)                                 0.441     0.279      0.793 r
  N235 (net)                    13        0.021               0.000      0.793 r
  U2539/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3501 (net)                   39        0.074               0.000      1.074 r
  memory_reg_52__6_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_52__6_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.335


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_52__5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U2441/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U2442/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1792 (net)                    4        0.003               0.000      0.253 f
  U2483/ZN (NR2D0)                                  0.456     0.261      0.514 r
  n3201 (net)                   26        0.021               0.000      0.514 r
  U2484/ZN (INR2D0)                                 0.441     0.279      0.793 r
  N235 (net)                    13        0.021               0.000      0.793 r
  U2539/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3501 (net)                   39        0.074               0.000      1.074 r
  memory_reg_52__5_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_52__5_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.335


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_52__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U2441/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U2442/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1792 (net)                    4        0.003               0.000      0.253 f
  U2483/ZN (NR2D0)                                  0.456     0.261      0.514 r
  n3201 (net)                   26        0.021               0.000      0.514 r
  U2484/ZN (INR2D0)                                 0.441     0.279      0.793 r
  N235 (net)                    13        0.021               0.000      0.793 r
  U2539/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3501 (net)                   39        0.074               0.000      1.074 r
  memory_reg_52__4_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_52__4_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.335


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_52__3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U2441/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U2442/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1792 (net)                    4        0.003               0.000      0.253 f
  U2483/ZN (NR2D0)                                  0.456     0.261      0.514 r
  n3201 (net)                   26        0.021               0.000      0.514 r
  U2484/ZN (INR2D0)                                 0.441     0.279      0.793 r
  N235 (net)                    13        0.021               0.000      0.793 r
  U2539/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3501 (net)                   39        0.074               0.000      1.074 r
  memory_reg_52__3_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_52__3_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.335


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_52__2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U2441/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U2442/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1792 (net)                    4        0.003               0.000      0.253 f
  U2483/ZN (NR2D0)                                  0.456     0.261      0.514 r
  n3201 (net)                   26        0.021               0.000      0.514 r
  U2484/ZN (INR2D0)                                 0.441     0.279      0.793 r
  N235 (net)                    13        0.021               0.000      0.793 r
  U2539/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3501 (net)                   39        0.074               0.000      1.074 r
  memory_reg_52__2_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_52__2_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.335


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_52__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U2441/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U2442/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1792 (net)                    4        0.003               0.000      0.253 f
  U2483/ZN (NR2D0)                                  0.456     0.261      0.514 r
  n3201 (net)                   26        0.021               0.000      0.514 r
  U2484/ZN (INR2D0)                                 0.441     0.279      0.793 r
  N235 (net)                    13        0.021               0.000      0.793 r
  U2539/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3501 (net)                   39        0.074               0.000      1.074 r
  memory_reg_52__1_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_52__1_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.335


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_52__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U2441/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U2442/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1792 (net)                    4        0.003               0.000      0.253 f
  U2483/ZN (NR2D0)                                  0.456     0.261      0.514 r
  n3201 (net)                   26        0.021               0.000      0.514 r
  U2484/ZN (INR2D0)                                 0.441     0.279      0.793 r
  N235 (net)                    13        0.021               0.000      0.793 r
  U2539/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3501 (net)                   39        0.074               0.000      1.074 r
  memory_reg_52__0_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_52__0_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.335


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_53__24_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U2441/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U2442/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1792 (net)                    4        0.003               0.000      0.253 f
  U2483/ZN (NR2D0)                                  0.456     0.261      0.514 r
  n3201 (net)                   26        0.021               0.000      0.514 r
  U2484/ZN (INR2D0)                                 0.441     0.279      0.793 r
  N235 (net)                    13        0.021               0.000      0.793 r
  U2539/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3501 (net)                   39        0.074               0.000      1.074 r
  memory_reg_53__24_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_53__24_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.335


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_53__22_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U2441/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U2442/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1792 (net)                    4        0.003               0.000      0.253 f
  U2483/ZN (NR2D0)                                  0.456     0.261      0.514 r
  n3201 (net)                   26        0.021               0.000      0.514 r
  U2484/ZN (INR2D0)                                 0.441     0.279      0.793 r
  N235 (net)                    13        0.021               0.000      0.793 r
  U2539/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3501 (net)                   39        0.074               0.000      1.074 r
  memory_reg_53__22_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_53__22_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.335


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_53__18_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U2441/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U2442/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1792 (net)                    4        0.003               0.000      0.253 f
  U2483/ZN (NR2D0)                                  0.456     0.261      0.514 r
  n3201 (net)                   26        0.021               0.000      0.514 r
  U2484/ZN (INR2D0)                                 0.441     0.279      0.793 r
  N235 (net)                    13        0.021               0.000      0.793 r
  U2539/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3501 (net)                   39        0.074               0.000      1.074 r
  memory_reg_53__18_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_53__18_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.335


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_53__12_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U2441/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U2442/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1792 (net)                    4        0.003               0.000      0.253 f
  U2483/ZN (NR2D0)                                  0.456     0.261      0.514 r
  n3201 (net)                   26        0.021               0.000      0.514 r
  U2484/ZN (INR2D0)                                 0.441     0.279      0.793 r
  N235 (net)                    13        0.021               0.000      0.793 r
  U2539/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3501 (net)                   39        0.074               0.000      1.074 r
  memory_reg_53__12_/E (EDFQD1)                     0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_53__12_/CP (EDFQD1)                              0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.335


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_53__8_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U2441/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U2442/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1792 (net)                    4        0.003               0.000      0.253 f
  U2483/ZN (NR2D0)                                  0.456     0.261      0.514 r
  n3201 (net)                   26        0.021               0.000      0.514 r
  U2484/ZN (INR2D0)                                 0.441     0.279      0.793 r
  N235 (net)                    13        0.021               0.000      0.793 r
  U2539/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3501 (net)                   39        0.074               0.000      1.074 r
  memory_reg_53__8_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_53__8_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.335


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_53__4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U2441/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U2442/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1792 (net)                    4        0.003               0.000      0.253 f
  U2483/ZN (NR2D0)                                  0.456     0.261      0.514 r
  n3201 (net)                   26        0.021               0.000      0.514 r
  U2484/ZN (INR2D0)                                 0.441     0.279      0.793 r
  N235 (net)                    13        0.021               0.000      0.793 r
  U2539/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3501 (net)                   39        0.074               0.000      1.074 r
  memory_reg_53__4_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_53__4_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.335


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_54__1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U2441/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U2442/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1792 (net)                    4        0.003               0.000      0.253 f
  U2483/ZN (NR2D0)                                  0.456     0.261      0.514 r
  n3201 (net)                   26        0.021               0.000      0.514 r
  U2484/ZN (INR2D0)                                 0.441     0.279      0.793 r
  N235 (net)                    13        0.021               0.000      0.793 r
  U2539/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3501 (net)                   39        0.074               0.000      1.074 r
  memory_reg_54__1_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_54__1_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.335


  Startpoint: A[1] (input port clocked by clk)
  Endpoint: memory_reg_54__0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  sram_w16_out       ZeroWireload          tcbn65gplustc

  Point                        Fanout       Cap     Trans      Incr       Path
  -------------------------------------------------------------------------------
  clock clk (rise edge)                                       0.000      0.000
  clock network delay (ideal)                                 0.000      0.000
  input external delay                                        0.200      0.200 f
  A[1] (in)                                         0.010     0.001      0.201 f
  A[1] (net)                     3        0.002               0.000      0.201 f
  U2441/ZN (INVD0)                                  0.024     0.017      0.218 r
  n1795 (net)                    2        0.002               0.000      0.218 r
  U2442/ZN (CKND2D0)                                0.046     0.034      0.253 f
  n1792 (net)                    4        0.003               0.000      0.253 f
  U2483/ZN (NR2D0)                                  0.456     0.261      0.514 r
  n3201 (net)                   26        0.021               0.000      0.514 r
  U2484/ZN (INR2D0)                                 0.441     0.279      0.793 r
  N235 (net)                    13        0.021               0.000      0.793 r
  U2539/Z (BUFFD1)                                  0.449     0.280      1.074 r
  n3501 (net)                   39        0.074               0.000      1.074 r
  memory_reg_54__0_/E (EDFQD1)                      0.449     0.000      1.074 r
  data arrival time                                                      1.074

  clock clk (rise edge)                                       3.500      3.500
  clock network delay (ideal)                                 0.000      3.500
  memory_reg_54__0_/CP (EDFQD1)                               0.000      3.500 r
  library setup time                                         -0.091      3.409
  data required time                                                     3.409
  -------------------------------------------------------------------------------
  data required time                                                     3.409
  data arrival time                                                     -1.074
  -------------------------------------------------------------------------------
  slack (MET)                                                            2.335


1
