
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000355                       # Number of seconds simulated
sim_ticks                                   354513500                       # Number of ticks simulated
final_tick                               2261608513000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               47511291                       # Simulator instruction rate (inst/s)
host_op_rate                                 47509734                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              142887847                       # Simulator tick rate (ticks/s)
host_mem_usage                                 769964                       # Number of bytes of host memory used
host_seconds                                     2.48                       # Real time elapsed on the host
sim_insts                                   117871014                       # Number of instructions simulated
sim_ops                                     117871014                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst          704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data          384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data         2432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total              6720                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total         3904                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks         5376                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total           5376                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data           38                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total                105                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks           84                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total                84                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      1985820                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data      1083175                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst       361058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst      8665396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      6860105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             18955555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      1985820                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       361058                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst      8665396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total        11012275                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       15164444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            15164444                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       15164444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      1985820                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data      1083175                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       361058                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst      8665396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      6860105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            34119998                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data         2176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data         1472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        65984                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total             70208                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total          576                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks        76544                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total          76544                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data           34                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data           23                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         1031                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               1097                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         1196                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              1196                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst      1444233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data      6137989                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data      4152169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst       180529                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data    186125493                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            198040413                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst      1444233                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst       180529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         1624762                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      215912793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           215912793                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      215912793                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst      1444233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data      6137989                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data      4152169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst       180529                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data    186125493                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           413953206                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138920000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151179500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61937500     75.50%     75.50% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.50%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5021                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.413271                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64927                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5021                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.931089                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.610834                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.802436                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048068                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921489                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969557                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130022                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130022                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30562                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30562                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25645                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25645                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          514                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          514                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          570                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          570                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56207                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56207                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56207                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56207                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2868                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2868                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2191                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2191                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           98                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           98                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           41                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           41                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5059                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5059                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5059                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5059                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33430                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33430                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27836                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27836                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61266                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61266                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61266                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61266                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085791                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085791                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.078711                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.078711                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.160131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.160131                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.067103                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.067103                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.082574                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.082574                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.082574                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.082574                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3265                       # number of writebacks
system.cpu0.dcache.writebacks::total             3265                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2482                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971959                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338072                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2482                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.209508                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.614630                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.357329                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051982                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947964                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334575                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334575                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163563                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163563                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163563                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163563                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163563                       # number of overall hits
system.cpu0.icache.overall_hits::total         163563                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2483                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2483                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2483                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2483                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2483                       # number of overall misses
system.cpu0.icache.overall_misses::total         2483                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166046                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166046                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166046                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166046                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166046                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014954                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014954                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014954                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014954                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014954                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014954                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2482                       # number of writebacks
system.cpu0.icache.writebacks::total             2482                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351563000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357349000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.44%      5.44% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.20% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1018627000     93.80%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2113                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.285254                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49019                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2113                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.198770                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.282598                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   370.002656                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170474                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722661                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893135                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78632                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78632                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22218                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22218                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12767                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12767                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          438                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          438                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          453                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          453                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34985                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34985                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34985                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34985                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1572                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1572                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          682                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          682                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           39                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           39                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           23                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2254                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2254                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2254                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2254                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066078                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066078                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050710                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050710                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.081761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.081761                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.048319                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.048319                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060528                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060528                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060528                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060528                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1008                       # number of writebacks
system.cpu1.dcache.writebacks::total             1008                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.804020                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.369423                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.434597                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375722                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623896                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357085500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357250000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          274.193743                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   273.044352                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149391                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.533290                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.535535                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          266                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          266                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.519531                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551034500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560467500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         509942500     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12776                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.438198                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             159031                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12776                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.447636                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.286664                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.151534                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.334544                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621390                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.955934                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          455                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355488                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355488                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        75990                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          75990                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79880                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79880                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1158                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1134                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1134                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155870                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155870                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155870                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155870                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5869                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5869                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6995                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6995                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          132                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          132                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          150                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12864                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12864                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12864                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12864                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071696                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071696                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.080518                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.080518                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.102326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.102326                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.116822                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.116822                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.076238                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.076238                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.076238                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.076238                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8472                       # number of writebacks
system.cpu3.dcache.writebacks::total             8472                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871187                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.381416                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.489770                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401136                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598613                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         22150                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        11324                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         1306                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            2858                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         2832                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops           26                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp               8329                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         4273                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         3045                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             2330                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              158                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             64                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             222                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              2715                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             2715                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           3752                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq          4577                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         7102                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        15053                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         3447                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side         6588                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  32190                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       295616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       531792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       139392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       208408                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 1175208                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                             9487                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             31513                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.181449                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.388185                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   25829     81.96%     81.96% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    5650     17.93%     99.89% # Request fanout histogram
system.l2bus0.snoop_fanout::2                      34      0.11%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               31513                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         34473                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        17159                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         1281                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops             578                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          557                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops           21                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              10276                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  5                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 5                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         8473                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3421                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             3879                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              126                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            153                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             279                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              6871                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             6871                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           4271                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          6005                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side        11963                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        38651                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  50635                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       492288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side      1366048                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1858664                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                             5122                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             39124                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.076526                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.267853                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   36151     92.40%     92.40% # Request fanout histogram
system.l2bus1.snoop_fanout::1                    2952      7.55%     99.95% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      21      0.05%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               39124                       # Request fanout histogram
system.l2cache0.tags.replacements                1511                       # number of replacements
system.l2cache0.tags.tagsinuse           31365.042553                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                105119                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                1511                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               69.569159                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks 15034.522642                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst  5539.493655                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data  6865.689528                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst  1382.657720                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data  1452.173584                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    17.197004                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   740.854596                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst     2.601029                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   329.852796                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.458817                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.169052                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.209524                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.042195                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.044317                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.000525                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.022609                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.000079                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.010066                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.957185                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        30916                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         8223                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3        15415                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4         7278                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.943481                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              171003                       # Number of tag accesses
system.l2cache0.tags.data_accesses             171003                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         4273                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         4273                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         3045                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         3045                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              3                       # number of UpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data         1846                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data          610                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            2456                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         2464                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         1265                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         3729                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         1879                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         1067                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         2946                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         2464                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         3725                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         1265                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         1677                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               9131                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         2464                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         3725                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         1265                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         1677                       # number of overall hits
system.l2cache0.overall_hits::total              9131                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          110                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data           26                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          136                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           36                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           14                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           50                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data          232                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data           26                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total           258                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst           19                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst            4                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total           23                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         1042                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          491                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         1533                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst           19                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         1274                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data          517                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             1814                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst           19                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         1274                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst            4                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data          517                       # number of overall misses
system.l2cache0.overall_misses::total            1814                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         4273                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         4273                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         3045                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         3045                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          110                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          139                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           36                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           50                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         2078                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          636                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         2714                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         2483                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         3752                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         2921                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         1558                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         4479                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         2483                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         4999                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         2194                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          10945                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         2483                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         4999                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         2194                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         10945                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.896552                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.978417                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.111646                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.040881                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.095063                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.007652                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.003152                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.006130                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.356727                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.315148                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.342264                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.007652                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.254851                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.003152                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.235643                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.165738                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.007652                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.254851                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.003152                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.235643                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.165738                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks            892                       # number of writebacks
system.l2cache0.writebacks::total                 892                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                 868                       # number of replacements
system.l2cache1.tags.tagsinuse           30150.974638                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                  6156                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                 868                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                7.092166                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks 15478.758667                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst  5479.772673                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data  6034.052525                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst  1761.862809                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data  1303.174160                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data     0.574513                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst    24.524651                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data    68.254641                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.472374                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.167229                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.184145                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.053768                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.039770                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.000018                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.000748                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.002083                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.920135                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        30579                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          854                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         3245                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         5266                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3        15296                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         5918                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.933197                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              274467                       # Number of tag accesses
system.l2cache1.tags.data_accesses             274467                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         8473                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         8473                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3421                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3421                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data         5147                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total            5147                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst         4222                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         4222                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data         5557                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         5558                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst         4222                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data        10704                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total              14927                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.data            1                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst         4222                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data        10704                       # number of overall hits
system.l2cache1.overall_hits::total             14927                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data          123                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          125                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data          149                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          151                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data         1724                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          1724                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst           49                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total           49                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data          439                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total          440                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst           49                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data         2163                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             2213                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst           49                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data         2163                       # number of overall misses
system.l2cache1.overall_misses::total            2213                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         8473                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         8473                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3421                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3421                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data          124                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          126                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data          149                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          151                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         6871                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data         5996                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         5998                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.data            2                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data        12867                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          17140                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data            2                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data        12867                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         17140                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.991935                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.992063                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.250910                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.250910                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.011473                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.011473                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.073215                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.073358                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.500000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.011473                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.168104                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.129113                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.500000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.011473                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.168104                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.129113                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks            369                       # number of writebacks
system.l2cache1.writebacks::total                 369                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              1764                       # Transaction distribution
system.membus0.trans_dist::WriteReq                10                       # Transaction distribution
system.membus0.trans_dist::WriteResp               10                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty          908                       # Transaction distribution
system.membus0.trans_dist::CleanEvict             653                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             185                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           175                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            325                       # Transaction distribution
system.membus0.trans_dist::ReadExReq              245                       # Transaction distribution
system.membus0.trans_dist::ReadExResp             244                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         1764                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port          517                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side         4905                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total         5432                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          841                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           10                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total          851                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                  6283                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port         8576                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       163328                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       171944                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        14720                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           40                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total        14760                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 186704                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                            8203                       # Total snoops (count)
system.membus0.snoop_fanout::samples            11394                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.634018                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.481726                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                   4170     36.60%     36.60% # Request fanout histogram
system.membus0.snoop_fanout::3                   7224     63.40%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              11394                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              1985                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 5                       # Transaction distribution
system.membus1.trans_dist::WriteResp                5                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         1210                       # Transaction distribution
system.membus1.trans_dist::CleanEvict             531                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             463                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           180                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            626                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             1775                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            1774                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         1985                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port         4787                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          963                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total         5750                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port         4789                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total         4789                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 10539                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       138880                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        14760                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       153640                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       164416                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       164416                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                 318056                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                             832                       # Total snoops (count)
system.membus1.snoop_fanout::samples             7142                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.105293                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.306952                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                   6390     89.47%     89.47% # Request fanout histogram
system.membus1.snoop_fanout::2                    752     10.53%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total               7142                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         2236                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    13.983697                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           74                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         2236                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.033095                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     8.701031                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.017418                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     1.828597                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.012533                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     3.424118                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.543814                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.001089                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.114287                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000783                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.214007                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.873981                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses        26496                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses        26496                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks          824                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total          824                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          121                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           23                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          144                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data           15                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           24                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data          212                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total          232                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst            8                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         1005                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          481                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         1496                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst            8                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         1217                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data          501                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         1728                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst            8                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         1217                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data          501                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         1728                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks          824                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total          824                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          121                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          144                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data          212                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total          232                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         1005                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          481                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         1496                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst            8                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         1217                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data          501                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         1728                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst            8                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         1217                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data          501                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         1728                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks          831                       # number of writebacks
system.numa_caches_downward0.writebacks::total          831                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements          107                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.904373                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           98                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs          107                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.915888                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     2.406453                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu3.inst     2.939602                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu3.data     0.122308                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     6.315772                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     2.120238                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.150403                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu3.inst     0.183725                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu3.data     0.007644                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.394736                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.132515                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.869023                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses         5158                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses         5158                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks           14                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total           14                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data           10                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data          109                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          109                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total            6                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst           48                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data          162                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total          210                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data          168                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total          216                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data          168                       # number of overall misses
system.numa_caches_downward1.overall_misses::total          216                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks           14                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total           14                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst           48                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data          162                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total          210                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst           48                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data          168                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total          216                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst           48                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data          168                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total          216                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks           17                       # number of writebacks
system.numa_caches_downward1.writebacks::total           17                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements          107                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.459706                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          101                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs          107                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.943925                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     1.560361                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu3.inst     3.331243                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu3.data     0.122308                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     6.491767                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     1.954027                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.097523                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu3.inst     0.208203                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu3.data     0.007644                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.405735                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.122127                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.841232                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses         5183                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses         5183                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks           17                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total           17                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data            2                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            2                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data            2                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            2                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data           10                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data          109                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          109                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data            6                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total            6                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst           48                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data          160                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total          208                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst           48                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data          166                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total          214                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst           48                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data          166                       # number of overall misses
system.numa_caches_upward0.overall_misses::total          214                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks           17                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total           17                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          109                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total            6                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst           48                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data          162                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total          210                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst           48                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data          168                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total          216                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst           48                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data          168                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total          216                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.987654                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.990476                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.988095                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.990741                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.988095                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.990741                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks           16                       # number of writebacks
system.numa_caches_upward0.writebacks::total           16                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         2247                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    13.404284                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           71                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         2247                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.031598                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     6.832882                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.013133                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     1.924079                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.012404                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     4.621785                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.427055                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.000821                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.120255                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000775                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.288862                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.837768                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses        26559                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses        26559                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks          831                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total          831                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data          121                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           23                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          144                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data           15                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           24                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data          212                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data           20                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total          232                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst            8                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         1005                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          481                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         1496                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst            8                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         1217                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data          501                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         1728                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst            8                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         1217                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data          501                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         1728                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks          831                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total          831                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data          121                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           23                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          144                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           24                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data          212                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data           20                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total          232                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         1005                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          481                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         1496                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst            8                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         1217                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data          501                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         1728                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst            8                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         1217                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data          501                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         1728                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks          841                       # number of writebacks
system.numa_caches_upward1.writebacks::total          841                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33928                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8144                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28429                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4585                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62357                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12729                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301665                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             165934                       # Number of instructions committed
system.switch_cpus0.committedOps               165934                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160127                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17154                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160127                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220826                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112900                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62621                       # number of memory refs
system.switch_cpus0.num_load_insts              34132                       # Number of load instructions
system.switch_cpus0.num_store_insts             28489                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      230978.945317                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70686.054683                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234320                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765680                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22552                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2862      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95899     57.75%     59.48% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35092     21.13%     80.73% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28769     17.33%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166046                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522809948                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655350175.264050                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867459772.735950                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191797                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808203                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522809834                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520456021.205792                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2353812.794207                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523217027                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644276690.923705                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2878940336.076295                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636481                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363519                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           1706                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              5                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             5                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty          848                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict          540                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          166                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          138                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          287                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq           239                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp          238                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         1706                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side         4912                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total         4912                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          966                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total          966                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total               5878                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       163776                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       163776                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        14952                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total        14952                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              178728                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                         6692                       # Total snoops (count)
system.system_bus.snoop_fanout::samples          9275                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.607332                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.488370                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1                3642     39.27%     39.27% # Request fanout histogram
system.system_bus.snoop_fanout::2                5633     60.73%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total            9275                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  4.195427                       # Number of seconds simulated
sim_ticks                                4195427493500                       # Number of ticks simulated
final_tick                               6457392471500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 642015                       # Simulator instruction rate (inst/s)
host_op_rate                                   642015                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              316333193                       # Simulator tick rate (ticks/s)
host_mem_usage                                 788396                       # Number of bytes of host memory used
host_seconds                                 13262.69                       # Real time elapsed on the host
sim_insts                                  8514836845                       # Number of instructions simulated
sim_ops                                    8514836845                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst        52096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data        30272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        22656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data        28928                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst      2097920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data      5584384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst       157504                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data        28352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::tsunami.ide         4032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total           8006144                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst        52096                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        22656                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst      2097920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst       157504                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total      2330176                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      7063936                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        7063936                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst          814                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data          473                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          354                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data          452                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst        32780                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data        87256                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst         2461                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          443                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::tsunami.ide           63                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             125096                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       110374                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            110374                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst        12417                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data         7215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst         5400                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data         6895                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst       500049                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data      1331064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst        37542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data         6758                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::tsunami.ide            961                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              1908302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst        12417                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst         5400                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst       500049                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst        37542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total          555408                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        1683723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             1683723                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        1683723                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst        12417                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data         7215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst         5400                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data         6895                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst       500049                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data      1331064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst        37542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data         6758                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::tsunami.ide           961                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total             3592025                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        41280                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data       181056                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst         5312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data        82944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst       203328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data    948527424                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst         2368                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data       118464                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide     21708160                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         970870336                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        41280                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst         5312                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst       203328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst         2368                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       252288                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    592089920                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      592089920                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst          645                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data         2829                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst           83                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data         1296                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst         3177                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data     14820741                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         1851                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide       339190                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           15169849                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      9251405                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           9251405                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst         9839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data        43156                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst         1266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data        19770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst        48464                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    226086001                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst          564                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data        28236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide        5174243                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            231411540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst         9839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst         1266                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst        48464                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst          564                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           60134                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      141127435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           141127435                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      141127435                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst         9839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data        43156                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst         1266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data        19770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst        48464                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    226086001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst          564                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data        28236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide       5174243                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           372538974                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                    4390                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     91419                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   19128     24.10%     24.10% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    369      0.47%     24.57% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   4296      5.41%     29.98% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     89      0.11%     30.10% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  55472     69.90%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               79354                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    19121     44.56%     44.56% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     369      0.86%     45.42% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    4296     10.01%     55.44% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      89      0.21%     55.64% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   19032     44.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                42907                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            4191913294500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               27675000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              210504000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               14589500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             3468329500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        4195634392500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999634                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.343092                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.540704                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         4      8.89%      8.89% # number of syscalls executed
system.cpu0.kern.syscall::6                         5     11.11%     20.00% # number of syscalls executed
system.cpu0.kern.syscall::17                        3      6.67%     26.67% # number of syscalls executed
system.cpu0.kern.syscall::20                        2      4.44%     31.11% # number of syscalls executed
system.cpu0.kern.syscall::24                        2      4.44%     35.56% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      2.22%     37.78% # number of syscalls executed
system.cpu0.kern.syscall::45                        9     20.00%     57.78% # number of syscalls executed
system.cpu0.kern.syscall::47                        2      4.44%     62.22% # number of syscalls executed
system.cpu0.kern.syscall::48                        1      2.22%     64.44% # number of syscalls executed
system.cpu0.kern.syscall::54                        1      2.22%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::58                        1      2.22%     68.89% # number of syscalls executed
system.cpu0.kern.syscall::59                        1      2.22%     71.11% # number of syscalls executed
system.cpu0.kern.syscall::71                        8     17.78%     88.89% # number of syscalls executed
system.cpu0.kern.syscall::73                        2      4.44%     93.33% # number of syscalls executed
system.cpu0.kern.syscall::74                        2      4.44%     97.78% # number of syscalls executed
system.cpu0.kern.syscall::87                        1      2.22%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    45                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    4      0.00%      0.00% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  179      0.21%      0.22% # number of callpals executed
system.cpu0.kern.callpal::tbi                       3      0.00%      0.22% # number of callpals executed
system.cpu0.kern.callpal::swpipl                69611     83.35%     83.58% # number of callpals executed
system.cpu0.kern.callpal::rdps                   8608     10.31%     93.88% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.00%     93.88% # number of callpals executed
system.cpu0.kern.callpal::rti                    4989      5.97%     99.86% # number of callpals executed
system.cpu0.kern.callpal::callsys                  74      0.09%     99.95% # number of callpals executed
system.cpu0.kern.callpal::imb                      45      0.05%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 83514                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             5170                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                231                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                231                      
system.cpu0.kern.mode_good::user                  231                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.044681                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.085540                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel        1995660500     87.66%     87.66% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user           280911500     12.34%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     179                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            37774                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          469.163340                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2593603                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            37774                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            68.661063                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   469.163340                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.916335                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.916335                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          441                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          7376851                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         7376851                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2287517                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2287517                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      1261639                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1261639                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        30369                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        30369                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        28993                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        28993                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      3549156                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3549156                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      3549156                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3549156                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        35875                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        35875                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data        17371                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        17371                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data         1436                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1436                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         2398                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2398                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        53246                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         53246                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        53246                       # number of overall misses
system.cpu0.dcache.overall_misses::total        53246                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2323392                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2323392                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      1279010                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1279010                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        31805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        31805                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        31391                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        31391                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      3602402                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3602402                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      3602402                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3602402                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.015441                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.015441                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.013582                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.013582                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.045150                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.045150                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.076391                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.076391                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.014781                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.014781                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.014781                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.014781                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        17796                       # number of writebacks
system.cpu0.dcache.writebacks::total            17796                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements            56131                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999749                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7746818                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            56131                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           138.013183                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999749                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           46                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          445                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         21415751                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        21415751                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10623613                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10623613                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10623613                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10623613                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10623613                       # number of overall hits
system.cpu0.icache.overall_hits::total       10623613                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst        56175                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        56175                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst        56175                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         56175                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst        56175                       # number of overall misses
system.cpu0.icache.overall_misses::total        56175                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10679788                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10679788                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10679788                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10679788                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10679788                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10679788                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.005260                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.005260                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.005260                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.005260                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.005260                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.005260                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks        56131                       # number of writebacks
system.cpu0.icache.writebacks::total            56131                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                    4385                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     78079                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   17881     26.35%     26.35% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   4296      6.33%     32.68% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     88      0.13%     32.81% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  45600     67.19%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               67865                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    17878     44.64%     44.64% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    4296     10.73%     55.36% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      88      0.22%     55.58% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   17790     44.42%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                40052                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            4192926248500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              210504000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               14423500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             2272633000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        4195423809000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                 0.999832                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.390132                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.590172                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      2.86%      2.86% # number of syscalls executed
system.cpu1.kern.syscall::3                         4     11.43%     14.29% # number of syscalls executed
system.cpu1.kern.syscall::6                         3      8.57%     22.86% # number of syscalls executed
system.cpu1.kern.syscall::17                        1      2.86%     25.71% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      2.86%     28.57% # number of syscalls executed
system.cpu1.kern.syscall::23                        1      2.86%     31.43% # number of syscalls executed
system.cpu1.kern.syscall::24                        1      2.86%     34.29% # number of syscalls executed
system.cpu1.kern.syscall::33                        1      2.86%     37.14% # number of syscalls executed
system.cpu1.kern.syscall::45                        5     14.29%     51.43% # number of syscalls executed
system.cpu1.kern.syscall::47                        1      2.86%     54.29% # number of syscalls executed
system.cpu1.kern.syscall::60                        2      5.71%     60.00% # number of syscalls executed
system.cpu1.kern.syscall::71                        9     25.71%     85.71% # number of syscalls executed
system.cpu1.kern.syscall::74                        3      8.57%     94.29% # number of syscalls executed
system.cpu1.kern.syscall::132                       1      2.86%     97.14% # number of syscalls executed
system.cpu1.kern.syscall::136                       1      2.86%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    35                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    4      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  110      0.15%      0.16% # number of callpals executed
system.cpu1.kern.callpal::tbi                       4      0.01%      0.16% # number of callpals executed
system.cpu1.kern.callpal::swpipl                58961     81.60%     81.76% # number of callpals executed
system.cpu1.kern.callpal::rdps                   8600     11.90%     93.66% # number of callpals executed
system.cpu1.kern.callpal::wrusp                     1      0.00%     93.66% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.00%     93.66% # number of callpals executed
system.cpu1.kern.callpal::rti                    4520      6.26%     99.92% # number of callpals executed
system.cpu1.kern.callpal::callsys                  46      0.06%     99.98% # number of callpals executed
system.cpu1.kern.callpal::imb                      13      0.02%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 72260                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              239                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                133                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               4392                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                141                      
system.cpu1.kern.mode_good::user                  133                      
system.cpu1.kern.mode_good::idle                    8                      
system.cpu1.kern.mode_switch_good::kernel     0.589958                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.001821                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.059194                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         269722000      0.01%      0.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           160152000      0.00%      0.01% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        3783506604500     99.99%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     110                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            36275                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          442.911485                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            1605951                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            36275                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            44.271564                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   442.911485                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.865061                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.865061                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          444                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          5287941                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         5287941                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1623246                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1623246                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       909734                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        909734                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15496                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15496                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        14523                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        14523                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2532980                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2532980                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2532980                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2532980                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        43331                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        43331                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data        10220                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        10220                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          509                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          509                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         1417                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1417                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        53551                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         53551                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        53551                       # number of overall misses
system.cpu1.dcache.overall_misses::total        53551                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1666577                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1666577                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       919954                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       919954                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16005                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15940                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15940                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2586531                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2586531                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2586531                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2586531                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.026000                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.026000                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.011109                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.011109                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.031803                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.031803                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.088896                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.088896                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.020704                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.020704                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.020704                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.020704                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10794                       # number of writebacks
system.cpu1.dcache.writebacks::total            10794                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            40659                       # number of replacements
system.cpu1.icache.tags.tagsinuse          510.998766                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4169223                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            40659                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           102.541209                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.000014                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   510.998752                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.998044                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998044                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         15619335                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        15619335                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      7748661                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        7748661                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      7748661                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         7748661                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      7748661                       # number of overall hits
system.cpu1.icache.overall_hits::total        7748661                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        40671                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        40671                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        40671                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         40671                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        40671                       # number of overall misses
system.cpu1.icache.overall_misses::total        40671                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      7789332                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      7789332                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      7789332                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      7789332                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      7789332                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      7789332                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.005221                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005221                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.005221                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005221                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.005221                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005221                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        40659                       # number of writebacks
system.cpu1.icache.writebacks::total            40659                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1254                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                   6777005                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  102407     40.98%     40.98% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    376      0.15%     41.13% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   4296      1.72%     42.85% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      4      0.00%     42.85% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 142822     57.15%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              249905                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   102405     48.88%     48.88% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     376      0.18%     49.06% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    4296      2.05%     51.12% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       4      0.00%     51.12% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  102401     48.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               209482                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            4182707010500     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21               26884000      0.00%     99.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              210504000      0.01%     99.70% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 553000      0.00%     99.70% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            12689486000      0.30%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        4195634437500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.999980                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.716983                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.838247                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                      2469     82.05%     82.05% # number of syscalls executed
system.cpu2.kern.syscall::4                        15      0.50%     82.55% # number of syscalls executed
system.cpu2.kern.syscall::6                        52      1.73%     84.28% # number of syscalls executed
system.cpu2.kern.syscall::15                        1      0.03%     84.31% # number of syscalls executed
system.cpu2.kern.syscall::17                      308     10.24%     94.55% # number of syscalls executed
system.cpu2.kern.syscall::45                      105      3.49%     98.04% # number of syscalls executed
system.cpu2.kern.syscall::48                        3      0.10%     98.14% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.03%     98.17% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      0.03%     98.21% # number of syscalls executed
system.cpu2.kern.syscall::60                        1      0.03%     98.24% # number of syscalls executed
system.cpu2.kern.syscall::71                       40      1.33%     99.57% # number of syscalls executed
system.cpu2.kern.syscall::73                        6      0.20%     99.77% # number of syscalls executed
system.cpu2.kern.syscall::74                        3      0.10%     99.87% # number of syscalls executed
system.cpu2.kern.syscall::136                       1      0.03%     99.90% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      0.03%     99.93% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      0.03%     99.97% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      0.03%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  3009                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  264      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  559      0.01%      0.02% # number of callpals executed
system.cpu2.kern.callpal::tbi                      12      0.00%      0.02% # number of callpals executed
system.cpu2.kern.callpal::swpipl               206367      4.24%      4.26% # number of callpals executed
system.cpu2.kern.callpal::rdps                  10557      0.22%      4.47% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%      4.47% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%      4.47% # number of callpals executed
system.cpu2.kern.callpal::rti                   38862      0.80%      5.27% # number of callpals executed
system.cpu2.kern.callpal::callsys                3040      0.06%      5.33% # number of callpals executed
system.cpu2.kern.callpal::imb                       6      0.00%      5.33% # number of callpals executed
system.cpu2.kern.callpal::rdunique            4607796     94.67%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total               4867466                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            39420                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              38533                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              38532                      
system.cpu2.kern.mode_good::user                38533                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.977473                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.988609                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       78859063500      1.88%      1.88% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        4117553903000     98.12%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     559                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         93764856                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.637025                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         3117760836                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         93764856                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            33.250847                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.005363                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.631662                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.000010                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999281                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999291                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          169                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          336                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       6517070024                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      6517070024                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data   1970738646                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     1970738646                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data   1111849120                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total    1111849120                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data     17591500                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total     17591500                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data     17688140                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total     17688140                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data   3082587766                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      3082587766                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data   3082587766                       # number of overall hits
system.cpu2.dcache.overall_hits::total     3082587766                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     51122737                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     51122737                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data     42555118                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     42555118                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data       100424                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total       100424                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         1911                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         1911                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     93677855                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      93677855                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     93677855                       # number of overall misses
system.cpu2.dcache.overall_misses::total     93677855                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data   2021861383                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   2021861383                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data   1154404238                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total   1154404238                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data     17691924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total     17691924                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data     17690051                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total     17690051                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data   3176265621                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   3176265621                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data   3176265621                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   3176265621                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.025285                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.025285                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.036863                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.036863                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.005676                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.005676                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000108                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000108                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.029493                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.029493                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.029493                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.029493                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks     82610462                       # number of writebacks
system.cpu2.dcache.writebacks::total         82610462                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements          2849632                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999994                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         8242195998                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          2849632                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2892.372067                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     0.010818                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.989175                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.000021                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999979                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          302                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          166                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      16747887466                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     16747887466                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   8369669282                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     8369669282                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   8369669282                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      8369669282                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   8369669282                       # number of overall hits
system.cpu2.icache.overall_hits::total     8369669282                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst      2849634                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      2849634                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst      2849634                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       2849634                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst      2849634                       # number of overall misses
system.cpu2.icache.overall_misses::total      2849634                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   8372518916                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   8372518916                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   8372518916                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   8372518916                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   8372518916                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   8372518916                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000340                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000340                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000340                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000340                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000340                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000340                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks      2849632                       # number of writebacks
system.cpu2.icache.writebacks::total          2849632                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    4392                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     76507                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   17652     26.11%     26.11% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   4296      6.35%     32.46% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    181      0.27%     32.73% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  45483     67.27%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               67612                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    17650     44.38%     44.38% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    4296     10.80%     55.18% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     181      0.46%     55.63% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   17645     44.37%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                39772                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            4193131045000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              210504000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               21555500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             2267473500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        4195630578000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.999887                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.387947                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.588239                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::48                        1     50.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     50.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     2                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    2      0.00%      0.00% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  123      0.17%      0.17% # number of callpals executed
system.cpu3.kern.callpal::tbi                       7      0.01%      0.18% # number of callpals executed
system.cpu3.kern.callpal::swpipl                58804     81.70%     81.88% # number of callpals executed
system.cpu3.kern.callpal::rdps                   8596     11.94%     93.82% # number of callpals executed
system.cpu3.kern.callpal::rti                    4419      6.14%     99.96% # number of callpals executed
system.cpu3.kern.callpal::callsys                  11      0.02%     99.98% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      0.00%     99.98% # number of callpals executed
system.cpu3.kern.callpal::rdunique                 15      0.02%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 71978                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             4542                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 28                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 28                      
system.cpu3.kern.mode_good::user                   28                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.006165                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.012254                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       10021232000     99.98%     99.98% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             2258000      0.02%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     123                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            21172                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          483.528813                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1318989                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            21172                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            62.298744                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   483.528813                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.944392                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.944392                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          446                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          4821369                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         4821369                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1498461                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1498461                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       826881                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        826881                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        13681                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        13681                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        12590                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        12590                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      2325342                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         2325342                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      2325342                       # number of overall hits
system.cpu3.dcache.overall_hits::total        2325342                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        33189                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        33189                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5999                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5999                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          397                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          397                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         1415                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         1415                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        39188                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         39188                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        39188                       # number of overall misses
system.cpu3.dcache.overall_misses::total        39188                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1531650                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1531650                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       832880                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       832880                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        14078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        14078                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        14005                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        14005                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      2364530                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      2364530                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      2364530                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      2364530                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021669                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021669                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.007203                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.007203                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.028200                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.028200                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.101035                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.101035                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.016573                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.016573                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.016573                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.016573                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         3121                       # number of writebacks
system.cpu3.dcache.writebacks::total             3121                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements            34365                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            3362778                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            34365                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            97.854736                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          496                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses         14278745                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses        14278745                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      7087825                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        7087825                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      7087825                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         7087825                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      7087825                       # number of overall hits
system.cpu3.icache.overall_hits::total        7087825                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst        34365                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        34365                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst        34365                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         34365                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst        34365                       # number of overall misses
system.cpu3.icache.overall_misses::total        34365                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      7122190                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      7122190                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      7122190                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      7122190                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      7122190                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      7122190                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.004825                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004825                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.004825                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004825                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.004825                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004825                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks        34365                       # number of writebacks
system.cpu3.icache.writebacks::total            34365                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                      4096                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           1                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                2900                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 24010752                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       2962                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 7056                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7056                       # Transaction distribution
system.iobus.trans_dist::WriteReq              400921                       # Transaction distribution
system.iobus.trans_dist::WriteResp             400921                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        38458                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          540                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         2950                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         3740                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio        18048                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        63736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       752218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       752218                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  815954                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       153832                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio         2160                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         4058                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         1870                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio        10152                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       172072                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     24021864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     24021864                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 24193936                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               376109                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               376109                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              3384981                       # Number of tag accesses
system.iocache.tags.data_accesses             3384981                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          941                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              941                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       375168                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       375168                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          941                       # number of demand (read+write) misses
system.iocache.demand_misses::total               941                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          941                       # number of overall misses
system.iocache.overall_misses::total              941                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          941                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            941                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       375168                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       375168                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          941                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             941                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          941                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            941                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          375184                       # number of writebacks
system.iocache.writebacks::total               375184                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests        380242                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests       191875                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests        72237                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           49550                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops        29810                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops        19740                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                2224                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp             180221                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              10275                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             10275                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        28590                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        55699                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict            25188                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq            12098                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq           3815                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp           15913                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq             15493                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp            15493                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          96846                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         81151                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       142898                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       160447                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       106493                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       143443                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 553281                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      5550272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side      4104867                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side      4212608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side      3989216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                17856963                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         31414594                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          31790754                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.006885                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.089892                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                31591613     99.37%     99.37% # Request fanout histogram
system.l2bus0.snoop_fanout::1                  179389      0.56%     99.94% # Request fanout histogram
system.l2bus0.snoop_fanout::2                   19752      0.06%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            31790754                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests     193375214                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests     96684378                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests       560005                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops          153921                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops       118936                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops        34985                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                3891                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp           54144637                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq              15478                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp             15478                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty     82613583                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean      2645545                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict         10858004                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq             6889                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq           3326                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp           10215                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq          42554228                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp         42554228                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq        2883999                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      51256747                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side      8326740                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side    281045180                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side        86803                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side       107525                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total              289566248                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side    350534784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side  11288716633                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side      3356032                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side      2548044                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total             11645155493                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         16058588                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples         209445228                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.006269                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.081019                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0               208167161     99.39%     99.39% # Request fanout histogram
system.l2bus1.snoop_fanout::1                 1243078      0.59%     99.98% # Request fanout histogram
system.l2bus1.snoop_fanout::2                   34989      0.02%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total           209445228                       # Request fanout histogram
system.l2cache0.tags.replacements                7659                       # number of replacements
system.l2cache0.tags.tagsinuse           30336.434948                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                490644                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                7659                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               64.061105                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks 13064.839972                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst  4005.714379                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data  4906.356303                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst   976.600334                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data   773.305722                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst  1301.052525                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data  2649.670636                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   440.592022                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data  2218.303055                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.398707                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.122245                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.149730                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.029803                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.023599                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.039705                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.080862                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.013446                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.067697                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.925795                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        30511                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4        30503                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.931122                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses             2496205                       # Number of tag accesses
system.l2cache0.tags.data_accesses            2496205                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        28590                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        28590                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        55699                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        55699                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data           12                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             15                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data            5                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            7                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data         4994                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data         5261                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total           10255                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst        54712                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst        40234                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        94946                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data        29880                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data        28853                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total        58733                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst        54712                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data        34874                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst        40234                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data        34114                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total             163934                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst        54712                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data        34874                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst        40234                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data        34114                       # number of overall hits
system.l2cache0.overall_hits::total            163934                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data         8993                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data         3020                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total        12013                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data         2347                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data         1251                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total         3598                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         2476                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data         1789                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          4265                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         1459                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst          437                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         1896                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         3863                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data         8570                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total        12433                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         1459                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         6339                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst          437                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data        10359                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            18594                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         1459                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         6339                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst          437                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data        10359                       # number of overall misses
system.l2cache0.overall_misses::total           18594                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        28590                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        28590                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        55699                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        55699                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data         9005                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data         3023                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total        12028                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data         2352                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data         1253                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total         3605                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         7470                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data         7050                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total        14520                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst        56171                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst        40671                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        96842                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data        33743                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data        37423                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        71166                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst        56171                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data        41213                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst        40671                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data        44473                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total         182528                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst        56171                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data        41213                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst        40671                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data        44473                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total        182528                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.998667                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.999008                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.998753                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.997874                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.998404                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.998058                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.331459                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.253759                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.293733                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.025974                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.010745                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.019578                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.114483                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.229004                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.174704                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.025974                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.153811                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.010745                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.232928                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.101869                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.025974                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.153811                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.010745                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.232928                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.101869                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           4812                       # number of writebacks
system.l2cache0.writebacks::total                4812                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements            14958042                       # number of replacements
system.l2cache1.tags.tagsinuse           32596.299520                       # Cycle average of tags in use
system.l2cache1.tags.total_refs             136495227                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs            14958042                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                9.125207                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle        2487000107500                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks 13460.351571                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.inst    68.393953                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu2.data    35.620186                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.inst    19.489743                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu3.data     6.427503                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst   267.012010                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data 18713.229399                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst    16.734067                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data     9.041068                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.410777                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.inst     0.002087                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu2.data     0.001087                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.inst     0.000595                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu3.data     0.000196                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.008149                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.571082                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.000511                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.000276                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.994760                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        32655                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          729                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         1468                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         4864                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3        24430                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         1164                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.996552                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses          1600038386                       # Number of tag accesses
system.l2cache1.tags.data_accesses         1600038386                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks     82613583                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total     82613583                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks      2645545                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total      2645545                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data           15                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             16                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data           56                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total           56                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data     35912482                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data          844                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total        35913326                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst      2813598                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst        31796                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total      2845394                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data     42935979                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data        21631                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     42957610                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst      2813598                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data     78848461                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst        31796                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data        22475                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total           81716330                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst      2813598                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data     78848461                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst        31796                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data        22475                       # number of overall hits
system.l2cache1.overall_hits::total          81716330                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data         2343                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data         3253                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total         5596                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data         1553                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data         1195                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total         2748                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data      6639063                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data         1574                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total       6640637                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst        36036                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst         2569                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total        38605                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data      8281605                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data         9500                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total      8291105                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst        36036                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data     14920668                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst         2569                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data        11074                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total         14970347                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst        36036                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data     14920668                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst         2569                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data        11074                       # number of overall misses
system.l2cache1.overall_misses::total        14970347                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks     82613583                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total     82613583                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks      2645545                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total      2645545                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data         2358                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data         3254                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total         5612                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data         1609                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data         1195                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total         2804                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data     42551545                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data         2418                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total     42553963                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst      2849634                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst        34365                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total      2883999                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data     51217584                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data        31131                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     51248715                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst      2849634                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data     93769129                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst        34365                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data        33549                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total       96686677                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst      2849634                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data     93769129                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst        34365                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data        33549                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total      96686677                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.993639                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.999693                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.997149                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.965196                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.980029                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.156024                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.650951                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.156052                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.012646                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.074756                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.013386                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.161695                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.305162                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.161782                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.012646                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.159121                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.074756                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.330084                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.154834                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.012646                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.159121                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.074756                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.330084                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.154834                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks        8982059                       # number of writebacks
system.l2cache1.writebacks::total             8982059                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               6115                       # Transaction distribution
system.membus0.trans_dist::ReadResp             97496                       # Transaction distribution
system.membus0.trans_dist::WriteReq             25753                       # Transaction distribution
system.membus0.trans_dist::WriteResp            25753                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       458261                       # Transaction distribution
system.membus0.trans_dist::CleanEvict           19364                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq           18675                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          6656                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp          23442                       # Transaction distribution
system.membus0.trans_dist::ReadExReq            67355                       # Transaction distribution
system.membus0.trans_dist::ReadExResp           66359                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        91381                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq       375168                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp       375168                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        51442                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        25315                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        24998                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total       101755                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       388128                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave        38738                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total       426866                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        95983                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      1032342                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total      1128325                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total               1656946                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       649408                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       796160                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        79107                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1524675                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     13906496                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        92965                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total     13999461                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port      2048000                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side     22024000                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total     24072000                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total               39596136                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        30357997                       # Total snoops (count)
system.membus0.snoop_fanout::samples         31445942                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.965253                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.183138                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                1092652      3.47%      3.47% # Request fanout histogram
system.membus0.snoop_fanout::3               30353290     96.53%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           31445942                       # Request fanout histogram
system.membus1.trans_dist::ReadReq               3891                       # Transaction distribution
system.membus1.trans_dist::ReadResp           8339887                       # Transaction distribution
system.membus1.trans_dist::WriteReq             15478                       # Transaction distribution
system.membus1.trans_dist::WriteResp            15478                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      9329950                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         5942936                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq            8846                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq          3803                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp          10690                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          6986037                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         6985686                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      8335996                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port     44471069                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       451397                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total     44922466                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      1056212                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total      1056212                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total              45978678                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port   1518969472                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     14043877                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total   1533013349                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     44784064                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total     44784064                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             1577797413                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          397193                       # Total snoops (count)
system.membus1.snoop_fanout::samples         31024216                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.012532                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.111242                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               30635428     98.75%     98.75% # Request fanout histogram
system.membus1.snoop_fanout::2                 388788      1.25%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           31024216                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements       353628                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    14.866138                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          519                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs       353628                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.001468                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    13.671508                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.000392                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.823159                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.000055                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.370650                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000374                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.854469                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000025                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.051447                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000003                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.023166                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000023                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.929134                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses      5985947                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses      5985947                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks       347887                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total       347887                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data            3                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::tsunami.ide           45                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           48                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data            4                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::tsunami.ide           45                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           49                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data            4                       # number of overall hits
system.numa_caches_downward0.overall_hits::tsunami.ide           45                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           49                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data         1125                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data          275                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total         1400                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data          281                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data          140                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total          421                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         1471                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          871                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         2342                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst          645                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         2837                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst           83                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data         1890                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide          831                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         6286                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide       343232                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total       343232                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst          645                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         4308                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst           83                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         2761                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide          831                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         8628                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst          645                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         4308                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst           83                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         2761                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide          831                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         8628                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks       347887                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total       347887                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data         1125                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data          275                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total         1400                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data          281                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data          140                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total          421                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         1471                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          872                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         2343                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst          645                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         2837                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst           83                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data         1893                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide          876                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         6334                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide       343232                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total       343232                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst          645                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         4308                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst           83                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         2765                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide          876                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         8677                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst          645                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         4308                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst           83                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         2765                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide          876                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         8677                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.998853                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999573                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.998415                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide     0.948630                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.992422                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.998553                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide     0.948630                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.994353                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.998553                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide     0.948630                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.994353                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks       347888                       # number of writebacks
system.numa_caches_downward0.writebacks::total       347888                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements       142387                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    11.017170                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs         1026                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs       142387                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.007206                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     3.666794                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     2.786741                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     2.324016                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     1.104815                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     1.134804                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.229175                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.174171                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.145251                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.069051                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.070925                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.688573                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses      2334326                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses      2334326                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks        78545                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total        78545                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus2.data           13                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total           13                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.inst           35                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data          143                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.inst           60                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.data            4                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total          242                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.inst           35                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data          156                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.inst           60                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.data            4                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total          255                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.inst           35                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data          156                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.inst           60                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.data            4                       # number of overall hits
system.numa_caches_downward1.overall_hits::total          255                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data         1865                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data         2774                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         4639                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data         1381                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data          992                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         2373                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data        62064                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data          864                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total        62928                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst        32791                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data        32855                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst         2472                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data         8137                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total        76255                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst        32791                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data        94919                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst         2472                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data         9001                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total       139183                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst        32791                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data        94919                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst         2472                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data         9001                       # number of overall misses
system.numa_caches_downward1.overall_misses::total       139183                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks        78545                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total        78545                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data         1865                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data         2774                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         4639                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data         1381                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data          992                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         2373                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data        62077                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data          864                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total        62941                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst        32826                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data        32998                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst         2532                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data         8141                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total        76497                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst        32826                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data        95075                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst         2532                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data         9005                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total       139438                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst        32826                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data        95075                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst         2532                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data         9005                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total       139438                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data     0.999791                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.999793                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst     0.998934                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.995666                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst     0.976303                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.999509                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.996836                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst     0.998934                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.998359                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst     0.976303                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data     0.999556                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.998171                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst     0.998934                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.998359                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst     0.976303                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data     0.999556                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.998171                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks        78394                       # number of writebacks
system.numa_caches_downward1.writebacks::total        78394                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements       142522                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    10.872515                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          872                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs       142522                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.006118                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     3.600642                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     2.766487                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     2.256355                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     1.122446                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     1.126586                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.225040                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.172905                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.141022                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.070153                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.070412                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.679532                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses      2330534                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses      2330534                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks        78394                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total        78394                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus2.data           15                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total           15                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.inst           11                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data          121                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.inst           11                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total          144                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.inst           11                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data          136                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.inst           11                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total          159                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.inst           11                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data          136                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.inst           11                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total          159                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data         1865                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data         2774                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         4639                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data         1381                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data          992                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         2373                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data        62049                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data          864                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total        62913                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst        32780                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data        32734                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst         2461                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data         8136                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total        76111                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst        32780                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data        94783                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst         2461                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data         9000                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total       139024                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst        32780                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data        94783                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst         2461                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data         9000                       # number of overall misses
system.numa_caches_upward0.overall_misses::total       139024                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks        78394                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total        78394                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data         1865                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data         2774                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         4639                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data         1381                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data          992                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         2373                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data        62064                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data          864                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total        62928                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst        32791                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data        32855                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst         2472                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data         8137                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total        76255                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst        32791                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data        94919                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst         2472                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data         9001                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total       139183                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst        32791                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data        94919                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst         2472                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data         9001                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total       139183                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data     0.999758                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.999762                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999665                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.996317                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst     0.995550                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.999877                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.998112                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst     0.999665                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.998567                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst     0.995550                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.999889                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.998858                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst     0.999665                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.998567                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst     0.995550                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.999889                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.998858                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks        78265                       # number of writebacks
system.numa_caches_upward0.writebacks::total        78265                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements       353627                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    14.879548                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          411                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs       353627                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.001162                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    13.078706                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.000384                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     1.426963                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.000056                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.373066                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000374                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.817419                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.000024                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.089185                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000004                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.023317                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000023                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.929972                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses      6328276                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses      6328276                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks       347888                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total       347888                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data         1125                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data          275                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total         1400                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data          281                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data          140                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total          421                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         1471                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data          871                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide       343232                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total       345574                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst          645                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         2837                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst           83                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data         1890                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide          831                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         6286                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst          645                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         4308                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst           83                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         2761                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide       344063                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total       351860                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst          645                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         4308                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst           83                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         2761                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide       344063                       # number of overall misses
system.numa_caches_upward1.overall_misses::total       351860                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks       347888                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total       347888                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data         1125                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data          275                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total         1400                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data          281                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data          140                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total          421                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         1471                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data          871                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide       343232                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total       345574                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst          645                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         2837                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst           83                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data         1890                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide          831                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         6286                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst          645                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         4308                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst           83                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         2761                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide       344063                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total       351860                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst          645                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         4308                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst           83                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         2761                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide       344063                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total       351860                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks       347891                       # number of writebacks
system.numa_caches_upward1.writebacks::total       347891                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits             2355017                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1938                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    1                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses          111458                       # DTB read accesses
system.switch_cpus0.dtb.write_hits            1316372                       # DTB write hits
system.switch_cpus0.dtb.write_misses              164                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          51540                       # DTB write accesses
system.switch_cpus0.dtb.data_hits             3671389                       # DTB hits
system.switch_cpus0.dtb.data_misses              2102                       # DTB misses
system.switch_cpus0.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus0.dtb.data_accesses          162998                       # DTB accesses
system.switch_cpus0.itb.fetch_hits            1622177                       # ITB hits
system.switch_cpus0.itb.fetch_misses             1039                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses        1623216                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              8391273253                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts           10677676                       # Number of instructions committed
system.switch_cpus0.committedOps             10677676                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses     10249462                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses         11271                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             479671                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       803903                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts            10249462                       # number of integer instructions
system.switch_cpus0.num_fp_insts                11271                       # number of float instructions
system.switch_cpus0.num_int_register_reads     13969989                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      7997279                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         6924                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         6830                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs              3680831                       # number of memory refs
system.switch_cpus0.num_load_insts            2359360                       # Number of load instructions
system.switch_cpus0.num_store_insts           1321471                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      8380596284.800725                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      10676968.199275                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.001272                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.998728                       # Percentage of idle cycles
system.switch_cpus0.Branches                  1470213                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        69481      0.65%      0.65% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          6422333     60.14%     60.79% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           37216      0.35%     61.13% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     61.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           2726      0.03%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            517      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     61.16% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         2426720     22.72%     83.89% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite        1330198     12.46%     96.34% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        390597      3.66%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total          10679788                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits             1681617                       # DTB read hits
system.switch_cpus1.dtb.read_misses               921                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           70885                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             940139                       # DTB write hits
system.switch_cpus1.dtb.write_misses               90                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  15                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          32793                       # DTB write accesses
system.switch_cpus1.dtb.data_hits             2621756                       # DTB hits
system.switch_cpus1.dtb.data_misses              1011                       # DTB misses
system.switch_cpus1.dtb.data_acv                   15                       # DTB access violations
system.switch_cpus1.dtb.data_accesses          103678                       # DTB accesses
system.switch_cpus1.itb.fetch_hits            1241479                       # ITB hits
system.switch_cpus1.itb.fetch_misses              409                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses        1241888                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              8390851555                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            7788306                       # Number of instructions committed
system.switch_cpus1.committedOps              7788306                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses      7468429                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses         10592                       # Number of float alu accesses
system.switch_cpus1.num_func_calls             303385                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts       598584                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts             7468429                       # number of integer instructions
system.switch_cpus1.num_fp_insts                10592                       # number of float instructions
system.switch_cpus1.num_int_register_reads     10267795                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes      5860771                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         6733                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         6666                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs              2628465                       # number of memory refs
system.switch_cpus1.num_load_insts            1683503                       # Number of load instructions
system.switch_cpus1.num_store_insts            944962                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      8383066201.184343                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      7785353.815657                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000928                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999072                       # Percentage of idle cycles
system.switch_cpus1.Branches                  1049131                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        55205      0.71%      0.71% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu          4715643     60.54%     61.25% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           28090      0.36%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.61% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd           3038      0.04%     61.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.65% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv            581      0.01%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.66% # Class of executed instruction
system.switch_cpus1.op_class::MemRead         1715875     22.03%     83.68% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         945326     12.14%     95.82% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        325574      4.18%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           7789332                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits          2034606176                       # DTB read hits
system.switch_cpus2.dtb.read_misses           1590411                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses      2020183450                       # DTB read accesses
system.switch_cpus2.dtb.write_hits         1172138015                       # DTB write hits
system.switch_cpus2.dtb.write_misses           311861                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  20                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses     1132121554                       # DTB write accesses
system.switch_cpus2.dtb.data_hits          3206744191                       # DTB hits
system.switch_cpus2.dtb.data_misses           1902272                       # DTB misses
system.switch_cpus2.dtb.data_acv                   32                       # DTB access violations
system.switch_cpus2.dtb.data_accesses      3152305004                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         8238793922                       # ITB hits
system.switch_cpus2.itb.fetch_misses             2559                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     8238796481                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              8391270140                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         8370616612                       # Number of instructions committed
system.switch_cpus2.committedOps           8370616612                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   7901897928                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     337730742                       # Number of float alu accesses
system.switch_cpus2.num_func_calls          136149943                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts   1099006704                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          7901897928                       # number of integer instructions
system.switch_cpus2.num_fp_insts            337730742                       # number of float instructions
system.switch_cpus2.num_int_register_reads  11143728625                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   5489206917                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads    418316296                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    216514163                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs           3213603755                       # number of memory refs
system.switch_cpus2.num_load_insts         2041147617                       # Number of load instructions
system.switch_cpus2.num_store_insts        1172456138                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      18335574.335414                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      8372934565.664586                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.997815                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.002185                       # Percentage of idle cycles
system.switch_cpus2.Branches               1291932792                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass    195372287      2.33%      2.33% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       4597547396     54.91%     57.25% # Class of executed instruction
system.switch_cpus2.op_class::IntMult        58811331      0.70%     57.95% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     57.95% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd      190510297      2.28%     60.22% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       47040492      0.56%     60.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            181      0.00%     60.79% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult      24039997      0.29%     61.07% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        1515316      0.02%     61.09% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt       1183215      0.01%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     61.10% # Class of executed instruction
system.switch_cpus2.op_class::MemRead      2058981880     24.59%     85.70% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite     1172494625     14.00%     99.70% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess      25021899      0.30%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        8372518916                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits             1545042                       # DTB read hits
system.switch_cpus3.dtb.read_misses                69                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    4                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses             504                       # DTB read accesses
system.switch_cpus3.dtb.write_hits             850999                       # DTB write hits
system.switch_cpus3.dtb.write_misses               20                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            392                       # DTB write accesses
system.switch_cpus3.dtb.data_hits             2396041                       # DTB hits
system.switch_cpus3.dtb.data_misses                89                       # DTB misses
system.switch_cpus3.dtb.data_acv                   11                       # DTB access violations
system.switch_cpus3.dtb.data_accesses             896                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             921314                       # ITB hits
system.switch_cpus3.itb.fetch_misses               40                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         921354                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              8391265548                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts            7122090                       # Number of instructions committed
system.switch_cpus3.committedOps              7122090                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses      6825776                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          1620                       # Number of float alu accesses
system.switch_cpus3.num_func_calls             289060                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts       520290                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts             6825776                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 1620                       # number of float instructions
system.switch_cpus3.num_int_register_reads      9370647                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes      5394188                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          813                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          812                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs              2401591                       # number of memory refs
system.switch_cpus3.num_load_insts            1545805                       # Number of load instructions
system.switch_cpus3.num_store_insts            855786                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      8384147361.727187                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      7118186.272813                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000848                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999152                       # Percentage of idle cycles
system.switch_cpus3.Branches                   952258                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass        43391      0.61%      0.61% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu          4308157     60.49%     61.10% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           27170      0.38%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             71      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              9      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.48% # Class of executed instruction
system.switch_cpus3.op_class::MemRead         1574833     22.11%     83.59% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         855934     12.02%     95.61% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        312622      4.39%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           7122190                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq            3891                       # Transaction distribution
system.system_bus.trans_dist::ReadResp          86432                       # Transaction distribution
system.system_bus.trans_dist::WriteReq          15478                       # Transaction distribution
system.system_bus.trans_dist::WriteResp         15478                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty       426282                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict        41549                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq         7221                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq         3381                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         8833                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq        408611                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp       408502                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq        82541                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      1057493                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total      1057493                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       450706                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total       450706                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total            1508199                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     44783872                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total     44783872                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     14017893                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total     14017893                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total            58801765                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     30259436                       # Total snoops (count)
system.system_bus.snoop_fanout::samples      31235017                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.968338                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.175098                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1              988954      3.17%      3.17% # Request fanout histogram
system.system_bus.snoop_fanout::2            30246063     96.83%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total        31235017                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  3.375346                       # Number of seconds simulated
sim_ticks                                3375346186500                       # Number of ticks simulated
final_tick                               9832738658000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 770265                       # Simulator instruction rate (inst/s)
host_op_rate                                   770265                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               78199198                       # Simulator tick rate (ticks/s)
host_mem_usage                                 791468                       # Number of bytes of host memory used
host_seconds                                 43163.44                       # Real time elapsed on the host
sim_insts                                 33247292952                       # Number of instructions simulated
sim_ops                                   33247292952                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst      2803584                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data    979208640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst       569536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data    990298880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst      4930304                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data   1090241024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst      1132032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data    977386496                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        4046570496                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst      2803584                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst       569536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst      4930304                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst      1132032                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total      9435456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks    413399744                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      413399744                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst        43806                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data     15300135                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst         8899                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data     15473420                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst        77036                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data     17035016                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst        17688                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data     15271664                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           63227664                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks      6459371                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           6459371                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       830606                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data    290106136                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst       168734                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data    293391796                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst      1460681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data    323001246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       335382                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data    289566297                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           1198860879                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       830606                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       168734                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst      1460681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       335382                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         2795404                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      122476250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           122476250                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      122476250                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       830606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data    290106136                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       168734                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data    293391796                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst      1460681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data    323001246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       335382                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data    289566297                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          1321337129                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst      1324480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data    772070208                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst       406848                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data    721768448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst      1813248                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data    811269632                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst       308800                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data    754715584                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide        16384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        3063693632                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst      1324480                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst       406848                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst      1813248                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst       308800                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total      3853376                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks   1096075264                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total     1096075264                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst        20695                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data     12063597                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst         6357                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data     11277632                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst        28332                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data     12676088                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst         4825                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data     11792431                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide          256                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           47870213                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks     17126176                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          17126176                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst       392398                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data    228738081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst       120535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data    213835384                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst       537204                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    240351533                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst        91487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data    223596497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide           4854                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            907667973                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst       392398                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst       120535                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst       537204                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst        91487                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         1141624                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      324729732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           324729732                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      324729732                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst       392398                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data    228738081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst       120535                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data    213835384                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst       537204                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    240351533                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst        91487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data    223596497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide          4854                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1232397706                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     707                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                  19473256                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   17156     24.61%     24.61% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     80      0.11%     24.72% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   3456      4.96%     29.68% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                    463      0.66%     30.34% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  48566     69.66%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               69721                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    17156     45.32%     45.32% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      80      0.21%     45.53% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    3456      9.13%     54.66% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                     463      1.22%     55.88% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   16701     44.12%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                37856                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            3371496673000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6000000      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22              169344000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               55156500      0.00%     99.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             3619041500      0.11%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        3375346215000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.343883                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.542964                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::wripir                  415      0.53%      0.53% # number of callpals executed
system.cpu0.kern.callpal::swpctx                  863      1.11%      1.64% # number of callpals executed
system.cpu0.kern.callpal::swpipl                60884     77.96%     79.60% # number of callpals executed
system.cpu0.kern.callpal::rdps                   6917      8.86%     88.46% # number of callpals executed
system.cpu0.kern.callpal::rti                    4838      6.20%     94.65% # number of callpals executed
system.cpu0.kern.callpal::callsys                 838      1.07%     95.73% # number of callpals executed
system.cpu0.kern.callpal::rdunique               3338      4.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 78093                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             5701                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               4050                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               4050                      
system.cpu0.kern.mode_good::user                 4050                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.710402                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.830684                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      4440991193000     58.68%     58.68% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        3127697220000     41.32%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                     863                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements         54733585                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          510.229541                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs         2294784953                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         54733585                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            41.926451                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   510.229541                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.996542                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996542                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          445                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       4751836231                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      4751836231                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data   1569492939                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total     1569492939                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    724128589                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     724128589                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19008                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19008                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        28465                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        28465                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data   2293621528                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total      2293621528                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data   2293621528                       # number of overall hits
system.cpu0.dcache.overall_hits::total     2293621528                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data     51004143                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     51004143                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      3836710                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3836710                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        14834                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        14834                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data         5290                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5290                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data     54840853                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      54840853                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data     54840853                       # number of overall misses
system.cpu0.dcache.overall_misses::total     54840853                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data   1620497082                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total   1620497082                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    727965299                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    727965299                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        33842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        33842                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        33755                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        33755                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data   2348462381                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   2348462381                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data   2348462381                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   2348462381                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.031474                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.031474                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.005270                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.005270                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.438331                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.438331                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.156718                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.156718                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.023352                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.023352                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.023352                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.023352                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks     18515940                       # number of writebacks
system.cpu0.dcache.writebacks::total         18515940                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements         11779066                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         6175536622                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         11779066                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           524.280671                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           90                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           59                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          138                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          203                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses      12540369146                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses     12540369146                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   6252515974                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     6252515974                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   6252515974                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      6252515974                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   6252515974                       # number of overall hits
system.cpu0.icache.overall_hits::total     6252515974                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst     11779066                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     11779066                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst     11779066                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      11779066                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst     11779066                       # number of overall misses
system.cpu0.icache.overall_misses::total     11779066                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   6264295040                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   6264295040                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   6264295040                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   6264295040                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   6264295040                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   6264295040                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001880                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001880                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001880                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001880                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001880                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001880                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks     11779066                       # number of writebacks
system.cpu0.icache.writebacks::total         11779066                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     853                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                  13750874                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   16896     27.23%     27.23% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   3456      5.57%     32.80% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                    458      0.74%     33.54% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  41233     66.46%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               62043                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    16896     45.36%     45.36% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    3456      9.28%     54.63% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                     458      1.23%     55.86% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   16442     44.14%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                37252                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            3372387810000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22              169344000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               53894500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31             2707949500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        3375318998000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.398758                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.600422                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::wripir                  436      0.62%      0.62% # number of callpals executed
system.cpu1.kern.callpal::swpctx                  863      1.22%      1.84% # number of callpals executed
system.cpu1.kern.callpal::swpipl                53379     75.69%     77.53% # number of callpals executed
system.cpu1.kern.callpal::rdps                   6925      9.82%     87.35% # number of callpals executed
system.cpu1.kern.callpal::rti                    4752      6.74%     94.09% # number of callpals executed
system.cpu1.kern.callpal::callsys                 832      1.18%     95.27% # number of callpals executed
system.cpu1.kern.callpal::rdunique               3338      4.73%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 70525                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             4334                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               3896                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1281                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               4312                      
system.cpu1.kern.mode_good::user                 3896                      
system.cpu1.kern.mode_good::idle                  416                      
system.cpu1.kern.mode_switch_good::kernel     0.994924                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.324746                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.906740                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        3072041000      0.08%      0.08% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        2983128943000     78.78%     78.86% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        800597177000     21.14%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                     863                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements         48222804                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          508.918432                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs         2230371630                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         48222804                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            46.251388                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   508.918432                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.993981                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.993981                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          493                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          493                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.962891                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       4603597879                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      4603597879                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data   1524121714                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total     1524121714                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    705213639                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     705213639                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15546                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15546                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17456                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data   2229335353                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total      2229335353                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data   2229335353                       # number of overall hits
system.cpu1.dcache.overall_hits::total     2229335353                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data     44504578                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     44504578                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      3786540                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3786540                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data         7392                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         7392                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         5464                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         5464                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data     48291118                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      48291118                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data     48291118                       # number of overall misses
system.cpu1.dcache.overall_misses::total     48291118                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data   1568626292                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total   1568626292                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    709000179                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    709000179                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        22920                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        22920                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data   2277626471                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total   2277626471                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data   2277626471                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total   2277626471                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.028372                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.028372                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005341                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005341                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.322260                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.322260                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.238394                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.238394                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021202                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021202                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021202                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021202                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks     16021993                       # number of writebacks
system.cpu1.dcache.writebacks::total         16021993                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements         11650947                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.976671                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         5694648846                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs         11650947                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           488.771329                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.976671                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999954                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999954                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           82                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          259                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses      11958289068                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses     11958289068                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst   5961668112                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     5961668112                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst   5961668112                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      5961668112                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst   5961668112                       # number of overall hits
system.cpu1.icache.overall_hits::total     5961668112                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst     11650948                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total     11650948                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst     11650948                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total      11650948                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst     11650948                       # number of overall misses
system.cpu1.icache.overall_misses::total     11650948                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst   5973319060                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   5973319060                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst   5973319060                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   5973319060                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst   5973319060                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   5973319060                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.001950                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001950                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.001950                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001950                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.001950                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001950                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks     11650947                       # number of writebacks
system.cpu1.icache.writebacks::total         11650947                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     652                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                  16286417                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                  114224     44.45%     44.45% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      4      0.00%     44.45% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   3456      1.34%     45.80% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                    426      0.17%     45.96% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                 138847     54.04%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              256957                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                   114224     49.25%     49.25% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       4      0.00%     49.25% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    3456      1.49%     50.74% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                     426      0.18%     50.93% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                  113814     49.07%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               231924                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            3368049054000     99.78%     99.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 286000      0.00%     99.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22              169344000      0.01%     99.79% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               48237500      0.00%     99.79% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             7079170000      0.21%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        3375346091500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.819708                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.902579                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         2      0.00%      0.00% # number of syscalls executed
system.cpu2.kern.syscall::4                        82      0.11%      0.12% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      0.00%      0.12% # number of syscalls executed
system.cpu2.kern.syscall::17                        1      0.00%      0.12% # number of syscalls executed
system.cpu2.kern.syscall::45                        4      0.01%      0.13% # number of syscalls executed
system.cpu2.kern.syscall::71                        5      0.01%      0.13% # number of syscalls executed
system.cpu2.kern.syscall::256                   23920     33.29%     33.42% # number of syscalls executed
system.cpu2.kern.syscall::257                   47840     66.58%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                 71856                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  530      0.15%      0.15% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  892      0.26%      0.41% # number of callpals executed
system.cpu2.kern.callpal::swpipl               164068     47.87%     48.29% # number of callpals executed
system.cpu2.kern.callpal::rdps                   6970      2.03%     50.32% # number of callpals executed
system.cpu2.kern.callpal::rti                   89006     25.97%     76.29% # number of callpals executed
system.cpu2.kern.callpal::callsys               73211     21.36%     97.65% # number of callpals executed
system.cpu2.kern.callpal::rdunique               8056      2.35%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                342733                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            89898                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              88337                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              88337                      
system.cpu2.kern.mode_good::user                88337                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.982636                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.991242                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      244981310000      7.26%      7.26% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        3130364781500     92.74%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     892                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements         51271180                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          510.349901                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs         2363641259                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         51271180                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            46.100777                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.349901                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.996777                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.996777                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          503                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          415                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.982422                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       4881019283                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      4881019283                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data   1591410956                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total     1591410956                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    771837812                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     771837812                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       118503                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       118503                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       131349                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       131349                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data   2363248768                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total      2363248768                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data   2363248768                       # number of overall hits
system.cpu2.dcache.overall_hits::total     2363248768                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data     44386758                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     44386758                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      6948166                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      6948166                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        18945                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        18945                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data         6055                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total         6055                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data     51334924                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      51334924                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data     51334924                       # number of overall misses
system.cpu2.dcache.overall_misses::total     51334924                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data   1635797714                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total   1635797714                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    778785978                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    778785978                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       137448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       137448                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       137404                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       137404                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data   2414583692                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total   2414583692                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data   2414583692                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total   2414583692                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.027135                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.027135                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.008922                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.008922                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.137834                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.137834                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.044067                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.044067                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.021260                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.021260                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.021260                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.021260                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks     19455983                       # number of writebacks
system.cpu2.dcache.writebacks::total         19455983                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements         11232925                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         6429869671                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs         11232925                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           572.412766                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          235                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          244                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses      12640103241                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses     12640103241                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   6303202233                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     6303202233                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   6303202233                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      6303202233                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   6303202233                       # number of overall hits
system.cpu2.icache.overall_hits::total     6303202233                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst     11232925                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total     11232925                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst     11232925                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total      11232925                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst     11232925                       # number of overall misses
system.cpu2.icache.overall_misses::total     11232925                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   6314435158                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   6314435158                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   6314435158                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   6314435158                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   6314435158                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   6314435158                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.001779                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.001779                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.001779                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.001779                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.001779                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.001779                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks     11232925                       # number of writebacks
system.cpu2.icache.writebacks::total         11232925                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     697                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                  21172120                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   17392     27.48%     27.48% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   3456      5.46%     32.94% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                    504      0.80%     33.74% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  41932     66.26%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               63284                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    17392     45.36%     45.36% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    3456      9.01%     54.37% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                     504      1.31%     55.68% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   16993     44.32%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                38345                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            3372356243500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22              169344000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               56901500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             2736465500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        3375318954500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.405251                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.605919                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::wripir                  422      0.58%      0.58% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  890      1.23%      1.82% # number of callpals executed
system.cpu3.kern.callpal::swpipl                54207     75.11%     76.93% # number of callpals executed
system.cpu3.kern.callpal::rdps                   6915      9.58%     86.51% # number of callpals executed
system.cpu3.kern.callpal::rti                    5160      7.15%     93.66% # number of callpals executed
system.cpu3.kern.callpal::callsys                1239      1.72%     95.37% # number of callpals executed
system.cpu3.kern.callpal::rdunique               3338      4.63%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 72171                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             6050                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               4460                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               4460                      
system.cpu3.kern.mode_good::user                 4460                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.737190                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.848716                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      4439417180000     58.71%     58.71% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        3121570325500     41.29%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     890                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements         52427894                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          510.490945                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs         2281418830                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         52427894                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            43.515363                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   510.490945                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.997053                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.997053                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          502                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          502                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.980469                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       4718193334                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      4718193334                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data   1561141149                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total     1561141149                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    719138728                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     719138728                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16582                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16582                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18281                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18281                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data   2280279877                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total      2280279877                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data   2280279877                       # number of overall hits
system.cpu3.dcache.overall_hits::total     2280279877                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data     48439491                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     48439491                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      4092431                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      4092431                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         7999                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         7999                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data         6287                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total         6287                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data     52531922                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      52531922                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data     52531922                       # number of overall misses
system.cpu3.dcache.overall_misses::total     52531922                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data   1609580640                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total   1609580640                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    723231159                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    723231159                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        24581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        24581                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        24568                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        24568                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data   2332811799                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total   2332811799                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data   2332811799                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total   2332811799                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.030094                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.030094                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.005659                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005659                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.325414                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.325414                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.255902                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.255902                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022519                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022519                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022519                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022519                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks     17631296                       # number of writebacks
system.cpu3.dcache.writebacks::total         17631296                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements         11730307                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         6127586401                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs         11730307                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           522.372211                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          121                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           58                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses      12512746673                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses     12512746673                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst   6238777876                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     6238777876                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst   6238777876                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      6238777876                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst   6238777876                       # number of overall hits
system.cpu3.icache.overall_hits::total     6238777876                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst     11730307                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total     11730307                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst     11730307                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total      11730307                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst     11730307                       # number of overall misses
system.cpu3.icache.overall_misses::total     11730307                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst   6250508183                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   6250508183                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst   6250508183                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   6250508183                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst   6250508183                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   6250508183                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.001877                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.001877                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.001877                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.001877                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.001877                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.001877                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks     11730307                       # number of writebacks
system.cpu3.icache.writebacks::total         11730307                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    16384                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  524                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 524                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18079                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18079                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        35044                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          636                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          798                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          192                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        36686                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          520                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37206                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       140176                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          878                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          399                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          108                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       141625                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        16416                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   158041                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  260                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  260                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 2340                       # Number of tag accesses
system.iocache.tags.data_accesses                2340                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            4                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                4                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          256                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          256                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 4                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            4                       # number of overall misses
system.iocache.overall_misses::total                4                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            4                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              4                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          256                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               4                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              4                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             240                       # number of writebacks
system.iocache.writebacks::total                  240                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests     252981367                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests    126539710                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests     19969302                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops        44814209                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops     44685334                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       128875                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 476                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp          118961437                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               9001                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              9001                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty     34537933                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean      8981255                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict         62917708                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq           124701                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq          10754                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp          135455                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq           7498549                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp          7498549                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq       23430014                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      95530947                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side     28293008                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side    161880447                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side     27548275                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side    141924050                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              359645780                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side   1056892288                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side   4690738347                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side   1017428928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side   4113648480                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total             10878708043                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                        230392737                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples         483332588                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.175654                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.381226                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0               398561923     82.46%     82.46% # Request fanout histogram
system.l2bus0.snoop_fanout::1                84641788     17.51%     99.97% # Request fanout histogram
system.l2bus0.snoop_fanout::2                  128877      0.03%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total           483332588                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests     253531670                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests    126808619                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests     19093740                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops        57189967                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops     56885499                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops       304468                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                  44                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp          115816469                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               8822                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              8822                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty     37087279                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean      8850798                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict         61655787                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq           120157                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq          12342                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp          132499                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq          10920440                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp         10920440                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq       22963232                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      92853193                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side     26574295                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side    151622553                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side     28202967                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side    154950509                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total              361350324                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side    981847680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side   4528558934                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side   1054250240                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side   4486609688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total             11051266542                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                        231460382                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples         484949984                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.197331                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.399559                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0               389558730     80.33%     80.33% # Request fanout histogram
system.l2bus1.snoop_fanout::1                95086772     19.61%     99.94% # Request fanout histogram
system.l2bus1.snoop_fanout::2                  304482      0.06%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total           484949984                       # Request fanout histogram
system.l2cache0.tags.replacements            54303197                       # number of replacements
system.l2cache0.tags.tagsinuse           32634.163871                       # Cycle average of tags in use
system.l2cache0.tags.total_refs             168822781                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs            54303197                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                3.108892                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  8416.103688                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.inst    80.356782                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data    98.723762                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst    19.470008                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data    15.262547                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   200.165651                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data 12787.490922                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   171.637109                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data 10844.953403                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.256839                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.inst     0.002452                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.003013                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000594                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000466                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.006109                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.390243                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.005238                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.330962                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.995916                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        32659                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2544                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         8669                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3        20781                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4          565                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.996674                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses          1925850606                       # Number of tag accesses
system.l2cache0.tags.data_accesses         1925850606                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks     34537933                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total     34537933                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks      8981255                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total      8981255                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data           22                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data          599                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            621                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data          400                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data            2                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total          402                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data      2558389                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data      2662940                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total         5221329                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst     11714565                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst     11635692                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total     23350257                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data     24785604                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data     18778502                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     43564106                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst     11714565                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data     27343993                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst     11635692                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data     21441442                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           72135692                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst     11714565                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data     27343993                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst     11635692                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data     21441442                       # number of overall hits
system.l2cache0.overall_hits::total          72135692                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data        76350                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data        39364                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total       115714                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data         4372                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data         2176                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total         6548                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data      1193839                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data      1071447                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total       2265286                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst        64501                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst        15256                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total        79757                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data     26227368                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data     25721360                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total     51948728                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst        64501                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data     27421207                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst        15256                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data     26792807                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total         54293771                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst        64501                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data     27421207                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst        15256                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data     26792807                       # number of overall misses
system.l2cache0.overall_misses::total        54293771                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks     34537933                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total     34537933                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks      8981255                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total      8981255                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data        76372                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data        39963                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total       116335                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data         4772                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data         2178                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total         6950                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data      3752228                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data      3734387                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total      7486615                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst     11779066                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst     11650948                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total     23430014                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data     51012972                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data     44499862                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     95512834                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst     11779066                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data     54765200                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst     11650948                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data     48234249                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total      126429463                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst     11779066                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data     54765200                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst     11650948                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data     48234249                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total     126429463                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.999712                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.985011                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.994662                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.916178                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.999082                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.942158                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.318168                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.286914                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.302578                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.005476                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.001309                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.003404                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.514131                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.578010                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.543893                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.005476                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.500705                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.001309                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.555473                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.429439                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.005476                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.500705                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.001309                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.555473                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.429439                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks       10427542                       # number of writebacks
system.l2cache0.writebacks::total            10427542                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements            56934254                       # number of replacements
system.l2cache1.tags.tagsinuse           32646.026937                       # Cycle average of tags in use
system.l2cache1.tags.total_refs             166072490                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs            56934254                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                2.916917                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  8531.803132                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst   210.225713                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data 11670.443917                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst   109.413661                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data 12124.140514                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.260370                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.006416                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.356154                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.003339                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.369999                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.996278                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        31743                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          211                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         1046                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2        21283                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3         8747                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4          456                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.968719                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses          1943325103                       # Number of tag accesses
system.l2cache1.tags.data_accesses         1943325103                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks     37087279                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total     37087279                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks      8850798                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total      8850798                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data          814                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data          224                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total           1038                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data           10                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus3.data          202                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total          212                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data      3059963                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data      2863186                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total         5923149                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst     11127557                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst     11707794                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total     22835351                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data     18500159                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data     22494294                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     40994453                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst     11127557                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data     21560122                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst     11707794                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data     25357480                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total           69752953                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst     11127557                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data     21560122                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst     11707794                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data     25357480                       # number of overall hits
system.l2cache1.overall_hits::total          69752953                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data        44838                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data        63108                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total       107946                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data         2691                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data         4069                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total         6760                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data      3831553                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data      1155376                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total       4986929                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst       105368                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst        22513                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total       127881                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data     25895370                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data     25940115                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total     51835485                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst       105368                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data     29726923                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst        22513                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data     27095491                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total         56950295                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst       105368                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data     29726923                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst        22513                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data     27095491                       # number of overall misses
system.l2cache1.overall_misses::total        56950295                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks     37087279                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total     37087279                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks      8850798                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total      8850798                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data        45652                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data        63332                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total       108984                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data         2701                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data         4271                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total         6972                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data      6891516                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data      4018562                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total     10910078                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst     11232925                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst     11730307                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total     22963232                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data     44395529                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data     48434409                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     92829938                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst     11232925                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data     51287045                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst     11730307                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data     52452971                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total      126703248                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst     11232925                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data     51287045                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst     11730307                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data     52452971                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total     126703248                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.982169                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.996463                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.990476                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.996298                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data     0.952704                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.969593                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.555981                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.287510                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.457094                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.009380                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.001919                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.005569                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.583288                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.535572                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.558392                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.009380                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.579619                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.001919                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.516567                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.449478                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.009380                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.579619                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.001919                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.516567                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.449478                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks       13172673                       # number of writebacks
system.l2cache1.writebacks::total            13172673                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                520                       # Transaction distribution
system.membus0.trans_dist::ReadResp          80707037                       # Transaction distribution
system.membus0.trans_dist::WriteReq             17823                       # Transaction distribution
system.membus0.trans_dist::WriteResp            17823                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty     14675540                       # Transaction distribution
system.membus0.trans_dist::CleanEvict        71780440                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq          134938                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq         18553                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp         132908                       # Transaction distribution
system.membus0.trans_dist::ReadExReq          6017472                       # Transaction distribution
system.membus0.trans_dist::ReadExResp         6005100                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq     80706517                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq          256                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp          256                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port     92462313                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     70559986                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        18954                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total    163041253                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     97155418                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave        17732                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total     97173150                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port           16                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side          764                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total          780                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total             260215183                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port   2115207744                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side   2026954944                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        71371                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total   4142234059                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port   2346599744                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        70254                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total   2346669998                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total        15616                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total             6488919673                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                       111281106                       # Total snoops (count)
system.membus0.snoop_fanout::samples        284710890                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.390720                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.487912                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2              173468636     60.93%     60.93% # Request fanout histogram
system.membus0.snoop_fanout::3              111242254     39.07%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total          284710890                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                 44                       # Transaction distribution
system.membus1.trans_dist::ReadResp          74829942                       # Transaction distribution
system.membus1.trans_dist::WriteReq              8822                       # Transaction distribution
system.membus1.trans_dist::WriteResp             8822                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty     21374747                       # Transaction distribution
system.membus1.trans_dist::CleanEvict        58562331                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq          229227                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq         15308                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp         223593                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          5582586                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         5560751                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq     74829898                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port     73609230                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     97235562                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total    170844792                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     70381279                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     70381279                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total             241226071                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port   2141099520                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side   2346773934                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total   4487873454                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port   2025182144                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total   2025182144                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total             6513055598                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                       127525815                       # Total snoops (count)
system.membus1.snoop_fanout::samples        288390179                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.442130                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.496640                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1              160884189     55.79%     55.79% # Request fanout histogram
system.membus1.snoop_fanout::2              127505990     44.21%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total          288390179                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements     31068434                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.654700                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs        18928                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs     31068434                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000609                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     4.112665                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.013755                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     6.391145                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.007094                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     5.130040                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.257042                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000860                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.399447                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000443                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.320627                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.978419                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses    407520769                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses    407520769                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      8216169                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      8216169                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data           40                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data         1900                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total         1940                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data          122                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data          840                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total          962                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data          162                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data         2740                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total         2902                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data          162                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data         2740                       # number of overall hits
system.numa_caches_downward0.overall_hits::total         2902                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data        68735                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data        36806                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total       105541                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data         1360                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data          943                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total         2303                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data       421484                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data       160412                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total       581896                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst        20695                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data     11690490                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst         6357                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data     11152902                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide            4                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total     22870448                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide          256                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total          256                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst        20695                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data     12111974                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst         6357                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data     11313314                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide            4                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total     23452344                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst        20695                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data     12111974                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst         6357                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data     11313314                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide            4                       # number of overall misses
system.numa_caches_downward0.overall_misses::total     23452344                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      8216169                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      8216169                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data        68735                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data        36806                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total       105541                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data         1360                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data          943                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total         2303                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data       421524                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data       162312                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total       583836                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst        20695                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data     11690612                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst         6357                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data     11153742                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total     22871410                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide          256                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total          256                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst        20695                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data     12112136                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst         6357                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data     11316054                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide            4                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total     23455246                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst        20695                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data     12112136                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst         6357                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data     11316054                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide            4                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total     23455246                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.999905                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.988294                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.996677                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.999990                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.999925                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999958                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.999987                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.999758                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999876                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.999987                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.999758                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999876                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      8213269                       # number of writebacks
system.numa_caches_downward0.writebacks::total      8213269                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements     32915660                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.612187                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs         8030                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs     32915660                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.000244                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     7.505889                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     0.652620                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     3.464963                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     0.139616                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     3.849100                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.469118                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.040789                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.216560                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.008726                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.240569                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.975762                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses    554904203                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses    554904203                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks      4248571                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total      4248571                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data          325                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus3.data          142                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total          467                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data          325                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus3.data          142                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total          467                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data          325                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus3.data          142                       # number of overall hits
system.numa_caches_downward1.overall_hits::total          467                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data         2318                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data         3793                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total         6111                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data         1371                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data         3143                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total         4514                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data      2937493                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data       802342                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total      3739835                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst        77036                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data     14103622                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst        17688                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data     14480026                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total     28678372                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst        77036                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data     17041115                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst        17688                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data     15282368                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total     32418207                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst        77036                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data     17041115                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst        17688                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data     15282368                       # number of overall misses
system.numa_caches_downward1.overall_misses::total     32418207                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks      4248571                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total      4248571                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data         2318                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data         3793                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total         6111                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data         1371                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data         3143                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total         4514                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data      2937493                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data       802342                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total      3739835                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst        77036                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data     14103947                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst        17688                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data     14480168                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total     28678839                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst        77036                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data     17041440                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst        17688                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data     15282510                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total     32418674                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst        77036                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data     17041440                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst        17688                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data     15282510                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total     32418674                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.999977                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.999990                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999984                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.999981                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data     0.999991                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999986                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.999981                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data     0.999991                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999986                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks      4248104                       # number of writebacks
system.numa_caches_downward1.writebacks::total      4248104                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements     32914871                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.533521                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs         7978                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs     32914871                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.000242                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     7.263043                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     0.788602                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     3.435352                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     0.154926                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     3.891597                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.453940                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.049288                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.214710                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.009683                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.243225                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.970845                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses    554895934                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses    554895934                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks      4248104                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total      4248104                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data          223                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus3.data          121                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total          344                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data          223                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus3.data          121                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total          344                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data          223                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus3.data          121                       # number of overall hits
system.numa_caches_upward0.overall_hits::total          344                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data         2318                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data         3793                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total         6111                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data         1371                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data         3143                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total         4514                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data      2937493                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data       802342                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total      3739835                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst        77036                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data     14103399                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst        17688                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data     14479905                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total     28678028                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst        77036                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data     17040892                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst        17688                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data     15282247                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total     32417863                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst        77036                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data     17040892                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst        17688                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data     15282247                       # number of overall misses
system.numa_caches_upward0.overall_misses::total     32417863                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks      4248104                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total      4248104                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data         2318                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data         3793                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total         6111                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data         1371                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data         3143                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total         4514                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data      2937493                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data       802342                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total      3739835                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst        77036                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data     14103622                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst        17688                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data     14480026                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total     28678372                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst        77036                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data     17041115                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst        17688                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data     15282368                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total     32418207                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst        77036                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data     17041115                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst        17688                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data     15282368                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total     32418207                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.999984                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.999992                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999988                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.999987                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data     0.999992                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999989                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.999987                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data     0.999992                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999989                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks      4247758                       # number of writebacks
system.numa_caches_upward0.writebacks::total      4247758                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements     31056232                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.644226                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs        27230                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs     31056232                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000877                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     4.023796                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.117600                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     6.397808                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.007229                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     5.097792                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.251487                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.007350                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.399863                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000452                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.318612                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.977764                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::1            7                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses    407460506                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses    407460506                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      8213269                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      8213269                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data           89                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data         7198                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total         7287                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data         2576                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data         1340                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total         3916                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data         2665                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data         8538                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total        11203                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data         2665                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data         8538                       # number of overall hits
system.numa_caches_upward1.overall_hits::total        11203                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data        68735                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data        36806                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total       105541                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data         1360                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data          943                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total         2303                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data       421395                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data       153214                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide          256                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total       574865                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst        20695                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data     11687914                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst         6357                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data     11151562                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide            4                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total     22866532                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst        20695                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data     12109309                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst         6357                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data     11304776                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide          260                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total     23441397                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst        20695                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data     12109309                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst         6357                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data     11304776                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide          260                       # number of overall misses
system.numa_caches_upward1.overall_misses::total     23441397                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      8213269                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      8213269                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data        68735                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data        36806                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total       105541                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data         1360                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data          943                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total         2303                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data       421484                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data       160412                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide          256                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total       582152                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst        20695                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data     11690490                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst         6357                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data     11152902                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total     22870448                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst        20695                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data     12111974                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst         6357                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data     11313314                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide          260                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total     23452600                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst        20695                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data     12111974                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst         6357                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data     11313314                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide          260                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total     23452600                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.999789                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.955128                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.987483                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.999780                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.999880                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999829                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.999780                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.999245                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999522                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.999780                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.999245                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999522                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      8202074                       # number of writebacks
system.numa_caches_upward1.writebacks::total      8202074                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits          1609353309                       # DTB read hits
system.switch_cpus0.dtb.read_misses          17032620                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses      1624365258                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          728001631                       # DTB write hits
system.switch_cpus0.dtb.write_misses          2358300                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses      729189522                       # DTB write accesses
system.switch_cpus0.dtb.data_hits          2337354940                       # DTB hits
system.switch_cpus0.dtb.data_misses          19390920                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses      2353554780                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         6256325485                       # ITB hits
system.switch_cpus0.itb.fetch_misses              244                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     6256325729                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              6750693080                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         6244904120                       # Number of instructions committed
system.switch_cpus0.committedOps           6244904120                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   3711897145                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses    4384004692                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           29064615                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts    167433490                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          3711897145                       # number of integer instructions
system.switch_cpus0.num_fp_insts           4384004692                       # number of float instructions
system.switch_cpus0.num_int_register_reads   8730497776                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   1463935907                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads   5454838985                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes   3712018020                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs           2367930874                       # number of memory refs
system.switch_cpus0.num_load_insts         1637564020                       # Number of load instructions
system.switch_cpus0.num_store_insts         730366854                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      486397846.940296                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      6264295233.059704                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.927948                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.072052                       # Percentage of idle cycles
system.switch_cpus0.Branches                206275730                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass    102669058      1.64%      1.64% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       1165170952     18.60%     20.24% # Class of executed instruction
system.switch_cpus0.op_class::IntMult           36899      0.00%     20.24% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     20.24% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd     1200739123     19.17%     39.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       55004189      0.88%     40.29% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt       11137120      0.18%     40.46% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult    1154819217     18.43%     58.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        7542142      0.12%     59.02% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt       4916713      0.08%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.10% # Class of executed instruction
system.switch_cpus0.op_class::MemRead      1637625266     26.14%     85.24% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      730375027     11.66%     96.90% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess     194259334      3.10%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        6264295040                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits          1561269429                       # DTB read hits
system.switch_cpus1.dtb.read_misses          11822813                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses      1571521194                       # DTB read accesses
system.switch_cpus1.dtb.write_hits          709025276                       # DTB write hits
system.switch_cpus1.dtb.write_misses          1853375                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses      709967536                       # DTB write accesses
system.switch_cpus1.dtb.data_hits          2270294705                       # DTB hits
system.switch_cpus1.dtb.data_misses          13676188                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses      2281488730                       # DTB accesses
system.switch_cpus1.itb.fetch_hits         5967114668                       # ITB hits
system.switch_cpus1.itb.fetch_misses              249                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses     5967114917                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              6750638849                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts         5959642872                       # Number of instructions committed
system.switch_cpus1.committedOps           5959642872                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses   3530593047                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses    4248328040                       # Number of float alu accesses
system.switch_cpus1.num_func_calls           28346594                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts    154474040                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts          3530593047                       # number of integer instructions
system.switch_cpus1.num_fp_insts           4248328040                       # number of float instructions
system.switch_cpus1.num_int_register_reads   8394727422                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes   1353250450                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads   5275507510                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes   3597538746                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs           2291357631                       # number of memory refs
system.switch_cpus1.num_load_insts         1580472043                       # Number of load instructions
system.switch_cpus1.num_store_insts         710885588                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      777367753.461908                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      5973271095.538092                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.884845                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.115155                       # Percentage of idle cycles
system.switch_cpus1.Branches                192306582                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     80898548      1.35%      1.35% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu       1111761397     18.61%     19.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult           29121      0.00%     19.97% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     19.97% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd     1169343730     19.58%     39.54% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       53142746      0.89%     40.43% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt       11014579      0.18%     40.62% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult    1108581289     18.56%     59.18% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        6024126      0.10%     59.28% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt       4045209      0.07%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     59.34% # Class of executed instruction
system.switch_cpus1.op_class::MemRead      1580511517     26.46%     85.80% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      710886877     11.90%     97.71% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess     137079921      2.29%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        5973319060                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits          1626858616                       # DTB read hits
system.switch_cpus2.dtb.read_misses          13909057                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses      1632845543                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          779009792                       # DTB write hits
system.switch_cpus2.dtb.write_misses          2029482                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      762977825                       # DTB write accesses
system.switch_cpus2.dtb.data_hits          2405868408                       # DTB hits
system.switch_cpus2.dtb.data_misses          15938539                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses      2395823368                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         6265119258                       # ITB hits
system.switch_cpus2.itb.fetch_misses             1262                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     6265120520                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              6750693025                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         6298496619                       # Number of instructions committed
system.switch_cpus2.committedOps           6298496619                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   3798623612                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses    4371757136                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           35217680                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    164306980                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          3798623612                       # number of integer instructions
system.switch_cpus2.num_fp_insts           4371757136                       # number of float instructions
system.switch_cpus2.num_int_register_reads   8859457442                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   1508757335                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads   5414503271                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes   3682272085                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs           2430890622                       # number of memory refs
system.switch_cpus2.num_load_insts         1649844263                       # Number of load instructions
system.switch_cpus2.num_store_insts         781046359                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      436256643.206705                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      6314436381.793295                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.935376                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.064624                       # Percentage of idle cycles
system.switch_cpus2.Branches                209378581                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     94309144      1.49%      1.49% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       1209378938     19.15%     20.65% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         1936999      0.03%     20.68% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     20.68% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd     1214476918     19.23%     39.91% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       56747886      0.90%     40.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt       18684627      0.30%     41.10% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult    1114920826     17.66%     58.76% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        6482016      0.10%     58.86% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt       5025551      0.08%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     58.94% # Class of executed instruction
system.switch_cpus2.op_class::MemRead      1650015727     26.13%     85.07% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      781059690     12.37%     97.44% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess     161396836      2.56%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        6314435158                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits          1597398919                       # DTB read hits
system.switch_cpus3.dtb.read_misses          18282574                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses      1614058391                       # DTB read accesses
system.switch_cpus3.dtb.write_hits          723258226                       # DTB write hits
system.switch_cpus3.dtb.write_misses          2813113                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses      725116558                       # DTB write accesses
system.switch_cpus3.dtb.data_hits          2320657145                       # DTB hits
system.switch_cpus3.dtb.data_misses          21095687                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses      2339174949                       # DTB accesses
system.switch_cpus3.itb.fetch_hits         6244015932                       # ITB hits
system.switch_cpus3.itb.fetch_misses              345                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses     6244016277                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              6750638606                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts         6229412496                       # Number of instructions committed
system.switch_cpus3.committedOps           6229412496                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses   3715624595                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses    4345205364                       # Number of float alu accesses
system.switch_cpus3.num_func_calls           28829492                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts    169228719                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts          3715624595                       # number of integer instructions
system.switch_cpus3.num_fp_insts           4345205364                       # number of float instructions
system.switch_cpus3.num_int_register_reads   8692819204                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes   1478352697                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads   5401816787                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes   3677723602                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs           2353966143                       # number of memory refs
system.switch_cpus3.num_load_insts         1627887795                       # Number of load instructions
system.switch_cpus3.num_store_insts         726078348                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      500180558.199779                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      6250458047.800221                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.925906                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.074094                       # Percentage of idle cycles
system.switch_cpus3.Branches                207712833                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass    108448886      1.74%      1.74% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu       1167444169     18.68%     20.41% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           29710      0.00%     20.41% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     20.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd     1192142409     19.07%     39.49% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp       54441205      0.87%     40.36% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt       11113294      0.18%     40.53% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult    1140034330     18.24%     58.77% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv        6966505      0.11%     58.89% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt       4592867      0.07%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     58.96% # Class of executed instruction
system.switch_cpus3.op_class::MemRead      1627929387     26.04%     85.00% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      726079666     11.62%     96.62% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess     211285755      3.38%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        6250508183                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq              44                       # Transaction distribution
system.system_bus.trans_dist::ReadResp       51548864                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           8822                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          8822                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty     12461373                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict     43303827                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq       119902                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq        11379                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp       118469                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq       4333898                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp      4321987                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq     51548820                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     70552046                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     70552046                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     97234161                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total     97234161                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total          167786207                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side   2026615616                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total   2026615616                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side   2346714158                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total   2346714158                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total          4373329774                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                    174822845                       # Total snoops (count)
system.system_bus.snoop_fanout::samples     286552215                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.609886                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.487776                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1           111788065     39.01%     39.01% # Request fanout histogram
system.system_bus.snoop_fanout::2           174764150     60.99%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total       286552215                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.546279                       # Number of seconds simulated
sim_ticks                                546279248000                       # Number of ticks simulated
final_tick                               10379017906000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               19015432                       # Simulator instruction rate (inst/s)
host_op_rate                                 19015432                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              302447600                       # Simulator tick rate (ticks/s)
host_mem_usage                                 792492                       # Number of bytes of host memory used
host_seconds                                  1806.19                       # Real time elapsed on the host
sim_insts                                 34345572045                       # Number of instructions simulated
sim_ops                                   34345572045                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       129728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data        57024                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        12288                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data         3520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       552192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data     15638400                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        58432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data        20992                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          16472576                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       129728                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        12288                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       552192                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        58432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       752640                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     14672896                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       14672896                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         2027                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data          891                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          192                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data           55                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         8628                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data       244350                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst          913                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data          328                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             257384                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       229264                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            229264                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       237476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data       104386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst        22494                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data         6444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst      1010824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     28627117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       106964                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data        38427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             30154131                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       237476                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst        22494                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst      1010824                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       106964                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         1377757                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       26859699                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            26859699                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       26859699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       237476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data       104386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst        22494                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data         6444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst      1010824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     28627117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       106964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data        38427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            57013830                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data       518144                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst          512                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data         9600                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        96832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data    202188352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst         4544                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        69504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         202888640                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        96832                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst         4544                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       103040                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks     89229056                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       89229056                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data         8096                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data          150                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst         1513                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data      3159193                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst           71                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         1086                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3170135                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      1394204                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1394204                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst         2109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data       948497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst          937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data        17573                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst       177257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    370119042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst         8318                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data       127232                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            371400965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst         2109                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst          937                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst       177257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst         8318                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          188621                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      163339641                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           163339641                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      163339641                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst         2109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data       948497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst          937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data        17573                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst       177257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    370119042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst         8318                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data       127232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           534740606                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                     564                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     29526                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    9969     36.04%     36.04% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                   2476      8.95%     45.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    560      2.02%     47.02% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     11      0.04%     47.06% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  14642     52.94%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               27658                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     9967     43.38%     43.38% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                    2476     10.78%     54.16% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     560      2.44%     56.60% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      11      0.05%     56.65% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    9960     43.35%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                22974                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            544559239500     99.69%     99.69% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21              185640500      0.03%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               27440000      0.01%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                1741000      0.00%     99.72% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1505001000      0.28%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        546279062000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.999799                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.680235                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.830646                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      7.69%      7.69% # number of syscalls executed
system.cpu0.kern.syscall::3                         1      7.69%     15.38% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      7.69%     23.08% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      7.69%     30.77% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      7.69%     38.46% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     23.08%     61.54% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     30.77%     92.31% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      7.69%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    13                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    4      0.02%      0.02% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   66      0.26%      0.27% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.00%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpipl                21467     83.10%     83.37% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1123      4.35%     87.72% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.00%     87.72% # number of callpals executed
system.cpu0.kern.callpal::rti                    3147     12.18%     99.90% # number of callpals executed
system.cpu0.kern.callpal::callsys                  17      0.07%     99.97% # number of callpals executed
system.cpu0.kern.callpal::imb                       3      0.01%     99.98% # number of callpals executed
system.cpu0.kern.callpal::rdunique                  5      0.02%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 25834                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             3210                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                100                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 99                      
system.cpu0.kern.mode_good::user                  100                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.030841                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.060121                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel      546242490000     99.99%     99.99% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            75811000      0.01%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      66                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            14862                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          491.949640                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1550210                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            15374                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs           100.833225                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   491.949640                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.960839                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.960839                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          284                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          3128927                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         3128927                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       935942                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         935942                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       563454                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        563454                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        19764                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        19764                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        18779                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        18779                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1499396                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1499396                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1499396                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1499396                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         8377                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         8377                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         9016                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         9016                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          296                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          296                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          884                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          884                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        17393                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         17393                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        17393                       # number of overall misses
system.cpu0.dcache.overall_misses::total        17393                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       944319                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       944319                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       572470                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       572470                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20060                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20060                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        19663                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        19663                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1516789                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1516789                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1516789                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1516789                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008871                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008871                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.015749                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.015749                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.014756                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.014756                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.044958                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.044958                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011467                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011467                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011467                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011467                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9092                       # number of writebacks
system.cpu0.dcache.writebacks::total             9092                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             9579                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999999                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           84731236                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            10091                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          8396.713507                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999999                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          299                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          9670547                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         9670547                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      4820902                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4820902                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      4820902                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4820902                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      4820902                       # number of overall hits
system.cpu0.icache.overall_hits::total        4820902                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         9581                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         9581                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         9581                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          9581                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         9581                       # number of overall misses
system.cpu0.icache.overall_misses::total         9581                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      4830483                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4830483                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      4830483                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4830483                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      4830483                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4830483                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.001983                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001983                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.001983                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001983                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.001983                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001983                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         9579                       # number of writebacks
system.cpu0.icache.writebacks::total             9579                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     569                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      9791                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    2271     26.29%     26.29% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    560      6.48%     32.77% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      9      0.10%     32.88% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   5798     67.12%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                8638                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     2271     44.51%     44.51% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     560     10.98%     55.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       9      0.18%     55.66% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    2262     44.34%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 5102                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            545876611500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               27440000      0.01%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                1732500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              293551000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        546199335000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.390135                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.590646                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1    100.00%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     1                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   11      0.12%      0.13% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 7498     81.43%     81.56% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1120     12.16%     93.72% # number of callpals executed
system.cpu1.kern.callpal::rti                     571      6.20%     99.92% # number of callpals executed
system.cpu1.kern.callpal::callsys                   2      0.02%     99.95% # number of callpals executed
system.cpu1.kern.callpal::rdunique                  5      0.05%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  9208                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                4                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  2                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                578                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  4                      
system.cpu1.kern.mode_good::user                    2                      
system.cpu1.kern.mode_good::idle                    2                      
system.cpu1.kern.mode_switch_good::kernel            1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.003460                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.013699                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel           4966500      0.00%      0.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user              304500      0.00%      0.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        466376745000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      11                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2077                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          489.417236                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             293895                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2522                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           116.532514                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   489.417236                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.955893                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.955893                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          445                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          433                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.869141                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           575117                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          575117                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       179591                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         179591                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        98931                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         98931                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1767                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1767                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1643                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1643                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       278522                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          278522                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       278522                       # number of overall hits
system.cpu1.dcache.overall_hits::total         278522                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3186                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3186                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          513                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          513                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           51                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           51                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          164                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          164                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         3699                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          3699                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         3699                       # number of overall misses
system.cpu1.dcache.overall_misses::total         3699                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       182777                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       182777                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        99444                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        99444                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1818                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1807                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1807                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       282221                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       282221                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       282221                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       282221                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.017431                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.017431                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.005159                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.005159                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.028053                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.028053                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.090758                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.090758                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.013107                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.013107                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.013107                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.013107                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          152                       # number of writebacks
system.cpu1.dcache.writebacks::total              152                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             3549                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          271669539                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             4061                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         66897.202413                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          486                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          1679543                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         1679543                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       834448                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         834448                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       834448                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          834448                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       834448                       # number of overall hits
system.cpu1.icache.overall_hits::total         834448                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         3549                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3549                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         3549                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3549                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         3549                       # number of overall misses
system.cpu1.icache.overall_misses::total         3549                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       837997                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       837997                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       837997                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       837997                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       837997                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       837997                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.004235                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.004235                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.004235                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.004235                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.004235                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.004235                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         3549                       # number of writebacks
system.cpu1.icache.writebacks::total             3549                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       7                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    574708                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   61985     48.18%     48.18% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      1      0.00%     48.18% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    560      0.44%     48.62% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     48.62% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  66103     51.38%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              128650                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    61985     49.77%     49.77% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       1      0.00%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     560      0.45%     50.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.23% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   61984     49.77%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               124531                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            535469005000     98.04%     98.04% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                  71500      0.00%     98.04% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               27440000      0.01%     98.05% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.00%     98.05% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31            10671801000      1.95%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        546168482000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.937688                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.967983                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      0.06%      0.06% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      0.06%      0.12% # number of syscalls executed
system.cpu2.kern.syscall::4                        99      5.70%      5.81% # number of syscalls executed
system.cpu2.kern.syscall::6                        18      1.04%      6.85% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.06%      6.90% # number of syscalls executed
system.cpu2.kern.syscall::45                       34      1.96%      8.86% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.06%      8.92% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      0.06%      8.98% # number of syscalls executed
system.cpu2.kern.syscall::73                       21      1.21%     10.18% # number of syscalls executed
system.cpu2.kern.syscall::121                    1561     89.82%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  1738                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                   23      0.02%      0.02% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  150      0.10%      0.12% # number of callpals executed
system.cpu2.kern.callpal::tbi                       3      0.00%      0.12% # number of callpals executed
system.cpu2.kern.callpal::swpipl               125749     87.97%     88.10% # number of callpals executed
system.cpu2.kern.callpal::rdps                   8215      5.75%     93.84% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     93.84% # number of callpals executed
system.cpu2.kern.callpal::rti                    2339      1.64%     95.48% # number of callpals executed
system.cpu2.kern.callpal::callsys                1748      1.22%     96.70% # number of callpals executed
system.cpu2.kern.callpal::imb                       6      0.00%     96.71% # number of callpals executed
system.cpu2.kern.callpal::rdunique               4707      3.29%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                142941                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             2490                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               2308                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               2309                      
system.cpu2.kern.mode_good::user                 2308                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.927309                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.962276                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       26951997500      4.94%      4.94% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        519049414000     95.06%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     150                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          4542418                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.798214                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          364054307                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          4542825                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            80.138308                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.798214                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.999606                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999606                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        741676634                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       741676634                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    217335542                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      217335542                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    144171484                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     144171484                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data      1250344                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total      1250344                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data      1261176                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total      1261176                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    361507026                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       361507026                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    361507026                       # number of overall hits
system.cpu2.dcache.overall_hits::total      361507026                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      4213324                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4213324                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       321171                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       321171                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        13006                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        13006                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data          343                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total          343                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      4534495                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4534495                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      4534495                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4534495                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    221548866                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    221548866                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    144492655                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    144492655                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data      1263350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total      1263350                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data      1261519                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total      1261519                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    366041521                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    366041521                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    366041521                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    366041521                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.019018                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.019018                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.002223                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.002223                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.010295                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.010295                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000272                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000272                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012388                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012388                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012388                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012388                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      2389490                       # number of writebacks
system.cpu2.dcache.writebacks::total          2389490                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           493522                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.999913                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         1092363534                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           494034                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          2211.110033                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.999913                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       2184495687                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      2184495687                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   1091507553                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     1091507553                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   1091507553                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      1091507553                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   1091507553                       # number of overall hits
system.cpu2.icache.overall_hits::total     1091507553                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       493527                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       493527                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       493527                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        493527                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       493527                       # number of overall misses
system.cpu2.icache.overall_misses::total       493527                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   1092001080                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   1092001080                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   1092001080                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   1092001080                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   1092001080                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   1092001080                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000452                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000452                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000452                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000452                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000452                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000452                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       493522                       # number of writebacks
system.cpu2.icache.writebacks::total           493522                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                     570                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     10728                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    2395     26.64%     26.64% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    560      6.23%     32.87% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     16      0.18%     33.05% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                   6019     66.95%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                8990                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     2395     44.67%     44.67% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     560     10.44%     55.11% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      16      0.30%     55.41% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    2391     44.59%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                 5362                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            545868579500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               27440000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                2072000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              302524500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        546200616000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.397242                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.596440                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1     25.00%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::6                         1     25.00%     50.00% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     25.00%     75.00% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     25.00%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     4                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.01%      0.01% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   69      0.72%      0.73% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.05%      0.78% # number of callpals executed
system.cpu3.kern.callpal::swpipl                 7781     80.77%     81.54% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1121     11.64%     93.18% # number of callpals executed
system.cpu3.kern.callpal::rti                     639      6.63%     99.81% # number of callpals executed
system.cpu3.kern.callpal::callsys                  11      0.11%     99.93% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.02%     99.95% # number of callpals executed
system.cpu3.kern.callpal::rdunique                  5      0.05%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                  9634                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              708                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 69                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 69                      
system.cpu3.kern.mode_good::user                   69                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.097458                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.177606                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      546076136000    100.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8491000      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      69                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             4559                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          500.144338                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             343410                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             5018                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            68.435632                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   500.144338                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.976844                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.976844                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          459                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           690395                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          690395                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       213255                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         213255                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       117447                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        117447                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         2250                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         2250                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         2170                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         2170                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       330702                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          330702                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       330702                       # number of overall hits
system.cpu3.dcache.overall_hits::total         330702                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5433                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5433                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         1178                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         1178                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          105                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          105                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data          165                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total          165                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         6611                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          6611                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         6611                       # number of overall misses
system.cpu3.dcache.overall_misses::total         6611                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       218688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       218688                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       118625                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       118625                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         2355                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         2355                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         2335                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         2335                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       337313                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       337313                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       337313                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       337313                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.024844                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.024844                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.009930                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.009930                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.044586                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.044586                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.070664                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.070664                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.019599                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.019599                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.019599                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.019599                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1536                       # number of writebacks
system.cpu3.dcache.writebacks::total             1536                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             5949                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          116001529                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             6461                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         17954.113759                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          477                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          2087649                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         2087649                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1034901                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1034901                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1034901                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1034901                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1034901                       # number of overall hits
system.cpu3.icache.overall_hits::total        1034901                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         5949                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5949                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         5949                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5949                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         5949                       # number of overall misses
system.cpu3.icache.overall_misses::total         5949                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1040850                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1040850                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1040850                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1040850                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1040850                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1040850                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.005716                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.005716                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.005716                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.005716                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.005716                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.005716                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         5949                       # number of writebacks
system.cpu3.icache.writebacks::total             5949                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   4                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    32768                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          4                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                14868                       # Transaction distribution
system.iobus.trans_dist::ReadResp               14868                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12739                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12739                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         9552                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio        19806                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        24782                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        54188                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         1026                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         1026                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   55214                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        38208                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio        27228                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio        12391                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        77854                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        32776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        32776                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   110630                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  513                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  529                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 4617                       # Number of tag accesses
system.iocache.tags.data_accesses                4617                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            1                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                1                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          512                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          512                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 1                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            1                       # number of overall misses
system.iocache.overall_misses::total                1                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            1                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              1                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          512                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          512                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               1                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              1                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             512                       # number of writebacks
system.iocache.writebacks::total                  512                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         65684                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        33209                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         8595                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           13953                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         9323                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         4630                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq               14857                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              39897                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq              11052                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp             11052                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         9244                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         8131                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             5207                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq             2111                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq           1048                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            3159                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              7418                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             7418                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          13130                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         11910                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side        25250                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       101565                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         9141                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side         9678                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 145634                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      1002816                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side      1663680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       357888                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       233488                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 3257872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                          6855133                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples           6943487                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.005150                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.080353                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                 6912361     99.55%     99.55% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   26496      0.38%     99.93% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    4630      0.07%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus0.snoop_fanout::total             6943487                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests      10100649                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests      5051812                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests       103582                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops          111765                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops       103208                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         8557                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                  10                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp            4731354                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               1175                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              1175                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty      2391026                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean       440108                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict          2112585                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq             3974                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq            508                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp            4482                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq            318375                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp           318375                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq         499476                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq       4231868                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu2.icache.mem_side::system.l2cache1.cpu_side      1423366                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side     13596631                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.icache.mem_side::system.l2cache1.cpu_side        15694                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side        18800                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total               15054491                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.icache.mem_side::system.l2cache1.cpu_side     59509696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu2.dcache.mem_side::system.l2cache1.cpu_side    443738742                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.icache.mem_side::system.l2cache1.cpu_side       623680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu3.dcache.mem_side::system.l2cache1.cpu_side       511768                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total               504383886                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                          4034442                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples          14134975                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.023231                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.154608                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                13815169     97.74%     97.74% # Request fanout histogram
system.l2bus1.snoop_fanout::1                  311239      2.20%     99.94% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    8567      0.06%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               2                       # Request fanout histogram
system.l2bus1.snoop_fanout::total            14134975                       # Request fanout histogram
system.l2cache0.tags.replacements                9354                       # number of replacements
system.l2cache0.tags.tagsinuse           32387.465866                       # Cycle average of tags in use
system.l2cache0.tags.total_refs               3408748                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               41622                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               81.897746                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1899.276336                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   344.784417                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data 23555.213130                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   233.807573                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data  6354.384411                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.057961                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.010522                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.718848                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.007135                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.193920                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.988387                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024        32268                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          783                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         4094                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         6284                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4        21105                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.984741                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              477210                       # Number of tag accesses
system.l2cache0.tags.data_accesses             477210                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         9244                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         9244                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         8131                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         8131                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              4                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data          636                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data           35                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             671                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst         7535                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         3349                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        10884                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         4430                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         1899                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         6329                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst         7535                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         5066                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         3349                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         1934                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              17884                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst         7535                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         5066                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         3349                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         1934                       # number of overall hits
system.l2cache0.overall_hits::total             17884                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data         1769                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data          318                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total         2087                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data          865                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data          143                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total         1008                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         6537                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          146                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          6683                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         2045                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst          200                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         2245                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         3930                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          606                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         4536                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         2045                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data        10467                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst          200                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data          752                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            13464                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         2045                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data        10467                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst          200                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data          752                       # number of overall misses
system.l2cache0.overall_misses::total           13464                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         9244                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         9244                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         8131                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         8131                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data         1772                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data          319                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total         2091                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data          866                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data          143                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total         1009                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         7173                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          181                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         7354                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         9580                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         3549                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        13129                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         8360                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         2505                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        10865                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         9580                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data        15533                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         3549                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         2686                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          31348                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         9580                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data        15533                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         3549                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         2686                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         31348                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.998307                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.996865                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.998087                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.998845                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.999009                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.911334                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.806630                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.908757                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.213466                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.056354                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.170996                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.470096                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.241916                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.417487                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.213466                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.673856                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.056354                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.279970                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.429501                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.213466                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.673856                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.056354                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.279970                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.429501                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks             27                       # number of writebacks
system.l2cache0.writebacks::total                  27                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements             3418386                       # number of replacements
system.l2cache1.tags.tagsinuse           32622.044234                       # Cycle average of tags in use
system.l2cache1.tags.total_refs               6831114                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs             3449370                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.980395                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks 14714.650724                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.inst   765.162458                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus2.data 16939.210879                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.inst    33.928495                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus3.data   169.091677                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.449056                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.inst     0.023351                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus2.data     0.516944                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.inst     0.001035                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus3.data     0.005160                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.995546                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024        30984                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         7719                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3        23265                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.945557                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses            83717505                       # Number of tag accesses
system.l2cache1.tags.data_accesses           83717505                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks      2391026                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total      2391026                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks       440108                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total       440108                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus2.data           34                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             38                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus2.data           32                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total           32                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus2.data        92220                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus3.data          207                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total           92427                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus2.inst       483383                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus3.inst         4965                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total       488348                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus2.data      1045258                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus3.data         3465                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total      1048723                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus2.inst       483383                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus2.data      1137478                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.inst         4965                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus3.data         3672                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total            1629498                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus2.inst       483383                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus2.data      1137478                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.inst         4965                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus3.data         3672                       # number of overall hits
system.l2cache1.overall_hits::total           1629498                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus2.data         3457                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus3.data          304                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total         3761                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus2.data          269                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus3.data          144                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total          413                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus2.data       225297                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus3.data          611                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total        225908                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus2.inst        10144                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus3.inst          984                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total        11128                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus2.data      3180414                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus3.data         1779                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total      3182193                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus2.inst        10144                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus2.data      3405711                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.inst          984                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus3.data         2390                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total          3419229                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus2.inst        10144                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus2.data      3405711                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.inst          984                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus3.data         2390                       # number of overall misses
system.l2cache1.overall_misses::total         3419229                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks      2391026                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total      2391026                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks       440108                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total       440108                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus2.data         3491                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus3.data          308                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total         3799                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus2.data          301                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus3.data          144                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total          445                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus2.data       317517                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus3.data          818                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total       318335                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus2.inst       493527                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus3.inst         5949                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total       499476                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus2.data      4225672                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus3.data         5244                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total      4230916                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus2.inst       493527                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus2.data      4543189                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.inst         5949                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus3.data         6062                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total        5048727                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.inst       493527                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus2.data      4543189                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.inst         5949                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus3.data         6062                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total       5048727                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus2.data     0.990261                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus3.data     0.987013                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.989997                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus2.data     0.893688                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.928090                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus2.data     0.709559                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus3.data     0.746944                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.709655                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus2.inst     0.020554                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus3.inst     0.165406                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.022279                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus2.data     0.752641                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus3.data     0.339245                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.752129                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus2.inst     0.020554                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus2.data     0.749630                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.inst     0.165406                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus3.data     0.394259                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.677246                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus2.inst     0.020554                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus2.data     0.749630                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.inst     0.165406                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus3.data     0.394259                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.677246                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks        1623097                       # number of writebacks
system.l2cache1.writebacks::total             1623097                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq              14867                       # Transaction distribution
system.membus0.trans_dist::ReadResp             74616                       # Transaction distribution
system.membus0.trans_dist::WriteReq             12227                       # Transaction distribution
system.membus0.trans_dist::WriteResp            12227                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       229307                       # Transaction distribution
system.membus0.trans_dist::CleanEvict           19236                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq            2811                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq          1468                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp           4007                       # Transaction distribution
system.membus0.trans_dist::ReadExReq           210731                       # Transaction distribution
system.membus0.trans_dist::ReadExResp          210633                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        59749                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq          512                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp          512                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        18069                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        24523                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        51818                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        94410                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       754584                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave         2370                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total       756954                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port         1520                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total         1539                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                852903                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       267584                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       593280                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        68560                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       929424                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     31086400                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave         9294                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total     31095694                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port        31744                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total        32832                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total               32057950                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                         6342526                       # Total snoops (count)
system.membus0.snoop_fanout::samples          6894482                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.919893                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.271459                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                 552298      8.01%      8.01% # Request fanout histogram
system.membus0.snoop_fanout::3                6342184     91.99%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total            6894482                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                 10                       # Transaction distribution
system.membus1.trans_dist::ReadResp           3196138                       # Transaction distribution
system.membus1.trans_dist::WriteReq              1175                       # Transaction distribution
system.membus1.trans_dist::WriteResp             1175                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      1623122                       # Transaction distribution
system.membus1.trans_dist::CleanEvict         1786512                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq            4288                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           560                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp           4587                       # Transaction distribution
system.membus1.trans_dist::ReadExReq           232380                       # Transaction distribution
system.membus1.trans_dist::ReadExResp          232334                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      3196128                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port      9495054                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       758831                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total     10253885                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        24524                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        24524                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total              10278409                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port    291601600                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     31115854                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total    322717454                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       593216                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       593216                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total              323310670                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                          601164                       # Total snoops (count)
system.membus1.snoop_fanout::samples          7451391                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.080505                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.272074                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                6851514     91.95%     91.95% # Request fanout histogram
system.membus1.snoop_fanout::2                 599877      8.05%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total            7451391                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         2606                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    14.105394                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          223                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         2622                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.085050                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     4.014773                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.000410                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     3.235002                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     6.855203                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.000002                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.250923                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.000026                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.202188                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.428450                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.881587                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       128223                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       128223                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks           43                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total           43                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data          303                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           29                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          332                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data           55                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data           15                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           70                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         6355                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data           82                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         6437                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst           18                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         2689                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst            8                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data           91                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         2807                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         9044                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst            8                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data          173                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         9244                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         9044                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst            8                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data          173                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         9244                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks           43                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total           43                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data          303                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          332                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data           55                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           70                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         6355                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data           82                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         6437                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst           18                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         2689                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data           91                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         2807                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst           18                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         9044                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst            8                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data          173                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         9244                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst           18                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         9044                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst            8                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data          173                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         9244                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks           31                       # number of writebacks
system.numa_caches_downward0.writebacks::total           31                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements       280930                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.766223                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs          381                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs       280946                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.001356                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks    13.050416                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.inst     0.411712                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus2.data     1.792690                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.inst     0.281431                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus3.data     0.229975                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.815651                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.inst     0.025732                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus2.data     0.112043                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.inst     0.017589                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus3.data     0.014373                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.985389                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses      4471697                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses      4471697                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks       228918                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total       228918                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.inst            2                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus2.data           57                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total           59                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus2.data           57                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total           59                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus2.data           57                       # number of overall hits
system.numa_caches_downward1.overall_hits::total           59                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus2.data          250                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus3.data          255                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total          505                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus2.data          253                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus3.data          114                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total          367                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus2.data       203906                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus3.data           84                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total       203990                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.inst         8629                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus2.data        42353                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.inst          913                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus3.data         1178                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total        53073                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus2.inst         8629                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus2.data       246259                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.inst          913                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus3.data         1262                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total       257063                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus2.inst         8629                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus2.data       246259                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.inst          913                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus3.data         1262                       # number of overall misses
system.numa_caches_downward1.overall_misses::total       257063                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks       228918                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total       228918                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus2.data          250                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus3.data          255                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total          505                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus2.data          253                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus3.data          114                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total          367                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus2.data       203906                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus3.data           84                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total       203990                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.inst         8631                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus2.data        42410                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.inst          913                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus3.data         1178                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total        53132                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus2.inst         8631                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus2.data       246316                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.inst          913                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus3.data         1262                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total       257122                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.inst         8631                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus2.data       246316                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.inst          913                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus3.data         1262                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total       257122                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999768                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.998656                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.998890                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.inst     0.999768                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus2.data     0.999769                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999771                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.inst     0.999768                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus2.data     0.999769                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999771                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks       228869                       # number of writebacks
system.numa_caches_downward1.writebacks::total       228869                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements       280875                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.702538                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs          393                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs       280891                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.001399                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks    12.727595                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.inst     0.452050                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus2.data     1.959679                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.inst     0.323779                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus3.data     0.239436                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.795475                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.inst     0.028253                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus2.data     0.122480                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.inst     0.020236                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus3.data     0.014965                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.981409                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses      4470676                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses      4470676                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks       228869                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total       228869                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.inst            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus2.data          105                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total          106                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus2.data          105                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total          106                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus2.data          105                       # number of overall hits
system.numa_caches_upward0.overall_hits::total          106                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus2.data          250                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus3.data          255                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total          505                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus2.data          253                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus3.data          114                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total          367                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus2.data       203906                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus3.data           84                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total       203990                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.inst         8628                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus2.data        42248                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.inst          913                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus3.data         1178                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total        52967                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus2.inst         8628                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus2.data       246154                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.inst          913                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus3.data         1262                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total       256957                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus2.inst         8628                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus2.data       246154                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.inst          913                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus3.data         1262                       # number of overall misses
system.numa_caches_upward0.overall_misses::total       256957                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks       228869                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total       228869                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus2.data          250                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus3.data          255                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total          505                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus2.data          253                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus3.data          114                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total          367                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus2.data       203906                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus3.data           84                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total       203990                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.inst         8629                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus2.data        42353                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.inst          913                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus3.data         1178                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total        53073                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus2.inst         8629                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus2.data       246259                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.inst          913                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus3.data         1262                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total       257063                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.inst         8629                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus2.data       246259                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.inst          913                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus3.data         1262                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total       257063                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.inst     0.999884                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.997521                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.998003                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.inst     0.999884                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus2.data     0.999574                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999588                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.inst     0.999884                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus2.data     0.999574                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999588                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks       228768                       # number of writebacks
system.numa_caches_upward0.writebacks::total       228768                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         2594                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    14.139348                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          224                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         2610                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.085824                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     1.342199                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.001024                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     5.607954                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     6.855203                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.332965                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.083887                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.000064                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.350497                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.428450                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.020810                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.883709                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       128115                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       128115                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks           31                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total           31                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data          303                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           29                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          332                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data           55                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data           15                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           70                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         6355                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data           82                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         6437                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst           18                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         2689                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst            8                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data           91                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         2807                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst           18                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         9044                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst            8                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data          173                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         9244                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst           18                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         9044                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst            8                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data          173                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide            1                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         9244                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks           31                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total           31                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data          303                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           29                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          332                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data           55                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data           15                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           70                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         6355                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data           82                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         6437                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst           18                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         2689                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data           91                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         2807                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst           18                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         9044                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst            8                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data          173                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         9244                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst           18                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         9044                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst            8                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data          173                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         9244                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks           25                       # number of writebacks
system.numa_caches_upward1.writebacks::total           25                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              973744                       # DTB read hits
system.switch_cpus0.dtb.read_misses               379                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           34145                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             604997                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          15555                       # DTB write accesses
system.switch_cpus0.dtb.data_hits             1578741                       # DTB hits
system.switch_cpus0.dtb.data_misses               485                       # DTB misses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           49700                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             647089                       # ITB hits
system.switch_cpus0.itb.fetch_misses              158                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         647247                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1092559060                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            4829993                       # Number of instructions committed
system.switch_cpus0.committedOps              4829993                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      4641344                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          4020                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             362826                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       334468                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             4641344                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 4020                       # number of float instructions
system.switch_cpus0.num_int_register_reads      6071742                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      3566389                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2565                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2556                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs              1585494                       # number of memory refs
system.switch_cpus0.num_load_insts             979615                       # Number of load instructions
system.switch_cpus0.num_store_insts            605879                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1087728980.504629                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      4830079.495371                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.004421                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.995579                       # Percentage of idle cycles
system.switch_cpus0.Branches                   764080                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        30054      0.62%      0.62% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          2999971     62.10%     62.73% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            7373      0.15%     62.88% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     62.88% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1184      0.02%     62.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     62.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     62.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     62.90% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.91% # Class of executed instruction
system.switch_cpus0.op_class::MemRead         1039300     21.52%     84.42% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         607077     12.57%     96.99% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        145297      3.01%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           4830483                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              184531                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 8                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses              96                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             101799                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses             39                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              286330                       # DTB hits
system.switch_cpus1.dtb.data_misses                 8                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses             135                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             118026                       # ITB hits
system.switch_cpus1.itb.fetch_misses                6                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         118032                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1092399239                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             837989                       # Number of instructions committed
system.switch_cpus1.committedOps               837989                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       800955                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           268                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              35046                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        58249                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              800955                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  268                       # number of float instructions
system.switch_cpus1.num_int_register_reads      1094241                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       634221                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          132                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          136                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               287005                       # number of memory refs
system.switch_cpus1.num_load_insts             184603                       # Number of load instructions
system.switch_cpus1.num_store_insts            102402                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1091561927.068730                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      837311.931270                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000766                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999234                       # Percentage of idle cycles
system.switch_cpus1.Branches                   110921                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         5359      0.64%      0.64% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           498820     59.53%     60.16% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            3194      0.38%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              8      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     60.55% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          188285     22.47%     83.02% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         102411     12.22%     95.24% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         39920      4.76%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            837997                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           222748610                       # DTB read hits
system.switch_cpus2.dtb.read_misses            426061                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       215205698                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          145756091                       # DTB write hits
system.switch_cpus2.dtb.write_misses             4351                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  14                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      139780951                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           368504701                       # DTB hits
system.switch_cpus2.dtb.data_misses            430412                       # DTB misses
system.switch_cpus2.dtb.data_acv                   14                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       354986649                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         1039352476                       # ITB hits
system.switch_cpus2.itb.fetch_misses              779                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     1039353255                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              1092336770                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         1091570654                       # Number of instructions committed
system.switch_cpus2.committedOps           1091570654                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    982834724                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses       6256489                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           69666965                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    113057904                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           982834724                       # number of integer instructions
system.switch_cpus2.num_fp_insts              6256489                       # number of float instructions
system.switch_cpus2.num_int_register_reads   1309435090                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    684014424                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads      3126527                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes      3125567                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            368999777                       # number of memory refs
system.switch_cpus2.num_load_insts          223238287                       # Number of load instructions
system.switch_cpus2.num_store_insts         145761490                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      556529.165935                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1091780240.834065                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.999491                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.000509                       # Percentage of idle cycles
system.switch_cpus2.Branches                194230297                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     95673071      8.76%      8.76% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        620896426     56.86%     65.62% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          158411      0.01%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           3775      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp             77      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt            166      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             19      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.63% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       224648462     20.57%     86.21% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      145765100     13.35%     99.56% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       4855572      0.44%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        1092001080                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits              220433                       # DTB read hits
system.switch_cpus3.dtb.read_misses               334                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1920                       # DTB read accesses
system.switch_cpus3.dtb.write_hits             121408                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            914                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              341841                       # DTB hits
system.switch_cpus3.dtb.data_misses               372                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2834                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             142499                       # ITB hits
system.switch_cpus3.itb.fetch_misses              131                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         142630                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              1092401802                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts            1040457                       # Number of instructions committed
system.switch_cpus3.committedOps              1040457                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       997001                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           565                       # Number of float alu accesses
system.switch_cpus3.num_func_calls              39753                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        81814                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              997001                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  565                       # number of float instructions
system.switch_cpus3.num_int_register_reads      1361648                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       785086                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          285                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          291                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               343622                       # number of memory refs
system.switch_cpus3.num_load_insts             221389                       # Number of load instructions
system.switch_cpus3.num_store_insts            122233                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1091361540.215043                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      1040261.784957                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000952                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999048                       # Percentage of idle cycles
system.switch_cpus3.Branches                   140994                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         8277      0.80%      0.80% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           633640     60.88%     61.67% # Class of executed instruction
system.switch_cpus3.op_class::IntMult            3531      0.34%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             33      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.01% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.02% # Class of executed instruction
system.switch_cpus3.op_class::MemRead          226216     21.73%     83.75% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite         122253     11.75%     95.49% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess         46897      4.51%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total           1040850                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq              10                       # Transaction distribution
system.system_bus.trans_dist::ReadResp          55890                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           1175                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          1175                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty       228900                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict        16482                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq         1005                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          505                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp         1274                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq        210467                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp       210427                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq        55880                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        24530                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        24530                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       758660                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total       758660                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total             783190                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       593600                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       593600                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     31108942                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total     31108942                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total            31702542                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                      6660154                       # Total snoops (count)
system.system_bus.snoop_fanout::samples       7172949                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.928283                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.258019                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1              514424      7.17%      7.17% # Request fanout histogram
system.system_bus.snoop_fanout::2             6658525     92.83%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total         7172949                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
