$comment
	File created using the following command:
		vcd file bbtronenhanced.msim.vcd -direction
$end
$date
	Tue Jun 20 00:31:35 2017
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module bbtronenhancedCPU_vlg_vec_tst $end
$var reg 1 ! clock $end
$var reg 16 " switches [15:0] $end
$var wire 1 # wire_negative $end
$var wire 1 $ wire_out1 [6] $end
$var wire 1 % wire_out1 [5] $end
$var wire 1 & wire_out1 [4] $end
$var wire 1 ' wire_out1 [3] $end
$var wire 1 ( wire_out1 [2] $end
$var wire 1 ) wire_out1 [1] $end
$var wire 1 * wire_out1 [0] $end
$var wire 1 + wire_out2 [6] $end
$var wire 1 , wire_out2 [5] $end
$var wire 1 - wire_out2 [4] $end
$var wire 1 . wire_out2 [3] $end
$var wire 1 / wire_out2 [2] $end
$var wire 1 0 wire_out2 [1] $end
$var wire 1 1 wire_out2 [0] $end
$var wire 1 2 wire_out3 [6] $end
$var wire 1 3 wire_out3 [5] $end
$var wire 1 4 wire_out3 [4] $end
$var wire 1 5 wire_out3 [3] $end
$var wire 1 6 wire_out3 [2] $end
$var wire 1 7 wire_out3 [1] $end
$var wire 1 8 wire_out3 [0] $end
$var wire 1 9 wire_out_pcsrc [31] $end
$var wire 1 : wire_out_pcsrc [30] $end
$var wire 1 ; wire_out_pcsrc [29] $end
$var wire 1 < wire_out_pcsrc [28] $end
$var wire 1 = wire_out_pcsrc [27] $end
$var wire 1 > wire_out_pcsrc [26] $end
$var wire 1 ? wire_out_pcsrc [25] $end
$var wire 1 @ wire_out_pcsrc [24] $end
$var wire 1 A wire_out_pcsrc [23] $end
$var wire 1 B wire_out_pcsrc [22] $end
$var wire 1 C wire_out_pcsrc [21] $end
$var wire 1 D wire_out_pcsrc [20] $end
$var wire 1 E wire_out_pcsrc [19] $end
$var wire 1 F wire_out_pcsrc [18] $end
$var wire 1 G wire_out_pcsrc [17] $end
$var wire 1 H wire_out_pcsrc [16] $end
$var wire 1 I wire_out_pcsrc [15] $end
$var wire 1 J wire_out_pcsrc [14] $end
$var wire 1 K wire_out_pcsrc [13] $end
$var wire 1 L wire_out_pcsrc [12] $end
$var wire 1 M wire_out_pcsrc [11] $end
$var wire 1 N wire_out_pcsrc [10] $end
$var wire 1 O wire_out_pcsrc [9] $end
$var wire 1 P wire_out_pcsrc [8] $end
$var wire 1 Q wire_out_pcsrc [7] $end
$var wire 1 R wire_out_pcsrc [6] $end
$var wire 1 S wire_out_pcsrc [5] $end
$var wire 1 T wire_out_pcsrc [4] $end
$var wire 1 U wire_out_pcsrc [3] $end
$var wire 1 V wire_out_pcsrc [2] $end
$var wire 1 W wire_out_pcsrc [1] $end
$var wire 1 X wire_out_pcsrc [0] $end

$scope module i1 $end
$var wire 1 Y gnd $end
$var wire 1 Z vcc $end
$var wire 1 [ unknown $end
$var tri1 1 \ devclrn $end
$var tri1 1 ] devpor $end
$var tri1 1 ^ devoe $end
$var wire 1 _ switches[0]~input_o $end
$var wire 1 ` switches[1]~input_o $end
$var wire 1 a switches[2]~input_o $end
$var wire 1 b switches[3]~input_o $end
$var wire 1 c switches[4]~input_o $end
$var wire 1 d switches[5]~input_o $end
$var wire 1 e switches[6]~input_o $end
$var wire 1 f switches[7]~input_o $end
$var wire 1 g switches[8]~input_o $end
$var wire 1 h switches[9]~input_o $end
$var wire 1 i switches[10]~input_o $end
$var wire 1 j switches[11]~input_o $end
$var wire 1 k switches[12]~input_o $end
$var wire 1 l switches[13]~input_o $end
$var wire 1 m switches[14]~input_o $end
$var wire 1 n switches[15]~input_o $end
$var wire 1 o wire_out1[0]~output_o $end
$var wire 1 p wire_out1[1]~output_o $end
$var wire 1 q wire_out1[2]~output_o $end
$var wire 1 r wire_out1[3]~output_o $end
$var wire 1 s wire_out1[4]~output_o $end
$var wire 1 t wire_out1[5]~output_o $end
$var wire 1 u wire_out1[6]~output_o $end
$var wire 1 v wire_out2[0]~output_o $end
$var wire 1 w wire_out2[1]~output_o $end
$var wire 1 x wire_out2[2]~output_o $end
$var wire 1 y wire_out2[3]~output_o $end
$var wire 1 z wire_out2[4]~output_o $end
$var wire 1 { wire_out2[5]~output_o $end
$var wire 1 | wire_out2[6]~output_o $end
$var wire 1 } wire_out3[0]~output_o $end
$var wire 1 ~ wire_out3[1]~output_o $end
$var wire 1 !! wire_out3[2]~output_o $end
$var wire 1 "! wire_out3[3]~output_o $end
$var wire 1 #! wire_out3[4]~output_o $end
$var wire 1 $! wire_out3[5]~output_o $end
$var wire 1 %! wire_out3[6]~output_o $end
$var wire 1 &! wire_negative~output_o $end
$var wire 1 '! wire_out_pcsrc[0]~output_o $end
$var wire 1 (! wire_out_pcsrc[1]~output_o $end
$var wire 1 )! wire_out_pcsrc[2]~output_o $end
$var wire 1 *! wire_out_pcsrc[3]~output_o $end
$var wire 1 +! wire_out_pcsrc[4]~output_o $end
$var wire 1 ,! wire_out_pcsrc[5]~output_o $end
$var wire 1 -! wire_out_pcsrc[6]~output_o $end
$var wire 1 .! wire_out_pcsrc[7]~output_o $end
$var wire 1 /! wire_out_pcsrc[8]~output_o $end
$var wire 1 0! wire_out_pcsrc[9]~output_o $end
$var wire 1 1! wire_out_pcsrc[10]~output_o $end
$var wire 1 2! wire_out_pcsrc[11]~output_o $end
$var wire 1 3! wire_out_pcsrc[12]~output_o $end
$var wire 1 4! wire_out_pcsrc[13]~output_o $end
$var wire 1 5! wire_out_pcsrc[14]~output_o $end
$var wire 1 6! wire_out_pcsrc[15]~output_o $end
$var wire 1 7! wire_out_pcsrc[16]~output_o $end
$var wire 1 8! wire_out_pcsrc[17]~output_o $end
$var wire 1 9! wire_out_pcsrc[18]~output_o $end
$var wire 1 :! wire_out_pcsrc[19]~output_o $end
$var wire 1 ;! wire_out_pcsrc[20]~output_o $end
$var wire 1 <! wire_out_pcsrc[21]~output_o $end
$var wire 1 =! wire_out_pcsrc[22]~output_o $end
$var wire 1 >! wire_out_pcsrc[23]~output_o $end
$var wire 1 ?! wire_out_pcsrc[24]~output_o $end
$var wire 1 @! wire_out_pcsrc[25]~output_o $end
$var wire 1 A! wire_out_pcsrc[26]~output_o $end
$var wire 1 B! wire_out_pcsrc[27]~output_o $end
$var wire 1 C! wire_out_pcsrc[28]~output_o $end
$var wire 1 D! wire_out_pcsrc[29]~output_o $end
$var wire 1 E! wire_out_pcsrc[30]~output_o $end
$var wire 1 F! wire_out_pcsrc[31]~output_o $end
$var wire 1 G! clock~input_o $end
$var wire 1 H! clock~inputclkctrl_outclk $end
$var wire 1 I! inst_muxPCScr|Add0~1 $end
$var wire 1 J! inst_muxPCScr|Add0~3_combout $end
$var wire 1 K! inst_muxPCScr|Add0~5_combout $end
$var wire 1 L! inst_muxPCScr|Add0~4 $end
$var wire 1 M! inst_muxPCScr|Add0~6_combout $end
$var wire 1 N! inst_muxPCScr|Add0~8_combout $end
$var wire 1 O! inst_muxPCScr|Add0~7 $end
$var wire 1 P! inst_muxPCScr|Add0~10 $end
$var wire 1 Q! inst_muxPCScr|Add0~12_combout $end
$var wire 1 R! inst_muxPCScr|Add0~14_combout $end
$var wire 1 S! inst_muxPCScr|Add0~13 $end
$var wire 1 T! inst_muxPCScr|Add0~15_combout $end
$var wire 1 U! inst_muxPCScr|Add0~17_combout $end
$var wire 1 V! inst_muxPCScr|Add0~16 $end
$var wire 1 W! inst_muxPCScr|Add0~18_combout $end
$var wire 1 X! inst_muxPCScr|Add0~20_combout $end
$var wire 1 Y! inst_muxPCScr|Add0~19 $end
$var wire 1 Z! inst_muxPCScr|Add0~21_combout $end
$var wire 1 [! inst_muxPCScr|Add0~23_combout $end
$var wire 1 \! inst_muxPCScr|Add0~22 $end
$var wire 1 ]! inst_muxPCScr|Add0~24_combout $end
$var wire 1 ^! inst_muxPCScr|Add0~26_combout $end
$var wire 1 _! inst_instructionMemory|Mux1~1_combout $end
$var wire 1 `! inst_muxPCScr|Add0~9_combout $end
$var wire 1 a! inst_muxPCScr|Add0~11_combout $end
$var wire 1 b! inst_instructionMemory|Mux1~0_combout $end
$var wire 1 c! inst_muxPCScr|Add0~25 $end
$var wire 1 d! inst_muxPCScr|Add0~27_combout $end
$var wire 1 e! inst_muxPCScr|Add0~29_combout $end
$var wire 1 f! inst_programCounter|outAddy[9]~feeder_combout $end
$var wire 1 g! inst_muxPCScr|Add0~0_combout $end
$var wire 1 h! inst_muxPCScr|Add0~2_combout $end
$var wire 1 i! inst_muxPCScr|Add0~28 $end
$var wire 1 j! inst_muxPCScr|Add0~30_combout $end
$var wire 1 k! inst_muxPCScr|Add0~32_combout $end
$var wire 1 l! inst_muxPCScr|Add0~31 $end
$var wire 1 m! inst_muxPCScr|Add0~33_combout $end
$var wire 1 n! inst_muxPCScr|Add0~35_combout $end
$var wire 1 o! inst_muxPCScr|Add0~34 $end
$var wire 1 p! inst_muxPCScr|Add0~36_combout $end
$var wire 1 q! inst_muxPCScr|Add0~38_combout $end
$var wire 1 r! inst_muxPCScr|Add0~37 $end
$var wire 1 s! inst_muxPCScr|Add0~39_combout $end
$var wire 1 t! inst_muxPCScr|Add0~41_combout $end
$var wire 1 u! inst_muxPCScr|Add0~40 $end
$var wire 1 v! inst_muxPCScr|Add0~42_combout $end
$var wire 1 w! inst_muxPCScr|Add0~44_combout $end
$var wire 1 x! inst_muxPCScr|Add0~43 $end
$var wire 1 y! inst_muxPCScr|Add0~45_combout $end
$var wire 1 z! inst_muxPCScr|Add0~47_combout $end
$var wire 1 {! inst_muxPCScr|Add0~46 $end
$var wire 1 |! inst_muxPCScr|Add0~48_combout $end
$var wire 1 }! inst_muxPCScr|Add0~50_combout $end
$var wire 1 ~! inst_programCounter|outAddy [15] $end
$var wire 1 !" inst_programCounter|outAddy [14] $end
$var wire 1 "" inst_programCounter|outAddy [13] $end
$var wire 1 #" inst_programCounter|outAddy [12] $end
$var wire 1 $" inst_programCounter|outAddy [11] $end
$var wire 1 %" inst_programCounter|outAddy [10] $end
$var wire 1 &" inst_programCounter|outAddy [9] $end
$var wire 1 '" inst_programCounter|outAddy [8] $end
$var wire 1 (" inst_programCounter|outAddy [7] $end
$var wire 1 )" inst_programCounter|outAddy [6] $end
$var wire 1 *" inst_programCounter|outAddy [5] $end
$var wire 1 +" inst_programCounter|outAddy [4] $end
$var wire 1 ," inst_programCounter|outAddy [3] $end
$var wire 1 -" inst_programCounter|outAddy [2] $end
$var wire 1 ." inst_programCounter|outAddy [1] $end
$var wire 1 /" inst_programCounter|outAddy [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
b0 "
0#
1*
0)
0(
0'
0&
0%
0$
11
00
0/
0.
0-
0,
0+
18
07
06
05
04
03
02
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
0Y
1Z
x[
1\
1]
1^
0_
0`
0a
0b
0c
0d
0e
0f
0g
0h
0i
0j
0k
0l
0m
0n
1o
0p
0q
0r
0s
0t
0u
1v
0w
0x
0y
0z
0{
0|
1}
0~
0!!
0"!
0#!
0$!
0%!
0&!
0'!
0(!
0)!
0*!
0+!
0,!
0-!
0.!
0/!
00!
01!
02!
03!
04!
05!
06!
07!
08!
09!
0:!
0;!
0<!
0=!
0>!
0?!
0@!
0A!
0B!
0C!
0D!
0E!
0F!
0G!
0H!
0I!
0J!
0K!
1L!
0M!
0N!
0O!
1P!
0Q!
0R!
0S!
0T!
0U!
1V!
0W!
0X!
0Y!
0Z!
0[!
1\!
0]!
0^!
1_!
0`!
0a!
1b!
0c!
0d!
0e!
0f!
1g!
0h!
1i!
0j!
0k!
0l!
0m!
0n!
1o!
0p!
0q!
0r!
0s!
0t!
1u!
0v!
0w!
0x!
0y!
0z!
1{!
0|!
0}!
0/"
0."
0-"
0,"
0+"
0*"
0)"
0("
0'"
0&"
0%"
0$"
0#"
0""
0!"
0~!
$end
#70000
1!
1G!
1H!
#140000
0!
0G!
0H!
#250000
1!
1G!
1H!
#310000
0!
0G!
0H!
#1000000
