Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Feb 27 13:52:14 2025
| Host         : Suriya running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file T01_Basys3_LogicGate_timing_summary_routed.rpt -pb T01_Basys3_LogicGate_timing_summary_routed.pb -rpx T01_Basys3_LogicGate_timing_summary_routed.rpx -warn_on_violation
| Design       : T01_Basys3_LogicGate
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    8          inf        0.000                      0                    8           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.680ns  (logic 5.319ns (61.283%)  route 3.361ns (38.717%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           1.239     2.700    led_OBUF[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.150     2.850 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.122     4.972    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.708     8.680 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.680    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.621ns  (logic 5.314ns (61.641%)  route 3.307ns (38.359%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           1.574     3.035    led_OBUF[1]
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.150     3.185 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.733     4.918    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.703     8.621 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.621    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.578ns  (logic 5.314ns (61.954%)  route 3.264ns (38.046%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           1.538     2.999    led_OBUF[1]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.150     3.149 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.726     4.875    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.703     8.578 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.578    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.403ns  (logic 4.991ns (59.398%)  route 3.412ns (40.602%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           3.412     4.873    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     8.403 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.403    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.341ns  (logic 5.100ns (61.138%)  route 3.242ns (38.862%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           1.574     3.035    led_OBUF[1]
    SLICE_X0Y3           LUT2 (Prop_lut2_I0_O)        0.124     3.159 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.827    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514     8.341 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.341    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.299ns  (logic 5.094ns (61.378%)  route 3.205ns (38.622%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           1.538     2.999    led_OBUF[1]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.124     3.123 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.668     4.791    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509     8.299 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.299    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.217ns  (logic 5.082ns (61.841%)  route 3.136ns (38.159%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           1.449     2.902    sw_IBUF[0]
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.124     3.026 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.686     4.712    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505     8.217 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.217    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.195ns  (logic 5.094ns (62.163%)  route 3.101ns (37.837%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           1.239     2.700    led_OBUF[1]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.124     2.824 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.862     4.686    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509     8.195 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.195    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.476ns (65.915%)  route 0.763ns (34.085%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           0.445     0.665    sw_IBUF[0]
    SLICE_X0Y17          LUT2 (Prop_lut2_I1_O)        0.045     0.710 r  led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.029    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     2.239 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.239    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.282ns  (logic 1.481ns (64.922%)  route 0.800ns (35.078%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           0.482     0.703    sw_IBUF[0]
    SLICE_X0Y3           LUT2 (Prop_lut2_I1_O)        0.045     0.748 r  led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.319     1.066    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     2.282 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.282    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.314ns  (logic 1.476ns (63.777%)  route 0.838ns (36.223%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           0.438     0.659    sw_IBUF[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I0_O)        0.045     0.704 r  led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.400     1.104    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     2.314 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.314    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.334ns  (logic 1.533ns (65.673%)  route 0.801ns (34.327%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           0.445     0.665    sw_IBUF[0]
    SLICE_X0Y17          LUT2 (Prop_lut2_I0_O)        0.048     0.713 r  led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.357     1.070    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.264     2.334 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.334    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.366ns  (logic 1.472ns (62.197%)  route 0.895ns (37.803%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           0.543     0.764    sw_IBUF[0]
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.045     0.809 r  led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.351     1.161    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     2.366 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.366    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.373ns  (logic 1.533ns (64.606%)  route 0.840ns (35.394%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           0.482     0.703    sw_IBUF[0]
    SLICE_X0Y3           LUT2 (Prop_lut2_I0_O)        0.048     0.751 r  led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.358     1.109    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.264     2.373 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.373    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 1.538ns (61.396%)  route 0.967ns (38.604%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=7, routed)           0.438     0.659    sw_IBUF[0]
    SLICE_X0Y14          LUT2 (Prop_lut2_I1_O)        0.048     0.707 r  led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.529     1.236    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.269     2.505 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.505    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.508ns  (logic 1.460ns (58.222%)  route 1.048ns (41.778%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=7, routed)           1.048     1.277    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.508 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.508    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





