// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module auto_parkcalc_two_streams_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        A_ROW_TVALID,
        ID_TREADY,
        IQ_TREADY,
        IQ2_TREADY,
        select_ln66_1,
        A_ROW_TDATA,
        A_ROW_TREADY,
        ID_TDATA,
        ID_TVALID,
        IQ_TDATA,
        IQ_TVALID,
        IQ2_TDATA,
        IQ2_TVALID
);

parameter    ap_ST_fsm_pp0_stage0 = 3'd1;
parameter    ap_ST_fsm_pp0_stage1 = 3'd2;
parameter    ap_ST_fsm_pp0_stage2 = 3'd4;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   A_ROW_TVALID;
input   ID_TREADY;
input   IQ_TREADY;
input   IQ2_TREADY;
input  [30:0] select_ln66_1;
input  [95:0] A_ROW_TDATA;
output   A_ROW_TREADY;
output  [95:0] ID_TDATA;
output   ID_TVALID;
output  [95:0] IQ_TDATA;
output   IQ_TVALID;
output  [95:0] IQ2_TDATA;
output   IQ2_TVALID;

reg ap_idle;
reg A_ROW_TREADY;
reg ID_TVALID;
reg IQ_TVALID;
reg IQ2_TVALID;

(* fsm_encoding = "none" *) reg   [2:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage2;
reg   [0:0] icmp_ln67_reg_331;
reg    ap_block_state3_pp0_stage2_iter0_grp2;
reg    ap_block_pp0_stage2_subdone_grp2_done_reg;
reg    ap_block_pp0_stage2_subdone_grp2;
reg    ap_block_pp0_stage2_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage2_subdone_grp4_done_reg;
reg    ap_block_pp0_stage2_subdone_grp4;
reg    ap_block_state21_pp0_stage2_iter6_grp5;
reg    ap_block_pp0_stage2_subdone_grp5_done_reg;
reg    ap_block_pp0_stage2_subdone_grp5;
reg    ap_condition_exit_pp0_iter0_stage2;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    A_ROW_TDATA_blk_n;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_grp1;
wire    ap_block_pp0_stage2_grp2;
wire    ap_block_pp0_stage0_grp3;
reg    ID_TDATA_blk_n;
wire    ap_block_pp0_stage2_grp4;
reg    IQ_TDATA_blk_n;
wire    ap_block_pp0_stage2_grp5;
reg    IQ2_TDATA_blk_n;
wire   [0:0] icmp_ln67_fu_200_p2;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] A_blk_fu_221_p1;
reg    ap_block_state2_pp0_stage1_iter0_grp1;
reg    ap_block_pp0_stage1_11001_grp1;
wire   [31:0] A_blk_1_fu_227_p1;
wire   [31:0] bitcast_ln76_fu_233_p1;
wire   [31:0] A_blk_2_fu_243_p1;
reg    ap_block_pp0_stage2_11001_grp2;
wire   [31:0] A_blk_3_fu_249_p1;
wire   [31:0] bitcast_ln76_3_fu_255_p1;
wire   [31:0] A_blk_4_fu_265_p1;
reg    ap_block_pp0_stage0_11001_grp3;
wire   [31:0] A_blk_5_fu_271_p1;
wire   [31:0] bitcast_ln76_6_fu_277_p1;
wire   [31:0] grp_fu_133_p2;
reg   [31:0] product_reg_389;
wire   [31:0] grp_fu_138_p2;
reg   [31:0] product_1_reg_394;
wire   [31:0] grp_fu_143_p2;
reg   [31:0] product_2_reg_399;
wire   [31:0] grp_fu_148_p2;
reg   [31:0] product_3_reg_404;
wire   [31:0] grp_fu_153_p2;
reg   [31:0] product_4_reg_409;
wire   [31:0] grp_fu_158_p2;
reg   [31:0] product_5_reg_414;
reg   [31:0] product_6_reg_419;
reg   [31:0] product_6_reg_419_pp0_iter2_reg;
reg   [31:0] product_7_reg_424;
reg   [31:0] product_7_reg_424_pp0_iter2_reg;
reg   [31:0] product_8_reg_429;
reg   [31:0] product_8_reg_429_pp0_iter2_reg;
reg   [31:0] product_9_reg_434;
reg   [31:0] product_9_reg_434_pp0_iter2_reg;
reg   [31:0] product_10_reg_439;
reg   [31:0] product_10_reg_439_pp0_iter2_reg;
reg   [31:0] product_11_reg_444;
reg   [31:0] product_11_reg_444_pp0_iter2_reg;
reg   [31:0] product_12_reg_449;
reg   [31:0] product_12_reg_449_pp0_iter3_reg;
reg   [31:0] product_12_reg_449_pp0_iter4_reg;
reg   [31:0] product_13_reg_454;
reg   [31:0] product_13_reg_454_pp0_iter3_reg;
reg   [31:0] product_13_reg_454_pp0_iter4_reg;
reg   [31:0] product_14_reg_459;
reg   [31:0] product_14_reg_459_pp0_iter3_reg;
reg   [31:0] product_14_reg_459_pp0_iter4_reg;
reg   [31:0] product_15_reg_464;
reg   [31:0] product_15_reg_464_pp0_iter3_reg;
reg   [31:0] product_15_reg_464_pp0_iter4_reg;
reg   [31:0] product_16_reg_469;
reg   [31:0] product_16_reg_469_pp0_iter3_reg;
reg   [31:0] product_16_reg_469_pp0_iter4_reg;
reg   [31:0] product_17_reg_474;
reg   [31:0] product_17_reg_474_pp0_iter3_reg;
reg   [31:0] product_17_reg_474_pp0_iter4_reg;
wire   [31:0] grp_fu_103_p2;
reg   [31:0] ID_blk_reg_479;
wire    ap_block_pp0_stage0_11001_grp0;
reg    ap_block_pp0_stage0_subdone_grp0_done_reg;
wire    ap_block_pp0_stage0_subdone_grp0;
reg    ap_block_pp0_stage0_subdone;
wire   [31:0] grp_fu_108_p2;
reg   [31:0] IQ_blk_reg_484;
wire   [31:0] grp_fu_113_p2;
reg   [31:0] ID_blk_1_reg_489;
wire   [31:0] grp_fu_118_p2;
reg   [31:0] IQ_blk_1_reg_494;
wire   [31:0] grp_fu_123_p2;
reg   [31:0] add32_s_reg_499;
wire   [31:0] grp_fu_128_p2;
reg   [31:0] add38_287_1_reg_504;
reg   [31:0] ID_blk_2_reg_509;
wire    ap_block_pp0_stage2_11001_grp0;
reg    ap_block_pp0_stage2_subdone_grp0_done_reg;
wire    ap_block_pp0_stage2_subdone_grp0;
reg   [31:0] IQ_blk_2_reg_514;
reg   [31:0] ID_blk_3_reg_519;
reg   [31:0] IQ_blk_3_reg_524;
reg   [31:0] add32_1_2_reg_529;
reg   [31:0] add38_1_2_1_reg_534;
reg   [31:0] ID_blk_4_reg_539;
wire    ap_block_pp0_stage1_11001_grp0;
reg    ap_block_pp0_stage1_subdone_grp0_done_reg;
wire    ap_block_pp0_stage1_subdone_grp0;
reg    ap_block_pp0_stage1_subdone;
reg   [31:0] IQ_blk_4_reg_544;
reg   [31:0] ID_blk_5_reg_549;
reg   [31:0] IQ_blk_5_reg_554;
reg   [31:0] add32_2_2_reg_559;
reg   [31:0] add38_2_2_1_reg_564;
reg   [29:0] ib_fu_66;
wire   [29:0] add_ln67_fu_206_p2;
wire    ap_loop_init;
reg   [29:0] ap_sig_allocacmp_ib_load;
wire    ap_block_pp0_stage0;
reg    ap_block_pp0_stage2_01001_grp4;
reg    ap_block_pp0_stage2_11001_grp4;
wire   [95:0] or_ln94_1_fu_312_p4;
reg    ap_block_pp0_stage2_01001_grp5;
reg    ap_block_pp0_stage2_11001_grp5;
reg   [31:0] grp_fu_103_p0;
reg   [31:0] grp_fu_103_p1;
wire    ap_block_pp0_stage2_grp0;
wire    ap_block_pp0_stage1_grp0;
wire    ap_block_pp0_stage0_grp0;
reg   [31:0] grp_fu_108_p0;
reg   [31:0] grp_fu_108_p1;
reg   [31:0] grp_fu_113_p0;
reg   [31:0] grp_fu_113_p1;
reg   [31:0] grp_fu_118_p0;
reg   [31:0] grp_fu_118_p1;
reg   [31:0] grp_fu_123_p0;
reg   [31:0] grp_fu_123_p1;
reg   [31:0] grp_fu_128_p0;
reg   [31:0] grp_fu_128_p1;
reg   [31:0] grp_fu_133_p0;
reg   [31:0] grp_fu_133_p1;
reg   [31:0] grp_fu_138_p0;
reg   [31:0] grp_fu_138_p1;
reg   [31:0] grp_fu_143_p0;
reg   [31:0] grp_fu_143_p1;
reg   [31:0] grp_fu_148_p0;
reg   [31:0] grp_fu_148_p1;
reg   [31:0] grp_fu_153_p0;
reg   [31:0] grp_fu_153_p1;
reg   [31:0] grp_fu_158_p0;
reg   [31:0] grp_fu_158_p1;
wire   [30:0] ib_cast_fu_196_p1;
wire   [31:0] trunc_ln76_fu_217_p1;
wire   [31:0] grp_fu_172_p3;
wire   [31:0] grp_fu_180_p3;
wire   [31:0] trunc_ln76_1_fu_239_p1;
wire   [31:0] trunc_ln76_2_fu_261_p1;
wire   [31:0] bitcast_ln93_2_fu_289_p1;
wire   [31:0] bitcast_ln93_1_fu_286_p1;
wire   [31:0] bitcast_ln93_fu_283_p1;
wire   [31:0] bitcast_ln94_2_fu_309_p1;
wire   [31:0] bitcast_ln94_1_fu_306_p1;
wire   [31:0] bitcast_ln94_fu_303_p1;
reg    grp_fu_103_ce;
reg    ap_block_pp0_stage2_11001;
reg    ap_block_pp0_stage1_11001;
reg    grp_fu_108_ce;
reg    grp_fu_113_ce;
reg    grp_fu_118_ce;
reg    grp_fu_123_ce;
reg    grp_fu_128_ce;
reg    grp_fu_133_ce;
reg    grp_fu_138_ce;
reg    grp_fu_143_ce;
reg    grp_fu_148_ce;
reg    grp_fu_153_ce;
reg    grp_fu_158_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [2:0] ap_NS_fsm;
reg    ap_idle_pp0_1to6;
reg    ap_done_pending_pp0;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 3'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp2_done_reg = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp4_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp5_done_reg = 1'b0;
#0 ap_block_pp0_stage0_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage2_subdone_grp0_done_reg = 1'b0;
#0 ap_block_pp0_stage1_subdone_grp0_done_reg = 1'b0;
#0 ib_fu_66 = 30'd0;
#0 ap_done_reg = 1'b0;
end

auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_103_p0),
    .din1(grp_fu_103_p1),
    .ce(grp_fu_103_ce),
    .dout(grp_fu_103_p2)
);

auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_108_p0),
    .din1(grp_fu_108_p1),
    .ce(grp_fu_108_ce),
    .dout(grp_fu_108_p2)
);

auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_113_p0),
    .din1(grp_fu_113_p1),
    .ce(grp_fu_113_ce),
    .dout(grp_fu_113_p2)
);

auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_118_p0),
    .din1(grp_fu_118_p1),
    .ce(grp_fu_118_ce),
    .dout(grp_fu_118_p2)
);

auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_123_p0),
    .din1(grp_fu_123_p1),
    .ce(grp_fu_123_ce),
    .dout(grp_fu_123_p2)
);

auto_parkcalc_two_streams_fadd_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_5_full_dsp_1_U6(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_128_p0),
    .din1(grp_fu_128_p1),
    .ce(grp_fu_128_ce),
    .dout(grp_fu_128_p2)
);

auto_parkcalc_two_streams_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U7(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_133_p0),
    .din1(grp_fu_133_p1),
    .ce(grp_fu_133_ce),
    .dout(grp_fu_133_p2)
);

auto_parkcalc_two_streams_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U8(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_138_p0),
    .din1(grp_fu_138_p1),
    .ce(grp_fu_138_ce),
    .dout(grp_fu_138_p2)
);

auto_parkcalc_two_streams_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U9(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_143_p0),
    .din1(grp_fu_143_p1),
    .ce(grp_fu_143_ce),
    .dout(grp_fu_143_p2)
);

auto_parkcalc_two_streams_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U10(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_148_p0),
    .din1(grp_fu_148_p1),
    .ce(grp_fu_148_ce),
    .dout(grp_fu_148_p2)
);

auto_parkcalc_two_streams_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U11(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_153_p0),
    .din1(grp_fu_153_p1),
    .ce(grp_fu_153_ce),
    .dout(grp_fu_153_p2)
);

auto_parkcalc_two_streams_fmul_32ns_32ns_32_4_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_4_max_dsp_1_U12(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_158_p0),
    .din1(grp_fu_158_p1),
    .ce(grp_fu_158_ce),
    .dout(grp_fu_158_p2)
);

auto_parkcalc_two_streams_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage2),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage0_subdone_grp0)) begin
                ap_block_pp0_stage0_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage1)) begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage1_subdone_grp0)) begin
                ap_block_pp0_stage1_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp0)) begin
                ap_block_pp0_stage2_subdone_grp0_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp2_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp2_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp2)) begin
                ap_block_pp0_stage2_subdone_grp2_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp4_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp4_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp4)) begin
                ap_block_pp0_stage2_subdone_grp4_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_block_pp0_stage2_subdone_grp5_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage2)) begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_block_pp0_stage2_subdone_grp5_done_reg <= 1'b0;
            end else if ((1'b0 == ap_block_pp0_stage2_subdone_grp5)) begin
                ap_block_pp0_stage2_subdone_grp5_done_reg <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage2)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln67_fu_200_p2 == 1'd1))) begin
            ib_fu_66 <= add_ln67_fu_206_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            ib_fu_66 <= 30'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ID_blk_1_reg_489 <= grp_fu_113_p2;
        ID_blk_reg_479 <= grp_fu_103_p2;
        IQ_blk_1_reg_494 <= grp_fu_118_p2;
        IQ_blk_reg_484 <= grp_fu_108_p2;
        add32_s_reg_499 <= grp_fu_123_p2;
        add38_287_1_reg_504 <= grp_fu_128_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (ap_enable_reg_pp0_iter4 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ID_blk_2_reg_509 <= grp_fu_103_p2;
        ID_blk_3_reg_519 <= grp_fu_113_p2;
        IQ_blk_2_reg_514 <= grp_fu_108_p2;
        IQ_blk_3_reg_524 <= grp_fu_118_p2;
        add32_1_2_reg_529 <= grp_fu_123_p2;
        add38_1_2_1_reg_534 <= grp_fu_128_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        ID_blk_4_reg_539 <= grp_fu_103_p2;
        ID_blk_5_reg_549 <= grp_fu_113_p2;
        IQ_blk_4_reg_544 <= grp_fu_108_p2;
        IQ_blk_5_reg_554 <= grp_fu_118_p2;
        add32_2_2_reg_559 <= grp_fu_123_p2;
        add38_2_2_1_reg_564 <= grp_fu_128_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln67_reg_331 <= icmp_ln67_fu_200_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        product_10_reg_439 <= grp_fu_153_p2;
        product_11_reg_444 <= grp_fu_158_p2;
        product_6_reg_419 <= grp_fu_133_p2;
        product_7_reg_424 <= grp_fu_138_p2;
        product_8_reg_429 <= grp_fu_143_p2;
        product_9_reg_434 <= grp_fu_148_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        product_10_reg_439_pp0_iter2_reg <= product_10_reg_439;
        product_11_reg_444_pp0_iter2_reg <= product_11_reg_444;
        product_6_reg_419_pp0_iter2_reg <= product_6_reg_419;
        product_7_reg_424_pp0_iter2_reg <= product_7_reg_424;
        product_8_reg_429_pp0_iter2_reg <= product_8_reg_429;
        product_9_reg_434_pp0_iter2_reg <= product_9_reg_434;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp3) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        product_12_reg_449 <= grp_fu_133_p2;
        product_13_reg_454 <= grp_fu_138_p2;
        product_14_reg_459 <= grp_fu_143_p2;
        product_15_reg_464 <= grp_fu_148_p2;
        product_16_reg_469 <= grp_fu_153_p2;
        product_17_reg_474 <= grp_fu_158_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_grp3) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        product_12_reg_449_pp0_iter3_reg <= product_12_reg_449;
        product_12_reg_449_pp0_iter4_reg <= product_12_reg_449_pp0_iter3_reg;
        product_13_reg_454_pp0_iter3_reg <= product_13_reg_454;
        product_13_reg_454_pp0_iter4_reg <= product_13_reg_454_pp0_iter3_reg;
        product_14_reg_459_pp0_iter3_reg <= product_14_reg_459;
        product_14_reg_459_pp0_iter4_reg <= product_14_reg_459_pp0_iter3_reg;
        product_15_reg_464_pp0_iter3_reg <= product_15_reg_464;
        product_15_reg_464_pp0_iter4_reg <= product_15_reg_464_pp0_iter3_reg;
        product_16_reg_469_pp0_iter3_reg <= product_16_reg_469;
        product_16_reg_469_pp0_iter4_reg <= product_16_reg_469_pp0_iter3_reg;
        product_17_reg_474_pp0_iter3_reg <= product_17_reg_474;
        product_17_reg_474_pp0_iter4_reg <= product_17_reg_474_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001_grp1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        product_1_reg_394 <= grp_fu_138_p2;
        product_2_reg_399 <= grp_fu_143_p2;
        product_3_reg_404 <= grp_fu_148_p2;
        product_4_reg_409 <= grp_fu_153_p2;
        product_5_reg_414 <= grp_fu_158_p2;
        product_reg_389 <= grp_fu_133_p2;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage2_grp2) & (icmp_ln67_reg_331 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (icmp_ln67_reg_331 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_grp3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        A_ROW_TDATA_blk_n = A_ROW_TVALID;
    end else begin
        A_ROW_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp2) & (icmp_ln67_reg_331 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001_grp1) & (icmp_ln67_reg_331 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001_grp3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        A_ROW_TREADY = 1'b1;
    end else begin
        A_ROW_TREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage2_grp4) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ID_TDATA_blk_n = ID_TREADY;
    end else begin
        ID_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone_grp4_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp4) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ID_TVALID = 1'b1;
    end else begin
        ID_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage2_grp5) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        IQ2_TDATA_blk_n = IQ2_TREADY;
    end else begin
        IQ2_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp5) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        IQ2_TVALID = 1'b1;
    end else begin
        IQ2_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage2_grp5) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        IQ_TDATA_blk_n = IQ_TREADY;
    end else begin
        IQ_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone_grp5_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp5) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        IQ_TVALID = 1'b1;
    end else begin
        IQ_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (icmp_ln67_reg_331 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (~((ap_loop_exit_ready_pp0_iter5_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter4_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter3_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter2_reg == 1'b0) & (ap_loop_exit_ready_pp0_iter1_reg == 1'b0) & (ap_loop_exit_ready == 1'b0))) begin
        ap_done_pending_pp0 = 1'b1;
    end else begin
        ap_done_pending_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to6 = 1'b1;
    end else begin
        ap_idle_pp0_1to6 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_ib_load = 30'd0;
    end else begin
        ap_sig_allocacmp_ib_load = ib_fu_66;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_103_ce = 1'b1;
    end else begin
        grp_fu_103_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_103_p0 = ID_blk_2_reg_509;
    end else if (((1'b0 == ap_block_pp0_stage1_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_103_p0 = ID_blk_reg_479;
    end else if (((1'b0 == ap_block_pp0_stage2_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_103_p0 = product_reg_389;
    end else begin
        grp_fu_103_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_103_p1 = product_12_reg_449_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage1_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_103_p1 = product_6_reg_419_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_103_p1 = 32'd0;
    end else begin
        grp_fu_103_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_108_ce = 1'b1;
    end else begin
        grp_fu_108_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_108_p0 = IQ_blk_2_reg_514;
    end else if (((1'b0 == ap_block_pp0_stage1_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_108_p0 = IQ_blk_reg_484;
    end else if (((1'b0 == ap_block_pp0_stage2_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_108_p0 = product_1_reg_394;
    end else begin
        grp_fu_108_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_108_p1 = product_13_reg_454_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage1_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_108_p1 = product_7_reg_424_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_108_p1 = 32'd0;
    end else begin
        grp_fu_108_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_113_ce = 1'b1;
    end else begin
        grp_fu_113_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_113_p0 = ID_blk_3_reg_519;
    end else if (((1'b0 == ap_block_pp0_stage1_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_113_p0 = ID_blk_1_reg_489;
    end else if (((1'b0 == ap_block_pp0_stage2_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_113_p0 = product_2_reg_399;
    end else begin
        grp_fu_113_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_113_p1 = product_14_reg_459_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage1_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_113_p1 = product_8_reg_429_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_113_p1 = 32'd0;
    end else begin
        grp_fu_113_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_118_ce = 1'b1;
    end else begin
        grp_fu_118_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_118_p0 = IQ_blk_3_reg_524;
    end else if (((1'b0 == ap_block_pp0_stage1_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_118_p0 = IQ_blk_1_reg_494;
    end else if (((1'b0 == ap_block_pp0_stage2_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_118_p0 = product_3_reg_404;
    end else begin
        grp_fu_118_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_118_p1 = product_15_reg_464_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage1_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_118_p1 = product_9_reg_434_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_118_p1 = 32'd0;
    end else begin
        grp_fu_118_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_123_ce = 1'b1;
    end else begin
        grp_fu_123_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_123_p0 = add32_1_2_reg_529;
    end else if (((1'b0 == ap_block_pp0_stage1_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_123_p0 = add32_s_reg_499;
    end else if (((1'b0 == ap_block_pp0_stage2_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_123_p0 = product_4_reg_409;
    end else begin
        grp_fu_123_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_123_p1 = product_16_reg_469_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage1_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_123_p1 = product_10_reg_439_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_123_p1 = 32'd0;
    end else begin
        grp_fu_123_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage1_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage1_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_subdone_grp0_done_reg) & (1'b0 == ap_block_pp0_stage0_11001_grp0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_128_ce = 1'b1;
    end else begin
        grp_fu_128_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_128_p0 = add38_1_2_1_reg_534;
    end else if (((1'b0 == ap_block_pp0_stage1_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_128_p0 = add38_287_1_reg_504;
    end else if (((1'b0 == ap_block_pp0_stage2_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_128_p0 = product_5_reg_414;
    end else begin
        grp_fu_128_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp0) & (ap_enable_reg_pp0_iter5 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_128_p1 = product_17_reg_474_pp0_iter4_reg;
    end else if (((1'b0 == ap_block_pp0_stage1_grp0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_128_p1 = product_11_reg_444_pp0_iter2_reg;
    end else if (((1'b0 == ap_block_pp0_stage2_grp0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_128_p1 = 32'd0;
    end else begin
        grp_fu_128_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001_grp3) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_133_ce = 1'b1;
    end else begin
        grp_fu_133_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_133_p0 = A_blk_4_fu_265_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_grp2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_133_p0 = A_blk_2_fu_243_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_133_p0 = A_blk_fu_221_p1;
    end else begin
        grp_fu_133_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_grp2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_grp3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_133_p1 = 32'd3201367959;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_133_p1 = 32'd1062274597;
    end else begin
        grp_fu_133_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001_grp3) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_138_ce = 1'b1;
    end else begin
        grp_fu_138_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_138_p0 = A_blk_4_fu_265_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_grp2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_138_p0 = A_blk_2_fu_243_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_138_p0 = A_blk_fu_221_p1;
    end else begin
        grp_fu_138_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_138_p1 = 32'd3207922817;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_grp2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_138_p1 = 32'd1060439169;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_138_p1 = 32'd0;
    end else begin
        grp_fu_138_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001_grp3) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_143_ce = 1'b1;
    end else begin
        grp_fu_143_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_143_p0 = A_blk_5_fu_271_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_grp2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_143_p0 = A_blk_3_fu_249_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_143_p0 = A_blk_1_fu_227_p1;
    end else begin
        grp_fu_143_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_grp2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_grp3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_143_p1 = 32'd3201367959;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_143_p1 = 32'd1062274597;
    end else begin
        grp_fu_143_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001_grp3) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_148_ce = 1'b1;
    end else begin
        grp_fu_148_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_148_p0 = A_blk_5_fu_271_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_grp2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_148_p0 = A_blk_3_fu_249_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_148_p0 = A_blk_1_fu_227_p1;
    end else begin
        grp_fu_148_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_148_p1 = 32'd3207922817;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_grp2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_148_p1 = 32'd1060439169;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_148_p1 = 32'd0;
    end else begin
        grp_fu_148_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001_grp3) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_153_ce = 1'b1;
    end else begin
        grp_fu_153_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_153_p0 = bitcast_ln76_6_fu_277_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_grp2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_153_p0 = bitcast_ln76_3_fu_255_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_153_p0 = bitcast_ln76_fu_233_p1;
    end else begin
        grp_fu_153_p0 = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_grp2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_grp3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_153_p1 = 32'd3201367959;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_153_p1 = 32'd1062274597;
    end else begin
        grp_fu_153_p1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg) & (1'b0 == ap_block_pp0_stage2_11001_grp2) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001_grp3) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage1_11001_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1)))) begin
        grp_fu_158_ce = 1'b1;
    end else begin
        grp_fu_158_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_158_p0 = bitcast_ln76_6_fu_277_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_grp2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_158_p0 = bitcast_ln76_3_fu_255_p1;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_158_p0 = bitcast_ln76_fu_233_p1;
    end else begin
        grp_fu_158_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_grp3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_158_p1 = 32'd3207922817;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_grp2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_158_p1 = 32'd1060439169;
    end else if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_grp1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_158_p1 = 32'd0;
    end else begin
        grp_fu_158_p1 = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_done_pending_pp0 == 1'b0) & (ap_idle_pp0_1to6 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign A_blk_1_fu_227_p1 = grp_fu_172_p3;

assign A_blk_2_fu_243_p1 = trunc_ln76_1_fu_239_p1;

assign A_blk_3_fu_249_p1 = grp_fu_172_p3;

assign A_blk_4_fu_265_p1 = trunc_ln76_2_fu_261_p1;

assign A_blk_5_fu_271_p1 = grp_fu_172_p3;

assign A_blk_fu_221_p1 = trunc_ln76_fu_217_p1;

assign ID_TDATA = {{{bitcast_ln93_2_fu_289_p1}, {bitcast_ln93_1_fu_286_p1}}, {bitcast_ln93_fu_283_p1}};

assign IQ2_TDATA = or_ln94_1_fu_312_p4;

assign IQ_TDATA = or_ln94_1_fu_312_p4;

assign add_ln67_fu_206_p2 = (ap_sig_allocacmp_ib_load + 30'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b0 == A_ROW_TVALID) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001_grp3 = ((1'b0 == A_ROW_TVALID) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_grp3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b0 == A_ROW_TVALID) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

assign ap_block_pp0_stage0_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp1));
end

assign ap_block_pp0_stage1_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_11001_grp1 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp1));
end

assign ap_block_pp0_stage1_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_grp1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b1 == ap_block_state2_pp0_stage1_iter0_grp1));
end

assign ap_block_pp0_stage1_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_01001_grp4 = ((1'b0 == ap_block_pp0_stage2_subdone_grp4_done_reg) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ID_TREADY));
end

always @ (*) begin
    ap_block_pp0_stage2_01001_grp5 = ((1'b0 == ap_block_pp0_stage2_subdone_grp5_done_reg) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage2_iter6_grp5));
end

always @ (*) begin
    ap_block_pp0_stage2_11001 = (((ap_enable_reg_pp0_iter6 == 1'b1) & (((1'b0 == ap_block_pp0_stage2_subdone_grp5_done_reg) & (1'b1 == ap_block_state21_pp0_stage2_iter6_grp5)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp4_done_reg) & (1'b0 == ID_TREADY)))) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg) & (1'b1 == ap_block_state3_pp0_stage2_iter0_grp2)));
end

assign ap_block_pp0_stage2_11001_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001_grp2 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg) & (1'b1 == ap_block_state3_pp0_stage2_iter0_grp2));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_grp4 = ((1'b0 == ap_block_pp0_stage2_subdone_grp4_done_reg) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ID_TREADY));
end

always @ (*) begin
    ap_block_pp0_stage2_11001_grp5 = ((1'b0 == ap_block_pp0_stage2_subdone_grp5_done_reg) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage2_iter6_grp5));
end

assign ap_block_pp0_stage2_grp0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_grp5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (((ap_enable_reg_pp0_iter6 == 1'b1) & (((1'b0 == ap_block_pp0_stage2_subdone_grp5_done_reg) & (1'b1 == ap_block_state21_pp0_stage2_iter6_grp5)) | ((1'b0 == ap_block_pp0_stage2_subdone_grp4_done_reg) & (1'b0 == ID_TREADY)))) | ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg) & (1'b1 == ap_block_state3_pp0_stage2_iter0_grp2)));
end

assign ap_block_pp0_stage2_subdone_grp0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp2 = ((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone_grp2_done_reg) & (1'b1 == ap_block_state3_pp0_stage2_iter0_grp2));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp4 = ((1'b0 == ap_block_pp0_stage2_subdone_grp4_done_reg) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ID_TREADY));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone_grp5 = ((1'b0 == ap_block_pp0_stage2_subdone_grp5_done_reg) & (ap_enable_reg_pp0_iter6 == 1'b1) & (1'b1 == ap_block_state21_pp0_stage2_iter6_grp5));
end

always @ (*) begin
    ap_block_state21_pp0_stage2_iter6_grp5 = ((1'b0 == IQ2_TREADY) | (1'b0 == IQ_TREADY));
end

always @ (*) begin
    ap_block_state2_pp0_stage1_iter0_grp1 = ((icmp_ln67_reg_331 == 1'd1) & (1'b0 == A_ROW_TVALID));
end

always @ (*) begin
    ap_block_state3_pp0_stage2_iter0_grp2 = ((icmp_ln67_reg_331 == 1'd1) & (1'b0 == A_ROW_TVALID));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage2;

assign ap_ready = ap_ready_sig;

assign bitcast_ln76_3_fu_255_p1 = grp_fu_180_p3;

assign bitcast_ln76_6_fu_277_p1 = grp_fu_180_p3;

assign bitcast_ln76_fu_233_p1 = grp_fu_180_p3;

assign bitcast_ln93_1_fu_286_p1 = ID_blk_5_reg_549;

assign bitcast_ln93_2_fu_289_p1 = add32_2_2_reg_559;

assign bitcast_ln93_fu_283_p1 = ID_blk_4_reg_539;

assign bitcast_ln94_1_fu_306_p1 = IQ_blk_5_reg_554;

assign bitcast_ln94_2_fu_309_p1 = add38_2_2_1_reg_564;

assign bitcast_ln94_fu_303_p1 = IQ_blk_4_reg_544;

assign grp_fu_172_p3 = {{A_ROW_TDATA[63:32]}};

assign grp_fu_180_p3 = {{A_ROW_TDATA[95:64]}};

assign ib_cast_fu_196_p1 = ap_sig_allocacmp_ib_load;

assign icmp_ln67_fu_200_p2 = (($signed(ib_cast_fu_196_p1) < $signed(select_ln66_1)) ? 1'b1 : 1'b0);

assign or_ln94_1_fu_312_p4 = {{{bitcast_ln94_2_fu_309_p1}, {bitcast_ln94_1_fu_306_p1}}, {bitcast_ln94_fu_303_p1}};

assign trunc_ln76_1_fu_239_p1 = A_ROW_TDATA[31:0];

assign trunc_ln76_2_fu_261_p1 = A_ROW_TDATA[31:0];

assign trunc_ln76_fu_217_p1 = A_ROW_TDATA[31:0];

endmodule //auto_parkcalc_two_streams_auto_parkcalc_two_streams_Pipeline_VITIS_LOOP_67_1
