{
 "Files" : [
  {
   "Path" : "C:/Users/xn173/Desktop/FPGA_Compitition/Gowin_FPGA/FPGA_proj/Fault_detect_1028/src/data_conv.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/xn173/Desktop/FPGA_Compitition/Gowin_FPGA/FPGA_proj/Fault_detect_1028/src/mic_driver.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/xn173/Desktop/FPGA_Compitition/Gowin_FPGA/FPGA_proj/Fault_detect_1028/src/uart_send.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/xn173/Desktop/FPGA_Compitition/Gowin_FPGA/FPGA_proj/Fault_detect_1028/src/mic_capture.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/xn173/Desktop/FPGA_Compitition/Gowin_FPGA/FPGA_proj/Fault_detect_1028/src/fifo_hs/fifo_hs.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/xn173/Desktop/FPGA_Compitition/Gowin_FPGA/FPGA_proj/Fault_detect_1028/src/module_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/xn173/Desktop/FPGA_Compitition/Gowin_FPGA/FPGA_proj/Fault_detect_1028/src/mic_interface.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/xn173/Desktop/FPGA_Compitition/Gowin_FPGA/FPGA_proj/Fault_detect_1028/src/fft/fft.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/xn173/Desktop/FPGA_Compitition/Gowin_FPGA/FPGA_proj/Fault_detect_1028/src/fault_detect.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/xn173/Desktop/FPGA_Compitition/Gowin_FPGA/FPGA_proj/Fault_detect_1028/src/fault_detect_top.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/xn173/Desktop/FPGA_Compitition/Gowin_FPGA/FPGA_proj/Fault_detect_1028/src/fft_wrapper.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/xn173/Desktop/FPGA_Compitition/Gowin_FPGA/FPGA_proj/Fault_detect_1028/src/impl/temp/rtl_parser.result",
 "Top" : "",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}