# ECE_593_Asynchronous_FIFO
In this Final project, we will design and verify the Asynchronous_FIFO using UVM, for Portland States ECE 593 Pre-Silicon Validation


The project file is setup into multiple directories
    -src: Contains the source RTL code (DUT)
    -verify: Contains the test bench files 
    -sim: Contains the makefile and work/ directory for simulation files
    -docs: Contains any useful documentation such as HLDS
