{
  "module_name": "irq_service_dcn10.c",
  "hash_id": "f6042065328c3c3697afb2e1857ae01d8a0e9823ec7edb05a0c6098b5b054192",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/irq/dcn10/irq_service_dcn10.c",
  "human_readable_source": " \n\n#include \"dm_services.h\"\n\n#include \"include/logger_interface.h\"\n\n#include \"../dce110/irq_service_dce110.h\"\n\n#include \"dcn/dcn_1_0_offset.h\"\n#include \"dcn/dcn_1_0_sh_mask.h\"\n#include \"soc15_hw_ip.h\"\n#include \"vega10_ip_offset.h\"\n\n#include \"irq_service_dcn10.h\"\n\n#include \"ivsrcid/dcn/irqsrcs_dcn_1_0.h\"\n\nstatic enum dc_irq_source to_dal_irq_source_dcn10(struct irq_service *irq_service,\n\t\t\t\t\t\t  uint32_t src_id,\n\t\t\t\t\t\t  uint32_t ext_id)\n{\n\tswitch (src_id) {\n\tcase DCN_1_0__SRCID__DC_D1_OTG_VSTARTUP:\n\t\treturn DC_IRQ_SOURCE_VBLANK1;\n\tcase DCN_1_0__SRCID__DC_D2_OTG_VSTARTUP:\n\t\treturn DC_IRQ_SOURCE_VBLANK2;\n\tcase DCN_1_0__SRCID__DC_D3_OTG_VSTARTUP:\n\t\treturn DC_IRQ_SOURCE_VBLANK3;\n\tcase DCN_1_0__SRCID__DC_D4_OTG_VSTARTUP:\n\t\treturn DC_IRQ_SOURCE_VBLANK4;\n\tcase DCN_1_0__SRCID__DC_D5_OTG_VSTARTUP:\n\t\treturn DC_IRQ_SOURCE_VBLANK5;\n\tcase DCN_1_0__SRCID__DC_D6_OTG_VSTARTUP:\n\t\treturn DC_IRQ_SOURCE_VBLANK6;\n\tcase DCN_1_0__SRCID__OTG1_VERTICAL_INTERRUPT0_CONTROL:\n\t\treturn DC_IRQ_SOURCE_DC1_VLINE0;\n\tcase DCN_1_0__SRCID__OTG2_VERTICAL_INTERRUPT0_CONTROL:\n\t\treturn DC_IRQ_SOURCE_DC2_VLINE0;\n\tcase DCN_1_0__SRCID__OTG3_VERTICAL_INTERRUPT0_CONTROL:\n\t\treturn DC_IRQ_SOURCE_DC3_VLINE0;\n\tcase DCN_1_0__SRCID__OTG4_VERTICAL_INTERRUPT0_CONTROL:\n\t\treturn DC_IRQ_SOURCE_DC4_VLINE0;\n\tcase DCN_1_0__SRCID__OTG5_VERTICAL_INTERRUPT0_CONTROL:\n\t\treturn DC_IRQ_SOURCE_DC5_VLINE0;\n\tcase DCN_1_0__SRCID__OTG6_VERTICAL_INTERRUPT0_CONTROL:\n\t\treturn DC_IRQ_SOURCE_DC6_VLINE0;\n\tcase DCN_1_0__SRCID__OTG0_IHC_V_UPDATE_NO_LOCK_INTERRUPT:\n\t\treturn DC_IRQ_SOURCE_VUPDATE1;\n\tcase DCN_1_0__SRCID__OTG1_IHC_V_UPDATE_NO_LOCK_INTERRUPT:\n\t\treturn DC_IRQ_SOURCE_VUPDATE2;\n\tcase DCN_1_0__SRCID__OTG2_IHC_V_UPDATE_NO_LOCK_INTERRUPT:\n\t\treturn DC_IRQ_SOURCE_VUPDATE3;\n\tcase DCN_1_0__SRCID__OTG3_IHC_V_UPDATE_NO_LOCK_INTERRUPT:\n\t\treturn DC_IRQ_SOURCE_VUPDATE4;\n\tcase DCN_1_0__SRCID__OTG4_IHC_V_UPDATE_NO_LOCK_INTERRUPT:\n\t\treturn DC_IRQ_SOURCE_VUPDATE5;\n\tcase DCN_1_0__SRCID__OTG5_IHC_V_UPDATE_NO_LOCK_INTERRUPT:\n\t\treturn DC_IRQ_SOURCE_VUPDATE6;\n\tcase DCN_1_0__SRCID__HUBP0_FLIP_INTERRUPT:\n\t\treturn DC_IRQ_SOURCE_PFLIP1;\n\tcase DCN_1_0__SRCID__HUBP1_FLIP_INTERRUPT:\n\t\treturn DC_IRQ_SOURCE_PFLIP2;\n\tcase DCN_1_0__SRCID__HUBP2_FLIP_INTERRUPT:\n\t\treturn DC_IRQ_SOURCE_PFLIP3;\n\tcase DCN_1_0__SRCID__HUBP3_FLIP_INTERRUPT:\n\t\treturn DC_IRQ_SOURCE_PFLIP4;\n\tcase DCN_1_0__SRCID__HUBP4_FLIP_INTERRUPT:\n\t\treturn DC_IRQ_SOURCE_PFLIP5;\n\tcase DCN_1_0__SRCID__HUBP5_FLIP_INTERRUPT:\n\t\treturn DC_IRQ_SOURCE_PFLIP6;\n\n\tcase DCN_1_0__SRCID__DC_HPD1_INT:\n\t\t \n\t\tswitch (ext_id) {\n\t\tcase DCN_1_0__CTXID__DC_HPD1_INT:\n\t\t\treturn DC_IRQ_SOURCE_HPD1;\n\t\tcase DCN_1_0__CTXID__DC_HPD2_INT:\n\t\t\treturn DC_IRQ_SOURCE_HPD2;\n\t\tcase DCN_1_0__CTXID__DC_HPD3_INT:\n\t\t\treturn DC_IRQ_SOURCE_HPD3;\n\t\tcase DCN_1_0__CTXID__DC_HPD4_INT:\n\t\t\treturn DC_IRQ_SOURCE_HPD4;\n\t\tcase DCN_1_0__CTXID__DC_HPD5_INT:\n\t\t\treturn DC_IRQ_SOURCE_HPD5;\n\t\tcase DCN_1_0__CTXID__DC_HPD6_INT:\n\t\t\treturn DC_IRQ_SOURCE_HPD6;\n\t\tcase DCN_1_0__CTXID__DC_HPD1_RX_INT:\n\t\t\treturn DC_IRQ_SOURCE_HPD1RX;\n\t\tcase DCN_1_0__CTXID__DC_HPD2_RX_INT:\n\t\t\treturn DC_IRQ_SOURCE_HPD2RX;\n\t\tcase DCN_1_0__CTXID__DC_HPD3_RX_INT:\n\t\t\treturn DC_IRQ_SOURCE_HPD3RX;\n\t\tcase DCN_1_0__CTXID__DC_HPD4_RX_INT:\n\t\t\treturn DC_IRQ_SOURCE_HPD4RX;\n\t\tcase DCN_1_0__CTXID__DC_HPD5_RX_INT:\n\t\t\treturn DC_IRQ_SOURCE_HPD5RX;\n\t\tcase DCN_1_0__CTXID__DC_HPD6_RX_INT:\n\t\t\treturn DC_IRQ_SOURCE_HPD6RX;\n\t\tdefault:\n\t\t\treturn DC_IRQ_SOURCE_INVALID;\n\t\t}\n\t\tbreak;\n\n\tdefault:\n\t\treturn DC_IRQ_SOURCE_INVALID;\n\t}\n}\n\nstatic bool hpd_ack(\n\tstruct irq_service *irq_service,\n\tconst struct irq_source_info *info)\n{\n\tuint32_t addr = info->status_reg;\n\tuint32_t value = dm_read_reg(irq_service->ctx, addr);\n\tuint32_t current_status =\n\t\tget_reg_field_value(\n\t\t\tvalue,\n\t\t\tHPD0_DC_HPD_INT_STATUS,\n\t\t\tDC_HPD_SENSE_DELAYED);\n\n\tdal_irq_service_ack_generic(irq_service, info);\n\n\tvalue = dm_read_reg(irq_service->ctx, info->enable_reg);\n\n\tset_reg_field_value(\n\t\tvalue,\n\t\tcurrent_status ? 0 : 1,\n\t\tHPD0_DC_HPD_INT_CONTROL,\n\t\tDC_HPD_INT_POLARITY);\n\n\tdm_write_reg(irq_service->ctx, info->enable_reg, value);\n\n\treturn true;\n}\n\nstatic const struct irq_source_info_funcs hpd_irq_info_funcs = {\n\t.set = NULL,\n\t.ack = hpd_ack\n};\n\nstatic const struct irq_source_info_funcs hpd_rx_irq_info_funcs = {\n\t.set = NULL,\n\t.ack = NULL\n};\n\nstatic const struct irq_source_info_funcs pflip_irq_info_funcs = {\n\t.set = NULL,\n\t.ack = NULL\n};\n\nstatic const struct irq_source_info_funcs vblank_irq_info_funcs = {\n\t.set = NULL,\n\t.ack = NULL\n};\n\nstatic const struct irq_source_info_funcs vline0_irq_info_funcs = {\n\t.set = NULL,\n\t.ack = NULL\n};\n\nstatic const struct irq_source_info_funcs vupdate_no_lock_irq_info_funcs = {\n\t.set = NULL,\n\t.ack = NULL\n};\n\n#define BASE_INNER(seg) \\\n\tDCE_BASE__INST0_SEG ## seg\n\n#define BASE(seg) \\\n\tBASE_INNER(seg)\n\n#define SRI(reg_name, block, id)\\\n\tBASE(mm ## block ## id ## _ ## reg_name ## _BASE_IDX) + \\\n\t\t\tmm ## block ## id ## _ ## reg_name\n\n\n#define IRQ_REG_ENTRY(block, reg_num, reg1, mask1, reg2, mask2)\\\n\t.enable_reg = SRI(reg1, block, reg_num),\\\n\t.enable_mask = \\\n\t\tblock ## reg_num ## _ ## reg1 ## __ ## mask1 ## _MASK,\\\n\t.enable_value = {\\\n\t\tblock ## reg_num ## _ ## reg1 ## __ ## mask1 ## _MASK,\\\n\t\t~block ## reg_num ## _ ## reg1 ## __ ## mask1 ## _MASK \\\n\t},\\\n\t.ack_reg = SRI(reg2, block, reg_num),\\\n\t.ack_mask = \\\n\t\tblock ## reg_num ## _ ## reg2 ## __ ## mask2 ## _MASK,\\\n\t.ack_value = \\\n\t\tblock ## reg_num ## _ ## reg2 ## __ ## mask2 ## _MASK \\\n\n#define hpd_int_entry(reg_num)\\\n\t[DC_IRQ_SOURCE_HPD1 + reg_num] = {\\\n\t\tIRQ_REG_ENTRY(HPD, reg_num,\\\n\t\t\tDC_HPD_INT_CONTROL, DC_HPD_INT_EN,\\\n\t\t\tDC_HPD_INT_CONTROL, DC_HPD_INT_ACK),\\\n\t\t.status_reg = SRI(DC_HPD_INT_STATUS, HPD, reg_num),\\\n\t\t.funcs = &hpd_irq_info_funcs\\\n\t}\n\n#define hpd_rx_int_entry(reg_num)\\\n\t[DC_IRQ_SOURCE_HPD1RX + reg_num] = {\\\n\t\tIRQ_REG_ENTRY(HPD, reg_num,\\\n\t\t\tDC_HPD_INT_CONTROL, DC_HPD_RX_INT_EN,\\\n\t\t\tDC_HPD_INT_CONTROL, DC_HPD_RX_INT_ACK),\\\n\t\t.status_reg = SRI(DC_HPD_INT_STATUS, HPD, reg_num),\\\n\t\t.funcs = &hpd_rx_irq_info_funcs\\\n\t}\n#define pflip_int_entry(reg_num)\\\n\t[DC_IRQ_SOURCE_PFLIP1 + reg_num] = {\\\n\t\tIRQ_REG_ENTRY(HUBPREQ, reg_num,\\\n\t\t\tDCSURF_SURFACE_FLIP_INTERRUPT, SURFACE_FLIP_INT_MASK,\\\n\t\t\tDCSURF_SURFACE_FLIP_INTERRUPT, SURFACE_FLIP_CLEAR),\\\n\t\t.funcs = &pflip_irq_info_funcs\\\n\t}\n\n \n#define vupdate_no_lock_int_entry(reg_num)\\\n\t[DC_IRQ_SOURCE_VUPDATE1 + reg_num] = {\\\n\t\tIRQ_REG_ENTRY(OTG, reg_num,\\\n\t\t\tOTG_GLOBAL_SYNC_STATUS, VUPDATE_NO_LOCK_INT_EN,\\\n\t\t\tOTG_GLOBAL_SYNC_STATUS, VUPDATE_NO_LOCK_EVENT_CLEAR),\\\n\t\t.funcs = &vupdate_no_lock_irq_info_funcs\\\n\t}\n\n#define vblank_int_entry(reg_num)\\\n\t[DC_IRQ_SOURCE_VBLANK1 + reg_num] = {\\\n\t\tIRQ_REG_ENTRY(OTG, reg_num,\\\n\t\t\tOTG_GLOBAL_SYNC_STATUS, VSTARTUP_INT_EN,\\\n\t\t\tOTG_GLOBAL_SYNC_STATUS, VSTARTUP_EVENT_CLEAR),\\\n\t\t.funcs = &vblank_irq_info_funcs\\\n\t}\n\n#define vline0_int_entry(reg_num)\\\n\t[DC_IRQ_SOURCE_DC1_VLINE0 + reg_num] = {\\\n\t\tIRQ_REG_ENTRY(OTG, reg_num,\\\n\t\t\tOTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_INT_ENABLE,\\\n\t\t\tOTG_VERTICAL_INTERRUPT0_CONTROL, OTG_VERTICAL_INTERRUPT0_CLEAR),\\\n\t\t.funcs = &vline0_irq_info_funcs\\\n\t}\n\n#define dummy_irq_entry() \\\n\t{\\\n\t\t.funcs = &dummy_irq_info_funcs\\\n\t}\n\n#define i2c_int_entry(reg_num) \\\n\t[DC_IRQ_SOURCE_I2C_DDC ## reg_num] = dummy_irq_entry()\n\n#define dp_sink_int_entry(reg_num) \\\n\t[DC_IRQ_SOURCE_DPSINK ## reg_num] = dummy_irq_entry()\n\n#define gpio_pad_int_entry(reg_num) \\\n\t[DC_IRQ_SOURCE_GPIOPAD ## reg_num] = dummy_irq_entry()\n\n#define dc_underflow_int_entry(reg_num) \\\n\t[DC_IRQ_SOURCE_DC ## reg_num ## UNDERFLOW] = dummy_irq_entry()\n\nstatic const struct irq_source_info_funcs dummy_irq_info_funcs = {\n\t.set = dal_irq_service_dummy_set,\n\t.ack = dal_irq_service_dummy_ack\n};\n\nstatic const struct irq_source_info\nirq_source_info_dcn10[DAL_IRQ_SOURCES_NUMBER] = {\n\t[DC_IRQ_SOURCE_INVALID] = dummy_irq_entry(),\n\thpd_int_entry(0),\n\thpd_int_entry(1),\n\thpd_int_entry(2),\n\thpd_int_entry(3),\n\thpd_int_entry(4),\n\thpd_int_entry(5),\n\thpd_rx_int_entry(0),\n\thpd_rx_int_entry(1),\n\thpd_rx_int_entry(2),\n\thpd_rx_int_entry(3),\n\thpd_rx_int_entry(4),\n\thpd_rx_int_entry(5),\n\ti2c_int_entry(1),\n\ti2c_int_entry(2),\n\ti2c_int_entry(3),\n\ti2c_int_entry(4),\n\ti2c_int_entry(5),\n\ti2c_int_entry(6),\n\tdp_sink_int_entry(1),\n\tdp_sink_int_entry(2),\n\tdp_sink_int_entry(3),\n\tdp_sink_int_entry(4),\n\tdp_sink_int_entry(5),\n\tdp_sink_int_entry(6),\n\t[DC_IRQ_SOURCE_TIMER] = dummy_irq_entry(),\n\tpflip_int_entry(0),\n\tpflip_int_entry(1),\n\tpflip_int_entry(2),\n\tpflip_int_entry(3),\n\t[DC_IRQ_SOURCE_PFLIP5] = dummy_irq_entry(),\n\t[DC_IRQ_SOURCE_PFLIP6] = dummy_irq_entry(),\n\t[DC_IRQ_SOURCE_PFLIP_UNDERLAY0] = dummy_irq_entry(),\n\tgpio_pad_int_entry(0),\n\tgpio_pad_int_entry(1),\n\tgpio_pad_int_entry(2),\n\tgpio_pad_int_entry(3),\n\tgpio_pad_int_entry(4),\n\tgpio_pad_int_entry(5),\n\tgpio_pad_int_entry(6),\n\tgpio_pad_int_entry(7),\n\tgpio_pad_int_entry(8),\n\tgpio_pad_int_entry(9),\n\tgpio_pad_int_entry(10),\n\tgpio_pad_int_entry(11),\n\tgpio_pad_int_entry(12),\n\tgpio_pad_int_entry(13),\n\tgpio_pad_int_entry(14),\n\tgpio_pad_int_entry(15),\n\tgpio_pad_int_entry(16),\n\tgpio_pad_int_entry(17),\n\tgpio_pad_int_entry(18),\n\tgpio_pad_int_entry(19),\n\tgpio_pad_int_entry(20),\n\tgpio_pad_int_entry(21),\n\tgpio_pad_int_entry(22),\n\tgpio_pad_int_entry(23),\n\tgpio_pad_int_entry(24),\n\tgpio_pad_int_entry(25),\n\tgpio_pad_int_entry(26),\n\tgpio_pad_int_entry(27),\n\tgpio_pad_int_entry(28),\n\tgpio_pad_int_entry(29),\n\tgpio_pad_int_entry(30),\n\tdc_underflow_int_entry(1),\n\tdc_underflow_int_entry(2),\n\tdc_underflow_int_entry(3),\n\tdc_underflow_int_entry(4),\n\tdc_underflow_int_entry(5),\n\tdc_underflow_int_entry(6),\n\t[DC_IRQ_SOURCE_DMCU_SCP] = dummy_irq_entry(),\n\t[DC_IRQ_SOURCE_VBIOS_SW] = dummy_irq_entry(),\n\tvupdate_no_lock_int_entry(0),\n\tvupdate_no_lock_int_entry(1),\n\tvupdate_no_lock_int_entry(2),\n\tvupdate_no_lock_int_entry(3),\n\tvupdate_no_lock_int_entry(4),\n\tvupdate_no_lock_int_entry(5),\n\tvblank_int_entry(0),\n\tvblank_int_entry(1),\n\tvblank_int_entry(2),\n\tvblank_int_entry(3),\n\tvblank_int_entry(4),\n\tvblank_int_entry(5),\n\tvline0_int_entry(0),\n\tvline0_int_entry(1),\n\tvline0_int_entry(2),\n\tvline0_int_entry(3),\n\tvline0_int_entry(4),\n\tvline0_int_entry(5),\n};\n\nstatic const struct irq_service_funcs irq_service_funcs_dcn10 = {\n\t\t.to_dal_irq_source = to_dal_irq_source_dcn10\n};\n\nstatic void dcn10_irq_construct(\n\tstruct irq_service *irq_service,\n\tstruct irq_service_init_data *init_data)\n{\n\tdal_irq_service_construct(irq_service, init_data);\n\n\tirq_service->info = irq_source_info_dcn10;\n\tirq_service->funcs = &irq_service_funcs_dcn10;\n}\n\nstruct irq_service *dal_irq_service_dcn10_create(\n\tstruct irq_service_init_data *init_data)\n{\n\tstruct irq_service *irq_service = kzalloc(sizeof(*irq_service),\n\t\t\t\t\t\t  GFP_KERNEL);\n\n\tif (!irq_service)\n\t\treturn NULL;\n\n\tdcn10_irq_construct(irq_service, init_data);\n\treturn irq_service;\n}\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}