-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hitproducerStream_hw is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    oBus_i : IN STD_LOGIC_VECTOR (286 downto 0);
    oBus_o : OUT STD_LOGIC_VECTOR (286 downto 0);
    iBus : IN STD_LOGIC_VECTOR (238 downto 0) );
end;


architecture behav of hitproducerStream_hw is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "hitproducerStream_hw_hitproducerStream_hw,hls_ip_2022_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2577-1-e,HLS_INPUT_CLOCK=5.400000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=3.814635,HLS_SYN_LAT=16,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=9656,HLS_SYN_LUT=9194,HLS_VERSION=2022_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv64_3F7999999999999A : STD_LOGIC_VECTOR (63 downto 0) := "0011111101111001100110011001100110011001100110011001100110011010";
    constant ap_const_lv64_4024000000000000 : STD_LOGIC_VECTOR (63 downto 0) := "0100000000100100000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv6_10 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_const_lv6_24 : STD_LOGIC_VECTOR (5 downto 0) := "100100";
    constant ap_const_lv6_39 : STD_LOGIC_VECTOR (5 downto 0) := "111001";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_28 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101000";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant ap_const_lv32_45 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000101";
    constant ap_const_lv32_46 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000110";
    constant ap_const_lv32_4D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001101";
    constant ap_const_lv32_52 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010010";
    constant ap_const_lv32_53 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010011";
    constant ap_const_lv32_54 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001010100";
    constant ap_const_lv32_5B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001011011";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_61 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100001";
    constant ap_const_lv32_62 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100010";
    constant ap_const_lv32_69 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101001";
    constant ap_const_lv32_6E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101110";
    constant ap_const_lv32_6F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001101111";
    constant ap_const_lv32_70 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110000";
    constant ap_const_lv32_77 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001110111";
    constant ap_const_lv32_7C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111100";
    constant ap_const_lv32_7D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111101";
    constant ap_const_lv32_7E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111110";
    constant ap_const_lv32_85 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000101";
    constant ap_const_lv32_8A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001010";
    constant ap_const_lv32_8B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001011";
    constant ap_const_lv32_8C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010001100";
    constant ap_const_lv32_93 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010010011";
    constant ap_const_lv32_98 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011000";
    constant ap_const_lv32_99 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011001";
    constant ap_const_lv32_9A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011010";
    constant ap_const_lv32_A1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100001";
    constant ap_const_lv32_A6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100110";
    constant ap_const_lv32_A7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010100111";
    constant ap_const_lv32_A8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv15_7FDC : STD_LOGIC_VECTOR (14 downto 0) := "111111111011100";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv11_7FF : STD_LOGIC_VECTOR (10 downto 0) := "11111111111";
    constant ap_const_lv52_0 : STD_LOGIC_VECTOR (51 downto 0) := "0000000000000000000000000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv63_0 : STD_LOGIC_VECTOR (62 downto 0) := "000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_433 : STD_LOGIC_VECTOR (11 downto 0) := "010000110011";
    constant ap_const_lv11_433 : STD_LOGIC_VECTOR (10 downto 0) := "10000110011";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv12_36 : STD_LOGIC_VECTOR (11 downto 0) := "000000110110";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv32_11E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000100011110";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv12_11 : STD_LOGIC_VECTOR (11 downto 0) := "000000010001";
    constant ap_const_lv32_A9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010101001";
    constant ap_const_lv32_EE : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000011101110";
    constant ap_const_lv287_lc_1 : STD_LOGIC_VECTOR (286 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";

    signal nbins_s_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce0 : STD_LOGIC;
    signal nbins_s_q0 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce1 : STD_LOGIC;
    signal nbins_s_q1 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address2 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce2 : STD_LOGIC;
    signal nbins_s_q2 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address3 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce3 : STD_LOGIC;
    signal nbins_s_q3 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address4 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce4 : STD_LOGIC;
    signal nbins_s_q4 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address5 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce5 : STD_LOGIC;
    signal nbins_s_q5 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address6 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce6 : STD_LOGIC;
    signal nbins_s_q6 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address7 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce7 : STD_LOGIC;
    signal nbins_s_q7 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address8 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce8 : STD_LOGIC;
    signal nbins_s_q8 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address9 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce9 : STD_LOGIC;
    signal nbins_s_q9 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address10 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce10 : STD_LOGIC;
    signal nbins_s_q10 : STD_LOGIC_VECTOR (6 downto 0);
    signal nbins_s_address11 : STD_LOGIC_VECTOR (2 downto 0);
    signal nbins_s_ce11 : STD_LOGIC;
    signal nbins_s_q11 : STD_LOGIC_VECTOR (6 downto 0);
    signal sense_s_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce0 : STD_LOGIC;
    signal sense_s_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce1 : STD_LOGIC;
    signal sense_s_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address2 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce2 : STD_LOGIC;
    signal sense_s_q2 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address3 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce3 : STD_LOGIC;
    signal sense_s_q3 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address4 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce4 : STD_LOGIC;
    signal sense_s_q4 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address5 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce5 : STD_LOGIC;
    signal sense_s_q5 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address6 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce6 : STD_LOGIC;
    signal sense_s_q6 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address7 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce7 : STD_LOGIC;
    signal sense_s_q7 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address8 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce8 : STD_LOGIC;
    signal sense_s_q8 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address9 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce9 : STD_LOGIC;
    signal sense_s_q9 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address10 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce10 : STD_LOGIC;
    signal sense_s_q10 : STD_LOGIC_VECTOR (13 downto 0);
    signal sense_s_address11 : STD_LOGIC_VECTOR (3 downto 0);
    signal sense_s_ce11 : STD_LOGIC;
    signal sense_s_q11 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce0 : STD_LOGIC;
    signal edges_s_q0 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address1 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce1 : STD_LOGIC;
    signal edges_s_q1 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address2 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce2 : STD_LOGIC;
    signal edges_s_q2 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address3 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce3 : STD_LOGIC;
    signal edges_s_q3 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address4 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce4 : STD_LOGIC;
    signal edges_s_q4 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address5 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce5 : STD_LOGIC;
    signal edges_s_q5 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address6 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce6 : STD_LOGIC;
    signal edges_s_q6 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address7 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce7 : STD_LOGIC;
    signal edges_s_q7 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address8 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce8 : STD_LOGIC;
    signal edges_s_q8 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address9 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce9 : STD_LOGIC;
    signal edges_s_q9 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address10 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce10 : STD_LOGIC;
    signal edges_s_q10 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_s_address11 : STD_LOGIC_VECTOR (4 downto 0);
    signal edges_s_ce11 : STD_LOGIC;
    signal edges_s_q11 : STD_LOGIC_VECTOR (13 downto 0);
    signal iBus_read_reg_5489 : STD_LOGIC_VECTOR (238 downto 0);
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state13_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state14_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_state16_pp0_stage0_iter15 : BOOLEAN;
    signal ap_block_state17_pp0_stage0_iter16 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal iBus_read_reg_5489_pp0_iter1_reg : STD_LOGIC_VECTOR (238 downto 0);
    signal iBus_read_reg_5489_pp0_iter2_reg : STD_LOGIC_VECTOR (238 downto 0);
    signal iBus_read_reg_5489_pp0_iter3_reg : STD_LOGIC_VECTOR (238 downto 0);
    signal iBus_read_reg_5489_pp0_iter4_reg : STD_LOGIC_VECTOR (238 downto 0);
    signal iBus_read_reg_5489_pp0_iter5_reg : STD_LOGIC_VECTOR (238 downto 0);
    signal iBus_read_reg_5489_pp0_iter6_reg : STD_LOGIC_VECTOR (238 downto 0);
    signal iBus_read_reg_5489_pp0_iter7_reg : STD_LOGIC_VECTOR (238 downto 0);
    signal iBus_read_reg_5489_pp0_iter8_reg : STD_LOGIC_VECTOR (238 downto 0);
    signal iBus_read_reg_5489_pp0_iter9_reg : STD_LOGIC_VECTOR (238 downto 0);
    signal iBus_read_reg_5489_pp0_iter10_reg : STD_LOGIC_VECTOR (238 downto 0);
    signal iBus_read_reg_5489_pp0_iter11_reg : STD_LOGIC_VECTOR (238 downto 0);
    signal iBus_read_reg_5489_pp0_iter12_reg : STD_LOGIC_VECTOR (238 downto 0);
    signal iBus_read_reg_5489_pp0_iter13_reg : STD_LOGIC_VECTOR (238 downto 0);
    signal iBus_read_reg_5489_pp0_iter14_reg : STD_LOGIC_VECTOR (238 downto 0);
    signal iBus_read_reg_5489_pp0_iter15_reg : STD_LOGIC_VECTOR (238 downto 0);
    signal ret_V_36_fu_816_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_36_reg_5495 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_37_fu_897_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_37_reg_5515 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_38_fu_978_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_38_reg_5535 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_39_fu_1059_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_39_reg_5555 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_40_fu_1140_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_40_reg_5575 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_41_fu_1221_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_41_reg_5595 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_42_fu_1302_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_42_reg_5615 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_43_fu_1383_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_43_reg_5635 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_44_fu_1464_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_44_reg_5655 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_45_fu_1545_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_45_reg_5675 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_46_fu_1626_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_46_reg_5695 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_47_fu_1707_p4 : STD_LOGIC_VECTOR (5 downto 0);
    signal ret_V_47_reg_5715 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal edges_load_reg_5745 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_reg_5745_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln_reg_5750 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln_reg_5750_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln_reg_5750_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_1_reg_5765 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_1_reg_5765_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_2_reg_5770 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_2_reg_5770_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_2_reg_5770_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_2_reg_5785 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_2_reg_5785_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_4_reg_5790 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_4_reg_5790_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_4_reg_5790_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_3_reg_5805 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_3_reg_5805_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_6_reg_5810 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_6_reg_5810_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_6_reg_5810_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_4_reg_5825 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_4_reg_5825_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_8_reg_5830 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_8_reg_5830_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_8_reg_5830_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_5_reg_5845 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_5_reg_5845_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_s_reg_5850 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_s_reg_5850_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_s_reg_5850_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_6_reg_5865 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_6_reg_5865_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_1_reg_5870 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_1_reg_5870_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_1_reg_5870_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_7_reg_5885 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_7_reg_5885_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_3_reg_5890 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_3_reg_5890_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_3_reg_5890_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_8_reg_5905 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_8_reg_5905_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_5_reg_5910 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_5_reg_5910_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_5_reg_5910_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_9_reg_5925 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_9_reg_5925_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_7_reg_5930 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_7_reg_5930_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_7_reg_5930_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_10_reg_5945 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_10_reg_5945_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_9_reg_5950 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_9_reg_5950_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_9_reg_5950_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal edges_load_11_reg_5965 : STD_LOGIC_VECTOR (13 downto 0);
    signal edges_load_11_reg_5965_pp0_iter2_reg : STD_LOGIC_VECTOR (13 downto 0);
    signal lshr_ln186_10_reg_5970 : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_10_reg_5970_pp0_iter2_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal lshr_ln186_10_reg_5970_pp0_iter3_reg : STD_LOGIC_VECTOR (12 downto 0);
    signal ret_V_2_fu_2082_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_2_reg_5975 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_5_fu_2106_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_5_reg_5980 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_8_fu_2130_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_8_reg_5985 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_11_fu_2154_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_11_reg_5990 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_14_fu_2178_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_14_reg_5995 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_17_fu_2202_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_17_reg_6000 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_20_fu_2226_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_20_reg_6005 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_23_fu_2250_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_23_reg_6010 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_26_fu_2274_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_26_reg_6015 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_29_fu_2298_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_29_reg_6020 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_32_fu_2322_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_32_reg_6025 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_35_fu_2346_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal ret_V_35_reg_6030 : STD_LOGIC_VECTOR (14 downto 0);
    signal grp_fu_780_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i_reg_6095 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_783_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i60_1_reg_6100 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_786_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i60_2_reg_6105 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_789_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i60_3_reg_6110 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_792_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i60_4_reg_6115 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_795_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i60_5_reg_6120 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_798_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i60_6_reg_6125 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_801_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i60_7_reg_6130 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_804_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i60_8_reg_6135 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_807_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i60_9_reg_6140 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_810_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i60_s_reg_6145 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_813_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal conv_i60_10_reg_6150 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_660_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_reg_6155 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_665_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_1_reg_6161 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_670_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_2_reg_6167 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_675_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_3_reg_6173 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_680_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_4_reg_6179 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_685_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_5_reg_6185 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_690_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_6_reg_6191 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_695_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_7_reg_6197 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_700_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_8_reg_6203 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_705_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_9_reg_6209 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_710_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_10_reg_6215 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_715_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal val_11_reg_6221 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_fu_2400_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_reg_6227 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln41_fu_2417_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_reg_6232 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_1_fu_2423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_1_reg_6237 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_fu_2451_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_reg_6242 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_fu_2467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_reg_6248 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_fu_2479_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_reg_6253 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_fu_2485_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_reg_6258 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_1_fu_2497_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_1_reg_6263 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_fu_2521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_reg_6269 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_fu_2545_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_reg_6274 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_1_fu_2553_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_1_reg_6279 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln41_2_fu_2570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_2_reg_6284 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_3_fu_2576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_3_reg_6289 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_1_fu_2604_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_1_reg_6294 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_1_fu_2620_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_1_reg_6300 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_1_fu_2632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_1_reg_6305 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_1_fu_2638_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_1_reg_6310 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_3_fu_2650_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_3_reg_6315 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_1_fu_2674_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_1_reg_6321 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_1_fu_2698_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_1_reg_6326 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_2_fu_2706_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_2_reg_6331 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln41_4_fu_2723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_4_reg_6336 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_5_fu_2729_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_5_reg_6341 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_2_fu_2757_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_2_reg_6346 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_2_fu_2773_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_2_reg_6352 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_2_fu_2785_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_2_reg_6357 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_2_fu_2791_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_2_reg_6362 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_5_fu_2803_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_5_reg_6367 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_2_fu_2827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_2_reg_6373 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_2_fu_2851_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_2_reg_6378 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_3_fu_2859_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_3_reg_6383 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln41_6_fu_2876_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_6_reg_6388 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_7_fu_2882_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_7_reg_6393 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_3_fu_2910_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_3_reg_6398 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_3_fu_2926_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_3_reg_6404 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_3_fu_2938_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_3_reg_6409 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_3_fu_2944_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_3_reg_6414 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_7_fu_2956_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_7_reg_6419 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_3_fu_2980_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_3_reg_6425 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_3_fu_3004_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_3_reg_6430 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_4_fu_3012_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_4_reg_6435 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln41_8_fu_3029_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_8_reg_6440 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_9_fu_3035_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_9_reg_6445 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_4_fu_3063_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_4_reg_6450 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_4_fu_3079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_4_reg_6456 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_4_fu_3091_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_4_reg_6461 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_4_fu_3097_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_4_reg_6466 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_9_fu_3109_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_9_reg_6471 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_4_fu_3133_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_4_reg_6477 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_4_fu_3157_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_4_reg_6482 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_5_fu_3165_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_5_reg_6487 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln41_10_fu_3182_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_10_reg_6492 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_11_fu_3188_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_11_reg_6497 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_5_fu_3216_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_5_reg_6502 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_5_fu_3232_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_5_reg_6508 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_5_fu_3244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_5_reg_6513 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_5_fu_3250_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_5_reg_6518 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_11_fu_3262_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_11_reg_6523 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_5_fu_3286_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_5_reg_6529 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_5_fu_3310_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_5_reg_6534 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_6_fu_3318_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_6_reg_6539 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln41_12_fu_3335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_12_reg_6544 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_13_fu_3341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_13_reg_6549 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_6_fu_3369_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_6_reg_6554 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_6_fu_3385_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_6_reg_6560 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_6_fu_3397_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_6_reg_6565 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_6_fu_3403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_6_reg_6570 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_13_fu_3415_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_13_reg_6575 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_6_fu_3439_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_6_reg_6581 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_6_fu_3463_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_6_reg_6586 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_7_fu_3471_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_7_reg_6591 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln41_14_fu_3488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_14_reg_6596 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_15_fu_3494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_15_reg_6601 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_7_fu_3522_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_7_reg_6606 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_7_fu_3538_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_7_reg_6612 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_7_fu_3550_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_7_reg_6617 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_7_fu_3556_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_7_reg_6622 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_15_fu_3568_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_15_reg_6627 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_7_fu_3592_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_7_reg_6633 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_7_fu_3616_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_7_reg_6638 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_8_fu_3624_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_8_reg_6643 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln41_16_fu_3641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_16_reg_6648 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_17_fu_3647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_17_reg_6653 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_8_fu_3675_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_8_reg_6658 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_8_fu_3691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_8_reg_6664 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_8_fu_3703_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_8_reg_6669 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_8_fu_3709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_8_reg_6674 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_17_fu_3721_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_17_reg_6679 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_8_fu_3745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_8_reg_6685 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_8_fu_3769_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_8_reg_6690 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_9_fu_3777_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_9_reg_6695 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln41_18_fu_3794_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_18_reg_6700 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_19_fu_3800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_19_reg_6705 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_9_fu_3828_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_9_reg_6710 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_9_fu_3844_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_9_reg_6716 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_9_fu_3856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_9_reg_6721 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_9_fu_3862_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_9_reg_6726 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_19_fu_3874_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_19_reg_6731 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_9_fu_3898_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_9_reg_6737 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_9_fu_3922_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_9_reg_6742 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_10_fu_3930_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_10_reg_6747 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln41_20_fu_3947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_20_reg_6752 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_21_fu_3953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_21_reg_6757 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_10_fu_3981_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_10_reg_6762 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_10_fu_3997_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_10_reg_6768 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_10_fu_4009_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_10_reg_6773 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_10_fu_4015_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_10_reg_6778 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_21_fu_4027_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_21_reg_6783 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_10_fu_4051_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_10_reg_6789 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_10_fu_4075_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_10_reg_6794 : STD_LOGIC_VECTOR (16 downto 0);
    signal reg_11_fu_4083_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal reg_11_reg_6799 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln41_22_fu_4100_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_22_reg_6804 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_23_fu_4106_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln41_23_reg_6809 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln313_11_fu_4134_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln313_11_reg_6814 : STD_LOGIC_VECTOR (16 downto 0);
    signal icmp_ln308_11_fu_4150_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln308_11_reg_6820 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_11_fu_4162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln312_11_reg_6825 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_11_fu_4168_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln314_11_reg_6830 : STD_LOGIC_VECTOR (0 downto 0);
    signal sh_amt_23_fu_4180_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_23_reg_6835 : STD_LOGIC_VECTOR (11 downto 0);
    signal or_ln312_11_fu_4204_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln312_11_reg_6841 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln315_11_fu_4228_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln315_11_reg_6846 : STD_LOGIC_VECTOR (16 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter15 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter16 : STD_LOGIC := '0';
    signal zext_ln541_fu_892_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln541_12_fu_886_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_1_fu_973_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_13_fu_967_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_2_fu_1054_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_14_fu_1048_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_3_fu_1135_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_15_fu_1129_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_4_fu_1216_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_16_fu_1210_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_5_fu_1297_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_17_fu_1291_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_6_fu_1378_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_18_fu_1372_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_7_fu_1459_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_19_fu_1453_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_8_fu_1540_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_20_fu_1534_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_9_fu_1621_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_21_fu_1615_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_10_fu_1702_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_22_fu_1696_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_11_fu_1783_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln541_23_fu_1777_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal grp_fu_780_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_783_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_786_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_789_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_792_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_795_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_798_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_801_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_804_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_807_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_810_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_813_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln1035_fu_836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_1_fu_846_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_2_fu_856_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_fu_842_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_1_fu_852_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_fu_866_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_fu_862_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_1_fu_826_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_fu_872_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_fu_878_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_3_fu_917_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_4_fu_927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_5_fu_937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_2_fu_923_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_3_fu_933_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_2_fu_947_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_1_fu_943_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_2_fu_907_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_1_fu_953_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_3_fu_959_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_6_fu_998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_7_fu_1008_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_8_fu_1018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_4_fu_1004_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_5_fu_1014_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_4_fu_1028_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_2_fu_1024_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_3_fu_988_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_2_fu_1034_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_6_fu_1040_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_9_fu_1079_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_10_fu_1089_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_11_fu_1099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_6_fu_1085_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_7_fu_1095_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_6_fu_1109_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_3_fu_1105_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_4_fu_1069_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_3_fu_1115_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_9_fu_1121_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_12_fu_1160_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_13_fu_1170_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_14_fu_1180_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_8_fu_1166_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_9_fu_1176_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_8_fu_1190_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_4_fu_1186_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_5_fu_1150_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_4_fu_1196_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_13_fu_1202_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_15_fu_1241_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_16_fu_1251_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_17_fu_1261_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_10_fu_1247_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_11_fu_1257_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_10_fu_1271_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_5_fu_1267_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_6_fu_1231_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_5_fu_1277_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_16_fu_1283_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_18_fu_1322_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_19_fu_1332_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_20_fu_1342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_12_fu_1328_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_13_fu_1338_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_12_fu_1352_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_6_fu_1348_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_7_fu_1312_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_6_fu_1358_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_19_fu_1364_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_21_fu_1403_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_22_fu_1413_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_23_fu_1423_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_14_fu_1409_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_15_fu_1419_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_14_fu_1433_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_7_fu_1429_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_8_fu_1393_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_7_fu_1439_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_22_fu_1445_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_24_fu_1484_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_25_fu_1494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_26_fu_1504_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_16_fu_1490_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_17_fu_1500_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_16_fu_1514_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_8_fu_1510_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_9_fu_1474_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_8_fu_1520_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_25_fu_1526_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_27_fu_1565_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_28_fu_1575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_29_fu_1585_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_18_fu_1571_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_19_fu_1581_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_18_fu_1595_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_9_fu_1591_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_s_fu_1555_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_9_fu_1601_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_28_fu_1607_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_30_fu_1646_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_31_fu_1656_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_32_fu_1666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_20_fu_1652_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_21_fu_1662_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_20_fu_1676_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_10_fu_1672_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_10_fu_1636_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_10_fu_1682_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_31_fu_1688_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal icmp_ln1035_33_fu_1727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_34_fu_1737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1035_35_fu_1747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln1035_22_fu_1733_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln1035_23_fu_1743_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal add_ln214_22_fu_1757_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal zext_ln214_11_fu_1753_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln186_11_fu_1717_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ss_V_11_fu_1763_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_34_fu_1769_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln1514_fu_1788_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_fu_1791_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln_fu_1801_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_1_fu_1811_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_1_fu_1814_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_2_fu_1824_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_2_fu_1834_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_2_fu_1837_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_4_fu_1847_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_3_fu_1857_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_3_fu_1860_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_6_fu_1870_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_4_fu_1880_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_4_fu_1883_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_8_fu_1893_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_5_fu_1903_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_5_fu_1906_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_s_fu_1916_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_6_fu_1926_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_6_fu_1929_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_1_fu_1939_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_7_fu_1949_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_7_fu_1952_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_3_fu_1962_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_8_fu_1972_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_8_fu_1975_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_5_fu_1985_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_9_fu_1995_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_9_fu_1998_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_7_fu_2008_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_10_fu_2018_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_10_fu_2021_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_9_fu_2031_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln1514_11_fu_2041_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal sub_ln186_11_fu_2044_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal lshr_ln186_10_fu_2054_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal zext_ln186_fu_2064_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_1_fu_2067_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_fu_2073_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5393_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_fu_2073_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of charge1_V_fu_2073_p2 : signal is "no";
    signal zext_ln1496_fu_2078_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_1_fu_2088_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_4_fu_2091_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_1_fu_2097_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5401_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_1_fu_2097_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_1_fu_2097_p2 : signal is "no";
    signal zext_ln1496_1_fu_2102_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_2_fu_2112_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_7_fu_2115_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_2_fu_2121_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5409_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_2_fu_2121_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_2_fu_2121_p2 : signal is "no";
    signal zext_ln1496_2_fu_2126_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_3_fu_2136_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_10_fu_2139_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_3_fu_2145_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5417_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_3_fu_2145_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_3_fu_2145_p2 : signal is "no";
    signal zext_ln1496_3_fu_2150_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_4_fu_2160_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_13_fu_2163_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_4_fu_2169_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5425_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_4_fu_2169_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_4_fu_2169_p2 : signal is "no";
    signal zext_ln1496_4_fu_2174_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_5_fu_2184_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_16_fu_2187_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_5_fu_2193_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5433_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_5_fu_2193_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_5_fu_2193_p2 : signal is "no";
    signal zext_ln1496_5_fu_2198_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_6_fu_2208_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_19_fu_2211_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_6_fu_2217_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5441_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_6_fu_2217_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_6_fu_2217_p2 : signal is "no";
    signal zext_ln1496_6_fu_2222_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_7_fu_2232_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_22_fu_2235_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_7_fu_2241_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5449_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_7_fu_2241_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_7_fu_2241_p2 : signal is "no";
    signal zext_ln1496_7_fu_2246_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_8_fu_2256_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_25_fu_2259_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_8_fu_2265_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5457_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_8_fu_2265_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_8_fu_2265_p2 : signal is "no";
    signal zext_ln1496_8_fu_2270_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_9_fu_2280_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_28_fu_2283_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_9_fu_2289_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5465_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_9_fu_2289_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_9_fu_2289_p2 : signal is "no";
    signal zext_ln1496_9_fu_2294_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_10_fu_2304_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_31_fu_2307_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_10_fu_2313_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5473_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_10_fu_2313_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_10_fu_2313_p2 : signal is "no";
    signal zext_ln1496_10_fu_2318_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal zext_ln186_11_fu_2328_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln186_34_fu_2331_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_11_fu_2337_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_fu_5481_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal charge1_V_11_fu_2337_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 of charge1_V_11_fu_2337_p2 : signal is "no";
    signal zext_ln1496_11_fu_2342_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal tmp_3_fu_2403_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln41_fu_2413_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_fu_2433_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_fu_2447_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_1_fu_2455_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_fu_2429_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_fu_2443_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_fu_2473_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_fu_2503_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_fu_2463_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_fu_2507_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_fu_2511_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_fu_2491_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_fu_2527_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_fu_2533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_1_fu_2539_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_fu_2517_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_fu_2556_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln41_1_fu_2566_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_1_fu_2586_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_1_fu_2600_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_3_fu_2608_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_1_fu_2582_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_1_fu_2596_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_2_fu_2626_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_1_fu_2656_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_1_fu_2616_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_1_fu_2660_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_1_fu_2664_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_1_fu_2644_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_1_fu_2680_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_2_fu_2686_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_3_fu_2692_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_1_fu_2670_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_2_fu_2709_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln41_2_fu_2719_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_2_fu_2739_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_2_fu_2753_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_5_fu_2761_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_2_fu_2735_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_2_fu_2749_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_4_fu_2779_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_2_fu_2809_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_2_fu_2769_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_2_fu_2813_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_2_fu_2817_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_2_fu_2797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_2_fu_2833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_4_fu_2839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_5_fu_2845_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_2_fu_2823_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_5_fu_2862_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln41_3_fu_2872_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_3_fu_2892_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_3_fu_2906_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_7_fu_2914_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_3_fu_2888_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_3_fu_2902_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_6_fu_2932_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_3_fu_2962_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_3_fu_2922_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_3_fu_2966_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_3_fu_2970_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_3_fu_2950_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_3_fu_2986_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_6_fu_2992_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_7_fu_2998_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_3_fu_2976_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_7_fu_3015_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln41_4_fu_3025_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_4_fu_3045_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_4_fu_3059_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_9_fu_3067_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_4_fu_3041_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_4_fu_3055_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_8_fu_3085_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_4_fu_3115_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_4_fu_3075_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_4_fu_3119_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_4_fu_3123_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_4_fu_3103_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_4_fu_3139_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_8_fu_3145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_9_fu_3151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_4_fu_3129_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_10_fu_3168_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln41_5_fu_3178_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_5_fu_3198_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_5_fu_3212_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_11_fu_3220_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_5_fu_3194_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_5_fu_3208_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_10_fu_3238_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_5_fu_3268_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_5_fu_3228_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_5_fu_3272_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_5_fu_3276_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_5_fu_3256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_5_fu_3292_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_10_fu_3298_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_11_fu_3304_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_5_fu_3282_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_12_fu_3321_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln41_6_fu_3331_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_6_fu_3351_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_6_fu_3365_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_13_fu_3373_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_6_fu_3347_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_6_fu_3361_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_12_fu_3391_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_6_fu_3421_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_6_fu_3381_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_6_fu_3425_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_6_fu_3429_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_6_fu_3409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_6_fu_3445_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_12_fu_3451_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_13_fu_3457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_6_fu_3435_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_14_fu_3474_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln41_7_fu_3484_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_7_fu_3504_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_7_fu_3518_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_15_fu_3526_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_7_fu_3500_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_7_fu_3514_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_14_fu_3544_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_7_fu_3574_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_7_fu_3534_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_7_fu_3578_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_7_fu_3582_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_7_fu_3562_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_7_fu_3598_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_14_fu_3604_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_15_fu_3610_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_7_fu_3588_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_16_fu_3627_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln41_8_fu_3637_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_8_fu_3657_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_8_fu_3671_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_17_fu_3679_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_8_fu_3653_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_8_fu_3667_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_16_fu_3697_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_8_fu_3727_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_8_fu_3687_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_8_fu_3731_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_8_fu_3735_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_8_fu_3715_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_8_fu_3751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_16_fu_3757_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_17_fu_3763_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_8_fu_3741_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_18_fu_3780_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln41_9_fu_3790_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_9_fu_3810_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_9_fu_3824_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_19_fu_3832_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_9_fu_3806_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_9_fu_3820_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_18_fu_3850_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_9_fu_3880_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_9_fu_3840_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_9_fu_3884_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_9_fu_3888_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_9_fu_3868_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_9_fu_3904_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_18_fu_3910_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_19_fu_3916_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_9_fu_3894_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_20_fu_3933_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln41_10_fu_3943_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_10_fu_3963_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_10_fu_3977_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_21_fu_3985_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_10_fu_3959_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_10_fu_3973_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_20_fu_4003_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_10_fu_4033_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_10_fu_3993_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_10_fu_4037_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_10_fu_4041_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_10_fu_4021_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_10_fu_4057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_20_fu_4063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_21_fu_4069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_10_fu_4047_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_22_fu_4086_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln41_11_fu_4096_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal exp_11_fu_4116_p4 : STD_LOGIC_VECTOR (10 downto 0);
    signal trunc_ln300_11_fu_4130_p1 : STD_LOGIC_VECTOR (51 downto 0);
    signal p_Result_23_fu_4138_p3 : STD_LOGIC_VECTOR (52 downto 0);
    signal trunc_ln291_11_fu_4112_p1 : STD_LOGIC_VECTOR (62 downto 0);
    signal zext_ln296_11_fu_4126_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal sh_amt_22_fu_4156_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sext_ln317_11_fu_4186_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln305_11_fu_4146_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal zext_ln317_11_fu_4190_p1 : STD_LOGIC_VECTOR (53 downto 0);
    signal lshr_ln317_11_fu_4194_p2 : STD_LOGIC_VECTOR (53 downto 0);
    signal icmp_ln315_11_fu_4174_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln312_11_fu_4210_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_22_fu_4216_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln315_23_fu_4222_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln324_11_fu_4200_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln41_fu_4239_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_720_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_s_fu_4256_p4 : STD_LOGIC_VECTOR (285 downto 0);
    signal sext_ln311_fu_4274_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311cast_fu_4282_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_fu_4291_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_fu_4277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_fu_4295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_fu_4301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_fu_4286_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_fu_4314_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_fu_4319_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_fu_4307_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_fu_4324_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_s_fu_4249_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_fu_4331_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln41_1_fu_4345_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_725_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_1_fu_4362_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_1cast_fu_4370_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_1_fu_4379_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_1_fu_4365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_1_fu_4383_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_1_fu_4389_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_1_fu_4374_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_1_fu_4402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_1_fu_4407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_1_fu_4395_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_1_fu_4412_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_2_fu_4355_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_1_fu_4419_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln41_2_fu_4433_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_730_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_2_fu_4450_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_2cast_fu_4458_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_2_fu_4467_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_2_fu_4453_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_2_fu_4471_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_2_fu_4477_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_2_fu_4462_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_2_fu_4490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_2_fu_4495_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_2_fu_4483_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_2_fu_4500_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln41_3_fu_4513_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_3_fu_4530_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_3cast_fu_4538_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_3_fu_4547_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_3_fu_4533_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_3_fu_4551_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_3_fu_4557_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_3_fu_4542_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_3_fu_4570_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_3_fu_4575_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_3_fu_4563_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_3_fu_4580_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_6_fu_4523_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_3_fu_4587_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln41_4_fu_4601_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_740_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_4_fu_4618_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_4cast_fu_4626_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_4_fu_4635_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_4_fu_4621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_4_fu_4639_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_4_fu_4645_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_4_fu_4630_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_4_fu_4658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_4_fu_4663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_4_fu_4651_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_4_fu_4668_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_8_fu_4611_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_4_fu_4675_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln41_5_fu_4689_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_745_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_5_fu_4706_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_5cast_fu_4714_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_5_fu_4723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_5_fu_4709_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_5_fu_4727_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_5_fu_4733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_5_fu_4718_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_5_fu_4746_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_5_fu_4751_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_5_fu_4739_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_5_fu_4756_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_10_fu_4699_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_5_fu_4763_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln41_6_fu_4777_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_750_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_6_fu_4794_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_6cast_fu_4802_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_6_fu_4811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_6_fu_4797_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_6_fu_4815_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_6_fu_4821_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_6_fu_4806_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_6_fu_4834_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_6_fu_4839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_6_fu_4827_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_6_fu_4844_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_12_fu_4787_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_6_fu_4851_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln41_7_fu_4865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_7_fu_4882_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_7cast_fu_4890_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_7_fu_4899_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_7_fu_4885_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_7_fu_4903_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_7_fu_4909_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_7_fu_4894_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_7_fu_4922_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_7_fu_4927_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_7_fu_4915_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_7_fu_4932_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln41_8_fu_4945_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_8_fu_4962_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_8cast_fu_4970_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_8_fu_4979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_8_fu_4965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_8_fu_4983_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_8_fu_4989_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_8_fu_4974_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_8_fu_5002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_8_fu_5007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_8_fu_4995_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_8_fu_5012_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_16_fu_4955_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_8_fu_5019_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln41_9_fu_5033_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_765_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_9_fu_5050_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_9cast_fu_5058_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_9_fu_5067_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_9_fu_5053_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_9_fu_5071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_9_fu_5077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_9_fu_5062_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_9_fu_5090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_9_fu_5095_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_9_fu_5083_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_9_fu_5100_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_18_fu_5043_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_9_fu_5107_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln41_10_fu_5121_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_10_fu_5138_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_10cast_fu_5146_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_10_fu_5155_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_10_fu_5141_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_10_fu_5159_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_10_fu_5165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_10_fu_5150_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_10_fu_5178_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_10_fu_5183_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_10_fu_5171_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_10_fu_5188_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_20_fu_5131_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_10_fu_5195_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln41_11_fu_5209_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_775_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln311_11_fu_5235_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sext_ln311_11cast_fu_5243_p1 : STD_LOGIC_VECTOR (16 downto 0);
    signal or_ln314_11_fu_5252_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln333_11_fu_5238_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln314_11_fu_5256_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln333_11_fu_5262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal shl_ln335_11_fu_5247_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal xor_ln308_11_fu_5275_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln312_11_fu_5280_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln333_11_fu_5268_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln312_11_fu_5285_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_22_fu_5228_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_11_fu_5292_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_4_fu_4443_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_2_fu_4507_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Result_14_fu_4875_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln455_7_fu_4939_p2 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln6_fu_5219_p4 : STD_LOGIC_VECTOR (69 downto 0);
    signal helper_V_11_fu_5213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_10_fu_5125_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_9_fu_5037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_8_fu_4949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_7_fu_4869_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_6_fu_4781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_5_fu_4693_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_4_fu_4605_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_3_fu_4517_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_2_fu_4437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_1_fu_4349_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal helper_V_fu_4243_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln344_9_fu_5298_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_8_fu_5201_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_7_fu_5113_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_6_fu_5025_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_11_fu_5314_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_5_fu_4857_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_4_fu_4769_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_3_fu_4681_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_2_fu_4593_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_10_fu_5306_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_1_fu_4425_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal select_ln344_fu_4337_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp11_fu_5322_p27 : STD_LOGIC_VECTOR (286 downto 0);
    signal trunc_ln1019_fu_4236_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln47_fu_5378_p2 : STD_LOGIC_VECTOR (286 downto 0);
    signal and_ln_fu_4266_p3 : STD_LOGIC_VECTOR (286 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (63 downto 0);
        din1 : IN STD_LOGIC_VECTOR (63 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component hitproducerStream_hw_nbins_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address2 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address3 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address4 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address5 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address6 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address7 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address8 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address9 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address10 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (6 downto 0);
        address11 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (6 downto 0) );
    end component;


    component hitproducerStream_hw_sense_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address2 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address3 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address4 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address5 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address6 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address7 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address8 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address9 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address10 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address11 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component hitproducerStream_hw_edges_s_ROM_AUTO_1R IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address1 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address2 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address3 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address4 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address5 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address6 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address7 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address8 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address9 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address10 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (13 downto 0);
        address11 : IN STD_LOGIC_VECTOR (4 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;



begin
    nbins_s_U : component hitproducerStream_hw_nbins_s_ROM_AUTO_1R
    generic map (
        DataWidth => 7,
        AddressRange => 5,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => nbins_s_address0,
        ce0 => nbins_s_ce0,
        q0 => nbins_s_q0,
        address1 => nbins_s_address1,
        ce1 => nbins_s_ce1,
        q1 => nbins_s_q1,
        address2 => nbins_s_address2,
        ce2 => nbins_s_ce2,
        q2 => nbins_s_q2,
        address3 => nbins_s_address3,
        ce3 => nbins_s_ce3,
        q3 => nbins_s_q3,
        address4 => nbins_s_address4,
        ce4 => nbins_s_ce4,
        q4 => nbins_s_q4,
        address5 => nbins_s_address5,
        ce5 => nbins_s_ce5,
        q5 => nbins_s_q5,
        address6 => nbins_s_address6,
        ce6 => nbins_s_ce6,
        q6 => nbins_s_q6,
        address7 => nbins_s_address7,
        ce7 => nbins_s_ce7,
        q7 => nbins_s_q7,
        address8 => nbins_s_address8,
        ce8 => nbins_s_ce8,
        q8 => nbins_s_q8,
        address9 => nbins_s_address9,
        ce9 => nbins_s_ce9,
        q9 => nbins_s_q9,
        address10 => nbins_s_address10,
        ce10 => nbins_s_ce10,
        q10 => nbins_s_q10,
        address11 => nbins_s_address11,
        ce11 => nbins_s_ce11,
        q11 => nbins_s_q11);

    sense_s_U : component hitproducerStream_hw_sense_s_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 16,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => sense_s_address0,
        ce0 => sense_s_ce0,
        q0 => sense_s_q0,
        address1 => sense_s_address1,
        ce1 => sense_s_ce1,
        q1 => sense_s_q1,
        address2 => sense_s_address2,
        ce2 => sense_s_ce2,
        q2 => sense_s_q2,
        address3 => sense_s_address3,
        ce3 => sense_s_ce3,
        q3 => sense_s_q3,
        address4 => sense_s_address4,
        ce4 => sense_s_ce4,
        q4 => sense_s_q4,
        address5 => sense_s_address5,
        ce5 => sense_s_ce5,
        q5 => sense_s_q5,
        address6 => sense_s_address6,
        ce6 => sense_s_ce6,
        q6 => sense_s_q6,
        address7 => sense_s_address7,
        ce7 => sense_s_ce7,
        q7 => sense_s_q7,
        address8 => sense_s_address8,
        ce8 => sense_s_ce8,
        q8 => sense_s_q8,
        address9 => sense_s_address9,
        ce9 => sense_s_ce9,
        q9 => sense_s_q9,
        address10 => sense_s_address10,
        ce10 => sense_s_ce10,
        q10 => sense_s_q10,
        address11 => sense_s_address11,
        ce11 => sense_s_ce11,
        q11 => sense_s_q11);

    edges_s_U : component hitproducerStream_hw_edges_s_ROM_AUTO_1R
    generic map (
        DataWidth => 14,
        AddressRange => 17,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => edges_s_address0,
        ce0 => edges_s_ce0,
        q0 => edges_s_q0,
        address1 => edges_s_address1,
        ce1 => edges_s_ce1,
        q1 => edges_s_q1,
        address2 => edges_s_address2,
        ce2 => edges_s_ce2,
        q2 => edges_s_q2,
        address3 => edges_s_address3,
        ce3 => edges_s_ce3,
        q3 => edges_s_q3,
        address4 => edges_s_address4,
        ce4 => edges_s_ce4,
        q4 => edges_s_q4,
        address5 => edges_s_address5,
        ce5 => edges_s_ce5,
        q5 => edges_s_q5,
        address6 => edges_s_address6,
        ce6 => edges_s_ce6,
        q6 => edges_s_q6,
        address7 => edges_s_address7,
        ce7 => edges_s_ce7,
        q7 => edges_s_q7,
        address8 => edges_s_address8,
        ce8 => edges_s_ce8,
        q8 => edges_s_q8,
        address9 => edges_s_address9,
        ce9 => edges_s_ce9,
        q9 => edges_s_q9,
        address10 => edges_s_address10,
        ce10 => edges_s_ce10,
        q10 => edges_s_q10,
        address11 => edges_s_address11,
        ce11 => edges_s_ce11,
        q11 => edges_s_q11);

    dmul_64ns_64ns_64_6_max_dsp_1_U1 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i_reg_6095,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_660_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U2 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i60_1_reg_6100,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_665_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U3 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i60_2_reg_6105,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_670_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U4 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i60_3_reg_6110,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_675_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U5 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i60_4_reg_6115,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_680_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U6 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i60_5_reg_6120,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_685_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U7 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i60_6_reg_6125,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_690_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U8 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i60_7_reg_6130,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_695_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U9 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i60_8_reg_6135,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_700_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U10 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i60_9_reg_6140,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_705_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U11 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i60_s_reg_6145,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_710_p2);

    dmul_64ns_64ns_64_6_max_dsp_1_U12 : component hitproducerStream_hw_dmul_64ns_64ns_64_6_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 6,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => conv_i60_10_reg_6150,
        din1 => ap_const_lv64_3F7999999999999A,
        ce => ap_const_logic_1,
        dout => grp_fu_715_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U13 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_reg_6155,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_720_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U14 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_1_reg_6161,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_725_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U15 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_2_reg_6167,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_730_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U16 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_3_reg_6173,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_735_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U17 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_4_reg_6179,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_740_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U18 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_5_reg_6185,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_745_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U19 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_6_reg_6191,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_750_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U20 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_7_reg_6197,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_755_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U21 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_8_reg_6203,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_760_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U22 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_9_reg_6209,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_765_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U23 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_10_reg_6215,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_770_p2);

    dcmp_64ns_64ns_1_2_no_dsp_1_U24 : component hitproducerStream_hw_dcmp_64ns_64ns_1_2_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 64,
        din1_WIDTH => 64,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => val_11_reg_6221,
        din1 => ap_const_lv64_4024000000000000,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_775_p2);

    sitodp_32s_64_4_no_dsp_1_U25 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_780_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_780_p1);

    sitodp_32s_64_4_no_dsp_1_U26 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_783_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_783_p1);

    sitodp_32s_64_4_no_dsp_1_U27 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_786_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_786_p1);

    sitodp_32s_64_4_no_dsp_1_U28 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_789_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_789_p1);

    sitodp_32s_64_4_no_dsp_1_U29 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_792_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_792_p1);

    sitodp_32s_64_4_no_dsp_1_U30 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_795_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_795_p1);

    sitodp_32s_64_4_no_dsp_1_U31 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_798_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_798_p1);

    sitodp_32s_64_4_no_dsp_1_U32 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_801_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_801_p1);

    sitodp_32s_64_4_no_dsp_1_U33 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_804_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_804_p1);

    sitodp_32s_64_4_no_dsp_1_U34 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_807_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_807_p1);

    sitodp_32s_64_4_no_dsp_1_U35 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_810_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_810_p1);

    sitodp_32s_64_4_no_dsp_1_U36 : component hitproducerStream_hw_sitodp_32s_64_4_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_813_p0,
        ce => ap_const_logic_1,
        dout => grp_fu_813_p1);

    mac_muladd_14s_7s_14ns_14_4_1_U37 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q11,
        din1 => sub_ln186_fu_1791_p2,
        din2 => edges_load_reg_5745_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5393_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U38 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q10,
        din1 => sub_ln186_1_fu_1814_p2,
        din2 => edges_load_1_reg_5765_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5401_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U39 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q9,
        din1 => sub_ln186_2_fu_1837_p2,
        din2 => edges_load_2_reg_5785_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5409_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U40 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q8,
        din1 => sub_ln186_3_fu_1860_p2,
        din2 => edges_load_3_reg_5805_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5417_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U41 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q7,
        din1 => sub_ln186_4_fu_1883_p2,
        din2 => edges_load_4_reg_5825_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5425_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U42 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q6,
        din1 => sub_ln186_5_fu_1906_p2,
        din2 => edges_load_5_reg_5845_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5433_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U43 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q5,
        din1 => sub_ln186_6_fu_1929_p2,
        din2 => edges_load_6_reg_5865_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5441_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U44 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q4,
        din1 => sub_ln186_7_fu_1952_p2,
        din2 => edges_load_7_reg_5885_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5449_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U45 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q3,
        din1 => sub_ln186_8_fu_1975_p2,
        din2 => edges_load_8_reg_5905_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5457_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U46 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q2,
        din1 => sub_ln186_9_fu_1998_p2,
        din2 => edges_load_9_reg_5925_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5465_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U47 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q1,
        din1 => sub_ln186_10_fu_2021_p2,
        din2 => edges_load_10_reg_5945_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5473_p3);

    mac_muladd_14s_7s_14ns_14_4_1_U48 : component hitproducerStream_hw_mac_muladd_14s_7s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 7,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => sense_s_q0,
        din1 => sub_ln186_11_fu_2044_p2,
        din2 => edges_load_11_reg_5965_pp0_iter2_reg,
        ce => ap_const_logic_1,
        dout => grp_fu_5481_p3);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter15_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter15 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter15 <= ap_enable_reg_pp0_iter14;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter16_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter16 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter16 <= ap_enable_reg_pp0_iter15;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                conv_i60_10_reg_6150 <= grp_fu_813_p1;
                conv_i60_1_reg_6100 <= grp_fu_783_p1;
                conv_i60_2_reg_6105 <= grp_fu_786_p1;
                conv_i60_3_reg_6110 <= grp_fu_789_p1;
                conv_i60_4_reg_6115 <= grp_fu_792_p1;
                conv_i60_5_reg_6120 <= grp_fu_795_p1;
                conv_i60_6_reg_6125 <= grp_fu_798_p1;
                conv_i60_7_reg_6130 <= grp_fu_801_p1;
                conv_i60_8_reg_6135 <= grp_fu_804_p1;
                conv_i60_9_reg_6140 <= grp_fu_807_p1;
                conv_i60_s_reg_6145 <= grp_fu_810_p1;
                conv_i_reg_6095 <= grp_fu_780_p1;
                edges_load_10_reg_5945_pp0_iter2_reg <= edges_load_10_reg_5945;
                edges_load_11_reg_5965_pp0_iter2_reg <= edges_load_11_reg_5965;
                edges_load_1_reg_5765_pp0_iter2_reg <= edges_load_1_reg_5765;
                edges_load_2_reg_5785_pp0_iter2_reg <= edges_load_2_reg_5785;
                edges_load_3_reg_5805_pp0_iter2_reg <= edges_load_3_reg_5805;
                edges_load_4_reg_5825_pp0_iter2_reg <= edges_load_4_reg_5825;
                edges_load_5_reg_5845_pp0_iter2_reg <= edges_load_5_reg_5845;
                edges_load_6_reg_5865_pp0_iter2_reg <= edges_load_6_reg_5865;
                edges_load_7_reg_5885_pp0_iter2_reg <= edges_load_7_reg_5885;
                edges_load_8_reg_5905_pp0_iter2_reg <= edges_load_8_reg_5905;
                edges_load_9_reg_5925_pp0_iter2_reg <= edges_load_9_reg_5925;
                edges_load_reg_5745_pp0_iter2_reg <= edges_load_reg_5745;
                iBus_read_reg_5489_pp0_iter10_reg <= iBus_read_reg_5489_pp0_iter9_reg;
                iBus_read_reg_5489_pp0_iter11_reg <= iBus_read_reg_5489_pp0_iter10_reg;
                iBus_read_reg_5489_pp0_iter12_reg <= iBus_read_reg_5489_pp0_iter11_reg;
                iBus_read_reg_5489_pp0_iter13_reg <= iBus_read_reg_5489_pp0_iter12_reg;
                iBus_read_reg_5489_pp0_iter14_reg <= iBus_read_reg_5489_pp0_iter13_reg;
                iBus_read_reg_5489_pp0_iter15_reg <= iBus_read_reg_5489_pp0_iter14_reg;
                iBus_read_reg_5489_pp0_iter2_reg <= iBus_read_reg_5489_pp0_iter1_reg;
                iBus_read_reg_5489_pp0_iter3_reg <= iBus_read_reg_5489_pp0_iter2_reg;
                iBus_read_reg_5489_pp0_iter4_reg <= iBus_read_reg_5489_pp0_iter3_reg;
                iBus_read_reg_5489_pp0_iter5_reg <= iBus_read_reg_5489_pp0_iter4_reg;
                iBus_read_reg_5489_pp0_iter6_reg <= iBus_read_reg_5489_pp0_iter5_reg;
                iBus_read_reg_5489_pp0_iter7_reg <= iBus_read_reg_5489_pp0_iter6_reg;
                iBus_read_reg_5489_pp0_iter8_reg <= iBus_read_reg_5489_pp0_iter7_reg;
                iBus_read_reg_5489_pp0_iter9_reg <= iBus_read_reg_5489_pp0_iter8_reg;
                icmp_ln308_10_reg_6768 <= icmp_ln308_10_fu_3997_p2;
                icmp_ln308_11_reg_6820 <= icmp_ln308_11_fu_4150_p2;
                icmp_ln308_1_reg_6300 <= icmp_ln308_1_fu_2620_p2;
                icmp_ln308_2_reg_6352 <= icmp_ln308_2_fu_2773_p2;
                icmp_ln308_3_reg_6404 <= icmp_ln308_3_fu_2926_p2;
                icmp_ln308_4_reg_6456 <= icmp_ln308_4_fu_3079_p2;
                icmp_ln308_5_reg_6508 <= icmp_ln308_5_fu_3232_p2;
                icmp_ln308_6_reg_6560 <= icmp_ln308_6_fu_3385_p2;
                icmp_ln308_7_reg_6612 <= icmp_ln308_7_fu_3538_p2;
                icmp_ln308_8_reg_6664 <= icmp_ln308_8_fu_3691_p2;
                icmp_ln308_9_reg_6716 <= icmp_ln308_9_fu_3844_p2;
                icmp_ln308_reg_6248 <= icmp_ln308_fu_2467_p2;
                icmp_ln312_10_reg_6773 <= icmp_ln312_10_fu_4009_p2;
                icmp_ln312_11_reg_6825 <= icmp_ln312_11_fu_4162_p2;
                icmp_ln312_1_reg_6305 <= icmp_ln312_1_fu_2632_p2;
                icmp_ln312_2_reg_6357 <= icmp_ln312_2_fu_2785_p2;
                icmp_ln312_3_reg_6409 <= icmp_ln312_3_fu_2938_p2;
                icmp_ln312_4_reg_6461 <= icmp_ln312_4_fu_3091_p2;
                icmp_ln312_5_reg_6513 <= icmp_ln312_5_fu_3244_p2;
                icmp_ln312_6_reg_6565 <= icmp_ln312_6_fu_3397_p2;
                icmp_ln312_7_reg_6617 <= icmp_ln312_7_fu_3550_p2;
                icmp_ln312_8_reg_6669 <= icmp_ln312_8_fu_3703_p2;
                icmp_ln312_9_reg_6721 <= icmp_ln312_9_fu_3856_p2;
                icmp_ln312_reg_6253 <= icmp_ln312_fu_2479_p2;
                icmp_ln314_10_reg_6778 <= icmp_ln314_10_fu_4015_p2;
                icmp_ln314_11_reg_6830 <= icmp_ln314_11_fu_4168_p2;
                icmp_ln314_1_reg_6310 <= icmp_ln314_1_fu_2638_p2;
                icmp_ln314_2_reg_6362 <= icmp_ln314_2_fu_2791_p2;
                icmp_ln314_3_reg_6414 <= icmp_ln314_3_fu_2944_p2;
                icmp_ln314_4_reg_6466 <= icmp_ln314_4_fu_3097_p2;
                icmp_ln314_5_reg_6518 <= icmp_ln314_5_fu_3250_p2;
                icmp_ln314_6_reg_6570 <= icmp_ln314_6_fu_3403_p2;
                icmp_ln314_7_reg_6622 <= icmp_ln314_7_fu_3556_p2;
                icmp_ln314_8_reg_6674 <= icmp_ln314_8_fu_3709_p2;
                icmp_ln314_9_reg_6726 <= icmp_ln314_9_fu_3862_p2;
                icmp_ln314_reg_6258 <= icmp_ln314_fu_2485_p2;
                icmp_ln41_10_reg_6492 <= icmp_ln41_10_fu_3182_p2;
                icmp_ln41_11_reg_6497 <= icmp_ln41_11_fu_3188_p2;
                icmp_ln41_12_reg_6544 <= icmp_ln41_12_fu_3335_p2;
                icmp_ln41_13_reg_6549 <= icmp_ln41_13_fu_3341_p2;
                icmp_ln41_14_reg_6596 <= icmp_ln41_14_fu_3488_p2;
                icmp_ln41_15_reg_6601 <= icmp_ln41_15_fu_3494_p2;
                icmp_ln41_16_reg_6648 <= icmp_ln41_16_fu_3641_p2;
                icmp_ln41_17_reg_6653 <= icmp_ln41_17_fu_3647_p2;
                icmp_ln41_18_reg_6700 <= icmp_ln41_18_fu_3794_p2;
                icmp_ln41_19_reg_6705 <= icmp_ln41_19_fu_3800_p2;
                icmp_ln41_1_reg_6237 <= icmp_ln41_1_fu_2423_p2;
                icmp_ln41_20_reg_6752 <= icmp_ln41_20_fu_3947_p2;
                icmp_ln41_21_reg_6757 <= icmp_ln41_21_fu_3953_p2;
                icmp_ln41_22_reg_6804 <= icmp_ln41_22_fu_4100_p2;
                icmp_ln41_23_reg_6809 <= icmp_ln41_23_fu_4106_p2;
                icmp_ln41_2_reg_6284 <= icmp_ln41_2_fu_2570_p2;
                icmp_ln41_3_reg_6289 <= icmp_ln41_3_fu_2576_p2;
                icmp_ln41_4_reg_6336 <= icmp_ln41_4_fu_2723_p2;
                icmp_ln41_5_reg_6341 <= icmp_ln41_5_fu_2729_p2;
                icmp_ln41_6_reg_6388 <= icmp_ln41_6_fu_2876_p2;
                icmp_ln41_7_reg_6393 <= icmp_ln41_7_fu_2882_p2;
                icmp_ln41_8_reg_6440 <= icmp_ln41_8_fu_3029_p2;
                icmp_ln41_9_reg_6445 <= icmp_ln41_9_fu_3035_p2;
                icmp_ln41_reg_6232 <= icmp_ln41_fu_2417_p2;
                lshr_ln186_10_reg_5970_pp0_iter2_reg <= lshr_ln186_10_reg_5970;
                lshr_ln186_10_reg_5970_pp0_iter3_reg <= lshr_ln186_10_reg_5970_pp0_iter2_reg;
                lshr_ln186_1_reg_5870_pp0_iter2_reg <= lshr_ln186_1_reg_5870;
                lshr_ln186_1_reg_5870_pp0_iter3_reg <= lshr_ln186_1_reg_5870_pp0_iter2_reg;
                lshr_ln186_2_reg_5770_pp0_iter2_reg <= lshr_ln186_2_reg_5770;
                lshr_ln186_2_reg_5770_pp0_iter3_reg <= lshr_ln186_2_reg_5770_pp0_iter2_reg;
                lshr_ln186_3_reg_5890_pp0_iter2_reg <= lshr_ln186_3_reg_5890;
                lshr_ln186_3_reg_5890_pp0_iter3_reg <= lshr_ln186_3_reg_5890_pp0_iter2_reg;
                lshr_ln186_4_reg_5790_pp0_iter2_reg <= lshr_ln186_4_reg_5790;
                lshr_ln186_4_reg_5790_pp0_iter3_reg <= lshr_ln186_4_reg_5790_pp0_iter2_reg;
                lshr_ln186_5_reg_5910_pp0_iter2_reg <= lshr_ln186_5_reg_5910;
                lshr_ln186_5_reg_5910_pp0_iter3_reg <= lshr_ln186_5_reg_5910_pp0_iter2_reg;
                lshr_ln186_6_reg_5810_pp0_iter2_reg <= lshr_ln186_6_reg_5810;
                lshr_ln186_6_reg_5810_pp0_iter3_reg <= lshr_ln186_6_reg_5810_pp0_iter2_reg;
                lshr_ln186_7_reg_5930_pp0_iter2_reg <= lshr_ln186_7_reg_5930;
                lshr_ln186_7_reg_5930_pp0_iter3_reg <= lshr_ln186_7_reg_5930_pp0_iter2_reg;
                lshr_ln186_8_reg_5830_pp0_iter2_reg <= lshr_ln186_8_reg_5830;
                lshr_ln186_8_reg_5830_pp0_iter3_reg <= lshr_ln186_8_reg_5830_pp0_iter2_reg;
                lshr_ln186_9_reg_5950_pp0_iter2_reg <= lshr_ln186_9_reg_5950;
                lshr_ln186_9_reg_5950_pp0_iter3_reg <= lshr_ln186_9_reg_5950_pp0_iter2_reg;
                lshr_ln186_s_reg_5850_pp0_iter2_reg <= lshr_ln186_s_reg_5850;
                lshr_ln186_s_reg_5850_pp0_iter3_reg <= lshr_ln186_s_reg_5850_pp0_iter2_reg;
                lshr_ln_reg_5750_pp0_iter2_reg <= lshr_ln_reg_5750;
                lshr_ln_reg_5750_pp0_iter3_reg <= lshr_ln_reg_5750_pp0_iter2_reg;
                or_ln312_10_reg_6789 <= or_ln312_10_fu_4051_p2;
                or_ln312_11_reg_6841 <= or_ln312_11_fu_4204_p2;
                or_ln312_1_reg_6321 <= or_ln312_1_fu_2674_p2;
                or_ln312_2_reg_6373 <= or_ln312_2_fu_2827_p2;
                or_ln312_3_reg_6425 <= or_ln312_3_fu_2980_p2;
                or_ln312_4_reg_6477 <= or_ln312_4_fu_3133_p2;
                or_ln312_5_reg_6529 <= or_ln312_5_fu_3286_p2;
                or_ln312_6_reg_6581 <= or_ln312_6_fu_3439_p2;
                or_ln312_7_reg_6633 <= or_ln312_7_fu_3592_p2;
                or_ln312_8_reg_6685 <= or_ln312_8_fu_3745_p2;
                or_ln312_9_reg_6737 <= or_ln312_9_fu_3898_p2;
                or_ln312_reg_6269 <= or_ln312_fu_2521_p2;
                reg_10_reg_6747 <= reg_10_fu_3930_p1;
                reg_11_reg_6799 <= reg_11_fu_4083_p1;
                reg_1_reg_6279 <= reg_1_fu_2553_p1;
                reg_2_reg_6331 <= reg_2_fu_2706_p1;
                reg_3_reg_6383 <= reg_3_fu_2859_p1;
                reg_4_reg_6435 <= reg_4_fu_3012_p1;
                reg_5_reg_6487 <= reg_5_fu_3165_p1;
                reg_6_reg_6539 <= reg_6_fu_3318_p1;
                reg_7_reg_6591 <= reg_7_fu_3471_p1;
                reg_8_reg_6643 <= reg_8_fu_3624_p1;
                reg_9_reg_6695 <= reg_9_fu_3777_p1;
                reg_reg_6227 <= reg_fu_2400_p1;
                ret_V_11_reg_5990 <= ret_V_11_fu_2154_p2;
                ret_V_14_reg_5995 <= ret_V_14_fu_2178_p2;
                ret_V_17_reg_6000 <= ret_V_17_fu_2202_p2;
                ret_V_20_reg_6005 <= ret_V_20_fu_2226_p2;
                ret_V_23_reg_6010 <= ret_V_23_fu_2250_p2;
                ret_V_26_reg_6015 <= ret_V_26_fu_2274_p2;
                ret_V_29_reg_6020 <= ret_V_29_fu_2298_p2;
                ret_V_2_reg_5975 <= ret_V_2_fu_2082_p2;
                ret_V_32_reg_6025 <= ret_V_32_fu_2322_p2;
                ret_V_35_reg_6030 <= ret_V_35_fu_2346_p2;
                ret_V_5_reg_5980 <= ret_V_5_fu_2106_p2;
                ret_V_8_reg_5985 <= ret_V_8_fu_2130_p2;
                select_ln315_10_reg_6794 <= select_ln315_10_fu_4075_p3;
                select_ln315_11_reg_6846 <= select_ln315_11_fu_4228_p3;
                select_ln315_1_reg_6326 <= select_ln315_1_fu_2698_p3;
                select_ln315_2_reg_6378 <= select_ln315_2_fu_2851_p3;
                select_ln315_3_reg_6430 <= select_ln315_3_fu_3004_p3;
                select_ln315_4_reg_6482 <= select_ln315_4_fu_3157_p3;
                select_ln315_5_reg_6534 <= select_ln315_5_fu_3310_p3;
                select_ln315_6_reg_6586 <= select_ln315_6_fu_3463_p3;
                select_ln315_7_reg_6638 <= select_ln315_7_fu_3616_p3;
                select_ln315_8_reg_6690 <= select_ln315_8_fu_3769_p3;
                select_ln315_9_reg_6742 <= select_ln315_9_fu_3922_p3;
                select_ln315_reg_6274 <= select_ln315_fu_2545_p3;
                sh_amt_11_reg_6523 <= sh_amt_11_fu_3262_p2;
                sh_amt_13_reg_6575 <= sh_amt_13_fu_3415_p2;
                sh_amt_15_reg_6627 <= sh_amt_15_fu_3568_p2;
                sh_amt_17_reg_6679 <= sh_amt_17_fu_3721_p2;
                sh_amt_19_reg_6731 <= sh_amt_19_fu_3874_p2;
                sh_amt_1_reg_6263 <= sh_amt_1_fu_2497_p2;
                sh_amt_21_reg_6783 <= sh_amt_21_fu_4027_p2;
                sh_amt_23_reg_6835 <= sh_amt_23_fu_4180_p2;
                sh_amt_3_reg_6315 <= sh_amt_3_fu_2650_p2;
                sh_amt_5_reg_6367 <= sh_amt_5_fu_2803_p2;
                sh_amt_7_reg_6419 <= sh_amt_7_fu_2956_p2;
                sh_amt_9_reg_6471 <= sh_amt_9_fu_3109_p2;
                trunc_ln313_10_reg_6762 <= trunc_ln313_10_fu_3981_p1;
                trunc_ln313_11_reg_6814 <= trunc_ln313_11_fu_4134_p1;
                trunc_ln313_1_reg_6294 <= trunc_ln313_1_fu_2604_p1;
                trunc_ln313_2_reg_6346 <= trunc_ln313_2_fu_2757_p1;
                trunc_ln313_3_reg_6398 <= trunc_ln313_3_fu_2910_p1;
                trunc_ln313_4_reg_6450 <= trunc_ln313_4_fu_3063_p1;
                trunc_ln313_5_reg_6502 <= trunc_ln313_5_fu_3216_p1;
                trunc_ln313_6_reg_6554 <= trunc_ln313_6_fu_3369_p1;
                trunc_ln313_7_reg_6606 <= trunc_ln313_7_fu_3522_p1;
                trunc_ln313_8_reg_6658 <= trunc_ln313_8_fu_3675_p1;
                trunc_ln313_9_reg_6710 <= trunc_ln313_9_fu_3828_p1;
                trunc_ln313_reg_6242 <= trunc_ln313_fu_2451_p1;
                val_10_reg_6215 <= grp_fu_710_p2;
                val_11_reg_6221 <= grp_fu_715_p2;
                val_1_reg_6161 <= grp_fu_665_p2;
                val_2_reg_6167 <= grp_fu_670_p2;
                val_3_reg_6173 <= grp_fu_675_p2;
                val_4_reg_6179 <= grp_fu_680_p2;
                val_5_reg_6185 <= grp_fu_685_p2;
                val_6_reg_6191 <= grp_fu_690_p2;
                val_7_reg_6197 <= grp_fu_695_p2;
                val_8_reg_6203 <= grp_fu_700_p2;
                val_9_reg_6209 <= grp_fu_705_p2;
                val_reg_6155 <= grp_fu_660_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                edges_load_10_reg_5945 <= edges_s_q1;
                edges_load_11_reg_5965 <= edges_s_q0;
                edges_load_1_reg_5765 <= edges_s_q10;
                edges_load_2_reg_5785 <= edges_s_q9;
                edges_load_3_reg_5805 <= edges_s_q8;
                edges_load_4_reg_5825 <= edges_s_q7;
                edges_load_5_reg_5845 <= edges_s_q6;
                edges_load_6_reg_5865 <= edges_s_q5;
                edges_load_7_reg_5885 <= edges_s_q4;
                edges_load_8_reg_5905 <= edges_s_q3;
                edges_load_9_reg_5925 <= edges_s_q2;
                edges_load_reg_5745 <= edges_s_q11;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                iBus_read_reg_5489 <= iBus;
                iBus_read_reg_5489_pp0_iter1_reg <= iBus_read_reg_5489;
                lshr_ln186_10_reg_5970 <= lshr_ln186_10_fu_2054_p1(13 downto 1);
                lshr_ln186_1_reg_5870 <= lshr_ln186_1_fu_1939_p1(13 downto 1);
                lshr_ln186_2_reg_5770 <= lshr_ln186_2_fu_1824_p1(13 downto 1);
                lshr_ln186_3_reg_5890 <= lshr_ln186_3_fu_1962_p1(13 downto 1);
                lshr_ln186_4_reg_5790 <= lshr_ln186_4_fu_1847_p1(13 downto 1);
                lshr_ln186_5_reg_5910 <= lshr_ln186_5_fu_1985_p1(13 downto 1);
                lshr_ln186_6_reg_5810 <= lshr_ln186_6_fu_1870_p1(13 downto 1);
                lshr_ln186_7_reg_5930 <= lshr_ln186_7_fu_2008_p1(13 downto 1);
                lshr_ln186_8_reg_5830 <= lshr_ln186_8_fu_1893_p1(13 downto 1);
                lshr_ln186_9_reg_5950 <= lshr_ln186_9_fu_2031_p1(13 downto 1);
                lshr_ln186_s_reg_5850 <= lshr_ln186_s_fu_1916_p1(13 downto 1);
                lshr_ln_reg_5750 <= lshr_ln_fu_1801_p1(13 downto 1);
                ret_V_36_reg_5495 <= iBus(12 downto 7);
                ret_V_37_reg_5515 <= iBus(26 downto 21);
                ret_V_38_reg_5535 <= iBus(40 downto 35);
                ret_V_39_reg_5555 <= iBus(54 downto 49);
                ret_V_40_reg_5575 <= iBus(68 downto 63);
                ret_V_41_reg_5595 <= iBus(82 downto 77);
                ret_V_42_reg_5615 <= iBus(96 downto 91);
                ret_V_43_reg_5635 <= iBus(110 downto 105);
                ret_V_44_reg_5655 <= iBus(124 downto 119);
                ret_V_45_reg_5675 <= iBus(138 downto 133);
                ret_V_46_reg_5695 <= iBus(152 downto 147);
                ret_V_47_reg_5715 <= iBus(166 downto 161);
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln186_10_fu_2139_p2 <= std_logic_vector(unsigned(zext_ln186_3_fu_2136_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_13_fu_2163_p2 <= std_logic_vector(unsigned(zext_ln186_4_fu_2160_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_16_fu_2187_p2 <= std_logic_vector(unsigned(zext_ln186_5_fu_2184_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_19_fu_2211_p2 <= std_logic_vector(unsigned(zext_ln186_6_fu_2208_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_1_fu_2067_p2 <= std_logic_vector(unsigned(zext_ln186_fu_2064_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_22_fu_2235_p2 <= std_logic_vector(unsigned(zext_ln186_7_fu_2232_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_25_fu_2259_p2 <= std_logic_vector(unsigned(zext_ln186_8_fu_2256_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_28_fu_2283_p2 <= std_logic_vector(unsigned(zext_ln186_9_fu_2280_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_31_fu_2307_p2 <= std_logic_vector(unsigned(zext_ln186_10_fu_2304_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_34_fu_2331_p2 <= std_logic_vector(unsigned(zext_ln186_11_fu_2328_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_4_fu_2091_p2 <= std_logic_vector(unsigned(zext_ln186_1_fu_2088_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln186_7_fu_2115_p2 <= std_logic_vector(unsigned(zext_ln186_2_fu_2112_p1) + unsigned(ap_const_lv14_3FFF));
    add_ln214_10_fu_1271_p2 <= std_logic_vector(unsigned(zext_ln1035_10_fu_1247_p1) + unsigned(zext_ln1035_11_fu_1257_p1));
    add_ln214_12_fu_1352_p2 <= std_logic_vector(unsigned(zext_ln1035_12_fu_1328_p1) + unsigned(zext_ln1035_13_fu_1338_p1));
    add_ln214_14_fu_1433_p2 <= std_logic_vector(unsigned(zext_ln1035_14_fu_1409_p1) + unsigned(zext_ln1035_15_fu_1419_p1));
    add_ln214_16_fu_1514_p2 <= std_logic_vector(unsigned(zext_ln1035_16_fu_1490_p1) + unsigned(zext_ln1035_17_fu_1500_p1));
    add_ln214_18_fu_1595_p2 <= std_logic_vector(unsigned(zext_ln1035_18_fu_1571_p1) + unsigned(zext_ln1035_19_fu_1581_p1));
    add_ln214_20_fu_1676_p2 <= std_logic_vector(unsigned(zext_ln1035_20_fu_1652_p1) + unsigned(zext_ln1035_21_fu_1662_p1));
    add_ln214_22_fu_1757_p2 <= std_logic_vector(unsigned(zext_ln1035_22_fu_1733_p1) + unsigned(zext_ln1035_23_fu_1743_p1));
    add_ln214_2_fu_947_p2 <= std_logic_vector(unsigned(zext_ln1035_2_fu_923_p1) + unsigned(zext_ln1035_3_fu_933_p1));
    add_ln214_4_fu_1028_p2 <= std_logic_vector(unsigned(zext_ln1035_4_fu_1004_p1) + unsigned(zext_ln1035_5_fu_1014_p1));
    add_ln214_6_fu_1109_p2 <= std_logic_vector(unsigned(zext_ln1035_6_fu_1085_p1) + unsigned(zext_ln1035_7_fu_1095_p1));
    add_ln214_8_fu_1190_p2 <= std_logic_vector(unsigned(zext_ln1035_8_fu_1166_p1) + unsigned(zext_ln1035_9_fu_1176_p1));
    add_ln214_fu_866_p2 <= std_logic_vector(unsigned(zext_ln1035_fu_842_p1) + unsigned(zext_ln1035_1_fu_852_p1));
    and_ln312_10_fu_5183_p2 <= (xor_ln308_10_fu_5178_p2 and icmp_ln312_10_reg_6773);
    and_ln312_11_fu_5280_p2 <= (xor_ln308_11_fu_5275_p2 and icmp_ln312_11_reg_6825);
    and_ln312_1_fu_4407_p2 <= (xor_ln308_1_fu_4402_p2 and icmp_ln312_1_reg_6305);
    and_ln312_2_fu_4495_p2 <= (xor_ln308_2_fu_4490_p2 and icmp_ln312_2_reg_6357);
    and_ln312_3_fu_4575_p2 <= (xor_ln308_3_fu_4570_p2 and icmp_ln312_3_reg_6409);
    and_ln312_4_fu_4663_p2 <= (xor_ln308_4_fu_4658_p2 and icmp_ln312_4_reg_6461);
    and_ln312_5_fu_4751_p2 <= (xor_ln308_5_fu_4746_p2 and icmp_ln312_5_reg_6513);
    and_ln312_6_fu_4839_p2 <= (xor_ln308_6_fu_4834_p2 and icmp_ln312_6_reg_6565);
    and_ln312_7_fu_4927_p2 <= (xor_ln308_7_fu_4922_p2 and icmp_ln312_7_reg_6617);
    and_ln312_8_fu_5007_p2 <= (xor_ln308_8_fu_5002_p2 and icmp_ln312_8_reg_6669);
    and_ln312_9_fu_5095_p2 <= (xor_ln308_9_fu_5090_p2 and icmp_ln312_9_reg_6721);
    and_ln312_fu_4319_p2 <= (xor_ln308_fu_4314_p2 and icmp_ln312_reg_6253);
    and_ln315_10_fu_3298_p2 <= (xor_ln312_5_fu_3292_p2 and icmp_ln315_5_fu_3256_p2);
    and_ln315_11_fu_3304_p2 <= (icmp_ln314_5_fu_3250_p2 and and_ln315_10_fu_3298_p2);
    and_ln315_12_fu_3451_p2 <= (xor_ln312_6_fu_3445_p2 and icmp_ln315_6_fu_3409_p2);
    and_ln315_13_fu_3457_p2 <= (icmp_ln314_6_fu_3403_p2 and and_ln315_12_fu_3451_p2);
    and_ln315_14_fu_3604_p2 <= (xor_ln312_7_fu_3598_p2 and icmp_ln315_7_fu_3562_p2);
    and_ln315_15_fu_3610_p2 <= (icmp_ln314_7_fu_3556_p2 and and_ln315_14_fu_3604_p2);
    and_ln315_16_fu_3757_p2 <= (xor_ln312_8_fu_3751_p2 and icmp_ln315_8_fu_3715_p2);
    and_ln315_17_fu_3763_p2 <= (icmp_ln314_8_fu_3709_p2 and and_ln315_16_fu_3757_p2);
    and_ln315_18_fu_3910_p2 <= (xor_ln312_9_fu_3904_p2 and icmp_ln315_9_fu_3868_p2);
    and_ln315_19_fu_3916_p2 <= (icmp_ln314_9_fu_3862_p2 and and_ln315_18_fu_3910_p2);
    and_ln315_1_fu_2539_p2 <= (icmp_ln314_fu_2485_p2 and and_ln315_fu_2533_p2);
    and_ln315_20_fu_4063_p2 <= (xor_ln312_10_fu_4057_p2 and icmp_ln315_10_fu_4021_p2);
    and_ln315_21_fu_4069_p2 <= (icmp_ln314_10_fu_4015_p2 and and_ln315_20_fu_4063_p2);
    and_ln315_22_fu_4216_p2 <= (xor_ln312_11_fu_4210_p2 and icmp_ln315_11_fu_4174_p2);
    and_ln315_23_fu_4222_p2 <= (icmp_ln314_11_fu_4168_p2 and and_ln315_22_fu_4216_p2);
    and_ln315_2_fu_2686_p2 <= (xor_ln312_1_fu_2680_p2 and icmp_ln315_1_fu_2644_p2);
    and_ln315_3_fu_2692_p2 <= (icmp_ln314_1_fu_2638_p2 and and_ln315_2_fu_2686_p2);
    and_ln315_4_fu_2839_p2 <= (xor_ln312_2_fu_2833_p2 and icmp_ln315_2_fu_2797_p2);
    and_ln315_5_fu_2845_p2 <= (icmp_ln314_2_fu_2791_p2 and and_ln315_4_fu_2839_p2);
    and_ln315_6_fu_2992_p2 <= (xor_ln312_3_fu_2986_p2 and icmp_ln315_3_fu_2950_p2);
    and_ln315_7_fu_2998_p2 <= (icmp_ln314_3_fu_2944_p2 and and_ln315_6_fu_2992_p2);
    and_ln315_8_fu_3145_p2 <= (xor_ln312_4_fu_3139_p2 and icmp_ln315_4_fu_3103_p2);
    and_ln315_9_fu_3151_p2 <= (icmp_ln314_4_fu_3097_p2 and and_ln315_8_fu_3145_p2);
    and_ln315_fu_2533_p2 <= (xor_ln312_fu_2527_p2 and icmp_ln315_fu_2491_p2);
    and_ln333_10_fu_5165_p2 <= (xor_ln314_10_fu_5159_p2 and icmp_ln333_10_fu_5141_p2);
    and_ln333_11_fu_5262_p2 <= (xor_ln314_11_fu_5256_p2 and icmp_ln333_11_fu_5238_p2);
    and_ln333_1_fu_4389_p2 <= (xor_ln314_1_fu_4383_p2 and icmp_ln333_1_fu_4365_p2);
    and_ln333_2_fu_4477_p2 <= (xor_ln314_2_fu_4471_p2 and icmp_ln333_2_fu_4453_p2);
    and_ln333_3_fu_4557_p2 <= (xor_ln314_3_fu_4551_p2 and icmp_ln333_3_fu_4533_p2);
    and_ln333_4_fu_4645_p2 <= (xor_ln314_4_fu_4639_p2 and icmp_ln333_4_fu_4621_p2);
    and_ln333_5_fu_4733_p2 <= (xor_ln314_5_fu_4727_p2 and icmp_ln333_5_fu_4709_p2);
    and_ln333_6_fu_4821_p2 <= (xor_ln314_6_fu_4815_p2 and icmp_ln333_6_fu_4797_p2);
    and_ln333_7_fu_4909_p2 <= (xor_ln314_7_fu_4903_p2 and icmp_ln333_7_fu_4885_p2);
    and_ln333_8_fu_4989_p2 <= (xor_ln314_8_fu_4983_p2 and icmp_ln333_8_fu_4965_p2);
    and_ln333_9_fu_5077_p2 <= (xor_ln314_9_fu_5071_p2 and icmp_ln333_9_fu_5053_p2);
    and_ln333_fu_4301_p2 <= (xor_ln314_fu_4295_p2 and icmp_ln333_fu_4277_p2);
    and_ln_fu_4266_p3 <= (tmp_s_fu_4256_p4 & ap_const_lv1_0);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage0_iter15 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage0_iter16 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14, ap_enable_reg_pp0_iter15, ap_enable_reg_pp0_iter16)
    begin
        if (((ap_enable_reg_pp0_iter16 = ap_const_logic_0) and (ap_enable_reg_pp0_iter15 = ap_const_logic_0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_const_logic_1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_reset_idle_pp0 <= ap_const_logic_0;
    charge1_V_10_fu_2313_p1 <= grp_fu_5473_p3;
    charge1_V_10_fu_2313_p2 <= std_logic_vector(unsigned(add_ln186_31_fu_2307_p2) + unsigned(charge1_V_10_fu_2313_p1));
    charge1_V_11_fu_2337_p1 <= grp_fu_5481_p3;
    charge1_V_11_fu_2337_p2 <= std_logic_vector(unsigned(add_ln186_34_fu_2331_p2) + unsigned(charge1_V_11_fu_2337_p1));
    charge1_V_1_fu_2097_p1 <= grp_fu_5401_p3;
    charge1_V_1_fu_2097_p2 <= std_logic_vector(unsigned(add_ln186_4_fu_2091_p2) + unsigned(charge1_V_1_fu_2097_p1));
    charge1_V_2_fu_2121_p1 <= grp_fu_5409_p3;
    charge1_V_2_fu_2121_p2 <= std_logic_vector(unsigned(add_ln186_7_fu_2115_p2) + unsigned(charge1_V_2_fu_2121_p1));
    charge1_V_3_fu_2145_p1 <= grp_fu_5417_p3;
    charge1_V_3_fu_2145_p2 <= std_logic_vector(unsigned(add_ln186_10_fu_2139_p2) + unsigned(charge1_V_3_fu_2145_p1));
    charge1_V_4_fu_2169_p1 <= grp_fu_5425_p3;
    charge1_V_4_fu_2169_p2 <= std_logic_vector(unsigned(add_ln186_13_fu_2163_p2) + unsigned(charge1_V_4_fu_2169_p1));
    charge1_V_5_fu_2193_p1 <= grp_fu_5433_p3;
    charge1_V_5_fu_2193_p2 <= std_logic_vector(unsigned(add_ln186_16_fu_2187_p2) + unsigned(charge1_V_5_fu_2193_p1));
    charge1_V_6_fu_2217_p1 <= grp_fu_5441_p3;
    charge1_V_6_fu_2217_p2 <= std_logic_vector(unsigned(add_ln186_19_fu_2211_p2) + unsigned(charge1_V_6_fu_2217_p1));
    charge1_V_7_fu_2241_p1 <= grp_fu_5449_p3;
    charge1_V_7_fu_2241_p2 <= std_logic_vector(unsigned(add_ln186_22_fu_2235_p2) + unsigned(charge1_V_7_fu_2241_p1));
    charge1_V_8_fu_2265_p1 <= grp_fu_5457_p3;
    charge1_V_8_fu_2265_p2 <= std_logic_vector(unsigned(add_ln186_25_fu_2259_p2) + unsigned(charge1_V_8_fu_2265_p1));
    charge1_V_9_fu_2289_p1 <= grp_fu_5465_p3;
    charge1_V_9_fu_2289_p2 <= std_logic_vector(unsigned(add_ln186_28_fu_2283_p2) + unsigned(charge1_V_9_fu_2289_p1));
    charge1_V_fu_2073_p1 <= grp_fu_5393_p3;
    charge1_V_fu_2073_p2 <= std_logic_vector(unsigned(add_ln186_1_fu_2067_p2) + unsigned(charge1_V_fu_2073_p1));
    edges_s_address0 <= zext_ln541_23_fu_1777_p1(5 - 1 downto 0);
    edges_s_address1 <= zext_ln541_22_fu_1696_p1(5 - 1 downto 0);
    edges_s_address10 <= zext_ln541_13_fu_967_p1(5 - 1 downto 0);
    edges_s_address11 <= zext_ln541_12_fu_886_p1(5 - 1 downto 0);
    edges_s_address2 <= zext_ln541_21_fu_1615_p1(5 - 1 downto 0);
    edges_s_address3 <= zext_ln541_20_fu_1534_p1(5 - 1 downto 0);
    edges_s_address4 <= zext_ln541_19_fu_1453_p1(5 - 1 downto 0);
    edges_s_address5 <= zext_ln541_18_fu_1372_p1(5 - 1 downto 0);
    edges_s_address6 <= zext_ln541_17_fu_1291_p1(5 - 1 downto 0);
    edges_s_address7 <= zext_ln541_16_fu_1210_p1(5 - 1 downto 0);
    edges_s_address8 <= zext_ln541_15_fu_1129_p1(5 - 1 downto 0);
    edges_s_address9 <= zext_ln541_14_fu_1048_p1(5 - 1 downto 0);

    edges_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce0 <= ap_const_logic_1;
        else 
            edges_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce1 <= ap_const_logic_1;
        else 
            edges_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce10 <= ap_const_logic_1;
        else 
            edges_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce11 <= ap_const_logic_1;
        else 
            edges_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce2 <= ap_const_logic_1;
        else 
            edges_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce3 <= ap_const_logic_1;
        else 
            edges_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce4 <= ap_const_logic_1;
        else 
            edges_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce5 <= ap_const_logic_1;
        else 
            edges_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce6 <= ap_const_logic_1;
        else 
            edges_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce7 <= ap_const_logic_1;
        else 
            edges_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce8 <= ap_const_logic_1;
        else 
            edges_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    edges_s_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            edges_s_ce9 <= ap_const_logic_1;
        else 
            edges_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    exp_10_fu_3963_p4 <= reg_10_fu_3930_p1(62 downto 52);
    exp_11_fu_4116_p4 <= reg_11_fu_4083_p1(62 downto 52);
    exp_1_fu_2586_p4 <= reg_1_fu_2553_p1(62 downto 52);
    exp_2_fu_2739_p4 <= reg_2_fu_2706_p1(62 downto 52);
    exp_3_fu_2892_p4 <= reg_3_fu_2859_p1(62 downto 52);
    exp_4_fu_3045_p4 <= reg_4_fu_3012_p1(62 downto 52);
    exp_5_fu_3198_p4 <= reg_5_fu_3165_p1(62 downto 52);
    exp_6_fu_3351_p4 <= reg_6_fu_3318_p1(62 downto 52);
    exp_7_fu_3504_p4 <= reg_7_fu_3471_p1(62 downto 52);
    exp_8_fu_3657_p4 <= reg_8_fu_3624_p1(62 downto 52);
    exp_9_fu_3810_p4 <= reg_9_fu_3777_p1(62 downto 52);
    exp_fu_2433_p4 <= reg_fu_2400_p1(62 downto 52);
        grp_fu_780_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_2_reg_5975),32));

        grp_fu_783_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_5_reg_5980),32));

        grp_fu_786_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_8_reg_5985),32));

        grp_fu_789_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_11_reg_5990),32));

        grp_fu_792_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_14_reg_5995),32));

        grp_fu_795_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_17_reg_6000),32));

        grp_fu_798_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_20_reg_6005),32));

        grp_fu_801_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_23_reg_6010),32));

        grp_fu_804_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_26_reg_6015),32));

        grp_fu_807_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_29_reg_6020),32));

        grp_fu_810_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_32_reg_6025),32));

        grp_fu_813_p0 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_35_reg_6030),32));

    helper_V_10_fu_5125_p2 <= (or_ln41_10_fu_5121_p2 and grp_fu_770_p2);
    helper_V_11_fu_5213_p2 <= (or_ln41_11_fu_5209_p2 and grp_fu_775_p2);
    helper_V_1_fu_4349_p2 <= (or_ln41_1_fu_4345_p2 and grp_fu_725_p2);
    helper_V_2_fu_4437_p2 <= (or_ln41_2_fu_4433_p2 and grp_fu_730_p2);
    helper_V_3_fu_4517_p2 <= (or_ln41_3_fu_4513_p2 and grp_fu_735_p2);
    helper_V_4_fu_4605_p2 <= (or_ln41_4_fu_4601_p2 and grp_fu_740_p2);
    helper_V_5_fu_4693_p2 <= (or_ln41_5_fu_4689_p2 and grp_fu_745_p2);
    helper_V_6_fu_4781_p2 <= (or_ln41_6_fu_4777_p2 and grp_fu_750_p2);
    helper_V_7_fu_4869_p2 <= (or_ln41_7_fu_4865_p2 and grp_fu_755_p2);
    helper_V_8_fu_4949_p2 <= (or_ln41_8_fu_4945_p2 and grp_fu_760_p2);
    helper_V_9_fu_5037_p2 <= (or_ln41_9_fu_5033_p2 and grp_fu_765_p2);
    helper_V_fu_4243_p2 <= (or_ln41_fu_4239_p2 and grp_fu_720_p2);
    icmp_ln1035_10_fu_1089_p2 <= "1" when (unsigned(ret_V_39_fu_1059_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_11_fu_1099_p2 <= "1" when (unsigned(ret_V_39_fu_1059_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_12_fu_1160_p2 <= "1" when (unsigned(ret_V_40_fu_1140_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_13_fu_1170_p2 <= "1" when (unsigned(ret_V_40_fu_1140_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_14_fu_1180_p2 <= "1" when (unsigned(ret_V_40_fu_1140_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_15_fu_1241_p2 <= "1" when (unsigned(ret_V_41_fu_1221_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_16_fu_1251_p2 <= "1" when (unsigned(ret_V_41_fu_1221_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_17_fu_1261_p2 <= "1" when (unsigned(ret_V_41_fu_1221_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_18_fu_1322_p2 <= "1" when (unsigned(ret_V_42_fu_1302_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_19_fu_1332_p2 <= "1" when (unsigned(ret_V_42_fu_1302_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_1_fu_846_p2 <= "1" when (unsigned(ret_V_36_fu_816_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_20_fu_1342_p2 <= "1" when (unsigned(ret_V_42_fu_1302_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_21_fu_1403_p2 <= "1" when (unsigned(ret_V_43_fu_1383_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_22_fu_1413_p2 <= "1" when (unsigned(ret_V_43_fu_1383_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_23_fu_1423_p2 <= "1" when (unsigned(ret_V_43_fu_1383_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_24_fu_1484_p2 <= "1" when (unsigned(ret_V_44_fu_1464_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_25_fu_1494_p2 <= "1" when (unsigned(ret_V_44_fu_1464_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_26_fu_1504_p2 <= "1" when (unsigned(ret_V_44_fu_1464_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_27_fu_1565_p2 <= "1" when (unsigned(ret_V_45_fu_1545_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_28_fu_1575_p2 <= "1" when (unsigned(ret_V_45_fu_1545_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_29_fu_1585_p2 <= "1" when (unsigned(ret_V_45_fu_1545_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_2_fu_856_p2 <= "1" when (unsigned(ret_V_36_fu_816_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_30_fu_1646_p2 <= "1" when (unsigned(ret_V_46_fu_1626_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_31_fu_1656_p2 <= "1" when (unsigned(ret_V_46_fu_1626_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_32_fu_1666_p2 <= "1" when (unsigned(ret_V_46_fu_1626_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_33_fu_1727_p2 <= "1" when (unsigned(ret_V_47_fu_1707_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_34_fu_1737_p2 <= "1" when (unsigned(ret_V_47_fu_1707_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_35_fu_1747_p2 <= "1" when (unsigned(ret_V_47_fu_1707_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_3_fu_917_p2 <= "1" when (unsigned(ret_V_37_fu_897_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_4_fu_927_p2 <= "1" when (unsigned(ret_V_37_fu_897_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_5_fu_937_p2 <= "1" when (unsigned(ret_V_37_fu_897_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_6_fu_998_p2 <= "1" when (unsigned(ret_V_38_fu_978_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_7_fu_1008_p2 <= "1" when (unsigned(ret_V_38_fu_978_p4) > unsigned(ap_const_lv6_24)) else "0";
    icmp_ln1035_8_fu_1018_p2 <= "1" when (unsigned(ret_V_38_fu_978_p4) > unsigned(ap_const_lv6_39)) else "0";
    icmp_ln1035_9_fu_1079_p2 <= "1" when (unsigned(ret_V_39_fu_1059_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln1035_fu_836_p2 <= "1" when (unsigned(ret_V_36_fu_816_p4) > unsigned(ap_const_lv6_10)) else "0";
    icmp_ln308_10_fu_3997_p2 <= "1" when (trunc_ln291_10_fu_3959_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_11_fu_4150_p2 <= "1" when (trunc_ln291_11_fu_4112_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_1_fu_2620_p2 <= "1" when (trunc_ln291_1_fu_2582_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_2_fu_2773_p2 <= "1" when (trunc_ln291_2_fu_2735_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_3_fu_2926_p2 <= "1" when (trunc_ln291_3_fu_2888_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_4_fu_3079_p2 <= "1" when (trunc_ln291_4_fu_3041_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_5_fu_3232_p2 <= "1" when (trunc_ln291_5_fu_3194_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_6_fu_3385_p2 <= "1" when (trunc_ln291_6_fu_3347_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_7_fu_3538_p2 <= "1" when (trunc_ln291_7_fu_3500_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_8_fu_3691_p2 <= "1" when (trunc_ln291_8_fu_3653_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_9_fu_3844_p2 <= "1" when (trunc_ln291_9_fu_3806_p1 = ap_const_lv63_0) else "0";
    icmp_ln308_fu_2467_p2 <= "1" when (trunc_ln291_fu_2429_p1 = ap_const_lv63_0) else "0";
    icmp_ln312_10_fu_4009_p2 <= "1" when (exp_10_fu_3963_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_11_fu_4162_p2 <= "1" when (exp_11_fu_4116_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_1_fu_2632_p2 <= "1" when (exp_1_fu_2586_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_2_fu_2785_p2 <= "1" when (exp_2_fu_2739_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_3_fu_2938_p2 <= "1" when (exp_3_fu_2892_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_4_fu_3091_p2 <= "1" when (exp_4_fu_3045_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_5_fu_3244_p2 <= "1" when (exp_5_fu_3198_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_6_fu_3397_p2 <= "1" when (exp_6_fu_3351_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_7_fu_3550_p2 <= "1" when (exp_7_fu_3504_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_8_fu_3703_p2 <= "1" when (exp_8_fu_3657_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_9_fu_3856_p2 <= "1" when (exp_9_fu_3810_p4 = ap_const_lv11_433) else "0";
    icmp_ln312_fu_2479_p2 <= "1" when (exp_fu_2433_p4 = ap_const_lv11_433) else "0";
    icmp_ln314_10_fu_4015_p2 <= "1" when (signed(sh_amt_20_fu_4003_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_11_fu_4168_p2 <= "1" when (signed(sh_amt_22_fu_4156_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_1_fu_2638_p2 <= "1" when (signed(sh_amt_2_fu_2626_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_2_fu_2791_p2 <= "1" when (signed(sh_amt_4_fu_2779_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_3_fu_2944_p2 <= "1" when (signed(sh_amt_6_fu_2932_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_4_fu_3097_p2 <= "1" when (signed(sh_amt_8_fu_3085_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_5_fu_3250_p2 <= "1" when (signed(sh_amt_10_fu_3238_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_6_fu_3403_p2 <= "1" when (signed(sh_amt_12_fu_3391_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_7_fu_3556_p2 <= "1" when (signed(sh_amt_14_fu_3544_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_8_fu_3709_p2 <= "1" when (signed(sh_amt_16_fu_3697_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_9_fu_3862_p2 <= "1" when (signed(sh_amt_18_fu_3850_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln314_fu_2485_p2 <= "1" when (signed(sh_amt_fu_2473_p2) > signed(ap_const_lv12_0)) else "0";
    icmp_ln315_10_fu_4021_p2 <= "1" when (signed(sh_amt_20_fu_4003_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_11_fu_4174_p2 <= "1" when (signed(sh_amt_22_fu_4156_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_1_fu_2644_p2 <= "1" when (signed(sh_amt_2_fu_2626_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_2_fu_2797_p2 <= "1" when (signed(sh_amt_4_fu_2779_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_3_fu_2950_p2 <= "1" when (signed(sh_amt_6_fu_2932_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_4_fu_3103_p2 <= "1" when (signed(sh_amt_8_fu_3085_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_5_fu_3256_p2 <= "1" when (signed(sh_amt_10_fu_3238_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_6_fu_3409_p2 <= "1" when (signed(sh_amt_12_fu_3391_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_7_fu_3562_p2 <= "1" when (signed(sh_amt_14_fu_3544_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_8_fu_3715_p2 <= "1" when (signed(sh_amt_16_fu_3697_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_9_fu_3868_p2 <= "1" when (signed(sh_amt_18_fu_3850_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln315_fu_2491_p2 <= "1" when (signed(sh_amt_fu_2473_p2) < signed(ap_const_lv12_36)) else "0";
    icmp_ln333_10_fu_5141_p2 <= "1" when (signed(sh_amt_21_reg_6783) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_11_fu_5238_p2 <= "1" when (signed(sh_amt_23_reg_6835) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_1_fu_4365_p2 <= "1" when (signed(sh_amt_3_reg_6315) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_2_fu_4453_p2 <= "1" when (signed(sh_amt_5_reg_6367) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_3_fu_4533_p2 <= "1" when (signed(sh_amt_7_reg_6419) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_4_fu_4621_p2 <= "1" when (signed(sh_amt_9_reg_6471) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_5_fu_4709_p2 <= "1" when (signed(sh_amt_11_reg_6523) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_6_fu_4797_p2 <= "1" when (signed(sh_amt_13_reg_6575) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_7_fu_4885_p2 <= "1" when (signed(sh_amt_15_reg_6627) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_8_fu_4965_p2 <= "1" when (signed(sh_amt_17_reg_6679) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_9_fu_5053_p2 <= "1" when (signed(sh_amt_19_reg_6731) < signed(ap_const_lv12_11)) else "0";
    icmp_ln333_fu_4277_p2 <= "1" when (signed(sh_amt_1_reg_6263) < signed(ap_const_lv12_11)) else "0";
    icmp_ln41_10_fu_3182_p2 <= "0" when (tmp_10_fu_3168_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln41_11_fu_3188_p2 <= "1" when (trunc_ln41_5_fu_3178_p1 = ap_const_lv52_0) else "0";
    icmp_ln41_12_fu_3335_p2 <= "0" when (tmp_12_fu_3321_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln41_13_fu_3341_p2 <= "1" when (trunc_ln41_6_fu_3331_p1 = ap_const_lv52_0) else "0";
    icmp_ln41_14_fu_3488_p2 <= "0" when (tmp_14_fu_3474_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln41_15_fu_3494_p2 <= "1" when (trunc_ln41_7_fu_3484_p1 = ap_const_lv52_0) else "0";
    icmp_ln41_16_fu_3641_p2 <= "0" when (tmp_16_fu_3627_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln41_17_fu_3647_p2 <= "1" when (trunc_ln41_8_fu_3637_p1 = ap_const_lv52_0) else "0";
    icmp_ln41_18_fu_3794_p2 <= "0" when (tmp_18_fu_3780_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln41_19_fu_3800_p2 <= "1" when (trunc_ln41_9_fu_3790_p1 = ap_const_lv52_0) else "0";
    icmp_ln41_1_fu_2423_p2 <= "1" when (trunc_ln41_fu_2413_p1 = ap_const_lv52_0) else "0";
    icmp_ln41_20_fu_3947_p2 <= "0" when (tmp_20_fu_3933_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln41_21_fu_3953_p2 <= "1" when (trunc_ln41_10_fu_3943_p1 = ap_const_lv52_0) else "0";
    icmp_ln41_22_fu_4100_p2 <= "0" when (tmp_22_fu_4086_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln41_23_fu_4106_p2 <= "1" when (trunc_ln41_11_fu_4096_p1 = ap_const_lv52_0) else "0";
    icmp_ln41_2_fu_2570_p2 <= "0" when (tmp_fu_2556_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln41_3_fu_2576_p2 <= "1" when (trunc_ln41_1_fu_2566_p1 = ap_const_lv52_0) else "0";
    icmp_ln41_4_fu_2723_p2 <= "0" when (tmp_2_fu_2709_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln41_5_fu_2729_p2 <= "1" when (trunc_ln41_2_fu_2719_p1 = ap_const_lv52_0) else "0";
    icmp_ln41_6_fu_2876_p2 <= "0" when (tmp_5_fu_2862_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln41_7_fu_2882_p2 <= "1" when (trunc_ln41_3_fu_2872_p1 = ap_const_lv52_0) else "0";
    icmp_ln41_8_fu_3029_p2 <= "0" when (tmp_7_fu_3015_p4 = ap_const_lv11_7FF) else "1";
    icmp_ln41_9_fu_3035_p2 <= "1" when (trunc_ln41_4_fu_3025_p1 = ap_const_lv52_0) else "0";
    icmp_ln41_fu_2417_p2 <= "0" when (tmp_3_fu_2403_p4 = ap_const_lv11_7FF) else "1";
    lshr_ln186_10_fu_2054_p1 <= sense_s_q0;
    lshr_ln186_1_fu_1939_p1 <= sense_s_q5;
    lshr_ln186_2_fu_1824_p1 <= sense_s_q10;
    lshr_ln186_3_fu_1962_p1 <= sense_s_q4;
    lshr_ln186_4_fu_1847_p1 <= sense_s_q9;
    lshr_ln186_5_fu_1985_p1 <= sense_s_q3;
    lshr_ln186_6_fu_1870_p1 <= sense_s_q8;
    lshr_ln186_7_fu_2008_p1 <= sense_s_q2;
    lshr_ln186_8_fu_1893_p1 <= sense_s_q7;
    lshr_ln186_9_fu_2031_p1 <= sense_s_q1;
    lshr_ln186_s_fu_1916_p1 <= sense_s_q6;
    lshr_ln317_10_fu_4041_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_10_fu_3993_p1),to_integer(unsigned('0' & zext_ln317_10_fu_4037_p1(31-1 downto 0)))));
    lshr_ln317_11_fu_4194_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_11_fu_4146_p1),to_integer(unsigned('0' & zext_ln317_11_fu_4190_p1(31-1 downto 0)))));
    lshr_ln317_1_fu_2664_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_1_fu_2616_p1),to_integer(unsigned('0' & zext_ln317_1_fu_2660_p1(31-1 downto 0)))));
    lshr_ln317_2_fu_2817_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_2_fu_2769_p1),to_integer(unsigned('0' & zext_ln317_2_fu_2813_p1(31-1 downto 0)))));
    lshr_ln317_3_fu_2970_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_3_fu_2922_p1),to_integer(unsigned('0' & zext_ln317_3_fu_2966_p1(31-1 downto 0)))));
    lshr_ln317_4_fu_3123_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_4_fu_3075_p1),to_integer(unsigned('0' & zext_ln317_4_fu_3119_p1(31-1 downto 0)))));
    lshr_ln317_5_fu_3276_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_5_fu_3228_p1),to_integer(unsigned('0' & zext_ln317_5_fu_3272_p1(31-1 downto 0)))));
    lshr_ln317_6_fu_3429_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_6_fu_3381_p1),to_integer(unsigned('0' & zext_ln317_6_fu_3425_p1(31-1 downto 0)))));
    lshr_ln317_7_fu_3582_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_7_fu_3534_p1),to_integer(unsigned('0' & zext_ln317_7_fu_3578_p1(31-1 downto 0)))));
    lshr_ln317_8_fu_3735_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_8_fu_3687_p1),to_integer(unsigned('0' & zext_ln317_8_fu_3731_p1(31-1 downto 0)))));
    lshr_ln317_9_fu_3888_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_9_fu_3840_p1),to_integer(unsigned('0' & zext_ln317_9_fu_3884_p1(31-1 downto 0)))));
    lshr_ln317_fu_2511_p2 <= std_logic_vector(shift_right(unsigned(zext_ln305_fu_2463_p1),to_integer(unsigned('0' & zext_ln317_fu_2507_p1(31-1 downto 0)))));
    lshr_ln_fu_1801_p1 <= sense_s_q11;
    nbins_s_address0 <= zext_ln541_11_fu_1783_p1(3 - 1 downto 0);
    nbins_s_address1 <= zext_ln541_10_fu_1702_p1(3 - 1 downto 0);
    nbins_s_address10 <= zext_ln541_1_fu_973_p1(3 - 1 downto 0);
    nbins_s_address11 <= zext_ln541_fu_892_p1(3 - 1 downto 0);
    nbins_s_address2 <= zext_ln541_9_fu_1621_p1(3 - 1 downto 0);
    nbins_s_address3 <= zext_ln541_8_fu_1540_p1(3 - 1 downto 0);
    nbins_s_address4 <= zext_ln541_7_fu_1459_p1(3 - 1 downto 0);
    nbins_s_address5 <= zext_ln541_6_fu_1378_p1(3 - 1 downto 0);
    nbins_s_address6 <= zext_ln541_5_fu_1297_p1(3 - 1 downto 0);
    nbins_s_address7 <= zext_ln541_4_fu_1216_p1(3 - 1 downto 0);
    nbins_s_address8 <= zext_ln541_3_fu_1135_p1(3 - 1 downto 0);
    nbins_s_address9 <= zext_ln541_2_fu_1054_p1(3 - 1 downto 0);

    nbins_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce0 <= ap_const_logic_1;
        else 
            nbins_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce1 <= ap_const_logic_1;
        else 
            nbins_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce10 <= ap_const_logic_1;
        else 
            nbins_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce11 <= ap_const_logic_1;
        else 
            nbins_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce2 <= ap_const_logic_1;
        else 
            nbins_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce3 <= ap_const_logic_1;
        else 
            nbins_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce4 <= ap_const_logic_1;
        else 
            nbins_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce5 <= ap_const_logic_1;
        else 
            nbins_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce6 <= ap_const_logic_1;
        else 
            nbins_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce7 <= ap_const_logic_1;
        else 
            nbins_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce8 <= ap_const_logic_1;
        else 
            nbins_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    nbins_s_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            nbins_s_ce9 <= ap_const_logic_1;
        else 
            nbins_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

    oBus_o <= 
        or_ln47_fu_5378_p2 when (trunc_ln1019_fu_4236_p1(0) = '1') else 
        and_ln_fu_4266_p3;
    or_ln312_10_fu_4051_p2 <= (icmp_ln312_10_fu_4009_p2 or icmp_ln308_10_fu_3997_p2);
    or_ln312_11_fu_4204_p2 <= (icmp_ln312_11_fu_4162_p2 or icmp_ln308_11_fu_4150_p2);
    or_ln312_1_fu_2674_p2 <= (icmp_ln312_1_fu_2632_p2 or icmp_ln308_1_fu_2620_p2);
    or_ln312_2_fu_2827_p2 <= (icmp_ln312_2_fu_2785_p2 or icmp_ln308_2_fu_2773_p2);
    or_ln312_3_fu_2980_p2 <= (icmp_ln312_3_fu_2938_p2 or icmp_ln308_3_fu_2926_p2);
    or_ln312_4_fu_3133_p2 <= (icmp_ln312_4_fu_3091_p2 or icmp_ln308_4_fu_3079_p2);
    or_ln312_5_fu_3286_p2 <= (icmp_ln312_5_fu_3244_p2 or icmp_ln308_5_fu_3232_p2);
    or_ln312_6_fu_3439_p2 <= (icmp_ln312_6_fu_3397_p2 or icmp_ln308_6_fu_3385_p2);
    or_ln312_7_fu_3592_p2 <= (icmp_ln312_7_fu_3550_p2 or icmp_ln308_7_fu_3538_p2);
    or_ln312_8_fu_3745_p2 <= (icmp_ln312_8_fu_3703_p2 or icmp_ln308_8_fu_3691_p2);
    or_ln312_9_fu_3898_p2 <= (icmp_ln312_9_fu_3856_p2 or icmp_ln308_9_fu_3844_p2);
    or_ln312_fu_2521_p2 <= (icmp_ln312_fu_2479_p2 or icmp_ln308_fu_2467_p2);
    or_ln314_10_fu_5155_p2 <= (or_ln312_10_reg_6789 or icmp_ln314_10_reg_6778);
    or_ln314_11_fu_5252_p2 <= (or_ln312_11_reg_6841 or icmp_ln314_11_reg_6830);
    or_ln314_1_fu_4379_p2 <= (or_ln312_1_reg_6321 or icmp_ln314_1_reg_6310);
    or_ln314_2_fu_4467_p2 <= (or_ln312_2_reg_6373 or icmp_ln314_2_reg_6362);
    or_ln314_3_fu_4547_p2 <= (or_ln312_3_reg_6425 or icmp_ln314_3_reg_6414);
    or_ln314_4_fu_4635_p2 <= (or_ln312_4_reg_6477 or icmp_ln314_4_reg_6466);
    or_ln314_5_fu_4723_p2 <= (or_ln312_5_reg_6529 or icmp_ln314_5_reg_6518);
    or_ln314_6_fu_4811_p2 <= (or_ln312_6_reg_6581 or icmp_ln314_6_reg_6570);
    or_ln314_7_fu_4899_p2 <= (or_ln312_7_reg_6633 or icmp_ln314_7_reg_6622);
    or_ln314_8_fu_4979_p2 <= (or_ln312_8_reg_6685 or icmp_ln314_8_reg_6674);
    or_ln314_9_fu_5067_p2 <= (or_ln312_9_reg_6737 or icmp_ln314_9_reg_6726);
    or_ln314_fu_4291_p2 <= (or_ln312_reg_6269 or icmp_ln314_reg_6258);
    or_ln41_10_fu_5121_p2 <= (icmp_ln41_21_reg_6757 or icmp_ln41_20_reg_6752);
    or_ln41_11_fu_5209_p2 <= (icmp_ln41_23_reg_6809 or icmp_ln41_22_reg_6804);
    or_ln41_1_fu_4345_p2 <= (icmp_ln41_3_reg_6289 or icmp_ln41_2_reg_6284);
    or_ln41_2_fu_4433_p2 <= (icmp_ln41_5_reg_6341 or icmp_ln41_4_reg_6336);
    or_ln41_3_fu_4513_p2 <= (icmp_ln41_7_reg_6393 or icmp_ln41_6_reg_6388);
    or_ln41_4_fu_4601_p2 <= (icmp_ln41_9_reg_6445 or icmp_ln41_8_reg_6440);
    or_ln41_5_fu_4689_p2 <= (icmp_ln41_11_reg_6497 or icmp_ln41_10_reg_6492);
    or_ln41_6_fu_4777_p2 <= (icmp_ln41_13_reg_6549 or icmp_ln41_12_reg_6544);
    or_ln41_7_fu_4865_p2 <= (icmp_ln41_15_reg_6601 or icmp_ln41_14_reg_6596);
    or_ln41_8_fu_4945_p2 <= (icmp_ln41_17_reg_6653 or icmp_ln41_16_reg_6648);
    or_ln41_9_fu_5033_p2 <= (icmp_ln41_19_reg_6705 or icmp_ln41_18_reg_6700);
    or_ln41_fu_4239_p2 <= (icmp_ln41_reg_6232 or icmp_ln41_1_reg_6237);
    or_ln47_fu_5378_p2 <= (tmp11_fu_5322_p27 or ap_const_lv287_lc_1);
    p_Result_10_fu_4699_p3 <= reg_5_reg_6487(63 downto 63);
    p_Result_11_fu_3220_p3 <= (ap_const_lv1_1 & trunc_ln300_5_fu_3212_p1);
    p_Result_12_fu_4787_p3 <= reg_6_reg_6539(63 downto 63);
    p_Result_13_fu_3373_p3 <= (ap_const_lv1_1 & trunc_ln300_6_fu_3365_p1);
    p_Result_14_fu_4875_p3 <= reg_7_reg_6591(63 downto 63);
    p_Result_15_fu_3526_p3 <= (ap_const_lv1_1 & trunc_ln300_7_fu_3518_p1);
    p_Result_16_fu_4955_p3 <= reg_8_reg_6643(63 downto 63);
    p_Result_17_fu_3679_p3 <= (ap_const_lv1_1 & trunc_ln300_8_fu_3671_p1);
    p_Result_18_fu_5043_p3 <= reg_9_reg_6695(63 downto 63);
    p_Result_19_fu_3832_p3 <= (ap_const_lv1_1 & trunc_ln300_9_fu_3824_p1);
    p_Result_1_fu_2455_p3 <= (ap_const_lv1_1 & trunc_ln300_fu_2447_p1);
    p_Result_20_fu_5131_p3 <= reg_10_reg_6747(63 downto 63);
    p_Result_21_fu_3985_p3 <= (ap_const_lv1_1 & trunc_ln300_10_fu_3977_p1);
    p_Result_22_fu_5228_p3 <= reg_11_reg_6799(63 downto 63);
    p_Result_23_fu_4138_p3 <= (ap_const_lv1_1 & trunc_ln300_11_fu_4130_p1);
    p_Result_2_fu_4355_p3 <= reg_1_reg_6279(63 downto 63);
    p_Result_3_fu_2608_p3 <= (ap_const_lv1_1 & trunc_ln300_1_fu_2600_p1);
    p_Result_4_fu_4443_p3 <= reg_2_reg_6331(63 downto 63);
    p_Result_5_fu_2761_p3 <= (ap_const_lv1_1 & trunc_ln300_2_fu_2753_p1);
    p_Result_6_fu_4523_p3 <= reg_3_reg_6383(63 downto 63);
    p_Result_7_fu_2914_p3 <= (ap_const_lv1_1 & trunc_ln300_3_fu_2906_p1);
    p_Result_8_fu_4611_p3 <= reg_4_reg_6435(63 downto 63);
    p_Result_9_fu_3067_p3 <= (ap_const_lv1_1 & trunc_ln300_4_fu_3059_p1);
    p_Result_s_fu_4249_p3 <= reg_reg_6227(63 downto 63);
    reg_10_fu_3930_p1 <= val_10_reg_6215;
    reg_11_fu_4083_p1 <= val_11_reg_6221;
    reg_1_fu_2553_p1 <= val_1_reg_6161;
    reg_2_fu_2706_p1 <= val_2_reg_6167;
    reg_3_fu_2859_p1 <= val_3_reg_6173;
    reg_4_fu_3012_p1 <= val_4_reg_6179;
    reg_5_fu_3165_p1 <= val_5_reg_6185;
    reg_6_fu_3318_p1 <= val_6_reg_6191;
    reg_7_fu_3471_p1 <= val_7_reg_6197;
    reg_8_fu_3624_p1 <= val_8_reg_6203;
    reg_9_fu_3777_p1 <= val_9_reg_6209;
    reg_fu_2400_p1 <= val_reg_6155;
    ret_V_11_fu_2154_p2 <= std_logic_vector(unsigned(zext_ln1496_3_fu_2150_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_13_fu_1202_p3 <= (trunc_ln186_5_fu_1150_p4 & ss_V_4_fu_1196_p2);
    ret_V_14_fu_2178_p2 <= std_logic_vector(unsigned(zext_ln1496_4_fu_2174_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_16_fu_1283_p3 <= (trunc_ln186_6_fu_1231_p4 & ss_V_5_fu_1277_p2);
    ret_V_17_fu_2202_p2 <= std_logic_vector(unsigned(zext_ln1496_5_fu_2198_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_19_fu_1364_p3 <= (trunc_ln186_7_fu_1312_p4 & ss_V_6_fu_1358_p2);
    ret_V_20_fu_2226_p2 <= std_logic_vector(unsigned(zext_ln1496_6_fu_2222_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_22_fu_1445_p3 <= (trunc_ln186_8_fu_1393_p4 & ss_V_7_fu_1439_p2);
    ret_V_23_fu_2250_p2 <= std_logic_vector(unsigned(zext_ln1496_7_fu_2246_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_25_fu_1526_p3 <= (trunc_ln186_9_fu_1474_p4 & ss_V_8_fu_1520_p2);
    ret_V_26_fu_2274_p2 <= std_logic_vector(unsigned(zext_ln1496_8_fu_2270_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_28_fu_1607_p3 <= (trunc_ln186_s_fu_1555_p4 & ss_V_9_fu_1601_p2);
    ret_V_29_fu_2298_p2 <= std_logic_vector(unsigned(zext_ln1496_9_fu_2294_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_2_fu_2082_p2 <= std_logic_vector(unsigned(zext_ln1496_fu_2078_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_31_fu_1688_p3 <= (trunc_ln186_10_fu_1636_p4 & ss_V_10_fu_1682_p2);
    ret_V_32_fu_2322_p2 <= std_logic_vector(unsigned(zext_ln1496_10_fu_2318_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_34_fu_1769_p3 <= (trunc_ln186_11_fu_1717_p4 & ss_V_11_fu_1763_p2);
    ret_V_35_fu_2346_p2 <= std_logic_vector(unsigned(zext_ln1496_11_fu_2342_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_36_fu_816_p4 <= iBus(12 downto 7);
    ret_V_37_fu_897_p4 <= iBus(26 downto 21);
    ret_V_38_fu_978_p4 <= iBus(40 downto 35);
    ret_V_39_fu_1059_p4 <= iBus(54 downto 49);
    ret_V_3_fu_959_p3 <= (trunc_ln186_2_fu_907_p4 & ss_V_1_fu_953_p2);
    ret_V_40_fu_1140_p4 <= iBus(68 downto 63);
    ret_V_41_fu_1221_p4 <= iBus(82 downto 77);
    ret_V_42_fu_1302_p4 <= iBus(96 downto 91);
    ret_V_43_fu_1383_p4 <= iBus(110 downto 105);
    ret_V_44_fu_1464_p4 <= iBus(124 downto 119);
    ret_V_45_fu_1545_p4 <= iBus(138 downto 133);
    ret_V_46_fu_1626_p4 <= iBus(152 downto 147);
    ret_V_47_fu_1707_p4 <= iBus(166 downto 161);
    ret_V_5_fu_2106_p2 <= std_logic_vector(unsigned(zext_ln1496_1_fu_2102_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_6_fu_1040_p3 <= (trunc_ln186_3_fu_988_p4 & ss_V_2_fu_1034_p2);
    ret_V_8_fu_2130_p2 <= std_logic_vector(unsigned(zext_ln1496_2_fu_2126_p1) + unsigned(ap_const_lv15_7FDC));
    ret_V_9_fu_1121_p3 <= (trunc_ln186_4_fu_1069_p4 & ss_V_3_fu_1115_p2);
    ret_V_fu_878_p3 <= (trunc_ln186_1_fu_826_p4 & ss_V_fu_872_p2);
    select_ln312_10_fu_5188_p3 <= 
        trunc_ln313_10_reg_6762 when (and_ln312_10_fu_5183_p2(0) = '1') else 
        select_ln333_10_fu_5171_p3;
    select_ln312_11_fu_5285_p3 <= 
        trunc_ln313_11_reg_6814 when (and_ln312_11_fu_5280_p2(0) = '1') else 
        select_ln333_11_fu_5268_p3;
    select_ln312_1_fu_4412_p3 <= 
        trunc_ln313_1_reg_6294 when (and_ln312_1_fu_4407_p2(0) = '1') else 
        select_ln333_1_fu_4395_p3;
    select_ln312_2_fu_4500_p3 <= 
        trunc_ln313_2_reg_6346 when (and_ln312_2_fu_4495_p2(0) = '1') else 
        select_ln333_2_fu_4483_p3;
    select_ln312_3_fu_4580_p3 <= 
        trunc_ln313_3_reg_6398 when (and_ln312_3_fu_4575_p2(0) = '1') else 
        select_ln333_3_fu_4563_p3;
    select_ln312_4_fu_4668_p3 <= 
        trunc_ln313_4_reg_6450 when (and_ln312_4_fu_4663_p2(0) = '1') else 
        select_ln333_4_fu_4651_p3;
    select_ln312_5_fu_4756_p3 <= 
        trunc_ln313_5_reg_6502 when (and_ln312_5_fu_4751_p2(0) = '1') else 
        select_ln333_5_fu_4739_p3;
    select_ln312_6_fu_4844_p3 <= 
        trunc_ln313_6_reg_6554 when (and_ln312_6_fu_4839_p2(0) = '1') else 
        select_ln333_6_fu_4827_p3;
    select_ln312_7_fu_4932_p3 <= 
        trunc_ln313_7_reg_6606 when (and_ln312_7_fu_4927_p2(0) = '1') else 
        select_ln333_7_fu_4915_p3;
    select_ln312_8_fu_5012_p3 <= 
        trunc_ln313_8_reg_6658 when (and_ln312_8_fu_5007_p2(0) = '1') else 
        select_ln333_8_fu_4995_p3;
    select_ln312_9_fu_5100_p3 <= 
        trunc_ln313_9_reg_6710 when (and_ln312_9_fu_5095_p2(0) = '1') else 
        select_ln333_9_fu_5083_p3;
    select_ln312_fu_4324_p3 <= 
        trunc_ln313_reg_6242 when (and_ln312_fu_4319_p2(0) = '1') else 
        select_ln333_fu_4307_p3;
    select_ln315_10_fu_4075_p3 <= 
        trunc_ln324_10_fu_4047_p1 when (and_ln315_21_fu_4069_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_11_fu_4228_p3 <= 
        trunc_ln324_11_fu_4200_p1 when (and_ln315_23_fu_4222_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_1_fu_2698_p3 <= 
        trunc_ln324_1_fu_2670_p1 when (and_ln315_3_fu_2692_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_2_fu_2851_p3 <= 
        trunc_ln324_2_fu_2823_p1 when (and_ln315_5_fu_2845_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_3_fu_3004_p3 <= 
        trunc_ln324_3_fu_2976_p1 when (and_ln315_7_fu_2998_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_4_fu_3157_p3 <= 
        trunc_ln324_4_fu_3129_p1 when (and_ln315_9_fu_3151_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_5_fu_3310_p3 <= 
        trunc_ln324_5_fu_3282_p1 when (and_ln315_11_fu_3304_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_6_fu_3463_p3 <= 
        trunc_ln324_6_fu_3435_p1 when (and_ln315_13_fu_3457_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_7_fu_3616_p3 <= 
        trunc_ln324_7_fu_3588_p1 when (and_ln315_15_fu_3610_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_8_fu_3769_p3 <= 
        trunc_ln324_8_fu_3741_p1 when (and_ln315_17_fu_3763_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_9_fu_3922_p3 <= 
        trunc_ln324_9_fu_3894_p1 when (and_ln315_19_fu_3916_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln315_fu_2545_p3 <= 
        trunc_ln324_fu_2517_p1 when (and_ln315_1_fu_2539_p2(0) = '1') else 
        ap_const_lv17_0;
    select_ln333_10_fu_5171_p3 <= 
        shl_ln335_10_fu_5150_p2 when (and_ln333_10_fu_5165_p2(0) = '1') else 
        select_ln315_10_reg_6794;
    select_ln333_11_fu_5268_p3 <= 
        shl_ln335_11_fu_5247_p2 when (and_ln333_11_fu_5262_p2(0) = '1') else 
        select_ln315_11_reg_6846;
    select_ln333_1_fu_4395_p3 <= 
        shl_ln335_1_fu_4374_p2 when (and_ln333_1_fu_4389_p2(0) = '1') else 
        select_ln315_1_reg_6326;
    select_ln333_2_fu_4483_p3 <= 
        shl_ln335_2_fu_4462_p2 when (and_ln333_2_fu_4477_p2(0) = '1') else 
        select_ln315_2_reg_6378;
    select_ln333_3_fu_4563_p3 <= 
        shl_ln335_3_fu_4542_p2 when (and_ln333_3_fu_4557_p2(0) = '1') else 
        select_ln315_3_reg_6430;
    select_ln333_4_fu_4651_p3 <= 
        shl_ln335_4_fu_4630_p2 when (and_ln333_4_fu_4645_p2(0) = '1') else 
        select_ln315_4_reg_6482;
    select_ln333_5_fu_4739_p3 <= 
        shl_ln335_5_fu_4718_p2 when (and_ln333_5_fu_4733_p2(0) = '1') else 
        select_ln315_5_reg_6534;
    select_ln333_6_fu_4827_p3 <= 
        shl_ln335_6_fu_4806_p2 when (and_ln333_6_fu_4821_p2(0) = '1') else 
        select_ln315_6_reg_6586;
    select_ln333_7_fu_4915_p3 <= 
        shl_ln335_7_fu_4894_p2 when (and_ln333_7_fu_4909_p2(0) = '1') else 
        select_ln315_7_reg_6638;
    select_ln333_8_fu_4995_p3 <= 
        shl_ln335_8_fu_4974_p2 when (and_ln333_8_fu_4989_p2(0) = '1') else 
        select_ln315_8_reg_6690;
    select_ln333_9_fu_5083_p3 <= 
        shl_ln335_9_fu_5062_p2 when (and_ln333_9_fu_5077_p2(0) = '1') else 
        select_ln315_9_reg_6742;
    select_ln333_fu_4307_p3 <= 
        shl_ln335_fu_4286_p2 when (and_ln333_fu_4301_p2(0) = '1') else 
        select_ln315_reg_6274;
    select_ln344_10_fu_5306_p3 <= 
        sub_ln455_2_fu_4507_p2 when (p_Result_4_fu_4443_p3(0) = '1') else 
        select_ln312_2_fu_4500_p3;
    select_ln344_11_fu_5314_p3 <= 
        sub_ln455_7_fu_4939_p2 when (p_Result_14_fu_4875_p3(0) = '1') else 
        select_ln312_7_fu_4932_p3;
    select_ln344_1_fu_4425_p3 <= 
        sub_ln455_1_fu_4419_p2 when (p_Result_2_fu_4355_p3(0) = '1') else 
        select_ln312_1_fu_4412_p3;
    select_ln344_2_fu_4593_p3 <= 
        sub_ln455_3_fu_4587_p2 when (p_Result_6_fu_4523_p3(0) = '1') else 
        select_ln312_3_fu_4580_p3;
    select_ln344_3_fu_4681_p3 <= 
        sub_ln455_4_fu_4675_p2 when (p_Result_8_fu_4611_p3(0) = '1') else 
        select_ln312_4_fu_4668_p3;
    select_ln344_4_fu_4769_p3 <= 
        sub_ln455_5_fu_4763_p2 when (p_Result_10_fu_4699_p3(0) = '1') else 
        select_ln312_5_fu_4756_p3;
    select_ln344_5_fu_4857_p3 <= 
        sub_ln455_6_fu_4851_p2 when (p_Result_12_fu_4787_p3(0) = '1') else 
        select_ln312_6_fu_4844_p3;
    select_ln344_6_fu_5025_p3 <= 
        sub_ln455_8_fu_5019_p2 when (p_Result_16_fu_4955_p3(0) = '1') else 
        select_ln312_8_fu_5012_p3;
    select_ln344_7_fu_5113_p3 <= 
        sub_ln455_9_fu_5107_p2 when (p_Result_18_fu_5043_p3(0) = '1') else 
        select_ln312_9_fu_5100_p3;
    select_ln344_8_fu_5201_p3 <= 
        sub_ln455_10_fu_5195_p2 when (p_Result_20_fu_5131_p3(0) = '1') else 
        select_ln312_10_fu_5188_p3;
    select_ln344_9_fu_5298_p3 <= 
        sub_ln455_11_fu_5292_p2 when (p_Result_22_fu_5228_p3(0) = '1') else 
        select_ln312_11_fu_5285_p3;
    select_ln344_fu_4337_p3 <= 
        sub_ln455_fu_4331_p2 when (p_Result_s_fu_4249_p3(0) = '1') else 
        select_ln312_fu_4324_p3;
    sense_s_address0 <= zext_ln541_23_fu_1777_p1(4 - 1 downto 0);
    sense_s_address1 <= zext_ln541_22_fu_1696_p1(4 - 1 downto 0);
    sense_s_address10 <= zext_ln541_13_fu_967_p1(4 - 1 downto 0);
    sense_s_address11 <= zext_ln541_12_fu_886_p1(4 - 1 downto 0);
    sense_s_address2 <= zext_ln541_21_fu_1615_p1(4 - 1 downto 0);
    sense_s_address3 <= zext_ln541_20_fu_1534_p1(4 - 1 downto 0);
    sense_s_address4 <= zext_ln541_19_fu_1453_p1(4 - 1 downto 0);
    sense_s_address5 <= zext_ln541_18_fu_1372_p1(4 - 1 downto 0);
    sense_s_address6 <= zext_ln541_17_fu_1291_p1(4 - 1 downto 0);
    sense_s_address7 <= zext_ln541_16_fu_1210_p1(4 - 1 downto 0);
    sense_s_address8 <= zext_ln541_15_fu_1129_p1(4 - 1 downto 0);
    sense_s_address9 <= zext_ln541_14_fu_1048_p1(4 - 1 downto 0);

    sense_s_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce0 <= ap_const_logic_1;
        else 
            sense_s_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce1 <= ap_const_logic_1;
        else 
            sense_s_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce10_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce10 <= ap_const_logic_1;
        else 
            sense_s_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce11_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce11 <= ap_const_logic_1;
        else 
            sense_s_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce2_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce2 <= ap_const_logic_1;
        else 
            sense_s_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce3 <= ap_const_logic_1;
        else 
            sense_s_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce4 <= ap_const_logic_1;
        else 
            sense_s_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce5_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce5 <= ap_const_logic_1;
        else 
            sense_s_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce6_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce6 <= ap_const_logic_1;
        else 
            sense_s_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce7_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce7 <= ap_const_logic_1;
        else 
            sense_s_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce8_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce8 <= ap_const_logic_1;
        else 
            sense_s_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    sense_s_ce9_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            sense_s_ce9 <= ap_const_logic_1;
        else 
            sense_s_ce9 <= ap_const_logic_0;
        end if; 
    end process;

        sext_ln311_10_fu_5138_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_21_reg_6783),32));

    sext_ln311_10cast_fu_5146_p1 <= sext_ln311_10_fu_5138_p1(17 - 1 downto 0);
        sext_ln311_11_fu_5235_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_23_reg_6835),32));

    sext_ln311_11cast_fu_5243_p1 <= sext_ln311_11_fu_5235_p1(17 - 1 downto 0);
        sext_ln311_1_fu_4362_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_3_reg_6315),32));

    sext_ln311_1cast_fu_4370_p1 <= sext_ln311_1_fu_4362_p1(17 - 1 downto 0);
        sext_ln311_2_fu_4450_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_5_reg_6367),32));

    sext_ln311_2cast_fu_4458_p1 <= sext_ln311_2_fu_4450_p1(17 - 1 downto 0);
        sext_ln311_3_fu_4530_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_7_reg_6419),32));

    sext_ln311_3cast_fu_4538_p1 <= sext_ln311_3_fu_4530_p1(17 - 1 downto 0);
        sext_ln311_4_fu_4618_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_9_reg_6471),32));

    sext_ln311_4cast_fu_4626_p1 <= sext_ln311_4_fu_4618_p1(17 - 1 downto 0);
        sext_ln311_5_fu_4706_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_11_reg_6523),32));

    sext_ln311_5cast_fu_4714_p1 <= sext_ln311_5_fu_4706_p1(17 - 1 downto 0);
        sext_ln311_6_fu_4794_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_13_reg_6575),32));

    sext_ln311_6cast_fu_4802_p1 <= sext_ln311_6_fu_4794_p1(17 - 1 downto 0);
        sext_ln311_7_fu_4882_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_15_reg_6627),32));

    sext_ln311_7cast_fu_4890_p1 <= sext_ln311_7_fu_4882_p1(17 - 1 downto 0);
        sext_ln311_8_fu_4962_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_17_reg_6679),32));

    sext_ln311_8cast_fu_4970_p1 <= sext_ln311_8_fu_4962_p1(17 - 1 downto 0);
        sext_ln311_9_fu_5050_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_19_reg_6731),32));

    sext_ln311_9cast_fu_5058_p1 <= sext_ln311_9_fu_5050_p1(17 - 1 downto 0);
        sext_ln311_fu_4274_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_1_reg_6263),32));

    sext_ln311cast_fu_4282_p1 <= sext_ln311_fu_4274_p1(17 - 1 downto 0);
        sext_ln317_10_fu_4033_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_20_fu_4003_p2),32));

        sext_ln317_11_fu_4186_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_22_fu_4156_p2),32));

        sext_ln317_1_fu_2656_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_2_fu_2626_p2),32));

        sext_ln317_2_fu_2809_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_4_fu_2779_p2),32));

        sext_ln317_3_fu_2962_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_6_fu_2932_p2),32));

        sext_ln317_4_fu_3115_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_8_fu_3085_p2),32));

        sext_ln317_5_fu_3268_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_10_fu_3238_p2),32));

        sext_ln317_6_fu_3421_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_12_fu_3391_p2),32));

        sext_ln317_7_fu_3574_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_14_fu_3544_p2),32));

        sext_ln317_8_fu_3727_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_16_fu_3697_p2),32));

        sext_ln317_9_fu_3880_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_18_fu_3850_p2),32));

        sext_ln317_fu_2503_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sh_amt_fu_2473_p2),32));

    sh_amt_10_fu_3238_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_5_fu_3208_p1));
    sh_amt_11_fu_3262_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_10_fu_3238_p2));
    sh_amt_12_fu_3391_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_6_fu_3361_p1));
    sh_amt_13_fu_3415_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_12_fu_3391_p2));
    sh_amt_14_fu_3544_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_7_fu_3514_p1));
    sh_amt_15_fu_3568_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_14_fu_3544_p2));
    sh_amt_16_fu_3697_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_8_fu_3667_p1));
    sh_amt_17_fu_3721_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_16_fu_3697_p2));
    sh_amt_18_fu_3850_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_9_fu_3820_p1));
    sh_amt_19_fu_3874_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_18_fu_3850_p2));
    sh_amt_1_fu_2497_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_fu_2473_p2));
    sh_amt_20_fu_4003_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_10_fu_3973_p1));
    sh_amt_21_fu_4027_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_20_fu_4003_p2));
    sh_amt_22_fu_4156_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_11_fu_4126_p1));
    sh_amt_23_fu_4180_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_22_fu_4156_p2));
    sh_amt_2_fu_2626_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_1_fu_2596_p1));
    sh_amt_3_fu_2650_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_2_fu_2626_p2));
    sh_amt_4_fu_2779_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_2_fu_2749_p1));
    sh_amt_5_fu_2803_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_4_fu_2779_p2));
    sh_amt_6_fu_2932_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_3_fu_2902_p1));
    sh_amt_7_fu_2956_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_6_fu_2932_p2));
    sh_amt_8_fu_3085_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_4_fu_3055_p1));
    sh_amt_9_fu_3109_p2 <= std_logic_vector(unsigned(ap_const_lv12_0) - unsigned(sh_amt_8_fu_3085_p2));
    sh_amt_fu_2473_p2 <= std_logic_vector(unsigned(ap_const_lv12_433) - unsigned(zext_ln296_fu_2443_p1));
    shl_ln335_10_fu_5150_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_10_reg_6762),to_integer(unsigned('0' & sext_ln311_10cast_fu_5146_p1(17-1 downto 0)))));
    shl_ln335_11_fu_5247_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_11_reg_6814),to_integer(unsigned('0' & sext_ln311_11cast_fu_5243_p1(17-1 downto 0)))));
    shl_ln335_1_fu_4374_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_1_reg_6294),to_integer(unsigned('0' & sext_ln311_1cast_fu_4370_p1(17-1 downto 0)))));
    shl_ln335_2_fu_4462_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_2_reg_6346),to_integer(unsigned('0' & sext_ln311_2cast_fu_4458_p1(17-1 downto 0)))));
    shl_ln335_3_fu_4542_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_3_reg_6398),to_integer(unsigned('0' & sext_ln311_3cast_fu_4538_p1(17-1 downto 0)))));
    shl_ln335_4_fu_4630_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_4_reg_6450),to_integer(unsigned('0' & sext_ln311_4cast_fu_4626_p1(17-1 downto 0)))));
    shl_ln335_5_fu_4718_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_5_reg_6502),to_integer(unsigned('0' & sext_ln311_5cast_fu_4714_p1(17-1 downto 0)))));
    shl_ln335_6_fu_4806_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_6_reg_6554),to_integer(unsigned('0' & sext_ln311_6cast_fu_4802_p1(17-1 downto 0)))));
    shl_ln335_7_fu_4894_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_7_reg_6606),to_integer(unsigned('0' & sext_ln311_7cast_fu_4890_p1(17-1 downto 0)))));
    shl_ln335_8_fu_4974_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_8_reg_6658),to_integer(unsigned('0' & sext_ln311_8cast_fu_4970_p1(17-1 downto 0)))));
    shl_ln335_9_fu_5062_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_9_reg_6710),to_integer(unsigned('0' & sext_ln311_9cast_fu_5058_p1(17-1 downto 0)))));
    shl_ln335_fu_4286_p2 <= std_logic_vector(shift_left(unsigned(trunc_ln313_reg_6242),to_integer(unsigned('0' & sext_ln311cast_fu_4282_p1(17-1 downto 0)))));
    ss_V_10_fu_1682_p2 <= std_logic_vector(unsigned(add_ln214_20_fu_1676_p2) + unsigned(zext_ln214_10_fu_1672_p1));
    ss_V_11_fu_1763_p2 <= std_logic_vector(unsigned(add_ln214_22_fu_1757_p2) + unsigned(zext_ln214_11_fu_1753_p1));
    ss_V_1_fu_953_p2 <= std_logic_vector(unsigned(add_ln214_2_fu_947_p2) + unsigned(zext_ln214_1_fu_943_p1));
    ss_V_2_fu_1034_p2 <= std_logic_vector(unsigned(add_ln214_4_fu_1028_p2) + unsigned(zext_ln214_2_fu_1024_p1));
    ss_V_3_fu_1115_p2 <= std_logic_vector(unsigned(add_ln214_6_fu_1109_p2) + unsigned(zext_ln214_3_fu_1105_p1));
    ss_V_4_fu_1196_p2 <= std_logic_vector(unsigned(add_ln214_8_fu_1190_p2) + unsigned(zext_ln214_4_fu_1186_p1));
    ss_V_5_fu_1277_p2 <= std_logic_vector(unsigned(add_ln214_10_fu_1271_p2) + unsigned(zext_ln214_5_fu_1267_p1));
    ss_V_6_fu_1358_p2 <= std_logic_vector(unsigned(add_ln214_12_fu_1352_p2) + unsigned(zext_ln214_6_fu_1348_p1));
    ss_V_7_fu_1439_p2 <= std_logic_vector(unsigned(add_ln214_14_fu_1433_p2) + unsigned(zext_ln214_7_fu_1429_p1));
    ss_V_8_fu_1520_p2 <= std_logic_vector(unsigned(add_ln214_16_fu_1514_p2) + unsigned(zext_ln214_8_fu_1510_p1));
    ss_V_9_fu_1601_p2 <= std_logic_vector(unsigned(add_ln214_18_fu_1595_p2) + unsigned(zext_ln214_9_fu_1591_p1));
    ss_V_fu_872_p2 <= std_logic_vector(unsigned(add_ln214_fu_866_p2) + unsigned(zext_ln214_fu_862_p1));
    sub_ln186_10_fu_2021_p2 <= std_logic_vector(unsigned(zext_ln1514_10_fu_2018_p1) - unsigned(nbins_s_q1));
    sub_ln186_11_fu_2044_p2 <= std_logic_vector(unsigned(zext_ln1514_11_fu_2041_p1) - unsigned(nbins_s_q0));
    sub_ln186_1_fu_1814_p2 <= std_logic_vector(unsigned(zext_ln1514_1_fu_1811_p1) - unsigned(nbins_s_q10));
    sub_ln186_2_fu_1837_p2 <= std_logic_vector(unsigned(zext_ln1514_2_fu_1834_p1) - unsigned(nbins_s_q9));
    sub_ln186_3_fu_1860_p2 <= std_logic_vector(unsigned(zext_ln1514_3_fu_1857_p1) - unsigned(nbins_s_q8));
    sub_ln186_4_fu_1883_p2 <= std_logic_vector(unsigned(zext_ln1514_4_fu_1880_p1) - unsigned(nbins_s_q7));
    sub_ln186_5_fu_1906_p2 <= std_logic_vector(unsigned(zext_ln1514_5_fu_1903_p1) - unsigned(nbins_s_q6));
    sub_ln186_6_fu_1929_p2 <= std_logic_vector(unsigned(zext_ln1514_6_fu_1926_p1) - unsigned(nbins_s_q5));
    sub_ln186_7_fu_1952_p2 <= std_logic_vector(unsigned(zext_ln1514_7_fu_1949_p1) - unsigned(nbins_s_q4));
    sub_ln186_8_fu_1975_p2 <= std_logic_vector(unsigned(zext_ln1514_8_fu_1972_p1) - unsigned(nbins_s_q3));
    sub_ln186_9_fu_1998_p2 <= std_logic_vector(unsigned(zext_ln1514_9_fu_1995_p1) - unsigned(nbins_s_q2));
    sub_ln186_fu_1791_p2 <= std_logic_vector(unsigned(zext_ln1514_fu_1788_p1) - unsigned(nbins_s_q11));
    sub_ln455_10_fu_5195_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_10_fu_5188_p3));
    sub_ln455_11_fu_5292_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_11_fu_5285_p3));
    sub_ln455_1_fu_4419_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_1_fu_4412_p3));
    sub_ln455_2_fu_4507_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_2_fu_4500_p3));
    sub_ln455_3_fu_4587_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_3_fu_4580_p3));
    sub_ln455_4_fu_4675_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_4_fu_4668_p3));
    sub_ln455_5_fu_4763_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_5_fu_4756_p3));
    sub_ln455_6_fu_4851_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_6_fu_4844_p3));
    sub_ln455_7_fu_4939_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_7_fu_4932_p3));
    sub_ln455_8_fu_5019_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_8_fu_5012_p3));
    sub_ln455_9_fu_5107_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_9_fu_5100_p3));
    sub_ln455_fu_4331_p2 <= std_logic_vector(unsigned(ap_const_lv17_0) - unsigned(select_ln312_fu_4324_p3));
    tmp11_fu_5322_p27 <= (((((((((((((((((((((((((trunc_ln6_fu_5219_p4 & helper_V_11_fu_5213_p2) & helper_V_10_fu_5125_p2) & helper_V_9_fu_5037_p2) & helper_V_8_fu_4949_p2) & helper_V_7_fu_4869_p2) & helper_V_6_fu_4781_p2) & helper_V_5_fu_4693_p2) & helper_V_4_fu_4605_p2) & helper_V_3_fu_4517_p2) & helper_V_2_fu_4437_p2) & helper_V_1_fu_4349_p2) & helper_V_fu_4243_p2) & select_ln344_9_fu_5298_p3) & select_ln344_8_fu_5201_p3) & select_ln344_7_fu_5113_p3) & select_ln344_6_fu_5025_p3) & select_ln344_11_fu_5314_p3) & select_ln344_5_fu_4857_p3) & select_ln344_4_fu_4769_p3) & select_ln344_3_fu_4681_p3) & select_ln344_2_fu_4593_p3) & select_ln344_10_fu_5306_p3) & select_ln344_1_fu_4425_p3) & select_ln344_fu_4337_p3) & ap_const_lv1_0);
    tmp_10_fu_3168_p4 <= reg_5_fu_3165_p1(62 downto 52);
    tmp_12_fu_3321_p4 <= reg_6_fu_3318_p1(62 downto 52);
    tmp_14_fu_3474_p4 <= reg_7_fu_3471_p1(62 downto 52);
    tmp_16_fu_3627_p4 <= reg_8_fu_3624_p1(62 downto 52);
    tmp_18_fu_3780_p4 <= reg_9_fu_3777_p1(62 downto 52);
    tmp_20_fu_3933_p4 <= reg_10_fu_3930_p1(62 downto 52);
    tmp_22_fu_4086_p4 <= reg_11_fu_4083_p1(62 downto 52);
    tmp_2_fu_2709_p4 <= reg_2_fu_2706_p1(62 downto 52);
    tmp_3_fu_2403_p4 <= reg_fu_2400_p1(62 downto 52);
    tmp_5_fu_2862_p4 <= reg_3_fu_2859_p1(62 downto 52);
    tmp_7_fu_3015_p4 <= reg_4_fu_3012_p1(62 downto 52);
    tmp_fu_2556_p4 <= reg_1_fu_2553_p1(62 downto 52);
    tmp_s_fu_4256_p4 <= oBus_i(286 downto 1);
    trunc_ln1019_fu_4236_p1 <= iBus_read_reg_5489_pp0_iter15_reg(1 - 1 downto 0);
    trunc_ln186_10_fu_1636_p4 <= iBus(154 downto 153);
    trunc_ln186_11_fu_1717_p4 <= iBus(168 downto 167);
    trunc_ln186_1_fu_826_p4 <= iBus(14 downto 13);
    trunc_ln186_2_fu_907_p4 <= iBus(28 downto 27);
    trunc_ln186_3_fu_988_p4 <= iBus(42 downto 41);
    trunc_ln186_4_fu_1069_p4 <= iBus(56 downto 55);
    trunc_ln186_5_fu_1150_p4 <= iBus(70 downto 69);
    trunc_ln186_6_fu_1231_p4 <= iBus(84 downto 83);
    trunc_ln186_7_fu_1312_p4 <= iBus(98 downto 97);
    trunc_ln186_8_fu_1393_p4 <= iBus(112 downto 111);
    trunc_ln186_9_fu_1474_p4 <= iBus(126 downto 125);
    trunc_ln186_s_fu_1555_p4 <= iBus(140 downto 139);
    trunc_ln291_10_fu_3959_p1 <= reg_10_fu_3930_p1(63 - 1 downto 0);
    trunc_ln291_11_fu_4112_p1 <= reg_11_fu_4083_p1(63 - 1 downto 0);
    trunc_ln291_1_fu_2582_p1 <= reg_1_fu_2553_p1(63 - 1 downto 0);
    trunc_ln291_2_fu_2735_p1 <= reg_2_fu_2706_p1(63 - 1 downto 0);
    trunc_ln291_3_fu_2888_p1 <= reg_3_fu_2859_p1(63 - 1 downto 0);
    trunc_ln291_4_fu_3041_p1 <= reg_4_fu_3012_p1(63 - 1 downto 0);
    trunc_ln291_5_fu_3194_p1 <= reg_5_fu_3165_p1(63 - 1 downto 0);
    trunc_ln291_6_fu_3347_p1 <= reg_6_fu_3318_p1(63 - 1 downto 0);
    trunc_ln291_7_fu_3500_p1 <= reg_7_fu_3471_p1(63 - 1 downto 0);
    trunc_ln291_8_fu_3653_p1 <= reg_8_fu_3624_p1(63 - 1 downto 0);
    trunc_ln291_9_fu_3806_p1 <= reg_9_fu_3777_p1(63 - 1 downto 0);
    trunc_ln291_fu_2429_p1 <= reg_fu_2400_p1(63 - 1 downto 0);
    trunc_ln300_10_fu_3977_p1 <= reg_10_fu_3930_p1(52 - 1 downto 0);
    trunc_ln300_11_fu_4130_p1 <= reg_11_fu_4083_p1(52 - 1 downto 0);
    trunc_ln300_1_fu_2600_p1 <= reg_1_fu_2553_p1(52 - 1 downto 0);
    trunc_ln300_2_fu_2753_p1 <= reg_2_fu_2706_p1(52 - 1 downto 0);
    trunc_ln300_3_fu_2906_p1 <= reg_3_fu_2859_p1(52 - 1 downto 0);
    trunc_ln300_4_fu_3059_p1 <= reg_4_fu_3012_p1(52 - 1 downto 0);
    trunc_ln300_5_fu_3212_p1 <= reg_5_fu_3165_p1(52 - 1 downto 0);
    trunc_ln300_6_fu_3365_p1 <= reg_6_fu_3318_p1(52 - 1 downto 0);
    trunc_ln300_7_fu_3518_p1 <= reg_7_fu_3471_p1(52 - 1 downto 0);
    trunc_ln300_8_fu_3671_p1 <= reg_8_fu_3624_p1(52 - 1 downto 0);
    trunc_ln300_9_fu_3824_p1 <= reg_9_fu_3777_p1(52 - 1 downto 0);
    trunc_ln300_fu_2447_p1 <= reg_fu_2400_p1(52 - 1 downto 0);
    trunc_ln313_10_fu_3981_p1 <= reg_10_fu_3930_p1(17 - 1 downto 0);
    trunc_ln313_11_fu_4134_p1 <= reg_11_fu_4083_p1(17 - 1 downto 0);
    trunc_ln313_1_fu_2604_p1 <= reg_1_fu_2553_p1(17 - 1 downto 0);
    trunc_ln313_2_fu_2757_p1 <= reg_2_fu_2706_p1(17 - 1 downto 0);
    trunc_ln313_3_fu_2910_p1 <= reg_3_fu_2859_p1(17 - 1 downto 0);
    trunc_ln313_4_fu_3063_p1 <= reg_4_fu_3012_p1(17 - 1 downto 0);
    trunc_ln313_5_fu_3216_p1 <= reg_5_fu_3165_p1(17 - 1 downto 0);
    trunc_ln313_6_fu_3369_p1 <= reg_6_fu_3318_p1(17 - 1 downto 0);
    trunc_ln313_7_fu_3522_p1 <= reg_7_fu_3471_p1(17 - 1 downto 0);
    trunc_ln313_8_fu_3675_p1 <= reg_8_fu_3624_p1(17 - 1 downto 0);
    trunc_ln313_9_fu_3828_p1 <= reg_9_fu_3777_p1(17 - 1 downto 0);
    trunc_ln313_fu_2451_p1 <= reg_fu_2400_p1(17 - 1 downto 0);
    trunc_ln324_10_fu_4047_p1 <= lshr_ln317_10_fu_4041_p2(17 - 1 downto 0);
    trunc_ln324_11_fu_4200_p1 <= lshr_ln317_11_fu_4194_p2(17 - 1 downto 0);
    trunc_ln324_1_fu_2670_p1 <= lshr_ln317_1_fu_2664_p2(17 - 1 downto 0);
    trunc_ln324_2_fu_2823_p1 <= lshr_ln317_2_fu_2817_p2(17 - 1 downto 0);
    trunc_ln324_3_fu_2976_p1 <= lshr_ln317_3_fu_2970_p2(17 - 1 downto 0);
    trunc_ln324_4_fu_3129_p1 <= lshr_ln317_4_fu_3123_p2(17 - 1 downto 0);
    trunc_ln324_5_fu_3282_p1 <= lshr_ln317_5_fu_3276_p2(17 - 1 downto 0);
    trunc_ln324_6_fu_3435_p1 <= lshr_ln317_6_fu_3429_p2(17 - 1 downto 0);
    trunc_ln324_7_fu_3588_p1 <= lshr_ln317_7_fu_3582_p2(17 - 1 downto 0);
    trunc_ln324_8_fu_3741_p1 <= lshr_ln317_8_fu_3735_p2(17 - 1 downto 0);
    trunc_ln324_9_fu_3894_p1 <= lshr_ln317_9_fu_3888_p2(17 - 1 downto 0);
    trunc_ln324_fu_2517_p1 <= lshr_ln317_fu_2511_p2(17 - 1 downto 0);
    trunc_ln41_10_fu_3943_p1 <= reg_10_fu_3930_p1(52 - 1 downto 0);
    trunc_ln41_11_fu_4096_p1 <= reg_11_fu_4083_p1(52 - 1 downto 0);
    trunc_ln41_1_fu_2566_p1 <= reg_1_fu_2553_p1(52 - 1 downto 0);
    trunc_ln41_2_fu_2719_p1 <= reg_2_fu_2706_p1(52 - 1 downto 0);
    trunc_ln41_3_fu_2872_p1 <= reg_3_fu_2859_p1(52 - 1 downto 0);
    trunc_ln41_4_fu_3025_p1 <= reg_4_fu_3012_p1(52 - 1 downto 0);
    trunc_ln41_5_fu_3178_p1 <= reg_5_fu_3165_p1(52 - 1 downto 0);
    trunc_ln41_6_fu_3331_p1 <= reg_6_fu_3318_p1(52 - 1 downto 0);
    trunc_ln41_7_fu_3484_p1 <= reg_7_fu_3471_p1(52 - 1 downto 0);
    trunc_ln41_8_fu_3637_p1 <= reg_8_fu_3624_p1(52 - 1 downto 0);
    trunc_ln41_9_fu_3790_p1 <= reg_9_fu_3777_p1(52 - 1 downto 0);
    trunc_ln41_fu_2413_p1 <= reg_fu_2400_p1(52 - 1 downto 0);
    trunc_ln6_fu_5219_p4 <= iBus_read_reg_5489_pp0_iter15_reg(238 downto 169);
    xor_ln308_10_fu_5178_p2 <= (icmp_ln308_10_reg_6768 xor ap_const_lv1_1);
    xor_ln308_11_fu_5275_p2 <= (icmp_ln308_11_reg_6820 xor ap_const_lv1_1);
    xor_ln308_1_fu_4402_p2 <= (icmp_ln308_1_reg_6300 xor ap_const_lv1_1);
    xor_ln308_2_fu_4490_p2 <= (icmp_ln308_2_reg_6352 xor ap_const_lv1_1);
    xor_ln308_3_fu_4570_p2 <= (icmp_ln308_3_reg_6404 xor ap_const_lv1_1);
    xor_ln308_4_fu_4658_p2 <= (icmp_ln308_4_reg_6456 xor ap_const_lv1_1);
    xor_ln308_5_fu_4746_p2 <= (icmp_ln308_5_reg_6508 xor ap_const_lv1_1);
    xor_ln308_6_fu_4834_p2 <= (icmp_ln308_6_reg_6560 xor ap_const_lv1_1);
    xor_ln308_7_fu_4922_p2 <= (icmp_ln308_7_reg_6612 xor ap_const_lv1_1);
    xor_ln308_8_fu_5002_p2 <= (icmp_ln308_8_reg_6664 xor ap_const_lv1_1);
    xor_ln308_9_fu_5090_p2 <= (icmp_ln308_9_reg_6716 xor ap_const_lv1_1);
    xor_ln308_fu_4314_p2 <= (icmp_ln308_reg_6248 xor ap_const_lv1_1);
    xor_ln312_10_fu_4057_p2 <= (or_ln312_10_fu_4051_p2 xor ap_const_lv1_1);
    xor_ln312_11_fu_4210_p2 <= (or_ln312_11_fu_4204_p2 xor ap_const_lv1_1);
    xor_ln312_1_fu_2680_p2 <= (or_ln312_1_fu_2674_p2 xor ap_const_lv1_1);
    xor_ln312_2_fu_2833_p2 <= (or_ln312_2_fu_2827_p2 xor ap_const_lv1_1);
    xor_ln312_3_fu_2986_p2 <= (or_ln312_3_fu_2980_p2 xor ap_const_lv1_1);
    xor_ln312_4_fu_3139_p2 <= (or_ln312_4_fu_3133_p2 xor ap_const_lv1_1);
    xor_ln312_5_fu_3292_p2 <= (or_ln312_5_fu_3286_p2 xor ap_const_lv1_1);
    xor_ln312_6_fu_3445_p2 <= (or_ln312_6_fu_3439_p2 xor ap_const_lv1_1);
    xor_ln312_7_fu_3598_p2 <= (or_ln312_7_fu_3592_p2 xor ap_const_lv1_1);
    xor_ln312_8_fu_3751_p2 <= (or_ln312_8_fu_3745_p2 xor ap_const_lv1_1);
    xor_ln312_9_fu_3904_p2 <= (or_ln312_9_fu_3898_p2 xor ap_const_lv1_1);
    xor_ln312_fu_2527_p2 <= (or_ln312_fu_2521_p2 xor ap_const_lv1_1);
    xor_ln314_10_fu_5159_p2 <= (or_ln314_10_fu_5155_p2 xor ap_const_lv1_1);
    xor_ln314_11_fu_5256_p2 <= (or_ln314_11_fu_5252_p2 xor ap_const_lv1_1);
    xor_ln314_1_fu_4383_p2 <= (or_ln314_1_fu_4379_p2 xor ap_const_lv1_1);
    xor_ln314_2_fu_4471_p2 <= (or_ln314_2_fu_4467_p2 xor ap_const_lv1_1);
    xor_ln314_3_fu_4551_p2 <= (or_ln314_3_fu_4547_p2 xor ap_const_lv1_1);
    xor_ln314_4_fu_4639_p2 <= (or_ln314_4_fu_4635_p2 xor ap_const_lv1_1);
    xor_ln314_5_fu_4727_p2 <= (or_ln314_5_fu_4723_p2 xor ap_const_lv1_1);
    xor_ln314_6_fu_4815_p2 <= (or_ln314_6_fu_4811_p2 xor ap_const_lv1_1);
    xor_ln314_7_fu_4903_p2 <= (or_ln314_7_fu_4899_p2 xor ap_const_lv1_1);
    xor_ln314_8_fu_4983_p2 <= (or_ln314_8_fu_4979_p2 xor ap_const_lv1_1);
    xor_ln314_9_fu_5071_p2 <= (or_ln314_9_fu_5067_p2 xor ap_const_lv1_1);
    xor_ln314_fu_4295_p2 <= (or_ln314_fu_4291_p2 xor ap_const_lv1_1);
    zext_ln1035_10_fu_1247_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_15_fu_1241_p2),2));
    zext_ln1035_11_fu_1257_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_16_fu_1251_p2),2));
    zext_ln1035_12_fu_1328_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_18_fu_1322_p2),2));
    zext_ln1035_13_fu_1338_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_19_fu_1332_p2),2));
    zext_ln1035_14_fu_1409_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_21_fu_1403_p2),2));
    zext_ln1035_15_fu_1419_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_22_fu_1413_p2),2));
    zext_ln1035_16_fu_1490_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_24_fu_1484_p2),2));
    zext_ln1035_17_fu_1500_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_25_fu_1494_p2),2));
    zext_ln1035_18_fu_1571_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_27_fu_1565_p2),2));
    zext_ln1035_19_fu_1581_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_28_fu_1575_p2),2));
    zext_ln1035_1_fu_852_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_1_fu_846_p2),2));
    zext_ln1035_20_fu_1652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_30_fu_1646_p2),2));
    zext_ln1035_21_fu_1662_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_31_fu_1656_p2),2));
    zext_ln1035_22_fu_1733_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_33_fu_1727_p2),2));
    zext_ln1035_23_fu_1743_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_34_fu_1737_p2),2));
    zext_ln1035_2_fu_923_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_3_fu_917_p2),2));
    zext_ln1035_3_fu_933_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_4_fu_927_p2),2));
    zext_ln1035_4_fu_1004_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_6_fu_998_p2),2));
    zext_ln1035_5_fu_1014_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_7_fu_1008_p2),2));
    zext_ln1035_6_fu_1085_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_9_fu_1079_p2),2));
    zext_ln1035_7_fu_1095_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_10_fu_1089_p2),2));
    zext_ln1035_8_fu_1166_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_12_fu_1160_p2),2));
    zext_ln1035_9_fu_1176_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_13_fu_1170_p2),2));
    zext_ln1035_fu_842_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_fu_836_p2),2));
    zext_ln1496_10_fu_2318_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_10_fu_2313_p2),15));
    zext_ln1496_11_fu_2342_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_11_fu_2337_p2),15));
    zext_ln1496_1_fu_2102_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_1_fu_2097_p2),15));
    zext_ln1496_2_fu_2126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_2_fu_2121_p2),15));
    zext_ln1496_3_fu_2150_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_3_fu_2145_p2),15));
    zext_ln1496_4_fu_2174_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_4_fu_2169_p2),15));
    zext_ln1496_5_fu_2198_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_5_fu_2193_p2),15));
    zext_ln1496_6_fu_2222_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_6_fu_2217_p2),15));
    zext_ln1496_7_fu_2246_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_7_fu_2241_p2),15));
    zext_ln1496_8_fu_2270_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_8_fu_2265_p2),15));
    zext_ln1496_9_fu_2294_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_9_fu_2289_p2),15));
    zext_ln1496_fu_2078_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(charge1_V_fu_2073_p2),15));
    zext_ln1514_10_fu_2018_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_46_reg_5695),7));
    zext_ln1514_11_fu_2041_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_47_reg_5715),7));
    zext_ln1514_1_fu_1811_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_37_reg_5515),7));
    zext_ln1514_2_fu_1834_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_38_reg_5535),7));
    zext_ln1514_3_fu_1857_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_39_reg_5555),7));
    zext_ln1514_4_fu_1880_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_40_reg_5575),7));
    zext_ln1514_5_fu_1903_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_41_reg_5595),7));
    zext_ln1514_6_fu_1926_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_42_reg_5615),7));
    zext_ln1514_7_fu_1949_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_43_reg_5635),7));
    zext_ln1514_8_fu_1972_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_44_reg_5655),7));
    zext_ln1514_9_fu_1995_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_45_reg_5675),7));
    zext_ln1514_fu_1788_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_36_reg_5495),7));
    zext_ln186_10_fu_2304_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_9_reg_5950_pp0_iter3_reg),14));
    zext_ln186_11_fu_2328_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_10_reg_5970_pp0_iter3_reg),14));
    zext_ln186_1_fu_2088_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_2_reg_5770_pp0_iter3_reg),14));
    zext_ln186_2_fu_2112_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_4_reg_5790_pp0_iter3_reg),14));
    zext_ln186_3_fu_2136_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_6_reg_5810_pp0_iter3_reg),14));
    zext_ln186_4_fu_2160_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_8_reg_5830_pp0_iter3_reg),14));
    zext_ln186_5_fu_2184_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_s_reg_5850_pp0_iter3_reg),14));
    zext_ln186_6_fu_2208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_1_reg_5870_pp0_iter3_reg),14));
    zext_ln186_7_fu_2232_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_3_reg_5890_pp0_iter3_reg),14));
    zext_ln186_8_fu_2256_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_5_reg_5910_pp0_iter3_reg),14));
    zext_ln186_9_fu_2280_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln186_7_reg_5930_pp0_iter3_reg),14));
    zext_ln186_fu_2064_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln_reg_5750_pp0_iter3_reg),14));
    zext_ln214_10_fu_1672_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_32_fu_1666_p2),2));
    zext_ln214_11_fu_1753_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_35_fu_1747_p2),2));
    zext_ln214_1_fu_943_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_5_fu_937_p2),2));
    zext_ln214_2_fu_1024_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_8_fu_1018_p2),2));
    zext_ln214_3_fu_1105_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_11_fu_1099_p2),2));
    zext_ln214_4_fu_1186_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_14_fu_1180_p2),2));
    zext_ln214_5_fu_1267_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_17_fu_1261_p2),2));
    zext_ln214_6_fu_1348_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_20_fu_1342_p2),2));
    zext_ln214_7_fu_1429_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_23_fu_1423_p2),2));
    zext_ln214_8_fu_1510_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_26_fu_1504_p2),2));
    zext_ln214_9_fu_1591_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_29_fu_1585_p2),2));
    zext_ln214_fu_862_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln1035_2_fu_856_p2),2));
    zext_ln296_10_fu_3973_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_10_fu_3963_p4),12));
    zext_ln296_11_fu_4126_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_11_fu_4116_p4),12));
    zext_ln296_1_fu_2596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_1_fu_2586_p4),12));
    zext_ln296_2_fu_2749_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_2_fu_2739_p4),12));
    zext_ln296_3_fu_2902_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_3_fu_2892_p4),12));
    zext_ln296_4_fu_3055_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_4_fu_3045_p4),12));
    zext_ln296_5_fu_3208_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_5_fu_3198_p4),12));
    zext_ln296_6_fu_3361_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_6_fu_3351_p4),12));
    zext_ln296_7_fu_3514_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_7_fu_3504_p4),12));
    zext_ln296_8_fu_3667_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_8_fu_3657_p4),12));
    zext_ln296_9_fu_3820_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_9_fu_3810_p4),12));
    zext_ln296_fu_2443_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(exp_fu_2433_p4),12));
    zext_ln305_10_fu_3993_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_21_fu_3985_p3),54));
    zext_ln305_11_fu_4146_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_23_fu_4138_p3),54));
    zext_ln305_1_fu_2616_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_3_fu_2608_p3),54));
    zext_ln305_2_fu_2769_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_5_fu_2761_p3),54));
    zext_ln305_3_fu_2922_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_7_fu_2914_p3),54));
    zext_ln305_4_fu_3075_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_9_fu_3067_p3),54));
    zext_ln305_5_fu_3228_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_11_fu_3220_p3),54));
    zext_ln305_6_fu_3381_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_13_fu_3373_p3),54));
    zext_ln305_7_fu_3534_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_15_fu_3526_p3),54));
    zext_ln305_8_fu_3687_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_17_fu_3679_p3),54));
    zext_ln305_9_fu_3840_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_19_fu_3832_p3),54));
    zext_ln305_fu_2463_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Result_1_fu_2455_p3),54));
    zext_ln317_10_fu_4037_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_10_fu_4033_p1),54));
    zext_ln317_11_fu_4190_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_11_fu_4186_p1),54));
    zext_ln317_1_fu_2660_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_1_fu_2656_p1),54));
    zext_ln317_2_fu_2813_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_2_fu_2809_p1),54));
    zext_ln317_3_fu_2966_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_3_fu_2962_p1),54));
    zext_ln317_4_fu_3119_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_4_fu_3115_p1),54));
    zext_ln317_5_fu_3272_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_5_fu_3268_p1),54));
    zext_ln317_6_fu_3425_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_6_fu_3421_p1),54));
    zext_ln317_7_fu_3578_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_7_fu_3574_p1),54));
    zext_ln317_8_fu_3731_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_8_fu_3727_p1),54));
    zext_ln317_9_fu_3884_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_9_fu_3880_p1),54));
    zext_ln317_fu_2507_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sext_ln317_fu_2503_p1),54));
    zext_ln541_10_fu_1702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_10_fu_1682_p2),64));
    zext_ln541_11_fu_1783_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_11_fu_1763_p2),64));
    zext_ln541_12_fu_886_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_fu_878_p3),64));
    zext_ln541_13_fu_967_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_3_fu_959_p3),64));
    zext_ln541_14_fu_1048_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_6_fu_1040_p3),64));
    zext_ln541_15_fu_1129_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_9_fu_1121_p3),64));
    zext_ln541_16_fu_1210_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_13_fu_1202_p3),64));
    zext_ln541_17_fu_1291_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_16_fu_1283_p3),64));
    zext_ln541_18_fu_1372_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_19_fu_1364_p3),64));
    zext_ln541_19_fu_1453_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_22_fu_1445_p3),64));
    zext_ln541_1_fu_973_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_1_fu_953_p2),64));
    zext_ln541_20_fu_1534_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_25_fu_1526_p3),64));
    zext_ln541_21_fu_1615_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_28_fu_1607_p3),64));
    zext_ln541_22_fu_1696_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_31_fu_1688_p3),64));
    zext_ln541_23_fu_1777_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ret_V_34_fu_1769_p3),64));
    zext_ln541_2_fu_1054_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_2_fu_1034_p2),64));
    zext_ln541_3_fu_1135_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_3_fu_1115_p2),64));
    zext_ln541_4_fu_1216_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_4_fu_1196_p2),64));
    zext_ln541_5_fu_1297_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_5_fu_1277_p2),64));
    zext_ln541_6_fu_1378_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_6_fu_1358_p2),64));
    zext_ln541_7_fu_1459_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_7_fu_1439_p2),64));
    zext_ln541_8_fu_1540_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_8_fu_1520_p2),64));
    zext_ln541_9_fu_1621_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_9_fu_1601_p2),64));
    zext_ln541_fu_892_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ss_V_fu_872_p2),64));
end behav;
