-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLModulatorFull/full_ofdm_modulator_ip_src_BPSK_Modulator_Baseband.vhd
-- Created: 2024-08-31 22:08:52
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: full_ofdm_modulator_ip_src_BPSK_Modulator_Baseband
-- Source Path: HDLModulatorFull/full_ofdm_modulator/enabled_qam_and_scrambler/qam_mod/BPSK Modulator Baseband
-- Hierarchy Level: 3
-- Model version: 1.21
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY full_ofdm_modulator_ip_src_BPSK_Modulator_Baseband IS
  PORT( in0                               :   IN    std_logic;  -- ufix1
        out0_re                           :   OUT   std_logic_vector(11 DOWNTO 0);  -- sfix12_En10
        out0_im                           :   OUT   std_logic_vector(11 DOWNTO 0)  -- sfix12_En10
        );
END full_ofdm_modulator_ip_src_BPSK_Modulator_Baseband;


ARCHITECTURE rtl OF full_ofdm_modulator_ip_src_BPSK_Modulator_Baseband IS

  -- Signals
  SIGNAL inphase_val0                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL inphase_val1                     : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL inphase                          : signed(11 DOWNTO 0);  -- sfix12_En10
  SIGNAL quadrature                       : signed(11 DOWNTO 0);  -- sfix12_En10

BEGIN
  inphase_val0 <= to_signed(16#400#, 12);

  inphase_val1 <= to_signed(-16#400#, 12);

  
  inphase <= inphase_val0 WHEN in0 = '0' ELSE
      inphase_val1;

  out0_re <= std_logic_vector(inphase);

  quadrature <= to_signed(16#000#, 12);

  out0_im <= std_logic_vector(quadrature);

END rtl;

