<?xml version='1.0' encoding='utf-8'?>
<feed xmlns="http://www.w3.org/2005/Atom" xml:lang="en">
  <id>https://aazw.github.io/github-trending-feeds/feeds/verilog/daily.atom</id>
  <title>GitHub Trending - verilog (daily)</title>
  <link href="https://aazw.github.io/github-trending-feeds/feeds/verilog/daily.atom" rel="self" />
  <link href="https://aazw.github.io/github-trending-feeds/" rel="alternate" />
  <icon>https://github.githubassets.com/favicons/favicon.svg</icon>
  <updated>2025-01-06T11:29:40+00:00</updated>
  <author>
    <name>aazw</name>
  </author>
  <entry>
    <id>https://github.com/YosysHQ/picorv32#1736162980</id>
    <title>https://github.com/YosysHQ/picorv32</title>
    <link href="https://github.com/YosysHQ/picorv32" />
    <updated>2025-01-06T11:29:40+00:00</updated>
    <content type="text">PicoRV32 - A Size-Optimized RISC-V CPU</content>
  </entry>
  <entry>
    <id>https://github.com/riscv-mcu/e203_hbirdv2#1736162980</id>
    <title>https://github.com/riscv-mcu/e203_hbirdv2</title>
    <link href="https://github.com/riscv-mcu/e203_hbirdv2" />
    <updated>2025-01-06T11:29:40+00:00</updated>
    <content type="text">The Ultra-Low Power RISC-V Core</content>
  </entry>
  <entry>
    <id>https://github.com/lnis-uofu/OpenFPGA#1736162980</id>
    <title>https://github.com/lnis-uofu/OpenFPGA</title>
    <link href="https://github.com/lnis-uofu/OpenFPGA" />
    <updated>2025-01-06T11:29:40+00:00</updated>
    <content type="text">An Open-source FPGA IP Generator</content>
  </entry>
  <entry>
    <id>https://github.com/efabless/caravel#1736162980</id>
    <title>https://github.com/efabless/caravel</title>
    <link href="https://github.com/efabless/caravel" />
    <updated>2025-01-06T11:29:40+00:00</updated>
    <content type="text">Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.</content>
  </entry>
  <entry>
    <id>https://github.com/alexforencich/verilog-ethernet#1736162980</id>
    <title>https://github.com/alexforencich/verilog-ethernet</title>
    <link href="https://github.com/alexforencich/verilog-ethernet" />
    <updated>2025-01-06T11:29:40+00:00</updated>
    <content type="text">Verilog Ethernet components for FPGA implementation</content>
  </entry>
  <entry>
    <id>https://github.com/jotego/jtcores#1736162980</id>
    <title>https://github.com/jotego/jtcores</title>
    <link href="https://github.com/jotego/jtcores" />
    <updated>2025-01-06T11:29:40+00:00</updated>
    <content type="text">FPGA cores compatible with multiple arcade game machines and KiCAD schematics of arcade games. Working on MiSTer FPGA/Analogue Pocket</content>
  </entry>
  <entry>
    <id>https://github.com/The-OpenROAD-Project/OpenROAD#1736162980</id>
    <title>https://github.com/The-OpenROAD-Project/OpenROAD</title>
    <link href="https://github.com/The-OpenROAD-Project/OpenROAD" />
    <updated>2025-01-06T11:29:40+00:00</updated>
    <content type="text">OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/</content>
  </entry>
  <entry>
    <id>https://github.com/YosysHQ/riscv-formal#1736162980</id>
    <title>https://github.com/YosysHQ/riscv-formal</title>
    <link href="https://github.com/YosysHQ/riscv-formal" />
    <updated>2025-01-06T11:29:40+00:00</updated>
    <content type="text">RISC-V Formal Verification Framework</content>
  </entry>
</feed>