<!-- HTML header for doxygen 1.8.11-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<link rel="shortcut icon" href="favicon.png" type="image/png">    
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.20"/>
<title>AM263Px MCU+ SDK: Release Notes 11.01.00</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<style>
.tinav {
    background: #c00;
    /* height: 41.375px; */
    height: 30px;
    }
</style>    
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
  $(document).ready(function() {
    if ($('.searchresults').length > 0) { searchBox.DOMSearchField().focus(); }
  });
  /* @license-end */
</script>
<link rel="search" href="search_opensearch.php?v=opensearch.xml" type="application/opensearchdescription+xml" title="AM263Px MCU+ SDK"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="stylesheet.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 40px;">
  <td id="projectlogo"><a href="https://www.ti.com"><img alt="Logo" src="ti_logo.svg"/></a></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">AM263Px MCU+ SDK
   &#160;<span id="projectnumber">11.01.00</span>
   </div>
  </td>
   <td>        <div id="MSearchBox" class="MSearchBoxInactive">
          <div class="left">
            <form id="FSearchBox" action="search.html" method="get">
              <img id="MSearchSelect" src="search/mag.svg" alt=""/>
              <input type="text" id="MSearchField" name="query" value="Search" size="20" accesskey="S" 
                     onfocus="searchBox.OnSearchFieldFocus(true)" 
                     onblur="searchBox.OnSearchFieldFocus(false)"/>
            </form>
          </div><div class="right"></div>
        </div>
</td>
 </tr>
 </tbody>
</table>
<div class=tinav></div>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.20 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('RELEASE_NOTES_11_01_00_PAGE.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<div class="PageDoc"><div class="header">
  <div class="headertitle">
<div class="title">Release Notes 11.01.00 </div>  </div>
</div><!--header-->
<div class="contents">
<div class="toc"><h3>Table of Contents</h3>
<ul><li class="level1"><a href="#autotoc_md234">New in this Release</a></li>
<li class="level1"><a href="#autotoc_md235">Modules Not tested/supported in this release</a><ul><li class="level2"><a href="#autotoc_md236">Device and Validation Information</a></li>
<li class="level2"><a href="#autotoc_md237">Dependent Tools and Compiler Information</a></li>
<li class="level2"><a href="#autotoc_md238">Key Features</a><ul><li class="level3"><a href="#autotoc_md239">Experimental Features</a></li>
<li class="level3"><a href="#autotoc_md240">OS Kernel</a></li>
<li class="level3"><a href="#autotoc_md241">Driver Porting Layer (DPL)</a></li>
<li class="level3"><a href="#autotoc_md242">Secondary Bootloader (SBL)</a></li>
<li class="level3"><a href="#autotoc_md243">SOC Device Drivers</a></li>
<li class="level3"><a href="#autotoc_md244">Trigonometric Operations</a></li>
<li class="level3"><a href="#autotoc_md245">Board Device Drivers</a></li>
<li class="level3"><a href="#autotoc_md246">Networking</a></li>
<li class="level3"><a href="#autotoc_md247">Safety Diagnostic Library</a></li>
<li class="level3"><a href="#autotoc_md248">PRU IO</a></li>
</ul>
</li>
<li class="level2"><a href="#autotoc_md249">Fixed Issues</a></li>
<li class="level2"><a href="#autotoc_md250">Known Issues</a></li>
<li class="level2"><a href="#autotoc_md251">Errata</a></li>
<li class="level2"><a href="#autotoc_md252">Limitations</a></li>
<li class="level2"><a href="#autotoc_md253">Upgrade and Compatibility Information</a><ul><li class="level3"><a href="#autotoc_md254">How to run FOTA examples on AM263PX-SIP board</a></li>
<li class="level3"><a href="#autotoc_md255">Compiling examples in MacOS machines</a></li>
<li class="level3"><a href="#autotoc_md256">RPRC Image format is Deprecated and Corresponding SBL&#39;s are also removed from SDK</a></li>
<li class="level3"><a href="#autotoc_md257">Flash Reset moved to SysCfg</a></li>
<li class="level3"><a href="#autotoc_md258">Module clock configuration through Clock Tree</a></li>
<li class="level3"><a href="#autotoc_md259">Migrating back from CCS Theia to CCS Eclipse</a><ul><li class="level4"><a href="#autotoc_md260">Importing and Building in Eclipse</a></li>
<li class="level4"><a href="#autotoc_md261">CCS SBL Loading</a></li>
</ul>
</li>
<li class="level3"><a href="#autotoc_md262">Migrating examples to 11.00.00 from older versions</a><ul><li class="level4"><a href="#autotoc_md263">Makefile Changes</a></li>
</ul>
</li>
<li class="level3"><a href="#autotoc_md266">SDL PBIST Self test</a></li>
<li class="level3"><a href="#autotoc_md267">SDL STC Configuration</a></li>
<li class="level3"><a href="#autotoc_md268">SDL Handler API name update</a></li>
<li class="level3"><a href="#autotoc_md269">Compiler Options</a></li>
<li class="level3"><a href="#autotoc_md270">SOC Device Drivers</a></li>
<li class="level3"><a href="#autotoc_md271">Ethernet and Networking</a></li>
</ul>
</li>
</ul>
</li>
</ul>
</div>
<div class="textblock"><p><a class="anchor" id="md_device_am263px_release_notes_11_01_00"></a></p>
<dl class="section attention"><dt>Attention</dt><dd>1. Also refer to individual module pages for more details on each feature, unsupported features, important usage guidelines.</dd>
<dd>
2. RPRC image format has been deprecated from 11.00.00 release. Multi Core ELF image format support should be used.(<a class="el" href="MCELF_LANDING.html">Understanding Multicore ELF image format</a>)</dd>
<dd>
3. The default Stack size is 16KB and Heap size 32 KB for SDK examples. This can be adjusted as per application requirement through Memory Configurator in SysCfg or by updating Linker script in case of standalone applications.</dd>
<dd>
4. SDK has been updated to support CCS Theia Out of Box from 11.00.00 release. Refer to Compatibility section below for changes w.r.t Eclipse.</dd>
<dd>
5. For customer migrating from any release before SDK 10.00.00 to 10.00.00 or any release after, "DPL CFG" module has to be added in SysCfg in order to enable interrupts during DPL initialization. This module was added in SysCfg for 10.00.00 release to allow configuring Init time Enable/Disable of interrupts for RTOS applications (Default set to enabled).</dd></dl>
<dl class="section note"><dt>Note</dt><dd>The examples will show usage of SW modules and APIs on a specific CPU instance and OS combination. <br  />
 Unless explicitly noted otherwise, the SW modules would work in both FreeRTOS and no-RTOS environment. <br  />
 Unless explicitly noted otherwise, the SW modules would work on any of the R5F's present on the SOC. <br  />
 </dd></dl>
<h1><a class="anchor" id="autotoc_md234"></a>
New in this Release</h1>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Feature  </th><th class="markdownTableHeadNone">Module   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Enablement of MPU awareness in FreeRTOS  </td><td class="markdownTableBodyNone">FreeRTOS   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">I2C Peripheral LLD example  </td><td class="markdownTableBodyNone">I2C   </td></tr>
</table>
<h1><a class="anchor" id="autotoc_md235"></a>
Modules Not tested/supported in this release</h1>
<ul>
<li></li>
</ul>
<h2><a class="anchor" id="autotoc_md236"></a>
Device and Validation Information</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">SOC  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">EVM  </th><th class="markdownTableHeadNone">Host PC   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">AM263Px  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">AM263Px ControlCard Rev B (referred to as am263px-cc in code). <br  />
  </td><td class="markdownTableBodyNone">Windows 10 64b or Ubuntu 18.04 64b or MacOS   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">AM263Px  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">AM263Px LaunchPad Rev A (referred to as am263px-lp in code). <br  />
  </td><td class="markdownTableBodyNone">Windows 10 64b or Ubuntu 18.04 64b or MacOS   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md237"></a>
Dependent Tools and Compiler Information</h2>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Tools  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">Version   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Code Composer Studio  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">20.4.0   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">SysConfig  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">1.26.0 build, build 4407   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">TI ARM CLANG  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">4.0.4.LTS   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">FreeRTOS Kernel  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">11.1.0   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">LwIP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">STABLE-2_2_1_RELEASE   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Mbed-TLS  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">2.13.1   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Uniflash  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">9.4.0   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md238"></a>
Key Features</h2>
<h3><a class="anchor" id="autotoc_md239"></a>
Experimental Features</h3>
<dl class="section attention"><dt>Attention</dt><dd>Features listed below are early versions and should be considered as "experimental". </dd>
<dd>
Users can evaluate the feature, however the feature is not fully tested at TI side. </dd>
<dd>
TI would not support these feature on public e2e. </dd>
<dd>
Experimental features will be enabled with limited examples and SW modules.</dd></dl>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Feature  </th><th class="markdownTableHeadNone">Module   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">GUI for UART Uniflash Tool  </td><td class="markdownTableBodyNone">Bootloader   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Ether-ring Driver Implementation  </td><td class="markdownTableBodyNone">Networking   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Ether-ring Demo with Real Time Traffic Generator and Background LwIP traffic  </td><td class="markdownTableBodyNone">Networking   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Smart Layout  </td><td class="markdownTableBodyNone">OptiFlash   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Etherring demo showcasing the integration of vehicle CAN bus data through a CAN-Ethernet gateway  </td><td class="markdownTableBodyNone">Networking   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Ethernet MDIO with Clause 45 support  </td><td class="markdownTableBodyNone">Networking   </td></tr>
</table>
<h3><a class="anchor" id="autotoc_md240"></a>
OS Kernel</h3>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">OS  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">FreeRTOS Kernel  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Task, Task notification, interrupts, semaphores, mutexs, timers  </td><td class="markdownTableBodyNone">Task load measurement using FreeRTOS run time statistics APIs. Limited support for ROV features.   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">FreeRTOS POSIX  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">pthread, mqueue, semaphore, clock  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">NO RTOS  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">See <b>Driver Porting Layer (DPL)</b> below  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h3><a class="anchor" id="autotoc_md241"></a>
Driver Porting Layer (DPL)</h3>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Cache  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Cache write back, invalidate, enable/disable  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Clock  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Tick timer at user specified resolution, timeouts and delays  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">CpuId  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Verify Core ID and Cluster ID that application is currently running on  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">CycleCounter  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Measure CPU cycles using CPU specific internal counters  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Debug  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Logging and assert to any combo of: UART, CCS, shared memory  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Heap  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Create arbitrary heaps in user defined memory segments  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Hwi  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Interrupt register, enable/disable/restore, Interrupt prioritization  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MPU  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Setup MPU and control access to address space  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Semaphore  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Binary, Counting Semaphore, recursive mutexs with timeout  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Task  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Create, delete tasks  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Timer  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS, NORTOS  </td><td class="markdownTableBodyNone">Configure arbitrary timers  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h3><a class="anchor" id="autotoc_md242"></a>
Secondary Bootloader (SBL)</h3>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Bootloader  </td><td class="markdownTableBodyNone">R5FSS0-0  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">Boot modes: OSPI, UART. All R5F's. MCELF, multi-core image format  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h3><a class="anchor" id="autotoc_md243"></a>
SOC Device Drivers</h3>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Peripheral  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">DMA Supported  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">ADC, ADC_R  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes. Examples: adc_soc_continuous_dma, adc_alternate_dma_trigger  </td><td class="markdownTableBodyNone">Single software triggered conversion, Multiple ADC trigger using PWM, Result read using DMA (normal and alternate triggers), EPWM trip through PPB limit, PPB features, Burst mode, Single and Differential mode, Interrupt with Offset from Aquisition Window, EPWM/ECAP/RTI triggered conversions, Trigger Repeater for Undersampling and Oversampling, Global Force on Multiple ADCs, Internal DAC Loopback to Calibration Channels, Safety Checker and Aggregator, Open Short Detection feature  </td><td class="markdownTableBodyNone">External channel selection   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Bootloader  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes. DMA enabled for SBL OSPI  </td><td class="markdownTableBodyNone">Boot modes: OSPI, UART. All R5F's  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">CMPSS  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Asynchronous PWM trip, digital filter, Calibration, Diode Emulation example  </td><td class="markdownTableBodyNone">CMPSS Dac LoopBack feature   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">CPSW  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">MAC loopback, PHY loopback, LWIP: Getting IP, Ping, Iperf, Layer 2 MAC, Layer 2 PTP Timestamping and Ethernet CPSW Switch support, TSN stack  </td><td class="markdownTableBodyNone">RMII, MII mode   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">DAC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes. Example: dac_sine_dma  </td><td class="markdownTableBodyNone">Constant voltage, Square wave generation, Sine wave generation with and without DMA, Ramp wave generation, Random Voltage generation  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ECAP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">yes. Example : ecap_edma  </td><td class="markdownTableBodyNone">ECAP APWM mode, PWM capture, DMA trigger in both APWM and Capture Modes, ecap signal monitoring example  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">EDMA  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">DMA transfer using interrupt and polling mode, QDMA Transfer, Channel Chaining, PaRAM Linking, Error Handling  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">EPWM  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes. Example: epwm_dma, epwm_xcmp_dma  </td><td class="markdownTableBodyNone">Multiple EPWM Sync from Top Module, PWM outputs A and B in up-down count mode, Trip zone, Update PWM using EDMA, Valley switching, High resolution time period adjustment, chopper module features, type5 features  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">EQEP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Speed and Position measurement. Frequency Measurement, Speed and Direction Measurement, cw-ccw modes  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">FSI  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes. Example: fsi_loopback_dma  </td><td class="markdownTableBodyNone">RX, TX, polling, interrupt mode, Dma, single lane loopback.  </td><td class="markdownTableBodyNone">- FSI Spi Mode   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">GPIO  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Output, Input and Interrupt functionality  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">I2C  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Controller mode, basic read/write  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">IPC Notify  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Mailbox functionality, IPC between RTOS/NORTOS CPUs  </td><td class="markdownTableBodyNone">M4F core   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">IPC Rpmsg  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">RPMessage protocol based IPC  </td><td class="markdownTableBodyNone">M4F core   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">LIN  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">RX, TX, polling, interrupt, DMA mode.  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MCAN  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">RX, TX, interrupt and polling mode, Corrupt Message Transmission Prevention, Error Passive state, Bus Off State, Bus Monitoring Mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">MCSPI  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes. Example: mcspi_loopback_dma  </td><td class="markdownTableBodyNone">Controller/Peripheral mode, basic read/write, polling, interrupt and DMA mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">MDIO  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Register read/write, link status and link interrupt enable API  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">MMCSD  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">MMCSD 4bit, Raw read/write, file IO, eMMC  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">PINMUX  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Tested with multiple peripheral pinmuxes  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">PMU  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Tested various PMU events  </td><td class="markdownTableBodyNone">Counter overflow detection is not enabled   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">OptiFlash  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">Yes  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FLC, RL2, RAT functionality, XIP with RL2 enabled, OTFA, FOTA, Optishare, Smart Layout  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">OSPI  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes. Example: ospi_flash_dma  </td><td class="markdownTableBodyNone">Read direct, Write indirect, Read/Write commands, DMA for read  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">RTI  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Counter read, timebase selection, comparator setup for Interrupt, DMA requests  </td><td class="markdownTableBodyNone">Capture feature, fast enabling/disabling of events not tested   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">RESOLVER  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">No  </td><td class="markdownTableBodyNone">Angle and Speed Calcution. input Band Pass Filter, Manual Phase Gain Correction and Manual Ideal Sample Selection Mode calculation, Non-Rotational Safety Diagnostic features, Dual motor/Single motor redundant sensing  </td><td class="markdownTableBodyNone">Tuning, Rotational Safety Diagnostic features   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">SDFM  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">yes. Example : sdfm_filter_sync_dmaread  </td><td class="markdownTableBodyNone">Filter data read from CPU, Filter data read with PWM sync, triggered DMA read from the Filter FIFO, ECAP Clock LoopBack  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">SOC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Lock/unlock MMRs, clock enable, set Hz, Xbar configuration, SW Warm Reset, Address Translation  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">SPINLOCK  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Lock, unlock HW spinlock  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">UART  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Yes. Example: uart_echo_dma  </td><td class="markdownTableBodyNone">Basic read/write at baud rate 115200, polling, interrupt mode  </td><td class="markdownTableBodyNone">HW flow control not tested, DMA mode not supported   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">WATCHDOG  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">Reset mode, Interrupt mode  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h3><a class="anchor" id="autotoc_md244"></a>
Trigonometric Operations</h3>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Peripheral  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">DMA Supported  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">TMU  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">TMU Operations, Pipelining, Contex Save  </td><td class="markdownTableBodyNone">Square Root, Division Operations. more than 1 Interrupt Nesting for the contex save is not Supported.   </td></tr>
</table>
<h3><a class="anchor" id="autotoc_md245"></a>
Board Device Drivers</h3>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Peripheral  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">EEPROM  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Only compiled  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">FLASH  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">OSPI Flash  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">LED  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">GPIO  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ETHPHY  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Tested with ethercat_slave_beckhoff_ssc_demo example  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">PMIC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">LDO Voltage control  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">IOEXPANDER  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">IO configurability  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h3><a class="anchor" id="autotoc_md246"></a>
Networking</h3>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Time-Sensitive Networking(gPTP-IEEE 802.1AS)  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">gPTP IEEE 802.1 AS-2020 compliant gPTP stack, End Nodes and Bridge mode support, YANG data model configuration, IEEE 1722 compliant AVTP Stack  </td><td class="markdownTableBodyNone">Multi-Clock Domain   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">LwIP  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">TCP/UDP IP networking stack with and without checksum offload enabled, TCP/UDP IP networking stack with server and client functionality, basic Socket APIs, netconn APIs and raw APIs, DHCP, ping, TCP iperf, scatter-gather, DSCP priority mapping  </td><td class="markdownTableBodyNone">Other LwIP features   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Ethernet driver (ENET)  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Ethernet as port using CPSW, MAC loopback and PHY loopback, Layer 2 MAC, Packet Timestamping, CPSW Switch, CPSW EST, interrupt pacing, Policer and Classifier, MDIO Manual Mode, Credit Based Shaper (IEEE 802.1Qav), Strapped PHY (Early Ethernet)  </td><td class="markdownTableBodyNone">N/A   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ICSS-EMAC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Switch and MAC features, Storm Prevention (MAC), Host Statistics, Multicast Filtering  </td><td class="markdownTableBodyNone">Promiscuous Mode   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Ether-ring Implementation  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NO  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Duplicate Rejection, Ring termination and Packet Duplication, Latency measurement for different real-time traffic profiles, Performance KPIs  </td><td class="markdownTableBodyNone">N/A   </td></tr>
</table>
<h3><a class="anchor" id="autotoc_md247"></a>
Safety Diagnostic Library</h3>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested / NOT supported   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">MCRC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">Full CPU, Auto CPU Mode and Semi CPU Auto Mode  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">DCC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">Single Shot and Continuous modes  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">PBIST  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">Memories supported by MSS PBIST controller.  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ESM  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">Tested in combination with RTI, DCC  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">RTI  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">WINDOWSIZE_100_PERCENT, WINDOWSIZE_50_PERCENT ,Latency/Propagation timing error(early)(50% window),Latency/Propagation timing error(late)(50% window)  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">ECC  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">ECC of MSS_L2, R5F TCM, MCAN, VIM, ICSSM, TPTC  </td><td class="markdownTableBodyNone">FSS FOTA and OSPI   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">ECC Bus Safety  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">AHB, AXI, TPTC  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">CCM  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">CCM Self Test Mode,Error Forcing Mode and Self Test Error Forcing Mode. TMU and RL2 are also validated  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">R5F STC(LBIST), Static Register Read  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">STC of R5F, R5F CPU Static Register Read  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">TMU ROM Checksum  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">ROM checksum for TMU  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Time out Gasket(STOG)  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">Timeout gasket feature  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowEven">
<td class="markdownTableBodyNone">Thermal Monitor(VTM)  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">NORTOS  </td><td class="markdownTableBodyNone">Over, under and thershold temperature interrupts  </td><td class="markdownTableBodyNone">-   </td></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Integrated Example  </td><td class="markdownTableBodyNone">R5F  </td><td class="markdownTableBodyNone">NA  </td><td class="markdownTableBodyNone">FreeRTOS  </td><td class="markdownTableBodyNone">Integrated example with all the SDL modules integrated in to one example.  </td><td class="markdownTableBodyNone">ECC for TPTC, ECC Bus Safety and STC.   </td></tr>
</table>
<p><b>Note</b>: SDL is validated only on ControlCard.</p>
<h3><a class="anchor" id="autotoc_md248"></a>
PRU IO</h3>
<table class="markdownTable">
<tr class="markdownTableHead">
<th class="markdownTableHeadNone">Module  </th><th class="markdownTableHeadNone">Supported CPUs  </th><th class="markdownTableHeadNone">SysConfig Support  </th><th class="markdownTableHeadNone">OS Support  </th><th class="markdownTableHeadNone">Key features tested  </th><th class="markdownTableHeadNone">Key features not tested   </th></tr>
<tr class="markdownTableRowOdd">
<td class="markdownTableBodyNone">Empty  </td><td class="markdownTableBodyNone">PRU  </td><td class="markdownTableBodyNone">YES  </td><td class="markdownTableBodyNone">Bare Metal  </td><td class="markdownTableBodyNone">Empty project to get started with PRU firmware development  </td><td class="markdownTableBodyNone">-   </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md249"></a>
Fixed Issues</h2>
<table class="doxtable">
<tr>
<th>ID </th><th>Head Line </th><th>Module </th><th>Applicable Releases </th><th>Applicable Devices </th><th>Resolution/Comments  </th></tr>
<tr>
<td>MCUSDK-15024 </td><td>HHV mask is required before setting ADC reference buffers </td><td>ADC </td><td>11.00.00 onwards </td><td>AM263x, AM263Px, AM261x </td><td>Implemented the register programming sequence as per TRM  </td></tr>
<tr>
<td>MCUSDK-14935 </td><td>MMCSD LLD uses incorrect data type for status check </td><td>MMCSD </td><td>11.00.00 onwards </td><td>AM263x, AM263Px, AM261x </td><td>Resolved in driver code  </td></tr>
<tr>
<td>MCUSDK-15130 </td><td>CCS compilation error when adding PBIST to SBL via sysconfig </td><td>SBL </td><td>11.00.00 onwards </td><td>AM263x, AM263Px, AM261x </td><td>Fixed by linking prebuilt SDL libraries to SBL project  </td></tr>
<tr>
<td>MCUSDK-14953 </td><td>Load from json not working in CCS Theia </td><td>Flash </td><td>11.00.00 onwards </td><td>AM263Px, AM261x </td><td>Resolved in CCS 20.4  </td></tr>
<tr>
<td>MCUSDK-15080 </td><td>Incorrect configuration of xspiWipRdCmd </td><td>Flash </td><td>11.00.00 onwards </td><td>AM263Px, AM261x </td><td>Resolved in OSPI driver  </td></tr>
<tr>
<td>MCUSDK-15148 </td><td>SOC RCM clock configuration static register optimized with O2 compilation flag </td><td>SOC </td><td>11.00.00 onwards </td><td>AM263x, AM263Px, AM261x </td><td>Resolved in SOC RCM driver  </td></tr>
<tr>
<td>MCUSDK-14933 </td><td>I2C1 to I2C3 communication failing </td><td>I2C </td><td>10.02.00 onwards </td><td>AM263x, AM263Px, AM261x </td><td>Resolved in I2C driver source code  </td></tr>
<tr>
<td>PROC_SDL-9597 </td><td>Watchdog status bits are not clearing properly in SDL_RTI_clearStatus API </td><td>SDL </td><td>09.02.00 onwards </td><td>AM263x, AM263Px, AM261x </td><td>Fixed in library  </td></tr>
<tr>
<td>PROC_SDL-9582 </td><td>[SDL] faultInsert and stcDiagnostic not used for fault injection </td><td>SDL </td><td>11.00.00 onwards </td><td>AM263x, AM263Px, AM261x </td><td>Added documentation as not used the faultInsert and stcDiagnostic.  </td></tr>
<tr>
<td>PROC_SDL-9485 </td><td>Interrupt clear missing in ecc_bus_safety example. </td><td>SDL </td><td>11.00.00 onwards </td><td>AM263x, AM263Px, AM261x </td><td>Cleared the error status in code.  </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md250"></a>
Known Issues</h2>
<table class="doxtable">
<tr>
<th>ID </th><th>Head Line </th><th>Module </th><th>Reported in release </th><th>Workaround  </th></tr>
<tr>
<td>MCUSDK-13865 </td><td>HRPWM Deadband sfo example has 1ns jitter </td><td>EPWM </td><td>10.00.00 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-13201 </td><td>HRPWM waveform not generating (in updwon count) when prescaler is non-zero and HRPE is enabled </td><td>EPWM </td><td>10.00.01 onwards </td><td>None  </td></tr>
<tr>
<td>MCUSDK-13834 </td><td>EQEP: EQEP frequency measurement example is not working as expected </td><td>EQEP </td><td>10.00.01 onwards </td><td>None  </td></tr>
<tr>
<td>MCUSDK-14059 </td><td>CMPSS DE example has Glitch in PWM output </td><td>CMPSS </td><td>10.00.01 onwards </td><td>None  </td></tr>
<tr>
<td>MCUSDK-13011 </td><td>Multicore Empty project not working properly </td><td>FreeRTOS </td><td>09.01.00 onwards </td><td>-  </td></tr>
<tr>
<td>PINDSW-7715 </td><td>Dual EMAC instance not working with both ports together for icss_emac_lwip example </td><td>ICSS-EMAC </td><td>09.02.00 onwards </td><td>None  </td></tr>
<tr>
<td>PINDSW-7746 </td><td>Low iperf values in TCP and UDP </td><td>ICSS-EMAC </td><td>09.02.00 onwards </td><td>None  </td></tr>
<tr>
<td>PINDSW-8118 </td><td>Enabling DHCP mode in icss_emac_lwip example causes assert </td><td>ICSS-EMAC </td><td>09.02.00 onwards </td><td>None  </td></tr>
<tr>
<td>MCUSDK-12756 </td><td>MbedTLS - Timing side channel attack in RSA private operation exposing plaintext. </td><td>Mbed-TLS </td><td>08.06.00 onwards </td><td>None  </td></tr>
<tr>
<td>MCUSDK-14898 </td><td>SDL apps fails on other than RFSS0-0 with SBL </td><td>SBL, SDL </td><td>11.00.00 onwards </td><td>This because SBL brings the RFSS1-0 out of reset before the SBL UART prints gets flushed. This will be fixed in next release. As a workaround the application in R5FSS1-0 can delay the start of application till SBL UART prints gets completed.  </td></tr>
<tr>
<td>PROC_SDL-9596 </td><td>SEC and DED failure in ecc_bus_safety example </td><td>SDL </td><td>11.01.00 onwards </td><td>For AXI_RD_SEC nodes can test in specific core.  </td></tr>
<tr>
<td>PROC_SDL-9617 </td><td>AXI_S SEC and DED failure </td><td>SDL </td><td>11.01.00 onwards </td><td>For AXI_S node, use CCS to test.  </td></tr>
<tr>
<td>PROC_SDL-8787 </td><td>ECC TPTC and STC examples are not supported in SDL integrated example. </td><td>SDL </td><td>10.01.00 onwards </td><td>Use standalone examples and for STC use sbl_null with syscfg enabled  </td></tr>
<tr>
<td>PROC_SDL-8857 </td><td>SDL integrated example does not support ECC Bus Safety. </td><td>SDL </td><td>10.01.00 onwards </td><td>Use standalone example.  </td></tr>
<tr>
<td>PROC_SDL-9163 </td><td>ECC Aggregators FSS FOTA and OSPI </td><td>SDL </td><td>10.02.00 onwards </td><td>None  </td></tr>
<tr>
<td>MCUSDK-13652 </td><td>Readelf throws warning while parsing RS note </td><td>SBL, QSPI </td><td>10.00.00 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-14883 </td><td>AM263x, AM263Px: SBL: RPRC descoping broke SBL over Ethernet example </td><td>Networking </td><td>11.00.00 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-13513 </td><td>AM263Px, AM261x: UDP IPERF TX is unstable with 100Mbps link speed </td><td>Networking </td><td>10.00.01 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-14582 </td><td>Flash: Incorrect flash name after Loading Flash JSON </td><td>OSPI </td><td>10.00.00 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-14647 </td><td>All CANFD standard ID conigurations are not exposed in SysCfg </td><td>CAN </td><td>10.02.00 onwards </td><td>Configure Config type, ID's,etc in application  </td></tr>
<tr>
<td>MCUSDK-14714 </td><td>Bufnum of 6 and 12 will cause the vring indexes to get corrupted </td><td>IPC </td><td>10.00.00 onwards </td><td>Use other VRING buffer numbers.  </td></tr>
<tr>
<td>MCUSDK-14879 </td><td>Potential system hang issue due to priority mask based critical sections. </td><td>FreeRTOS </td><td>10.00.00 onwards </td><td>Not to use Priority mask based critical sections (Disabled by default in SDK).  </td></tr>
<tr>
<td>MCUSDK-14893 </td><td>Sub projects under system projects cannot be changed in CCS Theia </td><td>CCS </td><td>11.00.00 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-14819 </td><td>Ram is getting erased/overwritten once warm reset is done in application </td><td>SBL </td><td>11.00.00 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-14851 </td><td>Few parameters are incorrect in JEDEC table from ospi diag example </td><td>OSPI </td><td>11.00.00 onwards </td><td>Refer flash datasheet and update  </td></tr>
<tr>
<td>MCUSDK-14895 </td><td>UART LLD Rx error checking logic checks if all errors exist at once </td><td>UART </td><td>10.00.00 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-13011 </td><td>Data Abort in application when all cores are running freertos using Gel files(CCS) </td><td>FreeRTOS </td><td>10.00.00 onwards </td><td>Flash and use SBL NULL instead of gel files  </td></tr>
<tr>
<td>MCUSDK-14941 </td><td>McSPI: Non Multiple's of FIFO cannot be transferred in DMA mode </td><td>McSPI </td><td>10.00.00 onwards </td><td>Use FIFO Trigger level of 1.  </td></tr>
<tr>
<td>MCUSDK-14936 </td><td>Uniflash unable to connect to target in OSPI boot mode </td><td>Uniflash </td><td>10.01.00 onwards </td><td>-  </td></tr>
<tr>
<td>MCUSDK-14914 </td><td>Unable to add UART communication port to target configuration in Theia </td><td>Real Time Debug </td><td>10.02.00 onwards </td><td>Use the CCXML file from CCS eclipse after updating to correct COM port.  </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md251"></a>
Errata</h2>
<table class="doxtable">
<tr>
<th>ID </th><th>Head Line </th><th>Module </th><th>SDK Status  </th></tr>
<tr>
<td>i2189 </td><td>OSPI: Controller PHY Tuning Algorithm </td><td>OSPI </td><td>Implemented  </td></tr>
<tr>
<td>i2311 </td><td>USART: Spurious DMA Interrupts </td><td>UART </td><td>Implemented  </td></tr>
<tr>
<td>i2324 </td><td>No synchronizer present between GCM and GCD status signals </td><td>Common </td><td>Implemented  </td></tr>
<tr>
<td>i2345 </td><td>CPSW: Ethernet Packet corruption occurs if CPDMA fetches a packet which spans across memory banks </td><td>CPSW </td><td>Implemented  </td></tr>
<tr>
<td>i2351 </td><td>OSPI: Controller does not support Continuous Read mode with NAND Flash </td><td>OSPI </td><td>Implemented  </td></tr>
<tr>
<td>i2354 </td><td>SDFM: Two Back-to-Back Writes to SDCPARMx Register Bit Fields CEVT1SEL, CEVT2SEL, and HZEN Within Three SD-Modulator Clock Cycles can Corrupt SDFM State Machine, Resulting in Spurious Comparator Events </td><td>SDFM </td><td>Open  </td></tr>
<tr>
<td>i2356 </td><td>ADC: Interrupts may Stop if INTxCONT (Continue-to-Interrupt Mode) is not Set </td><td>ADC </td><td>Implemented  </td></tr>
<tr>
<td>i2375 </td><td>SDFM: SDFM module event flags (SDIFLG.FLTx_FLG_CEVTx) do not get set again if the comparator event is still active and digital filter path (using SDCOMPxCTL.CEVTxDIGFILTSEL) is being selected </td><td>SDFM </td><td>Open  </td></tr>
<tr>
<td>i2383 </td><td>OSPI: 2-byte address is not supported in PHY DDR mode </td><td>OSPI </td><td>Implemented  </td></tr>
<tr>
<td>i2401 </td><td>CPSW: Host Timestamps Cause CPSW Port to Lock up </td><td>CPSW </td><td>Open  </td></tr>
<tr>
<td>i2404 </td><td>Race condition in mailbox registers resulting in events miss </td><td>IPC, Mailbox </td><td>Implemented  </td></tr>
<tr>
<td>i2405 </td><td>CONTROLSS: Race condition OUTPUT_XBAR and PWM_XBAR resulting in event miss </td><td>Crossbar </td><td>Open  </td></tr>
<tr>
<td>i2485 </td><td>AM263PX: TMU: TCM Memory Corruption on R5SS0_CORE1 and R5SS1_CORE1 when writing to TMU Registers </td><td>TMU </td><td>Implemented a workaround <a class="el" href="EXAMPLES_DRIVERS_TMU_CORES_SUPPORT.html#TMU_TCMA_ERRATA">Errata : TCM Memory Corruption on R5SS0_CORE1 and R5SS1_CORE1 when writing to TMU Registers</a> <br  />
 Workaround: Do not use initial bytes (0x40-0x3A0) of ATCM from CPU1 allocation. Initial bytes (0x40-0x3A0 =&gt; 868 bytes) of CORE1 TCM are blocked using linker command settings of multi-core application/examples. <br  />
 Refer <a class="el" href="EXAMPLES_DRIVERS_TMU_CORES_SUPPORT.html">TMU 4 Cores Support</a>  </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md252"></a>
Limitations</h2>
<table class="doxtable">
<tr>
<th>ID </th><th>Head Line </th><th>Module </th><th>Reported in release </th><th>Workaround  </th></tr>
<tr>
<td>MCUSDK-13630 </td><td>Cache should not be enabled at last 32B L2 Bank boundary </td><td>Cache </td><td>10.01.00 </td><td>Create MPU configurations for last 32B of each L2 Bank with Non Cached attribute  </td></tr>
</table>
<h2><a class="anchor" id="autotoc_md253"></a>
Upgrade and Compatibility Information</h2>
<h3><a class="anchor" id="autotoc_md254"></a>
How to run FOTA examples on AM263PX-SIP board</h3>
<p>One difference between AM263PX-SIP and AM263PX is the in package flash. In SIP board, flash is of Non-RWW in nature whereas, it is of RWW in other case. Example <a class="el" href="EXAMPLES_FLSOPSKD_BENCHMARK.html">FLSOPSKD Benchmark</a> is made to work out of box for AM263PX board but need some manual changes to make it work on AM263PX-SIP board. Here, to make this example with AM263PX-SIP board, please remove the <code> RUN_XIP_IN_PARALLEL </code> macro.</p>
<h3><a class="anchor" id="autotoc_md255"></a>
Compiling examples in MacOS machines</h3>
<p>Currently the gmac library packaged within SDK is compiled using gcc darwin23.6.0 on Apple MAC. To build SDK examples on a different toolchain, recompile the gmac library by using these steps:</p>
<div class="fragment"><div class="line">$ cd {SDK_PATH}/tools/boot/multicore-elf/c_modules/gmac</div>
<div class="line">$ make all</div>
</div><!-- fragment --><ul>
<li>A new library will be created inside mac/dist.</li>
<li>Rename this file to "gmac.arm64-apple-darwin.darwin.dylib".</li>
</ul>
<h3><a class="anchor" id="autotoc_md256"></a>
RPRC Image format is Deprecated and Corresponding SBL's are also removed from SDK</h3>
<p>RPRC image format is no longer supported and MCELF will be the only file format. Older SBL's and Cfg files which mapped to RPRC format are removed and replaced with MCELF variants. Below is the list of updated SBL's and Cfg files:</p>
<table class="doxtable">
<tr>
<th>Deprecated SBL + CFG File </th><th>Supported SBL + CFG File  </th></tr>
<tr>
<td>SBL QSPI (default_sbl_qspi.cfg) </td><td>SBL QSPI MULTICORE ELF (mcelf_sbl_qspi.cfg)  </td></tr>
<tr>
<td>SBL UART </td><td>SBL UART MULTICORE ELF  </td></tr>
<tr>
<td>SBL SD (default_sbl_sd.cfg) </td><td>SBL SD MULTICORE ELF (mcelf_sbl_sd.cfg)  </td></tr>
<tr>
<td>SBL CAN (default_sbl_can.cfg) </td><td>SBL CAN MULTICORE ELF (mcelf_sbl_can.cfg)  </td></tr>
<tr>
<td>SBL CAN UNIFLASH (default_sbl_can_uniflash.cfg, default_sbl_can_uniflash_app.cfg) </td><td>SBL CAN UNIFLASH MULTICORE ELF (mcelf_sbl_can_uniflash.cfg, mcelf_sbl_can_uniflash_app.cfg)  </td></tr>
</table>
<p>Please refer to the updated SDK example makefiles for Infra changes.</p>
<h3><a class="anchor" id="autotoc_md257"></a>
Flash Reset moved to SysCfg</h3>
<p>Earlier, flash reset was done in board.c file within application which is now moved to SysCfg. If Flash reset logic needs to be added, please enable "Enable Flash Reset API" configurable in Flash module. This is by enabled out of box for all SDK Flash examples. For custom flash, define the flash reset API in application and add the API name to "Flash Reset Function" configurable.</p>
<h3><a class="anchor" id="autotoc_md258"></a>
Module clock configuration through Clock Tree</h3>
<p>Previously our SDK had a mix of hardcoded clock configurations and limited configuration flexibility through sysconfig for the modules. With Clocktree, we now have a clear view of the entire clock tree with configurable components like PLL, DPLL, muxes, dividers added with validity checks. Earlier, the Input clock source and frequency for any module was configured through the module view in SysCfg. From now, this has to be done through clocktree.</p>
<p>Please refer to <a class="el" href="CLOCKTREE.html">Clocktree</a> for more details.</p>
<h3><a class="anchor" id="autotoc_md259"></a>
Migrating back from CCS Theia to CCS Eclipse</h3>
<p>SDK was supporting CCS Eclipse until this release and now been migrated to support CCS Theia Out of Box. Below sections describe how to update the applications for Eclipse if needed.</p>
<h4><a class="anchor" id="autotoc_md260"></a>
Importing and Building in Eclipse</h4>
<p>CCS Projectspec files are same for both Theia and Eclipse. Hence, no update is needed to import and build an SDK application on Eclipse.</p>
<h4><a class="anchor" id="autotoc_md261"></a>
CCS SBL Loading</h4>
<p>JS Script for SBL loading on eclipse is updated to "load_sbl_eclipse.js". Please refer to <a class="el" href="TOOLS_CCS.html">CCS Tools</a> for more details.</p>
<h3><a class="anchor" id="autotoc_md262"></a>
Migrating examples to 11.00.00 from older versions</h3>
<dl class="section note"><dt>Note</dt><dd>Images are shown for AM64x. It is application for AM263PX as well.</dd></dl>
<h4><a class="anchor" id="autotoc_md263"></a>
Makefile Changes</h4>
<p><a class="anchor" id="autotoc_md264"></a></p><h5>Library Name change on makefile and CCS projects</h5>
<p>From 11.00.00 SDK all the libraries are built separately for OS. There are separate libraries available for NoRTOS and FreeROTS. So the makefiles needs to be updated accordingly. Please refer the sample changes on the makefile below. These changes are not applicbale for the librarries which were already built separately for NoRTOS/FreeRTOS like kernel libraries.</p>
<p>For NoRTOS/baremetal,</p>
<p> <style>div.image img[src="example_migration1.png"]{width:40%}</style> </p><div class="image">
<img src="example_migration1.png" alt=""/>
<div class="caption">
Library name change for NoRTOS example</div></div>
<p>For FreeRTOS,</p>
<p> <style>div.image img[src="example_migration2.png"]{width:40%}</style> </p><div class="image">
<img src="example_migration2.png" alt=""/>
<div class="caption">
Library name change for FreeRTOS example</div></div>
<p>similar change can be done on the CCS project as well</p>
<p><a class="anchor" id="autotoc_md265"></a></p><h5>OS define on makefile and CCS projects</h5>
<p>Additional macro OS_NORTOS or OS_FREERTOS should be defined on the makefile or CC project based on the OS of the project.</p>
<p>For NoRTOS/baremetal,</p>
<p> <style>div.image img[src="example_migration3.png"]{width:20%}</style> </p><div class="image">
<img src="example_migration3.png" alt=""/>
<div class="caption">
OS Macro addition for NoRTOS example</div></div>
<p>For FreeRTOS,</p>
<p> <style>div.image img[src="example_migration4.png"]{width:20%}</style> </p><div class="image">
<img src="example_migration4.png" alt=""/>
<div class="caption">
OS Macro addition for FreeRTOS example</div></div>
<h3><a class="anchor" id="autotoc_md266"></a>
SDL PBIST Self test</h3>
<p>VIM Memory groups are added to PBIST self test from this release. Because of this change, Self test (SDL_PBIST_selfTest) API has to be called in polling mode only and interrupt mode is not supported.</p>
<h3><a class="anchor" id="autotoc_md267"></a>
SDL STC Configuration</h3>
<p>faultInsert and stcDiagnostic are removed from <a class="el" href="structSDL__STC__Config.html">SDL_STC_Config</a> structure as unused in SDL library.</p>
<h3><a class="anchor" id="autotoc_md268"></a>
SDL Handler API name update</h3>
<p>Handler API names are added prefix with "SDL_". For example, undefInstructionExptnHandler changed to SDL_undefInstructionExptnHandler.</p>
<h3><a class="anchor" id="autotoc_md269"></a>
Compiler Options</h3>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
<tr>
<th>- </th><th>- </th><th>- </th><th>-  </th></tr>
</table>
<h3><a class="anchor" id="autotoc_md270"></a>
SOC Device Drivers</h3>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
<tr>
<th>- </th><th>- </th><th>- </th><th>-  </th></tr>
</table>
<h3><a class="anchor" id="autotoc_md271"></a>
Ethernet and Networking</h3>
<table class="doxtable">
<tr>
<th>Module </th><th>Affected API </th><th>Change </th><th>Additional Remarks  </th></tr>
<tr>
<th>- </th><th>- </th><th>- </th><th>-  </th></tr>
</table>
</div></div><!-- contents -->
</div><!-- PageDoc -->
</div><!-- doc-content -->
<!-- HTML footer for doxygen 1.8.11-->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.20 </li>
  </ul>
</div>
</body>
</html>
