_svd: ../svd/stm32f427.svd

_rebase:
  # Make I2C1 the base type
  I2C1: I2C3
  USART1: USART6

_modify:
  # The SVD calls this C_ADC in some devices and ADC_Common in others,
  # we'll prefer the more sensible (and better for sorting) ADC_Common
  C_ADC:
    name: ADC_Common
  FMC:
    name: FSMC

"SPI*":
  SR:
    _modify:
      # This field has the wrong name in the SVD compared to RM0090
      TIFRFE:
        name: "FRE"

CRC:
  # The SVD calls the RESET field "CR", fix per RM0090
  CR:
    _modify:
      CR:
        name: RESET

# Merge the thousands of individal bit fields into a single field for each
# CAN filter register. This is not only much easier to use but also saves
# a huge amount of filespace and compilation time etc -- as much as 30% of all
# fields in many devices are just these CAN filter bank fields.
"CAN*":
  "F?R?":
    _merge:
      - "FB*"
  "F??R?":
    _merge:
      - "FB*"

# Merge the hundreds of individual bit fields into single fields for the
# crypt key/iv registers.
CRYP:
  "K[0123][LR]R":
    _merge:
      - "b*"
  "IV[01][LR]R":
    _merge:
      - "IV*"

# Offset of BWTR3 and BWTR4 is incorrect
FSMC:
  _modify:
    BWTR3:
      addressOffset: "0x114"
      alternateRegister: ""
    BWTR4:
      addressOffset: "0x11C"
      alternateRegister: ""
  BCR2,BCR3,BCR4:
    _add:
      CCLKEN:
          bitOffset: 20
          bitWidth: 1

# Fix RCC enable bits naming
RCC:
  APB1ENR:
    _modify:
      UART7ENR:
        name: UART7EN
      UART8ENR:
        name: UART8EN
  APB2ENR:
    _modify:
      SPI4ENR:
        name: SPI4EN
      SPI5ENR:
        name: SPI5EN
      SPI6ENR:
        name: SPI6EN
  _add:
    PLLSAICFGR:
      description: RCC PLL configuration register
      addressOffset: 0x88
      size: 0x20
      access: read-write
      resetValue: 0x24003000
      fields:
        PLLSAIR:
          description: PLLSAI division factor for LCD clock
          bitOffset: 28
          bitWidth: 3
        PLLSAIQ:
          description: PLLSAI division factor for SAI1 clock
          bitOffset: 24
          bitWidth: 4
        PLLSAIN:
          description: PLLSAI division factor for VCO
          bitOffset: 6
          bitWidth: 9
    DCKCFGR:
      description: RCC Dedicated Clock Configuration Register
      addressOffset: 0x8C
      size: 0x20
      access: read-write
      resetValue: 0x00000000
      fields:
        PLLI2SDIVQ:
          description: PLLI2S division factor for SAI1 clock
          bitOffset: 0
          bitWidth: 5
        PLLSAIDIVQ:
          description: PLLSAI division factor for SAI1 clock
          bitOffset: 8
          bitWidth: 5
        PLLSAIDIVR:
          description: division factor for LCD_CLK
          bitOffset: 16
          bitWidth: 2
        SAI1ASRC:
          description: SAI1-A clock source selection
          bitOffset: 20
          bitWidth: 2
        SAI1BSRC:
          description: SAI1-B clock source selection
          bitOffset: 22
          bitWidth: 2
        TIMPRE:
          description: Timers clocks prescalers selection
          bitOffset: 24
          bitWidth: 1

_include:
 - common_patches/4_nvic_prio_bits.yaml
 - common_patches/merge_I2C_OAR1_ADDx_fields.yaml
 - common_patches/dma_fcr_wo.yaml
 - common_patches/ethernet_mac_regs.yaml
 - common_patches/f2_f4_ethernet.yaml
 - common_patches/rcc_sai.yaml
 - common_patches/rcc_dma2d_ltdc.yaml
 - common_patches/can/can.yaml
 - common_patches/can/can_filter_bank.yaml
 - common_patches/cryp/cryp_v2.yaml
 - common_patches/ltdc/ltdc.yaml
 - common_patches/sai/sai_v1.yaml
 - common_patches/rcc_rename_plli2scfgr.yaml
 - common_patches/rcc_add_plli2sq_sai.yaml
 - common_patches/rcc_add_gpiojk.yaml
 - common_patches/fsmc/fsmc.yaml
 - common_patches/tim/tim_o24ce.yaml
 - ../peripherals/dac/dac_wavegen.yaml
 - ../peripherals/dac/dac_common_2ch.yaml
 - ../peripherals/dac/dac_dmaudr.yaml
 - ../peripherals/rcc/rcc_merge_sw_sws.yaml
 - ../peripherals/rcc/rcc_v2.yaml
 - ../peripherals/rcc/rcc_v2_i2s.yaml
 - ../peripherals/rcc/rcc_v2_i2s_pll.yaml
 - ../peripherals/rcc/rcc_v2_i2s_pllq.yaml
 - ../peripherals/rcc/rcc_v2_sai_pllr.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr_timpre.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr_i2s_sai_f4.yaml
 - ../peripherals/rcc/rcc_v2_dckcfgr_saidivr.yaml
 - ../peripherals/rcc/rcc_merge_rtcsel.yaml
 - ../peripherals/gpio/gpio_v2.yaml
 - ../peripherals/crc/crc_basic.yaml
 - ../peripherals/adc/adc_v2_smpr.yaml
 - ../peripherals/adc/adc_v2_multi.yaml
 - common_patches/dma/dma_v2.yaml
 - ../peripherals/dma/dma_v2.yaml
 - ../peripherals/spi/spi_v1.yaml
 - ../peripherals/tim/tim_basic.yaml
 - ../peripherals/eth/eth_mac.yaml
 - ../peripherals/eth/eth_mmc.yaml
 - ../peripherals/eth/eth_dma.yaml
 - ../peripherals/usart/uart_common.yaml
 - ../peripherals/usart/uart_sample.yaml
 - ../peripherals/usart/uart_uart.yaml
 - ../peripherals/usart/uart_usart.yaml
 - ../peripherals/i2c/i2c_v1.yaml
 - ../peripherals/wwdg/wwdg.yaml
 - ../peripherals/tim/tim6.yaml
 - ../peripherals/tim/tim2345_mixed.yaml
 - common_patches/tim/tim2345_mixed_l.yaml
 - ../peripherals/iwdg/iwdg.yaml
 - common_patches/hash/hash.yaml
 - common_patches/rtc/rtc_bkpr.yaml
 - common_patches/otg_fs_fixes.yaml
 - common_patches/otg_hs_fixes.yaml
 - common_patches/tim/tim_ccr.yaml
 - common_patches/dbgmcu.yaml
 - ../peripherals/tim/tim_ccm_v1.yaml
 - ../peripherals/sai/sai.yaml
