//----------------------------------------------------------------------------
// Example
//----------------------------------------------------------------------------

module fibonacci
(
  input               clk,
  input               rst,
  output logic [15:0] num
);

  logic [15:0] num2;

  always_ff @ (posedge clk)
    if (rst)
      { num, num2 } <= { 16'd1, 16'd1 };
    else
      { num, num2 } <= { num2, num + num2 };

endmodule

//----------------------------------------------------------------------------
// Task
//----------------------------------------------------------------------------

module fibonacci_2
(
  input               clk,
  input               rst,
  output logic [15:0] num,
  output logic [15:0] num2
);

  logic [15:0] next_num, next_num2;

  always_ff @ (posedge clk)
    if (rst) begin
      num <= 16'd1;
      num2 <= 16'd1;
    end else begin
      num <= next_num;
      num2 <= next_num2;
    end

  assign next_num = num + num2;
  assign next_num2 = num2 + next_num;

endmodule
