<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8">
  <title>OPC / RET Technical Notes</title>
  <style>
    body {
      font-family: Georgia, "Times New Roman", serif;
      margin: 40px;
      line-height: 1.6;
      color: #111;
      background: #fff;
    }
    h1 {
      font-size: 32px;
      margin-bottom: 10px;
    }
    h2 {
      margin-top: 40px;
    }
    p.intro {
      max-width: 900px;
      font-size: 17px;
    }
    hr {
      margin: 30px 0;
    }
    ol li {
      margin-bottom: 10px;
    }
    .section-gap {
      margin-top: 24px;
    }
    .meta {
      font-size: 14px;
      font-style: italic;
      margin-top: 20px;
    }
    a {
      text-decoration: none;
    }
    a:hover {
      text-decoration: underline;
    }
  </style>
</head>

<body>

<h1>OPC / RET Technical Notes</h1>

<p style="font-size:18px; max-width:900px; margin-top:10px;">
  <strong>
    Production-oriented notes on OPC and RET,
    covering Calibre-based flows, partial ILT strategies,
    and ML-assisted computational lithography used in advanced nodes.
  </strong>
</p>

<p class="intro">
This page curates a collection of <strong>production-oriented technical notes</strong>
on <strong>OPC (Optical Proximity Correction)</strong>,
<strong>RET (Resolution Enhancement Technology)</strong>,
and <strong>advanced lithography optimization</strong>.
The content is organized to reflect how OPC is actually developed,
validated, and deployed in modern semiconductor manufacturing,
with emphasis on Calibre-based flows, ILT strategies, and ML-assisted techniques.
</p>

<hr>

<h2>Recommended Reading Order of OPC</h2>

<ol>
  <li><a href="opc_model_summary.html">OPC Model Summary (Concept & Physics)</a></li>

  <li><a href="calibre_opc_flow_svg.html">Calibre-based OPC Flow (SVG Diagram)</a></li>
  <li><a href="calibre_opc_flow.html">Calibre-based OPC Flow (Text Explanation)</a></li>

  <li class="section-gap">
    <a href="Euv-Arf-litho.html">EUV vs ArF Immersion Lithography</a>
  </li>

  <li><a href="why_partial_ilt_asml_tsmc.html">Why Partial ILT in ASML / TSMC</a></li>
  <li><a href="opc_ilt_ml_one_page.html">OPC / ILT / ML – One Page Summary</a></li>

  <li class="section-gap">
    <a href="ml_hotspot_selection.html">ML-based Hotspot Selection</a>
  </li>
  <li><a href="pinn_for_opc.html">Physics-Informed Neural Networks for OPC</a></li>
  <li><a href="ml_opc_euv.html">Machine Learning in EUV OPC</a></li>
  <li><a href="ilt_ml_opc.html">ILT and Machine Learning OPC</a></li>

  <li class="section-gap">
    <a href="opc_runtime_comparison.html">OPC Runtime Comparison</a>
  </li>
  <li><a href="litho-simul.html">Lithography Simulation Software</a></li>

  <li class="section-gap">
    <a href="./highlights/signoff_ownership.html">Sign-off Ownership Highlight</a>
  </li>

  <li>
    <a href="../projects/eda/Manufacturing-oriented-Engineering.pdf"
       target="_blank" rel="noopener noreferrer">
      OPC Flows (PDF)
    </a>
  </li>
</ol>

<hr>

<h2>Create OPC (Layer) Excellence</h2>

<ol>
  <li><a href="opc_bottlenecks_finfet.html">OPC Bottlenecks in FinFET Layout</a></li>
  <li><a href="finfet_structure.pdf">FinFET Structure (PDF)</a></li>
</ol>

<p class="meta">
Last updated: February 2026
</p>

<p class="meta">
Author focus: test chips, lithography sign-off, and electrical process control monitors (PCM)
</p>

<p>
↩ <a href="../eda/index.html">Go to EDA Portfolio</a><br>
↩ <a href="../index.html">Go to Home – Tech Notes Park</a>
</p>

</body>
</html>
