<profile>

<section name = "Vivado HLS Report for 'computeS4_4'" level="0">
<item name = "Date">Tue May  2 19:20:53 2023
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">S4_4</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z045ffg900-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.662</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">4873, 4873, 4873, 4873, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="FCMac_U0">FCMac, 4872, 4872, 4872, 4872, none</column>
<column name="StreamingDataWidthCo_1_U0">StreamingDataWidthCo_1, 514, 514, 514, 514, none</column>
<column name="StreamingDataWidthCo_U0">StreamingDataWidthCo, 258, 258, 258, 258, none</column>
<column name="ResizeStream_U0">ResizeStream, 81, 81, 81, 81, none</column>
<column name="Relu1D_NP_U0">Relu1D_NP, 66, 66, 66, 66, none</column>
<column name="ResizeStream_1_U0">ResizeStream_1, 513, 513, 513, 513, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 2</column>
<column name="FIFO">0, -, 25, 268</column>
<column name="Instance">120, 8192, 231412, 139734</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, -</column>
<column name="Register">-, -, -, -</column>
<specialColumn name="Available">1090, 900, 437200, 218600</specialColumn>
<specialColumn name="Utilization (%)">11, 910, 52, 64</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="FCMac_U0">FCMac, 120, 8192, 230881, 138834</column>
<column name="Relu1D_NP_U0">Relu1D_NP, 0, 0, 15, 180</column>
<column name="ResizeStream_U0">ResizeStream, 0, 0, 148, 125</column>
<column name="ResizeStream_1_U0">ResizeStream_1, 0, 0, 155, 135</column>
<column name="StreamingDataWidthCo_U0">StreamingDataWidthCo, 0, 0, 106, 195</column>
<column name="StreamingDataWidthCo_1_U0">StreamingDataWidthCo_1, 0, 0, 107, 265</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
<column name="fc1_V_V_U">0, 5, 76, 2, 64, 128</column>
<column name="fc2_V_V_U">0, 5, 76, 2, 64, 128</column>
<column name="fc3_V_V_U">0, 5, 76, 2, 64, 128</column>
<column name="inn_V_V_U">0, 5, 20, 2, 8, 16</column>
<column name="outStr_V_V_U">0, 5, 20, 2, 8, 16</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="input1_V_V_TDATA">in, 64, axis, input1_V_V, pointer</column>
<column name="input1_V_V_TVALID">in, 1, axis, input1_V_V, pointer</column>
<column name="input1_V_V_TREADY">out, 1, axis, input1_V_V, pointer</column>
<column name="s4_out_V_V_TDATA">out, 64, axis, s4_out_V_V, pointer</column>
<column name="s4_out_V_V_TVALID">out, 1, axis, s4_out_V_V, pointer</column>
<column name="s4_out_V_V_TREADY">in, 1, axis, s4_out_V_V, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, computeS4_4, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, computeS4_4, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, computeS4_4, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, computeS4_4, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, computeS4_4, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, computeS4_4, return value</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">0.00</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
</table>
</item>
</section>
</profile>
