
ODB1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007ef8  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006a4  08008008  08008008  00009008  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080086ac  080086ac  0000a1e8  2**0
                  CONTENTS
  4 .ARM          00000008  080086ac  080086ac  000096ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080086b4  080086b4  0000a1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080086b4  080086b4  000096b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080086b8  080086b8  000096b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  080086bc  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000444  200001e8  080088a4  0000a1e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000062c  080088a4  0000a62c  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a1e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000869f  00000000  00000000  0000a211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001bd3  00000000  00000000  000128b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00000ef9  00000000  00000000  00014483  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000003f0  00000000  00000000  0001537c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000002ee  00000000  00000000  0001576c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001a622  00000000  00000000  00015a5a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000b3c7  00000000  00000000  0003007c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00095b98  00000000  00000000  0003b443  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000d0fdb  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00001c00  00000000  00000000  000d1020  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	08007ff0 	.word	0x08007ff0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	08007ff0 	.word	0x08007ff0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__aeabi_f2uiz>:
 8000fe4:	0042      	lsls	r2, r0, #1
 8000fe6:	d20e      	bcs.n	8001006 <__aeabi_f2uiz+0x22>
 8000fe8:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 8000fec:	d30b      	bcc.n	8001006 <__aeabi_f2uiz+0x22>
 8000fee:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 8000ff2:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000ff6:	d409      	bmi.n	800100c <__aeabi_f2uiz+0x28>
 8000ff8:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ffc:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8001000:	fa23 f002 	lsr.w	r0, r3, r2
 8001004:	4770      	bx	lr
 8001006:	f04f 0000 	mov.w	r0, #0
 800100a:	4770      	bx	lr
 800100c:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001010:	d101      	bne.n	8001016 <__aeabi_f2uiz+0x32>
 8001012:	0242      	lsls	r2, r0, #9
 8001014:	d102      	bne.n	800101c <__aeabi_f2uiz+0x38>
 8001016:	f04f 30ff 	mov.w	r0, #4294967295
 800101a:	4770      	bx	lr
 800101c:	f04f 0000 	mov.w	r0, #0
 8001020:	4770      	bx	lr
 8001022:	bf00      	nop

08001024 <__aeabi_ldivmod>:
 8001024:	b97b      	cbnz	r3, 8001046 <__aeabi_ldivmod+0x22>
 8001026:	b972      	cbnz	r2, 8001046 <__aeabi_ldivmod+0x22>
 8001028:	2900      	cmp	r1, #0
 800102a:	bfbe      	ittt	lt
 800102c:	2000      	movlt	r0, #0
 800102e:	f04f 4100 	movlt.w	r1, #2147483648	@ 0x80000000
 8001032:	e006      	blt.n	8001042 <__aeabi_ldivmod+0x1e>
 8001034:	bf08      	it	eq
 8001036:	2800      	cmpeq	r0, #0
 8001038:	bf1c      	itt	ne
 800103a:	f06f 4100 	mvnne.w	r1, #2147483648	@ 0x80000000
 800103e:	f04f 30ff 	movne.w	r0, #4294967295
 8001042:	f000 b99b 	b.w	800137c <__aeabi_idiv0>
 8001046:	f1ad 0c08 	sub.w	ip, sp, #8
 800104a:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800104e:	2900      	cmp	r1, #0
 8001050:	db09      	blt.n	8001066 <__aeabi_ldivmod+0x42>
 8001052:	2b00      	cmp	r3, #0
 8001054:	db1a      	blt.n	800108c <__aeabi_ldivmod+0x68>
 8001056:	f000 f835 	bl	80010c4 <__udivmoddi4>
 800105a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800105e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001062:	b004      	add	sp, #16
 8001064:	4770      	bx	lr
 8001066:	4240      	negs	r0, r0
 8001068:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800106c:	2b00      	cmp	r3, #0
 800106e:	db1b      	blt.n	80010a8 <__aeabi_ldivmod+0x84>
 8001070:	f000 f828 	bl	80010c4 <__udivmoddi4>
 8001074:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001078:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800107c:	b004      	add	sp, #16
 800107e:	4240      	negs	r0, r0
 8001080:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001084:	4252      	negs	r2, r2
 8001086:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800108a:	4770      	bx	lr
 800108c:	4252      	negs	r2, r2
 800108e:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8001092:	f000 f817 	bl	80010c4 <__udivmoddi4>
 8001096:	f8dd e004 	ldr.w	lr, [sp, #4]
 800109a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800109e:	b004      	add	sp, #16
 80010a0:	4240      	negs	r0, r0
 80010a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80010a6:	4770      	bx	lr
 80010a8:	4252      	negs	r2, r2
 80010aa:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80010ae:	f000 f809 	bl	80010c4 <__udivmoddi4>
 80010b2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80010b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80010ba:	b004      	add	sp, #16
 80010bc:	4252      	negs	r2, r2
 80010be:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80010c2:	4770      	bx	lr

080010c4 <__udivmoddi4>:
 80010c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80010c8:	9d08      	ldr	r5, [sp, #32]
 80010ca:	460c      	mov	r4, r1
 80010cc:	2b00      	cmp	r3, #0
 80010ce:	d14e      	bne.n	800116e <__udivmoddi4+0xaa>
 80010d0:	4694      	mov	ip, r2
 80010d2:	458c      	cmp	ip, r1
 80010d4:	4686      	mov	lr, r0
 80010d6:	fab2 f282 	clz	r2, r2
 80010da:	d962      	bls.n	80011a2 <__udivmoddi4+0xde>
 80010dc:	b14a      	cbz	r2, 80010f2 <__udivmoddi4+0x2e>
 80010de:	f1c2 0320 	rsb	r3, r2, #32
 80010e2:	4091      	lsls	r1, r2
 80010e4:	fa20 f303 	lsr.w	r3, r0, r3
 80010e8:	fa0c fc02 	lsl.w	ip, ip, r2
 80010ec:	4319      	orrs	r1, r3
 80010ee:	fa00 fe02 	lsl.w	lr, r0, r2
 80010f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80010f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80010fa:	fb07 1114 	mls	r1, r7, r4, r1
 80010fe:	fa1f f68c 	uxth.w	r6, ip
 8001102:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8001106:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800110a:	fb04 f106 	mul.w	r1, r4, r6
 800110e:	4299      	cmp	r1, r3
 8001110:	d90a      	bls.n	8001128 <__udivmoddi4+0x64>
 8001112:	eb1c 0303 	adds.w	r3, ip, r3
 8001116:	f104 30ff 	add.w	r0, r4, #4294967295
 800111a:	f080 8110 	bcs.w	800133e <__udivmoddi4+0x27a>
 800111e:	4299      	cmp	r1, r3
 8001120:	f240 810d 	bls.w	800133e <__udivmoddi4+0x27a>
 8001124:	3c02      	subs	r4, #2
 8001126:	4463      	add	r3, ip
 8001128:	1a59      	subs	r1, r3, r1
 800112a:	fbb1 f0f7 	udiv	r0, r1, r7
 800112e:	fb07 1110 	mls	r1, r7, r0, r1
 8001132:	fb00 f606 	mul.w	r6, r0, r6
 8001136:	fa1f f38e 	uxth.w	r3, lr
 800113a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800113e:	429e      	cmp	r6, r3
 8001140:	d90a      	bls.n	8001158 <__udivmoddi4+0x94>
 8001142:	eb1c 0303 	adds.w	r3, ip, r3
 8001146:	f100 31ff 	add.w	r1, r0, #4294967295
 800114a:	f080 80fa 	bcs.w	8001342 <__udivmoddi4+0x27e>
 800114e:	429e      	cmp	r6, r3
 8001150:	f240 80f7 	bls.w	8001342 <__udivmoddi4+0x27e>
 8001154:	4463      	add	r3, ip
 8001156:	3802      	subs	r0, #2
 8001158:	2100      	movs	r1, #0
 800115a:	1b9b      	subs	r3, r3, r6
 800115c:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 8001160:	b11d      	cbz	r5, 800116a <__udivmoddi4+0xa6>
 8001162:	40d3      	lsrs	r3, r2
 8001164:	2200      	movs	r2, #0
 8001166:	e9c5 3200 	strd	r3, r2, [r5]
 800116a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800116e:	428b      	cmp	r3, r1
 8001170:	d905      	bls.n	800117e <__udivmoddi4+0xba>
 8001172:	b10d      	cbz	r5, 8001178 <__udivmoddi4+0xb4>
 8001174:	e9c5 0100 	strd	r0, r1, [r5]
 8001178:	2100      	movs	r1, #0
 800117a:	4608      	mov	r0, r1
 800117c:	e7f5      	b.n	800116a <__udivmoddi4+0xa6>
 800117e:	fab3 f183 	clz	r1, r3
 8001182:	2900      	cmp	r1, #0
 8001184:	d146      	bne.n	8001214 <__udivmoddi4+0x150>
 8001186:	42a3      	cmp	r3, r4
 8001188:	d302      	bcc.n	8001190 <__udivmoddi4+0xcc>
 800118a:	4290      	cmp	r0, r2
 800118c:	f0c0 80ee 	bcc.w	800136c <__udivmoddi4+0x2a8>
 8001190:	1a86      	subs	r6, r0, r2
 8001192:	eb64 0303 	sbc.w	r3, r4, r3
 8001196:	2001      	movs	r0, #1
 8001198:	2d00      	cmp	r5, #0
 800119a:	d0e6      	beq.n	800116a <__udivmoddi4+0xa6>
 800119c:	e9c5 6300 	strd	r6, r3, [r5]
 80011a0:	e7e3      	b.n	800116a <__udivmoddi4+0xa6>
 80011a2:	2a00      	cmp	r2, #0
 80011a4:	f040 808f 	bne.w	80012c6 <__udivmoddi4+0x202>
 80011a8:	eba1 040c 	sub.w	r4, r1, ip
 80011ac:	2101      	movs	r1, #1
 80011ae:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80011b2:	fa1f f78c 	uxth.w	r7, ip
 80011b6:	fbb4 f6f8 	udiv	r6, r4, r8
 80011ba:	fb08 4416 	mls	r4, r8, r6, r4
 80011be:	fb07 f006 	mul.w	r0, r7, r6
 80011c2:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80011c6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80011ca:	4298      	cmp	r0, r3
 80011cc:	d908      	bls.n	80011e0 <__udivmoddi4+0x11c>
 80011ce:	eb1c 0303 	adds.w	r3, ip, r3
 80011d2:	f106 34ff 	add.w	r4, r6, #4294967295
 80011d6:	d202      	bcs.n	80011de <__udivmoddi4+0x11a>
 80011d8:	4298      	cmp	r0, r3
 80011da:	f200 80cb 	bhi.w	8001374 <__udivmoddi4+0x2b0>
 80011de:	4626      	mov	r6, r4
 80011e0:	1a1c      	subs	r4, r3, r0
 80011e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80011e6:	fb08 4410 	mls	r4, r8, r0, r4
 80011ea:	fb00 f707 	mul.w	r7, r0, r7
 80011ee:	fa1f f38e 	uxth.w	r3, lr
 80011f2:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80011f6:	429f      	cmp	r7, r3
 80011f8:	d908      	bls.n	800120c <__udivmoddi4+0x148>
 80011fa:	eb1c 0303 	adds.w	r3, ip, r3
 80011fe:	f100 34ff 	add.w	r4, r0, #4294967295
 8001202:	d202      	bcs.n	800120a <__udivmoddi4+0x146>
 8001204:	429f      	cmp	r7, r3
 8001206:	f200 80ae 	bhi.w	8001366 <__udivmoddi4+0x2a2>
 800120a:	4620      	mov	r0, r4
 800120c:	1bdb      	subs	r3, r3, r7
 800120e:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8001212:	e7a5      	b.n	8001160 <__udivmoddi4+0x9c>
 8001214:	f1c1 0720 	rsb	r7, r1, #32
 8001218:	408b      	lsls	r3, r1
 800121a:	fa22 fc07 	lsr.w	ip, r2, r7
 800121e:	ea4c 0c03 	orr.w	ip, ip, r3
 8001222:	fa24 f607 	lsr.w	r6, r4, r7
 8001226:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800122a:	fbb6 f8f9 	udiv	r8, r6, r9
 800122e:	fa1f fe8c 	uxth.w	lr, ip
 8001232:	fb09 6618 	mls	r6, r9, r8, r6
 8001236:	fa20 f307 	lsr.w	r3, r0, r7
 800123a:	408c      	lsls	r4, r1
 800123c:	fa00 fa01 	lsl.w	sl, r0, r1
 8001240:	fb08 f00e 	mul.w	r0, r8, lr
 8001244:	431c      	orrs	r4, r3
 8001246:	0c23      	lsrs	r3, r4, #16
 8001248:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800124c:	4298      	cmp	r0, r3
 800124e:	fa02 f201 	lsl.w	r2, r2, r1
 8001252:	d90a      	bls.n	800126a <__udivmoddi4+0x1a6>
 8001254:	eb1c 0303 	adds.w	r3, ip, r3
 8001258:	f108 36ff 	add.w	r6, r8, #4294967295
 800125c:	f080 8081 	bcs.w	8001362 <__udivmoddi4+0x29e>
 8001260:	4298      	cmp	r0, r3
 8001262:	d97e      	bls.n	8001362 <__udivmoddi4+0x29e>
 8001264:	f1a8 0802 	sub.w	r8, r8, #2
 8001268:	4463      	add	r3, ip
 800126a:	1a1e      	subs	r6, r3, r0
 800126c:	fbb6 f3f9 	udiv	r3, r6, r9
 8001270:	fb09 6613 	mls	r6, r9, r3, r6
 8001274:	fb03 fe0e 	mul.w	lr, r3, lr
 8001278:	b2a4      	uxth	r4, r4
 800127a:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
 800127e:	45a6      	cmp	lr, r4
 8001280:	d908      	bls.n	8001294 <__udivmoddi4+0x1d0>
 8001282:	eb1c 0404 	adds.w	r4, ip, r4
 8001286:	f103 30ff 	add.w	r0, r3, #4294967295
 800128a:	d266      	bcs.n	800135a <__udivmoddi4+0x296>
 800128c:	45a6      	cmp	lr, r4
 800128e:	d964      	bls.n	800135a <__udivmoddi4+0x296>
 8001290:	3b02      	subs	r3, #2
 8001292:	4464      	add	r4, ip
 8001294:	ea43 4008 	orr.w	r0, r3, r8, lsl #16
 8001298:	fba0 8302 	umull	r8, r3, r0, r2
 800129c:	eba4 040e 	sub.w	r4, r4, lr
 80012a0:	429c      	cmp	r4, r3
 80012a2:	46c6      	mov	lr, r8
 80012a4:	461e      	mov	r6, r3
 80012a6:	d350      	bcc.n	800134a <__udivmoddi4+0x286>
 80012a8:	d04d      	beq.n	8001346 <__udivmoddi4+0x282>
 80012aa:	b155      	cbz	r5, 80012c2 <__udivmoddi4+0x1fe>
 80012ac:	ebba 030e 	subs.w	r3, sl, lr
 80012b0:	eb64 0406 	sbc.w	r4, r4, r6
 80012b4:	fa04 f707 	lsl.w	r7, r4, r7
 80012b8:	40cb      	lsrs	r3, r1
 80012ba:	431f      	orrs	r7, r3
 80012bc:	40cc      	lsrs	r4, r1
 80012be:	e9c5 7400 	strd	r7, r4, [r5]
 80012c2:	2100      	movs	r1, #0
 80012c4:	e751      	b.n	800116a <__udivmoddi4+0xa6>
 80012c6:	fa0c fc02 	lsl.w	ip, ip, r2
 80012ca:	f1c2 0320 	rsb	r3, r2, #32
 80012ce:	40d9      	lsrs	r1, r3
 80012d0:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80012d4:	fa20 f303 	lsr.w	r3, r0, r3
 80012d8:	fa00 fe02 	lsl.w	lr, r0, r2
 80012dc:	fbb1 f0f8 	udiv	r0, r1, r8
 80012e0:	fb08 1110 	mls	r1, r8, r0, r1
 80012e4:	4094      	lsls	r4, r2
 80012e6:	431c      	orrs	r4, r3
 80012e8:	fa1f f78c 	uxth.w	r7, ip
 80012ec:	0c23      	lsrs	r3, r4, #16
 80012ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80012f2:	fb00 f107 	mul.w	r1, r0, r7
 80012f6:	4299      	cmp	r1, r3
 80012f8:	d908      	bls.n	800130c <__udivmoddi4+0x248>
 80012fa:	eb1c 0303 	adds.w	r3, ip, r3
 80012fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8001302:	d22c      	bcs.n	800135e <__udivmoddi4+0x29a>
 8001304:	4299      	cmp	r1, r3
 8001306:	d92a      	bls.n	800135e <__udivmoddi4+0x29a>
 8001308:	3802      	subs	r0, #2
 800130a:	4463      	add	r3, ip
 800130c:	1a5b      	subs	r3, r3, r1
 800130e:	fbb3 f1f8 	udiv	r1, r3, r8
 8001312:	fb08 3311 	mls	r3, r8, r1, r3
 8001316:	b2a4      	uxth	r4, r4
 8001318:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800131c:	fb01 f307 	mul.w	r3, r1, r7
 8001320:	42a3      	cmp	r3, r4
 8001322:	d908      	bls.n	8001336 <__udivmoddi4+0x272>
 8001324:	eb1c 0404 	adds.w	r4, ip, r4
 8001328:	f101 36ff 	add.w	r6, r1, #4294967295
 800132c:	d213      	bcs.n	8001356 <__udivmoddi4+0x292>
 800132e:	42a3      	cmp	r3, r4
 8001330:	d911      	bls.n	8001356 <__udivmoddi4+0x292>
 8001332:	3902      	subs	r1, #2
 8001334:	4464      	add	r4, ip
 8001336:	1ae4      	subs	r4, r4, r3
 8001338:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800133c:	e73b      	b.n	80011b6 <__udivmoddi4+0xf2>
 800133e:	4604      	mov	r4, r0
 8001340:	e6f2      	b.n	8001128 <__udivmoddi4+0x64>
 8001342:	4608      	mov	r0, r1
 8001344:	e708      	b.n	8001158 <__udivmoddi4+0x94>
 8001346:	45c2      	cmp	sl, r8
 8001348:	d2af      	bcs.n	80012aa <__udivmoddi4+0x1e6>
 800134a:	ebb8 0e02 	subs.w	lr, r8, r2
 800134e:	eb63 060c 	sbc.w	r6, r3, ip
 8001352:	3801      	subs	r0, #1
 8001354:	e7a9      	b.n	80012aa <__udivmoddi4+0x1e6>
 8001356:	4631      	mov	r1, r6
 8001358:	e7ed      	b.n	8001336 <__udivmoddi4+0x272>
 800135a:	4603      	mov	r3, r0
 800135c:	e79a      	b.n	8001294 <__udivmoddi4+0x1d0>
 800135e:	4630      	mov	r0, r6
 8001360:	e7d4      	b.n	800130c <__udivmoddi4+0x248>
 8001362:	46b0      	mov	r8, r6
 8001364:	e781      	b.n	800126a <__udivmoddi4+0x1a6>
 8001366:	4463      	add	r3, ip
 8001368:	3802      	subs	r0, #2
 800136a:	e74f      	b.n	800120c <__udivmoddi4+0x148>
 800136c:	4606      	mov	r6, r0
 800136e:	4623      	mov	r3, r4
 8001370:	4608      	mov	r0, r1
 8001372:	e711      	b.n	8001198 <__udivmoddi4+0xd4>
 8001374:	3e02      	subs	r6, #2
 8001376:	4463      	add	r3, ip
 8001378:	e732      	b.n	80011e0 <__udivmoddi4+0x11c>
 800137a:	bf00      	nop

0800137c <__aeabi_idiv0>:
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop

08001380 <BMP280_ReadRegister>:

	float altitude = (T0 / alpha) * (1 - pow((pressure / P0), (1 / beta)));
    return altitude;
}

uint8_t BMP280_ReadRegister(uint8_t reg) {
 8001380:	b500      	push	{lr}
 8001382:	b085      	sub	sp, #20
 8001384:	f88d 0007 	strb.w	r0, [sp, #7]

    uint8_t received_data;
    Write_GPIO(PA, 8, LOW); // Disable CS
 8001388:	2200      	movs	r2, #0
 800138a:	2108      	movs	r1, #8
 800138c:	2001      	movs	r0, #1
 800138e:	f000 fd79 	bl	8001e84 <Write_GPIO>
    SPI2_TX(&reg, 1);
 8001392:	2101      	movs	r1, #1
 8001394:	f10d 0007 	add.w	r0, sp, #7
 8001398:	f000 fe0c 	bl	8001fb4 <SPI2_TX>
    SPI2_RX(&received_data, 1);
 800139c:	2101      	movs	r1, #1
 800139e:	f10d 000f 	add.w	r0, sp, #15
 80013a2:	f000 fe25 	bl	8001ff0 <SPI2_RX>
    Write_GPIO(PA, 8, HIGH); // Enable CS
 80013a6:	2201      	movs	r2, #1
 80013a8:	2108      	movs	r1, #8
 80013aa:	4610      	mov	r0, r2
 80013ac:	f000 fd6a 	bl	8001e84 <Write_GPIO>
    return received_data;
}
 80013b0:	f89d 000f 	ldrb.w	r0, [sp, #15]
 80013b4:	b005      	add	sp, #20
 80013b6:	f85d fb04 	ldr.w	pc, [sp], #4

080013ba <BMP280_ReadCalibrationData>:
void BMP280_ReadCalibrationData(BMP280 *devBMP) {
 80013ba:	b530      	push	{r4, r5, lr}
 80013bc:	b089      	sub	sp, #36	@ 0x24
 80013be:	4605      	mov	r5, r0
	while((BMP280_ReadRegister(BMP280_REG_STATUS) & 0x04) != 0);
 80013c0:	20f3      	movs	r0, #243	@ 0xf3
 80013c2:	f7ff ffdd 	bl	8001380 <BMP280_ReadRegister>
 80013c6:	f010 0f04 	tst.w	r0, #4
 80013ca:	d1f9      	bne.n	80013c0 <BMP280_ReadCalibrationData+0x6>
    for (int i = 0; i < 26; i++) {
 80013cc:	2400      	movs	r4, #0
 80013ce:	e00a      	b.n	80013e6 <BMP280_ReadCalibrationData+0x2c>
        calib[i] = BMP280_ReadRegister(BMP280_REG_CALIB_00 + i);
 80013d0:	f1a4 0078 	sub.w	r0, r4, #120	@ 0x78
 80013d4:	b2c0      	uxtb	r0, r0
 80013d6:	f7ff ffd3 	bl	8001380 <BMP280_ReadRegister>
 80013da:	f104 0320 	add.w	r3, r4, #32
 80013de:	446b      	add	r3, sp
 80013e0:	f803 0c1c 	strb.w	r0, [r3, #-28]
    for (int i = 0; i < 26; i++) {
 80013e4:	3401      	adds	r4, #1
 80013e6:	2c19      	cmp	r4, #25
 80013e8:	ddf2      	ble.n	80013d0 <BMP280_ReadCalibrationData+0x16>
    devBMP->calib_data.dig_T1 = (calib[1] << 8) | calib[0];
 80013ea:	f89d 2005 	ldrb.w	r2, [sp, #5]
 80013ee:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80013f2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80013f6:	812b      	strh	r3, [r5, #8]
    devBMP->calib_data.dig_T2 = (calib[3] << 8) | calib[2];
 80013f8:	f89d 2007 	ldrb.w	r2, [sp, #7]
 80013fc:	f89d 3006 	ldrb.w	r3, [sp, #6]
 8001400:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001404:	816b      	strh	r3, [r5, #10]
    devBMP->calib_data.dig_T3 = (calib[5] << 8) | calib[4];
 8001406:	f89d 2009 	ldrb.w	r2, [sp, #9]
 800140a:	f89d 3008 	ldrb.w	r3, [sp, #8]
 800140e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001412:	81ab      	strh	r3, [r5, #12]
    devBMP->calib_data.dig_P1 = (calib[7] << 8) | calib[6];
 8001414:	f89d 200b 	ldrb.w	r2, [sp, #11]
 8001418:	f89d 300a 	ldrb.w	r3, [sp, #10]
 800141c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001420:	81eb      	strh	r3, [r5, #14]
    devBMP->calib_data.dig_P2 = (calib[9] << 8) | calib[8];
 8001422:	f89d 200d 	ldrb.w	r2, [sp, #13]
 8001426:	f89d 300c 	ldrb.w	r3, [sp, #12]
 800142a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800142e:	822b      	strh	r3, [r5, #16]
    devBMP->calib_data.dig_P3 = (calib[11] << 8) | calib[10];
 8001430:	f89d 200f 	ldrb.w	r2, [sp, #15]
 8001434:	f89d 300e 	ldrb.w	r3, [sp, #14]
 8001438:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800143c:	826b      	strh	r3, [r5, #18]
    devBMP->calib_data.dig_P4 = (calib[13] << 8) | calib[12];
 800143e:	f89d 2011 	ldrb.w	r2, [sp, #17]
 8001442:	f89d 3010 	ldrb.w	r3, [sp, #16]
 8001446:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800144a:	82ab      	strh	r3, [r5, #20]
    devBMP->calib_data.dig_P5 = (calib[15] << 8) | calib[14];
 800144c:	f89d 2013 	ldrb.w	r2, [sp, #19]
 8001450:	f89d 3012 	ldrb.w	r3, [sp, #18]
 8001454:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001458:	82eb      	strh	r3, [r5, #22]
    devBMP->calib_data.dig_P6 = (calib[17] << 8) | calib[16];
 800145a:	f89d 2015 	ldrb.w	r2, [sp, #21]
 800145e:	f89d 3014 	ldrb.w	r3, [sp, #20]
 8001462:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001466:	832b      	strh	r3, [r5, #24]
    devBMP->calib_data.dig_P7 = (calib[19] << 8) | calib[18];
 8001468:	f89d 2017 	ldrb.w	r2, [sp, #23]
 800146c:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8001470:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001474:	836b      	strh	r3, [r5, #26]
    devBMP->calib_data.dig_P8 = (calib[21] << 8) | calib[20];
 8001476:	f89d 2019 	ldrb.w	r2, [sp, #25]
 800147a:	f89d 3018 	ldrb.w	r3, [sp, #24]
 800147e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001482:	83ab      	strh	r3, [r5, #28]
    devBMP->calib_data.dig_P9 = (calib[23] << 8) | calib[22];
 8001484:	f89d 201b 	ldrb.w	r2, [sp, #27]
 8001488:	f89d 301a 	ldrb.w	r3, [sp, #26]
 800148c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001490:	83eb      	strh	r3, [r5, #30]
}
 8001492:	b009      	add	sp, #36	@ 0x24
 8001494:	bd30      	pop	{r4, r5, pc}

08001496 <BMP280_WriteRegister>:

uint8_t BMP280_WriteRegister(uint8_t reg, uint8_t value) {
 8001496:	b500      	push	{lr}
 8001498:	b083      	sub	sp, #12

    uint8_t data[2] = {reg, value};
 800149a:	f88d 0004 	strb.w	r0, [sp, #4]
 800149e:	f88d 1005 	strb.w	r1, [sp, #5]
    Write_GPIO(PA, 8, LOW); // Disable CS
 80014a2:	2200      	movs	r2, #0
 80014a4:	2108      	movs	r1, #8
 80014a6:	2001      	movs	r0, #1
 80014a8:	f000 fcec 	bl	8001e84 <Write_GPIO>
    SPI2_TX(data, 2);
 80014ac:	2102      	movs	r1, #2
 80014ae:	a801      	add	r0, sp, #4
 80014b0:	f000 fd80 	bl	8001fb4 <SPI2_TX>
    Write_GPIO(PA, 8, HIGH); // Enable CS
 80014b4:	2201      	movs	r2, #1
 80014b6:	2108      	movs	r1, #8
 80014b8:	4610      	mov	r0, r2
 80014ba:	f000 fce3 	bl	8001e84 <Write_GPIO>
    return 1; // OK
}
 80014be:	2001      	movs	r0, #1
 80014c0:	b003      	add	sp, #12
 80014c2:	f85d fb04 	ldr.w	pc, [sp], #4
	...

080014c8 <BMP280_ReadTemperature>:
uint8_t BMP280_ReadTemperature(BMP280 *devBMP) {
 80014c8:	b538      	push	{r3, r4, r5, lr}
 80014ca:	4604      	mov	r4, r0
    BMP280_WriteRegister(BMP280_REG_CTRL_MEAS, 0x55); // Forced mode
 80014cc:	2155      	movs	r1, #85	@ 0x55
 80014ce:	20f4      	movs	r0, #244	@ 0xf4
 80014d0:	f7ff ffe1 	bl	8001496 <BMP280_WriteRegister>
    HAL_Delay(5);
 80014d4:	2005      	movs	r0, #5
 80014d6:	f001 fb91 	bl	8002bfc <HAL_Delay>
	while((BMP280_ReadRegister(BMP280_REG_STATUS) & 0x04) != 0 || (BMP280_ReadRegister(BMP280_REG_STATUS) & 0x01) != 0);
 80014da:	20f3      	movs	r0, #243	@ 0xf3
 80014dc:	f7ff ff50 	bl	8001380 <BMP280_ReadRegister>
 80014e0:	f010 0f04 	tst.w	r0, #4
 80014e4:	d1f9      	bne.n	80014da <BMP280_ReadTemperature+0x12>
 80014e6:	20f3      	movs	r0, #243	@ 0xf3
 80014e8:	f7ff ff4a 	bl	8001380 <BMP280_ReadRegister>
 80014ec:	f010 0f01 	tst.w	r0, #1
 80014f0:	d1f3      	bne.n	80014da <BMP280_ReadTemperature+0x12>
    int32_t adc_T = (BMP280_ReadRegister(BMP280_REG_TEMP_MSB) << 12) |
 80014f2:	20fa      	movs	r0, #250	@ 0xfa
 80014f4:	f7ff ff44 	bl	8001380 <BMP280_ReadRegister>
 80014f8:	0305      	lsls	r5, r0, #12
                    (BMP280_ReadRegister(BMP280_REG_TEMP_LSB) << 4) |
 80014fa:	20fb      	movs	r0, #251	@ 0xfb
 80014fc:	f7ff ff40 	bl	8001380 <BMP280_ReadRegister>
    int32_t adc_T = (BMP280_ReadRegister(BMP280_REG_TEMP_MSB) << 12) |
 8001500:	ea45 1500 	orr.w	r5, r5, r0, lsl #4
					((BMP280_ReadRegister(BMP280_REG_TEMP_XLSB) >> 4) & 0x0F);
 8001504:	20fc      	movs	r0, #252	@ 0xfc
 8001506:	f7ff ff3b 	bl	8001380 <BMP280_ReadRegister>
 800150a:	f3c0 1307 	ubfx	r3, r0, #4, #8
    int32_t adc_T = (BMP280_ReadRegister(BMP280_REG_TEMP_MSB) << 12) |
 800150e:	ea45 0203 	orr.w	r2, r5, r3
    int32_t var1 = ((((adc_T >> 3) - ((int32_t)devBMP->calib_data.dig_T1 << 1))) * ((int32_t)devBMP->calib_data.dig_T2)) >> 11;
 8001512:	8923      	ldrh	r3, [r4, #8]
 8001514:	0059      	lsls	r1, r3, #1
 8001516:	ebc1 01e2 	rsb	r1, r1, r2, asr #3
 800151a:	f9b4 000a 	ldrsh.w	r0, [r4, #10]
 800151e:	fb00 f101 	mul.w	r1, r0, r1
    int32_t var2 = (((((adc_T >> 4) - ((int32_t)devBMP->calib_data.dig_T1)) * ((adc_T >> 4) - ((int32_t)devBMP->calib_data.dig_T1))) >> 12) * ((int32_t)devBMP->calib_data.dig_T3)) >> 14;
 8001522:	ebc3 1322 	rsb	r3, r3, r2, asr #4
 8001526:	fb03 f303 	mul.w	r3, r3, r3
 800152a:	131b      	asrs	r3, r3, #12
 800152c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8001530:	fb02 f303 	mul.w	r3, r2, r3
 8001534:	139b      	asrs	r3, r3, #14
    devBMP->t_fine = var1 + var2;
 8001536:	eb03 23e1 	add.w	r3, r3, r1, asr #11
 800153a:	6223      	str	r3, [r4, #32]
    int32_t T = (devBMP->t_fine * 5 + 128) >> 8;
 800153c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
 8001540:	3380      	adds	r3, #128	@ 0x80
    devBMP->temp_C = (float)(T / 100.0); // + devBMP->temperature_ref;
 8001542:	1218      	asrs	r0, r3, #8
 8001544:	f7fe ff5e 	bl	8000404 <__aeabi_i2d>
 8001548:	2200      	movs	r2, #0
 800154a:	4b04      	ldr	r3, [pc, #16]	@ (800155c <BMP280_ReadTemperature+0x94>)
 800154c:	f7ff f8ee 	bl	800072c <__aeabi_ddiv>
 8001550:	f7ff fa9a 	bl	8000a88 <__aeabi_d2f>
 8001554:	6060      	str	r0, [r4, #4]
}
 8001556:	2001      	movs	r0, #1
 8001558:	bd38      	pop	{r3, r4, r5, pc}
 800155a:	bf00      	nop
 800155c:	40590000 	.word	0x40590000

08001560 <BMP280_ReadPressure>:
uint8_t BMP280_ReadPressure(BMP280 *devBMP) {
 8001560:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8001564:	4605      	mov	r5, r0
    BMP280_WriteRegister(BMP280_REG_CTRL_MEAS, 0x55); // Forced mode
 8001566:	2155      	movs	r1, #85	@ 0x55
 8001568:	20f4      	movs	r0, #244	@ 0xf4
 800156a:	f7ff ff94 	bl	8001496 <BMP280_WriteRegister>
    HAL_Delay(5);
 800156e:	2005      	movs	r0, #5
 8001570:	f001 fb44 	bl	8002bfc <HAL_Delay>
	while((BMP280_ReadRegister(BMP280_REG_STATUS) & 0x04) != 0 || (BMP280_ReadRegister(BMP280_REG_STATUS) & 0x01) != 0);
 8001574:	20f3      	movs	r0, #243	@ 0xf3
 8001576:	f7ff ff03 	bl	8001380 <BMP280_ReadRegister>
 800157a:	f010 0f04 	tst.w	r0, #4
 800157e:	d1f9      	bne.n	8001574 <BMP280_ReadPressure+0x14>
 8001580:	20f3      	movs	r0, #243	@ 0xf3
 8001582:	f7ff fefd 	bl	8001380 <BMP280_ReadRegister>
 8001586:	f010 0401 	ands.w	r4, r0, #1
 800158a:	d1f3      	bne.n	8001574 <BMP280_ReadPressure+0x14>
    int32_t adc_P = (BMP280_ReadRegister(BMP280_REG_PRESS_MSB) << 12) |
 800158c:	20f7      	movs	r0, #247	@ 0xf7
 800158e:	f7ff fef7 	bl	8001380 <BMP280_ReadRegister>
 8001592:	0306      	lsls	r6, r0, #12
                    (BMP280_ReadRegister(BMP280_REG_PRESS_LSB) << 4) |
 8001594:	20f8      	movs	r0, #248	@ 0xf8
 8001596:	f7ff fef3 	bl	8001380 <BMP280_ReadRegister>
    int32_t adc_P = (BMP280_ReadRegister(BMP280_REG_PRESS_MSB) << 12) |
 800159a:	ea46 1600 	orr.w	r6, r6, r0, lsl #4
                    ((BMP280_ReadRegister(BMP280_REG_PRESS_XLSB) >> 4) & 0x0F);
 800159e:	20f9      	movs	r0, #249	@ 0xf9
 80015a0:	f7ff feee 	bl	8001380 <BMP280_ReadRegister>
 80015a4:	f3c0 1307 	ubfx	r3, r0, #4, #8
    int32_t adc_P = (BMP280_ReadRegister(BMP280_REG_PRESS_MSB) << 12) |
 80015a8:	ea46 0103 	orr.w	r1, r6, r3
    int64_t var1 = ((int64_t)devBMP->t_fine) - 128000;
 80015ac:	6a28      	ldr	r0, [r5, #32]
 80015ae:	17c3      	asrs	r3, r0, #31
 80015b0:	f5b0 30fa 	subs.w	r0, r0, #128000	@ 0x1f400
 80015b4:	f143 33ff 	adc.w	r3, r3, #4294967295
    int64_t var2 = var1 * var1 * (int64_t)devBMP->calib_data.dig_P6;
 80015b8:	fb00 f203 	mul.w	r2, r0, r3
 80015bc:	fba0 7800 	umull	r7, r8, r0, r0
 80015c0:	eb08 0842 	add.w	r8, r8, r2, lsl #1
 80015c4:	f9b5 2018 	ldrsh.w	r2, [r5, #24]
 80015c8:	17d6      	asrs	r6, r2, #31
 80015ca:	fb07 f606 	mul.w	r6, r7, r6
 80015ce:	fb02 6608 	mla	r6, r2, r8, r6
 80015d2:	fba7 c202 	umull	ip, r2, r7, r2
 80015d6:	4416      	add	r6, r2
    var2 = var2 + ((var1 * (int64_t)devBMP->calib_data.dig_P5) << 17);
 80015d8:	f9b5 2016 	ldrsh.w	r2, [r5, #22]
 80015dc:	ea4f 79e2 	mov.w	r9, r2, asr #31
 80015e0:	fb02 fe03 	mul.w	lr, r2, r3
 80015e4:	fb00 ee09 	mla	lr, r0, r9, lr
 80015e8:	fba2 2900 	umull	r2, r9, r2, r0
 80015ec:	44ce      	add	lr, r9
 80015ee:	ea4f 4e4e 	mov.w	lr, lr, lsl #17
 80015f2:	ea4e 3ed2 	orr.w	lr, lr, r2, lsr #15
 80015f6:	0452      	lsls	r2, r2, #17
 80015f8:	eb12 0c0c 	adds.w	ip, r2, ip
 80015fc:	eb46 060e 	adc.w	r6, r6, lr
    var2 = var2 + (((int64_t)devBMP->calib_data.dig_P4) << 35);
 8001600:	f9b5 2014 	ldrsh.w	r2, [r5, #20]
 8001604:	eb06 0ec2 	add.w	lr, r6, r2, lsl #3
    var1 = ((var1 * var1 * (int64_t)devBMP->calib_data.dig_P3) >> 8) + ((var1 * (int64_t)devBMP->calib_data.dig_P2) << 12);
 8001608:	f9b5 2012 	ldrsh.w	r2, [r5, #18]
 800160c:	17d6      	asrs	r6, r2, #31
 800160e:	fb07 f606 	mul.w	r6, r7, r6
 8001612:	fb02 6608 	mla	r6, r2, r8, r6
 8001616:	fba7 2702 	umull	r2, r7, r7, r2
 800161a:	443e      	add	r6, r7
 800161c:	0a12      	lsrs	r2, r2, #8
 800161e:	ea42 6206 	orr.w	r2, r2, r6, lsl #24
 8001622:	f9b5 7010 	ldrsh.w	r7, [r5, #16]
 8001626:	ea4f 78e7 	mov.w	r8, r7, asr #31
 800162a:	fb07 f303 	mul.w	r3, r7, r3
 800162e:	fb00 3308 	mla	r3, r0, r8, r3
 8001632:	fba7 7000 	umull	r7, r0, r7, r0
 8001636:	4403      	add	r3, r0
 8001638:	031b      	lsls	r3, r3, #12
 800163a:	ea43 5317 	orr.w	r3, r3, r7, lsr #20
 800163e:	0338      	lsls	r0, r7, #12
 8001640:	1812      	adds	r2, r2, r0
 8001642:	eb43 2326 	adc.w	r3, r3, r6, asr #8
    var1 = (((((int64_t)1) << 47) + var1)) * ((int64_t)devBMP->calib_data.dig_P1) >> 33;
 8001646:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800164a:	89ee      	ldrh	r6, [r5, #14]
 800164c:	fba2 2006 	umull	r2, r0, r2, r6
 8001650:	fb06 0003 	mla	r0, r6, r3, r0
 8001654:	1042      	asrs	r2, r0, #1
 8001656:	17c3      	asrs	r3, r0, #31
    if (var1 == 0) {
 8001658:	ea53 0060 	orrs.w	r0, r3, r0, asr #1
 800165c:	d065      	beq.n	800172a <BMP280_ReadPressure+0x1ca>
    int64_t p = 1048576 - adc_P;
 800165e:	f5c1 1480 	rsb	r4, r1, #1048576	@ 0x100000
    p = (((p << 31) - var2) * 3125) / var1;
 8001662:	1061      	asrs	r1, r4, #1
 8001664:	07e4      	lsls	r4, r4, #31
 8001666:	ebb4 040c 	subs.w	r4, r4, ip
 800166a:	eb61 010e 	sbc.w	r1, r1, lr
 800166e:	1920      	adds	r0, r4, r4
 8001670:	eb41 0c01 	adc.w	ip, r1, r1
 8001674:	1900      	adds	r0, r0, r4
 8001676:	eb41 0c0c 	adc.w	ip, r1, ip
 800167a:	ea4f 168c 	mov.w	r6, ip, lsl #6
 800167e:	ea46 6690 	orr.w	r6, r6, r0, lsr #26
 8001682:	0187      	lsls	r7, r0, #6
 8001684:	19c0      	adds	r0, r0, r7
 8001686:	eb4c 0c06 	adc.w	ip, ip, r6
 800168a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800168e:	ea4c 7c90 	orr.w	ip, ip, r0, lsr #30
 8001692:	0080      	lsls	r0, r0, #2
 8001694:	1900      	adds	r0, r0, r4
 8001696:	eb41 0c0c 	adc.w	ip, r1, ip
 800169a:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800169e:	ea4c 7c90 	orr.w	ip, ip, r0, lsr #30
 80016a2:	0080      	lsls	r0, r0, #2
 80016a4:	1900      	adds	r0, r0, r4
 80016a6:	eb41 010c 	adc.w	r1, r1, ip
 80016aa:	f7ff fcbb 	bl	8001024 <__aeabi_ldivmod>
 80016ae:	4603      	mov	r3, r0
    var1 = (((int64_t)devBMP->calib_data.dig_P9) * (p >> 13) * (p >> 13)) >> 25;
 80016b0:	f9b5 401e 	ldrsh.w	r4, [r5, #30]
 80016b4:	ea4f 7ce4 	mov.w	ip, r4, asr #31
 80016b8:	0b42      	lsrs	r2, r0, #13
 80016ba:	ea42 42c1 	orr.w	r2, r2, r1, lsl #19
 80016be:	134f      	asrs	r7, r1, #13
 80016c0:	fb04 f607 	mul.w	r6, r4, r7
 80016c4:	fb02 660c 	mla	r6, r2, ip, r6
 80016c8:	fba4 4c02 	umull	r4, ip, r4, r2
 80016cc:	4466      	add	r6, ip
 80016ce:	fb02 f606 	mul.w	r6, r2, r6
 80016d2:	fb04 6607 	mla	r6, r4, r7, r6
 80016d6:	fba2 2404 	umull	r2, r4, r2, r4
 80016da:	4434      	add	r4, r6
 80016dc:	0e52      	lsrs	r2, r2, #25
 80016de:	ea42 12c4 	orr.w	r2, r2, r4, lsl #7
    var2 = (((int64_t)devBMP->calib_data.dig_P8) * p) >> 19;
 80016e2:	f9b5 601c 	ldrsh.w	r6, [r5, #28]
 80016e6:	ea4f 7ce6 	mov.w	ip, r6, asr #31
 80016ea:	fb06 f701 	mul.w	r7, r6, r1
 80016ee:	fb0c 7700 	mla	r7, ip, r0, r7
 80016f2:	fba6 6000 	umull	r6, r0, r6, r0
 80016f6:	4407      	add	r7, r0
 80016f8:	0cf0      	lsrs	r0, r6, #19
 80016fa:	ea40 3047 	orr.w	r0, r0, r7, lsl #13
    p = ((p + var1 + var2) >> 8) + (((int64_t)devBMP->calib_data.dig_P7) << 4);
 80016fe:	189b      	adds	r3, r3, r2
 8001700:	eb41 6264 	adc.w	r2, r1, r4, asr #25
 8001704:	181b      	adds	r3, r3, r0
 8001706:	eb42 42e7 	adc.w	r2, r2, r7, asr #19
 800170a:	0a1b      	lsrs	r3, r3, #8
 800170c:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001710:	f9b5 001a 	ldrsh.w	r0, [r5, #26]
    devBMP->pressure_Pa = (float)p / (float)(1 << 8); // + devBMP->pressure_ref;
 8001714:	eb03 1000 	add.w	r0, r3, r0, lsl #4
 8001718:	2100      	movs	r1, #0
 800171a:	f7ff fad5 	bl	8000cc8 <__aeabi_l2f>
 800171e:	f04f 516e 	mov.w	r1, #998244352	@ 0x3b800000
 8001722:	f7ff fb0f 	bl	8000d44 <__aeabi_fmul>
 8001726:	6028      	str	r0, [r5, #0]
    return 1; // OK
 8001728:	2401      	movs	r4, #1
}
 800172a:	4620      	mov	r0, r4
 800172c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08001730 <BMP280_MeasureReference>:
uint8_t BMP280_MeasureReference(BMP280 *devBMP, float temp_ref, float press_ref) {
 8001730:	b570      	push	{r4, r5, r6, lr}
 8001732:	4604      	mov	r4, r0
 8001734:	460e      	mov	r6, r1
 8001736:	4615      	mov	r5, r2
    devBMP->temperature_ref = BMP280_ReadTemperature(devBMP) - temp_ref;
 8001738:	f7ff fec6 	bl	80014c8 <BMP280_ReadTemperature>
 800173c:	f7ff faae 	bl	8000c9c <__aeabi_i2f>
 8001740:	4631      	mov	r1, r6
 8001742:	f7ff f9f5 	bl	8000b30 <__aeabi_fsub>
 8001746:	6260      	str	r0, [r4, #36]	@ 0x24
    devBMP->pressure_ref = BMP280_ReadPressure(devBMP) - press_ref;
 8001748:	4620      	mov	r0, r4
 800174a:	f7ff ff09 	bl	8001560 <BMP280_ReadPressure>
 800174e:	f7ff faa5 	bl	8000c9c <__aeabi_i2f>
 8001752:	4629      	mov	r1, r5
 8001754:	f7ff f9ec 	bl	8000b30 <__aeabi_fsub>
 8001758:	62a0      	str	r0, [r4, #40]	@ 0x28
}
 800175a:	2001      	movs	r0, #1
 800175c:	bd70      	pop	{r4, r5, r6, pc}
	...

08001760 <BMP280_Init>:
uint8_t BMP280_Init(BMP280 *devBMP, unsigned short spi_port) {
 8001760:	b510      	push	{r4, lr}
 8001762:	4604      	mov	r4, r0
	SPI_Init(spi_port);
 8001764:	4608      	mov	r0, r1
 8001766:	f000 fbc1 	bl	8001eec <SPI_Init>
    BMP280_WriteRegister(BMP280_REG_RESET, BMP280_RESET_WORD); // Reset
 800176a:	21b6      	movs	r1, #182	@ 0xb6
 800176c:	20e0      	movs	r0, #224	@ 0xe0
 800176e:	f7ff fe92 	bl	8001496 <BMP280_WriteRegister>
    if (BMP280_ReadRegister(BMP280_REG_ID) != BMP280_DEVICE_ID) {
 8001772:	20d0      	movs	r0, #208	@ 0xd0
 8001774:	f7ff fe04 	bl	8001380 <BMP280_ReadRegister>
 8001778:	2858      	cmp	r0, #88	@ 0x58
 800177a:	d001      	beq.n	8001780 <BMP280_Init+0x20>
        return 0; // Error
 800177c:	2000      	movs	r0, #0
}
 800177e:	bd10      	pop	{r4, pc}
    BMP280_ReadCalibrationData(devBMP);
 8001780:	4620      	mov	r0, r4
 8001782:	f7ff fe1a 	bl	80013ba <BMP280_ReadCalibrationData>
    BMP280_WriteRegister(BMP280_REG_CTRL_MEAS, 0x55); // Forced mode
 8001786:	2155      	movs	r1, #85	@ 0x55
 8001788:	20f4      	movs	r0, #244	@ 0xf4
 800178a:	f7ff fe84 	bl	8001496 <BMP280_WriteRegister>
    BMP280_WriteRegister(BMP280_REG_CONFIG, BMP280_SETTING_CONFIG);
 800178e:	2108      	movs	r1, #8
 8001790:	20f5      	movs	r0, #245	@ 0xf5
 8001792:	f7ff fe80 	bl	8001496 <BMP280_WriteRegister>
    BMP280_MeasureReference(devBMP, T0, 101325.0);
 8001796:	4a03      	ldr	r2, [pc, #12]	@ (80017a4 <BMP280_Init+0x44>)
 8001798:	4903      	ldr	r1, [pc, #12]	@ (80017a8 <BMP280_Init+0x48>)
 800179a:	4620      	mov	r0, r4
 800179c:	f7ff ffc8 	bl	8001730 <BMP280_MeasureReference>
    return 1;
 80017a0:	2001      	movs	r0, #1
 80017a2:	e7ec      	b.n	800177e <BMP280_Init+0x1e>
 80017a4:	47c5e680 	.word	0x47c5e680
 80017a8:	43901333 	.word	0x43901333

080017ac <Buzz>:
    {1, 280, 230, 100, 1000},  // PENDING
    {3, 280, 230, 100, 1000},  // ARMED
    {1, 280, 279, 3000, 10}    // CRASH
};

void Buzz(TIM_HandleTypeDef *htim, uint32_t channel, buzzRoutines_t routine){
 80017ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80017b0:	4606      	mov	r6, r0
 80017b2:	460f      	mov	r7, r1
 80017b4:	4614      	mov	r4, r2

	HAL_TIM_PWM_Start(htim, channel);
 80017b6:	f002 fff5 	bl	80047a4 <HAL_TIM_PWM_Start>

	const buzzParametres_t *params = &buzzParams[routine];

	uint8_t counter = params->nbBips;
 80017ba:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80017be:	4b35      	ldr	r3, [pc, #212]	@ (8001894 <Buzz+0xe8>)
 80017c0:	f813 5022 	ldrb.w	r5, [r3, r2, lsl #2]
	int freq;

	while (counter > 0) {
 80017c4:	2d00      	cmp	r5, #0
 80017c6:	d05f      	beq.n	8001888 <Buzz+0xdc>
		if(Delay_Wait(params->delayPause)) {
 80017c8:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80017cc:	4b31      	ldr	r3, [pc, #196]	@ (8001894 <Buzz+0xe8>)
 80017ce:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80017d2:	6918      	ldr	r0, [r3, #16]
 80017d4:	f000 fb76 	bl	8001ec4 <Delay_Wait>
 80017d8:	2800      	cmp	r0, #0
 80017da:	d0f3      	beq.n	80017c4 <Buzz+0x18>
			for(freq = params->frequencyStart; freq > params->frequencyEnd; freq--)
 80017dc:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 80017e0:	4b2c      	ldr	r3, [pc, #176]	@ (8001894 <Buzz+0xe8>)
 80017e2:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 80017e6:	f8d3 8004 	ldr.w	r8, [r3, #4]
 80017ea:	e00b      	b.n	8001804 <Buzz+0x58>
			{
				if(Delay_Wait(params->delayModulation) == true) {
					__HAL_TIM_SET_AUTORELOAD(htim, freq);
					__HAL_TIM_SET_COMPARE(htim, channel, freq);
 80017ec:	2f04      	cmp	r7, #4
 80017ee:	d028      	beq.n	8001842 <Buzz+0x96>
 80017f0:	2f08      	cmp	r7, #8
 80017f2:	d02a      	beq.n	800184a <Buzz+0x9e>
 80017f4:	6833      	ldr	r3, [r6, #0]
 80017f6:	f8c3 8040 	str.w	r8, [r3, #64]	@ 0x40
					Delay_Wait(params->delayModulation);
 80017fa:	4648      	mov	r0, r9
 80017fc:	f000 fb62 	bl	8001ec4 <Delay_Wait>
			for(freq = params->frequencyStart; freq > params->frequencyEnd; freq--)
 8001800:	f108 38ff 	add.w	r8, r8, #4294967295
 8001804:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8001808:	4b22      	ldr	r3, [pc, #136]	@ (8001894 <Buzz+0xe8>)
 800180a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800180e:	689b      	ldr	r3, [r3, #8]
 8001810:	4543      	cmp	r3, r8
 8001812:	da1e      	bge.n	8001852 <Buzz+0xa6>
				if(Delay_Wait(params->delayModulation) == true) {
 8001814:	eb04 0284 	add.w	r2, r4, r4, lsl #2
 8001818:	4b1e      	ldr	r3, [pc, #120]	@ (8001894 <Buzz+0xe8>)
 800181a:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 800181e:	f8d3 900c 	ldr.w	r9, [r3, #12]
 8001822:	4648      	mov	r0, r9
 8001824:	f000 fb4e 	bl	8001ec4 <Delay_Wait>
 8001828:	2800      	cmp	r0, #0
 800182a:	d0e9      	beq.n	8001800 <Buzz+0x54>
					__HAL_TIM_SET_AUTORELOAD(htim, freq);
 800182c:	6833      	ldr	r3, [r6, #0]
 800182e:	f8c3 802c 	str.w	r8, [r3, #44]	@ 0x2c
 8001832:	f8c6 800c 	str.w	r8, [r6, #12]
					__HAL_TIM_SET_COMPARE(htim, channel, freq);
 8001836:	2f00      	cmp	r7, #0
 8001838:	d1d8      	bne.n	80017ec <Buzz+0x40>
 800183a:	6833      	ldr	r3, [r6, #0]
 800183c:	f8c3 8034 	str.w	r8, [r3, #52]	@ 0x34
 8001840:	e7db      	b.n	80017fa <Buzz+0x4e>
 8001842:	6833      	ldr	r3, [r6, #0]
 8001844:	f8c3 8038 	str.w	r8, [r3, #56]	@ 0x38
 8001848:	e7d7      	b.n	80017fa <Buzz+0x4e>
 800184a:	6833      	ldr	r3, [r6, #0]
 800184c:	f8c3 803c 	str.w	r8, [r3, #60]	@ 0x3c
 8001850:	e7d3      	b.n	80017fa <Buzz+0x4e>
				}
			}
			__HAL_TIM_SET_AUTORELOAD(htim, 0);
 8001852:	6832      	ldr	r2, [r6, #0]
 8001854:	2300      	movs	r3, #0
 8001856:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8001858:	60f3      	str	r3, [r6, #12]
			__HAL_TIM_SET_COMPARE(htim, channel, 0);
 800185a:	b92f      	cbnz	r7, 8001868 <Buzz+0xbc>
 800185c:	6833      	ldr	r3, [r6, #0]
 800185e:	2200      	movs	r2, #0
 8001860:	635a      	str	r2, [r3, #52]	@ 0x34
			counter--;
 8001862:	3d01      	subs	r5, #1
 8001864:	b2ed      	uxtb	r5, r5
 8001866:	e7ad      	b.n	80017c4 <Buzz+0x18>
			__HAL_TIM_SET_COMPARE(htim, channel, 0);
 8001868:	2f04      	cmp	r7, #4
 800186a:	d005      	beq.n	8001878 <Buzz+0xcc>
 800186c:	2f08      	cmp	r7, #8
 800186e:	d007      	beq.n	8001880 <Buzz+0xd4>
 8001870:	6833      	ldr	r3, [r6, #0]
 8001872:	2200      	movs	r2, #0
 8001874:	641a      	str	r2, [r3, #64]	@ 0x40
 8001876:	e7f4      	b.n	8001862 <Buzz+0xb6>
 8001878:	6833      	ldr	r3, [r6, #0]
 800187a:	2200      	movs	r2, #0
 800187c:	639a      	str	r2, [r3, #56]	@ 0x38
 800187e:	e7f0      	b.n	8001862 <Buzz+0xb6>
 8001880:	6833      	ldr	r3, [r6, #0]
 8001882:	2200      	movs	r2, #0
 8001884:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001886:	e7ec      	b.n	8001862 <Buzz+0xb6>
		}
	}

	HAL_TIM_PWM_Stop(htim, channel);
 8001888:	4639      	mov	r1, r7
 800188a:	4630      	mov	r0, r6
 800188c:	f003 f82c 	bl	80048e8 <HAL_TIM_PWM_Stop>
}
 8001890:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8001894:	08008008 	.word	0x08008008

08001898 <CD74HC4051_Init>:

uint32_t ADC_Sampling (ADC_HandleTypeDef *hadc);

uint8_t CD74HC4051_Init (ADC_HandleTypeDef *hadc) {

	if (hadc == NULL) {
 8001898:	b370      	cbz	r0, 80018f8 <CD74HC4051_Init+0x60>
uint8_t CD74HC4051_Init (ADC_HandleTypeDef *hadc) {
 800189a:	b510      	push	{r4, lr}
 800189c:	4604      	mov	r4, r0
		return 0; // Error
	}
	// Read pin
	Init_GPIO(PA, 0, IN, I_AN); // MUL_AN
 800189e:	2300      	movs	r3, #0
 80018a0:	461a      	mov	r2, r3
 80018a2:	4619      	mov	r1, r3
 80018a4:	2001      	movs	r0, #1
 80018a6:	f000 faa3 	bl	8001df0 <Init_GPIO>
	// Batteries
	Init_GPIO(PC, 13, OUT2, O_GP_PP); // MUL_S0
 80018aa:	2300      	movs	r3, #0
 80018ac:	2202      	movs	r2, #2
 80018ae:	210d      	movs	r1, #13
 80018b0:	2003      	movs	r0, #3
 80018b2:	f000 fa9d 	bl	8001df0 <Init_GPIO>
	Init_GPIO(PC, 14, OUT2, O_GP_PP); // MUL_S1
 80018b6:	2300      	movs	r3, #0
 80018b8:	2202      	movs	r2, #2
 80018ba:	210e      	movs	r1, #14
 80018bc:	2003      	movs	r0, #3
 80018be:	f000 fa97 	bl	8001df0 <Init_GPIO>
	Init_GPIO(PC, 15, OUT2, O_GP_PP); // MUL_S2
 80018c2:	2300      	movs	r3, #0
 80018c4:	2202      	movs	r2, #2
 80018c6:	210f      	movs	r1, #15
 80018c8:	2003      	movs	r0, #3
 80018ca:	f000 fa91 	bl	8001df0 <Init_GPIO>
	Init_GPIO(PB, 8, OUT2, O_GP_PP); // MUL_E~
 80018ce:	2300      	movs	r3, #0
 80018d0:	2202      	movs	r2, #2
 80018d2:	2108      	movs	r1, #8
 80018d4:	4610      	mov	r0, r2
 80018d6:	f000 fa8b 	bl	8001df0 <Init_GPIO>
	// Set MUL_E~ (inverse)
	Write_GPIO(PB, 8, HIGH);
 80018da:	2201      	movs	r2, #1
 80018dc:	2108      	movs	r1, #8
 80018de:	2002      	movs	r0, #2
 80018e0:	f000 fad0 	bl	8001e84 <Write_GPIO>
	// Pyros
	Pyro_Init();
 80018e4:	f000 f9cc 	bl	8001c80 <Pyro_Init>

	//ADC calibration
	ADC_Stop(hadc);
 80018e8:	4620      	mov	r0, r4
 80018ea:	f000 fa61 	bl	8001db0 <ADC_Stop>
	ADC_Calibration(hadc);
 80018ee:	4620      	mov	r0, r4
 80018f0:	f000 fa59 	bl	8001da6 <ADC_Calibration>

	return 1; // OK
 80018f4:	2001      	movs	r0, #1
}
 80018f6:	bd10      	pop	{r4, pc}
		return 0; // Error
 80018f8:	2000      	movs	r0, #0
}
 80018fa:	4770      	bx	lr

080018fc <CD74HC4051_AnRead>:

uint16_t CD74HC4051_AnRead(ADC_HandleTypeDef *hadc, uint8_t channel, uint8_t pyro_channel, float vref) {

	if (hadc == NULL) {
 80018fc:	2800      	cmp	r0, #0
 80018fe:	d060      	beq.n	80019c2 <CD74HC4051_AnRead+0xc6>
uint16_t CD74HC4051_AnRead(ADC_HandleTypeDef *hadc, uint8_t channel, uint8_t pyro_channel, float vref) {
 8001900:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001902:	460c      	mov	r4, r1
 8001904:	4615      	mov	r5, r2
 8001906:	461e      	mov	r6, r3
 8001908:	4607      	mov	r7, r0
		return 0;
	}
	if(channel == CHANNEL_1 || channel == CHANNEL_7) {
 800190a:	2901      	cmp	r1, #1
 800190c:	d05b      	beq.n	80019c6 <CD74HC4051_AnRead+0xca>
		return 0;
	}

	ADC_Start(hadc);
 800190e:	f000 fa45 	bl	8001d9c <ADC_Start>

	Write_GPIO(PB, 8, HIGH); // MUL_E~ (inverse)
 8001912:	2201      	movs	r2, #1
 8001914:	2108      	movs	r1, #8
 8001916:	2002      	movs	r0, #2
 8001918:	f000 fab4 	bl	8001e84 <Write_GPIO>
	Write_GPIO(PA, 15, LOW); // Pyro_Test (inverse)
 800191c:	2200      	movs	r2, #0
 800191e:	210f      	movs	r1, #15
 8001920:	2001      	movs	r0, #1
 8001922:	f000 faaf 	bl	8001e84 <Write_GPIO>
	if(channel == CHANNEL_0) {
 8001926:	b98c      	cbnz	r4, 800194c <CD74HC4051_AnRead+0x50>
		if(pyro_channel == PYRO_CHANNEL_0) {
 8001928:	2d01      	cmp	r5, #1
 800192a:	d003      	beq.n	8001934 <CD74HC4051_AnRead+0x38>
			Write_GPIO(PB, 4, HIGH); // Pyro_ON0
		} else if (pyro_channel == PYRO_CHANNEL_1) {
 800192c:	2d02      	cmp	r5, #2
 800192e:	d007      	beq.n	8001940 <CD74HC4051_AnRead+0x44>
			Write_GPIO(PB, 5, HIGH); // Pyro_ON1
		} else {
			return 0;
 8001930:	2000      	movs	r0, #0
 8001932:	e045      	b.n	80019c0 <CD74HC4051_AnRead+0xc4>
			Write_GPIO(PB, 4, HIGH); // Pyro_ON0
 8001934:	2201      	movs	r2, #1
 8001936:	2104      	movs	r1, #4
 8001938:	2002      	movs	r0, #2
 800193a:	f000 faa3 	bl	8001e84 <Write_GPIO>
 800193e:	e017      	b.n	8001970 <CD74HC4051_AnRead+0x74>
			Write_GPIO(PB, 5, HIGH); // Pyro_ON1
 8001940:	2201      	movs	r2, #1
 8001942:	2105      	movs	r1, #5
 8001944:	2002      	movs	r0, #2
 8001946:	f000 fa9d 	bl	8001e84 <Write_GPIO>
 800194a:	e011      	b.n	8001970 <CD74HC4051_AnRead+0x74>
		}
	} else {
		// Set channel
		Write_GPIO(PC, 13, (channel & 0x01) ? HIGH : LOW);
 800194c:	f004 0201 	and.w	r2, r4, #1
 8001950:	210d      	movs	r1, #13
 8001952:	2003      	movs	r0, #3
 8001954:	f000 fa96 	bl	8001e84 <Write_GPIO>
		Write_GPIO(PC, 14, (channel & 0x02) ? HIGH : LOW);
 8001958:	f3c4 0240 	ubfx	r2, r4, #1, #1
 800195c:	210e      	movs	r1, #14
 800195e:	2003      	movs	r0, #3
 8001960:	f000 fa90 	bl	8001e84 <Write_GPIO>
		Write_GPIO(PC, 15, (channel & 0x04) ? HIGH : LOW);
 8001964:	f3c4 0280 	ubfx	r2, r4, #2, #1
 8001968:	210f      	movs	r1, #15
 800196a:	2003      	movs	r0, #3
 800196c:	f000 fa8a 	bl	8001e84 <Write_GPIO>
	}
	// Reactiver multiplexer pour lecture
	Write_GPIO(PB, 8, LOW); // MUL_E~ (inverse)
 8001970:	2200      	movs	r2, #0
 8001972:	2108      	movs	r1, #8
 8001974:	2002      	movs	r0, #2
 8001976:	f000 fa85 	bl	8001e84 <Write_GPIO>
	// Lecture
	uint32_t adc_value = ADC_Sampling(hadc);
 800197a:	4638      	mov	r0, r7
 800197c:	f000 fa1e 	bl	8001dbc <ADC_Sampling>
 8001980:	4604      	mov	r4, r0
	// Desactiver pyros (ordre important)
	Write_GPIO(PB, 4, LOW); // Pyro_ON0
 8001982:	2200      	movs	r2, #0
 8001984:	2104      	movs	r1, #4
 8001986:	2002      	movs	r0, #2
 8001988:	f000 fa7c 	bl	8001e84 <Write_GPIO>
	Write_GPIO(PB, 5, LOW); // Pyro_ON1
 800198c:	2200      	movs	r2, #0
 800198e:	2105      	movs	r1, #5
 8001990:	2002      	movs	r0, #2
 8001992:	f000 fa77 	bl	8001e84 <Write_GPIO>
	Write_GPIO(PA, 15, HIGH); // Pyro_Test~
 8001996:	2201      	movs	r2, #1
 8001998:	210f      	movs	r1, #15
 800199a:	4610      	mov	r0, r2
 800199c:	f000 fa72 	bl	8001e84 <Write_GPIO>

	return (uint16_t)((adc_value * vref / 4096) * 1000);
 80019a0:	4620      	mov	r0, r4
 80019a2:	f7ff f977 	bl	8000c94 <__aeabi_ui2f>
 80019a6:	4631      	mov	r1, r6
 80019a8:	f7ff f9cc 	bl	8000d44 <__aeabi_fmul>
 80019ac:	f04f 5166 	mov.w	r1, #964689920	@ 0x39800000
 80019b0:	f7ff f9c8 	bl	8000d44 <__aeabi_fmul>
 80019b4:	4905      	ldr	r1, [pc, #20]	@ (80019cc <CD74HC4051_AnRead+0xd0>)
 80019b6:	f7ff f9c5 	bl	8000d44 <__aeabi_fmul>
 80019ba:	f7ff fb13 	bl	8000fe4 <__aeabi_f2uiz>
 80019be:	b280      	uxth	r0, r0
}
 80019c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 0;
 80019c2:	2000      	movs	r0, #0
}
 80019c4:	4770      	bx	lr
		return 0;
 80019c6:	2000      	movs	r0, #0
 80019c8:	e7fa      	b.n	80019c0 <CD74HC4051_AnRead+0xc4>
 80019ca:	bf00      	nop
 80019cc:	447a0000 	.word	0x447a0000

080019d0 <ICM20602_Read>:
{
	return Read_GPIO(PA, 10);
}

void ICM20602_Read(uint8_t address, uint8_t rxData[], uint8_t size)
{
 80019d0:	b530      	push	{r4, r5, lr}
 80019d2:	b083      	sub	sp, #12
 80019d4:	460c      	mov	r4, r1
 80019d6:	4615      	mov	r5, r2
 80019d8:	f88d 0007 	strb.w	r0, [sp, #7]
	address |= 0x80;  // read operation
 80019dc:	b2c3      	uxtb	r3, r0
 80019de:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80019e2:	f88d 3007 	strb.w	r3, [sp, #7]

	Write_GPIO(PB, 12, LOW);
 80019e6:	2200      	movs	r2, #0
 80019e8:	210c      	movs	r1, #12
 80019ea:	2002      	movs	r0, #2
 80019ec:	f000 fa4a 	bl	8001e84 <Write_GPIO>
	SPI2_TX(&address, 1);  // send address
 80019f0:	2101      	movs	r1, #1
 80019f2:	f10d 0007 	add.w	r0, sp, #7
 80019f6:	f000 fadd 	bl	8001fb4 <SPI2_TX>
	SPI2_RX(rxData, size);  // receive 6 bytes data
 80019fa:	4629      	mov	r1, r5
 80019fc:	4620      	mov	r0, r4
 80019fe:	f000 faf7 	bl	8001ff0 <SPI2_RX>
	Write_GPIO(PB, 12, HIGH);
 8001a02:	2201      	movs	r2, #1
 8001a04:	210c      	movs	r1, #12
 8001a06:	2002      	movs	r0, #2
 8001a08:	f000 fa3c 	bl	8001e84 <Write_GPIO>
}
 8001a0c:	b003      	add	sp, #12
 8001a0e:	bd30      	pop	{r4, r5, pc}

08001a10 <ICM20602_Write>:

void ICM20602_Write(uint8_t address, uint8_t value)
{
 8001a10:	b500      	push	{lr}
 8001a12:	b083      	sub	sp, #12
 8001a14:	f88d 0007 	strb.w	r0, [sp, #7]
 8001a18:	f88d 1006 	strb.w	r1, [sp, #6]
	Write_GPIO(PB, 12, LOW);
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	210c      	movs	r1, #12
 8001a20:	2002      	movs	r0, #2
 8001a22:	f000 fa2f 	bl	8001e84 <Write_GPIO>
	SPI2_TX(&address, 1);  // send address
 8001a26:	2101      	movs	r1, #1
 8001a28:	f10d 0007 	add.w	r0, sp, #7
 8001a2c:	f000 fac2 	bl	8001fb4 <SPI2_TX>
	SPI2_TX(&value, 1);  // send value
 8001a30:	2101      	movs	r1, #1
 8001a32:	f10d 0006 	add.w	r0, sp, #6
 8001a36:	f000 fabd 	bl	8001fb4 <SPI2_TX>
	Write_GPIO(PB, 12, HIGH);
 8001a3a:	2201      	movs	r2, #1
 8001a3c:	210c      	movs	r1, #12
 8001a3e:	2002      	movs	r0, #2
 8001a40:	f000 fa20 	bl	8001e84 <Write_GPIO>
	HAL_Delay(20);
 8001a44:	2014      	movs	r0, #20
 8001a46:	f001 f8d9 	bl	8002bfc <HAL_Delay>
}
 8001a4a:	b003      	add	sp, #12
 8001a4c:	f85d fb04 	ldr.w	pc, [sp], #4

08001a50 <ICM20602_Remove_DC_Offset>:
{
 8001a50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001a54:	b084      	sub	sp, #16
 8001a56:	460d      	mov	r5, r1
	int16_t offset[3] = {0,0,0};
 8001a58:	2400      	movs	r4, #0
 8001a5a:	f8ad 4008 	strh.w	r4, [sp, #8]
 8001a5e:	f8ad 400a 	strh.w	r4, [sp, #10]
 8001a62:	f8ad 400c 	strh.w	r4, [sp, #12]
	for(i = 0; i < mean; i++)
 8001a66:	e027      	b.n	8001ab8 <ICM20602_Remove_DC_Offset+0x68>
		ICM20602_Read(ICM20602_REG_GYRO_XOUT_H, rxData, 6);
 8001a68:	2206      	movs	r2, #6
 8001a6a:	4669      	mov	r1, sp
 8001a6c:	2043      	movs	r0, #67	@ 0x43
 8001a6e:	f7ff ffaf 	bl	80019d0 <ICM20602_Read>
		offset[0] += (rxData[0] << 8) | rxData[1];
 8001a72:	f8bd 3008 	ldrh.w	r3, [sp, #8]
 8001a76:	f89d 1000 	ldrb.w	r1, [sp]
 8001a7a:	f89d 2001 	ldrb.w	r2, [sp, #1]
 8001a7e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001a82:	4413      	add	r3, r2
 8001a84:	f8ad 3008 	strh.w	r3, [sp, #8]
		offset[1] += (rxData[2] << 8) | rxData[3];
 8001a88:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 8001a8c:	f89d 1002 	ldrb.w	r1, [sp, #2]
 8001a90:	f89d 2003 	ldrb.w	r2, [sp, #3]
 8001a94:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001a98:	4413      	add	r3, r2
 8001a9a:	f8ad 300a 	strh.w	r3, [sp, #10]
		offset[2] += (rxData[4] << 8) | rxData[5];
 8001a9e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 8001aa2:	f89d 1004 	ldrb.w	r1, [sp, #4]
 8001aa6:	f89d 2005 	ldrb.w	r2, [sp, #5]
 8001aaa:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8001aae:	4413      	add	r3, r2
 8001ab0:	f8ad 300c 	strh.w	r3, [sp, #12]
	for(i = 0; i < mean; i++)
 8001ab4:	3401      	adds	r4, #1
 8001ab6:	b264      	sxtb	r4, r4
 8001ab8:	42ac      	cmp	r4, r5
 8001aba:	dbd5      	blt.n	8001a68 <ICM20602_Remove_DC_Offset+0x18>
	offset[0] /= mean;
 8001abc:	f9bd 7008 	ldrsh.w	r7, [sp, #8]
 8001ac0:	fb97 f7f5 	sdiv	r7, r7, r5
 8001ac4:	b239      	sxth	r1, r7
 8001ac6:	f8ad 1008 	strh.w	r1, [sp, #8]
	offset[1] /= mean;
 8001aca:	f9bd 600a 	ldrsh.w	r6, [sp, #10]
 8001ace:	fb96 f6f5 	sdiv	r6, r6, r5
 8001ad2:	fa0f f886 	sxth.w	r8, r6
 8001ad6:	f8ad 800a 	strh.w	r8, [sp, #10]
	offset[2] /= mean;
 8001ada:	f9bd 400c 	ldrsh.w	r4, [sp, #12]
 8001ade:	fb94 f4f5 	sdiv	r4, r4, r5
 8001ae2:	b225      	sxth	r5, r4
 8001ae4:	f8ad 500c 	strh.w	r5, [sp, #12]
	ICM20602_Write(ICM20602_REG_XG_OFFS_USRH, (offset[0]*-2)>>8);
 8001ae8:	ebc1 71c1 	rsb	r1, r1, r1, lsl #31
 8001aec:	f3c1 11c7 	ubfx	r1, r1, #7, #8
 8001af0:	2013      	movs	r0, #19
 8001af2:	f7ff ff8d 	bl	8001a10 <ICM20602_Write>
	ICM20602_Write(ICM20602_REG_XG_OFFS_USRL, offset[0]*-2);
 8001af6:	ebc7 17c7 	rsb	r7, r7, r7, lsl #7
 8001afa:	0079      	lsls	r1, r7, #1
 8001afc:	f001 01fe 	and.w	r1, r1, #254	@ 0xfe
 8001b00:	2014      	movs	r0, #20
 8001b02:	f7ff ff85 	bl	8001a10 <ICM20602_Write>
	ICM20602_Write(ICM20602_REG_YG_OFFS_USRH, (offset[1]*-2)>>8);
 8001b06:	ebc8 78c8 	rsb	r8, r8, r8, lsl #31
 8001b0a:	f3c8 11c7 	ubfx	r1, r8, #7, #8
 8001b0e:	2015      	movs	r0, #21
 8001b10:	f7ff ff7e 	bl	8001a10 <ICM20602_Write>
	ICM20602_Write(ICM20602_REG_YG_OFFS_USRL, offset[1]*-2);
 8001b14:	ebc6 16c6 	rsb	r6, r6, r6, lsl #7
 8001b18:	0071      	lsls	r1, r6, #1
 8001b1a:	f001 01fe 	and.w	r1, r1, #254	@ 0xfe
 8001b1e:	2016      	movs	r0, #22
 8001b20:	f7ff ff76 	bl	8001a10 <ICM20602_Write>
	ICM20602_Write(ICM20602_REG_ZG_OFFS_USRH, (offset[2]*-2)>>8);
 8001b24:	ebc5 75c5 	rsb	r5, r5, r5, lsl #31
 8001b28:	f3c5 11c7 	ubfx	r1, r5, #7, #8
 8001b2c:	2017      	movs	r0, #23
 8001b2e:	f7ff ff6f 	bl	8001a10 <ICM20602_Write>
	ICM20602_Write(ICM20602_REG_ZG_OFFS_USRL, offset[2]*-2);
 8001b32:	ebc4 14c4 	rsb	r4, r4, r4, lsl #7
 8001b36:	0061      	lsls	r1, r4, #1
 8001b38:	f001 01fe 	and.w	r1, r1, #254	@ 0xfe
 8001b3c:	2018      	movs	r0, #24
 8001b3e:	f7ff ff67 	bl	8001a10 <ICM20602_Write>
}
 8001b42:	b004      	add	sp, #16
 8001b44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001b48 <ICM20602_Init>:
{
 8001b48:	b530      	push	{r4, r5, lr}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	4604      	mov	r4, r0
	dev->gyroXRaw = 	0.0f;
 8001b4e:	2500      	movs	r5, #0
 8001b50:	8005      	strh	r5, [r0, #0]
	dev->gyroYRaw = 	0.0f;
 8001b52:	8045      	strh	r5, [r0, #2]
	dev->gyroZRaw = 	0.0f;
 8001b54:	8085      	strh	r5, [r0, #4]
	dev->accXRaw = 		0.0f;
 8001b56:	80c5      	strh	r5, [r0, #6]
	dev->accYRaw = 		0.0f;
 8001b58:	8105      	strh	r5, [r0, #8]
	dev->accZRaw = 		0.0f;
 8001b5a:	8145      	strh	r5, [r0, #10]
	dev->temperatureC = 0.0f;
 8001b5c:	2300      	movs	r3, #0
 8001b5e:	6243      	str	r3, [r0, #36]	@ 0x24
	Init_GPIO(PA,  10, IN, I_PP); // Init GPIO for the interrupt
 8001b60:	2302      	movs	r3, #2
 8001b62:	462a      	mov	r2, r5
 8001b64:	210a      	movs	r1, #10
 8001b66:	2001      	movs	r0, #1
 8001b68:	f000 f942 	bl	8001df0 <Init_GPIO>
	ICM20602_Write(ICM20602_REG_PWR_MGMT_1, 0x80);
 8001b6c:	2180      	movs	r1, #128	@ 0x80
 8001b6e:	206b      	movs	r0, #107	@ 0x6b
 8001b70:	f7ff ff4e 	bl	8001a10 <ICM20602_Write>
	ICM20602_Write(ICM20602_REG_I2C_IF, 0x40);
 8001b74:	2140      	movs	r1, #64	@ 0x40
 8001b76:	2070      	movs	r0, #112	@ 0x70
 8001b78:	f7ff ff4a 	bl	8001a10 <ICM20602_Write>
	ICM20602_Write(ICM20602_REG_PWR_MGMT_1, 0x01);
 8001b7c:	2101      	movs	r1, #1
 8001b7e:	206b      	movs	r0, #107	@ 0x6b
 8001b80:	f7ff ff46 	bl	8001a10 <ICM20602_Write>
	ICM20602_Write(ICM20602_REG_SMPLRT_DIV, 0x00);
 8001b84:	4629      	mov	r1, r5
 8001b86:	2019      	movs	r0, #25
 8001b88:	f7ff ff42 	bl	8001a10 <ICM20602_Write>
	ICM20602_Write(ICM20602_REG_CONFIG, 0x05);
 8001b8c:	2105      	movs	r1, #5
 8001b8e:	201a      	movs	r0, #26
 8001b90:	f7ff ff3e 	bl	8001a10 <ICM20602_Write>
	ICM20602_Write(ICM20602_REG_GYRO_CONFIG, 0x018);
 8001b94:	2118      	movs	r1, #24
 8001b96:	201b      	movs	r0, #27
 8001b98:	f7ff ff3a 	bl	8001a10 <ICM20602_Write>
	ICM20602_Write(ICM20602_REG_ACCEL_CONFIG, 0x18);
 8001b9c:	2118      	movs	r1, #24
 8001b9e:	201c      	movs	r0, #28
 8001ba0:	f7ff ff36 	bl	8001a10 <ICM20602_Write>
	ICM20602_Write(ICM20602_REG_ACCEL_CONFIG2, 0x03); // Acc FCHOICE 1kHz(bit3-0), DLPF fc 44.8Hz(bit2:0-011)
 8001ba4:	2103      	movs	r1, #3
 8001ba6:	201d      	movs	r0, #29
 8001ba8:	f7ff ff32 	bl	8001a10 <ICM20602_Write>
	ICM20602_Write(ICM20602_REG_INT_ENABLE, 0x01);
 8001bac:	2101      	movs	r1, #1
 8001bae:	2038      	movs	r0, #56	@ 0x38
 8001bb0:	f7ff ff2e 	bl	8001a10 <ICM20602_Write>
	ICM20602_Read(ICM20602_REG_WHO_AM_I, rxData, 1);
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	a901      	add	r1, sp, #4
 8001bb8:	2075      	movs	r0, #117	@ 0x75
 8001bba:	f7ff ff09 	bl	80019d0 <ICM20602_Read>
	ICM20602_Read(ICM20602_REG_I2C_IF, rxData, 1);
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	a901      	add	r1, sp, #4
 8001bc2:	2070      	movs	r0, #112	@ 0x70
 8001bc4:	f7ff ff04 	bl	80019d0 <ICM20602_Read>
	ICM20602_Read(ICM20602_REG_PWR_MGMT_1, rxData, 1);
 8001bc8:	2201      	movs	r2, #1
 8001bca:	a901      	add	r1, sp, #4
 8001bcc:	206b      	movs	r0, #107	@ 0x6b
 8001bce:	f7ff feff 	bl	80019d0 <ICM20602_Read>
	ICM20602_Read(ICM20602_REG_SMPLRT_DIV, rxData, 1);
 8001bd2:	2201      	movs	r2, #1
 8001bd4:	a901      	add	r1, sp, #4
 8001bd6:	2019      	movs	r0, #25
 8001bd8:	f7ff fefa 	bl	80019d0 <ICM20602_Read>
	ICM20602_Read(ICM20602_REG_CONFIG, rxData, 1);
 8001bdc:	2201      	movs	r2, #1
 8001bde:	a901      	add	r1, sp, #4
 8001be0:	201a      	movs	r0, #26
 8001be2:	f7ff fef5 	bl	80019d0 <ICM20602_Read>
	ICM20602_Read(ICM20602_REG_ACCEL_CONFIG, rxData, 1);
 8001be6:	2201      	movs	r2, #1
 8001be8:	a901      	add	r1, sp, #4
 8001bea:	201c      	movs	r0, #28
 8001bec:	f7ff fef0 	bl	80019d0 <ICM20602_Read>
	ICM20602_Read(ICM20602_REG_ACCEL_CONFIG2, rxData, 1);
 8001bf0:	2201      	movs	r2, #1
 8001bf2:	a901      	add	r1, sp, #4
 8001bf4:	201d      	movs	r0, #29
 8001bf6:	f7ff feeb 	bl	80019d0 <ICM20602_Read>
	ICM20602_Remove_DC_Offset(dev,2);
 8001bfa:	2102      	movs	r1, #2
 8001bfc:	4620      	mov	r0, r4
 8001bfe:	f7ff ff27 	bl	8001a50 <ICM20602_Remove_DC_Offset>
}
 8001c02:	4628      	mov	r0, r5
 8001c04:	b003      	add	sp, #12
 8001c06:	bd30      	pop	{r4, r5, pc}

08001c08 <L76LM33_SendCommand>:
	return 1; // OK
}

uint8_t L76LM33_SendCommand(unsigned short usart_port, char *command) {

    if (command == NULL) {
 8001c08:	b161      	cbz	r1, 8001c24 <L76LM33_SendCommand+0x1c>
uint8_t L76LM33_SendCommand(unsigned short usart_port, char *command) {
 8001c0a:	b538      	push	{r3, r4, r5, lr}
 8001c0c:	4604      	mov	r4, r0
 8001c0e:	460d      	mov	r5, r1
        return 0; // Error
    }
    USART_TX(usart_port, (uint8_t*)command, strlen(command));
 8001c10:	4608      	mov	r0, r1
 8001c12:	f7fe fa9d 	bl	8000150 <strlen>
 8001c16:	4602      	mov	r2, r0
 8001c18:	4629      	mov	r1, r5
 8001c1a:	4620      	mov	r0, r4
 8001c1c:	f000 fa6e 	bl	80020fc <USART_TX>
    return 1; // OK
 8001c20:	2001      	movs	r0, #1
}
 8001c22:	bd38      	pop	{r3, r4, r5, pc}
        return 0; // Error
 8001c24:	2000      	movs	r0, #0
}
 8001c26:	4770      	bx	lr

08001c28 <L76LM33_Init>:
uint8_t L76LM33_Init (unsigned short usart_port) {
 8001c28:	b530      	push	{r4, r5, lr}
 8001c2a:	b095      	sub	sp, #84	@ 0x54
 8001c2c:	4605      	mov	r5, r0
	char PROTOCOL_SETRMS[] = "$PMTK314,0,1,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0,0*35\r\n";
 8001c2e:	f10d 0c14 	add.w	ip, sp, #20
 8001c32:	4c11      	ldr	r4, [pc, #68]	@ (8001c78 <L76LM33_Init+0x50>)
 8001c34:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c36:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001c3a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c3c:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001c40:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c42:	e8ac 000f 	stmia.w	ip!, {r0, r1, r2, r3}
 8001c46:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001c4a:	e8ac 0003 	stmia.w	ip!, {r0, r1}
 8001c4e:	f8ac 2000 	strh.w	r2, [ip]
	char PROTOCOL_NAVMODE[] = "PMTK886,2*2A\r\n";
 8001c52:	4b0a      	ldr	r3, [pc, #40]	@ (8001c7c <L76LM33_Init+0x54>)
 8001c54:	ac01      	add	r4, sp, #4
 8001c56:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c58:	c407      	stmia	r4!, {r0, r1, r2}
 8001c5a:	f824 3b02 	strh.w	r3, [r4], #2
 8001c5e:	0c1b      	lsrs	r3, r3, #16
 8001c60:	7023      	strb	r3, [r4, #0]
	L76LM33_SendCommand(usart_port, PROTOCOL_SETRMS);
 8001c62:	a905      	add	r1, sp, #20
 8001c64:	4628      	mov	r0, r5
 8001c66:	f7ff ffcf 	bl	8001c08 <L76LM33_SendCommand>
	L76LM33_SendCommand(usart_port, PROTOCOL_NAVMODE);
 8001c6a:	a901      	add	r1, sp, #4
 8001c6c:	4628      	mov	r0, r5
 8001c6e:	f7ff ffcb 	bl	8001c08 <L76LM33_SendCommand>
}
 8001c72:	2001      	movs	r0, #1
 8001c74:	b015      	add	sp, #84	@ 0x54
 8001c76:	bd30      	pop	{r4, r5, pc}
 8001c78:	0800806c 	.word	0x0800806c
 8001c7c:	080080a8 	.word	0x080080a8

08001c80 <Pyro_Init>:
 *      Author: gagno
 */

#include "GAUL_Drivers/Pyros.h"

void Pyro_Init(void) {
 8001c80:	b508      	push	{r3, lr}
	// Pyros
	Init_GPIO(PB, 4, OUT2, O_GP_PP); // PyroON0
 8001c82:	2300      	movs	r3, #0
 8001c84:	2202      	movs	r2, #2
 8001c86:	2104      	movs	r1, #4
 8001c88:	4610      	mov	r0, r2
 8001c8a:	f000 f8b1 	bl	8001df0 <Init_GPIO>
	Init_GPIO(PB, 5, OUT2, O_GP_PP); // PyroON1
 8001c8e:	2300      	movs	r3, #0
 8001c90:	2202      	movs	r2, #2
 8001c92:	2105      	movs	r1, #5
 8001c94:	4610      	mov	r0, r2
 8001c96:	f000 f8ab 	bl	8001df0 <Init_GPIO>
	Init_GPIO(PA, 15, OUT2, O_GP_PP); // Pyro_Test~
 8001c9a:	2300      	movs	r3, #0
 8001c9c:	2202      	movs	r2, #2
 8001c9e:	210f      	movs	r1, #15
 8001ca0:	2001      	movs	r0, #1
 8001ca2:	f000 f8a5 	bl	8001df0 <Init_GPIO>
	// Set Pyro_Test~ (inverse) et Pyros_ON LOW
	Write_GPIO(PA, 15, HIGH);
 8001ca6:	2201      	movs	r2, #1
 8001ca8:	210f      	movs	r1, #15
 8001caa:	4610      	mov	r0, r2
 8001cac:	f000 f8ea 	bl	8001e84 <Write_GPIO>
	Write_GPIO(PB, 4, LOW);
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	2104      	movs	r1, #4
 8001cb4:	2002      	movs	r0, #2
 8001cb6:	f000 f8e5 	bl	8001e84 <Write_GPIO>
	Write_GPIO(PB, 5, LOW);
 8001cba:	2200      	movs	r2, #0
 8001cbc:	2105      	movs	r1, #5
 8001cbe:	2002      	movs	r0, #2
 8001cc0:	f000 f8e0 	bl	8001e84 <Write_GPIO>
}
 8001cc4:	bd08      	pop	{r3, pc}
	...

08001cc8 <ws2812_timer2_init>:
static uint16_t ws2812_gpio_set_bits = 0;
static uint16_t dma_buffer[DMA_BUFFER_SIZE];


static void ws2812_timer2_init(void)
{
 8001cc8:	b570      	push	{r4, r5, r6, lr}
 8001cca:	b08e      	sub	sp, #56	@ 0x38
    TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001ccc:	2400      	movs	r4, #0
 8001cce:	940a      	str	r4, [sp, #40]	@ 0x28
 8001cd0:	940b      	str	r4, [sp, #44]	@ 0x2c
 8001cd2:	940c      	str	r4, [sp, #48]	@ 0x30
 8001cd4:	940d      	str	r4, [sp, #52]	@ 0x34
    TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cd6:	9408      	str	r4, [sp, #32]
 8001cd8:	9409      	str	r4, [sp, #36]	@ 0x24
    TIM_OC_InitTypeDef sConfigOC = {0};
 8001cda:	9401      	str	r4, [sp, #4]
 8001cdc:	9402      	str	r4, [sp, #8]
 8001cde:	9403      	str	r4, [sp, #12]
 8001ce0:	9404      	str	r4, [sp, #16]
 8001ce2:	9405      	str	r4, [sp, #20]
 8001ce4:	9406      	str	r4, [sp, #24]
 8001ce6:	9407      	str	r4, [sp, #28]

    htimer2.Instance = TIM2;
 8001ce8:	4d1a      	ldr	r5, [pc, #104]	@ (8001d54 <ws2812_timer2_init+0x8c>)
 8001cea:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001cee:	602b      	str	r3, [r5, #0]
    htimer2.Init.Prescaler = 0;
 8001cf0:	606c      	str	r4, [r5, #4]
    htimer2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cf2:	60ac      	str	r4, [r5, #8]
    htimer2.Init.Period = WS2812_TIMER_PERIOD;
 8001cf4:	235a      	movs	r3, #90	@ 0x5a
 8001cf6:	60eb      	str	r3, [r5, #12]

    htimer2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cf8:	612c      	str	r4, [r5, #16]
    htimer2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cfa:	61ac      	str	r4, [r5, #24]
    HAL_TIM_Base_Init(&htimer2);
 8001cfc:	4628      	mov	r0, r5
 8001cfe:	f002 fca9 	bl	8004654 <HAL_TIM_Base_Init>

    sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d02:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d06:	930a      	str	r3, [sp, #40]	@ 0x28
    HAL_TIM_ConfigClockSource(&htimer2, &sClockSourceConfig);
 8001d08:	a90a      	add	r1, sp, #40	@ 0x28
 8001d0a:	4628      	mov	r0, r5
 8001d0c:	f002 ff12 	bl	8004b34 <HAL_TIM_ConfigClockSource>
    HAL_TIM_PWM_Init(&htimer2);
 8001d10:	4628      	mov	r0, r5
 8001d12:	f002 fcee 	bl	80046f2 <HAL_TIM_PWM_Init>
    sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d16:	9408      	str	r4, [sp, #32]
    sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d18:	9409      	str	r4, [sp, #36]	@ 0x24
    HAL_TIMEx_MasterConfigSynchronization(&htimer2, &sMasterConfig);
 8001d1a:	a908      	add	r1, sp, #32
 8001d1c:	4628      	mov	r0, r5
 8001d1e:	f003 fa75 	bl	800520c <HAL_TIMEx_MasterConfigSynchronization>

    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d22:	2660      	movs	r6, #96	@ 0x60
 8001d24:	9601      	str	r6, [sp, #4]

    sConfigOC.Pulse = WS2812_TIMER_PWM_CH1_TIME;
 8001d26:	231c      	movs	r3, #28
 8001d28:	9302      	str	r3, [sp, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d2a:	9403      	str	r4, [sp, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d2c:	9405      	str	r4, [sp, #20]
    HAL_TIM_PWM_ConfigChannel(&htimer2, &sConfigOC, TIM_CHANNEL_1);
 8001d2e:	4622      	mov	r2, r4
 8001d30:	a901      	add	r1, sp, #4
 8001d32:	4628      	mov	r0, r5
 8001d34:	f002 fe3c 	bl	80049b0 <HAL_TIM_PWM_ConfigChannel>
    sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001d38:	9601      	str	r6, [sp, #4]

    sConfigOC.Pulse = WS2812_TIMER_PWM_CH2_TIME;
 8001d3a:	2339      	movs	r3, #57	@ 0x39
 8001d3c:	9302      	str	r3, [sp, #8]
    sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d3e:	9403      	str	r4, [sp, #12]
    sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d40:	9405      	str	r4, [sp, #20]
    HAL_TIM_PWM_ConfigChannel(&htimer2, &sConfigOC, TIM_CHANNEL_2);
 8001d42:	2204      	movs	r2, #4
 8001d44:	eb0d 0102 	add.w	r1, sp, r2
 8001d48:	4628      	mov	r0, r5
 8001d4a:	f002 fe31 	bl	80049b0 <HAL_TIM_PWM_ConfigChannel>
}
 8001d4e:	b00e      	add	sp, #56	@ 0x38
 8001d50:	bd70      	pop	{r4, r5, r6, pc}
 8001d52:	bf00      	nop
 8001d54:	20000204 	.word	0x20000204

08001d58 <WS2812_Init>:
	__HAL_DMA_DISABLE(&hdma_tim2_pwm_ch1);
	__HAL_DMA_DISABLE(&hdma_tim2_pwm_ch2);
}

void WS2812_Init()
{
 8001d58:	b500      	push	{lr}
 8001d5a:	b083      	sub	sp, #12
    /* DMA controller clock enable */
    __HAL_RCC_DMA1_CLK_ENABLE();
 8001d5c:	4b0e      	ldr	r3, [pc, #56]	@ (8001d98 <WS2812_Init+0x40>)
 8001d5e:	695a      	ldr	r2, [r3, #20]
 8001d60:	f042 0201 	orr.w	r2, r2, #1
 8001d64:	615a      	str	r2, [r3, #20]
 8001d66:	695b      	ldr	r3, [r3, #20]
 8001d68:	f003 0301 	and.w	r3, r3, #1
 8001d6c:	9301      	str	r3, [sp, #4]
 8001d6e:	9b01      	ldr	r3, [sp, #4]

    /* DMA interrupt init, not that we're using it... */
    HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001d70:	2200      	movs	r2, #0
 8001d72:	4611      	mov	r1, r2
 8001d74:	200c      	movs	r0, #12
 8001d76:	f001 fd26 	bl	80037c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	4611      	mov	r1, r2
 8001d7e:	200f      	movs	r0, #15
 8001d80:	f001 fd21 	bl	80037c6 <HAL_NVIC_SetPriority>
    HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 0, 0);
 8001d84:	2200      	movs	r2, #0
 8001d86:	4611      	mov	r1, r2
 8001d88:	2011      	movs	r0, #17
 8001d8a:	f001 fd1c 	bl	80037c6 <HAL_NVIC_SetPriority>

    ws2812_timer2_init();
 8001d8e:	f7ff ff9b 	bl	8001cc8 <ws2812_timer2_init>
}
 8001d92:	b003      	add	sp, #12
 8001d94:	f85d fb04 	ldr.w	pc, [sp], #4
 8001d98:	40021000 	.word	0x40021000

08001d9c <ADC_Start>:


#include "GAUL_Drivers/Low_Level_Drivers/ADC_driver.h"


uint8_t ADC_Start(ADC_HandleTypeDef *hadc) {
 8001d9c:	b508      	push	{r3, lr}

	HAL_ADC_Start(hadc);
 8001d9e:	f001 f829 	bl	8002df4 <HAL_ADC_Start>
	return 1; // OK
}
 8001da2:	2001      	movs	r0, #1
 8001da4:	bd08      	pop	{r3, pc}

08001da6 <ADC_Calibration>:

uint8_t ADC_Calibration(ADC_HandleTypeDef *hadc) {
 8001da6:	b508      	push	{r3, lr}

	HAL_ADCEx_Calibration_Start(hadc);
 8001da8:	f001 fba4 	bl	80034f4 <HAL_ADCEx_Calibration_Start>
	return 1; // OK
}
 8001dac:	2001      	movs	r0, #1
 8001dae:	bd08      	pop	{r3, pc}

08001db0 <ADC_Stop>:

uint8_t ADC_Stop(ADC_HandleTypeDef *hadc) {
 8001db0:	b508      	push	{r3, lr}

	HAL_ADC_Stop(hadc);
 8001db2:	f001 f8cd 	bl	8002f50 <HAL_ADC_Stop>
	return 1; // OK
}
 8001db6:	2001      	movs	r0, #1
 8001db8:	bd08      	pop	{r3, pc}
	...

08001dbc <ADC_Sampling>:

uint32_t ADC_Sampling (ADC_HandleTypeDef *hadc) {
 8001dbc:	b538      	push	{r3, r4, r5, lr}

	if (!(ADC1->CR2 & ADC_CR2_ADON)) {
 8001dbe:	4b0b      	ldr	r3, [pc, #44]	@ (8001dec <ADC_Sampling+0x30>)
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	f013 0f01 	tst.w	r3, #1
 8001dc6:	d00d      	beq.n	8001de4 <ADC_Sampling+0x28>
 8001dc8:	4604      	mov	r4, r0
		return 0xFFFF;
	}
	HAL_ADC_PollForConversion(hadc, HAL_MAX_DELAY); // Timeout peut etre ajuste
 8001dca:	f04f 31ff 	mov.w	r1, #4294967295
 8001dce:	f001 f8eb 	bl	8002fa8 <HAL_ADC_PollForConversion>
	uint32_t adc_value = HAL_ADC_GetValue(hadc);
 8001dd2:	4620      	mov	r0, r4
 8001dd4:	f001 f9ee 	bl	80031b4 <HAL_ADC_GetValue>
 8001dd8:	4605      	mov	r5, r0
	HAL_ADC_Stop(hadc);
 8001dda:	4620      	mov	r0, r4
 8001ddc:	f001 f8b8 	bl	8002f50 <HAL_ADC_Stop>

	return adc_value;
}
 8001de0:	4628      	mov	r0, r5
 8001de2:	bd38      	pop	{r3, r4, r5, pc}
		return 0xFFFF;
 8001de4:	f64f 75ff 	movw	r5, #65535	@ 0xffff
 8001de8:	e7fa      	b.n	8001de0 <ADC_Sampling+0x24>
 8001dea:	bf00      	nop
 8001dec:	40012400 	.word	0x40012400

08001df0 <Init_GPIO>:
#include "GAUL_Drivers/Low_Level_Drivers/GPIO_driver.h"

void Init_GPIO(unsigned short port, unsigned short pin, unsigned short dir, unsigned short opt)
{
 8001df0:	b510      	push	{r4, lr}
 volatile unsigned long * CR;
 unsigned short tPIN = pin;
 unsigned short offset = 0x00;

	if(pin > 7)
 8001df2:	2907      	cmp	r1, #7
 8001df4:	d904      	bls.n	8001e00 <Init_GPIO+0x10>
		{
			tPIN -= 8;
 8001df6:	3908      	subs	r1, #8
 8001df8:	b289      	uxth	r1, r1
			offset = 0x01;
 8001dfa:	f04f 0e01 	mov.w	lr, #1
 8001dfe:	e001      	b.n	8001e04 <Init_GPIO+0x14>
 unsigned short offset = 0x00;
 8001e00:	f04f 0e00 	mov.w	lr, #0
		}

	if(port == 1)
 8001e04:	2801      	cmp	r0, #1
 8001e06:	d00f      	beq.n	8001e28 <Init_GPIO+0x38>
		{
			RCC_APB2ENR |= 4; //// Enabling PORT A
			CR = (volatile unsigned long *) (&GPIO_A + offset);
		}
	else if(port == 2)
 8001e08:	2802      	cmp	r0, #2
 8001e0a:	d02d      	beq.n	8001e68 <Init_GPIO+0x78>
		{
			RCC_APB2ENR |= 8; //// Enabling PORT A
			CR = (volatile unsigned long *) (&GPIO_B + offset);
		}
	else if(port == 3)
 8001e0c:	2803      	cmp	r0, #3
 8001e0e:	d116      	bne.n	8001e3e <Init_GPIO+0x4e>
		{
			RCC_APB2ENR |= 0x10; //// Enabling PORT A
 8001e10:	4c1b      	ldr	r4, [pc, #108]	@ (8001e80 <Init_GPIO+0x90>)
 8001e12:	69a0      	ldr	r0, [r4, #24]
 8001e14:	f040 0010 	orr.w	r0, r0, #16
 8001e18:	61a0      	str	r0, [r4, #24]
			CR = (volatile unsigned long *) (&GPIO_C + offset);
 8001e1a:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001e1e:	f10e 4c80 	add.w	ip, lr, #1073741824	@ 0x40000000
 8001e22:	f50c 3c88 	add.w	ip, ip, #69632	@ 0x11000
 8001e26:	e00a      	b.n	8001e3e <Init_GPIO+0x4e>
			RCC_APB2ENR |= 4; //// Enabling PORT A
 8001e28:	4c15      	ldr	r4, [pc, #84]	@ (8001e80 <Init_GPIO+0x90>)
 8001e2a:	69a0      	ldr	r0, [r4, #24]
 8001e2c:	f040 0004 	orr.w	r0, r0, #4
 8001e30:	61a0      	str	r0, [r4, #24]
			CR = (volatile unsigned long *) (&GPIO_A + offset);
 8001e32:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001e36:	f10e 4c80 	add.w	ip, lr, #1073741824	@ 0x40000000
 8001e3a:	f50c 3c84 	add.w	ip, ip, #67584	@ 0x10800
		}

		*CR &= ~(0xf<<(tPIN)*4); ///Reset the taget pin
 8001e3e:	f8dc 0000 	ldr.w	r0, [ip]
 8001e42:	0089      	lsls	r1, r1, #2
 8001e44:	f04f 0e0f 	mov.w	lr, #15
 8001e48:	fa0e fe01 	lsl.w	lr, lr, r1
 8001e4c:	ea20 000e 	bic.w	r0, r0, lr
 8001e50:	f8cc 0000 	str.w	r0, [ip]
		*CR |= ((dir <<(tPIN*4)) | (opt<<(tPIN*4+2))); //// Set up the direction and the option of the PIN
 8001e54:	f8dc 0000 	ldr.w	r0, [ip]
 8001e58:	408a      	lsls	r2, r1
 8001e5a:	3102      	adds	r1, #2
 8001e5c:	408b      	lsls	r3, r1
 8001e5e:	431a      	orrs	r2, r3
 8001e60:	4302      	orrs	r2, r0
 8001e62:	f8cc 2000 	str.w	r2, [ip]
}
 8001e66:	bd10      	pop	{r4, pc}
			RCC_APB2ENR |= 8; //// Enabling PORT A
 8001e68:	4c05      	ldr	r4, [pc, #20]	@ (8001e80 <Init_GPIO+0x90>)
 8001e6a:	69a0      	ldr	r0, [r4, #24]
 8001e6c:	f040 0008 	orr.w	r0, r0, #8
 8001e70:	61a0      	str	r0, [r4, #24]
			CR = (volatile unsigned long *) (&GPIO_B + offset);
 8001e72:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8001e76:	f10e 4c80 	add.w	ip, lr, #1073741824	@ 0x40000000
 8001e7a:	f50c 3c86 	add.w	ip, ip, #68608	@ 0x10c00
 8001e7e:	e7de      	b.n	8001e3e <Init_GPIO+0x4e>
 8001e80:	40021000 	.word	0x40021000

08001e84 <Write_GPIO>:
{
		volatile unsigned long * ODR;
		unsigned long offset = 0x03;


	if(port == 1)
 8001e84:	2801      	cmp	r0, #1
 8001e86:	d005      	beq.n	8001e94 <Write_GPIO+0x10>
		{
			ODR = (volatile unsigned long *) (&GPIO_A + offset);
		}
	else if(port == 2)
 8001e88:	2802      	cmp	r0, #2
 8001e8a:	d00a      	beq.n	8001ea2 <Write_GPIO+0x1e>
		{
			ODR = (volatile unsigned long *) (&GPIO_B + offset);
		}
	else if(port == 3)
 8001e8c:	2803      	cmp	r0, #3
 8001e8e:	d102      	bne.n	8001e96 <Write_GPIO+0x12>
	{
		ODR = (volatile unsigned long *) (&GPIO_C + offset);
 8001e90:	4b09      	ldr	r3, [pc, #36]	@ (8001eb8 <Write_GPIO+0x34>)
 8001e92:	e000      	b.n	8001e96 <Write_GPIO+0x12>
			ODR = (volatile unsigned long *) (&GPIO_A + offset);
 8001e94:	4b09      	ldr	r3, [pc, #36]	@ (8001ebc <Write_GPIO+0x38>)
	}
	state ? (*ODR |= (state<<pin)) : (*ODR &= ~(1<<pin));
 8001e96:	b132      	cbz	r2, 8001ea6 <Write_GPIO+0x22>
 8001e98:	6818      	ldr	r0, [r3, #0]
 8001e9a:	408a      	lsls	r2, r1
 8001e9c:	4302      	orrs	r2, r0
 8001e9e:	601a      	str	r2, [r3, #0]
 8001ea0:	4770      	bx	lr
			ODR = (volatile unsigned long *) (&GPIO_B + offset);
 8001ea2:	4b07      	ldr	r3, [pc, #28]	@ (8001ec0 <Write_GPIO+0x3c>)
 8001ea4:	e7f7      	b.n	8001e96 <Write_GPIO+0x12>
	state ? (*ODR |= (state<<pin)) : (*ODR &= ~(1<<pin));
 8001ea6:	681a      	ldr	r2, [r3, #0]
 8001ea8:	2001      	movs	r0, #1
 8001eaa:	fa00 f101 	lsl.w	r1, r0, r1
 8001eae:	ea22 0201 	bic.w	r2, r2, r1
 8001eb2:	601a      	str	r2, [r3, #0]
}
 8001eb4:	4770      	bx	lr
 8001eb6:	bf00      	nop
 8001eb8:	4001100c 	.word	0x4001100c
 8001ebc:	4001080c 	.word	0x4001080c
 8001ec0:	40010c0c 	.word	0x40010c0c

08001ec4 <Delay_Wait>:

#include "GAUL_Drivers/Low_Level_Drivers/NonBlockingDelay_driver.h"

uint32_t lastGetTick = 0;

bool Delay_Wait(uint32_t delay) {
 8001ec4:	b510      	push	{r4, lr}
 8001ec6:	4604      	mov	r4, r0

	if((HAL_GetTick() - lastGetTick) >= delay) {
 8001ec8:	f000 fe8e 	bl	8002be8 <HAL_GetTick>
 8001ecc:	4b06      	ldr	r3, [pc, #24]	@ (8001ee8 <Delay_Wait+0x24>)
 8001ece:	681b      	ldr	r3, [r3, #0]
 8001ed0:	1ac0      	subs	r0, r0, r3
 8001ed2:	42a0      	cmp	r0, r4
 8001ed4:	d201      	bcs.n	8001eda <Delay_Wait+0x16>
		lastGetTick = HAL_GetTick();
		return true;
	} else {
		return false;
 8001ed6:	2000      	movs	r0, #0
	}
}
 8001ed8:	bd10      	pop	{r4, pc}
		lastGetTick = HAL_GetTick();
 8001eda:	f000 fe85 	bl	8002be8 <HAL_GetTick>
 8001ede:	4b02      	ldr	r3, [pc, #8]	@ (8001ee8 <Delay_Wait+0x24>)
 8001ee0:	6018      	str	r0, [r3, #0]
		return true;
 8001ee2:	2001      	movs	r0, #1
 8001ee4:	e7f8      	b.n	8001ed8 <Delay_Wait+0x14>
 8001ee6:	bf00      	nop
 8001ee8:	2000024c 	.word	0x2000024c

08001eec <SPI_Init>:

#include "main.h"
#include "GAUL_Drivers/Low_Level_Drivers/GPIO_driver.h"
#include "GAUL_Drivers/Low_Level_Drivers/SPI_driver.h"

void SPI_Init(unsigned short spi) {
 8001eec:	b508      	push	{r3, lr}
    if(spi == 1) {
 8001eee:	2801      	cmp	r0, #1
 8001ef0:	d002      	beq.n	8001ef8 <SPI_Init+0xc>
        Init_GPIO(PA, 7, OUT50, O_AF_PP); // MOSI SPI1

        Write_GPIO(PA, 4, HIGH);

        SPI1->CR1 = SPI_CR1_MSTR | SPI_CR1_BR_1 | SPI_CR1_BR_2 | SPI_CR1_SSM | SPI_CR1_SSI | SPI_CR1_SPE;
    } else if(spi == 2) {
 8001ef2:	2802      	cmp	r0, #2
 8001ef4:	d026      	beq.n	8001f44 <SPI_Init+0x58>
        Write_GPIO(PA, 8, HIGH);
        Write_GPIO(PB, 12, HIGH);

        SPI2->CR1 = SPI_CR1_MSTR | SPI_CR1_BR_1 | SPI_CR1_BR_2 | SPI_CR1_SSM | SPI_CR1_SSI | SPI_CR1_SPE;
    }
}
 8001ef6:	bd08      	pop	{r3, pc}
        RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;
 8001ef8:	4a2b      	ldr	r2, [pc, #172]	@ (8001fa8 <SPI_Init+0xbc>)
 8001efa:	6993      	ldr	r3, [r2, #24]
 8001efc:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001f00:	6193      	str	r3, [r2, #24]
        Init_GPIO(PA, 4, OUT50, O_GP_PP); // CS
 8001f02:	2300      	movs	r3, #0
 8001f04:	2203      	movs	r2, #3
 8001f06:	2104      	movs	r1, #4
 8001f08:	f7ff ff72 	bl	8001df0 <Init_GPIO>
        Init_GPIO(PA, 5, OUT50, O_AF_PP); // CLK
 8001f0c:	2302      	movs	r3, #2
 8001f0e:	2203      	movs	r2, #3
 8001f10:	2105      	movs	r1, #5
 8001f12:	2001      	movs	r0, #1
 8001f14:	f7ff ff6c 	bl	8001df0 <Init_GPIO>
        Init_GPIO(PA, 6, IN, I_PP);    // MISO SPI1
 8001f18:	2302      	movs	r3, #2
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	2106      	movs	r1, #6
 8001f1e:	2001      	movs	r0, #1
 8001f20:	f7ff ff66 	bl	8001df0 <Init_GPIO>
        Init_GPIO(PA, 7, OUT50, O_AF_PP); // MOSI SPI1
 8001f24:	2302      	movs	r3, #2
 8001f26:	2203      	movs	r2, #3
 8001f28:	2107      	movs	r1, #7
 8001f2a:	2001      	movs	r0, #1
 8001f2c:	f7ff ff60 	bl	8001df0 <Init_GPIO>
        Write_GPIO(PA, 4, HIGH);
 8001f30:	2201      	movs	r2, #1
 8001f32:	2104      	movs	r1, #4
 8001f34:	4610      	mov	r0, r2
 8001f36:	f7ff ffa5 	bl	8001e84 <Write_GPIO>
        SPI1->CR1 = SPI_CR1_MSTR | SPI_CR1_BR_1 | SPI_CR1_BR_2 | SPI_CR1_SSM | SPI_CR1_SSI | SPI_CR1_SPE;
 8001f3a:	4b1c      	ldr	r3, [pc, #112]	@ (8001fac <SPI_Init+0xc0>)
 8001f3c:	f44f 725d 	mov.w	r2, #884	@ 0x374
 8001f40:	601a      	str	r2, [r3, #0]
 8001f42:	e7d8      	b.n	8001ef6 <SPI_Init+0xa>
        RCC->APB1ENR |= RCC_APB1ENR_SPI2EN;
 8001f44:	4a18      	ldr	r2, [pc, #96]	@ (8001fa8 <SPI_Init+0xbc>)
 8001f46:	69d3      	ldr	r3, [r2, #28]
 8001f48:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f4c:	61d3      	str	r3, [r2, #28]
        Init_GPIO(PA, 8, OUT50, O_GP_PP); // CS (optionnel)
 8001f4e:	2300      	movs	r3, #0
 8001f50:	2203      	movs	r2, #3
 8001f52:	2108      	movs	r1, #8
 8001f54:	2001      	movs	r0, #1
 8001f56:	f7ff ff4b 	bl	8001df0 <Init_GPIO>
        Init_GPIO(PB, 12, OUT50, O_GP_PP); // CS
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	2203      	movs	r2, #3
 8001f5e:	210c      	movs	r1, #12
 8001f60:	2002      	movs	r0, #2
 8001f62:	f7ff ff45 	bl	8001df0 <Init_GPIO>
        Init_GPIO(PB, 13, OUT50, O_AF_PP); // CLK
 8001f66:	2302      	movs	r3, #2
 8001f68:	2203      	movs	r2, #3
 8001f6a:	210d      	movs	r1, #13
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	f7ff ff3f 	bl	8001df0 <Init_GPIO>
        Init_GPIO(PB, 14, IN, I_PP);    // MISO SPI2
 8001f72:	2302      	movs	r3, #2
 8001f74:	2200      	movs	r2, #0
 8001f76:	210e      	movs	r1, #14
 8001f78:	4618      	mov	r0, r3
 8001f7a:	f7ff ff39 	bl	8001df0 <Init_GPIO>
        Init_GPIO(PB, 15, OUT50, O_AF_PP); // MOSI SPI2
 8001f7e:	2302      	movs	r3, #2
 8001f80:	2203      	movs	r2, #3
 8001f82:	210f      	movs	r1, #15
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7ff ff33 	bl	8001df0 <Init_GPIO>
        Write_GPIO(PA, 8, HIGH);
 8001f8a:	2201      	movs	r2, #1
 8001f8c:	2108      	movs	r1, #8
 8001f8e:	4610      	mov	r0, r2
 8001f90:	f7ff ff78 	bl	8001e84 <Write_GPIO>
        Write_GPIO(PB, 12, HIGH);
 8001f94:	2201      	movs	r2, #1
 8001f96:	210c      	movs	r1, #12
 8001f98:	2002      	movs	r0, #2
 8001f9a:	f7ff ff73 	bl	8001e84 <Write_GPIO>
        SPI2->CR1 = SPI_CR1_MSTR | SPI_CR1_BR_1 | SPI_CR1_BR_2 | SPI_CR1_SSM | SPI_CR1_SSI | SPI_CR1_SPE;
 8001f9e:	4b04      	ldr	r3, [pc, #16]	@ (8001fb0 <SPI_Init+0xc4>)
 8001fa0:	f44f 725d 	mov.w	r2, #884	@ 0x374
 8001fa4:	601a      	str	r2, [r3, #0]
}
 8001fa6:	e7a6      	b.n	8001ef6 <SPI_Init+0xa>
 8001fa8:	40021000 	.word	0x40021000
 8001fac:	40013000 	.word	0x40013000
 8001fb0:	40003800 	.word	0x40003800

08001fb4 <SPI2_TX>:

    uint8_t temp = SPI1->DR;
    temp = SPI1->SR;
}

void SPI2_TX(uint8_t *data, int size) {
 8001fb4:	468c      	mov	ip, r1

    for (int i = 0; i < size; ++i) {
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	e008      	b.n	8001fcc <SPI2_TX+0x18>
        while (!(SPI2->SR & SPI_SR_TXE)) {}
 8001fba:	4b0c      	ldr	r3, [pc, #48]	@ (8001fec <SPI2_TX+0x38>)
 8001fbc:	689b      	ldr	r3, [r3, #8]
 8001fbe:	f013 0f02 	tst.w	r3, #2
 8001fc2:	d0fa      	beq.n	8001fba <SPI2_TX+0x6>
        SPI2->DR = data[i];
 8001fc4:	5c81      	ldrb	r1, [r0, r2]
 8001fc6:	4b09      	ldr	r3, [pc, #36]	@ (8001fec <SPI2_TX+0x38>)
 8001fc8:	60d9      	str	r1, [r3, #12]
    for (int i = 0; i < size; ++i) {
 8001fca:	3201      	adds	r2, #1
 8001fcc:	4562      	cmp	r2, ip
 8001fce:	dbf4      	blt.n	8001fba <SPI2_TX+0x6>
    }

    while (!(SPI2->SR & SPI_SR_TXE)) {}
 8001fd0:	4b06      	ldr	r3, [pc, #24]	@ (8001fec <SPI2_TX+0x38>)
 8001fd2:	689b      	ldr	r3, [r3, #8]
 8001fd4:	f013 0f02 	tst.w	r3, #2
 8001fd8:	d0fa      	beq.n	8001fd0 <SPI2_TX+0x1c>
    while (SPI2->SR & SPI_SR_BSY) {}
 8001fda:	4b04      	ldr	r3, [pc, #16]	@ (8001fec <SPI2_TX+0x38>)
 8001fdc:	689b      	ldr	r3, [r3, #8]
 8001fde:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8001fe2:	d1fa      	bne.n	8001fda <SPI2_TX+0x26>

    uint8_t temp = SPI2->DR;
 8001fe4:	4b01      	ldr	r3, [pc, #4]	@ (8001fec <SPI2_TX+0x38>)
 8001fe6:	68da      	ldr	r2, [r3, #12]
    temp = SPI2->SR;
 8001fe8:	689b      	ldr	r3, [r3, #8]
}
 8001fea:	4770      	bx	lr
 8001fec:	40003800 	.word	0x40003800

08001ff0 <SPI2_RX>:
    }
}

void SPI2_RX(uint8_t *data, int size) {

    while (size) {
 8001ff0:	e011      	b.n	8002016 <SPI2_RX+0x26>
        while (SPI2->SR & SPI_SR_BSY) {}
 8001ff2:	4b0a      	ldr	r3, [pc, #40]	@ (800201c <SPI2_RX+0x2c>)
 8001ff4:	689b      	ldr	r3, [r3, #8]
 8001ff6:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8001ffa:	d1fa      	bne.n	8001ff2 <SPI2_RX+0x2>
        SPI2->DR = 0;
 8001ffc:	4b07      	ldr	r3, [pc, #28]	@ (800201c <SPI2_RX+0x2c>)
 8001ffe:	2200      	movs	r2, #0
 8002000:	60da      	str	r2, [r3, #12]
        while (!(SPI2->SR & SPI_SR_RXNE)) {}
 8002002:	4b06      	ldr	r3, [pc, #24]	@ (800201c <SPI2_RX+0x2c>)
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	f013 0f01 	tst.w	r3, #1
 800200a:	d0fa      	beq.n	8002002 <SPI2_RX+0x12>
        *data++ = SPI2->DR;
 800200c:	4b03      	ldr	r3, [pc, #12]	@ (800201c <SPI2_RX+0x2c>)
 800200e:	68db      	ldr	r3, [r3, #12]
 8002010:	f800 3b01 	strb.w	r3, [r0], #1
        --size;
 8002014:	3901      	subs	r1, #1
    while (size) {
 8002016:	2900      	cmp	r1, #0
 8002018:	d1eb      	bne.n	8001ff2 <SPI2_RX+0x2>
    }
}
 800201a:	4770      	bx	lr
 800201c:	40003800 	.word	0x40003800

08002020 <USART_Init>:
#include "GAUL_Drivers/Low_Level_Drivers/USART_driver.h"
#include "main.h"


void USART_Init(unsigned short usart)
{
 8002020:	b508      	push	{r3, lr}
    if(usart == 1) {
 8002022:	2801      	cmp	r0, #1
 8002024:	d004      	beq.n	8002030 <USART_Init+0x10>

        USART1->CR1 |= USART_CR1_UE; // Activer USART (0x0C)
        USART1->CR1 |= USART_CR1_TE; // Activer la transmission
        USART1->CR1 |= USART_CR1_RE; // Activer la rception
    }
    else if(usart == 2) {
 8002026:	2802      	cmp	r0, #2
 8002028:	d021      	beq.n	800206e <USART_Init+0x4e>

        USART2->CR1 |= USART_CR1_UE; // Activer USART (0x10)
        USART2->CR1 |= USART_CR1_TE; // Activer la transmission
        USART2->CR1 |= USART_CR1_RE; // Activer la rception
    }
    else if(usart == 3) {
 800202a:	2803      	cmp	r0, #3
 800202c:	d03e      	beq.n	80020ac <USART_Init+0x8c>

        USART3->CR1 |= USART_CR1_UE; // Activer USART (0x14)
        USART3->CR1 |= USART_CR1_TE; // Activer la transmission
        USART3->CR1 |= USART_CR1_RE; // Activer la rception
    }
}
 800202e:	bd08      	pop	{r3, pc}
        RCC->APB2ENR |= RCC_APB2ENR_USART1EN;
 8002030:	4a2e      	ldr	r2, [pc, #184]	@ (80020ec <USART_Init+0xcc>)
 8002032:	6993      	ldr	r3, [r2, #24]
 8002034:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002038:	6193      	str	r3, [r2, #24]
        Init_GPIO(PB, 6, OUT50, O_AF_PP); // TX
 800203a:	2302      	movs	r3, #2
 800203c:	2203      	movs	r2, #3
 800203e:	2106      	movs	r1, #6
 8002040:	4618      	mov	r0, r3
 8002042:	f7ff fed5 	bl	8001df0 <Init_GPIO>
        Init_GPIO(PB, 7, IN, I_PP); // RX
 8002046:	2302      	movs	r3, #2
 8002048:	2200      	movs	r2, #0
 800204a:	2107      	movs	r1, #7
 800204c:	4618      	mov	r0, r3
 800204e:	f7ff fecf 	bl	8001df0 <Init_GPIO>
        USART1->CR1 |= USART_CR1_UE; // Activer USART (0x0C)
 8002052:	4b27      	ldr	r3, [pc, #156]	@ (80020f0 <USART_Init+0xd0>)
 8002054:	68da      	ldr	r2, [r3, #12]
 8002056:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800205a:	60da      	str	r2, [r3, #12]
        USART1->CR1 |= USART_CR1_TE; // Activer la transmission
 800205c:	68da      	ldr	r2, [r3, #12]
 800205e:	f042 0208 	orr.w	r2, r2, #8
 8002062:	60da      	str	r2, [r3, #12]
        USART1->CR1 |= USART_CR1_RE; // Activer la rception
 8002064:	68da      	ldr	r2, [r3, #12]
 8002066:	f042 0204 	orr.w	r2, r2, #4
 800206a:	60da      	str	r2, [r3, #12]
 800206c:	e7df      	b.n	800202e <USART_Init+0xe>
        RCC->APB1ENR |= RCC_APB1ENR_USART2EN;
 800206e:	4a1f      	ldr	r2, [pc, #124]	@ (80020ec <USART_Init+0xcc>)
 8002070:	69d3      	ldr	r3, [r2, #28]
 8002072:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002076:	61d3      	str	r3, [r2, #28]
        Init_GPIO(PA, 2, OUT50, O_AF_PP); // TX
 8002078:	2302      	movs	r3, #2
 800207a:	2203      	movs	r2, #3
 800207c:	4619      	mov	r1, r3
 800207e:	2001      	movs	r0, #1
 8002080:	f7ff feb6 	bl	8001df0 <Init_GPIO>
        Init_GPIO(PA, 3, IN, I_PP); // RX
 8002084:	2302      	movs	r3, #2
 8002086:	2200      	movs	r2, #0
 8002088:	2103      	movs	r1, #3
 800208a:	2001      	movs	r0, #1
 800208c:	f7ff feb0 	bl	8001df0 <Init_GPIO>
        USART2->CR1 |= USART_CR1_UE; // Activer USART (0x10)
 8002090:	4b18      	ldr	r3, [pc, #96]	@ (80020f4 <USART_Init+0xd4>)
 8002092:	68da      	ldr	r2, [r3, #12]
 8002094:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002098:	60da      	str	r2, [r3, #12]
        USART2->CR1 |= USART_CR1_TE; // Activer la transmission
 800209a:	68da      	ldr	r2, [r3, #12]
 800209c:	f042 0208 	orr.w	r2, r2, #8
 80020a0:	60da      	str	r2, [r3, #12]
        USART2->CR1 |= USART_CR1_RE; // Activer la rception
 80020a2:	68da      	ldr	r2, [r3, #12]
 80020a4:	f042 0204 	orr.w	r2, r2, #4
 80020a8:	60da      	str	r2, [r3, #12]
 80020aa:	e7c0      	b.n	800202e <USART_Init+0xe>
        RCC->APB1ENR |= RCC_APB1ENR_USART3EN ;
 80020ac:	4a0f      	ldr	r2, [pc, #60]	@ (80020ec <USART_Init+0xcc>)
 80020ae:	69d3      	ldr	r3, [r2, #28]
 80020b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020b4:	61d3      	str	r3, [r2, #28]
        Init_GPIO(PB, 10, OUT50, O_AF_PP); // TX
 80020b6:	2302      	movs	r3, #2
 80020b8:	2203      	movs	r2, #3
 80020ba:	210a      	movs	r1, #10
 80020bc:	4618      	mov	r0, r3
 80020be:	f7ff fe97 	bl	8001df0 <Init_GPIO>
        Init_GPIO(PB, 11, IN, I_PP); // RX
 80020c2:	2302      	movs	r3, #2
 80020c4:	2200      	movs	r2, #0
 80020c6:	210b      	movs	r1, #11
 80020c8:	4618      	mov	r0, r3
 80020ca:	f7ff fe91 	bl	8001df0 <Init_GPIO>
        USART3->CR1 |= USART_CR1_UE; // Activer USART (0x14)
 80020ce:	4b0a      	ldr	r3, [pc, #40]	@ (80020f8 <USART_Init+0xd8>)
 80020d0:	68da      	ldr	r2, [r3, #12]
 80020d2:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80020d6:	60da      	str	r2, [r3, #12]
        USART3->CR1 |= USART_CR1_TE; // Activer la transmission
 80020d8:	68da      	ldr	r2, [r3, #12]
 80020da:	f042 0208 	orr.w	r2, r2, #8
 80020de:	60da      	str	r2, [r3, #12]
        USART3->CR1 |= USART_CR1_RE; // Activer la rception
 80020e0:	68da      	ldr	r2, [r3, #12]
 80020e2:	f042 0204 	orr.w	r2, r2, #4
 80020e6:	60da      	str	r2, [r3, #12]
}
 80020e8:	e7a1      	b.n	800202e <USART_Init+0xe>
 80020ea:	bf00      	nop
 80020ec:	40021000 	.word	0x40021000
 80020f0:	40013800 	.word	0x40013800
 80020f4:	40004400 	.word	0x40004400
 80020f8:	40004800 	.word	0x40004800

080020fc <USART_TX>:

void USART_TX(unsigned short usart, const uint8_t *data, int size) {
 80020fc:	b410      	push	{r4}

    if (usart == 1) {
 80020fe:	2801      	cmp	r0, #1
 8002100:	d027      	beq.n	8002152 <USART_TX+0x56>
        for (int i = 0; i < size; i++) {
            while (!(USART1->SR & USART_SR_TXE));
            USART1->DR = data[i];
            while (!(USART1->SR & USART_SR_TC));
        }
    } else if (usart == 2) {
 8002102:	2802      	cmp	r0, #2
 8002104:	d038      	beq.n	8002178 <USART_TX+0x7c>
        for (int i = 0; i < size; i++) {
            while (!(USART2->SR & USART_SR_TXE));
            USART2->DR = data[i];
            while (!(USART2->SR & USART_SR_TC));
        }
    } else if (usart == 3) {
 8002106:	2803      	cmp	r0, #3
 8002108:	d121      	bne.n	800214e <USART_TX+0x52>
        for (int i = 0; i < size; i++) {
 800210a:	2000      	movs	r0, #0
 800210c:	4290      	cmp	r0, r2
 800210e:	da1e      	bge.n	800214e <USART_TX+0x52>
            while (!(USART3->SR & USART_SR_TXE));
 8002110:	4b1a      	ldr	r3, [pc, #104]	@ (800217c <USART_TX+0x80>)
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002118:	d0fa      	beq.n	8002110 <USART_TX+0x14>
            USART3->DR = data[i];
 800211a:	5c0c      	ldrb	r4, [r1, r0]
 800211c:	4b17      	ldr	r3, [pc, #92]	@ (800217c <USART_TX+0x80>)
 800211e:	605c      	str	r4, [r3, #4]
            while (!(USART3->SR & USART_SR_TC));
 8002120:	4b16      	ldr	r3, [pc, #88]	@ (800217c <USART_TX+0x80>)
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8002128:	d0fa      	beq.n	8002120 <USART_TX+0x24>
        for (int i = 0; i < size; i++) {
 800212a:	3001      	adds	r0, #1
 800212c:	e7ee      	b.n	800210c <USART_TX+0x10>
            while (!(USART1->SR & USART_SR_TXE));
 800212e:	4b14      	ldr	r3, [pc, #80]	@ (8002180 <USART_TX+0x84>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8002136:	d0fa      	beq.n	800212e <USART_TX+0x32>
            USART1->DR = data[i];
 8002138:	5c0c      	ldrb	r4, [r1, r0]
 800213a:	4b11      	ldr	r3, [pc, #68]	@ (8002180 <USART_TX+0x84>)
 800213c:	605c      	str	r4, [r3, #4]
            while (!(USART1->SR & USART_SR_TC));
 800213e:	4b10      	ldr	r3, [pc, #64]	@ (8002180 <USART_TX+0x84>)
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f013 0f40 	tst.w	r3, #64	@ 0x40
 8002146:	d0fa      	beq.n	800213e <USART_TX+0x42>
        for (int i = 0; i < size; i++) {
 8002148:	3001      	adds	r0, #1
 800214a:	4290      	cmp	r0, r2
 800214c:	dbef      	blt.n	800212e <USART_TX+0x32>
        }
    }
}
 800214e:	bc10      	pop	{r4}
 8002150:	4770      	bx	lr
        for (int i = 0; i < size; i++) {
 8002152:	2000      	movs	r0, #0
 8002154:	e7f9      	b.n	800214a <USART_TX+0x4e>
            while (!(USART2->SR & USART_SR_TXE));
 8002156:	4b0b      	ldr	r3, [pc, #44]	@ (8002184 <USART_TX+0x88>)
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800215e:	d0fa      	beq.n	8002156 <USART_TX+0x5a>
            USART2->DR = data[i];
 8002160:	5c0c      	ldrb	r4, [r1, r0]
 8002162:	4b08      	ldr	r3, [pc, #32]	@ (8002184 <USART_TX+0x88>)
 8002164:	605c      	str	r4, [r3, #4]
            while (!(USART2->SR & USART_SR_TC));
 8002166:	4b07      	ldr	r3, [pc, #28]	@ (8002184 <USART_TX+0x88>)
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	f013 0f40 	tst.w	r3, #64	@ 0x40
 800216e:	d0fa      	beq.n	8002166 <USART_TX+0x6a>
        for (int i = 0; i < size; i++) {
 8002170:	3001      	adds	r0, #1
 8002172:	4290      	cmp	r0, r2
 8002174:	dbef      	blt.n	8002156 <USART_TX+0x5a>
 8002176:	e7ea      	b.n	800214e <USART_TX+0x52>
 8002178:	2000      	movs	r0, #0
 800217a:	e7fa      	b.n	8002172 <USART_TX+0x76>
 800217c:	40004800 	.word	0x40004800
 8002180:	40013800 	.word	0x40013800
 8002184:	40004400 	.word	0x40004400

08002188 <USART_RX>:

void USART_RX(unsigned short usart, uint8_t *data, int size) {

    if (usart == 1) {
 8002188:	2801      	cmp	r0, #1
 800218a:	d010      	beq.n	80021ae <USART_RX+0x26>
        for (int i = 0; i < size; i++) {
            while (!(USART1->SR & USART_SR_RXNE));
            data[i] = USART1->DR;
        }
    } else if (usart == 2) {
 800218c:	2802      	cmp	r0, #2
 800218e:	d01c      	beq.n	80021ca <USART_RX+0x42>
        for (int i = 0; i < size; i++) {
            while (!(USART2->SR & USART_SR_RXNE));
            data[i] = USART2->DR;
        }
    } else if (usart == 3) {
 8002190:	2803      	cmp	r0, #3
 8002192:	d01c      	beq.n	80021ce <USART_RX+0x46>
        for (int i = 0; i < size; i++) {
            while (!(USART3->SR & USART_SR_RXNE));
            data[i] = USART3->DR;
        }
    }
}
 8002194:	4770      	bx	lr
            while (!(USART1->SR & USART_SR_RXNE));
 8002196:	4b14      	ldr	r3, [pc, #80]	@ (80021e8 <USART_RX+0x60>)
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f013 0f20 	tst.w	r3, #32
 800219e:	d0fa      	beq.n	8002196 <USART_RX+0xe>
            data[i] = USART1->DR;
 80021a0:	4b11      	ldr	r3, [pc, #68]	@ (80021e8 <USART_RX+0x60>)
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	540b      	strb	r3, [r1, r0]
        for (int i = 0; i < size; i++) {
 80021a6:	3001      	adds	r0, #1
 80021a8:	4290      	cmp	r0, r2
 80021aa:	dbf4      	blt.n	8002196 <USART_RX+0xe>
 80021ac:	4770      	bx	lr
 80021ae:	2000      	movs	r0, #0
 80021b0:	e7fa      	b.n	80021a8 <USART_RX+0x20>
            while (!(USART2->SR & USART_SR_RXNE));
 80021b2:	4b0e      	ldr	r3, [pc, #56]	@ (80021ec <USART_RX+0x64>)
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	f013 0f20 	tst.w	r3, #32
 80021ba:	d0fa      	beq.n	80021b2 <USART_RX+0x2a>
            data[i] = USART2->DR;
 80021bc:	4b0b      	ldr	r3, [pc, #44]	@ (80021ec <USART_RX+0x64>)
 80021be:	685b      	ldr	r3, [r3, #4]
 80021c0:	540b      	strb	r3, [r1, r0]
        for (int i = 0; i < size; i++) {
 80021c2:	3001      	adds	r0, #1
 80021c4:	4290      	cmp	r0, r2
 80021c6:	dbf4      	blt.n	80021b2 <USART_RX+0x2a>
 80021c8:	4770      	bx	lr
 80021ca:	2000      	movs	r0, #0
 80021cc:	e7fa      	b.n	80021c4 <USART_RX+0x3c>
        for (int i = 0; i < size; i++) {
 80021ce:	2000      	movs	r0, #0
 80021d0:	4290      	cmp	r0, r2
 80021d2:	dadf      	bge.n	8002194 <USART_RX+0xc>
            while (!(USART3->SR & USART_SR_RXNE));
 80021d4:	4b06      	ldr	r3, [pc, #24]	@ (80021f0 <USART_RX+0x68>)
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f013 0f20 	tst.w	r3, #32
 80021dc:	d0fa      	beq.n	80021d4 <USART_RX+0x4c>
            data[i] = USART3->DR;
 80021de:	4b04      	ldr	r3, [pc, #16]	@ (80021f0 <USART_RX+0x68>)
 80021e0:	685b      	ldr	r3, [r3, #4]
 80021e2:	540b      	strb	r3, [r1, r0]
        for (int i = 0; i < size; i++) {
 80021e4:	3001      	adds	r0, #1
 80021e6:	e7f3      	b.n	80021d0 <USART_RX+0x48>
 80021e8:	40013800 	.word	0x40013800
 80021ec:	40004400 	.word	0x40004400
 80021f0:	40004800 	.word	0x40004800

080021f4 <ITM_SendChar>:
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80021f4:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 80021f8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 80021fc:	f013 0f01 	tst.w	r3, #1
 8002200:	d011      	beq.n	8002226 <ITM_SendChar+0x32>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8002202:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002206:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 800220a:	f013 0f01 	tst.w	r3, #1
 800220e:	d101      	bne.n	8002214 <ITM_SendChar+0x20>
 8002210:	4770      	bx	lr
  {
    while (ITM->PORT[0U].u32 == 0UL)
    {
      __NOP();
 8002212:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8002214:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	2b00      	cmp	r3, #0
 800221c:	d0f9      	beq.n	8002212 <ITM_SendChar+0x1e>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 800221e:	b2c3      	uxtb	r3, r0
 8002220:	f04f 4260 	mov.w	r2, #3758096384	@ 0xe0000000
 8002224:	7013      	strb	r3, [r2, #0]
  }
  return (ch);
}
 8002226:	4770      	bx	lr

08002228 <ROCKET_SetMode>:
	packet.data[index + 3] = (uint8_t)(data & 0xFF);
}

uint8_t ROCKET_SetMode(uint8_t mode) {

	if(mode != MODE_PREFLIGHT && mode != MODE_INFLIGHT && mode != MODE_POSTFLIGHT) {
 8002228:	2802      	cmp	r0, #2
 800222a:	d803      	bhi.n	8002234 <ROCKET_SetMode+0xc>
		return 0;
	}
	packet.header_states.mode = mode;
 800222c:	4b02      	ldr	r3, [pc, #8]	@ (8002238 <ROCKET_SetMode+0x10>)
 800222e:	7018      	strb	r0, [r3, #0]
	return 1; // OK
 8002230:	2001      	movs	r0, #1
 8002232:	4770      	bx	lr
		return 0;
 8002234:	2000      	movs	r0, #0
}
 8002236:	4770      	bx	lr
 8002238:	20000250 	.word	0x20000250

0800223c <_write>:

}

/* USER CODE BEGIN 4 */
int _write(int le, char *ptr, int len)
{
 800223c:	b570      	push	{r4, r5, r6, lr}
 800223e:	460c      	mov	r4, r1
 8002240:	4616      	mov	r6, r2
	int DataIdx;
	for(DataIdx = 0; DataIdx < len; DataIdx++)
 8002242:	2500      	movs	r5, #0
 8002244:	e004      	b.n	8002250 <_write+0x14>
	{
		ITM_SendChar(*ptr++);
 8002246:	f814 0b01 	ldrb.w	r0, [r4], #1
 800224a:	f7ff ffd3 	bl	80021f4 <ITM_SendChar>
	for(DataIdx = 0; DataIdx < len; DataIdx++)
 800224e:	3501      	adds	r5, #1
 8002250:	42b5      	cmp	r5, r6
 8002252:	dbf8      	blt.n	8002246 <_write+0xa>
	}
	return len;
}
 8002254:	4630      	mov	r0, r6
 8002256:	bd70      	pop	{r4, r5, r6, pc}

08002258 <Error_Handler>:
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002258:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800225a:	e7fe      	b.n	800225a <Error_Handler+0x2>

0800225c <MX_USART1_UART_Init>:
{
 800225c:	b508      	push	{r3, lr}
  huart1.Instance = USART1;
 800225e:	480a      	ldr	r0, [pc, #40]	@ (8002288 <MX_USART1_UART_Init+0x2c>)
 8002260:	4b0a      	ldr	r3, [pc, #40]	@ (800228c <MX_USART1_UART_Init+0x30>)
 8002262:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 9600;
 8002264:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 8002268:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800226a:	2300      	movs	r3, #0
 800226c:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800226e:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002270:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002272:	220c      	movs	r2, #12
 8002274:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002276:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002278:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800227a:	f003 f825 	bl	80052c8 <HAL_UART_Init>
 800227e:	b900      	cbnz	r0, 8002282 <MX_USART1_UART_Init+0x26>
}
 8002280:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002282:	f7ff ffe9 	bl	8002258 <Error_Handler>
 8002286:	bf00      	nop
 8002288:	200003b4 	.word	0x200003b4
 800228c:	40013800 	.word	0x40013800

08002290 <MX_USART2_UART_Init>:
{
 8002290:	b508      	push	{r3, lr}
  huart2.Instance = USART2;
 8002292:	480a      	ldr	r0, [pc, #40]	@ (80022bc <MX_USART2_UART_Init+0x2c>)
 8002294:	4b0a      	ldr	r3, [pc, #40]	@ (80022c0 <MX_USART2_UART_Init+0x30>)
 8002296:	6003      	str	r3, [r0, #0]
  huart2.Init.BaudRate = 9600;
 8002298:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 800229c:	6043      	str	r3, [r0, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800229e:	2300      	movs	r3, #0
 80022a0:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80022a2:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80022a4:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80022a6:	220c      	movs	r2, #12
 80022a8:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022aa:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80022ac:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80022ae:	f003 f80b 	bl	80052c8 <HAL_UART_Init>
 80022b2:	b900      	cbnz	r0, 80022b6 <MX_USART2_UART_Init+0x26>
}
 80022b4:	bd08      	pop	{r3, pc}
    Error_Handler();
 80022b6:	f7ff ffcf 	bl	8002258 <Error_Handler>
 80022ba:	bf00      	nop
 80022bc:	2000036c 	.word	0x2000036c
 80022c0:	40004400 	.word	0x40004400

080022c4 <MX_USART3_UART_Init>:
{
 80022c4:	b508      	push	{r3, lr}
  huart3.Instance = USART3;
 80022c6:	480a      	ldr	r0, [pc, #40]	@ (80022f0 <MX_USART3_UART_Init+0x2c>)
 80022c8:	4b0a      	ldr	r3, [pc, #40]	@ (80022f4 <MX_USART3_UART_Init+0x30>)
 80022ca:	6003      	str	r3, [r0, #0]
  huart3.Init.BaudRate = 9600;
 80022cc:	f44f 5316 	mov.w	r3, #9600	@ 0x2580
 80022d0:	6043      	str	r3, [r0, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80022d2:	2300      	movs	r3, #0
 80022d4:	6083      	str	r3, [r0, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80022d6:	60c3      	str	r3, [r0, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80022d8:	6103      	str	r3, [r0, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80022da:	220c      	movs	r2, #12
 80022dc:	6142      	str	r2, [r0, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022de:	6183      	str	r3, [r0, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80022e0:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80022e2:	f002 fff1 	bl	80052c8 <HAL_UART_Init>
 80022e6:	b900      	cbnz	r0, 80022ea <MX_USART3_UART_Init+0x26>
}
 80022e8:	bd08      	pop	{r3, pc}
    Error_Handler();
 80022ea:	f7ff ffb5 	bl	8002258 <Error_Handler>
 80022ee:	bf00      	nop
 80022f0:	20000324 	.word	0x20000324
 80022f4:	40004800 	.word	0x40004800

080022f8 <MX_TIM3_Init>:
{
 80022f8:	b500      	push	{lr}
 80022fa:	b08f      	sub	sp, #60	@ 0x3c
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80022fc:	2300      	movs	r3, #0
 80022fe:	930a      	str	r3, [sp, #40]	@ 0x28
 8002300:	930b      	str	r3, [sp, #44]	@ 0x2c
 8002302:	930c      	str	r3, [sp, #48]	@ 0x30
 8002304:	930d      	str	r3, [sp, #52]	@ 0x34
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002306:	9308      	str	r3, [sp, #32]
 8002308:	9309      	str	r3, [sp, #36]	@ 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 800230a:	9301      	str	r3, [sp, #4]
 800230c:	9302      	str	r3, [sp, #8]
 800230e:	9303      	str	r3, [sp, #12]
 8002310:	9304      	str	r3, [sp, #16]
 8002312:	9305      	str	r3, [sp, #20]
 8002314:	9306      	str	r3, [sp, #24]
 8002316:	9307      	str	r3, [sp, #28]
  htim3.Instance = TIM3;
 8002318:	481e      	ldr	r0, [pc, #120]	@ (8002394 <MX_TIM3_Init+0x9c>)
 800231a:	4a1f      	ldr	r2, [pc, #124]	@ (8002398 <MX_TIM3_Init+0xa0>)
 800231c:	6002      	str	r2, [r0, #0]
  htim3.Init.Prescaler = 127;
 800231e:	227f      	movs	r2, #127	@ 0x7f
 8002320:	6042      	str	r2, [r0, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002322:	6083      	str	r3, [r0, #8]
  htim3.Init.Period = 20;
 8002324:	2214      	movs	r2, #20
 8002326:	60c2      	str	r2, [r0, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002328:	6103      	str	r3, [r0, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800232a:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800232c:	f002 f992 	bl	8004654 <HAL_TIM_Base_Init>
 8002330:	bb28      	cbnz	r0, 800237e <MX_TIM3_Init+0x86>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002332:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002336:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002338:	a90a      	add	r1, sp, #40	@ 0x28
 800233a:	4816      	ldr	r0, [pc, #88]	@ (8002394 <MX_TIM3_Init+0x9c>)
 800233c:	f002 fbfa 	bl	8004b34 <HAL_TIM_ConfigClockSource>
 8002340:	b9f8      	cbnz	r0, 8002382 <MX_TIM3_Init+0x8a>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002342:	4814      	ldr	r0, [pc, #80]	@ (8002394 <MX_TIM3_Init+0x9c>)
 8002344:	f002 f9d5 	bl	80046f2 <HAL_TIM_PWM_Init>
 8002348:	b9e8      	cbnz	r0, 8002386 <MX_TIM3_Init+0x8e>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800234a:	2300      	movs	r3, #0
 800234c:	9308      	str	r3, [sp, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800234e:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002350:	a908      	add	r1, sp, #32
 8002352:	4810      	ldr	r0, [pc, #64]	@ (8002394 <MX_TIM3_Init+0x9c>)
 8002354:	f002 ff5a 	bl	800520c <HAL_TIMEx_MasterConfigSynchronization>
 8002358:	b9b8      	cbnz	r0, 800238a <MX_TIM3_Init+0x92>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800235a:	2360      	movs	r3, #96	@ 0x60
 800235c:	9301      	str	r3, [sp, #4]
  sConfigOC.Pulse = 0;
 800235e:	2300      	movs	r3, #0
 8002360:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002362:	9303      	str	r3, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002364:	9305      	str	r3, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002366:	220c      	movs	r2, #12
 8002368:	a901      	add	r1, sp, #4
 800236a:	480a      	ldr	r0, [pc, #40]	@ (8002394 <MX_TIM3_Init+0x9c>)
 800236c:	f002 fb20 	bl	80049b0 <HAL_TIM_PWM_ConfigChannel>
 8002370:	b968      	cbnz	r0, 800238e <MX_TIM3_Init+0x96>
  HAL_TIM_MspPostInit(&htim3);
 8002372:	4808      	ldr	r0, [pc, #32]	@ (8002394 <MX_TIM3_Init+0x9c>)
 8002374:	f000 fa94 	bl	80028a0 <HAL_TIM_MspPostInit>
}
 8002378:	b00f      	add	sp, #60	@ 0x3c
 800237a:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 800237e:	f7ff ff6b 	bl	8002258 <Error_Handler>
    Error_Handler();
 8002382:	f7ff ff69 	bl	8002258 <Error_Handler>
    Error_Handler();
 8002386:	f7ff ff67 	bl	8002258 <Error_Handler>
    Error_Handler();
 800238a:	f7ff ff65 	bl	8002258 <Error_Handler>
    Error_Handler();
 800238e:	f7ff ff63 	bl	8002258 <Error_Handler>
 8002392:	bf00      	nop
 8002394:	200003fc 	.word	0x200003fc
 8002398:	40000400 	.word	0x40000400

0800239c <MX_TIM2_Init>:
{
 800239c:	b500      	push	{lr}
 800239e:	b087      	sub	sp, #28
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80023a0:	2300      	movs	r3, #0
 80023a2:	9302      	str	r3, [sp, #8]
 80023a4:	9303      	str	r3, [sp, #12]
 80023a6:	9304      	str	r3, [sp, #16]
 80023a8:	9305      	str	r3, [sp, #20]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80023aa:	9300      	str	r3, [sp, #0]
 80023ac:	9301      	str	r3, [sp, #4]
  htim2.Instance = TIM2;
 80023ae:	4814      	ldr	r0, [pc, #80]	@ (8002400 <MX_TIM2_Init+0x64>)
 80023b0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80023b4:	6002      	str	r2, [r0, #0]
  htim2.Init.Prescaler = 14400;
 80023b6:	f44f 5261 	mov.w	r2, #14400	@ 0x3840
 80023ba:	6042      	str	r2, [r0, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80023bc:	6083      	str	r3, [r0, #8]
  htim2.Init.Period = 65535;
 80023be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80023c2:	60c2      	str	r2, [r0, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80023c4:	6103      	str	r3, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80023c6:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80023c8:	f002 f944 	bl	8004654 <HAL_TIM_Base_Init>
 80023cc:	b990      	cbnz	r0, 80023f4 <MX_TIM2_Init+0x58>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80023d2:	9302      	str	r3, [sp, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80023d4:	a902      	add	r1, sp, #8
 80023d6:	480a      	ldr	r0, [pc, #40]	@ (8002400 <MX_TIM2_Init+0x64>)
 80023d8:	f002 fbac 	bl	8004b34 <HAL_TIM_ConfigClockSource>
 80023dc:	b960      	cbnz	r0, 80023f8 <MX_TIM2_Init+0x5c>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023de:	2300      	movs	r3, #0
 80023e0:	9300      	str	r3, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023e2:	9301      	str	r3, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80023e4:	4669      	mov	r1, sp
 80023e6:	4806      	ldr	r0, [pc, #24]	@ (8002400 <MX_TIM2_Init+0x64>)
 80023e8:	f002 ff10 	bl	800520c <HAL_TIMEx_MasterConfigSynchronization>
 80023ec:	b930      	cbnz	r0, 80023fc <MX_TIM2_Init+0x60>
}
 80023ee:	b007      	add	sp, #28
 80023f0:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80023f4:	f7ff ff30 	bl	8002258 <Error_Handler>
    Error_Handler();
 80023f8:	f7ff ff2e 	bl	8002258 <Error_Handler>
    Error_Handler();
 80023fc:	f7ff ff2c 	bl	8002258 <Error_Handler>
 8002400:	20000444 	.word	0x20000444

08002404 <MX_ADC1_Init>:
{
 8002404:	b500      	push	{lr}
 8002406:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 8002408:	2300      	movs	r3, #0
 800240a:	9301      	str	r3, [sp, #4]
 800240c:	9302      	str	r3, [sp, #8]
 800240e:	9303      	str	r3, [sp, #12]
  hadc1.Instance = ADC1;
 8002410:	480f      	ldr	r0, [pc, #60]	@ (8002450 <MX_ADC1_Init+0x4c>)
 8002412:	4a10      	ldr	r2, [pc, #64]	@ (8002454 <MX_ADC1_Init+0x50>)
 8002414:	6002      	str	r2, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002416:	6083      	str	r3, [r0, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8002418:	7303      	strb	r3, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800241a:	7503      	strb	r3, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800241c:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8002420:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002422:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 1;
 8002424:	2301      	movs	r3, #1
 8002426:	6103      	str	r3, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002428:	f000 fc0c 	bl	8002c44 <HAL_ADC_Init>
 800242c:	b960      	cbnz	r0, 8002448 <MX_ADC1_Init+0x44>
  sConfig.Channel = ADC_CHANNEL_0;
 800242e:	2300      	movs	r3, #0
 8002430:	9301      	str	r3, [sp, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8002432:	2201      	movs	r2, #1
 8002434:	9202      	str	r2, [sp, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8002436:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8002438:	a901      	add	r1, sp, #4
 800243a:	4805      	ldr	r0, [pc, #20]	@ (8002450 <MX_ADC1_Init+0x4c>)
 800243c:	f000 fec6 	bl	80031cc <HAL_ADC_ConfigChannel>
 8002440:	b920      	cbnz	r0, 800244c <MX_ADC1_Init+0x48>
}
 8002442:	b005      	add	sp, #20
 8002444:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 8002448:	f7ff ff06 	bl	8002258 <Error_Handler>
    Error_Handler();
 800244c:	f7ff ff04 	bl	8002258 <Error_Handler>
 8002450:	20000494 	.word	0x20000494
 8002454:	40012400 	.word	0x40012400

08002458 <MX_CRC_Init>:
{
 8002458:	b508      	push	{r3, lr}
  hcrc.Instance = CRC;
 800245a:	4804      	ldr	r0, [pc, #16]	@ (800246c <MX_CRC_Init+0x14>)
 800245c:	4b04      	ldr	r3, [pc, #16]	@ (8002470 <MX_CRC_Init+0x18>)
 800245e:	6003      	str	r3, [r0, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8002460:	f001 f9d9 	bl	8003816 <HAL_CRC_Init>
 8002464:	b900      	cbnz	r0, 8002468 <MX_CRC_Init+0x10>
}
 8002466:	bd08      	pop	{r3, pc}
    Error_Handler();
 8002468:	f7ff fef6 	bl	8002258 <Error_Handler>
 800246c:	2000048c 	.word	0x2000048c
 8002470:	40023000 	.word	0x40023000

08002474 <SystemClock_Config>:
{
 8002474:	b500      	push	{lr}
 8002476:	b095      	sub	sp, #84	@ 0x54
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002478:	2228      	movs	r2, #40	@ 0x28
 800247a:	2100      	movs	r1, #0
 800247c:	eb0d 0002 	add.w	r0, sp, r2
 8002480:	f003 ffd8 	bl	8006434 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002484:	2300      	movs	r3, #0
 8002486:	9305      	str	r3, [sp, #20]
 8002488:	9306      	str	r3, [sp, #24]
 800248a:	9307      	str	r3, [sp, #28]
 800248c:	9308      	str	r3, [sp, #32]
 800248e:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002490:	9301      	str	r3, [sp, #4]
 8002492:	9302      	str	r3, [sp, #8]
 8002494:	9303      	str	r3, [sp, #12]
 8002496:	9304      	str	r3, [sp, #16]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002498:	2201      	movs	r2, #1
 800249a:	920a      	str	r2, [sp, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800249c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80024a0:	930b      	str	r3, [sp, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 80024a2:	f44f 3100 	mov.w	r1, #131072	@ 0x20000
 80024a6:	910c      	str	r1, [sp, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80024a8:	920e      	str	r2, [sp, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80024aa:	2202      	movs	r2, #2
 80024ac:	9211      	str	r2, [sp, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80024ae:	9312      	str	r3, [sp, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80024b0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80024b4:	9313      	str	r3, [sp, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80024b6:	a80a      	add	r0, sp, #40	@ 0x28
 80024b8:	f001 fb4e 	bl	8003b58 <HAL_RCC_OscConfig>
 80024bc:	b9c8      	cbnz	r0, 80024f2 <SystemClock_Config+0x7e>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80024be:	230f      	movs	r3, #15
 80024c0:	9305      	str	r3, [sp, #20]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80024c2:	2102      	movs	r1, #2
 80024c4:	9106      	str	r1, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80024c6:	2300      	movs	r3, #0
 80024c8:	9307      	str	r3, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80024ca:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024ce:	9208      	str	r2, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80024d0:	9309      	str	r3, [sp, #36]	@ 0x24
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80024d2:	a805      	add	r0, sp, #20
 80024d4:	f001 fdc2 	bl	800405c <HAL_RCC_ClockConfig>
 80024d8:	b968      	cbnz	r0, 80024f6 <SystemClock_Config+0x82>
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80024da:	2302      	movs	r3, #2
 80024dc:	9301      	str	r3, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80024de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80024e2:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80024e4:	a801      	add	r0, sp, #4
 80024e6:	f001 ff49 	bl	800437c <HAL_RCCEx_PeriphCLKConfig>
 80024ea:	b930      	cbnz	r0, 80024fa <SystemClock_Config+0x86>
}
 80024ec:	b015      	add	sp, #84	@ 0x54
 80024ee:	f85d fb04 	ldr.w	pc, [sp], #4
    Error_Handler();
 80024f2:	f7ff feb1 	bl	8002258 <Error_Handler>
    Error_Handler();
 80024f6:	f7ff feaf 	bl	8002258 <Error_Handler>
    Error_Handler();
 80024fa:	f7ff fead 	bl	8002258 <Error_Handler>
	...

08002500 <ROCKET_InitRoutine>:
void ROCKET_InitRoutine(void) {
 8002500:	b570      	push	{r4, r5, r6, lr}
	HAL_Init();
 8002502:	f000 fb19 	bl	8002b38 <HAL_Init>
	SystemClock_Config();
 8002506:	f7ff ffb5 	bl	8002474 <SystemClock_Config>
	MX_USART1_UART_Init();
 800250a:	f7ff fea7 	bl	800225c <MX_USART1_UART_Init>
	MX_USART2_UART_Init();
 800250e:	f7ff febf 	bl	8002290 <MX_USART2_UART_Init>
	MX_USART3_UART_Init();
 8002512:	f7ff fed7 	bl	80022c4 <MX_USART3_UART_Init>
	MX_TIM3_Init();
 8002516:	f7ff feef 	bl	80022f8 <MX_TIM3_Init>
	MX_TIM2_Init();
 800251a:	f7ff ff3f 	bl	800239c <MX_TIM2_Init>
	MX_ADC1_Init();
 800251e:	f7ff ff71 	bl	8002404 <MX_ADC1_Init>
	MX_CRC_Init();
 8002522:	f7ff ff99 	bl	8002458 <MX_CRC_Init>
	printf("|----------Starting----------|\r\n");
 8002526:	4845      	ldr	r0, [pc, #276]	@ (800263c <ROCKET_InitRoutine+0x13c>)
 8002528:	f003 fea4 	bl	8006274 <puts>
	Buzz(&htim3, TIM_CHANNEL_4, START);
 800252c:	2201      	movs	r2, #1
 800252e:	210c      	movs	r1, #12
 8002530:	4843      	ldr	r0, [pc, #268]	@ (8002640 <ROCKET_InitRoutine+0x140>)
 8002532:	f7ff f93b 	bl	80017ac <Buzz>
	SPI_Init(1);
 8002536:	2001      	movs	r0, #1
 8002538:	f7ff fcd8 	bl	8001eec <SPI_Init>
	printf("(+) SPI1 succeeded...\r\n");
 800253c:	4841      	ldr	r0, [pc, #260]	@ (8002644 <ROCKET_InitRoutine+0x144>)
 800253e:	f003 fe99 	bl	8006274 <puts>
	SPI_Init(2);
 8002542:	2002      	movs	r0, #2
 8002544:	f7ff fcd2 	bl	8001eec <SPI_Init>
	printf("(+) SPI2 succeeded...\r\n");
 8002548:	483f      	ldr	r0, [pc, #252]	@ (8002648 <ROCKET_InitRoutine+0x148>)
 800254a:	f003 fe93 	bl	8006274 <puts>
	USART_Init(1);
 800254e:	2001      	movs	r0, #1
 8002550:	f7ff fd66 	bl	8002020 <USART_Init>
	printf("(+) USART1 succeeded...\r\n");
 8002554:	483d      	ldr	r0, [pc, #244]	@ (800264c <ROCKET_InitRoutine+0x14c>)
 8002556:	f003 fe8d 	bl	8006274 <puts>
	USART_Init(2);
 800255a:	2002      	movs	r0, #2
 800255c:	f7ff fd60 	bl	8002020 <USART_Init>
	printf("(+) USART2 succeeded...\r\n");
 8002560:	483b      	ldr	r0, [pc, #236]	@ (8002650 <ROCKET_InitRoutine+0x150>)
 8002562:	f003 fe87 	bl	8006274 <puts>
	USART_Init(3);
 8002566:	2003      	movs	r0, #3
 8002568:	f7ff fd5a 	bl	8002020 <USART_Init>
	printf("(+) USART3 succeeded...\r\n");
 800256c:	4839      	ldr	r0, [pc, #228]	@ (8002654 <ROCKET_InitRoutine+0x154>)
 800256e:	f003 fe81 	bl	8006274 <puts>
	printf("|----------Components initialization----------|\r\n");
 8002572:	4839      	ldr	r0, [pc, #228]	@ (8002658 <ROCKET_InitRoutine+0x158>)
 8002574:	f003 fe7e 	bl	8006274 <puts>
	ROCKET_SetMode(MODE_PREFLIGHT);
 8002578:	2000      	movs	r0, #0
 800257a:	f7ff fe55 	bl	8002228 <ROCKET_SetMode>
	printf("(+) Mode flight: %i succeeded...\r\n", packet.header_states.mode);
 800257e:	4b37      	ldr	r3, [pc, #220]	@ (800265c <ROCKET_InitRoutine+0x15c>)
 8002580:	7819      	ldrb	r1, [r3, #0]
 8002582:	4837      	ldr	r0, [pc, #220]	@ (8002660 <ROCKET_InitRoutine+0x160>)
 8002584:	f003 fe0e 	bl	80061a4 <iprintf>
	WS2812_Init();
 8002588:	f7ff fbe6 	bl	8001d58 <WS2812_Init>
	printf("(+) WS2812 succeeded...\r\n");
 800258c:	4835      	ldr	r0, [pc, #212]	@ (8002664 <ROCKET_InitRoutine+0x164>)
 800258e:	f003 fe71 	bl	8006274 <puts>
	if (CD74HC4051_Init(&hadc1) != 1) {
 8002592:	4835      	ldr	r0, [pc, #212]	@ (8002668 <ROCKET_InitRoutine+0x168>)
 8002594:	f7ff f980 	bl	8001898 <CD74HC4051_Init>
 8002598:	2801      	cmp	r0, #1
 800259a:	d02c      	beq.n	80025f6 <ROCKET_InitRoutine+0xf6>
	  printf("(-) CD74HC4051 failed...\r\n");
 800259c:	4833      	ldr	r0, [pc, #204]	@ (800266c <ROCKET_InitRoutine+0x16c>)
 800259e:	f003 fe69 	bl	8006274 <puts>
	packet.header_states.barometer = BMP280_Init(&bmp_data, BMP_SPI_PORT) == 1 ? 0x01 : 0x00;
 80025a2:	2102      	movs	r1, #2
 80025a4:	4832      	ldr	r0, [pc, #200]	@ (8002670 <ROCKET_InitRoutine+0x170>)
 80025a6:	f7ff f8db 	bl	8001760 <BMP280_Init>
 80025aa:	2801      	cmp	r0, #1
 80025ac:	bf14      	ite	ne
 80025ae:	2000      	movne	r0, #0
 80025b0:	2001      	moveq	r0, #1
 80025b2:	4b2a      	ldr	r3, [pc, #168]	@ (800265c <ROCKET_InitRoutine+0x15c>)
 80025b4:	7118      	strb	r0, [r3, #4]
	printf(packet.header_states.barometer ? "(+) BMP280 succeeded...\r\n" : "(-) BMP280 failed...\r\n");
 80025b6:	2800      	cmp	r0, #0
 80025b8:	d03a      	beq.n	8002630 <ROCKET_InitRoutine+0x130>
 80025ba:	482e      	ldr	r0, [pc, #184]	@ (8002674 <ROCKET_InitRoutine+0x174>)
 80025bc:	f003 fdf2 	bl	80061a4 <iprintf>
	packet.header_states.accelerometer = ICM20602_Init(&icm_data) == 0 ? 0x01 : 0x00;
 80025c0:	482d      	ldr	r0, [pc, #180]	@ (8002678 <ROCKET_InitRoutine+0x178>)
 80025c2:	f7ff fac1 	bl	8001b48 <ICM20602_Init>
 80025c6:	fab0 f080 	clz	r0, r0
 80025ca:	0940      	lsrs	r0, r0, #5
 80025cc:	4b23      	ldr	r3, [pc, #140]	@ (800265c <ROCKET_InitRoutine+0x15c>)
 80025ce:	70d8      	strb	r0, [r3, #3]
	printf(packet.header_states.accelerometer ? "(+) ICM20602 succeeded...\r\n" : "(-) ICM20602 failed...\r\n");
 80025d0:	2800      	cmp	r0, #0
 80025d2:	d02f      	beq.n	8002634 <ROCKET_InitRoutine+0x134>
 80025d4:	4829      	ldr	r0, [pc, #164]	@ (800267c <ROCKET_InitRoutine+0x17c>)
 80025d6:	f003 fde5 	bl	80061a4 <iprintf>
	packet.header_states.gps = L76LM33_Init(GPS_USART_PORT) == 1 ? 0x01 : 0x00;
 80025da:	2002      	movs	r0, #2
 80025dc:	f7ff fb24 	bl	8001c28 <L76LM33_Init>
 80025e0:	2801      	cmp	r0, #1
 80025e2:	bf14      	ite	ne
 80025e4:	2000      	movne	r0, #0
 80025e6:	2001      	moveq	r0, #1
 80025e8:	4b1c      	ldr	r3, [pc, #112]	@ (800265c <ROCKET_InitRoutine+0x15c>)
 80025ea:	7158      	strb	r0, [r3, #5]
	printf(packet.header_states.gps ? "(+) L76LM33 succeeded...\r\n" : "(-) L76LM33 failed...\r\n");
 80025ec:	b320      	cbz	r0, 8002638 <ROCKET_InitRoutine+0x138>
 80025ee:	4824      	ldr	r0, [pc, #144]	@ (8002680 <ROCKET_InitRoutine+0x180>)
 80025f0:	f003 fdd8 	bl	80061a4 <iprintf>
}
 80025f4:	bd70      	pop	{r4, r5, r6, pc}
		packet.header_states.pyro0 = CD74HC4051_AnRead(&hadc1, CHANNEL_0, PYRO_CHANNEL_0, VREFPYRO);
 80025f6:	4e23      	ldr	r6, [pc, #140]	@ (8002684 <ROCKET_InitRoutine+0x184>)
 80025f8:	4d1b      	ldr	r5, [pc, #108]	@ (8002668 <ROCKET_InitRoutine+0x168>)
 80025fa:	4633      	mov	r3, r6
 80025fc:	2201      	movs	r2, #1
 80025fe:	2100      	movs	r1, #0
 8002600:	4628      	mov	r0, r5
 8002602:	f7ff f97b 	bl	80018fc <CD74HC4051_AnRead>
 8002606:	4c15      	ldr	r4, [pc, #84]	@ (800265c <ROCKET_InitRoutine+0x15c>)
 8002608:	7060      	strb	r0, [r4, #1]
		packet.header_states.pyro1 = CD74HC4051_AnRead(&hadc1, CHANNEL_0, PYRO_CHANNEL_1, VREFPYRO);
 800260a:	4633      	mov	r3, r6
 800260c:	2202      	movs	r2, #2
 800260e:	2100      	movs	r1, #0
 8002610:	4628      	mov	r0, r5
 8002612:	f7ff f973 	bl	80018fc <CD74HC4051_AnRead>
 8002616:	70a0      	strb	r0, [r4, #2]
		printf(" -> Pyro0 state: %i\r\n", packet.header_states.pyro0);
 8002618:	7861      	ldrb	r1, [r4, #1]
 800261a:	481b      	ldr	r0, [pc, #108]	@ (8002688 <ROCKET_InitRoutine+0x188>)
 800261c:	f003 fdc2 	bl	80061a4 <iprintf>
		printf(" -> Pyro1 state: %i\r\n", packet.header_states.pyro1);
 8002620:	78a1      	ldrb	r1, [r4, #2]
 8002622:	481a      	ldr	r0, [pc, #104]	@ (800268c <ROCKET_InitRoutine+0x18c>)
 8002624:	f003 fdbe 	bl	80061a4 <iprintf>
		printf("(+) CD74HC4051 succeeded...\r\n");
 8002628:	4819      	ldr	r0, [pc, #100]	@ (8002690 <ROCKET_InitRoutine+0x190>)
 800262a:	f003 fe23 	bl	8006274 <puts>
 800262e:	e7b8      	b.n	80025a2 <ROCKET_InitRoutine+0xa2>
	printf(packet.header_states.barometer ? "(+) BMP280 succeeded...\r\n" : "(-) BMP280 failed...\r\n");
 8002630:	4818      	ldr	r0, [pc, #96]	@ (8002694 <ROCKET_InitRoutine+0x194>)
 8002632:	e7c3      	b.n	80025bc <ROCKET_InitRoutine+0xbc>
	printf(packet.header_states.accelerometer ? "(+) ICM20602 succeeded...\r\n" : "(-) ICM20602 failed...\r\n");
 8002634:	4818      	ldr	r0, [pc, #96]	@ (8002698 <ROCKET_InitRoutine+0x198>)
 8002636:	e7ce      	b.n	80025d6 <ROCKET_InitRoutine+0xd6>
	printf(packet.header_states.gps ? "(+) L76LM33 succeeded...\r\n" : "(-) L76LM33 failed...\r\n");
 8002638:	4818      	ldr	r0, [pc, #96]	@ (800269c <ROCKET_InitRoutine+0x19c>)
 800263a:	e7d9      	b.n	80025f0 <ROCKET_InitRoutine+0xf0>
 800263c:	08008158 	.word	0x08008158
 8002640:	200003fc 	.word	0x200003fc
 8002644:	08008178 	.word	0x08008178
 8002648:	08008190 	.word	0x08008190
 800264c:	080081a8 	.word	0x080081a8
 8002650:	080081c4 	.word	0x080081c4
 8002654:	080081e0 	.word	0x080081e0
 8002658:	080081fc 	.word	0x080081fc
 800265c:	20000250 	.word	0x20000250
 8002660:	08008230 	.word	0x08008230
 8002664:	08008254 	.word	0x08008254
 8002668:	20000494 	.word	0x20000494
 800266c:	08008270 	.word	0x08008270
 8002670:	20000298 	.word	0x20000298
 8002674:	080080b8 	.word	0x080080b8
 8002678:	20000260 	.word	0x20000260
 800267c:	080080ec 	.word	0x080080ec
 8002680:	08008124 	.word	0x08008124
 8002684:	40533333 	.word	0x40533333
 8002688:	0800828c 	.word	0x0800828c
 800268c:	080082a4 	.word	0x080082a4
 8002690:	080082bc 	.word	0x080082bc
 8002694:	080080d4 	.word	0x080080d4
 8002698:	08008108 	.word	0x08008108
 800269c:	08008140 	.word	0x08008140

080026a0 <main>:
{
 80026a0:	b510      	push	{r4, lr}
 80026a2:	b082      	sub	sp, #8
  ROCKET_InitRoutine();
 80026a4:	f7ff ff2c 	bl	8002500 <ROCKET_InitRoutine>
  HAL_Init();
 80026a8:	f000 fa46 	bl	8002b38 <HAL_Init>
  SystemClock_Config();
 80026ac:	f7ff fee2 	bl	8002474 <SystemClock_Config>
  MX_USART1_UART_Init();
 80026b0:	f7ff fdd4 	bl	800225c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 80026b4:	f7ff fdec 	bl	8002290 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80026b8:	f7ff fe04 	bl	80022c4 <MX_USART3_UART_Init>
  MX_TIM3_Init();
 80026bc:	f7ff fe1c 	bl	80022f8 <MX_TIM3_Init>
  MX_TIM2_Init();
 80026c0:	f7ff fe6c 	bl	800239c <MX_TIM2_Init>
  MX_ADC1_Init();
 80026c4:	f7ff fe9e 	bl	8002404 <MX_ADC1_Init>
  MX_CRC_Init();
 80026c8:	f7ff fec6 	bl	8002458 <MX_CRC_Init>
  MX_FATFS_Init();
 80026cc:	f002 feda 	bl	8005484 <MX_FATFS_Init>
 80026d0:	e013      	b.n	80026fa <main+0x5a>
				if (i > 22 || rx_data[i + 24] != '.' || rx_data[i + 29] != ',' || rx_data[i + 42] != ',') {
 80026d2:	2b16      	cmp	r3, #22
 80026d4:	dc05      	bgt.n	80026e2 <main+0x42>
 80026d6:	f103 0218 	add.w	r2, r3, #24
 80026da:	4925      	ldr	r1, [pc, #148]	@ (8002770 <main+0xd0>)
 80026dc:	5c8a      	ldrb	r2, [r1, r2]
 80026de:	2a2e      	cmp	r2, #46	@ 0x2e
 80026e0:	d021      	beq.n	8002726 <main+0x86>
					printf("Wrong data\r\n");
 80026e2:	4824      	ldr	r0, [pc, #144]	@ (8002774 <main+0xd4>)
 80026e4:	f003 fdc6 	bl	8006274 <puts>
			uint8_t err = '!';
 80026e8:	2321      	movs	r3, #33	@ 0x21
 80026ea:	f88d 3007 	strb.w	r3, [sp, #7]
			USART_TX(RFD_USART_PORT, &err, 1);
 80026ee:	2201      	movs	r2, #1
 80026f0:	f10d 0107 	add.w	r1, sp, #7
 80026f4:	4610      	mov	r0, r2
 80026f6:	f7ff fd01 	bl	80020fc <USART_TX>
		USART_RX(GPS_USART_PORT, (uint8_t*)rx_data, 64); // Read GPS
 80026fa:	4c1d      	ldr	r4, [pc, #116]	@ (8002770 <main+0xd0>)
 80026fc:	2240      	movs	r2, #64	@ 0x40
 80026fe:	4621      	mov	r1, r4
 8002700:	2002      	movs	r0, #2
 8002702:	f7ff fd41 	bl	8002188 <USART_RX>
		printf("%s\r\n", rx_data); // Print GPS Trace buffer
 8002706:	4621      	mov	r1, r4
 8002708:	481b      	ldr	r0, [pc, #108]	@ (8002778 <main+0xd8>)
 800270a:	f003 fd4b 	bl	80061a4 <iprintf>
		printf("\r\nEND\r\n");
 800270e:	481b      	ldr	r0, [pc, #108]	@ (800277c <main+0xdc>)
 8002710:	f003 fdb0 	bl	8006274 <puts>
		for (int i = 0; i < 64; i++) {
 8002714:	2300      	movs	r3, #0
 8002716:	2b3f      	cmp	r3, #63	@ 0x3f
 8002718:	dc1a      	bgt.n	8002750 <main+0xb0>
			if (rx_data[i] == '$') { // Trace start found
 800271a:	4a15      	ldr	r2, [pc, #84]	@ (8002770 <main+0xd0>)
 800271c:	5cd2      	ldrb	r2, [r2, r3]
 800271e:	2a24      	cmp	r2, #36	@ 0x24
 8002720:	d0d7      	beq.n	80026d2 <main+0x32>
		for (int i = 0; i < 64; i++) {
 8002722:	3301      	adds	r3, #1
 8002724:	e7f7      	b.n	8002716 <main+0x76>
				if (i > 22 || rx_data[i + 24] != '.' || rx_data[i + 29] != ',' || rx_data[i + 42] != ',') {
 8002726:	f103 021d 	add.w	r2, r3, #29
 800272a:	5c8a      	ldrb	r2, [r1, r2]
 800272c:	2a2c      	cmp	r2, #44	@ 0x2c
 800272e:	d1d8      	bne.n	80026e2 <main+0x42>
 8002730:	f103 022a 	add.w	r2, r3, #42	@ 0x2a
 8002734:	5c8a      	ldrb	r2, [r1, r2]
 8002736:	2a2c      	cmp	r2, #44	@ 0x2c
 8002738:	d1d3      	bne.n	80026e2 <main+0x42>
				for (int j = 0; j <= 24; j++) { // A,0000.0000,N,00000.0000,
 800273a:	2200      	movs	r2, #0
 800273c:	e006      	b.n	800274c <main+0xac>
					send_data[j] = rx_data[i + j + 18]; // 20: offset to where lat lon starts
 800273e:	1899      	adds	r1, r3, r2
 8002740:	3112      	adds	r1, #18
 8002742:	480b      	ldr	r0, [pc, #44]	@ (8002770 <main+0xd0>)
 8002744:	5c40      	ldrb	r0, [r0, r1]
 8002746:	490e      	ldr	r1, [pc, #56]	@ (8002780 <main+0xe0>)
 8002748:	5488      	strb	r0, [r1, r2]
				for (int j = 0; j <= 24; j++) { // A,0000.0000,N,00000.0000,
 800274a:	3201      	adds	r2, #1
 800274c:	2a18      	cmp	r2, #24
 800274e:	ddf6      	ble.n	800273e <main+0x9e>
			uint8_t delim = '$';
 8002750:	2324      	movs	r3, #36	@ 0x24
 8002752:	f88d 3007 	strb.w	r3, [sp, #7]
			USART_TX(RFD_USART_PORT, &delim, 1);
 8002756:	2201      	movs	r2, #1
 8002758:	f10d 0107 	add.w	r1, sp, #7
 800275c:	4610      	mov	r0, r2
 800275e:	f7ff fccd 	bl	80020fc <USART_TX>
			USART_TX(RFD_USART_PORT, (uint8_t*)send_data, 32);
 8002762:	2220      	movs	r2, #32
 8002764:	4906      	ldr	r1, [pc, #24]	@ (8002780 <main+0xe0>)
 8002766:	2001      	movs	r0, #1
 8002768:	f7ff fcc8 	bl	80020fc <USART_TX>
 800276c:	e7c5      	b.n	80026fa <main+0x5a>
 800276e:	bf00      	nop
 8002770:	200002e4 	.word	0x200002e4
 8002774:	080082ec 	.word	0x080082ec
 8002778:	080082dc 	.word	0x080082dc
 800277c:	080082e4 	.word	0x080082e4
 8002780:	200002c4 	.word	0x200002c4

08002784 <HAL_MspInit>:
 8002784:	b082      	sub	sp, #8
 8002786:	4b0e      	ldr	r3, [pc, #56]	@ (80027c0 <HAL_MspInit+0x3c>)
 8002788:	699a      	ldr	r2, [r3, #24]
 800278a:	f042 0201 	orr.w	r2, r2, #1
 800278e:	619a      	str	r2, [r3, #24]
 8002790:	699a      	ldr	r2, [r3, #24]
 8002792:	f002 0201 	and.w	r2, r2, #1
 8002796:	9200      	str	r2, [sp, #0]
 8002798:	9a00      	ldr	r2, [sp, #0]
 800279a:	69da      	ldr	r2, [r3, #28]
 800279c:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 80027a0:	61da      	str	r2, [r3, #28]
 80027a2:	69db      	ldr	r3, [r3, #28]
 80027a4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80027a8:	9301      	str	r3, [sp, #4]
 80027aa:	9b01      	ldr	r3, [sp, #4]
 80027ac:	4a05      	ldr	r2, [pc, #20]	@ (80027c4 <HAL_MspInit+0x40>)
 80027ae:	6853      	ldr	r3, [r2, #4]
 80027b0:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80027b4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80027b8:	6053      	str	r3, [r2, #4]
 80027ba:	b002      	add	sp, #8
 80027bc:	4770      	bx	lr
 80027be:	bf00      	nop
 80027c0:	40021000 	.word	0x40021000
 80027c4:	40010000 	.word	0x40010000

080027c8 <HAL_ADC_MspInit>:
 80027c8:	b500      	push	{lr}
 80027ca:	b087      	sub	sp, #28
 80027cc:	2300      	movs	r3, #0
 80027ce:	9302      	str	r3, [sp, #8]
 80027d0:	9303      	str	r3, [sp, #12]
 80027d2:	9304      	str	r3, [sp, #16]
 80027d4:	9305      	str	r3, [sp, #20]
 80027d6:	6802      	ldr	r2, [r0, #0]
 80027d8:	4b11      	ldr	r3, [pc, #68]	@ (8002820 <HAL_ADC_MspInit+0x58>)
 80027da:	429a      	cmp	r2, r3
 80027dc:	d002      	beq.n	80027e4 <HAL_ADC_MspInit+0x1c>
 80027de:	b007      	add	sp, #28
 80027e0:	f85d fb04 	ldr.w	pc, [sp], #4
 80027e4:	f503 436c 	add.w	r3, r3, #60416	@ 0xec00
 80027e8:	699a      	ldr	r2, [r3, #24]
 80027ea:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80027ee:	619a      	str	r2, [r3, #24]
 80027f0:	699a      	ldr	r2, [r3, #24]
 80027f2:	f402 7200 	and.w	r2, r2, #512	@ 0x200
 80027f6:	9200      	str	r2, [sp, #0]
 80027f8:	9a00      	ldr	r2, [sp, #0]
 80027fa:	699a      	ldr	r2, [r3, #24]
 80027fc:	f042 0204 	orr.w	r2, r2, #4
 8002800:	619a      	str	r2, [r3, #24]
 8002802:	699b      	ldr	r3, [r3, #24]
 8002804:	f003 0304 	and.w	r3, r3, #4
 8002808:	9301      	str	r3, [sp, #4]
 800280a:	9b01      	ldr	r3, [sp, #4]
 800280c:	2301      	movs	r3, #1
 800280e:	9302      	str	r3, [sp, #8]
 8002810:	2303      	movs	r3, #3
 8002812:	9303      	str	r3, [sp, #12]
 8002814:	a902      	add	r1, sp, #8
 8002816:	4803      	ldr	r0, [pc, #12]	@ (8002824 <HAL_ADC_MspInit+0x5c>)
 8002818:	f001 f81a 	bl	8003850 <HAL_GPIO_Init>
 800281c:	e7df      	b.n	80027de <HAL_ADC_MspInit+0x16>
 800281e:	bf00      	nop
 8002820:	40012400 	.word	0x40012400
 8002824:	40010800 	.word	0x40010800

08002828 <HAL_CRC_MspInit>:
 8002828:	6802      	ldr	r2, [r0, #0]
 800282a:	4b09      	ldr	r3, [pc, #36]	@ (8002850 <HAL_CRC_MspInit+0x28>)
 800282c:	429a      	cmp	r2, r3
 800282e:	d000      	beq.n	8002832 <HAL_CRC_MspInit+0xa>
 8002830:	4770      	bx	lr
 8002832:	b082      	sub	sp, #8
 8002834:	f5a3 5300 	sub.w	r3, r3, #8192	@ 0x2000
 8002838:	695a      	ldr	r2, [r3, #20]
 800283a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800283e:	615a      	str	r2, [r3, #20]
 8002840:	695b      	ldr	r3, [r3, #20]
 8002842:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002846:	9301      	str	r3, [sp, #4]
 8002848:	9b01      	ldr	r3, [sp, #4]
 800284a:	b002      	add	sp, #8
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop
 8002850:	40023000 	.word	0x40023000

08002854 <HAL_TIM_Base_MspInit>:
 8002854:	b082      	sub	sp, #8
 8002856:	6803      	ldr	r3, [r0, #0]
 8002858:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800285c:	d004      	beq.n	8002868 <HAL_TIM_Base_MspInit+0x14>
 800285e:	4a0e      	ldr	r2, [pc, #56]	@ (8002898 <HAL_TIM_Base_MspInit+0x44>)
 8002860:	4293      	cmp	r3, r2
 8002862:	d00d      	beq.n	8002880 <HAL_TIM_Base_MspInit+0x2c>
 8002864:	b002      	add	sp, #8
 8002866:	4770      	bx	lr
 8002868:	f503 3304 	add.w	r3, r3, #135168	@ 0x21000
 800286c:	69da      	ldr	r2, [r3, #28]
 800286e:	f042 0201 	orr.w	r2, r2, #1
 8002872:	61da      	str	r2, [r3, #28]
 8002874:	69db      	ldr	r3, [r3, #28]
 8002876:	f003 0301 	and.w	r3, r3, #1
 800287a:	9300      	str	r3, [sp, #0]
 800287c:	9b00      	ldr	r3, [sp, #0]
 800287e:	e7f1      	b.n	8002864 <HAL_TIM_Base_MspInit+0x10>
 8002880:	4b06      	ldr	r3, [pc, #24]	@ (800289c <HAL_TIM_Base_MspInit+0x48>)
 8002882:	69da      	ldr	r2, [r3, #28]
 8002884:	f042 0202 	orr.w	r2, r2, #2
 8002888:	61da      	str	r2, [r3, #28]
 800288a:	69db      	ldr	r3, [r3, #28]
 800288c:	f003 0302 	and.w	r3, r3, #2
 8002890:	9301      	str	r3, [sp, #4]
 8002892:	9b01      	ldr	r3, [sp, #4]
 8002894:	e7e6      	b.n	8002864 <HAL_TIM_Base_MspInit+0x10>
 8002896:	bf00      	nop
 8002898:	40000400 	.word	0x40000400
 800289c:	40021000 	.word	0x40021000

080028a0 <HAL_TIM_MspPostInit>:
 80028a0:	b500      	push	{lr}
 80028a2:	b087      	sub	sp, #28
 80028a4:	2300      	movs	r3, #0
 80028a6:	9302      	str	r3, [sp, #8]
 80028a8:	9303      	str	r3, [sp, #12]
 80028aa:	9304      	str	r3, [sp, #16]
 80028ac:	9305      	str	r3, [sp, #20]
 80028ae:	6802      	ldr	r2, [r0, #0]
 80028b0:	4b0c      	ldr	r3, [pc, #48]	@ (80028e4 <HAL_TIM_MspPostInit+0x44>)
 80028b2:	429a      	cmp	r2, r3
 80028b4:	d002      	beq.n	80028bc <HAL_TIM_MspPostInit+0x1c>
 80028b6:	b007      	add	sp, #28
 80028b8:	f85d fb04 	ldr.w	pc, [sp], #4
 80028bc:	f503 3303 	add.w	r3, r3, #134144	@ 0x20c00
 80028c0:	699a      	ldr	r2, [r3, #24]
 80028c2:	f042 0208 	orr.w	r2, r2, #8
 80028c6:	619a      	str	r2, [r3, #24]
 80028c8:	699b      	ldr	r3, [r3, #24]
 80028ca:	f003 0308 	and.w	r3, r3, #8
 80028ce:	9301      	str	r3, [sp, #4]
 80028d0:	9b01      	ldr	r3, [sp, #4]
 80028d2:	2302      	movs	r3, #2
 80028d4:	9302      	str	r3, [sp, #8]
 80028d6:	9303      	str	r3, [sp, #12]
 80028d8:	9305      	str	r3, [sp, #20]
 80028da:	a902      	add	r1, sp, #8
 80028dc:	4802      	ldr	r0, [pc, #8]	@ (80028e8 <HAL_TIM_MspPostInit+0x48>)
 80028de:	f000 ffb7 	bl	8003850 <HAL_GPIO_Init>
 80028e2:	e7e8      	b.n	80028b6 <HAL_TIM_MspPostInit+0x16>
 80028e4:	40000400 	.word	0x40000400
 80028e8:	40010c00 	.word	0x40010c00

080028ec <HAL_UART_MspInit>:
 80028ec:	b510      	push	{r4, lr}
 80028ee:	b08a      	sub	sp, #40	@ 0x28
 80028f0:	2300      	movs	r3, #0
 80028f2:	9306      	str	r3, [sp, #24]
 80028f4:	9307      	str	r3, [sp, #28]
 80028f6:	9308      	str	r3, [sp, #32]
 80028f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80028fa:	6803      	ldr	r3, [r0, #0]
 80028fc:	4a45      	ldr	r2, [pc, #276]	@ (8002a14 <HAL_UART_MspInit+0x128>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d007      	beq.n	8002912 <HAL_UART_MspInit+0x26>
 8002902:	4a45      	ldr	r2, [pc, #276]	@ (8002a18 <HAL_UART_MspInit+0x12c>)
 8002904:	4293      	cmp	r3, r2
 8002906:	d033      	beq.n	8002970 <HAL_UART_MspInit+0x84>
 8002908:	4a44      	ldr	r2, [pc, #272]	@ (8002a1c <HAL_UART_MspInit+0x130>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d058      	beq.n	80029c0 <HAL_UART_MspInit+0xd4>
 800290e:	b00a      	add	sp, #40	@ 0x28
 8002910:	bd10      	pop	{r4, pc}
 8002912:	4b43      	ldr	r3, [pc, #268]	@ (8002a20 <HAL_UART_MspInit+0x134>)
 8002914:	699a      	ldr	r2, [r3, #24]
 8002916:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800291a:	619a      	str	r2, [r3, #24]
 800291c:	699a      	ldr	r2, [r3, #24]
 800291e:	f402 4280 	and.w	r2, r2, #16384	@ 0x4000
 8002922:	9200      	str	r2, [sp, #0]
 8002924:	9a00      	ldr	r2, [sp, #0]
 8002926:	699a      	ldr	r2, [r3, #24]
 8002928:	f042 0208 	orr.w	r2, r2, #8
 800292c:	619a      	str	r2, [r3, #24]
 800292e:	699b      	ldr	r3, [r3, #24]
 8002930:	f003 0308 	and.w	r3, r3, #8
 8002934:	9301      	str	r3, [sp, #4]
 8002936:	9b01      	ldr	r3, [sp, #4]
 8002938:	2340      	movs	r3, #64	@ 0x40
 800293a:	9306      	str	r3, [sp, #24]
 800293c:	2302      	movs	r3, #2
 800293e:	9307      	str	r3, [sp, #28]
 8002940:	2303      	movs	r3, #3
 8002942:	9309      	str	r3, [sp, #36]	@ 0x24
 8002944:	4c37      	ldr	r4, [pc, #220]	@ (8002a24 <HAL_UART_MspInit+0x138>)
 8002946:	a906      	add	r1, sp, #24
 8002948:	4620      	mov	r0, r4
 800294a:	f000 ff81 	bl	8003850 <HAL_GPIO_Init>
 800294e:	2380      	movs	r3, #128	@ 0x80
 8002950:	9306      	str	r3, [sp, #24]
 8002952:	2300      	movs	r3, #0
 8002954:	9307      	str	r3, [sp, #28]
 8002956:	9308      	str	r3, [sp, #32]
 8002958:	a906      	add	r1, sp, #24
 800295a:	4620      	mov	r0, r4
 800295c:	f000 ff78 	bl	8003850 <HAL_GPIO_Init>
 8002960:	4a31      	ldr	r2, [pc, #196]	@ (8002a28 <HAL_UART_MspInit+0x13c>)
 8002962:	6853      	ldr	r3, [r2, #4]
 8002964:	f043 63e0 	orr.w	r3, r3, #117440512	@ 0x7000000
 8002968:	f043 0304 	orr.w	r3, r3, #4
 800296c:	6053      	str	r3, [r2, #4]
 800296e:	e7ce      	b.n	800290e <HAL_UART_MspInit+0x22>
 8002970:	4b2b      	ldr	r3, [pc, #172]	@ (8002a20 <HAL_UART_MspInit+0x134>)
 8002972:	69da      	ldr	r2, [r3, #28]
 8002974:	f442 3200 	orr.w	r2, r2, #131072	@ 0x20000
 8002978:	61da      	str	r2, [r3, #28]
 800297a:	69da      	ldr	r2, [r3, #28]
 800297c:	f402 3200 	and.w	r2, r2, #131072	@ 0x20000
 8002980:	9202      	str	r2, [sp, #8]
 8002982:	9a02      	ldr	r2, [sp, #8]
 8002984:	699a      	ldr	r2, [r3, #24]
 8002986:	f042 0204 	orr.w	r2, r2, #4
 800298a:	619a      	str	r2, [r3, #24]
 800298c:	699b      	ldr	r3, [r3, #24]
 800298e:	f003 0304 	and.w	r3, r3, #4
 8002992:	9303      	str	r3, [sp, #12]
 8002994:	9b03      	ldr	r3, [sp, #12]
 8002996:	2304      	movs	r3, #4
 8002998:	9306      	str	r3, [sp, #24]
 800299a:	2302      	movs	r3, #2
 800299c:	9307      	str	r3, [sp, #28]
 800299e:	2303      	movs	r3, #3
 80029a0:	9309      	str	r3, [sp, #36]	@ 0x24
 80029a2:	4c22      	ldr	r4, [pc, #136]	@ (8002a2c <HAL_UART_MspInit+0x140>)
 80029a4:	a906      	add	r1, sp, #24
 80029a6:	4620      	mov	r0, r4
 80029a8:	f000 ff52 	bl	8003850 <HAL_GPIO_Init>
 80029ac:	2308      	movs	r3, #8
 80029ae:	9306      	str	r3, [sp, #24]
 80029b0:	2300      	movs	r3, #0
 80029b2:	9307      	str	r3, [sp, #28]
 80029b4:	9308      	str	r3, [sp, #32]
 80029b6:	a906      	add	r1, sp, #24
 80029b8:	4620      	mov	r0, r4
 80029ba:	f000 ff49 	bl	8003850 <HAL_GPIO_Init>
 80029be:	e7a6      	b.n	800290e <HAL_UART_MspInit+0x22>
 80029c0:	4b17      	ldr	r3, [pc, #92]	@ (8002a20 <HAL_UART_MspInit+0x134>)
 80029c2:	69da      	ldr	r2, [r3, #28]
 80029c4:	f442 2280 	orr.w	r2, r2, #262144	@ 0x40000
 80029c8:	61da      	str	r2, [r3, #28]
 80029ca:	69da      	ldr	r2, [r3, #28]
 80029cc:	f402 2280 	and.w	r2, r2, #262144	@ 0x40000
 80029d0:	9204      	str	r2, [sp, #16]
 80029d2:	9a04      	ldr	r2, [sp, #16]
 80029d4:	699a      	ldr	r2, [r3, #24]
 80029d6:	f042 0208 	orr.w	r2, r2, #8
 80029da:	619a      	str	r2, [r3, #24]
 80029dc:	699b      	ldr	r3, [r3, #24]
 80029de:	f003 0308 	and.w	r3, r3, #8
 80029e2:	9305      	str	r3, [sp, #20]
 80029e4:	9b05      	ldr	r3, [sp, #20]
 80029e6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80029ea:	9306      	str	r3, [sp, #24]
 80029ec:	2302      	movs	r3, #2
 80029ee:	9307      	str	r3, [sp, #28]
 80029f0:	2303      	movs	r3, #3
 80029f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80029f4:	4c0b      	ldr	r4, [pc, #44]	@ (8002a24 <HAL_UART_MspInit+0x138>)
 80029f6:	a906      	add	r1, sp, #24
 80029f8:	4620      	mov	r0, r4
 80029fa:	f000 ff29 	bl	8003850 <HAL_GPIO_Init>
 80029fe:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002a02:	9306      	str	r3, [sp, #24]
 8002a04:	2300      	movs	r3, #0
 8002a06:	9307      	str	r3, [sp, #28]
 8002a08:	9308      	str	r3, [sp, #32]
 8002a0a:	a906      	add	r1, sp, #24
 8002a0c:	4620      	mov	r0, r4
 8002a0e:	f000 ff1f 	bl	8003850 <HAL_GPIO_Init>
 8002a12:	e77c      	b.n	800290e <HAL_UART_MspInit+0x22>
 8002a14:	40013800 	.word	0x40013800
 8002a18:	40004400 	.word	0x40004400
 8002a1c:	40004800 	.word	0x40004800
 8002a20:	40021000 	.word	0x40021000
 8002a24:	40010c00 	.word	0x40010c00
 8002a28:	40010000 	.word	0x40010000
 8002a2c:	40010800 	.word	0x40010800

08002a30 <NMI_Handler>:
 8002a30:	e7fe      	b.n	8002a30 <NMI_Handler>

08002a32 <HardFault_Handler>:
 8002a32:	e7fe      	b.n	8002a32 <HardFault_Handler>

08002a34 <MemManage_Handler>:
 8002a34:	e7fe      	b.n	8002a34 <MemManage_Handler>

08002a36 <BusFault_Handler>:
 8002a36:	e7fe      	b.n	8002a36 <BusFault_Handler>

08002a38 <UsageFault_Handler>:
 8002a38:	e7fe      	b.n	8002a38 <UsageFault_Handler>

08002a3a <SVC_Handler>:
 8002a3a:	4770      	bx	lr

08002a3c <DebugMon_Handler>:
 8002a3c:	4770      	bx	lr

08002a3e <PendSV_Handler>:
 8002a3e:	4770      	bx	lr

08002a40 <SysTick_Handler>:
 8002a40:	b508      	push	{r3, lr}
 8002a42:	f000 f8bf 	bl	8002bc4 <HAL_IncTick>
 8002a46:	bd08      	pop	{r3, pc}

08002a48 <_getpid>:
 8002a48:	2001      	movs	r0, #1
 8002a4a:	4770      	bx	lr

08002a4c <_kill>:
 8002a4c:	b508      	push	{r3, lr}
 8002a4e:	f003 fd53 	bl	80064f8 <__errno>
 8002a52:	2316      	movs	r3, #22
 8002a54:	6003      	str	r3, [r0, #0]
 8002a56:	f04f 30ff 	mov.w	r0, #4294967295
 8002a5a:	bd08      	pop	{r3, pc}

08002a5c <_exit>:
 8002a5c:	b508      	push	{r3, lr}
 8002a5e:	f04f 31ff 	mov.w	r1, #4294967295
 8002a62:	f7ff fff3 	bl	8002a4c <_kill>
 8002a66:	e7fe      	b.n	8002a66 <_exit+0xa>

08002a68 <_read>:
 8002a68:	b570      	push	{r4, r5, r6, lr}
 8002a6a:	460c      	mov	r4, r1
 8002a6c:	4616      	mov	r6, r2
 8002a6e:	2500      	movs	r5, #0
 8002a70:	e006      	b.n	8002a80 <_read+0x18>
 8002a72:	f3af 8000 	nop.w
 8002a76:	4621      	mov	r1, r4
 8002a78:	f801 0b01 	strb.w	r0, [r1], #1
 8002a7c:	3501      	adds	r5, #1
 8002a7e:	460c      	mov	r4, r1
 8002a80:	42b5      	cmp	r5, r6
 8002a82:	dbf6      	blt.n	8002a72 <_read+0xa>
 8002a84:	4630      	mov	r0, r6
 8002a86:	bd70      	pop	{r4, r5, r6, pc}

08002a88 <_close>:
 8002a88:	f04f 30ff 	mov.w	r0, #4294967295
 8002a8c:	4770      	bx	lr

08002a8e <_fstat>:
 8002a8e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002a92:	604b      	str	r3, [r1, #4]
 8002a94:	2000      	movs	r0, #0
 8002a96:	4770      	bx	lr

08002a98 <_isatty>:
 8002a98:	2001      	movs	r0, #1
 8002a9a:	4770      	bx	lr

08002a9c <_lseek>:
 8002a9c:	2000      	movs	r0, #0
 8002a9e:	4770      	bx	lr

08002aa0 <_sbrk>:
 8002aa0:	b510      	push	{r4, lr}
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	4a0c      	ldr	r2, [pc, #48]	@ (8002ad8 <_sbrk+0x38>)
 8002aa6:	490d      	ldr	r1, [pc, #52]	@ (8002adc <_sbrk+0x3c>)
 8002aa8:	480d      	ldr	r0, [pc, #52]	@ (8002ae0 <_sbrk+0x40>)
 8002aaa:	6800      	ldr	r0, [r0, #0]
 8002aac:	b140      	cbz	r0, 8002ac0 <_sbrk+0x20>
 8002aae:	480c      	ldr	r0, [pc, #48]	@ (8002ae0 <_sbrk+0x40>)
 8002ab0:	6800      	ldr	r0, [r0, #0]
 8002ab2:	4403      	add	r3, r0
 8002ab4:	1a52      	subs	r2, r2, r1
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d806      	bhi.n	8002ac8 <_sbrk+0x28>
 8002aba:	4a09      	ldr	r2, [pc, #36]	@ (8002ae0 <_sbrk+0x40>)
 8002abc:	6013      	str	r3, [r2, #0]
 8002abe:	bd10      	pop	{r4, pc}
 8002ac0:	4807      	ldr	r0, [pc, #28]	@ (8002ae0 <_sbrk+0x40>)
 8002ac2:	4c08      	ldr	r4, [pc, #32]	@ (8002ae4 <_sbrk+0x44>)
 8002ac4:	6004      	str	r4, [r0, #0]
 8002ac6:	e7f2      	b.n	8002aae <_sbrk+0xe>
 8002ac8:	f003 fd16 	bl	80064f8 <__errno>
 8002acc:	230c      	movs	r3, #12
 8002ace:	6003      	str	r3, [r0, #0]
 8002ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8002ad4:	e7f3      	b.n	8002abe <_sbrk+0x1e>
 8002ad6:	bf00      	nop
 8002ad8:	20005000 	.word	0x20005000
 8002adc:	00000400 	.word	0x00000400
 8002ae0:	200004c4 	.word	0x200004c4
 8002ae4:	20000630 	.word	0x20000630

08002ae8 <SystemInit>:
 8002ae8:	4770      	bx	lr
	...

08002aec <Reset_Handler>:
 8002aec:	f7ff fffc 	bl	8002ae8 <SystemInit>
 8002af0:	480b      	ldr	r0, [pc, #44]	@ (8002b20 <LoopFillZerobss+0xe>)
 8002af2:	490c      	ldr	r1, [pc, #48]	@ (8002b24 <LoopFillZerobss+0x12>)
 8002af4:	4a0c      	ldr	r2, [pc, #48]	@ (8002b28 <LoopFillZerobss+0x16>)
 8002af6:	2300      	movs	r3, #0
 8002af8:	e002      	b.n	8002b00 <LoopCopyDataInit>

08002afa <CopyDataInit>:
 8002afa:	58d4      	ldr	r4, [r2, r3]
 8002afc:	50c4      	str	r4, [r0, r3]
 8002afe:	3304      	adds	r3, #4

08002b00 <LoopCopyDataInit>:
 8002b00:	18c4      	adds	r4, r0, r3
 8002b02:	428c      	cmp	r4, r1
 8002b04:	d3f9      	bcc.n	8002afa <CopyDataInit>
 8002b06:	4a09      	ldr	r2, [pc, #36]	@ (8002b2c <LoopFillZerobss+0x1a>)
 8002b08:	4c09      	ldr	r4, [pc, #36]	@ (8002b30 <LoopFillZerobss+0x1e>)
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	e001      	b.n	8002b12 <LoopFillZerobss>

08002b0e <FillZerobss>:
 8002b0e:	6013      	str	r3, [r2, #0]
 8002b10:	3204      	adds	r2, #4

08002b12 <LoopFillZerobss>:
 8002b12:	42a2      	cmp	r2, r4
 8002b14:	d3fb      	bcc.n	8002b0e <FillZerobss>
 8002b16:	f003 fcf5 	bl	8006504 <__libc_init_array>
 8002b1a:	f7ff fdc1 	bl	80026a0 <main>
 8002b1e:	4770      	bx	lr
 8002b20:	20000000 	.word	0x20000000
 8002b24:	200001e8 	.word	0x200001e8
 8002b28:	080086bc 	.word	0x080086bc
 8002b2c:	200001e8 	.word	0x200001e8
 8002b30:	2000062c 	.word	0x2000062c

08002b34 <ADC1_2_IRQHandler>:
 8002b34:	e7fe      	b.n	8002b34 <ADC1_2_IRQHandler>
	...

08002b38 <HAL_Init>:
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	4b08      	ldr	r3, [pc, #32]	@ (8002b60 <HAL_Init+0x28>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a07      	ldr	r2, [pc, #28]	@ (8002b60 <HAL_Init+0x28>)
 8002b42:	f043 0310 	orr.w	r3, r3, #16
 8002b46:	6013      	str	r3, [r2, #0]
 8002b48:	2003      	movs	r0, #3
 8002b4a:	f000 fe31 	bl	80037b0 <HAL_NVIC_SetPriorityGrouping>
 8002b4e:	200f      	movs	r0, #15
 8002b50:	f000 f808 	bl	8002b64 <HAL_InitTick>
 8002b54:	f7ff fe16 	bl	8002784 <HAL_MspInit>
 8002b58:	2300      	movs	r3, #0
 8002b5a:	4618      	mov	r0, r3
 8002b5c:	bd80      	pop	{r7, pc}
 8002b5e:	bf00      	nop
 8002b60:	40022000 	.word	0x40022000

08002b64 <HAL_InitTick>:
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	4b12      	ldr	r3, [pc, #72]	@ (8002bb8 <HAL_InitTick+0x54>)
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	4b12      	ldr	r3, [pc, #72]	@ (8002bbc <HAL_InitTick+0x58>)
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	4619      	mov	r1, r3
 8002b76:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002b7a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b7e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b82:	4618      	mov	r0, r3
 8002b84:	f000 fe3b 	bl	80037fe <HAL_SYSTICK_Config>
 8002b88:	4603      	mov	r3, r0
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d001      	beq.n	8002b92 <HAL_InitTick+0x2e>
 8002b8e:	2301      	movs	r3, #1
 8002b90:	e00e      	b.n	8002bb0 <HAL_InitTick+0x4c>
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	2b0f      	cmp	r3, #15
 8002b96:	d80a      	bhi.n	8002bae <HAL_InitTick+0x4a>
 8002b98:	2200      	movs	r2, #0
 8002b9a:	6879      	ldr	r1, [r7, #4]
 8002b9c:	f04f 30ff 	mov.w	r0, #4294967295
 8002ba0:	f000 fe11 	bl	80037c6 <HAL_NVIC_SetPriority>
 8002ba4:	4a06      	ldr	r2, [pc, #24]	@ (8002bc0 <HAL_InitTick+0x5c>)
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	6013      	str	r3, [r2, #0]
 8002baa:	2300      	movs	r3, #0
 8002bac:	e000      	b.n	8002bb0 <HAL_InitTick+0x4c>
 8002bae:	2301      	movs	r3, #1
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	3708      	adds	r7, #8
 8002bb4:	46bd      	mov	sp, r7
 8002bb6:	bd80      	pop	{r7, pc}
 8002bb8:	20000000 	.word	0x20000000
 8002bbc:	20000008 	.word	0x20000008
 8002bc0:	20000004 	.word	0x20000004

08002bc4 <HAL_IncTick>:
 8002bc4:	b480      	push	{r7}
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	4b05      	ldr	r3, [pc, #20]	@ (8002be0 <HAL_IncTick+0x1c>)
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	461a      	mov	r2, r3
 8002bce:	4b05      	ldr	r3, [pc, #20]	@ (8002be4 <HAL_IncTick+0x20>)
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	4413      	add	r3, r2
 8002bd4:	4a03      	ldr	r2, [pc, #12]	@ (8002be4 <HAL_IncTick+0x20>)
 8002bd6:	6013      	str	r3, [r2, #0]
 8002bd8:	bf00      	nop
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bc80      	pop	{r7}
 8002bde:	4770      	bx	lr
 8002be0:	20000008 	.word	0x20000008
 8002be4:	200004c8 	.word	0x200004c8

08002be8 <HAL_GetTick>:
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
 8002bec:	4b02      	ldr	r3, [pc, #8]	@ (8002bf8 <HAL_GetTick+0x10>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bc80      	pop	{r7}
 8002bf6:	4770      	bx	lr
 8002bf8:	200004c8 	.word	0x200004c8

08002bfc <HAL_Delay>:
 8002bfc:	b580      	push	{r7, lr}
 8002bfe:	b084      	sub	sp, #16
 8002c00:	af00      	add	r7, sp, #0
 8002c02:	6078      	str	r0, [r7, #4]
 8002c04:	f7ff fff0 	bl	8002be8 <HAL_GetTick>
 8002c08:	60b8      	str	r0, [r7, #8]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	60fb      	str	r3, [r7, #12]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c14:	d005      	beq.n	8002c22 <HAL_Delay+0x26>
 8002c16:	4b0a      	ldr	r3, [pc, #40]	@ (8002c40 <HAL_Delay+0x44>)
 8002c18:	781b      	ldrb	r3, [r3, #0]
 8002c1a:	461a      	mov	r2, r3
 8002c1c:	68fb      	ldr	r3, [r7, #12]
 8002c1e:	4413      	add	r3, r2
 8002c20:	60fb      	str	r3, [r7, #12]
 8002c22:	bf00      	nop
 8002c24:	f7ff ffe0 	bl	8002be8 <HAL_GetTick>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	1ad3      	subs	r3, r2, r3
 8002c2e:	68fa      	ldr	r2, [r7, #12]
 8002c30:	429a      	cmp	r2, r3
 8002c32:	d8f7      	bhi.n	8002c24 <HAL_Delay+0x28>
 8002c34:	bf00      	nop
 8002c36:	bf00      	nop
 8002c38:	3710      	adds	r7, #16
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bd80      	pop	{r7, pc}
 8002c3e:	bf00      	nop
 8002c40:	20000008 	.word	0x20000008

08002c44 <HAL_ADC_Init>:
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b086      	sub	sp, #24
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
 8002c4c:	2300      	movs	r3, #0
 8002c4e:	75fb      	strb	r3, [r7, #23]
 8002c50:	2300      	movs	r3, #0
 8002c52:	613b      	str	r3, [r7, #16]
 8002c54:	2300      	movs	r3, #0
 8002c56:	60bb      	str	r3, [r7, #8]
 8002c58:	2300      	movs	r3, #0
 8002c5a:	60fb      	str	r3, [r7, #12]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d101      	bne.n	8002c66 <HAL_ADC_Init+0x22>
 8002c62:	2301      	movs	r3, #1
 8002c64:	e0be      	b.n	8002de4 <HAL_ADC_Init+0x1a0>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d109      	bne.n	8002c88 <HAL_ADC_Init+0x44>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	2200      	movs	r2, #0
 8002c78:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002c82:	6878      	ldr	r0, [r7, #4]
 8002c84:	f7ff fda0 	bl	80027c8 <HAL_ADC_MspInit>
 8002c88:	6878      	ldr	r0, [r7, #4]
 8002c8a:	f000 fbf1 	bl	8003470 <ADC_ConversionStop_Disable>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	75fb      	strb	r3, [r7, #23]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c96:	f003 0310 	and.w	r3, r3, #16
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	f040 8099 	bne.w	8002dd2 <HAL_ADC_Init+0x18e>
 8002ca0:	7dfb      	ldrb	r3, [r7, #23]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	f040 8095 	bne.w	8002dd2 <HAL_ADC_Init+0x18e>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cac:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002cb0:	f023 0302 	bic.w	r3, r3, #2
 8002cb4:	f043 0202 	orr.w	r2, r3, #2
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	629a      	str	r2, [r3, #40]	@ 0x28
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	685a      	ldr	r2, [r3, #4]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	69db      	ldr	r3, [r3, #28]
 8002cc4:	431a      	orrs	r2, r3
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	7b1b      	ldrb	r3, [r3, #12]
 8002cca:	005b      	lsls	r3, r3, #1
 8002ccc:	4313      	orrs	r3, r2
 8002cce:	68ba      	ldr	r2, [r7, #8]
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	60bb      	str	r3, [r7, #8]
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002cdc:	d003      	beq.n	8002ce6 <HAL_ADC_Init+0xa2>
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	2b01      	cmp	r3, #1
 8002ce4:	d102      	bne.n	8002cec <HAL_ADC_Init+0xa8>
 8002ce6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002cea:	e000      	b.n	8002cee <HAL_ADC_Init+0xaa>
 8002cec:	2300      	movs	r3, #0
 8002cee:	693a      	ldr	r2, [r7, #16]
 8002cf0:	4313      	orrs	r3, r2
 8002cf2:	613b      	str	r3, [r7, #16]
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	7d1b      	ldrb	r3, [r3, #20]
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d119      	bne.n	8002d30 <HAL_ADC_Init+0xec>
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	7b1b      	ldrb	r3, [r3, #12]
 8002d00:	2b00      	cmp	r3, #0
 8002d02:	d109      	bne.n	8002d18 <HAL_ADC_Init+0xd4>
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	699b      	ldr	r3, [r3, #24]
 8002d08:	3b01      	subs	r3, #1
 8002d0a:	035a      	lsls	r2, r3, #13
 8002d0c:	693b      	ldr	r3, [r7, #16]
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002d14:	613b      	str	r3, [r7, #16]
 8002d16:	e00b      	b.n	8002d30 <HAL_ADC_Init+0xec>
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d1c:	f043 0220 	orr.w	r2, r3, #32
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	629a      	str	r2, [r3, #40]	@ 0x28
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d28:	f043 0201 	orr.w	r2, r3, #1
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	685b      	ldr	r3, [r3, #4]
 8002d36:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	693a      	ldr	r2, [r7, #16]
 8002d40:	430a      	orrs	r2, r1
 8002d42:	605a      	str	r2, [r3, #4]
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	689a      	ldr	r2, [r3, #8]
 8002d4a:	4b28      	ldr	r3, [pc, #160]	@ (8002dec <HAL_ADC_Init+0x1a8>)
 8002d4c:	4013      	ands	r3, r2
 8002d4e:	687a      	ldr	r2, [r7, #4]
 8002d50:	6812      	ldr	r2, [r2, #0]
 8002d52:	68b9      	ldr	r1, [r7, #8]
 8002d54:	430b      	orrs	r3, r1
 8002d56:	6093      	str	r3, [r2, #8]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002d60:	d003      	beq.n	8002d6a <HAL_ADC_Init+0x126>
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	2b01      	cmp	r3, #1
 8002d68:	d104      	bne.n	8002d74 <HAL_ADC_Init+0x130>
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	691b      	ldr	r3, [r3, #16]
 8002d6e:	3b01      	subs	r3, #1
 8002d70:	051b      	lsls	r3, r3, #20
 8002d72:	60fb      	str	r3, [r7, #12]
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d7a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	68fa      	ldr	r2, [r7, #12]
 8002d84:	430a      	orrs	r2, r1
 8002d86:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	689a      	ldr	r2, [r3, #8]
 8002d8e:	4b18      	ldr	r3, [pc, #96]	@ (8002df0 <HAL_ADC_Init+0x1ac>)
 8002d90:	4013      	ands	r3, r2
 8002d92:	68ba      	ldr	r2, [r7, #8]
 8002d94:	429a      	cmp	r2, r3
 8002d96:	d10b      	bne.n	8002db0 <HAL_ADC_Init+0x16c>
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2200      	movs	r2, #0
 8002d9c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002d9e:	687b      	ldr	r3, [r7, #4]
 8002da0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002da2:	f023 0303 	bic.w	r3, r3, #3
 8002da6:	f043 0201 	orr.w	r2, r3, #1
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	629a      	str	r2, [r3, #40]	@ 0x28
 8002dae:	e018      	b.n	8002de2 <HAL_ADC_Init+0x19e>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002db4:	f023 0312 	bic.w	r3, r3, #18
 8002db8:	f043 0210 	orr.w	r2, r3, #16
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	629a      	str	r2, [r3, #40]	@ 0x28
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dc4:	f043 0201 	orr.w	r2, r3, #1
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002dcc:	2301      	movs	r3, #1
 8002dce:	75fb      	strb	r3, [r7, #23]
 8002dd0:	e007      	b.n	8002de2 <HAL_ADC_Init+0x19e>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dd6:	f043 0210 	orr.w	r2, r3, #16
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	629a      	str	r2, [r3, #40]	@ 0x28
 8002dde:	2301      	movs	r3, #1
 8002de0:	75fb      	strb	r3, [r7, #23]
 8002de2:	7dfb      	ldrb	r3, [r7, #23]
 8002de4:	4618      	mov	r0, r3
 8002de6:	3718      	adds	r7, #24
 8002de8:	46bd      	mov	sp, r7
 8002dea:	bd80      	pop	{r7, pc}
 8002dec:	ffe1f7fd 	.word	0xffe1f7fd
 8002df0:	ff1f0efe 	.word	0xff1f0efe

08002df4 <HAL_ADC_Start>:
 8002df4:	b580      	push	{r7, lr}
 8002df6:	b084      	sub	sp, #16
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	2300      	movs	r3, #0
 8002dfe:	73fb      	strb	r3, [r7, #15]
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002e06:	2b01      	cmp	r3, #1
 8002e08:	d101      	bne.n	8002e0e <HAL_ADC_Start+0x1a>
 8002e0a:	2302      	movs	r3, #2
 8002e0c:	e098      	b.n	8002f40 <HAL_ADC_Start+0x14c>
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2201      	movs	r2, #1
 8002e12:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002e16:	6878      	ldr	r0, [r7, #4]
 8002e18:	f000 fad0 	bl	80033bc <ADC_Enable>
 8002e1c:	4603      	mov	r3, r0
 8002e1e:	73fb      	strb	r3, [r7, #15]
 8002e20:	7bfb      	ldrb	r3, [r7, #15]
 8002e22:	2b00      	cmp	r3, #0
 8002e24:	f040 8087 	bne.w	8002f36 <HAL_ADC_Start+0x142>
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e2c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002e30:	f023 0301 	bic.w	r3, r3, #1
 8002e34:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	629a      	str	r2, [r3, #40]	@ 0x28
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	4a41      	ldr	r2, [pc, #260]	@ (8002f48 <HAL_ADC_Start+0x154>)
 8002e42:	4293      	cmp	r3, r2
 8002e44:	d105      	bne.n	8002e52 <HAL_ADC_Start+0x5e>
 8002e46:	4b41      	ldr	r3, [pc, #260]	@ (8002f4c <HAL_ADC_Start+0x158>)
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d115      	bne.n	8002e7e <HAL_ADC_Start+0x8a>
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e56:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	629a      	str	r2, [r3, #40]	@ 0x28
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	685b      	ldr	r3, [r3, #4]
 8002e64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002e68:	2b00      	cmp	r3, #0
 8002e6a:	d026      	beq.n	8002eba <HAL_ADC_Start+0xc6>
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e70:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002e74:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	629a      	str	r2, [r3, #40]	@ 0x28
 8002e7c:	e01d      	b.n	8002eba <HAL_ADC_Start+0xc6>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e82:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	629a      	str	r2, [r3, #40]	@ 0x28
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	4a2f      	ldr	r2, [pc, #188]	@ (8002f4c <HAL_ADC_Start+0x158>)
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d004      	beq.n	8002e9e <HAL_ADC_Start+0xaa>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a2b      	ldr	r2, [pc, #172]	@ (8002f48 <HAL_ADC_Start+0x154>)
 8002e9a:	4293      	cmp	r3, r2
 8002e9c:	d10d      	bne.n	8002eba <HAL_ADC_Start+0xc6>
 8002e9e:	4b2b      	ldr	r3, [pc, #172]	@ (8002f4c <HAL_ADC_Start+0x158>)
 8002ea0:	685b      	ldr	r3, [r3, #4]
 8002ea2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d007      	beq.n	8002eba <HAL_ADC_Start+0xc6>
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002eae:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002eb2:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	629a      	str	r2, [r3, #40]	@ 0x28
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ebe:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d006      	beq.n	8002ed4 <HAL_ADC_Start+0xe0>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eca:	f023 0206 	bic.w	r2, r3, #6
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002ed2:	e002      	b.n	8002eda <HAL_ADC_Start+0xe6>
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2200      	movs	r2, #0
 8002ede:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f06f 0202 	mvn.w	r2, #2
 8002eea:	601a      	str	r2, [r3, #0]
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	689b      	ldr	r3, [r3, #8]
 8002ef2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 8002ef6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002efa:	d113      	bne.n	8002f24 <HAL_ADC_Start+0x130>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a11      	ldr	r2, [pc, #68]	@ (8002f48 <HAL_ADC_Start+0x154>)
 8002f02:	4293      	cmp	r3, r2
 8002f04:	d105      	bne.n	8002f12 <HAL_ADC_Start+0x11e>
 8002f06:	4b11      	ldr	r3, [pc, #68]	@ (8002f4c <HAL_ADC_Start+0x158>)
 8002f08:	685b      	ldr	r3, [r3, #4]
 8002f0a:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d108      	bne.n	8002f24 <HAL_ADC_Start+0x130>
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	689a      	ldr	r2, [r3, #8]
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 8002f20:	609a      	str	r2, [r3, #8]
 8002f22:	e00c      	b.n	8002f3e <HAL_ADC_Start+0x14a>
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	689a      	ldr	r2, [r3, #8]
 8002f2a:	687b      	ldr	r3, [r7, #4]
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002f32:	609a      	str	r2, [r3, #8]
 8002f34:	e003      	b.n	8002f3e <HAL_ADC_Start+0x14a>
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	2200      	movs	r2, #0
 8002f3a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002f3e:	7bfb      	ldrb	r3, [r7, #15]
 8002f40:	4618      	mov	r0, r3
 8002f42:	3710      	adds	r7, #16
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}
 8002f48:	40012800 	.word	0x40012800
 8002f4c:	40012400 	.word	0x40012400

08002f50 <HAL_ADC_Stop>:
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b084      	sub	sp, #16
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
 8002f58:	2300      	movs	r3, #0
 8002f5a:	73fb      	strb	r3, [r7, #15]
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002f62:	2b01      	cmp	r3, #1
 8002f64:	d101      	bne.n	8002f6a <HAL_ADC_Stop+0x1a>
 8002f66:	2302      	movs	r3, #2
 8002f68:	e01a      	b.n	8002fa0 <HAL_ADC_Stop+0x50>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	2201      	movs	r2, #1
 8002f6e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002f72:	6878      	ldr	r0, [r7, #4]
 8002f74:	f000 fa7c 	bl	8003470 <ADC_ConversionStop_Disable>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	73fb      	strb	r3, [r7, #15]
 8002f7c:	7bfb      	ldrb	r3, [r7, #15]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d109      	bne.n	8002f96 <HAL_ADC_Stop+0x46>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f86:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002f8a:	f023 0301 	bic.w	r3, r3, #1
 8002f8e:	f043 0201 	orr.w	r2, r3, #1
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	629a      	str	r2, [r3, #40]	@ 0x28
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002f9e:	7bfb      	ldrb	r3, [r7, #15]
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	3710      	adds	r7, #16
 8002fa4:	46bd      	mov	sp, r7
 8002fa6:	bd80      	pop	{r7, pc}

08002fa8 <HAL_ADC_PollForConversion>:
 8002fa8:	b590      	push	{r4, r7, lr}
 8002faa:	b087      	sub	sp, #28
 8002fac:	af00      	add	r7, sp, #0
 8002fae:	6078      	str	r0, [r7, #4]
 8002fb0:	6039      	str	r1, [r7, #0]
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	617b      	str	r3, [r7, #20]
 8002fb6:	2300      	movs	r3, #0
 8002fb8:	60fb      	str	r3, [r7, #12]
 8002fba:	2300      	movs	r3, #0
 8002fbc:	613b      	str	r3, [r7, #16]
 8002fbe:	f7ff fe13 	bl	8002be8 <HAL_GetTick>
 8002fc2:	6178      	str	r0, [r7, #20]
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d00b      	beq.n	8002fea <HAL_ADC_PollForConversion+0x42>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fd6:	f043 0220 	orr.w	r2, r3, #32
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	629a      	str	r2, [r3, #40]	@ 0x28
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	2200      	movs	r2, #0
 8002fe2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002fe6:	2301      	movs	r3, #1
 8002fe8:	e0d3      	b.n	8003192 <HAL_ADC_PollForConversion+0x1ea>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	685b      	ldr	r3, [r3, #4]
 8002ff0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d131      	bne.n	800305c <HAL_ADC_PollForConversion+0xb4>
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002ffe:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
 8003002:	2b00      	cmp	r3, #0
 8003004:	d12a      	bne.n	800305c <HAL_ADC_PollForConversion+0xb4>
 8003006:	e021      	b.n	800304c <HAL_ADC_PollForConversion+0xa4>
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800300e:	d01d      	beq.n	800304c <HAL_ADC_PollForConversion+0xa4>
 8003010:	683b      	ldr	r3, [r7, #0]
 8003012:	2b00      	cmp	r3, #0
 8003014:	d007      	beq.n	8003026 <HAL_ADC_PollForConversion+0x7e>
 8003016:	f7ff fde7 	bl	8002be8 <HAL_GetTick>
 800301a:	4602      	mov	r2, r0
 800301c:	697b      	ldr	r3, [r7, #20]
 800301e:	1ad3      	subs	r3, r2, r3
 8003020:	683a      	ldr	r2, [r7, #0]
 8003022:	429a      	cmp	r2, r3
 8003024:	d212      	bcs.n	800304c <HAL_ADC_PollForConversion+0xa4>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	f003 0302 	and.w	r3, r3, #2
 8003030:	2b00      	cmp	r3, #0
 8003032:	d10b      	bne.n	800304c <HAL_ADC_PollForConversion+0xa4>
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003038:	f043 0204 	orr.w	r2, r3, #4
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	2200      	movs	r2, #0
 8003044:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003048:	2303      	movs	r3, #3
 800304a:	e0a2      	b.n	8003192 <HAL_ADC_PollForConversion+0x1ea>
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	f003 0302 	and.w	r3, r3, #2
 8003056:	2b00      	cmp	r3, #0
 8003058:	d0d6      	beq.n	8003008 <HAL_ADC_PollForConversion+0x60>
 800305a:	e070      	b.n	800313e <HAL_ADC_PollForConversion+0x196>
 800305c:	4b4f      	ldr	r3, [pc, #316]	@ (800319c <HAL_ADC_PollForConversion+0x1f4>)
 800305e:	681c      	ldr	r4, [r3, #0]
 8003060:	2002      	movs	r0, #2
 8003062:	f001 fa41 	bl	80044e8 <HAL_RCCEx_GetPeriphCLKFreq>
 8003066:	4603      	mov	r3, r0
 8003068:	fbb4 f2f3 	udiv	r2, r4, r3
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	6919      	ldr	r1, [r3, #16]
 8003072:	4b4b      	ldr	r3, [pc, #300]	@ (80031a0 <HAL_ADC_PollForConversion+0x1f8>)
 8003074:	400b      	ands	r3, r1
 8003076:	2b00      	cmp	r3, #0
 8003078:	d118      	bne.n	80030ac <HAL_ADC_PollForConversion+0x104>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	68d9      	ldr	r1, [r3, #12]
 8003080:	4b48      	ldr	r3, [pc, #288]	@ (80031a4 <HAL_ADC_PollForConversion+0x1fc>)
 8003082:	400b      	ands	r3, r1
 8003084:	2b00      	cmp	r3, #0
 8003086:	d111      	bne.n	80030ac <HAL_ADC_PollForConversion+0x104>
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	6919      	ldr	r1, [r3, #16]
 800308e:	4b46      	ldr	r3, [pc, #280]	@ (80031a8 <HAL_ADC_PollForConversion+0x200>)
 8003090:	400b      	ands	r3, r1
 8003092:	2b00      	cmp	r3, #0
 8003094:	d108      	bne.n	80030a8 <HAL_ADC_PollForConversion+0x100>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	68d9      	ldr	r1, [r3, #12]
 800309c:	4b43      	ldr	r3, [pc, #268]	@ (80031ac <HAL_ADC_PollForConversion+0x204>)
 800309e:	400b      	ands	r3, r1
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d101      	bne.n	80030a8 <HAL_ADC_PollForConversion+0x100>
 80030a4:	2314      	movs	r3, #20
 80030a6:	e020      	b.n	80030ea <HAL_ADC_PollForConversion+0x142>
 80030a8:	2329      	movs	r3, #41	@ 0x29
 80030aa:	e01e      	b.n	80030ea <HAL_ADC_PollForConversion+0x142>
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	6919      	ldr	r1, [r3, #16]
 80030b2:	4b3d      	ldr	r3, [pc, #244]	@ (80031a8 <HAL_ADC_PollForConversion+0x200>)
 80030b4:	400b      	ands	r3, r1
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d106      	bne.n	80030c8 <HAL_ADC_PollForConversion+0x120>
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	68d9      	ldr	r1, [r3, #12]
 80030c0:	4b3a      	ldr	r3, [pc, #232]	@ (80031ac <HAL_ADC_PollForConversion+0x204>)
 80030c2:	400b      	ands	r3, r1
 80030c4:	2b00      	cmp	r3, #0
 80030c6:	d00d      	beq.n	80030e4 <HAL_ADC_PollForConversion+0x13c>
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	6919      	ldr	r1, [r3, #16]
 80030ce:	4b38      	ldr	r3, [pc, #224]	@ (80031b0 <HAL_ADC_PollForConversion+0x208>)
 80030d0:	400b      	ands	r3, r1
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d108      	bne.n	80030e8 <HAL_ADC_PollForConversion+0x140>
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	68d9      	ldr	r1, [r3, #12]
 80030dc:	4b34      	ldr	r3, [pc, #208]	@ (80031b0 <HAL_ADC_PollForConversion+0x208>)
 80030de:	400b      	ands	r3, r1
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d101      	bne.n	80030e8 <HAL_ADC_PollForConversion+0x140>
 80030e4:	2354      	movs	r3, #84	@ 0x54
 80030e6:	e000      	b.n	80030ea <HAL_ADC_PollForConversion+0x142>
 80030e8:	23fc      	movs	r3, #252	@ 0xfc
 80030ea:	fb02 f303 	mul.w	r3, r2, r3
 80030ee:	613b      	str	r3, [r7, #16]
 80030f0:	e021      	b.n	8003136 <HAL_ADC_PollForConversion+0x18e>
 80030f2:	683b      	ldr	r3, [r7, #0]
 80030f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80030f8:	d01a      	beq.n	8003130 <HAL_ADC_PollForConversion+0x188>
 80030fa:	683b      	ldr	r3, [r7, #0]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d007      	beq.n	8003110 <HAL_ADC_PollForConversion+0x168>
 8003100:	f7ff fd72 	bl	8002be8 <HAL_GetTick>
 8003104:	4602      	mov	r2, r0
 8003106:	697b      	ldr	r3, [r7, #20]
 8003108:	1ad3      	subs	r3, r2, r3
 800310a:	683a      	ldr	r2, [r7, #0]
 800310c:	429a      	cmp	r2, r3
 800310e:	d20f      	bcs.n	8003130 <HAL_ADC_PollForConversion+0x188>
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	693a      	ldr	r2, [r7, #16]
 8003114:	429a      	cmp	r2, r3
 8003116:	d90b      	bls.n	8003130 <HAL_ADC_PollForConversion+0x188>
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800311c:	f043 0204 	orr.w	r2, r3, #4
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	629a      	str	r2, [r3, #40]	@ 0x28
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	2200      	movs	r2, #0
 8003128:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800312c:	2303      	movs	r3, #3
 800312e:	e030      	b.n	8003192 <HAL_ADC_PollForConversion+0x1ea>
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	3301      	adds	r3, #1
 8003134:	60fb      	str	r3, [r7, #12]
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	693a      	ldr	r2, [r7, #16]
 800313a:	429a      	cmp	r2, r3
 800313c:	d8d9      	bhi.n	80030f2 <HAL_ADC_PollForConversion+0x14a>
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f06f 0212 	mvn.w	r2, #18
 8003146:	601a      	str	r2, [r3, #0]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800314c:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	629a      	str	r2, [r3, #40]	@ 0x28
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	689b      	ldr	r3, [r3, #8]
 800315a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800315e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8003162:	d115      	bne.n	8003190 <HAL_ADC_PollForConversion+0x1e8>
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	7b1b      	ldrb	r3, [r3, #12]
 8003168:	2b00      	cmp	r3, #0
 800316a:	d111      	bne.n	8003190 <HAL_ADC_PollForConversion+0x1e8>
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003170:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	629a      	str	r2, [r3, #40]	@ 0x28
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800317c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003180:	2b00      	cmp	r3, #0
 8003182:	d105      	bne.n	8003190 <HAL_ADC_PollForConversion+0x1e8>
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003188:	f043 0201 	orr.w	r2, r3, #1
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	629a      	str	r2, [r3, #40]	@ 0x28
 8003190:	2300      	movs	r3, #0
 8003192:	4618      	mov	r0, r3
 8003194:	371c      	adds	r7, #28
 8003196:	46bd      	mov	sp, r7
 8003198:	bd90      	pop	{r4, r7, pc}
 800319a:	bf00      	nop
 800319c:	20000000 	.word	0x20000000
 80031a0:	24924924 	.word	0x24924924
 80031a4:	00924924 	.word	0x00924924
 80031a8:	12492492 	.word	0x12492492
 80031ac:	00492492 	.word	0x00492492
 80031b0:	00249249 	.word	0x00249249

080031b4 <HAL_ADC_GetValue>:
 80031b4:	b480      	push	{r7}
 80031b6:	b083      	sub	sp, #12
 80031b8:	af00      	add	r7, sp, #0
 80031ba:	6078      	str	r0, [r7, #4]
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80031c2:	4618      	mov	r0, r3
 80031c4:	370c      	adds	r7, #12
 80031c6:	46bd      	mov	sp, r7
 80031c8:	bc80      	pop	{r7}
 80031ca:	4770      	bx	lr

080031cc <HAL_ADC_ConfigChannel>:
 80031cc:	b480      	push	{r7}
 80031ce:	b085      	sub	sp, #20
 80031d0:	af00      	add	r7, sp, #0
 80031d2:	6078      	str	r0, [r7, #4]
 80031d4:	6039      	str	r1, [r7, #0]
 80031d6:	2300      	movs	r3, #0
 80031d8:	73fb      	strb	r3, [r7, #15]
 80031da:	2300      	movs	r3, #0
 80031dc:	60bb      	str	r3, [r7, #8]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d101      	bne.n	80031ec <HAL_ADC_ConfigChannel+0x20>
 80031e8:	2302      	movs	r3, #2
 80031ea:	e0dc      	b.n	80033a6 <HAL_ADC_ConfigChannel+0x1da>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	2201      	movs	r2, #1
 80031f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80031f4:	683b      	ldr	r3, [r7, #0]
 80031f6:	685b      	ldr	r3, [r3, #4]
 80031f8:	2b06      	cmp	r3, #6
 80031fa:	d81c      	bhi.n	8003236 <HAL_ADC_ConfigChannel+0x6a>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	685a      	ldr	r2, [r3, #4]
 8003206:	4613      	mov	r3, r2
 8003208:	009b      	lsls	r3, r3, #2
 800320a:	4413      	add	r3, r2
 800320c:	3b05      	subs	r3, #5
 800320e:	221f      	movs	r2, #31
 8003210:	fa02 f303 	lsl.w	r3, r2, r3
 8003214:	43db      	mvns	r3, r3
 8003216:	4019      	ands	r1, r3
 8003218:	683b      	ldr	r3, [r7, #0]
 800321a:	6818      	ldr	r0, [r3, #0]
 800321c:	683b      	ldr	r3, [r7, #0]
 800321e:	685a      	ldr	r2, [r3, #4]
 8003220:	4613      	mov	r3, r2
 8003222:	009b      	lsls	r3, r3, #2
 8003224:	4413      	add	r3, r2
 8003226:	3b05      	subs	r3, #5
 8003228:	fa00 f203 	lsl.w	r2, r0, r3
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	430a      	orrs	r2, r1
 8003232:	635a      	str	r2, [r3, #52]	@ 0x34
 8003234:	e03c      	b.n	80032b0 <HAL_ADC_ConfigChannel+0xe4>
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	685b      	ldr	r3, [r3, #4]
 800323a:	2b0c      	cmp	r3, #12
 800323c:	d81c      	bhi.n	8003278 <HAL_ADC_ConfigChannel+0xac>
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8003244:	683b      	ldr	r3, [r7, #0]
 8003246:	685a      	ldr	r2, [r3, #4]
 8003248:	4613      	mov	r3, r2
 800324a:	009b      	lsls	r3, r3, #2
 800324c:	4413      	add	r3, r2
 800324e:	3b23      	subs	r3, #35	@ 0x23
 8003250:	221f      	movs	r2, #31
 8003252:	fa02 f303 	lsl.w	r3, r2, r3
 8003256:	43db      	mvns	r3, r3
 8003258:	4019      	ands	r1, r3
 800325a:	683b      	ldr	r3, [r7, #0]
 800325c:	6818      	ldr	r0, [r3, #0]
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	685a      	ldr	r2, [r3, #4]
 8003262:	4613      	mov	r3, r2
 8003264:	009b      	lsls	r3, r3, #2
 8003266:	4413      	add	r3, r2
 8003268:	3b23      	subs	r3, #35	@ 0x23
 800326a:	fa00 f203 	lsl.w	r2, r0, r3
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	430a      	orrs	r2, r1
 8003274:	631a      	str	r2, [r3, #48]	@ 0x30
 8003276:	e01b      	b.n	80032b0 <HAL_ADC_ConfigChannel+0xe4>
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800327e:	683b      	ldr	r3, [r7, #0]
 8003280:	685a      	ldr	r2, [r3, #4]
 8003282:	4613      	mov	r3, r2
 8003284:	009b      	lsls	r3, r3, #2
 8003286:	4413      	add	r3, r2
 8003288:	3b41      	subs	r3, #65	@ 0x41
 800328a:	221f      	movs	r2, #31
 800328c:	fa02 f303 	lsl.w	r3, r2, r3
 8003290:	43db      	mvns	r3, r3
 8003292:	4019      	ands	r1, r3
 8003294:	683b      	ldr	r3, [r7, #0]
 8003296:	6818      	ldr	r0, [r3, #0]
 8003298:	683b      	ldr	r3, [r7, #0]
 800329a:	685a      	ldr	r2, [r3, #4]
 800329c:	4613      	mov	r3, r2
 800329e:	009b      	lsls	r3, r3, #2
 80032a0:	4413      	add	r3, r2
 80032a2:	3b41      	subs	r3, #65	@ 0x41
 80032a4:	fa00 f203 	lsl.w	r2, r0, r3
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	430a      	orrs	r2, r1
 80032ae:	62da      	str	r2, [r3, #44]	@ 0x2c
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	2b09      	cmp	r3, #9
 80032b6:	d91c      	bls.n	80032f2 <HAL_ADC_ConfigChannel+0x126>
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	68d9      	ldr	r1, [r3, #12]
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	681a      	ldr	r2, [r3, #0]
 80032c2:	4613      	mov	r3, r2
 80032c4:	005b      	lsls	r3, r3, #1
 80032c6:	4413      	add	r3, r2
 80032c8:	3b1e      	subs	r3, #30
 80032ca:	2207      	movs	r2, #7
 80032cc:	fa02 f303 	lsl.w	r3, r2, r3
 80032d0:	43db      	mvns	r3, r3
 80032d2:	4019      	ands	r1, r3
 80032d4:	683b      	ldr	r3, [r7, #0]
 80032d6:	6898      	ldr	r0, [r3, #8]
 80032d8:	683b      	ldr	r3, [r7, #0]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	4613      	mov	r3, r2
 80032de:	005b      	lsls	r3, r3, #1
 80032e0:	4413      	add	r3, r2
 80032e2:	3b1e      	subs	r3, #30
 80032e4:	fa00 f203 	lsl.w	r2, r0, r3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	430a      	orrs	r2, r1
 80032ee:	60da      	str	r2, [r3, #12]
 80032f0:	e019      	b.n	8003326 <HAL_ADC_ConfigChannel+0x15a>
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	6919      	ldr	r1, [r3, #16]
 80032f8:	683b      	ldr	r3, [r7, #0]
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	4613      	mov	r3, r2
 80032fe:	005b      	lsls	r3, r3, #1
 8003300:	4413      	add	r3, r2
 8003302:	2207      	movs	r2, #7
 8003304:	fa02 f303 	lsl.w	r3, r2, r3
 8003308:	43db      	mvns	r3, r3
 800330a:	4019      	ands	r1, r3
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	6898      	ldr	r0, [r3, #8]
 8003310:	683b      	ldr	r3, [r7, #0]
 8003312:	681a      	ldr	r2, [r3, #0]
 8003314:	4613      	mov	r3, r2
 8003316:	005b      	lsls	r3, r3, #1
 8003318:	4413      	add	r3, r2
 800331a:	fa00 f203 	lsl.w	r2, r0, r3
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	430a      	orrs	r2, r1
 8003324:	611a      	str	r2, [r3, #16]
 8003326:	683b      	ldr	r3, [r7, #0]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	2b10      	cmp	r3, #16
 800332c:	d003      	beq.n	8003336 <HAL_ADC_ConfigChannel+0x16a>
 800332e:	683b      	ldr	r3, [r7, #0]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	2b11      	cmp	r3, #17
 8003334:	d132      	bne.n	800339c <HAL_ADC_ConfigChannel+0x1d0>
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a1d      	ldr	r2, [pc, #116]	@ (80033b0 <HAL_ADC_ConfigChannel+0x1e4>)
 800333c:	4293      	cmp	r3, r2
 800333e:	d125      	bne.n	800338c <HAL_ADC_ConfigChannel+0x1c0>
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	689b      	ldr	r3, [r3, #8]
 8003346:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800334a:	2b00      	cmp	r3, #0
 800334c:	d126      	bne.n	800339c <HAL_ADC_ConfigChannel+0x1d0>
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	689a      	ldr	r2, [r3, #8]
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 800335c:	609a      	str	r2, [r3, #8]
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	2b10      	cmp	r3, #16
 8003364:	d11a      	bne.n	800339c <HAL_ADC_ConfigChannel+0x1d0>
 8003366:	4b13      	ldr	r3, [pc, #76]	@ (80033b4 <HAL_ADC_ConfigChannel+0x1e8>)
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	4a13      	ldr	r2, [pc, #76]	@ (80033b8 <HAL_ADC_ConfigChannel+0x1ec>)
 800336c:	fba2 2303 	umull	r2, r3, r2, r3
 8003370:	0c9a      	lsrs	r2, r3, #18
 8003372:	4613      	mov	r3, r2
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	4413      	add	r3, r2
 8003378:	005b      	lsls	r3, r3, #1
 800337a:	60bb      	str	r3, [r7, #8]
 800337c:	e002      	b.n	8003384 <HAL_ADC_ConfigChannel+0x1b8>
 800337e:	68bb      	ldr	r3, [r7, #8]
 8003380:	3b01      	subs	r3, #1
 8003382:	60bb      	str	r3, [r7, #8]
 8003384:	68bb      	ldr	r3, [r7, #8]
 8003386:	2b00      	cmp	r3, #0
 8003388:	d1f9      	bne.n	800337e <HAL_ADC_ConfigChannel+0x1b2>
 800338a:	e007      	b.n	800339c <HAL_ADC_ConfigChannel+0x1d0>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003390:	f043 0220 	orr.w	r2, r3, #32
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	629a      	str	r2, [r3, #40]	@ 0x28
 8003398:	2301      	movs	r3, #1
 800339a:	73fb      	strb	r3, [r7, #15]
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2200      	movs	r2, #0
 80033a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80033a4:	7bfb      	ldrb	r3, [r7, #15]
 80033a6:	4618      	mov	r0, r3
 80033a8:	3714      	adds	r7, #20
 80033aa:	46bd      	mov	sp, r7
 80033ac:	bc80      	pop	{r7}
 80033ae:	4770      	bx	lr
 80033b0:	40012400 	.word	0x40012400
 80033b4:	20000000 	.word	0x20000000
 80033b8:	431bde83 	.word	0x431bde83

080033bc <ADC_Enable>:
 80033bc:	b580      	push	{r7, lr}
 80033be:	b084      	sub	sp, #16
 80033c0:	af00      	add	r7, sp, #0
 80033c2:	6078      	str	r0, [r7, #4]
 80033c4:	2300      	movs	r3, #0
 80033c6:	60fb      	str	r3, [r7, #12]
 80033c8:	2300      	movs	r3, #0
 80033ca:	60bb      	str	r3, [r7, #8]
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	689b      	ldr	r3, [r3, #8]
 80033d2:	f003 0301 	and.w	r3, r3, #1
 80033d6:	2b01      	cmp	r3, #1
 80033d8:	d040      	beq.n	800345c <ADC_Enable+0xa0>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	689a      	ldr	r2, [r3, #8]
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	f042 0201 	orr.w	r2, r2, #1
 80033e8:	609a      	str	r2, [r3, #8]
 80033ea:	4b1f      	ldr	r3, [pc, #124]	@ (8003468 <ADC_Enable+0xac>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a1f      	ldr	r2, [pc, #124]	@ (800346c <ADC_Enable+0xb0>)
 80033f0:	fba2 2303 	umull	r2, r3, r2, r3
 80033f4:	0c9b      	lsrs	r3, r3, #18
 80033f6:	60bb      	str	r3, [r7, #8]
 80033f8:	e002      	b.n	8003400 <ADC_Enable+0x44>
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	3b01      	subs	r3, #1
 80033fe:	60bb      	str	r3, [r7, #8]
 8003400:	68bb      	ldr	r3, [r7, #8]
 8003402:	2b00      	cmp	r3, #0
 8003404:	d1f9      	bne.n	80033fa <ADC_Enable+0x3e>
 8003406:	f7ff fbef 	bl	8002be8 <HAL_GetTick>
 800340a:	60f8      	str	r0, [r7, #12]
 800340c:	e01f      	b.n	800344e <ADC_Enable+0x92>
 800340e:	f7ff fbeb 	bl	8002be8 <HAL_GetTick>
 8003412:	4602      	mov	r2, r0
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	1ad3      	subs	r3, r2, r3
 8003418:	2b02      	cmp	r3, #2
 800341a:	d918      	bls.n	800344e <ADC_Enable+0x92>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	f003 0301 	and.w	r3, r3, #1
 8003426:	2b01      	cmp	r3, #1
 8003428:	d011      	beq.n	800344e <ADC_Enable+0x92>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800342e:	f043 0210 	orr.w	r2, r3, #16
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	629a      	str	r2, [r3, #40]	@ 0x28
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800343a:	f043 0201 	orr.w	r2, r3, #1
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	2200      	movs	r2, #0
 8003446:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800344a:	2301      	movs	r3, #1
 800344c:	e007      	b.n	800345e <ADC_Enable+0xa2>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	689b      	ldr	r3, [r3, #8]
 8003454:	f003 0301 	and.w	r3, r3, #1
 8003458:	2b01      	cmp	r3, #1
 800345a:	d1d8      	bne.n	800340e <ADC_Enable+0x52>
 800345c:	2300      	movs	r3, #0
 800345e:	4618      	mov	r0, r3
 8003460:	3710      	adds	r7, #16
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}
 8003466:	bf00      	nop
 8003468:	20000000 	.word	0x20000000
 800346c:	431bde83 	.word	0x431bde83

08003470 <ADC_ConversionStop_Disable>:
 8003470:	b580      	push	{r7, lr}
 8003472:	b084      	sub	sp, #16
 8003474:	af00      	add	r7, sp, #0
 8003476:	6078      	str	r0, [r7, #4]
 8003478:	2300      	movs	r3, #0
 800347a:	60fb      	str	r3, [r7, #12]
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	689b      	ldr	r3, [r3, #8]
 8003482:	f003 0301 	and.w	r3, r3, #1
 8003486:	2b01      	cmp	r3, #1
 8003488:	d12e      	bne.n	80034e8 <ADC_ConversionStop_Disable+0x78>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	689a      	ldr	r2, [r3, #8]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	681b      	ldr	r3, [r3, #0]
 8003494:	f022 0201 	bic.w	r2, r2, #1
 8003498:	609a      	str	r2, [r3, #8]
 800349a:	f7ff fba5 	bl	8002be8 <HAL_GetTick>
 800349e:	60f8      	str	r0, [r7, #12]
 80034a0:	e01b      	b.n	80034da <ADC_ConversionStop_Disable+0x6a>
 80034a2:	f7ff fba1 	bl	8002be8 <HAL_GetTick>
 80034a6:	4602      	mov	r2, r0
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	2b02      	cmp	r3, #2
 80034ae:	d914      	bls.n	80034da <ADC_ConversionStop_Disable+0x6a>
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	689b      	ldr	r3, [r3, #8]
 80034b6:	f003 0301 	and.w	r3, r3, #1
 80034ba:	2b01      	cmp	r3, #1
 80034bc:	d10d      	bne.n	80034da <ADC_ConversionStop_Disable+0x6a>
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034c2:	f043 0210 	orr.w	r2, r3, #16
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	629a      	str	r2, [r3, #40]	@ 0x28
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034ce:	f043 0201 	orr.w	r2, r3, #1
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	62da      	str	r2, [r3, #44]	@ 0x2c
 80034d6:	2301      	movs	r3, #1
 80034d8:	e007      	b.n	80034ea <ADC_ConversionStop_Disable+0x7a>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	f003 0301 	and.w	r3, r3, #1
 80034e4:	2b01      	cmp	r3, #1
 80034e6:	d0dc      	beq.n	80034a2 <ADC_ConversionStop_Disable+0x32>
 80034e8:	2300      	movs	r3, #0
 80034ea:	4618      	mov	r0, r3
 80034ec:	3710      	adds	r7, #16
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}
	...

080034f4 <HAL_ADCEx_Calibration_Start>:
 80034f4:	b590      	push	{r4, r7, lr}
 80034f6:	b087      	sub	sp, #28
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
 80034fc:	2300      	movs	r3, #0
 80034fe:	75fb      	strb	r3, [r7, #23]
 8003500:	2300      	movs	r3, #0
 8003502:	60fb      	str	r3, [r7, #12]
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800350a:	2b01      	cmp	r3, #1
 800350c:	d101      	bne.n	8003512 <HAL_ADCEx_Calibration_Start+0x1e>
 800350e:	2302      	movs	r3, #2
 8003510:	e097      	b.n	8003642 <HAL_ADCEx_Calibration_Start+0x14e>
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	2201      	movs	r2, #1
 8003516:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 800351a:	6878      	ldr	r0, [r7, #4]
 800351c:	f7ff ffa8 	bl	8003470 <ADC_ConversionStop_Disable>
 8003520:	4603      	mov	r3, r0
 8003522:	75fb      	strb	r3, [r7, #23]
 8003524:	6878      	ldr	r0, [r7, #4]
 8003526:	f7ff ff49 	bl	80033bc <ADC_Enable>
 800352a:	4603      	mov	r3, r0
 800352c:	75fb      	strb	r3, [r7, #23]
 800352e:	7dfb      	ldrb	r3, [r7, #23]
 8003530:	2b00      	cmp	r3, #0
 8003532:	f040 8081 	bne.w	8003638 <HAL_ADCEx_Calibration_Start+0x144>
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800353a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800353e:	f023 0302 	bic.w	r3, r3, #2
 8003542:	f043 0202 	orr.w	r2, r3, #2
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	629a      	str	r2, [r3, #40]	@ 0x28
 800354a:	4b40      	ldr	r3, [pc, #256]	@ (800364c <HAL_ADCEx_Calibration_Start+0x158>)
 800354c:	681c      	ldr	r4, [r3, #0]
 800354e:	2002      	movs	r0, #2
 8003550:	f000 ffca 	bl	80044e8 <HAL_RCCEx_GetPeriphCLKFreq>
 8003554:	4603      	mov	r3, r0
 8003556:	fbb4 f3f3 	udiv	r3, r4, r3
 800355a:	005b      	lsls	r3, r3, #1
 800355c:	60fb      	str	r3, [r7, #12]
 800355e:	e002      	b.n	8003566 <HAL_ADCEx_Calibration_Start+0x72>
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	3b01      	subs	r3, #1
 8003564:	60fb      	str	r3, [r7, #12]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2b00      	cmp	r3, #0
 800356a:	d1f9      	bne.n	8003560 <HAL_ADCEx_Calibration_Start+0x6c>
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	689a      	ldr	r2, [r3, #8]
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f042 0208 	orr.w	r2, r2, #8
 800357a:	609a      	str	r2, [r3, #8]
 800357c:	f7ff fb34 	bl	8002be8 <HAL_GetTick>
 8003580:	6138      	str	r0, [r7, #16]
 8003582:	e01b      	b.n	80035bc <HAL_ADCEx_Calibration_Start+0xc8>
 8003584:	f7ff fb30 	bl	8002be8 <HAL_GetTick>
 8003588:	4602      	mov	r2, r0
 800358a:	693b      	ldr	r3, [r7, #16]
 800358c:	1ad3      	subs	r3, r2, r3
 800358e:	2b0a      	cmp	r3, #10
 8003590:	d914      	bls.n	80035bc <HAL_ADCEx_Calibration_Start+0xc8>
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	f003 0308 	and.w	r3, r3, #8
 800359c:	2b00      	cmp	r3, #0
 800359e:	d00d      	beq.n	80035bc <HAL_ADCEx_Calibration_Start+0xc8>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035a4:	f023 0312 	bic.w	r3, r3, #18
 80035a8:	f043 0210 	orr.w	r2, r3, #16
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	629a      	str	r2, [r3, #40]	@ 0x28
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80035b8:	2301      	movs	r3, #1
 80035ba:	e042      	b.n	8003642 <HAL_ADCEx_Calibration_Start+0x14e>
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	f003 0308 	and.w	r3, r3, #8
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d1dc      	bne.n	8003584 <HAL_ADCEx_Calibration_Start+0x90>
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	689a      	ldr	r2, [r3, #8]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f042 0204 	orr.w	r2, r2, #4
 80035d8:	609a      	str	r2, [r3, #8]
 80035da:	f7ff fb05 	bl	8002be8 <HAL_GetTick>
 80035de:	6138      	str	r0, [r7, #16]
 80035e0:	e01b      	b.n	800361a <HAL_ADCEx_Calibration_Start+0x126>
 80035e2:	f7ff fb01 	bl	8002be8 <HAL_GetTick>
 80035e6:	4602      	mov	r2, r0
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	1ad3      	subs	r3, r2, r3
 80035ec:	2b0a      	cmp	r3, #10
 80035ee:	d914      	bls.n	800361a <HAL_ADCEx_Calibration_Start+0x126>
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	689b      	ldr	r3, [r3, #8]
 80035f6:	f003 0304 	and.w	r3, r3, #4
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d00d      	beq.n	800361a <HAL_ADCEx_Calibration_Start+0x126>
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003602:	f023 0312 	bic.w	r3, r3, #18
 8003606:	f043 0210 	orr.w	r2, r3, #16
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	629a      	str	r2, [r3, #40]	@ 0x28
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003616:	2301      	movs	r3, #1
 8003618:	e013      	b.n	8003642 <HAL_ADCEx_Calibration_Start+0x14e>
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f003 0304 	and.w	r3, r3, #4
 8003624:	2b00      	cmp	r3, #0
 8003626:	d1dc      	bne.n	80035e2 <HAL_ADCEx_Calibration_Start+0xee>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800362c:	f023 0303 	bic.w	r3, r3, #3
 8003630:	f043 0201 	orr.w	r2, r3, #1
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	629a      	str	r2, [r3, #40]	@ 0x28
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	2200      	movs	r2, #0
 800363c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8003640:	7dfb      	ldrb	r3, [r7, #23]
 8003642:	4618      	mov	r0, r3
 8003644:	371c      	adds	r7, #28
 8003646:	46bd      	mov	sp, r7
 8003648:	bd90      	pop	{r4, r7, pc}
 800364a:	bf00      	nop
 800364c:	20000000 	.word	0x20000000

08003650 <__NVIC_SetPriorityGrouping>:
 8003650:	b480      	push	{r7}
 8003652:	b085      	sub	sp, #20
 8003654:	af00      	add	r7, sp, #0
 8003656:	6078      	str	r0, [r7, #4]
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	f003 0307 	and.w	r3, r3, #7
 800365e:	60fb      	str	r3, [r7, #12]
 8003660:	4b0c      	ldr	r3, [pc, #48]	@ (8003694 <__NVIC_SetPriorityGrouping+0x44>)
 8003662:	68db      	ldr	r3, [r3, #12]
 8003664:	60bb      	str	r3, [r7, #8]
 8003666:	68ba      	ldr	r2, [r7, #8]
 8003668:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800366c:	4013      	ands	r3, r2
 800366e:	60bb      	str	r3, [r7, #8]
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	021a      	lsls	r2, r3, #8
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	4313      	orrs	r3, r2
 8003678:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 800367c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003680:	60bb      	str	r3, [r7, #8]
 8003682:	4a04      	ldr	r2, [pc, #16]	@ (8003694 <__NVIC_SetPriorityGrouping+0x44>)
 8003684:	68bb      	ldr	r3, [r7, #8]
 8003686:	60d3      	str	r3, [r2, #12]
 8003688:	bf00      	nop
 800368a:	3714      	adds	r7, #20
 800368c:	46bd      	mov	sp, r7
 800368e:	bc80      	pop	{r7}
 8003690:	4770      	bx	lr
 8003692:	bf00      	nop
 8003694:	e000ed00 	.word	0xe000ed00

08003698 <__NVIC_GetPriorityGrouping>:
 8003698:	b480      	push	{r7}
 800369a:	af00      	add	r7, sp, #0
 800369c:	4b04      	ldr	r3, [pc, #16]	@ (80036b0 <__NVIC_GetPriorityGrouping+0x18>)
 800369e:	68db      	ldr	r3, [r3, #12]
 80036a0:	0a1b      	lsrs	r3, r3, #8
 80036a2:	f003 0307 	and.w	r3, r3, #7
 80036a6:	4618      	mov	r0, r3
 80036a8:	46bd      	mov	sp, r7
 80036aa:	bc80      	pop	{r7}
 80036ac:	4770      	bx	lr
 80036ae:	bf00      	nop
 80036b0:	e000ed00 	.word	0xe000ed00

080036b4 <__NVIC_SetPriority>:
 80036b4:	b480      	push	{r7}
 80036b6:	b083      	sub	sp, #12
 80036b8:	af00      	add	r7, sp, #0
 80036ba:	4603      	mov	r3, r0
 80036bc:	6039      	str	r1, [r7, #0]
 80036be:	71fb      	strb	r3, [r7, #7]
 80036c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	db0a      	blt.n	80036de <__NVIC_SetPriority+0x2a>
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	b2da      	uxtb	r2, r3
 80036cc:	490c      	ldr	r1, [pc, #48]	@ (8003700 <__NVIC_SetPriority+0x4c>)
 80036ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036d2:	0112      	lsls	r2, r2, #4
 80036d4:	b2d2      	uxtb	r2, r2
 80036d6:	440b      	add	r3, r1
 80036d8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
 80036dc:	e00a      	b.n	80036f4 <__NVIC_SetPriority+0x40>
 80036de:	683b      	ldr	r3, [r7, #0]
 80036e0:	b2da      	uxtb	r2, r3
 80036e2:	4908      	ldr	r1, [pc, #32]	@ (8003704 <__NVIC_SetPriority+0x50>)
 80036e4:	79fb      	ldrb	r3, [r7, #7]
 80036e6:	f003 030f 	and.w	r3, r3, #15
 80036ea:	3b04      	subs	r3, #4
 80036ec:	0112      	lsls	r2, r2, #4
 80036ee:	b2d2      	uxtb	r2, r2
 80036f0:	440b      	add	r3, r1
 80036f2:	761a      	strb	r2, [r3, #24]
 80036f4:	bf00      	nop
 80036f6:	370c      	adds	r7, #12
 80036f8:	46bd      	mov	sp, r7
 80036fa:	bc80      	pop	{r7}
 80036fc:	4770      	bx	lr
 80036fe:	bf00      	nop
 8003700:	e000e100 	.word	0xe000e100
 8003704:	e000ed00 	.word	0xe000ed00

08003708 <NVIC_EncodePriority>:
 8003708:	b480      	push	{r7}
 800370a:	b089      	sub	sp, #36	@ 0x24
 800370c:	af00      	add	r7, sp, #0
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	60b9      	str	r1, [r7, #8]
 8003712:	607a      	str	r2, [r7, #4]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	f003 0307 	and.w	r3, r3, #7
 800371a:	61fb      	str	r3, [r7, #28]
 800371c:	69fb      	ldr	r3, [r7, #28]
 800371e:	f1c3 0307 	rsb	r3, r3, #7
 8003722:	2b04      	cmp	r3, #4
 8003724:	bf28      	it	cs
 8003726:	2304      	movcs	r3, #4
 8003728:	61bb      	str	r3, [r7, #24]
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	3304      	adds	r3, #4
 800372e:	2b06      	cmp	r3, #6
 8003730:	d902      	bls.n	8003738 <NVIC_EncodePriority+0x30>
 8003732:	69fb      	ldr	r3, [r7, #28]
 8003734:	3b03      	subs	r3, #3
 8003736:	e000      	b.n	800373a <NVIC_EncodePriority+0x32>
 8003738:	2300      	movs	r3, #0
 800373a:	617b      	str	r3, [r7, #20]
 800373c:	f04f 32ff 	mov.w	r2, #4294967295
 8003740:	69bb      	ldr	r3, [r7, #24]
 8003742:	fa02 f303 	lsl.w	r3, r2, r3
 8003746:	43da      	mvns	r2, r3
 8003748:	68bb      	ldr	r3, [r7, #8]
 800374a:	401a      	ands	r2, r3
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	409a      	lsls	r2, r3
 8003750:	f04f 31ff 	mov.w	r1, #4294967295
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	fa01 f303 	lsl.w	r3, r1, r3
 800375a:	43d9      	mvns	r1, r3
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	400b      	ands	r3, r1
 8003760:	4313      	orrs	r3, r2
 8003762:	4618      	mov	r0, r3
 8003764:	3724      	adds	r7, #36	@ 0x24
 8003766:	46bd      	mov	sp, r7
 8003768:	bc80      	pop	{r7}
 800376a:	4770      	bx	lr

0800376c <SysTick_Config>:
 800376c:	b580      	push	{r7, lr}
 800376e:	b082      	sub	sp, #8
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	3b01      	subs	r3, #1
 8003778:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800377c:	d301      	bcc.n	8003782 <SysTick_Config+0x16>
 800377e:	2301      	movs	r3, #1
 8003780:	e00f      	b.n	80037a2 <SysTick_Config+0x36>
 8003782:	4a0a      	ldr	r2, [pc, #40]	@ (80037ac <SysTick_Config+0x40>)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	3b01      	subs	r3, #1
 8003788:	6053      	str	r3, [r2, #4]
 800378a:	210f      	movs	r1, #15
 800378c:	f04f 30ff 	mov.w	r0, #4294967295
 8003790:	f7ff ff90 	bl	80036b4 <__NVIC_SetPriority>
 8003794:	4b05      	ldr	r3, [pc, #20]	@ (80037ac <SysTick_Config+0x40>)
 8003796:	2200      	movs	r2, #0
 8003798:	609a      	str	r2, [r3, #8]
 800379a:	4b04      	ldr	r3, [pc, #16]	@ (80037ac <SysTick_Config+0x40>)
 800379c:	2207      	movs	r2, #7
 800379e:	601a      	str	r2, [r3, #0]
 80037a0:	2300      	movs	r3, #0
 80037a2:	4618      	mov	r0, r3
 80037a4:	3708      	adds	r7, #8
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
 80037aa:	bf00      	nop
 80037ac:	e000e010 	.word	0xe000e010

080037b0 <HAL_NVIC_SetPriorityGrouping>:
 80037b0:	b580      	push	{r7, lr}
 80037b2:	b082      	sub	sp, #8
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	f7ff ff49 	bl	8003650 <__NVIC_SetPriorityGrouping>
 80037be:	bf00      	nop
 80037c0:	3708      	adds	r7, #8
 80037c2:	46bd      	mov	sp, r7
 80037c4:	bd80      	pop	{r7, pc}

080037c6 <HAL_NVIC_SetPriority>:
 80037c6:	b580      	push	{r7, lr}
 80037c8:	b086      	sub	sp, #24
 80037ca:	af00      	add	r7, sp, #0
 80037cc:	4603      	mov	r3, r0
 80037ce:	60b9      	str	r1, [r7, #8]
 80037d0:	607a      	str	r2, [r7, #4]
 80037d2:	73fb      	strb	r3, [r7, #15]
 80037d4:	2300      	movs	r3, #0
 80037d6:	617b      	str	r3, [r7, #20]
 80037d8:	f7ff ff5e 	bl	8003698 <__NVIC_GetPriorityGrouping>
 80037dc:	6178      	str	r0, [r7, #20]
 80037de:	687a      	ldr	r2, [r7, #4]
 80037e0:	68b9      	ldr	r1, [r7, #8]
 80037e2:	6978      	ldr	r0, [r7, #20]
 80037e4:	f7ff ff90 	bl	8003708 <NVIC_EncodePriority>
 80037e8:	4602      	mov	r2, r0
 80037ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037ee:	4611      	mov	r1, r2
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7ff ff5f 	bl	80036b4 <__NVIC_SetPriority>
 80037f6:	bf00      	nop
 80037f8:	3718      	adds	r7, #24
 80037fa:	46bd      	mov	sp, r7
 80037fc:	bd80      	pop	{r7, pc}

080037fe <HAL_SYSTICK_Config>:
 80037fe:	b580      	push	{r7, lr}
 8003800:	b082      	sub	sp, #8
 8003802:	af00      	add	r7, sp, #0
 8003804:	6078      	str	r0, [r7, #4]
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f7ff ffb0 	bl	800376c <SysTick_Config>
 800380c:	4603      	mov	r3, r0
 800380e:	4618      	mov	r0, r3
 8003810:	3708      	adds	r7, #8
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}

08003816 <HAL_CRC_Init>:
 8003816:	b580      	push	{r7, lr}
 8003818:	b082      	sub	sp, #8
 800381a:	af00      	add	r7, sp, #0
 800381c:	6078      	str	r0, [r7, #4]
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	2b00      	cmp	r3, #0
 8003822:	d101      	bne.n	8003828 <HAL_CRC_Init+0x12>
 8003824:	2301      	movs	r3, #1
 8003826:	e00e      	b.n	8003846 <HAL_CRC_Init+0x30>
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	795b      	ldrb	r3, [r3, #5]
 800382c:	b2db      	uxtb	r3, r3
 800382e:	2b00      	cmp	r3, #0
 8003830:	d105      	bne.n	800383e <HAL_CRC_Init+0x28>
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	2200      	movs	r2, #0
 8003836:	711a      	strb	r2, [r3, #4]
 8003838:	6878      	ldr	r0, [r7, #4]
 800383a:	f7fe fff5 	bl	8002828 <HAL_CRC_MspInit>
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	2201      	movs	r2, #1
 8003842:	715a      	strb	r2, [r3, #5]
 8003844:	2300      	movs	r3, #0
 8003846:	4618      	mov	r0, r3
 8003848:	3708      	adds	r7, #8
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
	...

08003850 <HAL_GPIO_Init>:
 8003850:	b480      	push	{r7}
 8003852:	b08b      	sub	sp, #44	@ 0x2c
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	6039      	str	r1, [r7, #0]
 800385a:	2300      	movs	r3, #0
 800385c:	627b      	str	r3, [r7, #36]	@ 0x24
 800385e:	2300      	movs	r3, #0
 8003860:	623b      	str	r3, [r7, #32]
 8003862:	e169      	b.n	8003b38 <HAL_GPIO_Init+0x2e8>
 8003864:	2201      	movs	r2, #1
 8003866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003868:	fa02 f303 	lsl.w	r3, r2, r3
 800386c:	61fb      	str	r3, [r7, #28]
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	69fa      	ldr	r2, [r7, #28]
 8003874:	4013      	ands	r3, r2
 8003876:	61bb      	str	r3, [r7, #24]
 8003878:	69ba      	ldr	r2, [r7, #24]
 800387a:	69fb      	ldr	r3, [r7, #28]
 800387c:	429a      	cmp	r2, r3
 800387e:	f040 8158 	bne.w	8003b32 <HAL_GPIO_Init+0x2e2>
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	685b      	ldr	r3, [r3, #4]
 8003886:	4a9a      	ldr	r2, [pc, #616]	@ (8003af0 <HAL_GPIO_Init+0x2a0>)
 8003888:	4293      	cmp	r3, r2
 800388a:	d05e      	beq.n	800394a <HAL_GPIO_Init+0xfa>
 800388c:	4a98      	ldr	r2, [pc, #608]	@ (8003af0 <HAL_GPIO_Init+0x2a0>)
 800388e:	4293      	cmp	r3, r2
 8003890:	d875      	bhi.n	800397e <HAL_GPIO_Init+0x12e>
 8003892:	4a98      	ldr	r2, [pc, #608]	@ (8003af4 <HAL_GPIO_Init+0x2a4>)
 8003894:	4293      	cmp	r3, r2
 8003896:	d058      	beq.n	800394a <HAL_GPIO_Init+0xfa>
 8003898:	4a96      	ldr	r2, [pc, #600]	@ (8003af4 <HAL_GPIO_Init+0x2a4>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d86f      	bhi.n	800397e <HAL_GPIO_Init+0x12e>
 800389e:	4a96      	ldr	r2, [pc, #600]	@ (8003af8 <HAL_GPIO_Init+0x2a8>)
 80038a0:	4293      	cmp	r3, r2
 80038a2:	d052      	beq.n	800394a <HAL_GPIO_Init+0xfa>
 80038a4:	4a94      	ldr	r2, [pc, #592]	@ (8003af8 <HAL_GPIO_Init+0x2a8>)
 80038a6:	4293      	cmp	r3, r2
 80038a8:	d869      	bhi.n	800397e <HAL_GPIO_Init+0x12e>
 80038aa:	4a94      	ldr	r2, [pc, #592]	@ (8003afc <HAL_GPIO_Init+0x2ac>)
 80038ac:	4293      	cmp	r3, r2
 80038ae:	d04c      	beq.n	800394a <HAL_GPIO_Init+0xfa>
 80038b0:	4a92      	ldr	r2, [pc, #584]	@ (8003afc <HAL_GPIO_Init+0x2ac>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d863      	bhi.n	800397e <HAL_GPIO_Init+0x12e>
 80038b6:	4a92      	ldr	r2, [pc, #584]	@ (8003b00 <HAL_GPIO_Init+0x2b0>)
 80038b8:	4293      	cmp	r3, r2
 80038ba:	d046      	beq.n	800394a <HAL_GPIO_Init+0xfa>
 80038bc:	4a90      	ldr	r2, [pc, #576]	@ (8003b00 <HAL_GPIO_Init+0x2b0>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	d85d      	bhi.n	800397e <HAL_GPIO_Init+0x12e>
 80038c2:	2b12      	cmp	r3, #18
 80038c4:	d82a      	bhi.n	800391c <HAL_GPIO_Init+0xcc>
 80038c6:	2b12      	cmp	r3, #18
 80038c8:	d859      	bhi.n	800397e <HAL_GPIO_Init+0x12e>
 80038ca:	a201      	add	r2, pc, #4	@ (adr r2, 80038d0 <HAL_GPIO_Init+0x80>)
 80038cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038d0:	0800394b 	.word	0x0800394b
 80038d4:	08003925 	.word	0x08003925
 80038d8:	08003937 	.word	0x08003937
 80038dc:	08003979 	.word	0x08003979
 80038e0:	0800397f 	.word	0x0800397f
 80038e4:	0800397f 	.word	0x0800397f
 80038e8:	0800397f 	.word	0x0800397f
 80038ec:	0800397f 	.word	0x0800397f
 80038f0:	0800397f 	.word	0x0800397f
 80038f4:	0800397f 	.word	0x0800397f
 80038f8:	0800397f 	.word	0x0800397f
 80038fc:	0800397f 	.word	0x0800397f
 8003900:	0800397f 	.word	0x0800397f
 8003904:	0800397f 	.word	0x0800397f
 8003908:	0800397f 	.word	0x0800397f
 800390c:	0800397f 	.word	0x0800397f
 8003910:	0800397f 	.word	0x0800397f
 8003914:	0800392d 	.word	0x0800392d
 8003918:	08003941 	.word	0x08003941
 800391c:	4a79      	ldr	r2, [pc, #484]	@ (8003b04 <HAL_GPIO_Init+0x2b4>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d013      	beq.n	800394a <HAL_GPIO_Init+0xfa>
 8003922:	e02c      	b.n	800397e <HAL_GPIO_Init+0x12e>
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	68db      	ldr	r3, [r3, #12]
 8003928:	623b      	str	r3, [r7, #32]
 800392a:	e029      	b.n	8003980 <HAL_GPIO_Init+0x130>
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	68db      	ldr	r3, [r3, #12]
 8003930:	3304      	adds	r3, #4
 8003932:	623b      	str	r3, [r7, #32]
 8003934:	e024      	b.n	8003980 <HAL_GPIO_Init+0x130>
 8003936:	683b      	ldr	r3, [r7, #0]
 8003938:	68db      	ldr	r3, [r3, #12]
 800393a:	3308      	adds	r3, #8
 800393c:	623b      	str	r3, [r7, #32]
 800393e:	e01f      	b.n	8003980 <HAL_GPIO_Init+0x130>
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	68db      	ldr	r3, [r3, #12]
 8003944:	330c      	adds	r3, #12
 8003946:	623b      	str	r3, [r7, #32]
 8003948:	e01a      	b.n	8003980 <HAL_GPIO_Init+0x130>
 800394a:	683b      	ldr	r3, [r7, #0]
 800394c:	689b      	ldr	r3, [r3, #8]
 800394e:	2b00      	cmp	r3, #0
 8003950:	d102      	bne.n	8003958 <HAL_GPIO_Init+0x108>
 8003952:	2304      	movs	r3, #4
 8003954:	623b      	str	r3, [r7, #32]
 8003956:	e013      	b.n	8003980 <HAL_GPIO_Init+0x130>
 8003958:	683b      	ldr	r3, [r7, #0]
 800395a:	689b      	ldr	r3, [r3, #8]
 800395c:	2b01      	cmp	r3, #1
 800395e:	d105      	bne.n	800396c <HAL_GPIO_Init+0x11c>
 8003960:	2308      	movs	r3, #8
 8003962:	623b      	str	r3, [r7, #32]
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	69fa      	ldr	r2, [r7, #28]
 8003968:	611a      	str	r2, [r3, #16]
 800396a:	e009      	b.n	8003980 <HAL_GPIO_Init+0x130>
 800396c:	2308      	movs	r3, #8
 800396e:	623b      	str	r3, [r7, #32]
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	69fa      	ldr	r2, [r7, #28]
 8003974:	615a      	str	r2, [r3, #20]
 8003976:	e003      	b.n	8003980 <HAL_GPIO_Init+0x130>
 8003978:	2300      	movs	r3, #0
 800397a:	623b      	str	r3, [r7, #32]
 800397c:	e000      	b.n	8003980 <HAL_GPIO_Init+0x130>
 800397e:	bf00      	nop
 8003980:	69bb      	ldr	r3, [r7, #24]
 8003982:	2bff      	cmp	r3, #255	@ 0xff
 8003984:	d801      	bhi.n	800398a <HAL_GPIO_Init+0x13a>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	e001      	b.n	800398e <HAL_GPIO_Init+0x13e>
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	3304      	adds	r3, #4
 800398e:	617b      	str	r3, [r7, #20]
 8003990:	69bb      	ldr	r3, [r7, #24]
 8003992:	2bff      	cmp	r3, #255	@ 0xff
 8003994:	d802      	bhi.n	800399c <HAL_GPIO_Init+0x14c>
 8003996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003998:	009b      	lsls	r3, r3, #2
 800399a:	e002      	b.n	80039a2 <HAL_GPIO_Init+0x152>
 800399c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800399e:	3b08      	subs	r3, #8
 80039a0:	009b      	lsls	r3, r3, #2
 80039a2:	613b      	str	r3, [r7, #16]
 80039a4:	697b      	ldr	r3, [r7, #20]
 80039a6:	681a      	ldr	r2, [r3, #0]
 80039a8:	210f      	movs	r1, #15
 80039aa:	693b      	ldr	r3, [r7, #16]
 80039ac:	fa01 f303 	lsl.w	r3, r1, r3
 80039b0:	43db      	mvns	r3, r3
 80039b2:	401a      	ands	r2, r3
 80039b4:	6a39      	ldr	r1, [r7, #32]
 80039b6:	693b      	ldr	r3, [r7, #16]
 80039b8:	fa01 f303 	lsl.w	r3, r1, r3
 80039bc:	431a      	orrs	r2, r3
 80039be:	697b      	ldr	r3, [r7, #20]
 80039c0:	601a      	str	r2, [r3, #0]
 80039c2:	683b      	ldr	r3, [r7, #0]
 80039c4:	685b      	ldr	r3, [r3, #4]
 80039c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80039ca:	2b00      	cmp	r3, #0
 80039cc:	f000 80b1 	beq.w	8003b32 <HAL_GPIO_Init+0x2e2>
 80039d0:	4b4d      	ldr	r3, [pc, #308]	@ (8003b08 <HAL_GPIO_Init+0x2b8>)
 80039d2:	699b      	ldr	r3, [r3, #24]
 80039d4:	4a4c      	ldr	r2, [pc, #304]	@ (8003b08 <HAL_GPIO_Init+0x2b8>)
 80039d6:	f043 0301 	orr.w	r3, r3, #1
 80039da:	6193      	str	r3, [r2, #24]
 80039dc:	4b4a      	ldr	r3, [pc, #296]	@ (8003b08 <HAL_GPIO_Init+0x2b8>)
 80039de:	699b      	ldr	r3, [r3, #24]
 80039e0:	f003 0301 	and.w	r3, r3, #1
 80039e4:	60bb      	str	r3, [r7, #8]
 80039e6:	68bb      	ldr	r3, [r7, #8]
 80039e8:	4a48      	ldr	r2, [pc, #288]	@ (8003b0c <HAL_GPIO_Init+0x2bc>)
 80039ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039ec:	089b      	lsrs	r3, r3, #2
 80039ee:	3302      	adds	r3, #2
 80039f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039f4:	60fb      	str	r3, [r7, #12]
 80039f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80039f8:	f003 0303 	and.w	r3, r3, #3
 80039fc:	009b      	lsls	r3, r3, #2
 80039fe:	220f      	movs	r2, #15
 8003a00:	fa02 f303 	lsl.w	r3, r2, r3
 8003a04:	43db      	mvns	r3, r3
 8003a06:	68fa      	ldr	r2, [r7, #12]
 8003a08:	4013      	ands	r3, r2
 8003a0a:	60fb      	str	r3, [r7, #12]
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	4a40      	ldr	r2, [pc, #256]	@ (8003b10 <HAL_GPIO_Init+0x2c0>)
 8003a10:	4293      	cmp	r3, r2
 8003a12:	d013      	beq.n	8003a3c <HAL_GPIO_Init+0x1ec>
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	4a3f      	ldr	r2, [pc, #252]	@ (8003b14 <HAL_GPIO_Init+0x2c4>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d00d      	beq.n	8003a38 <HAL_GPIO_Init+0x1e8>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	4a3e      	ldr	r2, [pc, #248]	@ (8003b18 <HAL_GPIO_Init+0x2c8>)
 8003a20:	4293      	cmp	r3, r2
 8003a22:	d007      	beq.n	8003a34 <HAL_GPIO_Init+0x1e4>
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	4a3d      	ldr	r2, [pc, #244]	@ (8003b1c <HAL_GPIO_Init+0x2cc>)
 8003a28:	4293      	cmp	r3, r2
 8003a2a:	d101      	bne.n	8003a30 <HAL_GPIO_Init+0x1e0>
 8003a2c:	2303      	movs	r3, #3
 8003a2e:	e006      	b.n	8003a3e <HAL_GPIO_Init+0x1ee>
 8003a30:	2304      	movs	r3, #4
 8003a32:	e004      	b.n	8003a3e <HAL_GPIO_Init+0x1ee>
 8003a34:	2302      	movs	r3, #2
 8003a36:	e002      	b.n	8003a3e <HAL_GPIO_Init+0x1ee>
 8003a38:	2301      	movs	r3, #1
 8003a3a:	e000      	b.n	8003a3e <HAL_GPIO_Init+0x1ee>
 8003a3c:	2300      	movs	r3, #0
 8003a3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003a40:	f002 0203 	and.w	r2, r2, #3
 8003a44:	0092      	lsls	r2, r2, #2
 8003a46:	4093      	lsls	r3, r2
 8003a48:	68fa      	ldr	r2, [r7, #12]
 8003a4a:	4313      	orrs	r3, r2
 8003a4c:	60fb      	str	r3, [r7, #12]
 8003a4e:	492f      	ldr	r1, [pc, #188]	@ (8003b0c <HAL_GPIO_Init+0x2bc>)
 8003a50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a52:	089b      	lsrs	r3, r3, #2
 8003a54:	3302      	adds	r3, #2
 8003a56:	68fa      	ldr	r2, [r7, #12]
 8003a58:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8003a5c:	683b      	ldr	r3, [r7, #0]
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d006      	beq.n	8003a76 <HAL_GPIO_Init+0x226>
 8003a68:	4b2d      	ldr	r3, [pc, #180]	@ (8003b20 <HAL_GPIO_Init+0x2d0>)
 8003a6a:	689a      	ldr	r2, [r3, #8]
 8003a6c:	492c      	ldr	r1, [pc, #176]	@ (8003b20 <HAL_GPIO_Init+0x2d0>)
 8003a6e:	69bb      	ldr	r3, [r7, #24]
 8003a70:	4313      	orrs	r3, r2
 8003a72:	608b      	str	r3, [r1, #8]
 8003a74:	e006      	b.n	8003a84 <HAL_GPIO_Init+0x234>
 8003a76:	4b2a      	ldr	r3, [pc, #168]	@ (8003b20 <HAL_GPIO_Init+0x2d0>)
 8003a78:	689a      	ldr	r2, [r3, #8]
 8003a7a:	69bb      	ldr	r3, [r7, #24]
 8003a7c:	43db      	mvns	r3, r3
 8003a7e:	4928      	ldr	r1, [pc, #160]	@ (8003b20 <HAL_GPIO_Init+0x2d0>)
 8003a80:	4013      	ands	r3, r2
 8003a82:	608b      	str	r3, [r1, #8]
 8003a84:	683b      	ldr	r3, [r7, #0]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d006      	beq.n	8003a9e <HAL_GPIO_Init+0x24e>
 8003a90:	4b23      	ldr	r3, [pc, #140]	@ (8003b20 <HAL_GPIO_Init+0x2d0>)
 8003a92:	68da      	ldr	r2, [r3, #12]
 8003a94:	4922      	ldr	r1, [pc, #136]	@ (8003b20 <HAL_GPIO_Init+0x2d0>)
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	60cb      	str	r3, [r1, #12]
 8003a9c:	e006      	b.n	8003aac <HAL_GPIO_Init+0x25c>
 8003a9e:	4b20      	ldr	r3, [pc, #128]	@ (8003b20 <HAL_GPIO_Init+0x2d0>)
 8003aa0:	68da      	ldr	r2, [r3, #12]
 8003aa2:	69bb      	ldr	r3, [r7, #24]
 8003aa4:	43db      	mvns	r3, r3
 8003aa6:	491e      	ldr	r1, [pc, #120]	@ (8003b20 <HAL_GPIO_Init+0x2d0>)
 8003aa8:	4013      	ands	r3, r2
 8003aaa:	60cb      	str	r3, [r1, #12]
 8003aac:	683b      	ldr	r3, [r7, #0]
 8003aae:	685b      	ldr	r3, [r3, #4]
 8003ab0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d006      	beq.n	8003ac6 <HAL_GPIO_Init+0x276>
 8003ab8:	4b19      	ldr	r3, [pc, #100]	@ (8003b20 <HAL_GPIO_Init+0x2d0>)
 8003aba:	685a      	ldr	r2, [r3, #4]
 8003abc:	4918      	ldr	r1, [pc, #96]	@ (8003b20 <HAL_GPIO_Init+0x2d0>)
 8003abe:	69bb      	ldr	r3, [r7, #24]
 8003ac0:	4313      	orrs	r3, r2
 8003ac2:	604b      	str	r3, [r1, #4]
 8003ac4:	e006      	b.n	8003ad4 <HAL_GPIO_Init+0x284>
 8003ac6:	4b16      	ldr	r3, [pc, #88]	@ (8003b20 <HAL_GPIO_Init+0x2d0>)
 8003ac8:	685a      	ldr	r2, [r3, #4]
 8003aca:	69bb      	ldr	r3, [r7, #24]
 8003acc:	43db      	mvns	r3, r3
 8003ace:	4914      	ldr	r1, [pc, #80]	@ (8003b20 <HAL_GPIO_Init+0x2d0>)
 8003ad0:	4013      	ands	r3, r2
 8003ad2:	604b      	str	r3, [r1, #4]
 8003ad4:	683b      	ldr	r3, [r7, #0]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003adc:	2b00      	cmp	r3, #0
 8003ade:	d021      	beq.n	8003b24 <HAL_GPIO_Init+0x2d4>
 8003ae0:	4b0f      	ldr	r3, [pc, #60]	@ (8003b20 <HAL_GPIO_Init+0x2d0>)
 8003ae2:	681a      	ldr	r2, [r3, #0]
 8003ae4:	490e      	ldr	r1, [pc, #56]	@ (8003b20 <HAL_GPIO_Init+0x2d0>)
 8003ae6:	69bb      	ldr	r3, [r7, #24]
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	600b      	str	r3, [r1, #0]
 8003aec:	e021      	b.n	8003b32 <HAL_GPIO_Init+0x2e2>
 8003aee:	bf00      	nop
 8003af0:	10320000 	.word	0x10320000
 8003af4:	10310000 	.word	0x10310000
 8003af8:	10220000 	.word	0x10220000
 8003afc:	10210000 	.word	0x10210000
 8003b00:	10120000 	.word	0x10120000
 8003b04:	10110000 	.word	0x10110000
 8003b08:	40021000 	.word	0x40021000
 8003b0c:	40010000 	.word	0x40010000
 8003b10:	40010800 	.word	0x40010800
 8003b14:	40010c00 	.word	0x40010c00
 8003b18:	40011000 	.word	0x40011000
 8003b1c:	40011400 	.word	0x40011400
 8003b20:	40010400 	.word	0x40010400
 8003b24:	4b0b      	ldr	r3, [pc, #44]	@ (8003b54 <HAL_GPIO_Init+0x304>)
 8003b26:	681a      	ldr	r2, [r3, #0]
 8003b28:	69bb      	ldr	r3, [r7, #24]
 8003b2a:	43db      	mvns	r3, r3
 8003b2c:	4909      	ldr	r1, [pc, #36]	@ (8003b54 <HAL_GPIO_Init+0x304>)
 8003b2e:	4013      	ands	r3, r2
 8003b30:	600b      	str	r3, [r1, #0]
 8003b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b34:	3301      	adds	r3, #1
 8003b36:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	681a      	ldr	r2, [r3, #0]
 8003b3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b3e:	fa22 f303 	lsr.w	r3, r2, r3
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	f47f ae8e 	bne.w	8003864 <HAL_GPIO_Init+0x14>
 8003b48:	bf00      	nop
 8003b4a:	bf00      	nop
 8003b4c:	372c      	adds	r7, #44	@ 0x2c
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	bc80      	pop	{r7}
 8003b52:	4770      	bx	lr
 8003b54:	40010400 	.word	0x40010400

08003b58 <HAL_RCC_OscConfig>:
 8003b58:	b580      	push	{r7, lr}
 8003b5a:	b086      	sub	sp, #24
 8003b5c:	af00      	add	r7, sp, #0
 8003b5e:	6078      	str	r0, [r7, #4]
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d101      	bne.n	8003b6a <HAL_RCC_OscConfig+0x12>
 8003b66:	2301      	movs	r3, #1
 8003b68:	e272      	b.n	8004050 <HAL_RCC_OscConfig+0x4f8>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f003 0301 	and.w	r3, r3, #1
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	f000 8087 	beq.w	8003c86 <HAL_RCC_OscConfig+0x12e>
 8003b78:	4b92      	ldr	r3, [pc, #584]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003b7a:	685b      	ldr	r3, [r3, #4]
 8003b7c:	f003 030c 	and.w	r3, r3, #12
 8003b80:	2b04      	cmp	r3, #4
 8003b82:	d00c      	beq.n	8003b9e <HAL_RCC_OscConfig+0x46>
 8003b84:	4b8f      	ldr	r3, [pc, #572]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	f003 030c 	and.w	r3, r3, #12
 8003b8c:	2b08      	cmp	r3, #8
 8003b8e:	d112      	bne.n	8003bb6 <HAL_RCC_OscConfig+0x5e>
 8003b90:	4b8c      	ldr	r3, [pc, #560]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003b9c:	d10b      	bne.n	8003bb6 <HAL_RCC_OscConfig+0x5e>
 8003b9e:	4b89      	ldr	r3, [pc, #548]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d06c      	beq.n	8003c84 <HAL_RCC_OscConfig+0x12c>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	685b      	ldr	r3, [r3, #4]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d168      	bne.n	8003c84 <HAL_RCC_OscConfig+0x12c>
 8003bb2:	2301      	movs	r3, #1
 8003bb4:	e24c      	b.n	8004050 <HAL_RCC_OscConfig+0x4f8>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003bbe:	d106      	bne.n	8003bce <HAL_RCC_OscConfig+0x76>
 8003bc0:	4b80      	ldr	r3, [pc, #512]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a7f      	ldr	r2, [pc, #508]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003bc6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003bca:	6013      	str	r3, [r2, #0]
 8003bcc:	e02e      	b.n	8003c2c <HAL_RCC_OscConfig+0xd4>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	685b      	ldr	r3, [r3, #4]
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d10c      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x98>
 8003bd6:	4b7b      	ldr	r3, [pc, #492]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a7a      	ldr	r2, [pc, #488]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003bdc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003be0:	6013      	str	r3, [r2, #0]
 8003be2:	4b78      	ldr	r3, [pc, #480]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a77      	ldr	r2, [pc, #476]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003be8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003bec:	6013      	str	r3, [r2, #0]
 8003bee:	e01d      	b.n	8003c2c <HAL_RCC_OscConfig+0xd4>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	685b      	ldr	r3, [r3, #4]
 8003bf4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003bf8:	d10c      	bne.n	8003c14 <HAL_RCC_OscConfig+0xbc>
 8003bfa:	4b72      	ldr	r3, [pc, #456]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a71      	ldr	r2, [pc, #452]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003c00:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003c04:	6013      	str	r3, [r2, #0]
 8003c06:	4b6f      	ldr	r3, [pc, #444]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	4a6e      	ldr	r2, [pc, #440]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003c0c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003c10:	6013      	str	r3, [r2, #0]
 8003c12:	e00b      	b.n	8003c2c <HAL_RCC_OscConfig+0xd4>
 8003c14:	4b6b      	ldr	r3, [pc, #428]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	4a6a      	ldr	r2, [pc, #424]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003c1a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003c1e:	6013      	str	r3, [r2, #0]
 8003c20:	4b68      	ldr	r3, [pc, #416]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4a67      	ldr	r2, [pc, #412]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003c26:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003c2a:	6013      	str	r3, [r2, #0]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d013      	beq.n	8003c5c <HAL_RCC_OscConfig+0x104>
 8003c34:	f7fe ffd8 	bl	8002be8 <HAL_GetTick>
 8003c38:	6138      	str	r0, [r7, #16]
 8003c3a:	e008      	b.n	8003c4e <HAL_RCC_OscConfig+0xf6>
 8003c3c:	f7fe ffd4 	bl	8002be8 <HAL_GetTick>
 8003c40:	4602      	mov	r2, r0
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	1ad3      	subs	r3, r2, r3
 8003c46:	2b64      	cmp	r3, #100	@ 0x64
 8003c48:	d901      	bls.n	8003c4e <HAL_RCC_OscConfig+0xf6>
 8003c4a:	2303      	movs	r3, #3
 8003c4c:	e200      	b.n	8004050 <HAL_RCC_OscConfig+0x4f8>
 8003c4e:	4b5d      	ldr	r3, [pc, #372]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c56:	2b00      	cmp	r3, #0
 8003c58:	d0f0      	beq.n	8003c3c <HAL_RCC_OscConfig+0xe4>
 8003c5a:	e014      	b.n	8003c86 <HAL_RCC_OscConfig+0x12e>
 8003c5c:	f7fe ffc4 	bl	8002be8 <HAL_GetTick>
 8003c60:	6138      	str	r0, [r7, #16]
 8003c62:	e008      	b.n	8003c76 <HAL_RCC_OscConfig+0x11e>
 8003c64:	f7fe ffc0 	bl	8002be8 <HAL_GetTick>
 8003c68:	4602      	mov	r2, r0
 8003c6a:	693b      	ldr	r3, [r7, #16]
 8003c6c:	1ad3      	subs	r3, r2, r3
 8003c6e:	2b64      	cmp	r3, #100	@ 0x64
 8003c70:	d901      	bls.n	8003c76 <HAL_RCC_OscConfig+0x11e>
 8003c72:	2303      	movs	r3, #3
 8003c74:	e1ec      	b.n	8004050 <HAL_RCC_OscConfig+0x4f8>
 8003c76:	4b53      	ldr	r3, [pc, #332]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d1f0      	bne.n	8003c64 <HAL_RCC_OscConfig+0x10c>
 8003c82:	e000      	b.n	8003c86 <HAL_RCC_OscConfig+0x12e>
 8003c84:	bf00      	nop
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f003 0302 	and.w	r3, r3, #2
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d063      	beq.n	8003d5a <HAL_RCC_OscConfig+0x202>
 8003c92:	4b4c      	ldr	r3, [pc, #304]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003c94:	685b      	ldr	r3, [r3, #4]
 8003c96:	f003 030c 	and.w	r3, r3, #12
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00b      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x15e>
 8003c9e:	4b49      	ldr	r3, [pc, #292]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	f003 030c 	and.w	r3, r3, #12
 8003ca6:	2b08      	cmp	r3, #8
 8003ca8:	d11c      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x18c>
 8003caa:	4b46      	ldr	r3, [pc, #280]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003cac:	685b      	ldr	r3, [r3, #4]
 8003cae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	d116      	bne.n	8003ce4 <HAL_RCC_OscConfig+0x18c>
 8003cb6:	4b43      	ldr	r3, [pc, #268]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	f003 0302 	and.w	r3, r3, #2
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d005      	beq.n	8003cce <HAL_RCC_OscConfig+0x176>
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	691b      	ldr	r3, [r3, #16]
 8003cc6:	2b01      	cmp	r3, #1
 8003cc8:	d001      	beq.n	8003cce <HAL_RCC_OscConfig+0x176>
 8003cca:	2301      	movs	r3, #1
 8003ccc:	e1c0      	b.n	8004050 <HAL_RCC_OscConfig+0x4f8>
 8003cce:	4b3d      	ldr	r3, [pc, #244]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	695b      	ldr	r3, [r3, #20]
 8003cda:	00db      	lsls	r3, r3, #3
 8003cdc:	4939      	ldr	r1, [pc, #228]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	600b      	str	r3, [r1, #0]
 8003ce2:	e03a      	b.n	8003d5a <HAL_RCC_OscConfig+0x202>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	691b      	ldr	r3, [r3, #16]
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d020      	beq.n	8003d2e <HAL_RCC_OscConfig+0x1d6>
 8003cec:	4b36      	ldr	r3, [pc, #216]	@ (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003cee:	2201      	movs	r2, #1
 8003cf0:	601a      	str	r2, [r3, #0]
 8003cf2:	f7fe ff79 	bl	8002be8 <HAL_GetTick>
 8003cf6:	6138      	str	r0, [r7, #16]
 8003cf8:	e008      	b.n	8003d0c <HAL_RCC_OscConfig+0x1b4>
 8003cfa:	f7fe ff75 	bl	8002be8 <HAL_GetTick>
 8003cfe:	4602      	mov	r2, r0
 8003d00:	693b      	ldr	r3, [r7, #16]
 8003d02:	1ad3      	subs	r3, r2, r3
 8003d04:	2b02      	cmp	r3, #2
 8003d06:	d901      	bls.n	8003d0c <HAL_RCC_OscConfig+0x1b4>
 8003d08:	2303      	movs	r3, #3
 8003d0a:	e1a1      	b.n	8004050 <HAL_RCC_OscConfig+0x4f8>
 8003d0c:	4b2d      	ldr	r3, [pc, #180]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f003 0302 	and.w	r3, r3, #2
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d0f0      	beq.n	8003cfa <HAL_RCC_OscConfig+0x1a2>
 8003d18:	4b2a      	ldr	r3, [pc, #168]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	695b      	ldr	r3, [r3, #20]
 8003d24:	00db      	lsls	r3, r3, #3
 8003d26:	4927      	ldr	r1, [pc, #156]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003d28:	4313      	orrs	r3, r2
 8003d2a:	600b      	str	r3, [r1, #0]
 8003d2c:	e015      	b.n	8003d5a <HAL_RCC_OscConfig+0x202>
 8003d2e:	4b26      	ldr	r3, [pc, #152]	@ (8003dc8 <HAL_RCC_OscConfig+0x270>)
 8003d30:	2200      	movs	r2, #0
 8003d32:	601a      	str	r2, [r3, #0]
 8003d34:	f7fe ff58 	bl	8002be8 <HAL_GetTick>
 8003d38:	6138      	str	r0, [r7, #16]
 8003d3a:	e008      	b.n	8003d4e <HAL_RCC_OscConfig+0x1f6>
 8003d3c:	f7fe ff54 	bl	8002be8 <HAL_GetTick>
 8003d40:	4602      	mov	r2, r0
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	1ad3      	subs	r3, r2, r3
 8003d46:	2b02      	cmp	r3, #2
 8003d48:	d901      	bls.n	8003d4e <HAL_RCC_OscConfig+0x1f6>
 8003d4a:	2303      	movs	r3, #3
 8003d4c:	e180      	b.n	8004050 <HAL_RCC_OscConfig+0x4f8>
 8003d4e:	4b1d      	ldr	r3, [pc, #116]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f003 0302 	and.w	r3, r3, #2
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d1f0      	bne.n	8003d3c <HAL_RCC_OscConfig+0x1e4>
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	f003 0308 	and.w	r3, r3, #8
 8003d62:	2b00      	cmp	r3, #0
 8003d64:	d03a      	beq.n	8003ddc <HAL_RCC_OscConfig+0x284>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	699b      	ldr	r3, [r3, #24]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d019      	beq.n	8003da2 <HAL_RCC_OscConfig+0x24a>
 8003d6e:	4b17      	ldr	r3, [pc, #92]	@ (8003dcc <HAL_RCC_OscConfig+0x274>)
 8003d70:	2201      	movs	r2, #1
 8003d72:	601a      	str	r2, [r3, #0]
 8003d74:	f7fe ff38 	bl	8002be8 <HAL_GetTick>
 8003d78:	6138      	str	r0, [r7, #16]
 8003d7a:	e008      	b.n	8003d8e <HAL_RCC_OscConfig+0x236>
 8003d7c:	f7fe ff34 	bl	8002be8 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d901      	bls.n	8003d8e <HAL_RCC_OscConfig+0x236>
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e160      	b.n	8004050 <HAL_RCC_OscConfig+0x4f8>
 8003d8e:	4b0d      	ldr	r3, [pc, #52]	@ (8003dc4 <HAL_RCC_OscConfig+0x26c>)
 8003d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d92:	f003 0302 	and.w	r3, r3, #2
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d0f0      	beq.n	8003d7c <HAL_RCC_OscConfig+0x224>
 8003d9a:	2001      	movs	r0, #1
 8003d9c:	f000 fad0 	bl	8004340 <RCC_Delay>
 8003da0:	e01c      	b.n	8003ddc <HAL_RCC_OscConfig+0x284>
 8003da2:	4b0a      	ldr	r3, [pc, #40]	@ (8003dcc <HAL_RCC_OscConfig+0x274>)
 8003da4:	2200      	movs	r2, #0
 8003da6:	601a      	str	r2, [r3, #0]
 8003da8:	f7fe ff1e 	bl	8002be8 <HAL_GetTick>
 8003dac:	6138      	str	r0, [r7, #16]
 8003dae:	e00f      	b.n	8003dd0 <HAL_RCC_OscConfig+0x278>
 8003db0:	f7fe ff1a 	bl	8002be8 <HAL_GetTick>
 8003db4:	4602      	mov	r2, r0
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	1ad3      	subs	r3, r2, r3
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d908      	bls.n	8003dd0 <HAL_RCC_OscConfig+0x278>
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	e146      	b.n	8004050 <HAL_RCC_OscConfig+0x4f8>
 8003dc2:	bf00      	nop
 8003dc4:	40021000 	.word	0x40021000
 8003dc8:	42420000 	.word	0x42420000
 8003dcc:	42420480 	.word	0x42420480
 8003dd0:	4b92      	ldr	r3, [pc, #584]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003dd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dd4:	f003 0302 	and.w	r3, r3, #2
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d1e9      	bne.n	8003db0 <HAL_RCC_OscConfig+0x258>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	f003 0304 	and.w	r3, r3, #4
 8003de4:	2b00      	cmp	r3, #0
 8003de6:	f000 80a6 	beq.w	8003f36 <HAL_RCC_OscConfig+0x3de>
 8003dea:	2300      	movs	r3, #0
 8003dec:	75fb      	strb	r3, [r7, #23]
 8003dee:	4b8b      	ldr	r3, [pc, #556]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003df0:	69db      	ldr	r3, [r3, #28]
 8003df2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d10d      	bne.n	8003e16 <HAL_RCC_OscConfig+0x2be>
 8003dfa:	4b88      	ldr	r3, [pc, #544]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003dfc:	69db      	ldr	r3, [r3, #28]
 8003dfe:	4a87      	ldr	r2, [pc, #540]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003e00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e04:	61d3      	str	r3, [r2, #28]
 8003e06:	4b85      	ldr	r3, [pc, #532]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003e08:	69db      	ldr	r3, [r3, #28]
 8003e0a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003e0e:	60bb      	str	r3, [r7, #8]
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	2301      	movs	r3, #1
 8003e14:	75fb      	strb	r3, [r7, #23]
 8003e16:	4b82      	ldr	r3, [pc, #520]	@ (8004020 <HAL_RCC_OscConfig+0x4c8>)
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d118      	bne.n	8003e54 <HAL_RCC_OscConfig+0x2fc>
 8003e22:	4b7f      	ldr	r3, [pc, #508]	@ (8004020 <HAL_RCC_OscConfig+0x4c8>)
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a7e      	ldr	r2, [pc, #504]	@ (8004020 <HAL_RCC_OscConfig+0x4c8>)
 8003e28:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003e2c:	6013      	str	r3, [r2, #0]
 8003e2e:	f7fe fedb 	bl	8002be8 <HAL_GetTick>
 8003e32:	6138      	str	r0, [r7, #16]
 8003e34:	e008      	b.n	8003e48 <HAL_RCC_OscConfig+0x2f0>
 8003e36:	f7fe fed7 	bl	8002be8 <HAL_GetTick>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	693b      	ldr	r3, [r7, #16]
 8003e3e:	1ad3      	subs	r3, r2, r3
 8003e40:	2b64      	cmp	r3, #100	@ 0x64
 8003e42:	d901      	bls.n	8003e48 <HAL_RCC_OscConfig+0x2f0>
 8003e44:	2303      	movs	r3, #3
 8003e46:	e103      	b.n	8004050 <HAL_RCC_OscConfig+0x4f8>
 8003e48:	4b75      	ldr	r3, [pc, #468]	@ (8004020 <HAL_RCC_OscConfig+0x4c8>)
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e50:	2b00      	cmp	r3, #0
 8003e52:	d0f0      	beq.n	8003e36 <HAL_RCC_OscConfig+0x2de>
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d106      	bne.n	8003e6a <HAL_RCC_OscConfig+0x312>
 8003e5c:	4b6f      	ldr	r3, [pc, #444]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003e5e:	6a1b      	ldr	r3, [r3, #32]
 8003e60:	4a6e      	ldr	r2, [pc, #440]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003e62:	f043 0301 	orr.w	r3, r3, #1
 8003e66:	6213      	str	r3, [r2, #32]
 8003e68:	e02d      	b.n	8003ec6 <HAL_RCC_OscConfig+0x36e>
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	68db      	ldr	r3, [r3, #12]
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	d10c      	bne.n	8003e8c <HAL_RCC_OscConfig+0x334>
 8003e72:	4b6a      	ldr	r3, [pc, #424]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003e74:	6a1b      	ldr	r3, [r3, #32]
 8003e76:	4a69      	ldr	r2, [pc, #420]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003e78:	f023 0301 	bic.w	r3, r3, #1
 8003e7c:	6213      	str	r3, [r2, #32]
 8003e7e:	4b67      	ldr	r3, [pc, #412]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003e80:	6a1b      	ldr	r3, [r3, #32]
 8003e82:	4a66      	ldr	r2, [pc, #408]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003e84:	f023 0304 	bic.w	r3, r3, #4
 8003e88:	6213      	str	r3, [r2, #32]
 8003e8a:	e01c      	b.n	8003ec6 <HAL_RCC_OscConfig+0x36e>
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	2b05      	cmp	r3, #5
 8003e92:	d10c      	bne.n	8003eae <HAL_RCC_OscConfig+0x356>
 8003e94:	4b61      	ldr	r3, [pc, #388]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003e96:	6a1b      	ldr	r3, [r3, #32]
 8003e98:	4a60      	ldr	r2, [pc, #384]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003e9a:	f043 0304 	orr.w	r3, r3, #4
 8003e9e:	6213      	str	r3, [r2, #32]
 8003ea0:	4b5e      	ldr	r3, [pc, #376]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003ea2:	6a1b      	ldr	r3, [r3, #32]
 8003ea4:	4a5d      	ldr	r2, [pc, #372]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003ea6:	f043 0301 	orr.w	r3, r3, #1
 8003eaa:	6213      	str	r3, [r2, #32]
 8003eac:	e00b      	b.n	8003ec6 <HAL_RCC_OscConfig+0x36e>
 8003eae:	4b5b      	ldr	r3, [pc, #364]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003eb0:	6a1b      	ldr	r3, [r3, #32]
 8003eb2:	4a5a      	ldr	r2, [pc, #360]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003eb4:	f023 0301 	bic.w	r3, r3, #1
 8003eb8:	6213      	str	r3, [r2, #32]
 8003eba:	4b58      	ldr	r3, [pc, #352]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003ebc:	6a1b      	ldr	r3, [r3, #32]
 8003ebe:	4a57      	ldr	r2, [pc, #348]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003ec0:	f023 0304 	bic.w	r3, r3, #4
 8003ec4:	6213      	str	r3, [r2, #32]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	68db      	ldr	r3, [r3, #12]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d015      	beq.n	8003efa <HAL_RCC_OscConfig+0x3a2>
 8003ece:	f7fe fe8b 	bl	8002be8 <HAL_GetTick>
 8003ed2:	6138      	str	r0, [r7, #16]
 8003ed4:	e00a      	b.n	8003eec <HAL_RCC_OscConfig+0x394>
 8003ed6:	f7fe fe87 	bl	8002be8 <HAL_GetTick>
 8003eda:	4602      	mov	r2, r0
 8003edc:	693b      	ldr	r3, [r7, #16]
 8003ede:	1ad3      	subs	r3, r2, r3
 8003ee0:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ee4:	4293      	cmp	r3, r2
 8003ee6:	d901      	bls.n	8003eec <HAL_RCC_OscConfig+0x394>
 8003ee8:	2303      	movs	r3, #3
 8003eea:	e0b1      	b.n	8004050 <HAL_RCC_OscConfig+0x4f8>
 8003eec:	4b4b      	ldr	r3, [pc, #300]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003eee:	6a1b      	ldr	r3, [r3, #32]
 8003ef0:	f003 0302 	and.w	r3, r3, #2
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d0ee      	beq.n	8003ed6 <HAL_RCC_OscConfig+0x37e>
 8003ef8:	e014      	b.n	8003f24 <HAL_RCC_OscConfig+0x3cc>
 8003efa:	f7fe fe75 	bl	8002be8 <HAL_GetTick>
 8003efe:	6138      	str	r0, [r7, #16]
 8003f00:	e00a      	b.n	8003f18 <HAL_RCC_OscConfig+0x3c0>
 8003f02:	f7fe fe71 	bl	8002be8 <HAL_GetTick>
 8003f06:	4602      	mov	r2, r0
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	1ad3      	subs	r3, r2, r3
 8003f0c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f10:	4293      	cmp	r3, r2
 8003f12:	d901      	bls.n	8003f18 <HAL_RCC_OscConfig+0x3c0>
 8003f14:	2303      	movs	r3, #3
 8003f16:	e09b      	b.n	8004050 <HAL_RCC_OscConfig+0x4f8>
 8003f18:	4b40      	ldr	r3, [pc, #256]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003f1a:	6a1b      	ldr	r3, [r3, #32]
 8003f1c:	f003 0302 	and.w	r3, r3, #2
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d1ee      	bne.n	8003f02 <HAL_RCC_OscConfig+0x3aa>
 8003f24:	7dfb      	ldrb	r3, [r7, #23]
 8003f26:	2b01      	cmp	r3, #1
 8003f28:	d105      	bne.n	8003f36 <HAL_RCC_OscConfig+0x3de>
 8003f2a:	4b3c      	ldr	r3, [pc, #240]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003f2c:	69db      	ldr	r3, [r3, #28]
 8003f2e:	4a3b      	ldr	r2, [pc, #236]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003f30:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003f34:	61d3      	str	r3, [r2, #28]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	69db      	ldr	r3, [r3, #28]
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	f000 8087 	beq.w	800404e <HAL_RCC_OscConfig+0x4f6>
 8003f40:	4b36      	ldr	r3, [pc, #216]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003f42:	685b      	ldr	r3, [r3, #4]
 8003f44:	f003 030c 	and.w	r3, r3, #12
 8003f48:	2b08      	cmp	r3, #8
 8003f4a:	d061      	beq.n	8004010 <HAL_RCC_OscConfig+0x4b8>
 8003f4c:	687b      	ldr	r3, [r7, #4]
 8003f4e:	69db      	ldr	r3, [r3, #28]
 8003f50:	2b02      	cmp	r3, #2
 8003f52:	d146      	bne.n	8003fe2 <HAL_RCC_OscConfig+0x48a>
 8003f54:	4b33      	ldr	r3, [pc, #204]	@ (8004024 <HAL_RCC_OscConfig+0x4cc>)
 8003f56:	2200      	movs	r2, #0
 8003f58:	601a      	str	r2, [r3, #0]
 8003f5a:	f7fe fe45 	bl	8002be8 <HAL_GetTick>
 8003f5e:	6138      	str	r0, [r7, #16]
 8003f60:	e008      	b.n	8003f74 <HAL_RCC_OscConfig+0x41c>
 8003f62:	f7fe fe41 	bl	8002be8 <HAL_GetTick>
 8003f66:	4602      	mov	r2, r0
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	2b02      	cmp	r3, #2
 8003f6e:	d901      	bls.n	8003f74 <HAL_RCC_OscConfig+0x41c>
 8003f70:	2303      	movs	r3, #3
 8003f72:	e06d      	b.n	8004050 <HAL_RCC_OscConfig+0x4f8>
 8003f74:	4b29      	ldr	r3, [pc, #164]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d1f0      	bne.n	8003f62 <HAL_RCC_OscConfig+0x40a>
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6a1b      	ldr	r3, [r3, #32]
 8003f84:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f88:	d108      	bne.n	8003f9c <HAL_RCC_OscConfig+0x444>
 8003f8a:	4b24      	ldr	r3, [pc, #144]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	689b      	ldr	r3, [r3, #8]
 8003f96:	4921      	ldr	r1, [pc, #132]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	604b      	str	r3, [r1, #4]
 8003f9c:	4b1f      	ldr	r3, [pc, #124]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003f9e:	685b      	ldr	r3, [r3, #4]
 8003fa0:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	6a19      	ldr	r1, [r3, #32]
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fac:	430b      	orrs	r3, r1
 8003fae:	491b      	ldr	r1, [pc, #108]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003fb0:	4313      	orrs	r3, r2
 8003fb2:	604b      	str	r3, [r1, #4]
 8003fb4:	4b1b      	ldr	r3, [pc, #108]	@ (8004024 <HAL_RCC_OscConfig+0x4cc>)
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	601a      	str	r2, [r3, #0]
 8003fba:	f7fe fe15 	bl	8002be8 <HAL_GetTick>
 8003fbe:	6138      	str	r0, [r7, #16]
 8003fc0:	e008      	b.n	8003fd4 <HAL_RCC_OscConfig+0x47c>
 8003fc2:	f7fe fe11 	bl	8002be8 <HAL_GetTick>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	1ad3      	subs	r3, r2, r3
 8003fcc:	2b02      	cmp	r3, #2
 8003fce:	d901      	bls.n	8003fd4 <HAL_RCC_OscConfig+0x47c>
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	e03d      	b.n	8004050 <HAL_RCC_OscConfig+0x4f8>
 8003fd4:	4b11      	ldr	r3, [pc, #68]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d0f0      	beq.n	8003fc2 <HAL_RCC_OscConfig+0x46a>
 8003fe0:	e035      	b.n	800404e <HAL_RCC_OscConfig+0x4f6>
 8003fe2:	4b10      	ldr	r3, [pc, #64]	@ (8004024 <HAL_RCC_OscConfig+0x4cc>)
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	601a      	str	r2, [r3, #0]
 8003fe8:	f7fe fdfe 	bl	8002be8 <HAL_GetTick>
 8003fec:	6138      	str	r0, [r7, #16]
 8003fee:	e008      	b.n	8004002 <HAL_RCC_OscConfig+0x4aa>
 8003ff0:	f7fe fdfa 	bl	8002be8 <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	2b02      	cmp	r3, #2
 8003ffc:	d901      	bls.n	8004002 <HAL_RCC_OscConfig+0x4aa>
 8003ffe:	2303      	movs	r3, #3
 8004000:	e026      	b.n	8004050 <HAL_RCC_OscConfig+0x4f8>
 8004002:	4b06      	ldr	r3, [pc, #24]	@ (800401c <HAL_RCC_OscConfig+0x4c4>)
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800400a:	2b00      	cmp	r3, #0
 800400c:	d1f0      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x498>
 800400e:	e01e      	b.n	800404e <HAL_RCC_OscConfig+0x4f6>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	69db      	ldr	r3, [r3, #28]
 8004014:	2b01      	cmp	r3, #1
 8004016:	d107      	bne.n	8004028 <HAL_RCC_OscConfig+0x4d0>
 8004018:	2301      	movs	r3, #1
 800401a:	e019      	b.n	8004050 <HAL_RCC_OscConfig+0x4f8>
 800401c:	40021000 	.word	0x40021000
 8004020:	40007000 	.word	0x40007000
 8004024:	42420060 	.word	0x42420060
 8004028:	4b0b      	ldr	r3, [pc, #44]	@ (8004058 <HAL_RCC_OscConfig+0x500>)
 800402a:	685b      	ldr	r3, [r3, #4]
 800402c:	60fb      	str	r3, [r7, #12]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	6a1b      	ldr	r3, [r3, #32]
 8004038:	429a      	cmp	r2, r3
 800403a:	d106      	bne.n	800404a <HAL_RCC_OscConfig+0x4f2>
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004046:	429a      	cmp	r2, r3
 8004048:	d001      	beq.n	800404e <HAL_RCC_OscConfig+0x4f6>
 800404a:	2301      	movs	r3, #1
 800404c:	e000      	b.n	8004050 <HAL_RCC_OscConfig+0x4f8>
 800404e:	2300      	movs	r3, #0
 8004050:	4618      	mov	r0, r3
 8004052:	3718      	adds	r7, #24
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}
 8004058:	40021000 	.word	0x40021000

0800405c <HAL_RCC_ClockConfig>:
 800405c:	b580      	push	{r7, lr}
 800405e:	b084      	sub	sp, #16
 8004060:	af00      	add	r7, sp, #0
 8004062:	6078      	str	r0, [r7, #4]
 8004064:	6039      	str	r1, [r7, #0]
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2b00      	cmp	r3, #0
 800406a:	d101      	bne.n	8004070 <HAL_RCC_ClockConfig+0x14>
 800406c:	2301      	movs	r3, #1
 800406e:	e0d0      	b.n	8004212 <HAL_RCC_ClockConfig+0x1b6>
 8004070:	4b6a      	ldr	r3, [pc, #424]	@ (800421c <HAL_RCC_ClockConfig+0x1c0>)
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f003 0307 	and.w	r3, r3, #7
 8004078:	683a      	ldr	r2, [r7, #0]
 800407a:	429a      	cmp	r2, r3
 800407c:	d910      	bls.n	80040a0 <HAL_RCC_ClockConfig+0x44>
 800407e:	4b67      	ldr	r3, [pc, #412]	@ (800421c <HAL_RCC_ClockConfig+0x1c0>)
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	f023 0207 	bic.w	r2, r3, #7
 8004086:	4965      	ldr	r1, [pc, #404]	@ (800421c <HAL_RCC_ClockConfig+0x1c0>)
 8004088:	683b      	ldr	r3, [r7, #0]
 800408a:	4313      	orrs	r3, r2
 800408c:	600b      	str	r3, [r1, #0]
 800408e:	4b63      	ldr	r3, [pc, #396]	@ (800421c <HAL_RCC_ClockConfig+0x1c0>)
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	f003 0307 	and.w	r3, r3, #7
 8004096:	683a      	ldr	r2, [r7, #0]
 8004098:	429a      	cmp	r2, r3
 800409a:	d001      	beq.n	80040a0 <HAL_RCC_ClockConfig+0x44>
 800409c:	2301      	movs	r3, #1
 800409e:	e0b8      	b.n	8004212 <HAL_RCC_ClockConfig+0x1b6>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	f003 0302 	and.w	r3, r3, #2
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d020      	beq.n	80040ee <HAL_RCC_ClockConfig+0x92>
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	f003 0304 	and.w	r3, r3, #4
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d005      	beq.n	80040c4 <HAL_RCC_ClockConfig+0x68>
 80040b8:	4b59      	ldr	r3, [pc, #356]	@ (8004220 <HAL_RCC_ClockConfig+0x1c4>)
 80040ba:	685b      	ldr	r3, [r3, #4]
 80040bc:	4a58      	ldr	r2, [pc, #352]	@ (8004220 <HAL_RCC_ClockConfig+0x1c4>)
 80040be:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80040c2:	6053      	str	r3, [r2, #4]
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	f003 0308 	and.w	r3, r3, #8
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d005      	beq.n	80040dc <HAL_RCC_ClockConfig+0x80>
 80040d0:	4b53      	ldr	r3, [pc, #332]	@ (8004220 <HAL_RCC_ClockConfig+0x1c4>)
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	4a52      	ldr	r2, [pc, #328]	@ (8004220 <HAL_RCC_ClockConfig+0x1c4>)
 80040d6:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 80040da:	6053      	str	r3, [r2, #4]
 80040dc:	4b50      	ldr	r3, [pc, #320]	@ (8004220 <HAL_RCC_ClockConfig+0x1c4>)
 80040de:	685b      	ldr	r3, [r3, #4]
 80040e0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	689b      	ldr	r3, [r3, #8]
 80040e8:	494d      	ldr	r1, [pc, #308]	@ (8004220 <HAL_RCC_ClockConfig+0x1c4>)
 80040ea:	4313      	orrs	r3, r2
 80040ec:	604b      	str	r3, [r1, #4]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f003 0301 	and.w	r3, r3, #1
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d040      	beq.n	800417c <HAL_RCC_ClockConfig+0x120>
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	685b      	ldr	r3, [r3, #4]
 80040fe:	2b01      	cmp	r3, #1
 8004100:	d107      	bne.n	8004112 <HAL_RCC_ClockConfig+0xb6>
 8004102:	4b47      	ldr	r3, [pc, #284]	@ (8004220 <HAL_RCC_ClockConfig+0x1c4>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800410a:	2b00      	cmp	r3, #0
 800410c:	d115      	bne.n	800413a <HAL_RCC_ClockConfig+0xde>
 800410e:	2301      	movs	r3, #1
 8004110:	e07f      	b.n	8004212 <HAL_RCC_ClockConfig+0x1b6>
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	685b      	ldr	r3, [r3, #4]
 8004116:	2b02      	cmp	r3, #2
 8004118:	d107      	bne.n	800412a <HAL_RCC_ClockConfig+0xce>
 800411a:	4b41      	ldr	r3, [pc, #260]	@ (8004220 <HAL_RCC_ClockConfig+0x1c4>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d109      	bne.n	800413a <HAL_RCC_ClockConfig+0xde>
 8004126:	2301      	movs	r3, #1
 8004128:	e073      	b.n	8004212 <HAL_RCC_ClockConfig+0x1b6>
 800412a:	4b3d      	ldr	r3, [pc, #244]	@ (8004220 <HAL_RCC_ClockConfig+0x1c4>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 0302 	and.w	r3, r3, #2
 8004132:	2b00      	cmp	r3, #0
 8004134:	d101      	bne.n	800413a <HAL_RCC_ClockConfig+0xde>
 8004136:	2301      	movs	r3, #1
 8004138:	e06b      	b.n	8004212 <HAL_RCC_ClockConfig+0x1b6>
 800413a:	4b39      	ldr	r3, [pc, #228]	@ (8004220 <HAL_RCC_ClockConfig+0x1c4>)
 800413c:	685b      	ldr	r3, [r3, #4]
 800413e:	f023 0203 	bic.w	r2, r3, #3
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	685b      	ldr	r3, [r3, #4]
 8004146:	4936      	ldr	r1, [pc, #216]	@ (8004220 <HAL_RCC_ClockConfig+0x1c4>)
 8004148:	4313      	orrs	r3, r2
 800414a:	604b      	str	r3, [r1, #4]
 800414c:	f7fe fd4c 	bl	8002be8 <HAL_GetTick>
 8004150:	60f8      	str	r0, [r7, #12]
 8004152:	e00a      	b.n	800416a <HAL_RCC_ClockConfig+0x10e>
 8004154:	f7fe fd48 	bl	8002be8 <HAL_GetTick>
 8004158:	4602      	mov	r2, r0
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	1ad3      	subs	r3, r2, r3
 800415e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004162:	4293      	cmp	r3, r2
 8004164:	d901      	bls.n	800416a <HAL_RCC_ClockConfig+0x10e>
 8004166:	2303      	movs	r3, #3
 8004168:	e053      	b.n	8004212 <HAL_RCC_ClockConfig+0x1b6>
 800416a:	4b2d      	ldr	r3, [pc, #180]	@ (8004220 <HAL_RCC_ClockConfig+0x1c4>)
 800416c:	685b      	ldr	r3, [r3, #4]
 800416e:	f003 020c 	and.w	r2, r3, #12
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	685b      	ldr	r3, [r3, #4]
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	429a      	cmp	r2, r3
 800417a:	d1eb      	bne.n	8004154 <HAL_RCC_ClockConfig+0xf8>
 800417c:	4b27      	ldr	r3, [pc, #156]	@ (800421c <HAL_RCC_ClockConfig+0x1c0>)
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	f003 0307 	and.w	r3, r3, #7
 8004184:	683a      	ldr	r2, [r7, #0]
 8004186:	429a      	cmp	r2, r3
 8004188:	d210      	bcs.n	80041ac <HAL_RCC_ClockConfig+0x150>
 800418a:	4b24      	ldr	r3, [pc, #144]	@ (800421c <HAL_RCC_ClockConfig+0x1c0>)
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	f023 0207 	bic.w	r2, r3, #7
 8004192:	4922      	ldr	r1, [pc, #136]	@ (800421c <HAL_RCC_ClockConfig+0x1c0>)
 8004194:	683b      	ldr	r3, [r7, #0]
 8004196:	4313      	orrs	r3, r2
 8004198:	600b      	str	r3, [r1, #0]
 800419a:	4b20      	ldr	r3, [pc, #128]	@ (800421c <HAL_RCC_ClockConfig+0x1c0>)
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 0307 	and.w	r3, r3, #7
 80041a2:	683a      	ldr	r2, [r7, #0]
 80041a4:	429a      	cmp	r2, r3
 80041a6:	d001      	beq.n	80041ac <HAL_RCC_ClockConfig+0x150>
 80041a8:	2301      	movs	r3, #1
 80041aa:	e032      	b.n	8004212 <HAL_RCC_ClockConfig+0x1b6>
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0304 	and.w	r3, r3, #4
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d008      	beq.n	80041ca <HAL_RCC_ClockConfig+0x16e>
 80041b8:	4b19      	ldr	r3, [pc, #100]	@ (8004220 <HAL_RCC_ClockConfig+0x1c4>)
 80041ba:	685b      	ldr	r3, [r3, #4]
 80041bc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	68db      	ldr	r3, [r3, #12]
 80041c4:	4916      	ldr	r1, [pc, #88]	@ (8004220 <HAL_RCC_ClockConfig+0x1c4>)
 80041c6:	4313      	orrs	r3, r2
 80041c8:	604b      	str	r3, [r1, #4]
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	681b      	ldr	r3, [r3, #0]
 80041ce:	f003 0308 	and.w	r3, r3, #8
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d009      	beq.n	80041ea <HAL_RCC_ClockConfig+0x18e>
 80041d6:	4b12      	ldr	r3, [pc, #72]	@ (8004220 <HAL_RCC_ClockConfig+0x1c4>)
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	691b      	ldr	r3, [r3, #16]
 80041e2:	00db      	lsls	r3, r3, #3
 80041e4:	490e      	ldr	r1, [pc, #56]	@ (8004220 <HAL_RCC_ClockConfig+0x1c4>)
 80041e6:	4313      	orrs	r3, r2
 80041e8:	604b      	str	r3, [r1, #4]
 80041ea:	f000 f821 	bl	8004230 <HAL_RCC_GetSysClockFreq>
 80041ee:	4602      	mov	r2, r0
 80041f0:	4b0b      	ldr	r3, [pc, #44]	@ (8004220 <HAL_RCC_ClockConfig+0x1c4>)
 80041f2:	685b      	ldr	r3, [r3, #4]
 80041f4:	091b      	lsrs	r3, r3, #4
 80041f6:	f003 030f 	and.w	r3, r3, #15
 80041fa:	490a      	ldr	r1, [pc, #40]	@ (8004224 <HAL_RCC_ClockConfig+0x1c8>)
 80041fc:	5ccb      	ldrb	r3, [r1, r3]
 80041fe:	fa22 f303 	lsr.w	r3, r2, r3
 8004202:	4a09      	ldr	r2, [pc, #36]	@ (8004228 <HAL_RCC_ClockConfig+0x1cc>)
 8004204:	6013      	str	r3, [r2, #0]
 8004206:	4b09      	ldr	r3, [pc, #36]	@ (800422c <HAL_RCC_ClockConfig+0x1d0>)
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	4618      	mov	r0, r3
 800420c:	f7fe fcaa 	bl	8002b64 <HAL_InitTick>
 8004210:	2300      	movs	r3, #0
 8004212:	4618      	mov	r0, r3
 8004214:	3710      	adds	r7, #16
 8004216:	46bd      	mov	sp, r7
 8004218:	bd80      	pop	{r7, pc}
 800421a:	bf00      	nop
 800421c:	40022000 	.word	0x40022000
 8004220:	40021000 	.word	0x40021000
 8004224:	08008300 	.word	0x08008300
 8004228:	20000000 	.word	0x20000000
 800422c:	20000004 	.word	0x20000004

08004230 <HAL_RCC_GetSysClockFreq>:
 8004230:	b480      	push	{r7}
 8004232:	b087      	sub	sp, #28
 8004234:	af00      	add	r7, sp, #0
 8004236:	2300      	movs	r3, #0
 8004238:	60fb      	str	r3, [r7, #12]
 800423a:	2300      	movs	r3, #0
 800423c:	60bb      	str	r3, [r7, #8]
 800423e:	2300      	movs	r3, #0
 8004240:	617b      	str	r3, [r7, #20]
 8004242:	2300      	movs	r3, #0
 8004244:	607b      	str	r3, [r7, #4]
 8004246:	2300      	movs	r3, #0
 8004248:	613b      	str	r3, [r7, #16]
 800424a:	4b1e      	ldr	r3, [pc, #120]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x94>)
 800424c:	685b      	ldr	r3, [r3, #4]
 800424e:	60fb      	str	r3, [r7, #12]
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	f003 030c 	and.w	r3, r3, #12
 8004256:	2b04      	cmp	r3, #4
 8004258:	d002      	beq.n	8004260 <HAL_RCC_GetSysClockFreq+0x30>
 800425a:	2b08      	cmp	r3, #8
 800425c:	d003      	beq.n	8004266 <HAL_RCC_GetSysClockFreq+0x36>
 800425e:	e027      	b.n	80042b0 <HAL_RCC_GetSysClockFreq+0x80>
 8004260:	4b19      	ldr	r3, [pc, #100]	@ (80042c8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004262:	613b      	str	r3, [r7, #16]
 8004264:	e027      	b.n	80042b6 <HAL_RCC_GetSysClockFreq+0x86>
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	0c9b      	lsrs	r3, r3, #18
 800426a:	f003 030f 	and.w	r3, r3, #15
 800426e:	4a17      	ldr	r2, [pc, #92]	@ (80042cc <HAL_RCC_GetSysClockFreq+0x9c>)
 8004270:	5cd3      	ldrb	r3, [r2, r3]
 8004272:	607b      	str	r3, [r7, #4]
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800427a:	2b00      	cmp	r3, #0
 800427c:	d010      	beq.n	80042a0 <HAL_RCC_GetSysClockFreq+0x70>
 800427e:	4b11      	ldr	r3, [pc, #68]	@ (80042c4 <HAL_RCC_GetSysClockFreq+0x94>)
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	0c5b      	lsrs	r3, r3, #17
 8004284:	f003 0301 	and.w	r3, r3, #1
 8004288:	4a11      	ldr	r2, [pc, #68]	@ (80042d0 <HAL_RCC_GetSysClockFreq+0xa0>)
 800428a:	5cd3      	ldrb	r3, [r2, r3]
 800428c:	60bb      	str	r3, [r7, #8]
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	4a0d      	ldr	r2, [pc, #52]	@ (80042c8 <HAL_RCC_GetSysClockFreq+0x98>)
 8004292:	fb03 f202 	mul.w	r2, r3, r2
 8004296:	68bb      	ldr	r3, [r7, #8]
 8004298:	fbb2 f3f3 	udiv	r3, r2, r3
 800429c:	617b      	str	r3, [r7, #20]
 800429e:	e004      	b.n	80042aa <HAL_RCC_GetSysClockFreq+0x7a>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	4a0c      	ldr	r2, [pc, #48]	@ (80042d4 <HAL_RCC_GetSysClockFreq+0xa4>)
 80042a4:	fb02 f303 	mul.w	r3, r2, r3
 80042a8:	617b      	str	r3, [r7, #20]
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	613b      	str	r3, [r7, #16]
 80042ae:	e002      	b.n	80042b6 <HAL_RCC_GetSysClockFreq+0x86>
 80042b0:	4b09      	ldr	r3, [pc, #36]	@ (80042d8 <HAL_RCC_GetSysClockFreq+0xa8>)
 80042b2:	613b      	str	r3, [r7, #16]
 80042b4:	bf00      	nop
 80042b6:	693b      	ldr	r3, [r7, #16]
 80042b8:	4618      	mov	r0, r3
 80042ba:	371c      	adds	r7, #28
 80042bc:	46bd      	mov	sp, r7
 80042be:	bc80      	pop	{r7}
 80042c0:	4770      	bx	lr
 80042c2:	bf00      	nop
 80042c4:	40021000 	.word	0x40021000
 80042c8:	00f42400 	.word	0x00f42400
 80042cc:	08008310 	.word	0x08008310
 80042d0:	08008320 	.word	0x08008320
 80042d4:	003d0900 	.word	0x003d0900
 80042d8:	007a1200 	.word	0x007a1200

080042dc <HAL_RCC_GetHCLKFreq>:
 80042dc:	b480      	push	{r7}
 80042de:	af00      	add	r7, sp, #0
 80042e0:	4b02      	ldr	r3, [pc, #8]	@ (80042ec <HAL_RCC_GetHCLKFreq+0x10>)
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	4618      	mov	r0, r3
 80042e6:	46bd      	mov	sp, r7
 80042e8:	bc80      	pop	{r7}
 80042ea:	4770      	bx	lr
 80042ec:	20000000 	.word	0x20000000

080042f0 <HAL_RCC_GetPCLK1Freq>:
 80042f0:	b580      	push	{r7, lr}
 80042f2:	af00      	add	r7, sp, #0
 80042f4:	f7ff fff2 	bl	80042dc <HAL_RCC_GetHCLKFreq>
 80042f8:	4602      	mov	r2, r0
 80042fa:	4b05      	ldr	r3, [pc, #20]	@ (8004310 <HAL_RCC_GetPCLK1Freq+0x20>)
 80042fc:	685b      	ldr	r3, [r3, #4]
 80042fe:	0a1b      	lsrs	r3, r3, #8
 8004300:	f003 0307 	and.w	r3, r3, #7
 8004304:	4903      	ldr	r1, [pc, #12]	@ (8004314 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004306:	5ccb      	ldrb	r3, [r1, r3]
 8004308:	fa22 f303 	lsr.w	r3, r2, r3
 800430c:	4618      	mov	r0, r3
 800430e:	bd80      	pop	{r7, pc}
 8004310:	40021000 	.word	0x40021000
 8004314:	080082f8 	.word	0x080082f8

08004318 <HAL_RCC_GetPCLK2Freq>:
 8004318:	b580      	push	{r7, lr}
 800431a:	af00      	add	r7, sp, #0
 800431c:	f7ff ffde 	bl	80042dc <HAL_RCC_GetHCLKFreq>
 8004320:	4602      	mov	r2, r0
 8004322:	4b05      	ldr	r3, [pc, #20]	@ (8004338 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004324:	685b      	ldr	r3, [r3, #4]
 8004326:	0adb      	lsrs	r3, r3, #11
 8004328:	f003 0307 	and.w	r3, r3, #7
 800432c:	4903      	ldr	r1, [pc, #12]	@ (800433c <HAL_RCC_GetPCLK2Freq+0x24>)
 800432e:	5ccb      	ldrb	r3, [r1, r3]
 8004330:	fa22 f303 	lsr.w	r3, r2, r3
 8004334:	4618      	mov	r0, r3
 8004336:	bd80      	pop	{r7, pc}
 8004338:	40021000 	.word	0x40021000
 800433c:	080082f8 	.word	0x080082f8

08004340 <RCC_Delay>:
 8004340:	b480      	push	{r7}
 8004342:	b085      	sub	sp, #20
 8004344:	af00      	add	r7, sp, #0
 8004346:	6078      	str	r0, [r7, #4]
 8004348:	4b0a      	ldr	r3, [pc, #40]	@ (8004374 <RCC_Delay+0x34>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	4a0a      	ldr	r2, [pc, #40]	@ (8004378 <RCC_Delay+0x38>)
 800434e:	fba2 2303 	umull	r2, r3, r2, r3
 8004352:	0a5b      	lsrs	r3, r3, #9
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	fb02 f303 	mul.w	r3, r2, r3
 800435a:	60fb      	str	r3, [r7, #12]
 800435c:	bf00      	nop
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	1e5a      	subs	r2, r3, #1
 8004362:	60fa      	str	r2, [r7, #12]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d1f9      	bne.n	800435c <RCC_Delay+0x1c>
 8004368:	bf00      	nop
 800436a:	bf00      	nop
 800436c:	3714      	adds	r7, #20
 800436e:	46bd      	mov	sp, r7
 8004370:	bc80      	pop	{r7}
 8004372:	4770      	bx	lr
 8004374:	20000000 	.word	0x20000000
 8004378:	10624dd3 	.word	0x10624dd3

0800437c <HAL_RCCEx_PeriphCLKConfig>:
 800437c:	b580      	push	{r7, lr}
 800437e:	b086      	sub	sp, #24
 8004380:	af00      	add	r7, sp, #0
 8004382:	6078      	str	r0, [r7, #4]
 8004384:	2300      	movs	r3, #0
 8004386:	613b      	str	r3, [r7, #16]
 8004388:	2300      	movs	r3, #0
 800438a:	60fb      	str	r3, [r7, #12]
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f003 0301 	and.w	r3, r3, #1
 8004394:	2b00      	cmp	r3, #0
 8004396:	d07d      	beq.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0x118>
 8004398:	2300      	movs	r3, #0
 800439a:	75fb      	strb	r3, [r7, #23]
 800439c:	4b4f      	ldr	r3, [pc, #316]	@ (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800439e:	69db      	ldr	r3, [r3, #28]
 80043a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d10d      	bne.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x48>
 80043a8:	4b4c      	ldr	r3, [pc, #304]	@ (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043aa:	69db      	ldr	r3, [r3, #28]
 80043ac:	4a4b      	ldr	r2, [pc, #300]	@ (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80043b2:	61d3      	str	r3, [r2, #28]
 80043b4:	4b49      	ldr	r3, [pc, #292]	@ (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043b6:	69db      	ldr	r3, [r3, #28]
 80043b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043bc:	60bb      	str	r3, [r7, #8]
 80043be:	68bb      	ldr	r3, [r7, #8]
 80043c0:	2301      	movs	r3, #1
 80043c2:	75fb      	strb	r3, [r7, #23]
 80043c4:	4b46      	ldr	r3, [pc, #280]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043cc:	2b00      	cmp	r3, #0
 80043ce:	d118      	bne.n	8004402 <HAL_RCCEx_PeriphCLKConfig+0x86>
 80043d0:	4b43      	ldr	r3, [pc, #268]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	4a42      	ldr	r2, [pc, #264]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043d6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043da:	6013      	str	r3, [r2, #0]
 80043dc:	f7fe fc04 	bl	8002be8 <HAL_GetTick>
 80043e0:	6138      	str	r0, [r7, #16]
 80043e2:	e008      	b.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80043e4:	f7fe fc00 	bl	8002be8 <HAL_GetTick>
 80043e8:	4602      	mov	r2, r0
 80043ea:	693b      	ldr	r3, [r7, #16]
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	2b64      	cmp	r3, #100	@ 0x64
 80043f0:	d901      	bls.n	80043f6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80043f2:	2303      	movs	r3, #3
 80043f4:	e06d      	b.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x156>
 80043f6:	4b3a      	ldr	r3, [pc, #232]	@ (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d0f0      	beq.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0x68>
 8004402:	4b36      	ldr	r3, [pc, #216]	@ (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004404:	6a1b      	ldr	r3, [r3, #32]
 8004406:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800440a:	60fb      	str	r3, [r7, #12]
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2b00      	cmp	r3, #0
 8004410:	d02e      	beq.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	685b      	ldr	r3, [r3, #4]
 8004416:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800441a:	68fa      	ldr	r2, [r7, #12]
 800441c:	429a      	cmp	r2, r3
 800441e:	d027      	beq.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004420:	4b2e      	ldr	r3, [pc, #184]	@ (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004422:	6a1b      	ldr	r3, [r3, #32]
 8004424:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004428:	60fb      	str	r3, [r7, #12]
 800442a:	4b2e      	ldr	r3, [pc, #184]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800442c:	2201      	movs	r2, #1
 800442e:	601a      	str	r2, [r3, #0]
 8004430:	4b2c      	ldr	r3, [pc, #176]	@ (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8004432:	2200      	movs	r2, #0
 8004434:	601a      	str	r2, [r3, #0]
 8004436:	4a29      	ldr	r2, [pc, #164]	@ (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	6213      	str	r3, [r2, #32]
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	f003 0301 	and.w	r3, r3, #1
 8004442:	2b00      	cmp	r3, #0
 8004444:	d014      	beq.n	8004470 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004446:	f7fe fbcf 	bl	8002be8 <HAL_GetTick>
 800444a:	6138      	str	r0, [r7, #16]
 800444c:	e00a      	b.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800444e:	f7fe fbcb 	bl	8002be8 <HAL_GetTick>
 8004452:	4602      	mov	r2, r0
 8004454:	693b      	ldr	r3, [r7, #16]
 8004456:	1ad3      	subs	r3, r2, r3
 8004458:	f241 3288 	movw	r2, #5000	@ 0x1388
 800445c:	4293      	cmp	r3, r2
 800445e:	d901      	bls.n	8004464 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8004460:	2303      	movs	r3, #3
 8004462:	e036      	b.n	80044d2 <HAL_RCCEx_PeriphCLKConfig+0x156>
 8004464:	4b1d      	ldr	r3, [pc, #116]	@ (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004466:	6a1b      	ldr	r3, [r3, #32]
 8004468:	f003 0302 	and.w	r3, r3, #2
 800446c:	2b00      	cmp	r3, #0
 800446e:	d0ee      	beq.n	800444e <HAL_RCCEx_PeriphCLKConfig+0xd2>
 8004470:	4b1a      	ldr	r3, [pc, #104]	@ (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004472:	6a1b      	ldr	r3, [r3, #32]
 8004474:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	4917      	ldr	r1, [pc, #92]	@ (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800447e:	4313      	orrs	r3, r2
 8004480:	620b      	str	r3, [r1, #32]
 8004482:	7dfb      	ldrb	r3, [r7, #23]
 8004484:	2b01      	cmp	r3, #1
 8004486:	d105      	bne.n	8004494 <HAL_RCCEx_PeriphCLKConfig+0x118>
 8004488:	4b14      	ldr	r3, [pc, #80]	@ (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800448a:	69db      	ldr	r3, [r3, #28]
 800448c:	4a13      	ldr	r2, [pc, #76]	@ (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800448e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004492:	61d3      	str	r3, [r2, #28]
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	f003 0302 	and.w	r3, r3, #2
 800449c:	2b00      	cmp	r3, #0
 800449e:	d008      	beq.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x136>
 80044a0:	4b0e      	ldr	r3, [pc, #56]	@ (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044a2:	685b      	ldr	r3, [r3, #4]
 80044a4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	689b      	ldr	r3, [r3, #8]
 80044ac:	490b      	ldr	r1, [pc, #44]	@ (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044ae:	4313      	orrs	r3, r2
 80044b0:	604b      	str	r3, [r1, #4]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f003 0310 	and.w	r3, r3, #16
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d008      	beq.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x154>
 80044be:	4b07      	ldr	r3, [pc, #28]	@ (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044c0:	685b      	ldr	r3, [r3, #4]
 80044c2:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	68db      	ldr	r3, [r3, #12]
 80044ca:	4904      	ldr	r1, [pc, #16]	@ (80044dc <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80044cc:	4313      	orrs	r3, r2
 80044ce:	604b      	str	r3, [r1, #4]
 80044d0:	2300      	movs	r3, #0
 80044d2:	4618      	mov	r0, r3
 80044d4:	3718      	adds	r7, #24
 80044d6:	46bd      	mov	sp, r7
 80044d8:	bd80      	pop	{r7, pc}
 80044da:	bf00      	nop
 80044dc:	40021000 	.word	0x40021000
 80044e0:	40007000 	.word	0x40007000
 80044e4:	42420440 	.word	0x42420440

080044e8 <HAL_RCCEx_GetPeriphCLKFreq>:
 80044e8:	b580      	push	{r7, lr}
 80044ea:	b088      	sub	sp, #32
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
 80044f0:	2300      	movs	r3, #0
 80044f2:	617b      	str	r3, [r7, #20]
 80044f4:	2300      	movs	r3, #0
 80044f6:	61fb      	str	r3, [r7, #28]
 80044f8:	2300      	movs	r3, #0
 80044fa:	613b      	str	r3, [r7, #16]
 80044fc:	2300      	movs	r3, #0
 80044fe:	60fb      	str	r3, [r7, #12]
 8004500:	2300      	movs	r3, #0
 8004502:	61bb      	str	r3, [r7, #24]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2b10      	cmp	r3, #16
 8004508:	d00a      	beq.n	8004520 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	2b10      	cmp	r3, #16
 800450e:	f200 8089 	bhi.w	8004624 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	2b01      	cmp	r3, #1
 8004516:	d045      	beq.n	80045a4 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2b02      	cmp	r3, #2
 800451c:	d074      	beq.n	8004608 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
 800451e:	e081      	b.n	8004624 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
 8004520:	4b45      	ldr	r3, [pc, #276]	@ (8004638 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8004522:	685b      	ldr	r3, [r3, #4]
 8004524:	60fb      	str	r3, [r7, #12]
 8004526:	4b44      	ldr	r3, [pc, #272]	@ (8004638 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800452e:	2b00      	cmp	r3, #0
 8004530:	d07a      	beq.n	8004628 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	0c9b      	lsrs	r3, r3, #18
 8004536:	f003 030f 	and.w	r3, r3, #15
 800453a:	4a40      	ldr	r2, [pc, #256]	@ (800463c <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800453c:	5cd3      	ldrb	r3, [r2, r3]
 800453e:	613b      	str	r3, [r7, #16]
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004546:	2b00      	cmp	r3, #0
 8004548:	d015      	beq.n	8004576 <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
 800454a:	4b3b      	ldr	r3, [pc, #236]	@ (8004638 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	0c5b      	lsrs	r3, r3, #17
 8004550:	f003 0301 	and.w	r3, r3, #1
 8004554:	4a3a      	ldr	r2, [pc, #232]	@ (8004640 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8004556:	5cd3      	ldrb	r3, [r2, r3]
 8004558:	617b      	str	r3, [r7, #20]
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004560:	2b00      	cmp	r3, #0
 8004562:	d00d      	beq.n	8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
 8004564:	4a37      	ldr	r2, [pc, #220]	@ (8004644 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 8004566:	697b      	ldr	r3, [r7, #20]
 8004568:	fbb2 f2f3 	udiv	r2, r2, r3
 800456c:	693b      	ldr	r3, [r7, #16]
 800456e:	fb02 f303 	mul.w	r3, r2, r3
 8004572:	61fb      	str	r3, [r7, #28]
 8004574:	e004      	b.n	8004580 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
 8004576:	693b      	ldr	r3, [r7, #16]
 8004578:	4a33      	ldr	r2, [pc, #204]	@ (8004648 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800457a:	fb02 f303 	mul.w	r3, r2, r3
 800457e:	61fb      	str	r3, [r7, #28]
 8004580:	4b2d      	ldr	r3, [pc, #180]	@ (8004638 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8004582:	685b      	ldr	r3, [r3, #4]
 8004584:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004588:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800458c:	d102      	bne.n	8004594 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
 800458e:	69fb      	ldr	r3, [r7, #28]
 8004590:	61bb      	str	r3, [r7, #24]
 8004592:	e049      	b.n	8004628 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
 8004594:	69fb      	ldr	r3, [r7, #28]
 8004596:	005b      	lsls	r3, r3, #1
 8004598:	4a2c      	ldr	r2, [pc, #176]	@ (800464c <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800459a:	fba2 2303 	umull	r2, r3, r2, r3
 800459e:	085b      	lsrs	r3, r3, #1
 80045a0:	61bb      	str	r3, [r7, #24]
 80045a2:	e041      	b.n	8004628 <HAL_RCCEx_GetPeriphCLKFreq+0x140>
 80045a4:	4b24      	ldr	r3, [pc, #144]	@ (8004638 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 80045a6:	6a1b      	ldr	r3, [r3, #32]
 80045a8:	60fb      	str	r3, [r7, #12]
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045b0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045b4:	d108      	bne.n	80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	f003 0302 	and.w	r3, r3, #2
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d003      	beq.n	80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80045c0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80045c4:	61bb      	str	r3, [r7, #24]
 80045c6:	e01e      	b.n	8004606 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045ce:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80045d2:	d109      	bne.n	80045e8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80045d4:	4b18      	ldr	r3, [pc, #96]	@ (8004638 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 80045d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045d8:	f003 0302 	and.w	r3, r3, #2
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d003      	beq.n	80045e8 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80045e0:	f649 4340 	movw	r3, #40000	@ 0x9c40
 80045e4:	61bb      	str	r3, [r7, #24]
 80045e6:	e00e      	b.n	8004606 <HAL_RCCEx_GetPeriphCLKFreq+0x11e>
 80045e8:	68fb      	ldr	r3, [r7, #12]
 80045ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80045ee:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80045f2:	d11b      	bne.n	800462c <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 80045f4:	4b10      	ldr	r3, [pc, #64]	@ (8004638 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80045fc:	2b00      	cmp	r3, #0
 80045fe:	d015      	beq.n	800462c <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 8004600:	4b13      	ldr	r3, [pc, #76]	@ (8004650 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8004602:	61bb      	str	r3, [r7, #24]
 8004604:	e012      	b.n	800462c <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 8004606:	e011      	b.n	800462c <HAL_RCCEx_GetPeriphCLKFreq+0x144>
 8004608:	f7ff fe86 	bl	8004318 <HAL_RCC_GetPCLK2Freq>
 800460c:	4602      	mov	r2, r0
 800460e:	4b0a      	ldr	r3, [pc, #40]	@ (8004638 <HAL_RCCEx_GetPeriphCLKFreq+0x150>)
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	0b9b      	lsrs	r3, r3, #14
 8004614:	f003 0303 	and.w	r3, r3, #3
 8004618:	3301      	adds	r3, #1
 800461a:	005b      	lsls	r3, r3, #1
 800461c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004620:	61bb      	str	r3, [r7, #24]
 8004622:	e004      	b.n	800462e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004624:	bf00      	nop
 8004626:	e002      	b.n	800462e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004628:	bf00      	nop
 800462a:	e000      	b.n	800462e <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 800462c:	bf00      	nop
 800462e:	69bb      	ldr	r3, [r7, #24]
 8004630:	4618      	mov	r0, r3
 8004632:	3720      	adds	r7, #32
 8004634:	46bd      	mov	sp, r7
 8004636:	bd80      	pop	{r7, pc}
 8004638:	40021000 	.word	0x40021000
 800463c:	08008324 	.word	0x08008324
 8004640:	08008334 	.word	0x08008334
 8004644:	00f42400 	.word	0x00f42400
 8004648:	003d0900 	.word	0x003d0900
 800464c:	aaaaaaab 	.word	0xaaaaaaab
 8004650:	0001e848 	.word	0x0001e848

08004654 <HAL_TIM_Base_Init>:
 8004654:	b580      	push	{r7, lr}
 8004656:	b082      	sub	sp, #8
 8004658:	af00      	add	r7, sp, #0
 800465a:	6078      	str	r0, [r7, #4]
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2b00      	cmp	r3, #0
 8004660:	d101      	bne.n	8004666 <HAL_TIM_Base_Init+0x12>
 8004662:	2301      	movs	r3, #1
 8004664:	e041      	b.n	80046ea <HAL_TIM_Base_Init+0x96>
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800466c:	b2db      	uxtb	r3, r3
 800466e:	2b00      	cmp	r3, #0
 8004670:	d106      	bne.n	8004680 <HAL_TIM_Base_Init+0x2c>
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2200      	movs	r2, #0
 8004676:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 800467a:	6878      	ldr	r0, [r7, #4]
 800467c:	f7fe f8ea 	bl	8002854 <HAL_TIM_Base_MspInit>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	2202      	movs	r2, #2
 8004684:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	681a      	ldr	r2, [r3, #0]
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	3304      	adds	r3, #4
 8004690:	4619      	mov	r1, r3
 8004692:	4610      	mov	r0, r2
 8004694:	f000 fb16 	bl	8004cc4 <TIM_Base_SetConfig>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80046e8:	2300      	movs	r3, #0
 80046ea:	4618      	mov	r0, r3
 80046ec:	3708      	adds	r7, #8
 80046ee:	46bd      	mov	sp, r7
 80046f0:	bd80      	pop	{r7, pc}

080046f2 <HAL_TIM_PWM_Init>:
 80046f2:	b580      	push	{r7, lr}
 80046f4:	b082      	sub	sp, #8
 80046f6:	af00      	add	r7, sp, #0
 80046f8:	6078      	str	r0, [r7, #4]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d101      	bne.n	8004704 <HAL_TIM_PWM_Init+0x12>
 8004700:	2301      	movs	r3, #1
 8004702:	e041      	b.n	8004788 <HAL_TIM_PWM_Init+0x96>
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800470a:	b2db      	uxtb	r3, r3
 800470c:	2b00      	cmp	r3, #0
 800470e:	d106      	bne.n	800471e <HAL_TIM_PWM_Init+0x2c>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2200      	movs	r2, #0
 8004714:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	f000 f839 	bl	8004790 <HAL_TIM_PWM_MspInit>
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2202      	movs	r2, #2
 8004722:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681a      	ldr	r2, [r3, #0]
 800472a:	687b      	ldr	r3, [r7, #4]
 800472c:	3304      	adds	r3, #4
 800472e:	4619      	mov	r1, r3
 8004730:	4610      	mov	r0, r2
 8004732:	f000 fac7 	bl	8004cc4 <TIM_Base_SetConfig>
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	2201      	movs	r2, #1
 800473a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2201      	movs	r2, #1
 8004742:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2201      	movs	r2, #1
 800474a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	2201      	movs	r2, #1
 8004752:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2201      	movs	r2, #1
 800475a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	2201      	movs	r2, #1
 8004762:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	2201      	movs	r2, #1
 800476a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	2201      	movs	r2, #1
 8004772:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2201      	movs	r2, #1
 800477a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2201      	movs	r2, #1
 8004782:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004786:	2300      	movs	r3, #0
 8004788:	4618      	mov	r0, r3
 800478a:	3708      	adds	r7, #8
 800478c:	46bd      	mov	sp, r7
 800478e:	bd80      	pop	{r7, pc}

08004790 <HAL_TIM_PWM_MspInit>:
 8004790:	b480      	push	{r7}
 8004792:	b083      	sub	sp, #12
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	bf00      	nop
 800479a:	370c      	adds	r7, #12
 800479c:	46bd      	mov	sp, r7
 800479e:	bc80      	pop	{r7}
 80047a0:	4770      	bx	lr
	...

080047a4 <HAL_TIM_PWM_Start>:
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b084      	sub	sp, #16
 80047a8:	af00      	add	r7, sp, #0
 80047aa:	6078      	str	r0, [r7, #4]
 80047ac:	6039      	str	r1, [r7, #0]
 80047ae:	683b      	ldr	r3, [r7, #0]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d109      	bne.n	80047c8 <HAL_TIM_PWM_Start+0x24>
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80047ba:	b2db      	uxtb	r3, r3
 80047bc:	2b01      	cmp	r3, #1
 80047be:	bf14      	ite	ne
 80047c0:	2301      	movne	r3, #1
 80047c2:	2300      	moveq	r3, #0
 80047c4:	b2db      	uxtb	r3, r3
 80047c6:	e022      	b.n	800480e <HAL_TIM_PWM_Start+0x6a>
 80047c8:	683b      	ldr	r3, [r7, #0]
 80047ca:	2b04      	cmp	r3, #4
 80047cc:	d109      	bne.n	80047e2 <HAL_TIM_PWM_Start+0x3e>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80047d4:	b2db      	uxtb	r3, r3
 80047d6:	2b01      	cmp	r3, #1
 80047d8:	bf14      	ite	ne
 80047da:	2301      	movne	r3, #1
 80047dc:	2300      	moveq	r3, #0
 80047de:	b2db      	uxtb	r3, r3
 80047e0:	e015      	b.n	800480e <HAL_TIM_PWM_Start+0x6a>
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	2b08      	cmp	r3, #8
 80047e6:	d109      	bne.n	80047fc <HAL_TIM_PWM_Start+0x58>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	2b01      	cmp	r3, #1
 80047f2:	bf14      	ite	ne
 80047f4:	2301      	movne	r3, #1
 80047f6:	2300      	moveq	r3, #0
 80047f8:	b2db      	uxtb	r3, r3
 80047fa:	e008      	b.n	800480e <HAL_TIM_PWM_Start+0x6a>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004802:	b2db      	uxtb	r3, r3
 8004804:	2b01      	cmp	r3, #1
 8004806:	bf14      	ite	ne
 8004808:	2301      	movne	r3, #1
 800480a:	2300      	moveq	r3, #0
 800480c:	b2db      	uxtb	r3, r3
 800480e:	2b00      	cmp	r3, #0
 8004810:	d001      	beq.n	8004816 <HAL_TIM_PWM_Start+0x72>
 8004812:	2301      	movs	r3, #1
 8004814:	e05e      	b.n	80048d4 <HAL_TIM_PWM_Start+0x130>
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d104      	bne.n	8004826 <HAL_TIM_PWM_Start+0x82>
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2202      	movs	r2, #2
 8004820:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004824:	e013      	b.n	800484e <HAL_TIM_PWM_Start+0xaa>
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	2b04      	cmp	r3, #4
 800482a:	d104      	bne.n	8004836 <HAL_TIM_PWM_Start+0x92>
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	2202      	movs	r2, #2
 8004830:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004834:	e00b      	b.n	800484e <HAL_TIM_PWM_Start+0xaa>
 8004836:	683b      	ldr	r3, [r7, #0]
 8004838:	2b08      	cmp	r3, #8
 800483a:	d104      	bne.n	8004846 <HAL_TIM_PWM_Start+0xa2>
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2202      	movs	r2, #2
 8004840:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004844:	e003      	b.n	800484e <HAL_TIM_PWM_Start+0xaa>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2202      	movs	r2, #2
 800484a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	2201      	movs	r2, #1
 8004854:	6839      	ldr	r1, [r7, #0]
 8004856:	4618      	mov	r0, r3
 8004858:	f000 fcb4 	bl	80051c4 <TIM_CCxChannelCmd>
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	4a1e      	ldr	r2, [pc, #120]	@ (80048dc <HAL_TIM_PWM_Start+0x138>)
 8004862:	4293      	cmp	r3, r2
 8004864:	d107      	bne.n	8004876 <HAL_TIM_PWM_Start+0xd2>
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004874:	645a      	str	r2, [r3, #68]	@ 0x44
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	681b      	ldr	r3, [r3, #0]
 800487a:	4a18      	ldr	r2, [pc, #96]	@ (80048dc <HAL_TIM_PWM_Start+0x138>)
 800487c:	4293      	cmp	r3, r2
 800487e:	d00e      	beq.n	800489e <HAL_TIM_PWM_Start+0xfa>
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	681b      	ldr	r3, [r3, #0]
 8004884:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004888:	d009      	beq.n	800489e <HAL_TIM_PWM_Start+0xfa>
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	4a14      	ldr	r2, [pc, #80]	@ (80048e0 <HAL_TIM_PWM_Start+0x13c>)
 8004890:	4293      	cmp	r3, r2
 8004892:	d004      	beq.n	800489e <HAL_TIM_PWM_Start+0xfa>
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	4a12      	ldr	r2, [pc, #72]	@ (80048e4 <HAL_TIM_PWM_Start+0x140>)
 800489a:	4293      	cmp	r3, r2
 800489c:	d111      	bne.n	80048c2 <HAL_TIM_PWM_Start+0x11e>
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	f003 0307 	and.w	r3, r3, #7
 80048a8:	60fb      	str	r3, [r7, #12]
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	2b06      	cmp	r3, #6
 80048ae:	d010      	beq.n	80048d2 <HAL_TIM_PWM_Start+0x12e>
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	681a      	ldr	r2, [r3, #0]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	f042 0201 	orr.w	r2, r2, #1
 80048be:	601a      	str	r2, [r3, #0]
 80048c0:	e007      	b.n	80048d2 <HAL_TIM_PWM_Start+0x12e>
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	681a      	ldr	r2, [r3, #0]
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	f042 0201 	orr.w	r2, r2, #1
 80048d0:	601a      	str	r2, [r3, #0]
 80048d2:	2300      	movs	r3, #0
 80048d4:	4618      	mov	r0, r3
 80048d6:	3710      	adds	r7, #16
 80048d8:	46bd      	mov	sp, r7
 80048da:	bd80      	pop	{r7, pc}
 80048dc:	40012c00 	.word	0x40012c00
 80048e0:	40000400 	.word	0x40000400
 80048e4:	40000800 	.word	0x40000800

080048e8 <HAL_TIM_PWM_Stop>:
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b082      	sub	sp, #8
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
 80048f0:	6039      	str	r1, [r7, #0]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	2200      	movs	r2, #0
 80048f8:	6839      	ldr	r1, [r7, #0]
 80048fa:	4618      	mov	r0, r3
 80048fc:	f000 fc62 	bl	80051c4 <TIM_CCxChannelCmd>
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	4a29      	ldr	r2, [pc, #164]	@ (80049ac <HAL_TIM_PWM_Stop+0xc4>)
 8004906:	4293      	cmp	r3, r2
 8004908:	d117      	bne.n	800493a <HAL_TIM_PWM_Stop+0x52>
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	6a1a      	ldr	r2, [r3, #32]
 8004910:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004914:	4013      	ands	r3, r2
 8004916:	2b00      	cmp	r3, #0
 8004918:	d10f      	bne.n	800493a <HAL_TIM_PWM_Stop+0x52>
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	6a1a      	ldr	r2, [r3, #32]
 8004920:	f240 4344 	movw	r3, #1092	@ 0x444
 8004924:	4013      	ands	r3, r2
 8004926:	2b00      	cmp	r3, #0
 8004928:	d107      	bne.n	800493a <HAL_TIM_PWM_Stop+0x52>
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	681b      	ldr	r3, [r3, #0]
 800492e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004938:	645a      	str	r2, [r3, #68]	@ 0x44
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	6a1a      	ldr	r2, [r3, #32]
 8004940:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004944:	4013      	ands	r3, r2
 8004946:	2b00      	cmp	r3, #0
 8004948:	d10f      	bne.n	800496a <HAL_TIM_PWM_Stop+0x82>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	6a1a      	ldr	r2, [r3, #32]
 8004950:	f240 4344 	movw	r3, #1092	@ 0x444
 8004954:	4013      	ands	r3, r2
 8004956:	2b00      	cmp	r3, #0
 8004958:	d107      	bne.n	800496a <HAL_TIM_PWM_Stop+0x82>
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	f022 0201 	bic.w	r2, r2, #1
 8004968:	601a      	str	r2, [r3, #0]
 800496a:	683b      	ldr	r3, [r7, #0]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d104      	bne.n	800497a <HAL_TIM_PWM_Stop+0x92>
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2201      	movs	r2, #1
 8004974:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004978:	e013      	b.n	80049a2 <HAL_TIM_PWM_Stop+0xba>
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	2b04      	cmp	r3, #4
 800497e:	d104      	bne.n	800498a <HAL_TIM_PWM_Stop+0xa2>
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	2201      	movs	r2, #1
 8004984:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004988:	e00b      	b.n	80049a2 <HAL_TIM_PWM_Stop+0xba>
 800498a:	683b      	ldr	r3, [r7, #0]
 800498c:	2b08      	cmp	r3, #8
 800498e:	d104      	bne.n	800499a <HAL_TIM_PWM_Stop+0xb2>
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004998:	e003      	b.n	80049a2 <HAL_TIM_PWM_Stop+0xba>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2201      	movs	r2, #1
 800499e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80049a2:	2300      	movs	r3, #0
 80049a4:	4618      	mov	r0, r3
 80049a6:	3708      	adds	r7, #8
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}
 80049ac:	40012c00 	.word	0x40012c00

080049b0 <HAL_TIM_PWM_ConfigChannel>:
 80049b0:	b580      	push	{r7, lr}
 80049b2:	b086      	sub	sp, #24
 80049b4:	af00      	add	r7, sp, #0
 80049b6:	60f8      	str	r0, [r7, #12]
 80049b8:	60b9      	str	r1, [r7, #8]
 80049ba:	607a      	str	r2, [r7, #4]
 80049bc:	2300      	movs	r3, #0
 80049be:	75fb      	strb	r3, [r7, #23]
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80049c6:	2b01      	cmp	r3, #1
 80049c8:	d101      	bne.n	80049ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80049ca:	2302      	movs	r3, #2
 80049cc:	e0ae      	b.n	8004b2c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80049ce:	68fb      	ldr	r3, [r7, #12]
 80049d0:	2201      	movs	r2, #1
 80049d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2b0c      	cmp	r3, #12
 80049da:	f200 809f 	bhi.w	8004b1c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80049de:	a201      	add	r2, pc, #4	@ (adr r2, 80049e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80049e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049e4:	08004a19 	.word	0x08004a19
 80049e8:	08004b1d 	.word	0x08004b1d
 80049ec:	08004b1d 	.word	0x08004b1d
 80049f0:	08004b1d 	.word	0x08004b1d
 80049f4:	08004a59 	.word	0x08004a59
 80049f8:	08004b1d 	.word	0x08004b1d
 80049fc:	08004b1d 	.word	0x08004b1d
 8004a00:	08004b1d 	.word	0x08004b1d
 8004a04:	08004a9b 	.word	0x08004a9b
 8004a08:	08004b1d 	.word	0x08004b1d
 8004a0c:	08004b1d 	.word	0x08004b1d
 8004a10:	08004b1d 	.word	0x08004b1d
 8004a14:	08004adb 	.word	0x08004adb
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	68b9      	ldr	r1, [r7, #8]
 8004a1e:	4618      	mov	r0, r3
 8004a20:	f000 f9b2 	bl	8004d88 <TIM_OC1_SetConfig>
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	681b      	ldr	r3, [r3, #0]
 8004a28:	699a      	ldr	r2, [r3, #24]
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	f042 0208 	orr.w	r2, r2, #8
 8004a32:	619a      	str	r2, [r3, #24]
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	699a      	ldr	r2, [r3, #24]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f022 0204 	bic.w	r2, r2, #4
 8004a42:	619a      	str	r2, [r3, #24]
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	6999      	ldr	r1, [r3, #24]
 8004a4a:	68bb      	ldr	r3, [r7, #8]
 8004a4c:	691a      	ldr	r2, [r3, #16]
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	430a      	orrs	r2, r1
 8004a54:	619a      	str	r2, [r3, #24]
 8004a56:	e064      	b.n	8004b22 <HAL_TIM_PWM_ConfigChannel+0x172>
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	68b9      	ldr	r1, [r7, #8]
 8004a5e:	4618      	mov	r0, r3
 8004a60:	f000 f9f8 	bl	8004e54 <TIM_OC2_SetConfig>
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	681b      	ldr	r3, [r3, #0]
 8004a68:	699a      	ldr	r2, [r3, #24]
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a72:	619a      	str	r2, [r3, #24]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	699a      	ldr	r2, [r3, #24]
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a82:	619a      	str	r2, [r3, #24]
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	6999      	ldr	r1, [r3, #24]
 8004a8a:	68bb      	ldr	r3, [r7, #8]
 8004a8c:	691b      	ldr	r3, [r3, #16]
 8004a8e:	021a      	lsls	r2, r3, #8
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	430a      	orrs	r2, r1
 8004a96:	619a      	str	r2, [r3, #24]
 8004a98:	e043      	b.n	8004b22 <HAL_TIM_PWM_ConfigChannel+0x172>
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	68b9      	ldr	r1, [r7, #8]
 8004aa0:	4618      	mov	r0, r3
 8004aa2:	f000 fa41 	bl	8004f28 <TIM_OC3_SetConfig>
 8004aa6:	68fb      	ldr	r3, [r7, #12]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	69da      	ldr	r2, [r3, #28]
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	f042 0208 	orr.w	r2, r2, #8
 8004ab4:	61da      	str	r2, [r3, #28]
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	69da      	ldr	r2, [r3, #28]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f022 0204 	bic.w	r2, r2, #4
 8004ac4:	61da      	str	r2, [r3, #28]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	69d9      	ldr	r1, [r3, #28]
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	691a      	ldr	r2, [r3, #16]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	430a      	orrs	r2, r1
 8004ad6:	61da      	str	r2, [r3, #28]
 8004ad8:	e023      	b.n	8004b22 <HAL_TIM_PWM_ConfigChannel+0x172>
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	68b9      	ldr	r1, [r7, #8]
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	f000 fa8b 	bl	8004ffc <TIM_OC4_SetConfig>
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	69da      	ldr	r2, [r3, #28]
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004af4:	61da      	str	r2, [r3, #28]
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	69da      	ldr	r2, [r3, #28]
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b04:	61da      	str	r2, [r3, #28]
 8004b06:	68fb      	ldr	r3, [r7, #12]
 8004b08:	681b      	ldr	r3, [r3, #0]
 8004b0a:	69d9      	ldr	r1, [r3, #28]
 8004b0c:	68bb      	ldr	r3, [r7, #8]
 8004b0e:	691b      	ldr	r3, [r3, #16]
 8004b10:	021a      	lsls	r2, r3, #8
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	430a      	orrs	r2, r1
 8004b18:	61da      	str	r2, [r3, #28]
 8004b1a:	e002      	b.n	8004b22 <HAL_TIM_PWM_ConfigChannel+0x172>
 8004b1c:	2301      	movs	r3, #1
 8004b1e:	75fb      	strb	r3, [r7, #23]
 8004b20:	bf00      	nop
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	2200      	movs	r2, #0
 8004b26:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8004b2a:	7dfb      	ldrb	r3, [r7, #23]
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	3718      	adds	r7, #24
 8004b30:	46bd      	mov	sp, r7
 8004b32:	bd80      	pop	{r7, pc}

08004b34 <HAL_TIM_ConfigClockSource>:
 8004b34:	b580      	push	{r7, lr}
 8004b36:	b084      	sub	sp, #16
 8004b38:	af00      	add	r7, sp, #0
 8004b3a:	6078      	str	r0, [r7, #4]
 8004b3c:	6039      	str	r1, [r7, #0]
 8004b3e:	2300      	movs	r3, #0
 8004b40:	73fb      	strb	r3, [r7, #15]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004b48:	2b01      	cmp	r3, #1
 8004b4a:	d101      	bne.n	8004b50 <HAL_TIM_ConfigClockSource+0x1c>
 8004b4c:	2302      	movs	r3, #2
 8004b4e:	e0b4      	b.n	8004cba <HAL_TIM_ConfigClockSource+0x186>
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2201      	movs	r2, #1
 8004b54:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	2202      	movs	r2, #2
 8004b5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	681b      	ldr	r3, [r3, #0]
 8004b64:	689b      	ldr	r3, [r3, #8]
 8004b66:	60bb      	str	r3, [r7, #8]
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004b6e:	60bb      	str	r3, [r7, #8]
 8004b70:	68bb      	ldr	r3, [r7, #8]
 8004b72:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004b76:	60bb      	str	r3, [r7, #8]
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	68ba      	ldr	r2, [r7, #8]
 8004b7e:	609a      	str	r2, [r3, #8]
 8004b80:	683b      	ldr	r3, [r7, #0]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b88:	d03e      	beq.n	8004c08 <HAL_TIM_ConfigClockSource+0xd4>
 8004b8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b8e:	f200 8087 	bhi.w	8004ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8004b92:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b96:	f000 8086 	beq.w	8004ca6 <HAL_TIM_ConfigClockSource+0x172>
 8004b9a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004b9e:	d87f      	bhi.n	8004ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ba0:	2b70      	cmp	r3, #112	@ 0x70
 8004ba2:	d01a      	beq.n	8004bda <HAL_TIM_ConfigClockSource+0xa6>
 8004ba4:	2b70      	cmp	r3, #112	@ 0x70
 8004ba6:	d87b      	bhi.n	8004ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8004ba8:	2b60      	cmp	r3, #96	@ 0x60
 8004baa:	d050      	beq.n	8004c4e <HAL_TIM_ConfigClockSource+0x11a>
 8004bac:	2b60      	cmp	r3, #96	@ 0x60
 8004bae:	d877      	bhi.n	8004ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8004bb0:	2b50      	cmp	r3, #80	@ 0x50
 8004bb2:	d03c      	beq.n	8004c2e <HAL_TIM_ConfigClockSource+0xfa>
 8004bb4:	2b50      	cmp	r3, #80	@ 0x50
 8004bb6:	d873      	bhi.n	8004ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8004bb8:	2b40      	cmp	r3, #64	@ 0x40
 8004bba:	d058      	beq.n	8004c6e <HAL_TIM_ConfigClockSource+0x13a>
 8004bbc:	2b40      	cmp	r3, #64	@ 0x40
 8004bbe:	d86f      	bhi.n	8004ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8004bc0:	2b30      	cmp	r3, #48	@ 0x30
 8004bc2:	d064      	beq.n	8004c8e <HAL_TIM_ConfigClockSource+0x15a>
 8004bc4:	2b30      	cmp	r3, #48	@ 0x30
 8004bc6:	d86b      	bhi.n	8004ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8004bc8:	2b20      	cmp	r3, #32
 8004bca:	d060      	beq.n	8004c8e <HAL_TIM_ConfigClockSource+0x15a>
 8004bcc:	2b20      	cmp	r3, #32
 8004bce:	d867      	bhi.n	8004ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d05c      	beq.n	8004c8e <HAL_TIM_ConfigClockSource+0x15a>
 8004bd4:	2b10      	cmp	r3, #16
 8004bd6:	d05a      	beq.n	8004c8e <HAL_TIM_ConfigClockSource+0x15a>
 8004bd8:	e062      	b.n	8004ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	6818      	ldr	r0, [r3, #0]
 8004bde:	683b      	ldr	r3, [r7, #0]
 8004be0:	6899      	ldr	r1, [r3, #8]
 8004be2:	683b      	ldr	r3, [r7, #0]
 8004be4:	685a      	ldr	r2, [r3, #4]
 8004be6:	683b      	ldr	r3, [r7, #0]
 8004be8:	68db      	ldr	r3, [r3, #12]
 8004bea:	f000 facc 	bl	8005186 <TIM_ETR_SetConfig>
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	689b      	ldr	r3, [r3, #8]
 8004bf4:	60bb      	str	r3, [r7, #8]
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8004bfc:	60bb      	str	r3, [r7, #8]
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	68ba      	ldr	r2, [r7, #8]
 8004c04:	609a      	str	r2, [r3, #8]
 8004c06:	e04f      	b.n	8004ca8 <HAL_TIM_ConfigClockSource+0x174>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	6818      	ldr	r0, [r3, #0]
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	6899      	ldr	r1, [r3, #8]
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	685a      	ldr	r2, [r3, #4]
 8004c14:	683b      	ldr	r3, [r7, #0]
 8004c16:	68db      	ldr	r3, [r3, #12]
 8004c18:	f000 fab5 	bl	8005186 <TIM_ETR_SetConfig>
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	689a      	ldr	r2, [r3, #8]
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	681b      	ldr	r3, [r3, #0]
 8004c26:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004c2a:	609a      	str	r2, [r3, #8]
 8004c2c:	e03c      	b.n	8004ca8 <HAL_TIM_ConfigClockSource+0x174>
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	6818      	ldr	r0, [r3, #0]
 8004c32:	683b      	ldr	r3, [r7, #0]
 8004c34:	6859      	ldr	r1, [r3, #4]
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	68db      	ldr	r3, [r3, #12]
 8004c3a:	461a      	mov	r2, r3
 8004c3c:	f000 fa2c 	bl	8005098 <TIM_TI1_ConfigInputStage>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	2150      	movs	r1, #80	@ 0x50
 8004c46:	4618      	mov	r0, r3
 8004c48:	f000 fa83 	bl	8005152 <TIM_ITRx_SetConfig>
 8004c4c:	e02c      	b.n	8004ca8 <HAL_TIM_ConfigClockSource+0x174>
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6818      	ldr	r0, [r3, #0]
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	6859      	ldr	r1, [r3, #4]
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	68db      	ldr	r3, [r3, #12]
 8004c5a:	461a      	mov	r2, r3
 8004c5c:	f000 fa4a 	bl	80050f4 <TIM_TI2_ConfigInputStage>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	2160      	movs	r1, #96	@ 0x60
 8004c66:	4618      	mov	r0, r3
 8004c68:	f000 fa73 	bl	8005152 <TIM_ITRx_SetConfig>
 8004c6c:	e01c      	b.n	8004ca8 <HAL_TIM_ConfigClockSource+0x174>
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	6818      	ldr	r0, [r3, #0]
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	6859      	ldr	r1, [r3, #4]
 8004c76:	683b      	ldr	r3, [r7, #0]
 8004c78:	68db      	ldr	r3, [r3, #12]
 8004c7a:	461a      	mov	r2, r3
 8004c7c:	f000 fa0c 	bl	8005098 <TIM_TI1_ConfigInputStage>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	2140      	movs	r1, #64	@ 0x40
 8004c86:	4618      	mov	r0, r3
 8004c88:	f000 fa63 	bl	8005152 <TIM_ITRx_SetConfig>
 8004c8c:	e00c      	b.n	8004ca8 <HAL_TIM_ConfigClockSource+0x174>
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	681a      	ldr	r2, [r3, #0]
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	681b      	ldr	r3, [r3, #0]
 8004c96:	4619      	mov	r1, r3
 8004c98:	4610      	mov	r0, r2
 8004c9a:	f000 fa5a 	bl	8005152 <TIM_ITRx_SetConfig>
 8004c9e:	e003      	b.n	8004ca8 <HAL_TIM_ConfigClockSource+0x174>
 8004ca0:	2301      	movs	r3, #1
 8004ca2:	73fb      	strb	r3, [r7, #15]
 8004ca4:	e000      	b.n	8004ca8 <HAL_TIM_ConfigClockSource+0x174>
 8004ca6:	bf00      	nop
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	2201      	movs	r2, #1
 8004cac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	2200      	movs	r2, #0
 8004cb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 8004cb8:	7bfb      	ldrb	r3, [r7, #15]
 8004cba:	4618      	mov	r0, r3
 8004cbc:	3710      	adds	r7, #16
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	bd80      	pop	{r7, pc}
	...

08004cc4 <TIM_Base_SetConfig>:
 8004cc4:	b480      	push	{r7}
 8004cc6:	b085      	sub	sp, #20
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
 8004ccc:	6039      	str	r1, [r7, #0]
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	60fb      	str	r3, [r7, #12]
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	4a29      	ldr	r2, [pc, #164]	@ (8004d7c <TIM_Base_SetConfig+0xb8>)
 8004cd8:	4293      	cmp	r3, r2
 8004cda:	d00b      	beq.n	8004cf4 <TIM_Base_SetConfig+0x30>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ce2:	d007      	beq.n	8004cf4 <TIM_Base_SetConfig+0x30>
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	4a26      	ldr	r2, [pc, #152]	@ (8004d80 <TIM_Base_SetConfig+0xbc>)
 8004ce8:	4293      	cmp	r3, r2
 8004cea:	d003      	beq.n	8004cf4 <TIM_Base_SetConfig+0x30>
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	4a25      	ldr	r2, [pc, #148]	@ (8004d84 <TIM_Base_SetConfig+0xc0>)
 8004cf0:	4293      	cmp	r3, r2
 8004cf2:	d108      	bne.n	8004d06 <TIM_Base_SetConfig+0x42>
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004cfa:	60fb      	str	r3, [r7, #12]
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	685b      	ldr	r3, [r3, #4]
 8004d00:	68fa      	ldr	r2, [r7, #12]
 8004d02:	4313      	orrs	r3, r2
 8004d04:	60fb      	str	r3, [r7, #12]
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	4a1c      	ldr	r2, [pc, #112]	@ (8004d7c <TIM_Base_SetConfig+0xb8>)
 8004d0a:	4293      	cmp	r3, r2
 8004d0c:	d00b      	beq.n	8004d26 <TIM_Base_SetConfig+0x62>
 8004d0e:	687b      	ldr	r3, [r7, #4]
 8004d10:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d14:	d007      	beq.n	8004d26 <TIM_Base_SetConfig+0x62>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	4a19      	ldr	r2, [pc, #100]	@ (8004d80 <TIM_Base_SetConfig+0xbc>)
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d003      	beq.n	8004d26 <TIM_Base_SetConfig+0x62>
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	4a18      	ldr	r2, [pc, #96]	@ (8004d84 <TIM_Base_SetConfig+0xc0>)
 8004d22:	4293      	cmp	r3, r2
 8004d24:	d108      	bne.n	8004d38 <TIM_Base_SetConfig+0x74>
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d2c:	60fb      	str	r3, [r7, #12]
 8004d2e:	683b      	ldr	r3, [r7, #0]
 8004d30:	68db      	ldr	r3, [r3, #12]
 8004d32:	68fa      	ldr	r2, [r7, #12]
 8004d34:	4313      	orrs	r3, r2
 8004d36:	60fb      	str	r3, [r7, #12]
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004d3e:	683b      	ldr	r3, [r7, #0]
 8004d40:	695b      	ldr	r3, [r3, #20]
 8004d42:	4313      	orrs	r3, r2
 8004d44:	60fb      	str	r3, [r7, #12]
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	68fa      	ldr	r2, [r7, #12]
 8004d4a:	601a      	str	r2, [r3, #0]
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	689a      	ldr	r2, [r3, #8]
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	681a      	ldr	r2, [r3, #0]
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	629a      	str	r2, [r3, #40]	@ 0x28
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	4a07      	ldr	r2, [pc, #28]	@ (8004d7c <TIM_Base_SetConfig+0xb8>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d103      	bne.n	8004d6c <TIM_Base_SetConfig+0xa8>
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	691a      	ldr	r2, [r3, #16]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	631a      	str	r2, [r3, #48]	@ 0x30
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	615a      	str	r2, [r3, #20]
 8004d72:	bf00      	nop
 8004d74:	3714      	adds	r7, #20
 8004d76:	46bd      	mov	sp, r7
 8004d78:	bc80      	pop	{r7}
 8004d7a:	4770      	bx	lr
 8004d7c:	40012c00 	.word	0x40012c00
 8004d80:	40000400 	.word	0x40000400
 8004d84:	40000800 	.word	0x40000800

08004d88 <TIM_OC1_SetConfig>:
 8004d88:	b480      	push	{r7}
 8004d8a:	b087      	sub	sp, #28
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	6078      	str	r0, [r7, #4]
 8004d90:	6039      	str	r1, [r7, #0]
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	6a1b      	ldr	r3, [r3, #32]
 8004d96:	617b      	str	r3, [r7, #20]
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	6a1b      	ldr	r3, [r3, #32]
 8004d9c:	f023 0201 	bic.w	r2, r3, #1
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	621a      	str	r2, [r3, #32]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	613b      	str	r3, [r7, #16]
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	699b      	ldr	r3, [r3, #24]
 8004dae:	60fb      	str	r3, [r7, #12]
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004db6:	60fb      	str	r3, [r7, #12]
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f023 0303 	bic.w	r3, r3, #3
 8004dbe:	60fb      	str	r3, [r7, #12]
 8004dc0:	683b      	ldr	r3, [r7, #0]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	68fa      	ldr	r2, [r7, #12]
 8004dc6:	4313      	orrs	r3, r2
 8004dc8:	60fb      	str	r3, [r7, #12]
 8004dca:	697b      	ldr	r3, [r7, #20]
 8004dcc:	f023 0302 	bic.w	r3, r3, #2
 8004dd0:	617b      	str	r3, [r7, #20]
 8004dd2:	683b      	ldr	r3, [r7, #0]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	697a      	ldr	r2, [r7, #20]
 8004dd8:	4313      	orrs	r3, r2
 8004dda:	617b      	str	r3, [r7, #20]
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	4a1c      	ldr	r2, [pc, #112]	@ (8004e50 <TIM_OC1_SetConfig+0xc8>)
 8004de0:	4293      	cmp	r3, r2
 8004de2:	d10c      	bne.n	8004dfe <TIM_OC1_SetConfig+0x76>
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	f023 0308 	bic.w	r3, r3, #8
 8004dea:	617b      	str	r3, [r7, #20]
 8004dec:	683b      	ldr	r3, [r7, #0]
 8004dee:	68db      	ldr	r3, [r3, #12]
 8004df0:	697a      	ldr	r2, [r7, #20]
 8004df2:	4313      	orrs	r3, r2
 8004df4:	617b      	str	r3, [r7, #20]
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	f023 0304 	bic.w	r3, r3, #4
 8004dfc:	617b      	str	r3, [r7, #20]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	4a13      	ldr	r2, [pc, #76]	@ (8004e50 <TIM_OC1_SetConfig+0xc8>)
 8004e02:	4293      	cmp	r3, r2
 8004e04:	d111      	bne.n	8004e2a <TIM_OC1_SetConfig+0xa2>
 8004e06:	693b      	ldr	r3, [r7, #16]
 8004e08:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004e0c:	613b      	str	r3, [r7, #16]
 8004e0e:	693b      	ldr	r3, [r7, #16]
 8004e10:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004e14:	613b      	str	r3, [r7, #16]
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	695b      	ldr	r3, [r3, #20]
 8004e1a:	693a      	ldr	r2, [r7, #16]
 8004e1c:	4313      	orrs	r3, r2
 8004e1e:	613b      	str	r3, [r7, #16]
 8004e20:	683b      	ldr	r3, [r7, #0]
 8004e22:	699b      	ldr	r3, [r3, #24]
 8004e24:	693a      	ldr	r2, [r7, #16]
 8004e26:	4313      	orrs	r3, r2
 8004e28:	613b      	str	r3, [r7, #16]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	693a      	ldr	r2, [r7, #16]
 8004e2e:	605a      	str	r2, [r3, #4]
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	68fa      	ldr	r2, [r7, #12]
 8004e34:	619a      	str	r2, [r3, #24]
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	685a      	ldr	r2, [r3, #4]
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	635a      	str	r2, [r3, #52]	@ 0x34
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	697a      	ldr	r2, [r7, #20]
 8004e42:	621a      	str	r2, [r3, #32]
 8004e44:	bf00      	nop
 8004e46:	371c      	adds	r7, #28
 8004e48:	46bd      	mov	sp, r7
 8004e4a:	bc80      	pop	{r7}
 8004e4c:	4770      	bx	lr
 8004e4e:	bf00      	nop
 8004e50:	40012c00 	.word	0x40012c00

08004e54 <TIM_OC2_SetConfig>:
 8004e54:	b480      	push	{r7}
 8004e56:	b087      	sub	sp, #28
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
 8004e5c:	6039      	str	r1, [r7, #0]
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	6a1b      	ldr	r3, [r3, #32]
 8004e62:	617b      	str	r3, [r7, #20]
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6a1b      	ldr	r3, [r3, #32]
 8004e68:	f023 0210 	bic.w	r2, r3, #16
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	621a      	str	r2, [r3, #32]
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	685b      	ldr	r3, [r3, #4]
 8004e74:	613b      	str	r3, [r7, #16]
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	699b      	ldr	r3, [r3, #24]
 8004e7a:	60fb      	str	r3, [r7, #12]
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e82:	60fb      	str	r3, [r7, #12]
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e8a:	60fb      	str	r3, [r7, #12]
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	021b      	lsls	r3, r3, #8
 8004e92:	68fa      	ldr	r2, [r7, #12]
 8004e94:	4313      	orrs	r3, r2
 8004e96:	60fb      	str	r3, [r7, #12]
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	f023 0320 	bic.w	r3, r3, #32
 8004e9e:	617b      	str	r3, [r7, #20]
 8004ea0:	683b      	ldr	r3, [r7, #0]
 8004ea2:	689b      	ldr	r3, [r3, #8]
 8004ea4:	011b      	lsls	r3, r3, #4
 8004ea6:	697a      	ldr	r2, [r7, #20]
 8004ea8:	4313      	orrs	r3, r2
 8004eaa:	617b      	str	r3, [r7, #20]
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	4a1d      	ldr	r2, [pc, #116]	@ (8004f24 <TIM_OC2_SetConfig+0xd0>)
 8004eb0:	4293      	cmp	r3, r2
 8004eb2:	d10d      	bne.n	8004ed0 <TIM_OC2_SetConfig+0x7c>
 8004eb4:	697b      	ldr	r3, [r7, #20]
 8004eb6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004eba:	617b      	str	r3, [r7, #20]
 8004ebc:	683b      	ldr	r3, [r7, #0]
 8004ebe:	68db      	ldr	r3, [r3, #12]
 8004ec0:	011b      	lsls	r3, r3, #4
 8004ec2:	697a      	ldr	r2, [r7, #20]
 8004ec4:	4313      	orrs	r3, r2
 8004ec6:	617b      	str	r3, [r7, #20]
 8004ec8:	697b      	ldr	r3, [r7, #20]
 8004eca:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004ece:	617b      	str	r3, [r7, #20]
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	4a14      	ldr	r2, [pc, #80]	@ (8004f24 <TIM_OC2_SetConfig+0xd0>)
 8004ed4:	4293      	cmp	r3, r2
 8004ed6:	d113      	bne.n	8004f00 <TIM_OC2_SetConfig+0xac>
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ede:	613b      	str	r3, [r7, #16]
 8004ee0:	693b      	ldr	r3, [r7, #16]
 8004ee2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004ee6:	613b      	str	r3, [r7, #16]
 8004ee8:	683b      	ldr	r3, [r7, #0]
 8004eea:	695b      	ldr	r3, [r3, #20]
 8004eec:	009b      	lsls	r3, r3, #2
 8004eee:	693a      	ldr	r2, [r7, #16]
 8004ef0:	4313      	orrs	r3, r2
 8004ef2:	613b      	str	r3, [r7, #16]
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	699b      	ldr	r3, [r3, #24]
 8004ef8:	009b      	lsls	r3, r3, #2
 8004efa:	693a      	ldr	r2, [r7, #16]
 8004efc:	4313      	orrs	r3, r2
 8004efe:	613b      	str	r3, [r7, #16]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	693a      	ldr	r2, [r7, #16]
 8004f04:	605a      	str	r2, [r3, #4]
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	68fa      	ldr	r2, [r7, #12]
 8004f0a:	619a      	str	r2, [r3, #24]
 8004f0c:	683b      	ldr	r3, [r7, #0]
 8004f0e:	685a      	ldr	r2, [r3, #4]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	639a      	str	r2, [r3, #56]	@ 0x38
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	697a      	ldr	r2, [r7, #20]
 8004f18:	621a      	str	r2, [r3, #32]
 8004f1a:	bf00      	nop
 8004f1c:	371c      	adds	r7, #28
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	bc80      	pop	{r7}
 8004f22:	4770      	bx	lr
 8004f24:	40012c00 	.word	0x40012c00

08004f28 <TIM_OC3_SetConfig>:
 8004f28:	b480      	push	{r7}
 8004f2a:	b087      	sub	sp, #28
 8004f2c:	af00      	add	r7, sp, #0
 8004f2e:	6078      	str	r0, [r7, #4]
 8004f30:	6039      	str	r1, [r7, #0]
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6a1b      	ldr	r3, [r3, #32]
 8004f36:	617b      	str	r3, [r7, #20]
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	6a1b      	ldr	r3, [r3, #32]
 8004f3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	621a      	str	r2, [r3, #32]
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	685b      	ldr	r3, [r3, #4]
 8004f48:	613b      	str	r3, [r7, #16]
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	69db      	ldr	r3, [r3, #28]
 8004f4e:	60fb      	str	r3, [r7, #12]
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f56:	60fb      	str	r3, [r7, #12]
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	f023 0303 	bic.w	r3, r3, #3
 8004f5e:	60fb      	str	r3, [r7, #12]
 8004f60:	683b      	ldr	r3, [r7, #0]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	68fa      	ldr	r2, [r7, #12]
 8004f66:	4313      	orrs	r3, r2
 8004f68:	60fb      	str	r3, [r7, #12]
 8004f6a:	697b      	ldr	r3, [r7, #20]
 8004f6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004f70:	617b      	str	r3, [r7, #20]
 8004f72:	683b      	ldr	r3, [r7, #0]
 8004f74:	689b      	ldr	r3, [r3, #8]
 8004f76:	021b      	lsls	r3, r3, #8
 8004f78:	697a      	ldr	r2, [r7, #20]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	617b      	str	r3, [r7, #20]
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	4a1d      	ldr	r2, [pc, #116]	@ (8004ff8 <TIM_OC3_SetConfig+0xd0>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d10d      	bne.n	8004fa2 <TIM_OC3_SetConfig+0x7a>
 8004f86:	697b      	ldr	r3, [r7, #20]
 8004f88:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004f8c:	617b      	str	r3, [r7, #20]
 8004f8e:	683b      	ldr	r3, [r7, #0]
 8004f90:	68db      	ldr	r3, [r3, #12]
 8004f92:	021b      	lsls	r3, r3, #8
 8004f94:	697a      	ldr	r2, [r7, #20]
 8004f96:	4313      	orrs	r3, r2
 8004f98:	617b      	str	r3, [r7, #20]
 8004f9a:	697b      	ldr	r3, [r7, #20]
 8004f9c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004fa0:	617b      	str	r3, [r7, #20]
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	4a14      	ldr	r2, [pc, #80]	@ (8004ff8 <TIM_OC3_SetConfig+0xd0>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d113      	bne.n	8004fd2 <TIM_OC3_SetConfig+0xaa>
 8004faa:	693b      	ldr	r3, [r7, #16]
 8004fac:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004fb0:	613b      	str	r3, [r7, #16]
 8004fb2:	693b      	ldr	r3, [r7, #16]
 8004fb4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004fb8:	613b      	str	r3, [r7, #16]
 8004fba:	683b      	ldr	r3, [r7, #0]
 8004fbc:	695b      	ldr	r3, [r3, #20]
 8004fbe:	011b      	lsls	r3, r3, #4
 8004fc0:	693a      	ldr	r2, [r7, #16]
 8004fc2:	4313      	orrs	r3, r2
 8004fc4:	613b      	str	r3, [r7, #16]
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	699b      	ldr	r3, [r3, #24]
 8004fca:	011b      	lsls	r3, r3, #4
 8004fcc:	693a      	ldr	r2, [r7, #16]
 8004fce:	4313      	orrs	r3, r2
 8004fd0:	613b      	str	r3, [r7, #16]
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	693a      	ldr	r2, [r7, #16]
 8004fd6:	605a      	str	r2, [r3, #4]
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	68fa      	ldr	r2, [r7, #12]
 8004fdc:	61da      	str	r2, [r3, #28]
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	685a      	ldr	r2, [r3, #4]
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	697a      	ldr	r2, [r7, #20]
 8004fea:	621a      	str	r2, [r3, #32]
 8004fec:	bf00      	nop
 8004fee:	371c      	adds	r7, #28
 8004ff0:	46bd      	mov	sp, r7
 8004ff2:	bc80      	pop	{r7}
 8004ff4:	4770      	bx	lr
 8004ff6:	bf00      	nop
 8004ff8:	40012c00 	.word	0x40012c00

08004ffc <TIM_OC4_SetConfig>:
 8004ffc:	b480      	push	{r7}
 8004ffe:	b087      	sub	sp, #28
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
 8005004:	6039      	str	r1, [r7, #0]
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	6a1b      	ldr	r3, [r3, #32]
 800500a:	613b      	str	r3, [r7, #16]
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6a1b      	ldr	r3, [r3, #32]
 8005010:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	621a      	str	r2, [r3, #32]
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	685b      	ldr	r3, [r3, #4]
 800501c:	617b      	str	r3, [r7, #20]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	69db      	ldr	r3, [r3, #28]
 8005022:	60fb      	str	r3, [r7, #12]
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800502a:	60fb      	str	r3, [r7, #12]
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005032:	60fb      	str	r3, [r7, #12]
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	021b      	lsls	r3, r3, #8
 800503a:	68fa      	ldr	r2, [r7, #12]
 800503c:	4313      	orrs	r3, r2
 800503e:	60fb      	str	r3, [r7, #12]
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005046:	613b      	str	r3, [r7, #16]
 8005048:	683b      	ldr	r3, [r7, #0]
 800504a:	689b      	ldr	r3, [r3, #8]
 800504c:	031b      	lsls	r3, r3, #12
 800504e:	693a      	ldr	r2, [r7, #16]
 8005050:	4313      	orrs	r3, r2
 8005052:	613b      	str	r3, [r7, #16]
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	4a0f      	ldr	r2, [pc, #60]	@ (8005094 <TIM_OC4_SetConfig+0x98>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d109      	bne.n	8005070 <TIM_OC4_SetConfig+0x74>
 800505c:	697b      	ldr	r3, [r7, #20]
 800505e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005062:	617b      	str	r3, [r7, #20]
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	695b      	ldr	r3, [r3, #20]
 8005068:	019b      	lsls	r3, r3, #6
 800506a:	697a      	ldr	r2, [r7, #20]
 800506c:	4313      	orrs	r3, r2
 800506e:	617b      	str	r3, [r7, #20]
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	697a      	ldr	r2, [r7, #20]
 8005074:	605a      	str	r2, [r3, #4]
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	68fa      	ldr	r2, [r7, #12]
 800507a:	61da      	str	r2, [r3, #28]
 800507c:	683b      	ldr	r3, [r7, #0]
 800507e:	685a      	ldr	r2, [r3, #4]
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	641a      	str	r2, [r3, #64]	@ 0x40
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	693a      	ldr	r2, [r7, #16]
 8005088:	621a      	str	r2, [r3, #32]
 800508a:	bf00      	nop
 800508c:	371c      	adds	r7, #28
 800508e:	46bd      	mov	sp, r7
 8005090:	bc80      	pop	{r7}
 8005092:	4770      	bx	lr
 8005094:	40012c00 	.word	0x40012c00

08005098 <TIM_TI1_ConfigInputStage>:
 8005098:	b480      	push	{r7}
 800509a:	b087      	sub	sp, #28
 800509c:	af00      	add	r7, sp, #0
 800509e:	60f8      	str	r0, [r7, #12]
 80050a0:	60b9      	str	r1, [r7, #8]
 80050a2:	607a      	str	r2, [r7, #4]
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	6a1b      	ldr	r3, [r3, #32]
 80050a8:	617b      	str	r3, [r7, #20]
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	6a1b      	ldr	r3, [r3, #32]
 80050ae:	f023 0201 	bic.w	r2, r3, #1
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	621a      	str	r2, [r3, #32]
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	699b      	ldr	r3, [r3, #24]
 80050ba:	613b      	str	r3, [r7, #16]
 80050bc:	693b      	ldr	r3, [r7, #16]
 80050be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80050c2:	613b      	str	r3, [r7, #16]
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	011b      	lsls	r3, r3, #4
 80050c8:	693a      	ldr	r2, [r7, #16]
 80050ca:	4313      	orrs	r3, r2
 80050cc:	613b      	str	r3, [r7, #16]
 80050ce:	697b      	ldr	r3, [r7, #20]
 80050d0:	f023 030a 	bic.w	r3, r3, #10
 80050d4:	617b      	str	r3, [r7, #20]
 80050d6:	697a      	ldr	r2, [r7, #20]
 80050d8:	68bb      	ldr	r3, [r7, #8]
 80050da:	4313      	orrs	r3, r2
 80050dc:	617b      	str	r3, [r7, #20]
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	693a      	ldr	r2, [r7, #16]
 80050e2:	619a      	str	r2, [r3, #24]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	697a      	ldr	r2, [r7, #20]
 80050e8:	621a      	str	r2, [r3, #32]
 80050ea:	bf00      	nop
 80050ec:	371c      	adds	r7, #28
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bc80      	pop	{r7}
 80050f2:	4770      	bx	lr

080050f4 <TIM_TI2_ConfigInputStage>:
 80050f4:	b480      	push	{r7}
 80050f6:	b087      	sub	sp, #28
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	60f8      	str	r0, [r7, #12]
 80050fc:	60b9      	str	r1, [r7, #8]
 80050fe:	607a      	str	r2, [r7, #4]
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	6a1b      	ldr	r3, [r3, #32]
 8005104:	617b      	str	r3, [r7, #20]
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	6a1b      	ldr	r3, [r3, #32]
 800510a:	f023 0210 	bic.w	r2, r3, #16
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	621a      	str	r2, [r3, #32]
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	699b      	ldr	r3, [r3, #24]
 8005116:	613b      	str	r3, [r7, #16]
 8005118:	693b      	ldr	r3, [r7, #16]
 800511a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800511e:	613b      	str	r3, [r7, #16]
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	031b      	lsls	r3, r3, #12
 8005124:	693a      	ldr	r2, [r7, #16]
 8005126:	4313      	orrs	r3, r2
 8005128:	613b      	str	r3, [r7, #16]
 800512a:	697b      	ldr	r3, [r7, #20]
 800512c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005130:	617b      	str	r3, [r7, #20]
 8005132:	68bb      	ldr	r3, [r7, #8]
 8005134:	011b      	lsls	r3, r3, #4
 8005136:	697a      	ldr	r2, [r7, #20]
 8005138:	4313      	orrs	r3, r2
 800513a:	617b      	str	r3, [r7, #20]
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	693a      	ldr	r2, [r7, #16]
 8005140:	619a      	str	r2, [r3, #24]
 8005142:	68fb      	ldr	r3, [r7, #12]
 8005144:	697a      	ldr	r2, [r7, #20]
 8005146:	621a      	str	r2, [r3, #32]
 8005148:	bf00      	nop
 800514a:	371c      	adds	r7, #28
 800514c:	46bd      	mov	sp, r7
 800514e:	bc80      	pop	{r7}
 8005150:	4770      	bx	lr

08005152 <TIM_ITRx_SetConfig>:
 8005152:	b480      	push	{r7}
 8005154:	b085      	sub	sp, #20
 8005156:	af00      	add	r7, sp, #0
 8005158:	6078      	str	r0, [r7, #4]
 800515a:	6039      	str	r1, [r7, #0]
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	689b      	ldr	r3, [r3, #8]
 8005160:	60fb      	str	r3, [r7, #12]
 8005162:	68fb      	ldr	r3, [r7, #12]
 8005164:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005168:	60fb      	str	r3, [r7, #12]
 800516a:	683a      	ldr	r2, [r7, #0]
 800516c:	68fb      	ldr	r3, [r7, #12]
 800516e:	4313      	orrs	r3, r2
 8005170:	f043 0307 	orr.w	r3, r3, #7
 8005174:	60fb      	str	r3, [r7, #12]
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	68fa      	ldr	r2, [r7, #12]
 800517a:	609a      	str	r2, [r3, #8]
 800517c:	bf00      	nop
 800517e:	3714      	adds	r7, #20
 8005180:	46bd      	mov	sp, r7
 8005182:	bc80      	pop	{r7}
 8005184:	4770      	bx	lr

08005186 <TIM_ETR_SetConfig>:
 8005186:	b480      	push	{r7}
 8005188:	b087      	sub	sp, #28
 800518a:	af00      	add	r7, sp, #0
 800518c:	60f8      	str	r0, [r7, #12]
 800518e:	60b9      	str	r1, [r7, #8]
 8005190:	607a      	str	r2, [r7, #4]
 8005192:	603b      	str	r3, [r7, #0]
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	689b      	ldr	r3, [r3, #8]
 8005198:	617b      	str	r3, [r7, #20]
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80051a0:	617b      	str	r3, [r7, #20]
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	021a      	lsls	r2, r3, #8
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	431a      	orrs	r2, r3
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	4313      	orrs	r3, r2
 80051ae:	697a      	ldr	r2, [r7, #20]
 80051b0:	4313      	orrs	r3, r2
 80051b2:	617b      	str	r3, [r7, #20]
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	697a      	ldr	r2, [r7, #20]
 80051b8:	609a      	str	r2, [r3, #8]
 80051ba:	bf00      	nop
 80051bc:	371c      	adds	r7, #28
 80051be:	46bd      	mov	sp, r7
 80051c0:	bc80      	pop	{r7}
 80051c2:	4770      	bx	lr

080051c4 <TIM_CCxChannelCmd>:
 80051c4:	b480      	push	{r7}
 80051c6:	b087      	sub	sp, #28
 80051c8:	af00      	add	r7, sp, #0
 80051ca:	60f8      	str	r0, [r7, #12]
 80051cc:	60b9      	str	r1, [r7, #8]
 80051ce:	607a      	str	r2, [r7, #4]
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	f003 031f 	and.w	r3, r3, #31
 80051d6:	2201      	movs	r2, #1
 80051d8:	fa02 f303 	lsl.w	r3, r2, r3
 80051dc:	617b      	str	r3, [r7, #20]
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	6a1a      	ldr	r2, [r3, #32]
 80051e2:	697b      	ldr	r3, [r7, #20]
 80051e4:	43db      	mvns	r3, r3
 80051e6:	401a      	ands	r2, r3
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	621a      	str	r2, [r3, #32]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	6a1a      	ldr	r2, [r3, #32]
 80051f0:	68bb      	ldr	r3, [r7, #8]
 80051f2:	f003 031f 	and.w	r3, r3, #31
 80051f6:	6879      	ldr	r1, [r7, #4]
 80051f8:	fa01 f303 	lsl.w	r3, r1, r3
 80051fc:	431a      	orrs	r2, r3
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	621a      	str	r2, [r3, #32]
 8005202:	bf00      	nop
 8005204:	371c      	adds	r7, #28
 8005206:	46bd      	mov	sp, r7
 8005208:	bc80      	pop	{r7}
 800520a:	4770      	bx	lr

0800520c <HAL_TIMEx_MasterConfigSynchronization>:
 800520c:	b480      	push	{r7}
 800520e:	b085      	sub	sp, #20
 8005210:	af00      	add	r7, sp, #0
 8005212:	6078      	str	r0, [r7, #4]
 8005214:	6039      	str	r1, [r7, #0]
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800521c:	2b01      	cmp	r3, #1
 800521e:	d101      	bne.n	8005224 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005220:	2302      	movs	r3, #2
 8005222:	e046      	b.n	80052b2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2201      	movs	r2, #1
 8005228:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2202      	movs	r2, #2
 8005230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	685b      	ldr	r3, [r3, #4]
 800523a:	60fb      	str	r3, [r7, #12]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	689b      	ldr	r3, [r3, #8]
 8005242:	60bb      	str	r3, [r7, #8]
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800524a:	60fb      	str	r3, [r7, #12]
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	68fa      	ldr	r2, [r7, #12]
 8005252:	4313      	orrs	r3, r2
 8005254:	60fb      	str	r3, [r7, #12]
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	68fa      	ldr	r2, [r7, #12]
 800525c:	605a      	str	r2, [r3, #4]
 800525e:	687b      	ldr	r3, [r7, #4]
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	4a16      	ldr	r2, [pc, #88]	@ (80052bc <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d00e      	beq.n	8005286 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005270:	d009      	beq.n	8005286 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8005272:	687b      	ldr	r3, [r7, #4]
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	4a12      	ldr	r2, [pc, #72]	@ (80052c0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d004      	beq.n	8005286 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	4a10      	ldr	r2, [pc, #64]	@ (80052c4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8005282:	4293      	cmp	r3, r2
 8005284:	d10c      	bne.n	80052a0 <HAL_TIMEx_MasterConfigSynchronization+0x94>
 8005286:	68bb      	ldr	r3, [r7, #8]
 8005288:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800528c:	60bb      	str	r3, [r7, #8]
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	68ba      	ldr	r2, [r7, #8]
 8005294:	4313      	orrs	r3, r2
 8005296:	60bb      	str	r3, [r7, #8]
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	681b      	ldr	r3, [r3, #0]
 800529c:	68ba      	ldr	r2, [r7, #8]
 800529e:	609a      	str	r2, [r3, #8]
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2201      	movs	r2, #1
 80052a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	2200      	movs	r2, #0
 80052ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
 80052b0:	2300      	movs	r3, #0
 80052b2:	4618      	mov	r0, r3
 80052b4:	3714      	adds	r7, #20
 80052b6:	46bd      	mov	sp, r7
 80052b8:	bc80      	pop	{r7}
 80052ba:	4770      	bx	lr
 80052bc:	40012c00 	.word	0x40012c00
 80052c0:	40000400 	.word	0x40000400
 80052c4:	40000800 	.word	0x40000800

080052c8 <HAL_UART_Init>:
 80052c8:	b580      	push	{r7, lr}
 80052ca:	b082      	sub	sp, #8
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d101      	bne.n	80052da <HAL_UART_Init+0x12>
 80052d6:	2301      	movs	r3, #1
 80052d8:	e042      	b.n	8005360 <HAL_UART_Init+0x98>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80052e0:	b2db      	uxtb	r3, r3
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d106      	bne.n	80052f4 <HAL_UART_Init+0x2c>
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	2200      	movs	r2, #0
 80052ea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80052ee:	6878      	ldr	r0, [r7, #4]
 80052f0:	f7fd fafc 	bl	80028ec <HAL_UART_MspInit>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2224      	movs	r2, #36	@ 0x24
 80052f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	68da      	ldr	r2, [r3, #12]
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	681b      	ldr	r3, [r3, #0]
 8005306:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800530a:	60da      	str	r2, [r3, #12]
 800530c:	6878      	ldr	r0, [r7, #4]
 800530e:	f000 f82b 	bl	8005368 <UART_SetConfig>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	691a      	ldr	r2, [r3, #16]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005320:	611a      	str	r2, [r3, #16]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	695a      	ldr	r2, [r3, #20]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005330:	615a      	str	r2, [r3, #20]
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	68da      	ldr	r2, [r3, #12]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005340:	60da      	str	r2, [r3, #12]
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	2200      	movs	r2, #0
 8005346:	645a      	str	r2, [r3, #68]	@ 0x44
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2220      	movs	r2, #32
 800534c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2220      	movs	r2, #32
 8005354:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	2200      	movs	r2, #0
 800535c:	635a      	str	r2, [r3, #52]	@ 0x34
 800535e:	2300      	movs	r3, #0
 8005360:	4618      	mov	r0, r3
 8005362:	3708      	adds	r7, #8
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}

08005368 <UART_SetConfig>:
 8005368:	b580      	push	{r7, lr}
 800536a:	b084      	sub	sp, #16
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	691b      	ldr	r3, [r3, #16]
 8005376:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	68da      	ldr	r2, [r3, #12]
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	430a      	orrs	r2, r1
 8005384:	611a      	str	r2, [r3, #16]
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	689a      	ldr	r2, [r3, #8]
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	691b      	ldr	r3, [r3, #16]
 800538e:	431a      	orrs	r2, r3
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	695b      	ldr	r3, [r3, #20]
 8005394:	4313      	orrs	r3, r2
 8005396:	60bb      	str	r3, [r7, #8]
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	68db      	ldr	r3, [r3, #12]
 800539e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 80053a2:	f023 030c 	bic.w	r3, r3, #12
 80053a6:	687a      	ldr	r2, [r7, #4]
 80053a8:	6812      	ldr	r2, [r2, #0]
 80053aa:	68b9      	ldr	r1, [r7, #8]
 80053ac:	430b      	orrs	r3, r1
 80053ae:	60d3      	str	r3, [r2, #12]
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	695b      	ldr	r3, [r3, #20]
 80053b6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	699a      	ldr	r2, [r3, #24]
 80053be:	687b      	ldr	r3, [r7, #4]
 80053c0:	681b      	ldr	r3, [r3, #0]
 80053c2:	430a      	orrs	r2, r1
 80053c4:	615a      	str	r2, [r3, #20]
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4a2c      	ldr	r2, [pc, #176]	@ (800547c <UART_SetConfig+0x114>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d103      	bne.n	80053d8 <UART_SetConfig+0x70>
 80053d0:	f7fe ffa2 	bl	8004318 <HAL_RCC_GetPCLK2Freq>
 80053d4:	60f8      	str	r0, [r7, #12]
 80053d6:	e002      	b.n	80053de <UART_SetConfig+0x76>
 80053d8:	f7fe ff8a 	bl	80042f0 <HAL_RCC_GetPCLK1Freq>
 80053dc:	60f8      	str	r0, [r7, #12]
 80053de:	68fa      	ldr	r2, [r7, #12]
 80053e0:	4613      	mov	r3, r2
 80053e2:	009b      	lsls	r3, r3, #2
 80053e4:	4413      	add	r3, r2
 80053e6:	009a      	lsls	r2, r3, #2
 80053e8:	441a      	add	r2, r3
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	685b      	ldr	r3, [r3, #4]
 80053ee:	009b      	lsls	r3, r3, #2
 80053f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80053f4:	4a22      	ldr	r2, [pc, #136]	@ (8005480 <UART_SetConfig+0x118>)
 80053f6:	fba2 2303 	umull	r2, r3, r2, r3
 80053fa:	095b      	lsrs	r3, r3, #5
 80053fc:	0119      	lsls	r1, r3, #4
 80053fe:	68fa      	ldr	r2, [r7, #12]
 8005400:	4613      	mov	r3, r2
 8005402:	009b      	lsls	r3, r3, #2
 8005404:	4413      	add	r3, r2
 8005406:	009a      	lsls	r2, r3, #2
 8005408:	441a      	add	r2, r3
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	009b      	lsls	r3, r3, #2
 8005410:	fbb2 f2f3 	udiv	r2, r2, r3
 8005414:	4b1a      	ldr	r3, [pc, #104]	@ (8005480 <UART_SetConfig+0x118>)
 8005416:	fba3 0302 	umull	r0, r3, r3, r2
 800541a:	095b      	lsrs	r3, r3, #5
 800541c:	2064      	movs	r0, #100	@ 0x64
 800541e:	fb00 f303 	mul.w	r3, r0, r3
 8005422:	1ad3      	subs	r3, r2, r3
 8005424:	011b      	lsls	r3, r3, #4
 8005426:	3332      	adds	r3, #50	@ 0x32
 8005428:	4a15      	ldr	r2, [pc, #84]	@ (8005480 <UART_SetConfig+0x118>)
 800542a:	fba2 2303 	umull	r2, r3, r2, r3
 800542e:	095b      	lsrs	r3, r3, #5
 8005430:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005434:	4419      	add	r1, r3
 8005436:	68fa      	ldr	r2, [r7, #12]
 8005438:	4613      	mov	r3, r2
 800543a:	009b      	lsls	r3, r3, #2
 800543c:	4413      	add	r3, r2
 800543e:	009a      	lsls	r2, r3, #2
 8005440:	441a      	add	r2, r3
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	685b      	ldr	r3, [r3, #4]
 8005446:	009b      	lsls	r3, r3, #2
 8005448:	fbb2 f2f3 	udiv	r2, r2, r3
 800544c:	4b0c      	ldr	r3, [pc, #48]	@ (8005480 <UART_SetConfig+0x118>)
 800544e:	fba3 0302 	umull	r0, r3, r3, r2
 8005452:	095b      	lsrs	r3, r3, #5
 8005454:	2064      	movs	r0, #100	@ 0x64
 8005456:	fb00 f303 	mul.w	r3, r0, r3
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	011b      	lsls	r3, r3, #4
 800545e:	3332      	adds	r3, #50	@ 0x32
 8005460:	4a07      	ldr	r2, [pc, #28]	@ (8005480 <UART_SetConfig+0x118>)
 8005462:	fba2 2303 	umull	r2, r3, r2, r3
 8005466:	095b      	lsrs	r3, r3, #5
 8005468:	f003 020f 	and.w	r2, r3, #15
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	440a      	add	r2, r1
 8005472:	609a      	str	r2, [r3, #8]
 8005474:	bf00      	nop
 8005476:	3710      	adds	r7, #16
 8005478:	46bd      	mov	sp, r7
 800547a:	bd80      	pop	{r7, pc}
 800547c:	40013800 	.word	0x40013800
 8005480:	51eb851f 	.word	0x51eb851f

08005484 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8005484:	b580      	push	{r7, lr}
 8005486:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8005488:	4904      	ldr	r1, [pc, #16]	@ (800549c <MX_FATFS_Init+0x18>)
 800548a:	4805      	ldr	r0, [pc, #20]	@ (80054a0 <MX_FATFS_Init+0x1c>)
 800548c:	f000 f8a6 	bl	80055dc <FATFS_LinkDriver>
 8005490:	4603      	mov	r3, r0
 8005492:	461a      	mov	r2, r3
 8005494:	4b03      	ldr	r3, [pc, #12]	@ (80054a4 <MX_FATFS_Init+0x20>)
 8005496:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8005498:	bf00      	nop
 800549a:	bd80      	pop	{r7, pc}
 800549c:	200004d0 	.word	0x200004d0
 80054a0:	2000000c 	.word	0x2000000c
 80054a4:	200004cc 	.word	0x200004cc

080054a8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	4603      	mov	r3, r0
 80054b0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 80054b2:	4b05      	ldr	r3, [pc, #20]	@ (80054c8 <USER_initialize+0x20>)
 80054b4:	2201      	movs	r2, #1
 80054b6:	701a      	strb	r2, [r3, #0]
    return Stat;
 80054b8:	4b03      	ldr	r3, [pc, #12]	@ (80054c8 <USER_initialize+0x20>)
 80054ba:	781b      	ldrb	r3, [r3, #0]
 80054bc:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 80054be:	4618      	mov	r0, r3
 80054c0:	370c      	adds	r7, #12
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bc80      	pop	{r7}
 80054c6:	4770      	bx	lr
 80054c8:	20000009 	.word	0x20000009

080054cc <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 80054cc:	b480      	push	{r7}
 80054ce:	b083      	sub	sp, #12
 80054d0:	af00      	add	r7, sp, #0
 80054d2:	4603      	mov	r3, r0
 80054d4:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 80054d6:	4b05      	ldr	r3, [pc, #20]	@ (80054ec <USER_status+0x20>)
 80054d8:	2201      	movs	r2, #1
 80054da:	701a      	strb	r2, [r3, #0]
    return Stat;
 80054dc:	4b03      	ldr	r3, [pc, #12]	@ (80054ec <USER_status+0x20>)
 80054de:	781b      	ldrb	r3, [r3, #0]
 80054e0:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 80054e2:	4618      	mov	r0, r3
 80054e4:	370c      	adds	r7, #12
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bc80      	pop	{r7}
 80054ea:	4770      	bx	lr
 80054ec:	20000009 	.word	0x20000009

080054f0 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b085      	sub	sp, #20
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	60b9      	str	r1, [r7, #8]
 80054f8:	607a      	str	r2, [r7, #4]
 80054fa:	603b      	str	r3, [r7, #0]
 80054fc:	4603      	mov	r3, r0
 80054fe:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8005500:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 8005502:	4618      	mov	r0, r3
 8005504:	3714      	adds	r7, #20
 8005506:	46bd      	mov	sp, r7
 8005508:	bc80      	pop	{r7}
 800550a:	4770      	bx	lr

0800550c <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800550c:	b480      	push	{r7}
 800550e:	b085      	sub	sp, #20
 8005510:	af00      	add	r7, sp, #0
 8005512:	60b9      	str	r1, [r7, #8]
 8005514:	607a      	str	r2, [r7, #4]
 8005516:	603b      	str	r3, [r7, #0]
 8005518:	4603      	mov	r3, r0
 800551a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 800551c:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 800551e:	4618      	mov	r0, r3
 8005520:	3714      	adds	r7, #20
 8005522:	46bd      	mov	sp, r7
 8005524:	bc80      	pop	{r7}
 8005526:	4770      	bx	lr

08005528 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8005528:	b480      	push	{r7}
 800552a:	b085      	sub	sp, #20
 800552c:	af00      	add	r7, sp, #0
 800552e:	4603      	mov	r3, r0
 8005530:	603a      	str	r2, [r7, #0]
 8005532:	71fb      	strb	r3, [r7, #7]
 8005534:	460b      	mov	r3, r1
 8005536:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	73fb      	strb	r3, [r7, #15]
    return res;
 800553c:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800553e:	4618      	mov	r0, r3
 8005540:	3714      	adds	r7, #20
 8005542:	46bd      	mov	sp, r7
 8005544:	bc80      	pop	{r7}
 8005546:	4770      	bx	lr

08005548 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the paramter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8005548:	b480      	push	{r7}
 800554a:	b087      	sub	sp, #28
 800554c:	af00      	add	r7, sp, #0
 800554e:	60f8      	str	r0, [r7, #12]
 8005550:	60b9      	str	r1, [r7, #8]
 8005552:	4613      	mov	r3, r2
 8005554:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8005556:	2301      	movs	r3, #1
 8005558:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800555a:	2300      	movs	r3, #0
 800555c:	75bb      	strb	r3, [r7, #22]
  
  if(disk.nbr <= _VOLUMES)
 800555e:	4b1e      	ldr	r3, [pc, #120]	@ (80055d8 <FATFS_LinkDriverEx+0x90>)
 8005560:	7a5b      	ldrb	r3, [r3, #9]
 8005562:	b2db      	uxtb	r3, r3
 8005564:	2b01      	cmp	r3, #1
 8005566:	d831      	bhi.n	80055cc <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8005568:	4b1b      	ldr	r3, [pc, #108]	@ (80055d8 <FATFS_LinkDriverEx+0x90>)
 800556a:	7a5b      	ldrb	r3, [r3, #9]
 800556c:	b2db      	uxtb	r3, r3
 800556e:	461a      	mov	r2, r3
 8005570:	4b19      	ldr	r3, [pc, #100]	@ (80055d8 <FATFS_LinkDriverEx+0x90>)
 8005572:	2100      	movs	r1, #0
 8005574:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;  
 8005576:	4b18      	ldr	r3, [pc, #96]	@ (80055d8 <FATFS_LinkDriverEx+0x90>)
 8005578:	7a5b      	ldrb	r3, [r3, #9]
 800557a:	b2db      	uxtb	r3, r3
 800557c:	4a16      	ldr	r2, [pc, #88]	@ (80055d8 <FATFS_LinkDriverEx+0x90>)
 800557e:	009b      	lsls	r3, r3, #2
 8005580:	4413      	add	r3, r2
 8005582:	68fa      	ldr	r2, [r7, #12]
 8005584:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;  
 8005586:	4b14      	ldr	r3, [pc, #80]	@ (80055d8 <FATFS_LinkDriverEx+0x90>)
 8005588:	7a5b      	ldrb	r3, [r3, #9]
 800558a:	b2db      	uxtb	r3, r3
 800558c:	461a      	mov	r2, r3
 800558e:	4b12      	ldr	r3, [pc, #72]	@ (80055d8 <FATFS_LinkDriverEx+0x90>)
 8005590:	4413      	add	r3, r2
 8005592:	79fa      	ldrb	r2, [r7, #7]
 8005594:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8005596:	4b10      	ldr	r3, [pc, #64]	@ (80055d8 <FATFS_LinkDriverEx+0x90>)
 8005598:	7a5b      	ldrb	r3, [r3, #9]
 800559a:	b2db      	uxtb	r3, r3
 800559c:	1c5a      	adds	r2, r3, #1
 800559e:	b2d1      	uxtb	r1, r2
 80055a0:	4a0d      	ldr	r2, [pc, #52]	@ (80055d8 <FATFS_LinkDriverEx+0x90>)
 80055a2:	7251      	strb	r1, [r2, #9]
 80055a4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80055a6:	7dbb      	ldrb	r3, [r7, #22]
 80055a8:	3330      	adds	r3, #48	@ 0x30
 80055aa:	b2da      	uxtb	r2, r3
 80055ac:	68bb      	ldr	r3, [r7, #8]
 80055ae:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80055b0:	68bb      	ldr	r3, [r7, #8]
 80055b2:	3301      	adds	r3, #1
 80055b4:	223a      	movs	r2, #58	@ 0x3a
 80055b6:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80055b8:	68bb      	ldr	r3, [r7, #8]
 80055ba:	3302      	adds	r3, #2
 80055bc:	222f      	movs	r2, #47	@ 0x2f
 80055be:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80055c0:	68bb      	ldr	r3, [r7, #8]
 80055c2:	3303      	adds	r3, #3
 80055c4:	2200      	movs	r2, #0
 80055c6:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80055c8:	2300      	movs	r3, #0
 80055ca:	75fb      	strb	r3, [r7, #23]
  }
  
  return ret;
 80055cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80055ce:	4618      	mov	r0, r3
 80055d0:	371c      	adds	r7, #28
 80055d2:	46bd      	mov	sp, r7
 80055d4:	bc80      	pop	{r7}
 80055d6:	4770      	bx	lr
 80055d8:	200004d4 	.word	0x200004d4

080055dc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path 
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(Diskio_drvTypeDef *drv, char *path)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b082      	sub	sp, #8
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
 80055e4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 80055e6:	2200      	movs	r2, #0
 80055e8:	6839      	ldr	r1, [r7, #0]
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f7ff ffac 	bl	8005548 <FATFS_LinkDriverEx>
 80055f0:	4603      	mov	r3, r0
}
 80055f2:	4618      	mov	r0, r3
 80055f4:	3708      	adds	r7, #8
 80055f6:	46bd      	mov	sp, r7
 80055f8:	bd80      	pop	{r7, pc}
	...

080055fc <malloc>:
 80055fc:	4b02      	ldr	r3, [pc, #8]	@ (8005608 <malloc+0xc>)
 80055fe:	4601      	mov	r1, r0
 8005600:	6818      	ldr	r0, [r3, #0]
 8005602:	f000 b825 	b.w	8005650 <_malloc_r>
 8005606:	bf00      	nop
 8005608:	20000198 	.word	0x20000198

0800560c <sbrk_aligned>:
 800560c:	b570      	push	{r4, r5, r6, lr}
 800560e:	4e0f      	ldr	r6, [pc, #60]	@ (800564c <sbrk_aligned+0x40>)
 8005610:	460c      	mov	r4, r1
 8005612:	6831      	ldr	r1, [r6, #0]
 8005614:	4605      	mov	r5, r0
 8005616:	b911      	cbnz	r1, 800561e <sbrk_aligned+0x12>
 8005618:	f000 ff4c 	bl	80064b4 <_sbrk_r>
 800561c:	6030      	str	r0, [r6, #0]
 800561e:	4621      	mov	r1, r4
 8005620:	4628      	mov	r0, r5
 8005622:	f000 ff47 	bl	80064b4 <_sbrk_r>
 8005626:	1c43      	adds	r3, r0, #1
 8005628:	d103      	bne.n	8005632 <sbrk_aligned+0x26>
 800562a:	f04f 34ff 	mov.w	r4, #4294967295
 800562e:	4620      	mov	r0, r4
 8005630:	bd70      	pop	{r4, r5, r6, pc}
 8005632:	1cc4      	adds	r4, r0, #3
 8005634:	f024 0403 	bic.w	r4, r4, #3
 8005638:	42a0      	cmp	r0, r4
 800563a:	d0f8      	beq.n	800562e <sbrk_aligned+0x22>
 800563c:	1a21      	subs	r1, r4, r0
 800563e:	4628      	mov	r0, r5
 8005640:	f000 ff38 	bl	80064b4 <_sbrk_r>
 8005644:	3001      	adds	r0, #1
 8005646:	d1f2      	bne.n	800562e <sbrk_aligned+0x22>
 8005648:	e7ef      	b.n	800562a <sbrk_aligned+0x1e>
 800564a:	bf00      	nop
 800564c:	200004e0 	.word	0x200004e0

08005650 <_malloc_r>:
 8005650:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005654:	1ccd      	adds	r5, r1, #3
 8005656:	f025 0503 	bic.w	r5, r5, #3
 800565a:	3508      	adds	r5, #8
 800565c:	2d0c      	cmp	r5, #12
 800565e:	bf38      	it	cc
 8005660:	250c      	movcc	r5, #12
 8005662:	2d00      	cmp	r5, #0
 8005664:	4606      	mov	r6, r0
 8005666:	db01      	blt.n	800566c <_malloc_r+0x1c>
 8005668:	42a9      	cmp	r1, r5
 800566a:	d904      	bls.n	8005676 <_malloc_r+0x26>
 800566c:	230c      	movs	r3, #12
 800566e:	6033      	str	r3, [r6, #0]
 8005670:	2000      	movs	r0, #0
 8005672:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005676:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800574c <_malloc_r+0xfc>
 800567a:	f000 f869 	bl	8005750 <__malloc_lock>
 800567e:	f8d8 3000 	ldr.w	r3, [r8]
 8005682:	461c      	mov	r4, r3
 8005684:	bb44      	cbnz	r4, 80056d8 <_malloc_r+0x88>
 8005686:	4629      	mov	r1, r5
 8005688:	4630      	mov	r0, r6
 800568a:	f7ff ffbf 	bl	800560c <sbrk_aligned>
 800568e:	1c43      	adds	r3, r0, #1
 8005690:	4604      	mov	r4, r0
 8005692:	d158      	bne.n	8005746 <_malloc_r+0xf6>
 8005694:	f8d8 4000 	ldr.w	r4, [r8]
 8005698:	4627      	mov	r7, r4
 800569a:	2f00      	cmp	r7, #0
 800569c:	d143      	bne.n	8005726 <_malloc_r+0xd6>
 800569e:	2c00      	cmp	r4, #0
 80056a0:	d04b      	beq.n	800573a <_malloc_r+0xea>
 80056a2:	6823      	ldr	r3, [r4, #0]
 80056a4:	4639      	mov	r1, r7
 80056a6:	4630      	mov	r0, r6
 80056a8:	eb04 0903 	add.w	r9, r4, r3
 80056ac:	f000 ff02 	bl	80064b4 <_sbrk_r>
 80056b0:	4581      	cmp	r9, r0
 80056b2:	d142      	bne.n	800573a <_malloc_r+0xea>
 80056b4:	6821      	ldr	r1, [r4, #0]
 80056b6:	4630      	mov	r0, r6
 80056b8:	1a6d      	subs	r5, r5, r1
 80056ba:	4629      	mov	r1, r5
 80056bc:	f7ff ffa6 	bl	800560c <sbrk_aligned>
 80056c0:	3001      	adds	r0, #1
 80056c2:	d03a      	beq.n	800573a <_malloc_r+0xea>
 80056c4:	6823      	ldr	r3, [r4, #0]
 80056c6:	442b      	add	r3, r5
 80056c8:	6023      	str	r3, [r4, #0]
 80056ca:	f8d8 3000 	ldr.w	r3, [r8]
 80056ce:	685a      	ldr	r2, [r3, #4]
 80056d0:	bb62      	cbnz	r2, 800572c <_malloc_r+0xdc>
 80056d2:	f8c8 7000 	str.w	r7, [r8]
 80056d6:	e00f      	b.n	80056f8 <_malloc_r+0xa8>
 80056d8:	6822      	ldr	r2, [r4, #0]
 80056da:	1b52      	subs	r2, r2, r5
 80056dc:	d420      	bmi.n	8005720 <_malloc_r+0xd0>
 80056de:	2a0b      	cmp	r2, #11
 80056e0:	d917      	bls.n	8005712 <_malloc_r+0xc2>
 80056e2:	1961      	adds	r1, r4, r5
 80056e4:	42a3      	cmp	r3, r4
 80056e6:	6025      	str	r5, [r4, #0]
 80056e8:	bf18      	it	ne
 80056ea:	6059      	strne	r1, [r3, #4]
 80056ec:	6863      	ldr	r3, [r4, #4]
 80056ee:	bf08      	it	eq
 80056f0:	f8c8 1000 	streq.w	r1, [r8]
 80056f4:	5162      	str	r2, [r4, r5]
 80056f6:	604b      	str	r3, [r1, #4]
 80056f8:	4630      	mov	r0, r6
 80056fa:	f000 f82f 	bl	800575c <__malloc_unlock>
 80056fe:	f104 000b 	add.w	r0, r4, #11
 8005702:	1d23      	adds	r3, r4, #4
 8005704:	f020 0007 	bic.w	r0, r0, #7
 8005708:	1ac2      	subs	r2, r0, r3
 800570a:	bf1c      	itt	ne
 800570c:	1a1b      	subne	r3, r3, r0
 800570e:	50a3      	strne	r3, [r4, r2]
 8005710:	e7af      	b.n	8005672 <_malloc_r+0x22>
 8005712:	6862      	ldr	r2, [r4, #4]
 8005714:	42a3      	cmp	r3, r4
 8005716:	bf0c      	ite	eq
 8005718:	f8c8 2000 	streq.w	r2, [r8]
 800571c:	605a      	strne	r2, [r3, #4]
 800571e:	e7eb      	b.n	80056f8 <_malloc_r+0xa8>
 8005720:	4623      	mov	r3, r4
 8005722:	6864      	ldr	r4, [r4, #4]
 8005724:	e7ae      	b.n	8005684 <_malloc_r+0x34>
 8005726:	463c      	mov	r4, r7
 8005728:	687f      	ldr	r7, [r7, #4]
 800572a:	e7b6      	b.n	800569a <_malloc_r+0x4a>
 800572c:	461a      	mov	r2, r3
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	42a3      	cmp	r3, r4
 8005732:	d1fb      	bne.n	800572c <_malloc_r+0xdc>
 8005734:	2300      	movs	r3, #0
 8005736:	6053      	str	r3, [r2, #4]
 8005738:	e7de      	b.n	80056f8 <_malloc_r+0xa8>
 800573a:	230c      	movs	r3, #12
 800573c:	4630      	mov	r0, r6
 800573e:	6033      	str	r3, [r6, #0]
 8005740:	f000 f80c 	bl	800575c <__malloc_unlock>
 8005744:	e794      	b.n	8005670 <_malloc_r+0x20>
 8005746:	6005      	str	r5, [r0, #0]
 8005748:	e7d6      	b.n	80056f8 <_malloc_r+0xa8>
 800574a:	bf00      	nop
 800574c:	200004e4 	.word	0x200004e4

08005750 <__malloc_lock>:
 8005750:	4801      	ldr	r0, [pc, #4]	@ (8005758 <__malloc_lock+0x8>)
 8005752:	f000 befc 	b.w	800654e <__retarget_lock_acquire_recursive>
 8005756:	bf00      	nop
 8005758:	20000628 	.word	0x20000628

0800575c <__malloc_unlock>:
 800575c:	4801      	ldr	r0, [pc, #4]	@ (8005764 <__malloc_unlock+0x8>)
 800575e:	f000 bef7 	b.w	8006550 <__retarget_lock_release_recursive>
 8005762:	bf00      	nop
 8005764:	20000628 	.word	0x20000628

08005768 <__cvt>:
 8005768:	2b00      	cmp	r3, #0
 800576a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800576e:	461d      	mov	r5, r3
 8005770:	bfbb      	ittet	lt
 8005772:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005776:	461d      	movlt	r5, r3
 8005778:	2300      	movge	r3, #0
 800577a:	232d      	movlt	r3, #45	@ 0x2d
 800577c:	b088      	sub	sp, #32
 800577e:	4614      	mov	r4, r2
 8005780:	bfb8      	it	lt
 8005782:	4614      	movlt	r4, r2
 8005784:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005786:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005788:	7013      	strb	r3, [r2, #0]
 800578a:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800578c:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 8005790:	f023 0820 	bic.w	r8, r3, #32
 8005794:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005798:	d005      	beq.n	80057a6 <__cvt+0x3e>
 800579a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800579e:	d100      	bne.n	80057a2 <__cvt+0x3a>
 80057a0:	3601      	adds	r6, #1
 80057a2:	2302      	movs	r3, #2
 80057a4:	e000      	b.n	80057a8 <__cvt+0x40>
 80057a6:	2303      	movs	r3, #3
 80057a8:	aa07      	add	r2, sp, #28
 80057aa:	9204      	str	r2, [sp, #16]
 80057ac:	aa06      	add	r2, sp, #24
 80057ae:	e9cd a202 	strd	sl, r2, [sp, #8]
 80057b2:	e9cd 3600 	strd	r3, r6, [sp]
 80057b6:	4622      	mov	r2, r4
 80057b8:	462b      	mov	r3, r5
 80057ba:	f000 ff8d 	bl	80066d8 <_dtoa_r>
 80057be:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80057c2:	4607      	mov	r7, r0
 80057c4:	d119      	bne.n	80057fa <__cvt+0x92>
 80057c6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80057c8:	07db      	lsls	r3, r3, #31
 80057ca:	d50e      	bpl.n	80057ea <__cvt+0x82>
 80057cc:	eb00 0906 	add.w	r9, r0, r6
 80057d0:	2200      	movs	r2, #0
 80057d2:	2300      	movs	r3, #0
 80057d4:	4620      	mov	r0, r4
 80057d6:	4629      	mov	r1, r5
 80057d8:	f7fb f8e6 	bl	80009a8 <__aeabi_dcmpeq>
 80057dc:	b108      	cbz	r0, 80057e2 <__cvt+0x7a>
 80057de:	f8cd 901c 	str.w	r9, [sp, #28]
 80057e2:	2230      	movs	r2, #48	@ 0x30
 80057e4:	9b07      	ldr	r3, [sp, #28]
 80057e6:	454b      	cmp	r3, r9
 80057e8:	d31e      	bcc.n	8005828 <__cvt+0xc0>
 80057ea:	4638      	mov	r0, r7
 80057ec:	9b07      	ldr	r3, [sp, #28]
 80057ee:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80057f0:	1bdb      	subs	r3, r3, r7
 80057f2:	6013      	str	r3, [r2, #0]
 80057f4:	b008      	add	sp, #32
 80057f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057fa:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80057fe:	eb00 0906 	add.w	r9, r0, r6
 8005802:	d1e5      	bne.n	80057d0 <__cvt+0x68>
 8005804:	7803      	ldrb	r3, [r0, #0]
 8005806:	2b30      	cmp	r3, #48	@ 0x30
 8005808:	d10a      	bne.n	8005820 <__cvt+0xb8>
 800580a:	2200      	movs	r2, #0
 800580c:	2300      	movs	r3, #0
 800580e:	4620      	mov	r0, r4
 8005810:	4629      	mov	r1, r5
 8005812:	f7fb f8c9 	bl	80009a8 <__aeabi_dcmpeq>
 8005816:	b918      	cbnz	r0, 8005820 <__cvt+0xb8>
 8005818:	f1c6 0601 	rsb	r6, r6, #1
 800581c:	f8ca 6000 	str.w	r6, [sl]
 8005820:	f8da 3000 	ldr.w	r3, [sl]
 8005824:	4499      	add	r9, r3
 8005826:	e7d3      	b.n	80057d0 <__cvt+0x68>
 8005828:	1c59      	adds	r1, r3, #1
 800582a:	9107      	str	r1, [sp, #28]
 800582c:	701a      	strb	r2, [r3, #0]
 800582e:	e7d9      	b.n	80057e4 <__cvt+0x7c>

08005830 <__exponent>:
 8005830:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005832:	2900      	cmp	r1, #0
 8005834:	bfb6      	itet	lt
 8005836:	232d      	movlt	r3, #45	@ 0x2d
 8005838:	232b      	movge	r3, #43	@ 0x2b
 800583a:	4249      	neglt	r1, r1
 800583c:	2909      	cmp	r1, #9
 800583e:	7002      	strb	r2, [r0, #0]
 8005840:	7043      	strb	r3, [r0, #1]
 8005842:	dd29      	ble.n	8005898 <__exponent+0x68>
 8005844:	f10d 0307 	add.w	r3, sp, #7
 8005848:	461d      	mov	r5, r3
 800584a:	270a      	movs	r7, #10
 800584c:	fbb1 f6f7 	udiv	r6, r1, r7
 8005850:	461a      	mov	r2, r3
 8005852:	fb07 1416 	mls	r4, r7, r6, r1
 8005856:	3430      	adds	r4, #48	@ 0x30
 8005858:	f802 4c01 	strb.w	r4, [r2, #-1]
 800585c:	460c      	mov	r4, r1
 800585e:	2c63      	cmp	r4, #99	@ 0x63
 8005860:	4631      	mov	r1, r6
 8005862:	f103 33ff 	add.w	r3, r3, #4294967295
 8005866:	dcf1      	bgt.n	800584c <__exponent+0x1c>
 8005868:	3130      	adds	r1, #48	@ 0x30
 800586a:	1e94      	subs	r4, r2, #2
 800586c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005870:	4623      	mov	r3, r4
 8005872:	1c41      	adds	r1, r0, #1
 8005874:	42ab      	cmp	r3, r5
 8005876:	d30a      	bcc.n	800588e <__exponent+0x5e>
 8005878:	f10d 0309 	add.w	r3, sp, #9
 800587c:	1a9b      	subs	r3, r3, r2
 800587e:	42ac      	cmp	r4, r5
 8005880:	bf88      	it	hi
 8005882:	2300      	movhi	r3, #0
 8005884:	3302      	adds	r3, #2
 8005886:	4403      	add	r3, r0
 8005888:	1a18      	subs	r0, r3, r0
 800588a:	b003      	add	sp, #12
 800588c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800588e:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005892:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005896:	e7ed      	b.n	8005874 <__exponent+0x44>
 8005898:	2330      	movs	r3, #48	@ 0x30
 800589a:	3130      	adds	r1, #48	@ 0x30
 800589c:	7083      	strb	r3, [r0, #2]
 800589e:	70c1      	strb	r1, [r0, #3]
 80058a0:	1d03      	adds	r3, r0, #4
 80058a2:	e7f1      	b.n	8005888 <__exponent+0x58>

080058a4 <_printf_float>:
 80058a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058a8:	b091      	sub	sp, #68	@ 0x44
 80058aa:	460c      	mov	r4, r1
 80058ac:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 80058b0:	4616      	mov	r6, r2
 80058b2:	461f      	mov	r7, r3
 80058b4:	4605      	mov	r5, r0
 80058b6:	f000 fdc5 	bl	8006444 <_localeconv_r>
 80058ba:	6803      	ldr	r3, [r0, #0]
 80058bc:	4618      	mov	r0, r3
 80058be:	9308      	str	r3, [sp, #32]
 80058c0:	f7fa fc46 	bl	8000150 <strlen>
 80058c4:	2300      	movs	r3, #0
 80058c6:	930e      	str	r3, [sp, #56]	@ 0x38
 80058c8:	f8d8 3000 	ldr.w	r3, [r8]
 80058cc:	9009      	str	r0, [sp, #36]	@ 0x24
 80058ce:	3307      	adds	r3, #7
 80058d0:	f023 0307 	bic.w	r3, r3, #7
 80058d4:	f103 0208 	add.w	r2, r3, #8
 80058d8:	f894 a018 	ldrb.w	sl, [r4, #24]
 80058dc:	f8d4 b000 	ldr.w	fp, [r4]
 80058e0:	f8c8 2000 	str.w	r2, [r8]
 80058e4:	e9d3 8900 	ldrd	r8, r9, [r3]
 80058e8:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80058ec:	930b      	str	r3, [sp, #44]	@ 0x2c
 80058ee:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80058f2:	f04f 32ff 	mov.w	r2, #4294967295
 80058f6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80058fa:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80058fe:	4b9c      	ldr	r3, [pc, #624]	@ (8005b70 <_printf_float+0x2cc>)
 8005900:	f7fb f884 	bl	8000a0c <__aeabi_dcmpun>
 8005904:	bb70      	cbnz	r0, 8005964 <_printf_float+0xc0>
 8005906:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800590a:	f04f 32ff 	mov.w	r2, #4294967295
 800590e:	4b98      	ldr	r3, [pc, #608]	@ (8005b70 <_printf_float+0x2cc>)
 8005910:	f7fb f85e 	bl	80009d0 <__aeabi_dcmple>
 8005914:	bb30      	cbnz	r0, 8005964 <_printf_float+0xc0>
 8005916:	2200      	movs	r2, #0
 8005918:	2300      	movs	r3, #0
 800591a:	4640      	mov	r0, r8
 800591c:	4649      	mov	r1, r9
 800591e:	f7fb f84d 	bl	80009bc <__aeabi_dcmplt>
 8005922:	b110      	cbz	r0, 800592a <_printf_float+0x86>
 8005924:	232d      	movs	r3, #45	@ 0x2d
 8005926:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800592a:	4a92      	ldr	r2, [pc, #584]	@ (8005b74 <_printf_float+0x2d0>)
 800592c:	4b92      	ldr	r3, [pc, #584]	@ (8005b78 <_printf_float+0x2d4>)
 800592e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005932:	bf94      	ite	ls
 8005934:	4690      	movls	r8, r2
 8005936:	4698      	movhi	r8, r3
 8005938:	2303      	movs	r3, #3
 800593a:	f04f 0900 	mov.w	r9, #0
 800593e:	6123      	str	r3, [r4, #16]
 8005940:	f02b 0304 	bic.w	r3, fp, #4
 8005944:	6023      	str	r3, [r4, #0]
 8005946:	4633      	mov	r3, r6
 8005948:	4621      	mov	r1, r4
 800594a:	4628      	mov	r0, r5
 800594c:	9700      	str	r7, [sp, #0]
 800594e:	aa0f      	add	r2, sp, #60	@ 0x3c
 8005950:	f000 f9d4 	bl	8005cfc <_printf_common>
 8005954:	3001      	adds	r0, #1
 8005956:	f040 8090 	bne.w	8005a7a <_printf_float+0x1d6>
 800595a:	f04f 30ff 	mov.w	r0, #4294967295
 800595e:	b011      	add	sp, #68	@ 0x44
 8005960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005964:	4642      	mov	r2, r8
 8005966:	464b      	mov	r3, r9
 8005968:	4640      	mov	r0, r8
 800596a:	4649      	mov	r1, r9
 800596c:	f7fb f84e 	bl	8000a0c <__aeabi_dcmpun>
 8005970:	b148      	cbz	r0, 8005986 <_printf_float+0xe2>
 8005972:	464b      	mov	r3, r9
 8005974:	2b00      	cmp	r3, #0
 8005976:	bfb8      	it	lt
 8005978:	232d      	movlt	r3, #45	@ 0x2d
 800597a:	4a80      	ldr	r2, [pc, #512]	@ (8005b7c <_printf_float+0x2d8>)
 800597c:	bfb8      	it	lt
 800597e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005982:	4b7f      	ldr	r3, [pc, #508]	@ (8005b80 <_printf_float+0x2dc>)
 8005984:	e7d3      	b.n	800592e <_printf_float+0x8a>
 8005986:	6863      	ldr	r3, [r4, #4]
 8005988:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 800598c:	1c5a      	adds	r2, r3, #1
 800598e:	d13f      	bne.n	8005a10 <_printf_float+0x16c>
 8005990:	2306      	movs	r3, #6
 8005992:	6063      	str	r3, [r4, #4]
 8005994:	2200      	movs	r2, #0
 8005996:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 800599a:	6023      	str	r3, [r4, #0]
 800599c:	9206      	str	r2, [sp, #24]
 800599e:	aa0e      	add	r2, sp, #56	@ 0x38
 80059a0:	e9cd a204 	strd	sl, r2, [sp, #16]
 80059a4:	aa0d      	add	r2, sp, #52	@ 0x34
 80059a6:	9203      	str	r2, [sp, #12]
 80059a8:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 80059ac:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80059b0:	6863      	ldr	r3, [r4, #4]
 80059b2:	4642      	mov	r2, r8
 80059b4:	9300      	str	r3, [sp, #0]
 80059b6:	4628      	mov	r0, r5
 80059b8:	464b      	mov	r3, r9
 80059ba:	910a      	str	r1, [sp, #40]	@ 0x28
 80059bc:	f7ff fed4 	bl	8005768 <__cvt>
 80059c0:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80059c2:	4680      	mov	r8, r0
 80059c4:	2947      	cmp	r1, #71	@ 0x47
 80059c6:	990d      	ldr	r1, [sp, #52]	@ 0x34
 80059c8:	d128      	bne.n	8005a1c <_printf_float+0x178>
 80059ca:	1cc8      	adds	r0, r1, #3
 80059cc:	db02      	blt.n	80059d4 <_printf_float+0x130>
 80059ce:	6863      	ldr	r3, [r4, #4]
 80059d0:	4299      	cmp	r1, r3
 80059d2:	dd40      	ble.n	8005a56 <_printf_float+0x1b2>
 80059d4:	f1aa 0a02 	sub.w	sl, sl, #2
 80059d8:	fa5f fa8a 	uxtb.w	sl, sl
 80059dc:	4652      	mov	r2, sl
 80059de:	3901      	subs	r1, #1
 80059e0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80059e4:	910d      	str	r1, [sp, #52]	@ 0x34
 80059e6:	f7ff ff23 	bl	8005830 <__exponent>
 80059ea:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80059ec:	4681      	mov	r9, r0
 80059ee:	1813      	adds	r3, r2, r0
 80059f0:	2a01      	cmp	r2, #1
 80059f2:	6123      	str	r3, [r4, #16]
 80059f4:	dc02      	bgt.n	80059fc <_printf_float+0x158>
 80059f6:	6822      	ldr	r2, [r4, #0]
 80059f8:	07d2      	lsls	r2, r2, #31
 80059fa:	d501      	bpl.n	8005a00 <_printf_float+0x15c>
 80059fc:	3301      	adds	r3, #1
 80059fe:	6123      	str	r3, [r4, #16]
 8005a00:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d09e      	beq.n	8005946 <_printf_float+0xa2>
 8005a08:	232d      	movs	r3, #45	@ 0x2d
 8005a0a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005a0e:	e79a      	b.n	8005946 <_printf_float+0xa2>
 8005a10:	2947      	cmp	r1, #71	@ 0x47
 8005a12:	d1bf      	bne.n	8005994 <_printf_float+0xf0>
 8005a14:	2b00      	cmp	r3, #0
 8005a16:	d1bd      	bne.n	8005994 <_printf_float+0xf0>
 8005a18:	2301      	movs	r3, #1
 8005a1a:	e7ba      	b.n	8005992 <_printf_float+0xee>
 8005a1c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005a20:	d9dc      	bls.n	80059dc <_printf_float+0x138>
 8005a22:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005a26:	d118      	bne.n	8005a5a <_printf_float+0x1b6>
 8005a28:	2900      	cmp	r1, #0
 8005a2a:	6863      	ldr	r3, [r4, #4]
 8005a2c:	dd0b      	ble.n	8005a46 <_printf_float+0x1a2>
 8005a2e:	6121      	str	r1, [r4, #16]
 8005a30:	b913      	cbnz	r3, 8005a38 <_printf_float+0x194>
 8005a32:	6822      	ldr	r2, [r4, #0]
 8005a34:	07d0      	lsls	r0, r2, #31
 8005a36:	d502      	bpl.n	8005a3e <_printf_float+0x19a>
 8005a38:	3301      	adds	r3, #1
 8005a3a:	440b      	add	r3, r1
 8005a3c:	6123      	str	r3, [r4, #16]
 8005a3e:	f04f 0900 	mov.w	r9, #0
 8005a42:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005a44:	e7dc      	b.n	8005a00 <_printf_float+0x15c>
 8005a46:	b913      	cbnz	r3, 8005a4e <_printf_float+0x1aa>
 8005a48:	6822      	ldr	r2, [r4, #0]
 8005a4a:	07d2      	lsls	r2, r2, #31
 8005a4c:	d501      	bpl.n	8005a52 <_printf_float+0x1ae>
 8005a4e:	3302      	adds	r3, #2
 8005a50:	e7f4      	b.n	8005a3c <_printf_float+0x198>
 8005a52:	2301      	movs	r3, #1
 8005a54:	e7f2      	b.n	8005a3c <_printf_float+0x198>
 8005a56:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005a5a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005a5c:	4299      	cmp	r1, r3
 8005a5e:	db05      	blt.n	8005a6c <_printf_float+0x1c8>
 8005a60:	6823      	ldr	r3, [r4, #0]
 8005a62:	6121      	str	r1, [r4, #16]
 8005a64:	07d8      	lsls	r0, r3, #31
 8005a66:	d5ea      	bpl.n	8005a3e <_printf_float+0x19a>
 8005a68:	1c4b      	adds	r3, r1, #1
 8005a6a:	e7e7      	b.n	8005a3c <_printf_float+0x198>
 8005a6c:	2900      	cmp	r1, #0
 8005a6e:	bfcc      	ite	gt
 8005a70:	2201      	movgt	r2, #1
 8005a72:	f1c1 0202 	rsble	r2, r1, #2
 8005a76:	4413      	add	r3, r2
 8005a78:	e7e0      	b.n	8005a3c <_printf_float+0x198>
 8005a7a:	6823      	ldr	r3, [r4, #0]
 8005a7c:	055a      	lsls	r2, r3, #21
 8005a7e:	d407      	bmi.n	8005a90 <_printf_float+0x1ec>
 8005a80:	6923      	ldr	r3, [r4, #16]
 8005a82:	4642      	mov	r2, r8
 8005a84:	4631      	mov	r1, r6
 8005a86:	4628      	mov	r0, r5
 8005a88:	47b8      	blx	r7
 8005a8a:	3001      	adds	r0, #1
 8005a8c:	d12b      	bne.n	8005ae6 <_printf_float+0x242>
 8005a8e:	e764      	b.n	800595a <_printf_float+0xb6>
 8005a90:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005a94:	f240 80dc 	bls.w	8005c50 <_printf_float+0x3ac>
 8005a98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	2300      	movs	r3, #0
 8005aa0:	f7fa ff82 	bl	80009a8 <__aeabi_dcmpeq>
 8005aa4:	2800      	cmp	r0, #0
 8005aa6:	d033      	beq.n	8005b10 <_printf_float+0x26c>
 8005aa8:	2301      	movs	r3, #1
 8005aaa:	4631      	mov	r1, r6
 8005aac:	4628      	mov	r0, r5
 8005aae:	4a35      	ldr	r2, [pc, #212]	@ (8005b84 <_printf_float+0x2e0>)
 8005ab0:	47b8      	blx	r7
 8005ab2:	3001      	adds	r0, #1
 8005ab4:	f43f af51 	beq.w	800595a <_printf_float+0xb6>
 8005ab8:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005abc:	4543      	cmp	r3, r8
 8005abe:	db02      	blt.n	8005ac6 <_printf_float+0x222>
 8005ac0:	6823      	ldr	r3, [r4, #0]
 8005ac2:	07d8      	lsls	r0, r3, #31
 8005ac4:	d50f      	bpl.n	8005ae6 <_printf_float+0x242>
 8005ac6:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005aca:	4631      	mov	r1, r6
 8005acc:	4628      	mov	r0, r5
 8005ace:	47b8      	blx	r7
 8005ad0:	3001      	adds	r0, #1
 8005ad2:	f43f af42 	beq.w	800595a <_printf_float+0xb6>
 8005ad6:	f04f 0900 	mov.w	r9, #0
 8005ada:	f108 38ff 	add.w	r8, r8, #4294967295
 8005ade:	f104 0a1a 	add.w	sl, r4, #26
 8005ae2:	45c8      	cmp	r8, r9
 8005ae4:	dc09      	bgt.n	8005afa <_printf_float+0x256>
 8005ae6:	6823      	ldr	r3, [r4, #0]
 8005ae8:	079b      	lsls	r3, r3, #30
 8005aea:	f100 8102 	bmi.w	8005cf2 <_printf_float+0x44e>
 8005aee:	68e0      	ldr	r0, [r4, #12]
 8005af0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005af2:	4298      	cmp	r0, r3
 8005af4:	bfb8      	it	lt
 8005af6:	4618      	movlt	r0, r3
 8005af8:	e731      	b.n	800595e <_printf_float+0xba>
 8005afa:	2301      	movs	r3, #1
 8005afc:	4652      	mov	r2, sl
 8005afe:	4631      	mov	r1, r6
 8005b00:	4628      	mov	r0, r5
 8005b02:	47b8      	blx	r7
 8005b04:	3001      	adds	r0, #1
 8005b06:	f43f af28 	beq.w	800595a <_printf_float+0xb6>
 8005b0a:	f109 0901 	add.w	r9, r9, #1
 8005b0e:	e7e8      	b.n	8005ae2 <_printf_float+0x23e>
 8005b10:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	dc38      	bgt.n	8005b88 <_printf_float+0x2e4>
 8005b16:	2301      	movs	r3, #1
 8005b18:	4631      	mov	r1, r6
 8005b1a:	4628      	mov	r0, r5
 8005b1c:	4a19      	ldr	r2, [pc, #100]	@ (8005b84 <_printf_float+0x2e0>)
 8005b1e:	47b8      	blx	r7
 8005b20:	3001      	adds	r0, #1
 8005b22:	f43f af1a 	beq.w	800595a <_printf_float+0xb6>
 8005b26:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 8005b2a:	ea59 0303 	orrs.w	r3, r9, r3
 8005b2e:	d102      	bne.n	8005b36 <_printf_float+0x292>
 8005b30:	6823      	ldr	r3, [r4, #0]
 8005b32:	07d9      	lsls	r1, r3, #31
 8005b34:	d5d7      	bpl.n	8005ae6 <_printf_float+0x242>
 8005b36:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005b3a:	4631      	mov	r1, r6
 8005b3c:	4628      	mov	r0, r5
 8005b3e:	47b8      	blx	r7
 8005b40:	3001      	adds	r0, #1
 8005b42:	f43f af0a 	beq.w	800595a <_printf_float+0xb6>
 8005b46:	f04f 0a00 	mov.w	sl, #0
 8005b4a:	f104 0b1a 	add.w	fp, r4, #26
 8005b4e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005b50:	425b      	negs	r3, r3
 8005b52:	4553      	cmp	r3, sl
 8005b54:	dc01      	bgt.n	8005b5a <_printf_float+0x2b6>
 8005b56:	464b      	mov	r3, r9
 8005b58:	e793      	b.n	8005a82 <_printf_float+0x1de>
 8005b5a:	2301      	movs	r3, #1
 8005b5c:	465a      	mov	r2, fp
 8005b5e:	4631      	mov	r1, r6
 8005b60:	4628      	mov	r0, r5
 8005b62:	47b8      	blx	r7
 8005b64:	3001      	adds	r0, #1
 8005b66:	f43f aef8 	beq.w	800595a <_printf_float+0xb6>
 8005b6a:	f10a 0a01 	add.w	sl, sl, #1
 8005b6e:	e7ee      	b.n	8005b4e <_printf_float+0x2aa>
 8005b70:	7fefffff 	.word	0x7fefffff
 8005b74:	08008336 	.word	0x08008336
 8005b78:	0800833a 	.word	0x0800833a
 8005b7c:	0800833e 	.word	0x0800833e
 8005b80:	08008342 	.word	0x08008342
 8005b84:	08008346 	.word	0x08008346
 8005b88:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005b8a:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005b8e:	4553      	cmp	r3, sl
 8005b90:	bfa8      	it	ge
 8005b92:	4653      	movge	r3, sl
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	4699      	mov	r9, r3
 8005b98:	dc36      	bgt.n	8005c08 <_printf_float+0x364>
 8005b9a:	f04f 0b00 	mov.w	fp, #0
 8005b9e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005ba2:	f104 021a 	add.w	r2, r4, #26
 8005ba6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005ba8:	930a      	str	r3, [sp, #40]	@ 0x28
 8005baa:	eba3 0309 	sub.w	r3, r3, r9
 8005bae:	455b      	cmp	r3, fp
 8005bb0:	dc31      	bgt.n	8005c16 <_printf_float+0x372>
 8005bb2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005bb4:	459a      	cmp	sl, r3
 8005bb6:	dc3a      	bgt.n	8005c2e <_printf_float+0x38a>
 8005bb8:	6823      	ldr	r3, [r4, #0]
 8005bba:	07da      	lsls	r2, r3, #31
 8005bbc:	d437      	bmi.n	8005c2e <_printf_float+0x38a>
 8005bbe:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005bc0:	ebaa 0903 	sub.w	r9, sl, r3
 8005bc4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005bc6:	ebaa 0303 	sub.w	r3, sl, r3
 8005bca:	4599      	cmp	r9, r3
 8005bcc:	bfa8      	it	ge
 8005bce:	4699      	movge	r9, r3
 8005bd0:	f1b9 0f00 	cmp.w	r9, #0
 8005bd4:	dc33      	bgt.n	8005c3e <_printf_float+0x39a>
 8005bd6:	f04f 0800 	mov.w	r8, #0
 8005bda:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005bde:	f104 0b1a 	add.w	fp, r4, #26
 8005be2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005be4:	ebaa 0303 	sub.w	r3, sl, r3
 8005be8:	eba3 0309 	sub.w	r3, r3, r9
 8005bec:	4543      	cmp	r3, r8
 8005bee:	f77f af7a 	ble.w	8005ae6 <_printf_float+0x242>
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	465a      	mov	r2, fp
 8005bf6:	4631      	mov	r1, r6
 8005bf8:	4628      	mov	r0, r5
 8005bfa:	47b8      	blx	r7
 8005bfc:	3001      	adds	r0, #1
 8005bfe:	f43f aeac 	beq.w	800595a <_printf_float+0xb6>
 8005c02:	f108 0801 	add.w	r8, r8, #1
 8005c06:	e7ec      	b.n	8005be2 <_printf_float+0x33e>
 8005c08:	4642      	mov	r2, r8
 8005c0a:	4631      	mov	r1, r6
 8005c0c:	4628      	mov	r0, r5
 8005c0e:	47b8      	blx	r7
 8005c10:	3001      	adds	r0, #1
 8005c12:	d1c2      	bne.n	8005b9a <_printf_float+0x2f6>
 8005c14:	e6a1      	b.n	800595a <_printf_float+0xb6>
 8005c16:	2301      	movs	r3, #1
 8005c18:	4631      	mov	r1, r6
 8005c1a:	4628      	mov	r0, r5
 8005c1c:	920a      	str	r2, [sp, #40]	@ 0x28
 8005c1e:	47b8      	blx	r7
 8005c20:	3001      	adds	r0, #1
 8005c22:	f43f ae9a 	beq.w	800595a <_printf_float+0xb6>
 8005c26:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005c28:	f10b 0b01 	add.w	fp, fp, #1
 8005c2c:	e7bb      	b.n	8005ba6 <_printf_float+0x302>
 8005c2e:	4631      	mov	r1, r6
 8005c30:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005c34:	4628      	mov	r0, r5
 8005c36:	47b8      	blx	r7
 8005c38:	3001      	adds	r0, #1
 8005c3a:	d1c0      	bne.n	8005bbe <_printf_float+0x31a>
 8005c3c:	e68d      	b.n	800595a <_printf_float+0xb6>
 8005c3e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005c40:	464b      	mov	r3, r9
 8005c42:	4631      	mov	r1, r6
 8005c44:	4628      	mov	r0, r5
 8005c46:	4442      	add	r2, r8
 8005c48:	47b8      	blx	r7
 8005c4a:	3001      	adds	r0, #1
 8005c4c:	d1c3      	bne.n	8005bd6 <_printf_float+0x332>
 8005c4e:	e684      	b.n	800595a <_printf_float+0xb6>
 8005c50:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005c54:	f1ba 0f01 	cmp.w	sl, #1
 8005c58:	dc01      	bgt.n	8005c5e <_printf_float+0x3ba>
 8005c5a:	07db      	lsls	r3, r3, #31
 8005c5c:	d536      	bpl.n	8005ccc <_printf_float+0x428>
 8005c5e:	2301      	movs	r3, #1
 8005c60:	4642      	mov	r2, r8
 8005c62:	4631      	mov	r1, r6
 8005c64:	4628      	mov	r0, r5
 8005c66:	47b8      	blx	r7
 8005c68:	3001      	adds	r0, #1
 8005c6a:	f43f ae76 	beq.w	800595a <_printf_float+0xb6>
 8005c6e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005c72:	4631      	mov	r1, r6
 8005c74:	4628      	mov	r0, r5
 8005c76:	47b8      	blx	r7
 8005c78:	3001      	adds	r0, #1
 8005c7a:	f43f ae6e 	beq.w	800595a <_printf_float+0xb6>
 8005c7e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005c82:	2200      	movs	r2, #0
 8005c84:	2300      	movs	r3, #0
 8005c86:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005c8a:	f7fa fe8d 	bl	80009a8 <__aeabi_dcmpeq>
 8005c8e:	b9c0      	cbnz	r0, 8005cc2 <_printf_float+0x41e>
 8005c90:	4653      	mov	r3, sl
 8005c92:	f108 0201 	add.w	r2, r8, #1
 8005c96:	4631      	mov	r1, r6
 8005c98:	4628      	mov	r0, r5
 8005c9a:	47b8      	blx	r7
 8005c9c:	3001      	adds	r0, #1
 8005c9e:	d10c      	bne.n	8005cba <_printf_float+0x416>
 8005ca0:	e65b      	b.n	800595a <_printf_float+0xb6>
 8005ca2:	2301      	movs	r3, #1
 8005ca4:	465a      	mov	r2, fp
 8005ca6:	4631      	mov	r1, r6
 8005ca8:	4628      	mov	r0, r5
 8005caa:	47b8      	blx	r7
 8005cac:	3001      	adds	r0, #1
 8005cae:	f43f ae54 	beq.w	800595a <_printf_float+0xb6>
 8005cb2:	f108 0801 	add.w	r8, r8, #1
 8005cb6:	45d0      	cmp	r8, sl
 8005cb8:	dbf3      	blt.n	8005ca2 <_printf_float+0x3fe>
 8005cba:	464b      	mov	r3, r9
 8005cbc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005cc0:	e6e0      	b.n	8005a84 <_printf_float+0x1e0>
 8005cc2:	f04f 0800 	mov.w	r8, #0
 8005cc6:	f104 0b1a 	add.w	fp, r4, #26
 8005cca:	e7f4      	b.n	8005cb6 <_printf_float+0x412>
 8005ccc:	2301      	movs	r3, #1
 8005cce:	4642      	mov	r2, r8
 8005cd0:	e7e1      	b.n	8005c96 <_printf_float+0x3f2>
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	464a      	mov	r2, r9
 8005cd6:	4631      	mov	r1, r6
 8005cd8:	4628      	mov	r0, r5
 8005cda:	47b8      	blx	r7
 8005cdc:	3001      	adds	r0, #1
 8005cde:	f43f ae3c 	beq.w	800595a <_printf_float+0xb6>
 8005ce2:	f108 0801 	add.w	r8, r8, #1
 8005ce6:	68e3      	ldr	r3, [r4, #12]
 8005ce8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8005cea:	1a5b      	subs	r3, r3, r1
 8005cec:	4543      	cmp	r3, r8
 8005cee:	dcf0      	bgt.n	8005cd2 <_printf_float+0x42e>
 8005cf0:	e6fd      	b.n	8005aee <_printf_float+0x24a>
 8005cf2:	f04f 0800 	mov.w	r8, #0
 8005cf6:	f104 0919 	add.w	r9, r4, #25
 8005cfa:	e7f4      	b.n	8005ce6 <_printf_float+0x442>

08005cfc <_printf_common>:
 8005cfc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005d00:	4616      	mov	r6, r2
 8005d02:	4698      	mov	r8, r3
 8005d04:	688a      	ldr	r2, [r1, #8]
 8005d06:	690b      	ldr	r3, [r1, #16]
 8005d08:	4607      	mov	r7, r0
 8005d0a:	4293      	cmp	r3, r2
 8005d0c:	bfb8      	it	lt
 8005d0e:	4613      	movlt	r3, r2
 8005d10:	6033      	str	r3, [r6, #0]
 8005d12:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005d16:	460c      	mov	r4, r1
 8005d18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005d1c:	b10a      	cbz	r2, 8005d22 <_printf_common+0x26>
 8005d1e:	3301      	adds	r3, #1
 8005d20:	6033      	str	r3, [r6, #0]
 8005d22:	6823      	ldr	r3, [r4, #0]
 8005d24:	0699      	lsls	r1, r3, #26
 8005d26:	bf42      	ittt	mi
 8005d28:	6833      	ldrmi	r3, [r6, #0]
 8005d2a:	3302      	addmi	r3, #2
 8005d2c:	6033      	strmi	r3, [r6, #0]
 8005d2e:	6825      	ldr	r5, [r4, #0]
 8005d30:	f015 0506 	ands.w	r5, r5, #6
 8005d34:	d106      	bne.n	8005d44 <_printf_common+0x48>
 8005d36:	f104 0a19 	add.w	sl, r4, #25
 8005d3a:	68e3      	ldr	r3, [r4, #12]
 8005d3c:	6832      	ldr	r2, [r6, #0]
 8005d3e:	1a9b      	subs	r3, r3, r2
 8005d40:	42ab      	cmp	r3, r5
 8005d42:	dc2b      	bgt.n	8005d9c <_printf_common+0xa0>
 8005d44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005d48:	6822      	ldr	r2, [r4, #0]
 8005d4a:	3b00      	subs	r3, #0
 8005d4c:	bf18      	it	ne
 8005d4e:	2301      	movne	r3, #1
 8005d50:	0692      	lsls	r2, r2, #26
 8005d52:	d430      	bmi.n	8005db6 <_printf_common+0xba>
 8005d54:	4641      	mov	r1, r8
 8005d56:	4638      	mov	r0, r7
 8005d58:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005d5c:	47c8      	blx	r9
 8005d5e:	3001      	adds	r0, #1
 8005d60:	d023      	beq.n	8005daa <_printf_common+0xae>
 8005d62:	6823      	ldr	r3, [r4, #0]
 8005d64:	6922      	ldr	r2, [r4, #16]
 8005d66:	f003 0306 	and.w	r3, r3, #6
 8005d6a:	2b04      	cmp	r3, #4
 8005d6c:	bf14      	ite	ne
 8005d6e:	2500      	movne	r5, #0
 8005d70:	6833      	ldreq	r3, [r6, #0]
 8005d72:	f04f 0600 	mov.w	r6, #0
 8005d76:	bf08      	it	eq
 8005d78:	68e5      	ldreq	r5, [r4, #12]
 8005d7a:	f104 041a 	add.w	r4, r4, #26
 8005d7e:	bf08      	it	eq
 8005d80:	1aed      	subeq	r5, r5, r3
 8005d82:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005d86:	bf08      	it	eq
 8005d88:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	bfc4      	itt	gt
 8005d90:	1a9b      	subgt	r3, r3, r2
 8005d92:	18ed      	addgt	r5, r5, r3
 8005d94:	42b5      	cmp	r5, r6
 8005d96:	d11a      	bne.n	8005dce <_printf_common+0xd2>
 8005d98:	2000      	movs	r0, #0
 8005d9a:	e008      	b.n	8005dae <_printf_common+0xb2>
 8005d9c:	2301      	movs	r3, #1
 8005d9e:	4652      	mov	r2, sl
 8005da0:	4641      	mov	r1, r8
 8005da2:	4638      	mov	r0, r7
 8005da4:	47c8      	blx	r9
 8005da6:	3001      	adds	r0, #1
 8005da8:	d103      	bne.n	8005db2 <_printf_common+0xb6>
 8005daa:	f04f 30ff 	mov.w	r0, #4294967295
 8005dae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005db2:	3501      	adds	r5, #1
 8005db4:	e7c1      	b.n	8005d3a <_printf_common+0x3e>
 8005db6:	2030      	movs	r0, #48	@ 0x30
 8005db8:	18e1      	adds	r1, r4, r3
 8005dba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005dbe:	1c5a      	adds	r2, r3, #1
 8005dc0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005dc4:	4422      	add	r2, r4
 8005dc6:	3302      	adds	r3, #2
 8005dc8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005dcc:	e7c2      	b.n	8005d54 <_printf_common+0x58>
 8005dce:	2301      	movs	r3, #1
 8005dd0:	4622      	mov	r2, r4
 8005dd2:	4641      	mov	r1, r8
 8005dd4:	4638      	mov	r0, r7
 8005dd6:	47c8      	blx	r9
 8005dd8:	3001      	adds	r0, #1
 8005dda:	d0e6      	beq.n	8005daa <_printf_common+0xae>
 8005ddc:	3601      	adds	r6, #1
 8005dde:	e7d9      	b.n	8005d94 <_printf_common+0x98>

08005de0 <_printf_i>:
 8005de0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005de4:	7e0f      	ldrb	r7, [r1, #24]
 8005de6:	4691      	mov	r9, r2
 8005de8:	2f78      	cmp	r7, #120	@ 0x78
 8005dea:	4680      	mov	r8, r0
 8005dec:	460c      	mov	r4, r1
 8005dee:	469a      	mov	sl, r3
 8005df0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005df2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005df6:	d807      	bhi.n	8005e08 <_printf_i+0x28>
 8005df8:	2f62      	cmp	r7, #98	@ 0x62
 8005dfa:	d80a      	bhi.n	8005e12 <_printf_i+0x32>
 8005dfc:	2f00      	cmp	r7, #0
 8005dfe:	f000 80d3 	beq.w	8005fa8 <_printf_i+0x1c8>
 8005e02:	2f58      	cmp	r7, #88	@ 0x58
 8005e04:	f000 80ba 	beq.w	8005f7c <_printf_i+0x19c>
 8005e08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005e10:	e03a      	b.n	8005e88 <_printf_i+0xa8>
 8005e12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005e16:	2b15      	cmp	r3, #21
 8005e18:	d8f6      	bhi.n	8005e08 <_printf_i+0x28>
 8005e1a:	a101      	add	r1, pc, #4	@ (adr r1, 8005e20 <_printf_i+0x40>)
 8005e1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005e20:	08005e79 	.word	0x08005e79
 8005e24:	08005e8d 	.word	0x08005e8d
 8005e28:	08005e09 	.word	0x08005e09
 8005e2c:	08005e09 	.word	0x08005e09
 8005e30:	08005e09 	.word	0x08005e09
 8005e34:	08005e09 	.word	0x08005e09
 8005e38:	08005e8d 	.word	0x08005e8d
 8005e3c:	08005e09 	.word	0x08005e09
 8005e40:	08005e09 	.word	0x08005e09
 8005e44:	08005e09 	.word	0x08005e09
 8005e48:	08005e09 	.word	0x08005e09
 8005e4c:	08005f8f 	.word	0x08005f8f
 8005e50:	08005eb7 	.word	0x08005eb7
 8005e54:	08005f49 	.word	0x08005f49
 8005e58:	08005e09 	.word	0x08005e09
 8005e5c:	08005e09 	.word	0x08005e09
 8005e60:	08005fb1 	.word	0x08005fb1
 8005e64:	08005e09 	.word	0x08005e09
 8005e68:	08005eb7 	.word	0x08005eb7
 8005e6c:	08005e09 	.word	0x08005e09
 8005e70:	08005e09 	.word	0x08005e09
 8005e74:	08005f51 	.word	0x08005f51
 8005e78:	6833      	ldr	r3, [r6, #0]
 8005e7a:	1d1a      	adds	r2, r3, #4
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	6032      	str	r2, [r6, #0]
 8005e80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005e84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005e88:	2301      	movs	r3, #1
 8005e8a:	e09e      	b.n	8005fca <_printf_i+0x1ea>
 8005e8c:	6833      	ldr	r3, [r6, #0]
 8005e8e:	6820      	ldr	r0, [r4, #0]
 8005e90:	1d19      	adds	r1, r3, #4
 8005e92:	6031      	str	r1, [r6, #0]
 8005e94:	0606      	lsls	r6, r0, #24
 8005e96:	d501      	bpl.n	8005e9c <_printf_i+0xbc>
 8005e98:	681d      	ldr	r5, [r3, #0]
 8005e9a:	e003      	b.n	8005ea4 <_printf_i+0xc4>
 8005e9c:	0645      	lsls	r5, r0, #25
 8005e9e:	d5fb      	bpl.n	8005e98 <_printf_i+0xb8>
 8005ea0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005ea4:	2d00      	cmp	r5, #0
 8005ea6:	da03      	bge.n	8005eb0 <_printf_i+0xd0>
 8005ea8:	232d      	movs	r3, #45	@ 0x2d
 8005eaa:	426d      	negs	r5, r5
 8005eac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005eb0:	230a      	movs	r3, #10
 8005eb2:	4859      	ldr	r0, [pc, #356]	@ (8006018 <_printf_i+0x238>)
 8005eb4:	e011      	b.n	8005eda <_printf_i+0xfa>
 8005eb6:	6821      	ldr	r1, [r4, #0]
 8005eb8:	6833      	ldr	r3, [r6, #0]
 8005eba:	0608      	lsls	r0, r1, #24
 8005ebc:	f853 5b04 	ldr.w	r5, [r3], #4
 8005ec0:	d402      	bmi.n	8005ec8 <_printf_i+0xe8>
 8005ec2:	0649      	lsls	r1, r1, #25
 8005ec4:	bf48      	it	mi
 8005ec6:	b2ad      	uxthmi	r5, r5
 8005ec8:	2f6f      	cmp	r7, #111	@ 0x6f
 8005eca:	6033      	str	r3, [r6, #0]
 8005ecc:	bf14      	ite	ne
 8005ece:	230a      	movne	r3, #10
 8005ed0:	2308      	moveq	r3, #8
 8005ed2:	4851      	ldr	r0, [pc, #324]	@ (8006018 <_printf_i+0x238>)
 8005ed4:	2100      	movs	r1, #0
 8005ed6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005eda:	6866      	ldr	r6, [r4, #4]
 8005edc:	2e00      	cmp	r6, #0
 8005ede:	bfa8      	it	ge
 8005ee0:	6821      	ldrge	r1, [r4, #0]
 8005ee2:	60a6      	str	r6, [r4, #8]
 8005ee4:	bfa4      	itt	ge
 8005ee6:	f021 0104 	bicge.w	r1, r1, #4
 8005eea:	6021      	strge	r1, [r4, #0]
 8005eec:	b90d      	cbnz	r5, 8005ef2 <_printf_i+0x112>
 8005eee:	2e00      	cmp	r6, #0
 8005ef0:	d04b      	beq.n	8005f8a <_printf_i+0x1aa>
 8005ef2:	4616      	mov	r6, r2
 8005ef4:	fbb5 f1f3 	udiv	r1, r5, r3
 8005ef8:	fb03 5711 	mls	r7, r3, r1, r5
 8005efc:	5dc7      	ldrb	r7, [r0, r7]
 8005efe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005f02:	462f      	mov	r7, r5
 8005f04:	42bb      	cmp	r3, r7
 8005f06:	460d      	mov	r5, r1
 8005f08:	d9f4      	bls.n	8005ef4 <_printf_i+0x114>
 8005f0a:	2b08      	cmp	r3, #8
 8005f0c:	d10b      	bne.n	8005f26 <_printf_i+0x146>
 8005f0e:	6823      	ldr	r3, [r4, #0]
 8005f10:	07df      	lsls	r7, r3, #31
 8005f12:	d508      	bpl.n	8005f26 <_printf_i+0x146>
 8005f14:	6923      	ldr	r3, [r4, #16]
 8005f16:	6861      	ldr	r1, [r4, #4]
 8005f18:	4299      	cmp	r1, r3
 8005f1a:	bfde      	ittt	le
 8005f1c:	2330      	movle	r3, #48	@ 0x30
 8005f1e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005f22:	f106 36ff 	addle.w	r6, r6, #4294967295
 8005f26:	1b92      	subs	r2, r2, r6
 8005f28:	6122      	str	r2, [r4, #16]
 8005f2a:	464b      	mov	r3, r9
 8005f2c:	4621      	mov	r1, r4
 8005f2e:	4640      	mov	r0, r8
 8005f30:	f8cd a000 	str.w	sl, [sp]
 8005f34:	aa03      	add	r2, sp, #12
 8005f36:	f7ff fee1 	bl	8005cfc <_printf_common>
 8005f3a:	3001      	adds	r0, #1
 8005f3c:	d14a      	bne.n	8005fd4 <_printf_i+0x1f4>
 8005f3e:	f04f 30ff 	mov.w	r0, #4294967295
 8005f42:	b004      	add	sp, #16
 8005f44:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f48:	6823      	ldr	r3, [r4, #0]
 8005f4a:	f043 0320 	orr.w	r3, r3, #32
 8005f4e:	6023      	str	r3, [r4, #0]
 8005f50:	2778      	movs	r7, #120	@ 0x78
 8005f52:	4832      	ldr	r0, [pc, #200]	@ (800601c <_printf_i+0x23c>)
 8005f54:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005f58:	6823      	ldr	r3, [r4, #0]
 8005f5a:	6831      	ldr	r1, [r6, #0]
 8005f5c:	061f      	lsls	r7, r3, #24
 8005f5e:	f851 5b04 	ldr.w	r5, [r1], #4
 8005f62:	d402      	bmi.n	8005f6a <_printf_i+0x18a>
 8005f64:	065f      	lsls	r7, r3, #25
 8005f66:	bf48      	it	mi
 8005f68:	b2ad      	uxthmi	r5, r5
 8005f6a:	6031      	str	r1, [r6, #0]
 8005f6c:	07d9      	lsls	r1, r3, #31
 8005f6e:	bf44      	itt	mi
 8005f70:	f043 0320 	orrmi.w	r3, r3, #32
 8005f74:	6023      	strmi	r3, [r4, #0]
 8005f76:	b11d      	cbz	r5, 8005f80 <_printf_i+0x1a0>
 8005f78:	2310      	movs	r3, #16
 8005f7a:	e7ab      	b.n	8005ed4 <_printf_i+0xf4>
 8005f7c:	4826      	ldr	r0, [pc, #152]	@ (8006018 <_printf_i+0x238>)
 8005f7e:	e7e9      	b.n	8005f54 <_printf_i+0x174>
 8005f80:	6823      	ldr	r3, [r4, #0]
 8005f82:	f023 0320 	bic.w	r3, r3, #32
 8005f86:	6023      	str	r3, [r4, #0]
 8005f88:	e7f6      	b.n	8005f78 <_printf_i+0x198>
 8005f8a:	4616      	mov	r6, r2
 8005f8c:	e7bd      	b.n	8005f0a <_printf_i+0x12a>
 8005f8e:	6833      	ldr	r3, [r6, #0]
 8005f90:	6825      	ldr	r5, [r4, #0]
 8005f92:	1d18      	adds	r0, r3, #4
 8005f94:	6961      	ldr	r1, [r4, #20]
 8005f96:	6030      	str	r0, [r6, #0]
 8005f98:	062e      	lsls	r6, r5, #24
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	d501      	bpl.n	8005fa2 <_printf_i+0x1c2>
 8005f9e:	6019      	str	r1, [r3, #0]
 8005fa0:	e002      	b.n	8005fa8 <_printf_i+0x1c8>
 8005fa2:	0668      	lsls	r0, r5, #25
 8005fa4:	d5fb      	bpl.n	8005f9e <_printf_i+0x1be>
 8005fa6:	8019      	strh	r1, [r3, #0]
 8005fa8:	2300      	movs	r3, #0
 8005faa:	4616      	mov	r6, r2
 8005fac:	6123      	str	r3, [r4, #16]
 8005fae:	e7bc      	b.n	8005f2a <_printf_i+0x14a>
 8005fb0:	6833      	ldr	r3, [r6, #0]
 8005fb2:	2100      	movs	r1, #0
 8005fb4:	1d1a      	adds	r2, r3, #4
 8005fb6:	6032      	str	r2, [r6, #0]
 8005fb8:	681e      	ldr	r6, [r3, #0]
 8005fba:	6862      	ldr	r2, [r4, #4]
 8005fbc:	4630      	mov	r0, r6
 8005fbe:	f000 fac8 	bl	8006552 <memchr>
 8005fc2:	b108      	cbz	r0, 8005fc8 <_printf_i+0x1e8>
 8005fc4:	1b80      	subs	r0, r0, r6
 8005fc6:	6060      	str	r0, [r4, #4]
 8005fc8:	6863      	ldr	r3, [r4, #4]
 8005fca:	6123      	str	r3, [r4, #16]
 8005fcc:	2300      	movs	r3, #0
 8005fce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005fd2:	e7aa      	b.n	8005f2a <_printf_i+0x14a>
 8005fd4:	4632      	mov	r2, r6
 8005fd6:	4649      	mov	r1, r9
 8005fd8:	4640      	mov	r0, r8
 8005fda:	6923      	ldr	r3, [r4, #16]
 8005fdc:	47d0      	blx	sl
 8005fde:	3001      	adds	r0, #1
 8005fe0:	d0ad      	beq.n	8005f3e <_printf_i+0x15e>
 8005fe2:	6823      	ldr	r3, [r4, #0]
 8005fe4:	079b      	lsls	r3, r3, #30
 8005fe6:	d413      	bmi.n	8006010 <_printf_i+0x230>
 8005fe8:	68e0      	ldr	r0, [r4, #12]
 8005fea:	9b03      	ldr	r3, [sp, #12]
 8005fec:	4298      	cmp	r0, r3
 8005fee:	bfb8      	it	lt
 8005ff0:	4618      	movlt	r0, r3
 8005ff2:	e7a6      	b.n	8005f42 <_printf_i+0x162>
 8005ff4:	2301      	movs	r3, #1
 8005ff6:	4632      	mov	r2, r6
 8005ff8:	4649      	mov	r1, r9
 8005ffa:	4640      	mov	r0, r8
 8005ffc:	47d0      	blx	sl
 8005ffe:	3001      	adds	r0, #1
 8006000:	d09d      	beq.n	8005f3e <_printf_i+0x15e>
 8006002:	3501      	adds	r5, #1
 8006004:	68e3      	ldr	r3, [r4, #12]
 8006006:	9903      	ldr	r1, [sp, #12]
 8006008:	1a5b      	subs	r3, r3, r1
 800600a:	42ab      	cmp	r3, r5
 800600c:	dcf2      	bgt.n	8005ff4 <_printf_i+0x214>
 800600e:	e7eb      	b.n	8005fe8 <_printf_i+0x208>
 8006010:	2500      	movs	r5, #0
 8006012:	f104 0619 	add.w	r6, r4, #25
 8006016:	e7f5      	b.n	8006004 <_printf_i+0x224>
 8006018:	08008348 	.word	0x08008348
 800601c:	08008359 	.word	0x08008359

08006020 <std>:
 8006020:	2300      	movs	r3, #0
 8006022:	b510      	push	{r4, lr}
 8006024:	4604      	mov	r4, r0
 8006026:	e9c0 3300 	strd	r3, r3, [r0]
 800602a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800602e:	6083      	str	r3, [r0, #8]
 8006030:	8181      	strh	r1, [r0, #12]
 8006032:	6643      	str	r3, [r0, #100]	@ 0x64
 8006034:	81c2      	strh	r2, [r0, #14]
 8006036:	6183      	str	r3, [r0, #24]
 8006038:	4619      	mov	r1, r3
 800603a:	2208      	movs	r2, #8
 800603c:	305c      	adds	r0, #92	@ 0x5c
 800603e:	f000 f9f9 	bl	8006434 <memset>
 8006042:	4b0d      	ldr	r3, [pc, #52]	@ (8006078 <std+0x58>)
 8006044:	6224      	str	r4, [r4, #32]
 8006046:	6263      	str	r3, [r4, #36]	@ 0x24
 8006048:	4b0c      	ldr	r3, [pc, #48]	@ (800607c <std+0x5c>)
 800604a:	62a3      	str	r3, [r4, #40]	@ 0x28
 800604c:	4b0c      	ldr	r3, [pc, #48]	@ (8006080 <std+0x60>)
 800604e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006050:	4b0c      	ldr	r3, [pc, #48]	@ (8006084 <std+0x64>)
 8006052:	6323      	str	r3, [r4, #48]	@ 0x30
 8006054:	4b0c      	ldr	r3, [pc, #48]	@ (8006088 <std+0x68>)
 8006056:	429c      	cmp	r4, r3
 8006058:	d006      	beq.n	8006068 <std+0x48>
 800605a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800605e:	4294      	cmp	r4, r2
 8006060:	d002      	beq.n	8006068 <std+0x48>
 8006062:	33d0      	adds	r3, #208	@ 0xd0
 8006064:	429c      	cmp	r4, r3
 8006066:	d105      	bne.n	8006074 <std+0x54>
 8006068:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800606c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006070:	f000 ba6c 	b.w	800654c <__retarget_lock_init_recursive>
 8006074:	bd10      	pop	{r4, pc}
 8006076:	bf00      	nop
 8006078:	08006285 	.word	0x08006285
 800607c:	080062a7 	.word	0x080062a7
 8006080:	080062df 	.word	0x080062df
 8006084:	08006303 	.word	0x08006303
 8006088:	200004e8 	.word	0x200004e8

0800608c <stdio_exit_handler>:
 800608c:	4a02      	ldr	r2, [pc, #8]	@ (8006098 <stdio_exit_handler+0xc>)
 800608e:	4903      	ldr	r1, [pc, #12]	@ (800609c <stdio_exit_handler+0x10>)
 8006090:	4803      	ldr	r0, [pc, #12]	@ (80060a0 <stdio_exit_handler+0x14>)
 8006092:	f000 b869 	b.w	8006168 <_fwalk_sglue>
 8006096:	bf00      	nop
 8006098:	20000020 	.word	0x20000020
 800609c:	08007db5 	.word	0x08007db5
 80060a0:	2000019c 	.word	0x2000019c

080060a4 <cleanup_stdio>:
 80060a4:	6841      	ldr	r1, [r0, #4]
 80060a6:	4b0c      	ldr	r3, [pc, #48]	@ (80060d8 <cleanup_stdio+0x34>)
 80060a8:	b510      	push	{r4, lr}
 80060aa:	4299      	cmp	r1, r3
 80060ac:	4604      	mov	r4, r0
 80060ae:	d001      	beq.n	80060b4 <cleanup_stdio+0x10>
 80060b0:	f001 fe80 	bl	8007db4 <_fflush_r>
 80060b4:	68a1      	ldr	r1, [r4, #8]
 80060b6:	4b09      	ldr	r3, [pc, #36]	@ (80060dc <cleanup_stdio+0x38>)
 80060b8:	4299      	cmp	r1, r3
 80060ba:	d002      	beq.n	80060c2 <cleanup_stdio+0x1e>
 80060bc:	4620      	mov	r0, r4
 80060be:	f001 fe79 	bl	8007db4 <_fflush_r>
 80060c2:	68e1      	ldr	r1, [r4, #12]
 80060c4:	4b06      	ldr	r3, [pc, #24]	@ (80060e0 <cleanup_stdio+0x3c>)
 80060c6:	4299      	cmp	r1, r3
 80060c8:	d004      	beq.n	80060d4 <cleanup_stdio+0x30>
 80060ca:	4620      	mov	r0, r4
 80060cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060d0:	f001 be70 	b.w	8007db4 <_fflush_r>
 80060d4:	bd10      	pop	{r4, pc}
 80060d6:	bf00      	nop
 80060d8:	200004e8 	.word	0x200004e8
 80060dc:	20000550 	.word	0x20000550
 80060e0:	200005b8 	.word	0x200005b8

080060e4 <global_stdio_init.part.0>:
 80060e4:	b510      	push	{r4, lr}
 80060e6:	4b0b      	ldr	r3, [pc, #44]	@ (8006114 <global_stdio_init.part.0+0x30>)
 80060e8:	4c0b      	ldr	r4, [pc, #44]	@ (8006118 <global_stdio_init.part.0+0x34>)
 80060ea:	4a0c      	ldr	r2, [pc, #48]	@ (800611c <global_stdio_init.part.0+0x38>)
 80060ec:	4620      	mov	r0, r4
 80060ee:	601a      	str	r2, [r3, #0]
 80060f0:	2104      	movs	r1, #4
 80060f2:	2200      	movs	r2, #0
 80060f4:	f7ff ff94 	bl	8006020 <std>
 80060f8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80060fc:	2201      	movs	r2, #1
 80060fe:	2109      	movs	r1, #9
 8006100:	f7ff ff8e 	bl	8006020 <std>
 8006104:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006108:	2202      	movs	r2, #2
 800610a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800610e:	2112      	movs	r1, #18
 8006110:	f7ff bf86 	b.w	8006020 <std>
 8006114:	20000620 	.word	0x20000620
 8006118:	200004e8 	.word	0x200004e8
 800611c:	0800608d 	.word	0x0800608d

08006120 <__sfp_lock_acquire>:
 8006120:	4801      	ldr	r0, [pc, #4]	@ (8006128 <__sfp_lock_acquire+0x8>)
 8006122:	f000 ba14 	b.w	800654e <__retarget_lock_acquire_recursive>
 8006126:	bf00      	nop
 8006128:	20000629 	.word	0x20000629

0800612c <__sfp_lock_release>:
 800612c:	4801      	ldr	r0, [pc, #4]	@ (8006134 <__sfp_lock_release+0x8>)
 800612e:	f000 ba0f 	b.w	8006550 <__retarget_lock_release_recursive>
 8006132:	bf00      	nop
 8006134:	20000629 	.word	0x20000629

08006138 <__sinit>:
 8006138:	b510      	push	{r4, lr}
 800613a:	4604      	mov	r4, r0
 800613c:	f7ff fff0 	bl	8006120 <__sfp_lock_acquire>
 8006140:	6a23      	ldr	r3, [r4, #32]
 8006142:	b11b      	cbz	r3, 800614c <__sinit+0x14>
 8006144:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006148:	f7ff bff0 	b.w	800612c <__sfp_lock_release>
 800614c:	4b04      	ldr	r3, [pc, #16]	@ (8006160 <__sinit+0x28>)
 800614e:	6223      	str	r3, [r4, #32]
 8006150:	4b04      	ldr	r3, [pc, #16]	@ (8006164 <__sinit+0x2c>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d1f5      	bne.n	8006144 <__sinit+0xc>
 8006158:	f7ff ffc4 	bl	80060e4 <global_stdio_init.part.0>
 800615c:	e7f2      	b.n	8006144 <__sinit+0xc>
 800615e:	bf00      	nop
 8006160:	080060a5 	.word	0x080060a5
 8006164:	20000620 	.word	0x20000620

08006168 <_fwalk_sglue>:
 8006168:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800616c:	4607      	mov	r7, r0
 800616e:	4688      	mov	r8, r1
 8006170:	4614      	mov	r4, r2
 8006172:	2600      	movs	r6, #0
 8006174:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006178:	f1b9 0901 	subs.w	r9, r9, #1
 800617c:	d505      	bpl.n	800618a <_fwalk_sglue+0x22>
 800617e:	6824      	ldr	r4, [r4, #0]
 8006180:	2c00      	cmp	r4, #0
 8006182:	d1f7      	bne.n	8006174 <_fwalk_sglue+0xc>
 8006184:	4630      	mov	r0, r6
 8006186:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800618a:	89ab      	ldrh	r3, [r5, #12]
 800618c:	2b01      	cmp	r3, #1
 800618e:	d907      	bls.n	80061a0 <_fwalk_sglue+0x38>
 8006190:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006194:	3301      	adds	r3, #1
 8006196:	d003      	beq.n	80061a0 <_fwalk_sglue+0x38>
 8006198:	4629      	mov	r1, r5
 800619a:	4638      	mov	r0, r7
 800619c:	47c0      	blx	r8
 800619e:	4306      	orrs	r6, r0
 80061a0:	3568      	adds	r5, #104	@ 0x68
 80061a2:	e7e9      	b.n	8006178 <_fwalk_sglue+0x10>

080061a4 <iprintf>:
 80061a4:	b40f      	push	{r0, r1, r2, r3}
 80061a6:	b507      	push	{r0, r1, r2, lr}
 80061a8:	4906      	ldr	r1, [pc, #24]	@ (80061c4 <iprintf+0x20>)
 80061aa:	ab04      	add	r3, sp, #16
 80061ac:	6808      	ldr	r0, [r1, #0]
 80061ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80061b2:	6881      	ldr	r1, [r0, #8]
 80061b4:	9301      	str	r3, [sp, #4]
 80061b6:	f001 fc65 	bl	8007a84 <_vfiprintf_r>
 80061ba:	b003      	add	sp, #12
 80061bc:	f85d eb04 	ldr.w	lr, [sp], #4
 80061c0:	b004      	add	sp, #16
 80061c2:	4770      	bx	lr
 80061c4:	20000198 	.word	0x20000198

080061c8 <_puts_r>:
 80061c8:	6a03      	ldr	r3, [r0, #32]
 80061ca:	b570      	push	{r4, r5, r6, lr}
 80061cc:	4605      	mov	r5, r0
 80061ce:	460e      	mov	r6, r1
 80061d0:	6884      	ldr	r4, [r0, #8]
 80061d2:	b90b      	cbnz	r3, 80061d8 <_puts_r+0x10>
 80061d4:	f7ff ffb0 	bl	8006138 <__sinit>
 80061d8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80061da:	07db      	lsls	r3, r3, #31
 80061dc:	d405      	bmi.n	80061ea <_puts_r+0x22>
 80061de:	89a3      	ldrh	r3, [r4, #12]
 80061e0:	0598      	lsls	r0, r3, #22
 80061e2:	d402      	bmi.n	80061ea <_puts_r+0x22>
 80061e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80061e6:	f000 f9b2 	bl	800654e <__retarget_lock_acquire_recursive>
 80061ea:	89a3      	ldrh	r3, [r4, #12]
 80061ec:	0719      	lsls	r1, r3, #28
 80061ee:	d502      	bpl.n	80061f6 <_puts_r+0x2e>
 80061f0:	6923      	ldr	r3, [r4, #16]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d135      	bne.n	8006262 <_puts_r+0x9a>
 80061f6:	4621      	mov	r1, r4
 80061f8:	4628      	mov	r0, r5
 80061fa:	f000 f8c5 	bl	8006388 <__swsetup_r>
 80061fe:	b380      	cbz	r0, 8006262 <_puts_r+0x9a>
 8006200:	f04f 35ff 	mov.w	r5, #4294967295
 8006204:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006206:	07da      	lsls	r2, r3, #31
 8006208:	d405      	bmi.n	8006216 <_puts_r+0x4e>
 800620a:	89a3      	ldrh	r3, [r4, #12]
 800620c:	059b      	lsls	r3, r3, #22
 800620e:	d402      	bmi.n	8006216 <_puts_r+0x4e>
 8006210:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006212:	f000 f99d 	bl	8006550 <__retarget_lock_release_recursive>
 8006216:	4628      	mov	r0, r5
 8006218:	bd70      	pop	{r4, r5, r6, pc}
 800621a:	2b00      	cmp	r3, #0
 800621c:	da04      	bge.n	8006228 <_puts_r+0x60>
 800621e:	69a2      	ldr	r2, [r4, #24]
 8006220:	429a      	cmp	r2, r3
 8006222:	dc17      	bgt.n	8006254 <_puts_r+0x8c>
 8006224:	290a      	cmp	r1, #10
 8006226:	d015      	beq.n	8006254 <_puts_r+0x8c>
 8006228:	6823      	ldr	r3, [r4, #0]
 800622a:	1c5a      	adds	r2, r3, #1
 800622c:	6022      	str	r2, [r4, #0]
 800622e:	7019      	strb	r1, [r3, #0]
 8006230:	68a3      	ldr	r3, [r4, #8]
 8006232:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8006236:	3b01      	subs	r3, #1
 8006238:	60a3      	str	r3, [r4, #8]
 800623a:	2900      	cmp	r1, #0
 800623c:	d1ed      	bne.n	800621a <_puts_r+0x52>
 800623e:	2b00      	cmp	r3, #0
 8006240:	da11      	bge.n	8006266 <_puts_r+0x9e>
 8006242:	4622      	mov	r2, r4
 8006244:	210a      	movs	r1, #10
 8006246:	4628      	mov	r0, r5
 8006248:	f000 f85f 	bl	800630a <__swbuf_r>
 800624c:	3001      	adds	r0, #1
 800624e:	d0d7      	beq.n	8006200 <_puts_r+0x38>
 8006250:	250a      	movs	r5, #10
 8006252:	e7d7      	b.n	8006204 <_puts_r+0x3c>
 8006254:	4622      	mov	r2, r4
 8006256:	4628      	mov	r0, r5
 8006258:	f000 f857 	bl	800630a <__swbuf_r>
 800625c:	3001      	adds	r0, #1
 800625e:	d1e7      	bne.n	8006230 <_puts_r+0x68>
 8006260:	e7ce      	b.n	8006200 <_puts_r+0x38>
 8006262:	3e01      	subs	r6, #1
 8006264:	e7e4      	b.n	8006230 <_puts_r+0x68>
 8006266:	6823      	ldr	r3, [r4, #0]
 8006268:	1c5a      	adds	r2, r3, #1
 800626a:	6022      	str	r2, [r4, #0]
 800626c:	220a      	movs	r2, #10
 800626e:	701a      	strb	r2, [r3, #0]
 8006270:	e7ee      	b.n	8006250 <_puts_r+0x88>
	...

08006274 <puts>:
 8006274:	4b02      	ldr	r3, [pc, #8]	@ (8006280 <puts+0xc>)
 8006276:	4601      	mov	r1, r0
 8006278:	6818      	ldr	r0, [r3, #0]
 800627a:	f7ff bfa5 	b.w	80061c8 <_puts_r>
 800627e:	bf00      	nop
 8006280:	20000198 	.word	0x20000198

08006284 <__sread>:
 8006284:	b510      	push	{r4, lr}
 8006286:	460c      	mov	r4, r1
 8006288:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800628c:	f000 f900 	bl	8006490 <_read_r>
 8006290:	2800      	cmp	r0, #0
 8006292:	bfab      	itete	ge
 8006294:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8006296:	89a3      	ldrhlt	r3, [r4, #12]
 8006298:	181b      	addge	r3, r3, r0
 800629a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800629e:	bfac      	ite	ge
 80062a0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80062a2:	81a3      	strhlt	r3, [r4, #12]
 80062a4:	bd10      	pop	{r4, pc}

080062a6 <__swrite>:
 80062a6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062aa:	461f      	mov	r7, r3
 80062ac:	898b      	ldrh	r3, [r1, #12]
 80062ae:	4605      	mov	r5, r0
 80062b0:	05db      	lsls	r3, r3, #23
 80062b2:	460c      	mov	r4, r1
 80062b4:	4616      	mov	r6, r2
 80062b6:	d505      	bpl.n	80062c4 <__swrite+0x1e>
 80062b8:	2302      	movs	r3, #2
 80062ba:	2200      	movs	r2, #0
 80062bc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062c0:	f000 f8d4 	bl	800646c <_lseek_r>
 80062c4:	89a3      	ldrh	r3, [r4, #12]
 80062c6:	4632      	mov	r2, r6
 80062c8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80062cc:	81a3      	strh	r3, [r4, #12]
 80062ce:	4628      	mov	r0, r5
 80062d0:	463b      	mov	r3, r7
 80062d2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80062d6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062da:	f000 b8fb 	b.w	80064d4 <_write_r>

080062de <__sseek>:
 80062de:	b510      	push	{r4, lr}
 80062e0:	460c      	mov	r4, r1
 80062e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062e6:	f000 f8c1 	bl	800646c <_lseek_r>
 80062ea:	1c43      	adds	r3, r0, #1
 80062ec:	89a3      	ldrh	r3, [r4, #12]
 80062ee:	bf15      	itete	ne
 80062f0:	6560      	strne	r0, [r4, #84]	@ 0x54
 80062f2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80062f6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80062fa:	81a3      	strheq	r3, [r4, #12]
 80062fc:	bf18      	it	ne
 80062fe:	81a3      	strhne	r3, [r4, #12]
 8006300:	bd10      	pop	{r4, pc}

08006302 <__sclose>:
 8006302:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006306:	f000 b8a1 	b.w	800644c <_close_r>

0800630a <__swbuf_r>:
 800630a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800630c:	460e      	mov	r6, r1
 800630e:	4614      	mov	r4, r2
 8006310:	4605      	mov	r5, r0
 8006312:	b118      	cbz	r0, 800631c <__swbuf_r+0x12>
 8006314:	6a03      	ldr	r3, [r0, #32]
 8006316:	b90b      	cbnz	r3, 800631c <__swbuf_r+0x12>
 8006318:	f7ff ff0e 	bl	8006138 <__sinit>
 800631c:	69a3      	ldr	r3, [r4, #24]
 800631e:	60a3      	str	r3, [r4, #8]
 8006320:	89a3      	ldrh	r3, [r4, #12]
 8006322:	071a      	lsls	r2, r3, #28
 8006324:	d501      	bpl.n	800632a <__swbuf_r+0x20>
 8006326:	6923      	ldr	r3, [r4, #16]
 8006328:	b943      	cbnz	r3, 800633c <__swbuf_r+0x32>
 800632a:	4621      	mov	r1, r4
 800632c:	4628      	mov	r0, r5
 800632e:	f000 f82b 	bl	8006388 <__swsetup_r>
 8006332:	b118      	cbz	r0, 800633c <__swbuf_r+0x32>
 8006334:	f04f 37ff 	mov.w	r7, #4294967295
 8006338:	4638      	mov	r0, r7
 800633a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800633c:	6823      	ldr	r3, [r4, #0]
 800633e:	6922      	ldr	r2, [r4, #16]
 8006340:	b2f6      	uxtb	r6, r6
 8006342:	1a98      	subs	r0, r3, r2
 8006344:	6963      	ldr	r3, [r4, #20]
 8006346:	4637      	mov	r7, r6
 8006348:	4283      	cmp	r3, r0
 800634a:	dc05      	bgt.n	8006358 <__swbuf_r+0x4e>
 800634c:	4621      	mov	r1, r4
 800634e:	4628      	mov	r0, r5
 8006350:	f001 fd30 	bl	8007db4 <_fflush_r>
 8006354:	2800      	cmp	r0, #0
 8006356:	d1ed      	bne.n	8006334 <__swbuf_r+0x2a>
 8006358:	68a3      	ldr	r3, [r4, #8]
 800635a:	3b01      	subs	r3, #1
 800635c:	60a3      	str	r3, [r4, #8]
 800635e:	6823      	ldr	r3, [r4, #0]
 8006360:	1c5a      	adds	r2, r3, #1
 8006362:	6022      	str	r2, [r4, #0]
 8006364:	701e      	strb	r6, [r3, #0]
 8006366:	6962      	ldr	r2, [r4, #20]
 8006368:	1c43      	adds	r3, r0, #1
 800636a:	429a      	cmp	r2, r3
 800636c:	d004      	beq.n	8006378 <__swbuf_r+0x6e>
 800636e:	89a3      	ldrh	r3, [r4, #12]
 8006370:	07db      	lsls	r3, r3, #31
 8006372:	d5e1      	bpl.n	8006338 <__swbuf_r+0x2e>
 8006374:	2e0a      	cmp	r6, #10
 8006376:	d1df      	bne.n	8006338 <__swbuf_r+0x2e>
 8006378:	4621      	mov	r1, r4
 800637a:	4628      	mov	r0, r5
 800637c:	f001 fd1a 	bl	8007db4 <_fflush_r>
 8006380:	2800      	cmp	r0, #0
 8006382:	d0d9      	beq.n	8006338 <__swbuf_r+0x2e>
 8006384:	e7d6      	b.n	8006334 <__swbuf_r+0x2a>
	...

08006388 <__swsetup_r>:
 8006388:	b538      	push	{r3, r4, r5, lr}
 800638a:	4b29      	ldr	r3, [pc, #164]	@ (8006430 <__swsetup_r+0xa8>)
 800638c:	4605      	mov	r5, r0
 800638e:	6818      	ldr	r0, [r3, #0]
 8006390:	460c      	mov	r4, r1
 8006392:	b118      	cbz	r0, 800639c <__swsetup_r+0x14>
 8006394:	6a03      	ldr	r3, [r0, #32]
 8006396:	b90b      	cbnz	r3, 800639c <__swsetup_r+0x14>
 8006398:	f7ff fece 	bl	8006138 <__sinit>
 800639c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80063a0:	0719      	lsls	r1, r3, #28
 80063a2:	d422      	bmi.n	80063ea <__swsetup_r+0x62>
 80063a4:	06da      	lsls	r2, r3, #27
 80063a6:	d407      	bmi.n	80063b8 <__swsetup_r+0x30>
 80063a8:	2209      	movs	r2, #9
 80063aa:	602a      	str	r2, [r5, #0]
 80063ac:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80063b0:	f04f 30ff 	mov.w	r0, #4294967295
 80063b4:	81a3      	strh	r3, [r4, #12]
 80063b6:	e033      	b.n	8006420 <__swsetup_r+0x98>
 80063b8:	0758      	lsls	r0, r3, #29
 80063ba:	d512      	bpl.n	80063e2 <__swsetup_r+0x5a>
 80063bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80063be:	b141      	cbz	r1, 80063d2 <__swsetup_r+0x4a>
 80063c0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80063c4:	4299      	cmp	r1, r3
 80063c6:	d002      	beq.n	80063ce <__swsetup_r+0x46>
 80063c8:	4628      	mov	r0, r5
 80063ca:	f000 ff4d 	bl	8007268 <_free_r>
 80063ce:	2300      	movs	r3, #0
 80063d0:	6363      	str	r3, [r4, #52]	@ 0x34
 80063d2:	89a3      	ldrh	r3, [r4, #12]
 80063d4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80063d8:	81a3      	strh	r3, [r4, #12]
 80063da:	2300      	movs	r3, #0
 80063dc:	6063      	str	r3, [r4, #4]
 80063de:	6923      	ldr	r3, [r4, #16]
 80063e0:	6023      	str	r3, [r4, #0]
 80063e2:	89a3      	ldrh	r3, [r4, #12]
 80063e4:	f043 0308 	orr.w	r3, r3, #8
 80063e8:	81a3      	strh	r3, [r4, #12]
 80063ea:	6923      	ldr	r3, [r4, #16]
 80063ec:	b94b      	cbnz	r3, 8006402 <__swsetup_r+0x7a>
 80063ee:	89a3      	ldrh	r3, [r4, #12]
 80063f0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 80063f4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80063f8:	d003      	beq.n	8006402 <__swsetup_r+0x7a>
 80063fa:	4621      	mov	r1, r4
 80063fc:	4628      	mov	r0, r5
 80063fe:	f001 fd38 	bl	8007e72 <__smakebuf_r>
 8006402:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006406:	f013 0201 	ands.w	r2, r3, #1
 800640a:	d00a      	beq.n	8006422 <__swsetup_r+0x9a>
 800640c:	2200      	movs	r2, #0
 800640e:	60a2      	str	r2, [r4, #8]
 8006410:	6962      	ldr	r2, [r4, #20]
 8006412:	4252      	negs	r2, r2
 8006414:	61a2      	str	r2, [r4, #24]
 8006416:	6922      	ldr	r2, [r4, #16]
 8006418:	b942      	cbnz	r2, 800642c <__swsetup_r+0xa4>
 800641a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800641e:	d1c5      	bne.n	80063ac <__swsetup_r+0x24>
 8006420:	bd38      	pop	{r3, r4, r5, pc}
 8006422:	0799      	lsls	r1, r3, #30
 8006424:	bf58      	it	pl
 8006426:	6962      	ldrpl	r2, [r4, #20]
 8006428:	60a2      	str	r2, [r4, #8]
 800642a:	e7f4      	b.n	8006416 <__swsetup_r+0x8e>
 800642c:	2000      	movs	r0, #0
 800642e:	e7f7      	b.n	8006420 <__swsetup_r+0x98>
 8006430:	20000198 	.word	0x20000198

08006434 <memset>:
 8006434:	4603      	mov	r3, r0
 8006436:	4402      	add	r2, r0
 8006438:	4293      	cmp	r3, r2
 800643a:	d100      	bne.n	800643e <memset+0xa>
 800643c:	4770      	bx	lr
 800643e:	f803 1b01 	strb.w	r1, [r3], #1
 8006442:	e7f9      	b.n	8006438 <memset+0x4>

08006444 <_localeconv_r>:
 8006444:	4800      	ldr	r0, [pc, #0]	@ (8006448 <_localeconv_r+0x4>)
 8006446:	4770      	bx	lr
 8006448:	2000011c 	.word	0x2000011c

0800644c <_close_r>:
 800644c:	b538      	push	{r3, r4, r5, lr}
 800644e:	2300      	movs	r3, #0
 8006450:	4d05      	ldr	r5, [pc, #20]	@ (8006468 <_close_r+0x1c>)
 8006452:	4604      	mov	r4, r0
 8006454:	4608      	mov	r0, r1
 8006456:	602b      	str	r3, [r5, #0]
 8006458:	f7fc fb16 	bl	8002a88 <_close>
 800645c:	1c43      	adds	r3, r0, #1
 800645e:	d102      	bne.n	8006466 <_close_r+0x1a>
 8006460:	682b      	ldr	r3, [r5, #0]
 8006462:	b103      	cbz	r3, 8006466 <_close_r+0x1a>
 8006464:	6023      	str	r3, [r4, #0]
 8006466:	bd38      	pop	{r3, r4, r5, pc}
 8006468:	20000624 	.word	0x20000624

0800646c <_lseek_r>:
 800646c:	b538      	push	{r3, r4, r5, lr}
 800646e:	4604      	mov	r4, r0
 8006470:	4608      	mov	r0, r1
 8006472:	4611      	mov	r1, r2
 8006474:	2200      	movs	r2, #0
 8006476:	4d05      	ldr	r5, [pc, #20]	@ (800648c <_lseek_r+0x20>)
 8006478:	602a      	str	r2, [r5, #0]
 800647a:	461a      	mov	r2, r3
 800647c:	f7fc fb0e 	bl	8002a9c <_lseek>
 8006480:	1c43      	adds	r3, r0, #1
 8006482:	d102      	bne.n	800648a <_lseek_r+0x1e>
 8006484:	682b      	ldr	r3, [r5, #0]
 8006486:	b103      	cbz	r3, 800648a <_lseek_r+0x1e>
 8006488:	6023      	str	r3, [r4, #0]
 800648a:	bd38      	pop	{r3, r4, r5, pc}
 800648c:	20000624 	.word	0x20000624

08006490 <_read_r>:
 8006490:	b538      	push	{r3, r4, r5, lr}
 8006492:	4604      	mov	r4, r0
 8006494:	4608      	mov	r0, r1
 8006496:	4611      	mov	r1, r2
 8006498:	2200      	movs	r2, #0
 800649a:	4d05      	ldr	r5, [pc, #20]	@ (80064b0 <_read_r+0x20>)
 800649c:	602a      	str	r2, [r5, #0]
 800649e:	461a      	mov	r2, r3
 80064a0:	f7fc fae2 	bl	8002a68 <_read>
 80064a4:	1c43      	adds	r3, r0, #1
 80064a6:	d102      	bne.n	80064ae <_read_r+0x1e>
 80064a8:	682b      	ldr	r3, [r5, #0]
 80064aa:	b103      	cbz	r3, 80064ae <_read_r+0x1e>
 80064ac:	6023      	str	r3, [r4, #0]
 80064ae:	bd38      	pop	{r3, r4, r5, pc}
 80064b0:	20000624 	.word	0x20000624

080064b4 <_sbrk_r>:
 80064b4:	b538      	push	{r3, r4, r5, lr}
 80064b6:	2300      	movs	r3, #0
 80064b8:	4d05      	ldr	r5, [pc, #20]	@ (80064d0 <_sbrk_r+0x1c>)
 80064ba:	4604      	mov	r4, r0
 80064bc:	4608      	mov	r0, r1
 80064be:	602b      	str	r3, [r5, #0]
 80064c0:	f7fc faee 	bl	8002aa0 <_sbrk>
 80064c4:	1c43      	adds	r3, r0, #1
 80064c6:	d102      	bne.n	80064ce <_sbrk_r+0x1a>
 80064c8:	682b      	ldr	r3, [r5, #0]
 80064ca:	b103      	cbz	r3, 80064ce <_sbrk_r+0x1a>
 80064cc:	6023      	str	r3, [r4, #0]
 80064ce:	bd38      	pop	{r3, r4, r5, pc}
 80064d0:	20000624 	.word	0x20000624

080064d4 <_write_r>:
 80064d4:	b538      	push	{r3, r4, r5, lr}
 80064d6:	4604      	mov	r4, r0
 80064d8:	4608      	mov	r0, r1
 80064da:	4611      	mov	r1, r2
 80064dc:	2200      	movs	r2, #0
 80064de:	4d05      	ldr	r5, [pc, #20]	@ (80064f4 <_write_r+0x20>)
 80064e0:	602a      	str	r2, [r5, #0]
 80064e2:	461a      	mov	r2, r3
 80064e4:	f7fb feaa 	bl	800223c <_write>
 80064e8:	1c43      	adds	r3, r0, #1
 80064ea:	d102      	bne.n	80064f2 <_write_r+0x1e>
 80064ec:	682b      	ldr	r3, [r5, #0]
 80064ee:	b103      	cbz	r3, 80064f2 <_write_r+0x1e>
 80064f0:	6023      	str	r3, [r4, #0]
 80064f2:	bd38      	pop	{r3, r4, r5, pc}
 80064f4:	20000624 	.word	0x20000624

080064f8 <__errno>:
 80064f8:	4b01      	ldr	r3, [pc, #4]	@ (8006500 <__errno+0x8>)
 80064fa:	6818      	ldr	r0, [r3, #0]
 80064fc:	4770      	bx	lr
 80064fe:	bf00      	nop
 8006500:	20000198 	.word	0x20000198

08006504 <__libc_init_array>:
 8006504:	b570      	push	{r4, r5, r6, lr}
 8006506:	2600      	movs	r6, #0
 8006508:	4d0c      	ldr	r5, [pc, #48]	@ (800653c <__libc_init_array+0x38>)
 800650a:	4c0d      	ldr	r4, [pc, #52]	@ (8006540 <__libc_init_array+0x3c>)
 800650c:	1b64      	subs	r4, r4, r5
 800650e:	10a4      	asrs	r4, r4, #2
 8006510:	42a6      	cmp	r6, r4
 8006512:	d109      	bne.n	8006528 <__libc_init_array+0x24>
 8006514:	f001 fd6c 	bl	8007ff0 <_init>
 8006518:	2600      	movs	r6, #0
 800651a:	4d0a      	ldr	r5, [pc, #40]	@ (8006544 <__libc_init_array+0x40>)
 800651c:	4c0a      	ldr	r4, [pc, #40]	@ (8006548 <__libc_init_array+0x44>)
 800651e:	1b64      	subs	r4, r4, r5
 8006520:	10a4      	asrs	r4, r4, #2
 8006522:	42a6      	cmp	r6, r4
 8006524:	d105      	bne.n	8006532 <__libc_init_array+0x2e>
 8006526:	bd70      	pop	{r4, r5, r6, pc}
 8006528:	f855 3b04 	ldr.w	r3, [r5], #4
 800652c:	4798      	blx	r3
 800652e:	3601      	adds	r6, #1
 8006530:	e7ee      	b.n	8006510 <__libc_init_array+0xc>
 8006532:	f855 3b04 	ldr.w	r3, [r5], #4
 8006536:	4798      	blx	r3
 8006538:	3601      	adds	r6, #1
 800653a:	e7f2      	b.n	8006522 <__libc_init_array+0x1e>
 800653c:	080086b4 	.word	0x080086b4
 8006540:	080086b4 	.word	0x080086b4
 8006544:	080086b4 	.word	0x080086b4
 8006548:	080086b8 	.word	0x080086b8

0800654c <__retarget_lock_init_recursive>:
 800654c:	4770      	bx	lr

0800654e <__retarget_lock_acquire_recursive>:
 800654e:	4770      	bx	lr

08006550 <__retarget_lock_release_recursive>:
 8006550:	4770      	bx	lr

08006552 <memchr>:
 8006552:	4603      	mov	r3, r0
 8006554:	b510      	push	{r4, lr}
 8006556:	b2c9      	uxtb	r1, r1
 8006558:	4402      	add	r2, r0
 800655a:	4293      	cmp	r3, r2
 800655c:	4618      	mov	r0, r3
 800655e:	d101      	bne.n	8006564 <memchr+0x12>
 8006560:	2000      	movs	r0, #0
 8006562:	e003      	b.n	800656c <memchr+0x1a>
 8006564:	7804      	ldrb	r4, [r0, #0]
 8006566:	3301      	adds	r3, #1
 8006568:	428c      	cmp	r4, r1
 800656a:	d1f6      	bne.n	800655a <memchr+0x8>
 800656c:	bd10      	pop	{r4, pc}

0800656e <memcpy>:
 800656e:	440a      	add	r2, r1
 8006570:	4291      	cmp	r1, r2
 8006572:	f100 33ff 	add.w	r3, r0, #4294967295
 8006576:	d100      	bne.n	800657a <memcpy+0xc>
 8006578:	4770      	bx	lr
 800657a:	b510      	push	{r4, lr}
 800657c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006580:	4291      	cmp	r1, r2
 8006582:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006586:	d1f9      	bne.n	800657c <memcpy+0xe>
 8006588:	bd10      	pop	{r4, pc}
	...

0800658c <__assert_func>:
 800658c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800658e:	4614      	mov	r4, r2
 8006590:	461a      	mov	r2, r3
 8006592:	4b09      	ldr	r3, [pc, #36]	@ (80065b8 <__assert_func+0x2c>)
 8006594:	4605      	mov	r5, r0
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	68d8      	ldr	r0, [r3, #12]
 800659a:	b954      	cbnz	r4, 80065b2 <__assert_func+0x26>
 800659c:	4b07      	ldr	r3, [pc, #28]	@ (80065bc <__assert_func+0x30>)
 800659e:	461c      	mov	r4, r3
 80065a0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80065a4:	9100      	str	r1, [sp, #0]
 80065a6:	462b      	mov	r3, r5
 80065a8:	4905      	ldr	r1, [pc, #20]	@ (80065c0 <__assert_func+0x34>)
 80065aa:	f001 fc2b 	bl	8007e04 <fiprintf>
 80065ae:	f001 fcbf 	bl	8007f30 <abort>
 80065b2:	4b04      	ldr	r3, [pc, #16]	@ (80065c4 <__assert_func+0x38>)
 80065b4:	e7f4      	b.n	80065a0 <__assert_func+0x14>
 80065b6:	bf00      	nop
 80065b8:	20000198 	.word	0x20000198
 80065bc:	080083af 	.word	0x080083af
 80065c0:	08008381 	.word	0x08008381
 80065c4:	08008374 	.word	0x08008374

080065c8 <quorem>:
 80065c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065cc:	6903      	ldr	r3, [r0, #16]
 80065ce:	690c      	ldr	r4, [r1, #16]
 80065d0:	4607      	mov	r7, r0
 80065d2:	42a3      	cmp	r3, r4
 80065d4:	db7e      	blt.n	80066d4 <quorem+0x10c>
 80065d6:	3c01      	subs	r4, #1
 80065d8:	00a3      	lsls	r3, r4, #2
 80065da:	f100 0514 	add.w	r5, r0, #20
 80065de:	f101 0814 	add.w	r8, r1, #20
 80065e2:	9300      	str	r3, [sp, #0]
 80065e4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80065e8:	9301      	str	r3, [sp, #4]
 80065ea:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80065ee:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80065f2:	3301      	adds	r3, #1
 80065f4:	429a      	cmp	r2, r3
 80065f6:	fbb2 f6f3 	udiv	r6, r2, r3
 80065fa:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80065fe:	d32e      	bcc.n	800665e <quorem+0x96>
 8006600:	f04f 0a00 	mov.w	sl, #0
 8006604:	46c4      	mov	ip, r8
 8006606:	46ae      	mov	lr, r5
 8006608:	46d3      	mov	fp, sl
 800660a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800660e:	b298      	uxth	r0, r3
 8006610:	fb06 a000 	mla	r0, r6, r0, sl
 8006614:	0c1b      	lsrs	r3, r3, #16
 8006616:	0c02      	lsrs	r2, r0, #16
 8006618:	fb06 2303 	mla	r3, r6, r3, r2
 800661c:	f8de 2000 	ldr.w	r2, [lr]
 8006620:	b280      	uxth	r0, r0
 8006622:	b292      	uxth	r2, r2
 8006624:	1a12      	subs	r2, r2, r0
 8006626:	445a      	add	r2, fp
 8006628:	f8de 0000 	ldr.w	r0, [lr]
 800662c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006630:	b29b      	uxth	r3, r3
 8006632:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006636:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800663a:	b292      	uxth	r2, r2
 800663c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006640:	45e1      	cmp	r9, ip
 8006642:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8006646:	f84e 2b04 	str.w	r2, [lr], #4
 800664a:	d2de      	bcs.n	800660a <quorem+0x42>
 800664c:	9b00      	ldr	r3, [sp, #0]
 800664e:	58eb      	ldr	r3, [r5, r3]
 8006650:	b92b      	cbnz	r3, 800665e <quorem+0x96>
 8006652:	9b01      	ldr	r3, [sp, #4]
 8006654:	3b04      	subs	r3, #4
 8006656:	429d      	cmp	r5, r3
 8006658:	461a      	mov	r2, r3
 800665a:	d32f      	bcc.n	80066bc <quorem+0xf4>
 800665c:	613c      	str	r4, [r7, #16]
 800665e:	4638      	mov	r0, r7
 8006660:	f001 f8d4 	bl	800780c <__mcmp>
 8006664:	2800      	cmp	r0, #0
 8006666:	db25      	blt.n	80066b4 <quorem+0xec>
 8006668:	4629      	mov	r1, r5
 800666a:	2000      	movs	r0, #0
 800666c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006670:	f8d1 c000 	ldr.w	ip, [r1]
 8006674:	fa1f fe82 	uxth.w	lr, r2
 8006678:	fa1f f38c 	uxth.w	r3, ip
 800667c:	eba3 030e 	sub.w	r3, r3, lr
 8006680:	4403      	add	r3, r0
 8006682:	0c12      	lsrs	r2, r2, #16
 8006684:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8006688:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800668c:	b29b      	uxth	r3, r3
 800668e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006692:	45c1      	cmp	r9, r8
 8006694:	ea4f 4022 	mov.w	r0, r2, asr #16
 8006698:	f841 3b04 	str.w	r3, [r1], #4
 800669c:	d2e6      	bcs.n	800666c <quorem+0xa4>
 800669e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80066a2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80066a6:	b922      	cbnz	r2, 80066b2 <quorem+0xea>
 80066a8:	3b04      	subs	r3, #4
 80066aa:	429d      	cmp	r5, r3
 80066ac:	461a      	mov	r2, r3
 80066ae:	d30b      	bcc.n	80066c8 <quorem+0x100>
 80066b0:	613c      	str	r4, [r7, #16]
 80066b2:	3601      	adds	r6, #1
 80066b4:	4630      	mov	r0, r6
 80066b6:	b003      	add	sp, #12
 80066b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80066bc:	6812      	ldr	r2, [r2, #0]
 80066be:	3b04      	subs	r3, #4
 80066c0:	2a00      	cmp	r2, #0
 80066c2:	d1cb      	bne.n	800665c <quorem+0x94>
 80066c4:	3c01      	subs	r4, #1
 80066c6:	e7c6      	b.n	8006656 <quorem+0x8e>
 80066c8:	6812      	ldr	r2, [r2, #0]
 80066ca:	3b04      	subs	r3, #4
 80066cc:	2a00      	cmp	r2, #0
 80066ce:	d1ef      	bne.n	80066b0 <quorem+0xe8>
 80066d0:	3c01      	subs	r4, #1
 80066d2:	e7ea      	b.n	80066aa <quorem+0xe2>
 80066d4:	2000      	movs	r0, #0
 80066d6:	e7ee      	b.n	80066b6 <quorem+0xee>

080066d8 <_dtoa_r>:
 80066d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066dc:	4614      	mov	r4, r2
 80066de:	461d      	mov	r5, r3
 80066e0:	69c7      	ldr	r7, [r0, #28]
 80066e2:	b097      	sub	sp, #92	@ 0x5c
 80066e4:	4683      	mov	fp, r0
 80066e6:	e9cd 4502 	strd	r4, r5, [sp, #8]
 80066ea:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 80066ec:	b97f      	cbnz	r7, 800670e <_dtoa_r+0x36>
 80066ee:	2010      	movs	r0, #16
 80066f0:	f7fe ff84 	bl	80055fc <malloc>
 80066f4:	4602      	mov	r2, r0
 80066f6:	f8cb 001c 	str.w	r0, [fp, #28]
 80066fa:	b920      	cbnz	r0, 8006706 <_dtoa_r+0x2e>
 80066fc:	21ef      	movs	r1, #239	@ 0xef
 80066fe:	4ba8      	ldr	r3, [pc, #672]	@ (80069a0 <_dtoa_r+0x2c8>)
 8006700:	48a8      	ldr	r0, [pc, #672]	@ (80069a4 <_dtoa_r+0x2cc>)
 8006702:	f7ff ff43 	bl	800658c <__assert_func>
 8006706:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800670a:	6007      	str	r7, [r0, #0]
 800670c:	60c7      	str	r7, [r0, #12]
 800670e:	f8db 301c 	ldr.w	r3, [fp, #28]
 8006712:	6819      	ldr	r1, [r3, #0]
 8006714:	b159      	cbz	r1, 800672e <_dtoa_r+0x56>
 8006716:	685a      	ldr	r2, [r3, #4]
 8006718:	2301      	movs	r3, #1
 800671a:	4093      	lsls	r3, r2
 800671c:	604a      	str	r2, [r1, #4]
 800671e:	608b      	str	r3, [r1, #8]
 8006720:	4658      	mov	r0, fp
 8006722:	f000 fe3b 	bl	800739c <_Bfree>
 8006726:	2200      	movs	r2, #0
 8006728:	f8db 301c 	ldr.w	r3, [fp, #28]
 800672c:	601a      	str	r2, [r3, #0]
 800672e:	1e2b      	subs	r3, r5, #0
 8006730:	bfaf      	iteee	ge
 8006732:	2300      	movge	r3, #0
 8006734:	2201      	movlt	r2, #1
 8006736:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800673a:	9303      	strlt	r3, [sp, #12]
 800673c:	bfa8      	it	ge
 800673e:	6033      	strge	r3, [r6, #0]
 8006740:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006744:	4b98      	ldr	r3, [pc, #608]	@ (80069a8 <_dtoa_r+0x2d0>)
 8006746:	bfb8      	it	lt
 8006748:	6032      	strlt	r2, [r6, #0]
 800674a:	ea33 0308 	bics.w	r3, r3, r8
 800674e:	d112      	bne.n	8006776 <_dtoa_r+0x9e>
 8006750:	f242 730f 	movw	r3, #9999	@ 0x270f
 8006754:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006756:	6013      	str	r3, [r2, #0]
 8006758:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800675c:	4323      	orrs	r3, r4
 800675e:	f000 8550 	beq.w	8007202 <_dtoa_r+0xb2a>
 8006762:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006764:	f8df a244 	ldr.w	sl, [pc, #580]	@ 80069ac <_dtoa_r+0x2d4>
 8006768:	2b00      	cmp	r3, #0
 800676a:	f000 8552 	beq.w	8007212 <_dtoa_r+0xb3a>
 800676e:	f10a 0303 	add.w	r3, sl, #3
 8006772:	f000 bd4c 	b.w	800720e <_dtoa_r+0xb36>
 8006776:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800677a:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800677e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006782:	2200      	movs	r2, #0
 8006784:	2300      	movs	r3, #0
 8006786:	f7fa f90f 	bl	80009a8 <__aeabi_dcmpeq>
 800678a:	4607      	mov	r7, r0
 800678c:	b158      	cbz	r0, 80067a6 <_dtoa_r+0xce>
 800678e:	2301      	movs	r3, #1
 8006790:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8006792:	6013      	str	r3, [r2, #0]
 8006794:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006796:	b113      	cbz	r3, 800679e <_dtoa_r+0xc6>
 8006798:	4b85      	ldr	r3, [pc, #532]	@ (80069b0 <_dtoa_r+0x2d8>)
 800679a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800679c:	6013      	str	r3, [r2, #0]
 800679e:	f8df a214 	ldr.w	sl, [pc, #532]	@ 80069b4 <_dtoa_r+0x2dc>
 80067a2:	f000 bd36 	b.w	8007212 <_dtoa_r+0xb3a>
 80067a6:	ab14      	add	r3, sp, #80	@ 0x50
 80067a8:	9301      	str	r3, [sp, #4]
 80067aa:	ab15      	add	r3, sp, #84	@ 0x54
 80067ac:	9300      	str	r3, [sp, #0]
 80067ae:	4658      	mov	r0, fp
 80067b0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 80067b4:	f001 f8da 	bl	800796c <__d2b>
 80067b8:	f3c8 560a 	ubfx	r6, r8, #20, #11
 80067bc:	4681      	mov	r9, r0
 80067be:	2e00      	cmp	r6, #0
 80067c0:	d077      	beq.n	80068b2 <_dtoa_r+0x1da>
 80067c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80067c6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80067c8:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80067cc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80067d0:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80067d4:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80067d8:	9712      	str	r7, [sp, #72]	@ 0x48
 80067da:	4619      	mov	r1, r3
 80067dc:	2200      	movs	r2, #0
 80067de:	4b76      	ldr	r3, [pc, #472]	@ (80069b8 <_dtoa_r+0x2e0>)
 80067e0:	f7f9 fcc2 	bl	8000168 <__aeabi_dsub>
 80067e4:	a368      	add	r3, pc, #416	@ (adr r3, 8006988 <_dtoa_r+0x2b0>)
 80067e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067ea:	f7f9 fe75 	bl	80004d8 <__aeabi_dmul>
 80067ee:	a368      	add	r3, pc, #416	@ (adr r3, 8006990 <_dtoa_r+0x2b8>)
 80067f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067f4:	f7f9 fcba 	bl	800016c <__adddf3>
 80067f8:	4604      	mov	r4, r0
 80067fa:	4630      	mov	r0, r6
 80067fc:	460d      	mov	r5, r1
 80067fe:	f7f9 fe01 	bl	8000404 <__aeabi_i2d>
 8006802:	a365      	add	r3, pc, #404	@ (adr r3, 8006998 <_dtoa_r+0x2c0>)
 8006804:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006808:	f7f9 fe66 	bl	80004d8 <__aeabi_dmul>
 800680c:	4602      	mov	r2, r0
 800680e:	460b      	mov	r3, r1
 8006810:	4620      	mov	r0, r4
 8006812:	4629      	mov	r1, r5
 8006814:	f7f9 fcaa 	bl	800016c <__adddf3>
 8006818:	4604      	mov	r4, r0
 800681a:	460d      	mov	r5, r1
 800681c:	f7fa f90c 	bl	8000a38 <__aeabi_d2iz>
 8006820:	2200      	movs	r2, #0
 8006822:	4607      	mov	r7, r0
 8006824:	2300      	movs	r3, #0
 8006826:	4620      	mov	r0, r4
 8006828:	4629      	mov	r1, r5
 800682a:	f7fa f8c7 	bl	80009bc <__aeabi_dcmplt>
 800682e:	b140      	cbz	r0, 8006842 <_dtoa_r+0x16a>
 8006830:	4638      	mov	r0, r7
 8006832:	f7f9 fde7 	bl	8000404 <__aeabi_i2d>
 8006836:	4622      	mov	r2, r4
 8006838:	462b      	mov	r3, r5
 800683a:	f7fa f8b5 	bl	80009a8 <__aeabi_dcmpeq>
 800683e:	b900      	cbnz	r0, 8006842 <_dtoa_r+0x16a>
 8006840:	3f01      	subs	r7, #1
 8006842:	2f16      	cmp	r7, #22
 8006844:	d853      	bhi.n	80068ee <_dtoa_r+0x216>
 8006846:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800684a:	4b5c      	ldr	r3, [pc, #368]	@ (80069bc <_dtoa_r+0x2e4>)
 800684c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006850:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006854:	f7fa f8b2 	bl	80009bc <__aeabi_dcmplt>
 8006858:	2800      	cmp	r0, #0
 800685a:	d04a      	beq.n	80068f2 <_dtoa_r+0x21a>
 800685c:	2300      	movs	r3, #0
 800685e:	3f01      	subs	r7, #1
 8006860:	930f      	str	r3, [sp, #60]	@ 0x3c
 8006862:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006864:	1b9b      	subs	r3, r3, r6
 8006866:	1e5a      	subs	r2, r3, #1
 8006868:	bf46      	itte	mi
 800686a:	f1c3 0801 	rsbmi	r8, r3, #1
 800686e:	2300      	movmi	r3, #0
 8006870:	f04f 0800 	movpl.w	r8, #0
 8006874:	9209      	str	r2, [sp, #36]	@ 0x24
 8006876:	bf48      	it	mi
 8006878:	9309      	strmi	r3, [sp, #36]	@ 0x24
 800687a:	2f00      	cmp	r7, #0
 800687c:	db3b      	blt.n	80068f6 <_dtoa_r+0x21e>
 800687e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006880:	970e      	str	r7, [sp, #56]	@ 0x38
 8006882:	443b      	add	r3, r7
 8006884:	9309      	str	r3, [sp, #36]	@ 0x24
 8006886:	2300      	movs	r3, #0
 8006888:	930a      	str	r3, [sp, #40]	@ 0x28
 800688a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800688c:	2b09      	cmp	r3, #9
 800688e:	d866      	bhi.n	800695e <_dtoa_r+0x286>
 8006890:	2b05      	cmp	r3, #5
 8006892:	bfc4      	itt	gt
 8006894:	3b04      	subgt	r3, #4
 8006896:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8006898:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800689a:	bfc8      	it	gt
 800689c:	2400      	movgt	r4, #0
 800689e:	f1a3 0302 	sub.w	r3, r3, #2
 80068a2:	bfd8      	it	le
 80068a4:	2401      	movle	r4, #1
 80068a6:	2b03      	cmp	r3, #3
 80068a8:	d864      	bhi.n	8006974 <_dtoa_r+0x29c>
 80068aa:	e8df f003 	tbb	[pc, r3]
 80068ae:	382b      	.short	0x382b
 80068b0:	5636      	.short	0x5636
 80068b2:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80068b6:	441e      	add	r6, r3
 80068b8:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80068bc:	2b20      	cmp	r3, #32
 80068be:	bfc1      	itttt	gt
 80068c0:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80068c4:	fa08 f803 	lslgt.w	r8, r8, r3
 80068c8:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80068cc:	fa24 f303 	lsrgt.w	r3, r4, r3
 80068d0:	bfd6      	itet	le
 80068d2:	f1c3 0320 	rsble	r3, r3, #32
 80068d6:	ea48 0003 	orrgt.w	r0, r8, r3
 80068da:	fa04 f003 	lslle.w	r0, r4, r3
 80068de:	f7f9 fd81 	bl	80003e4 <__aeabi_ui2d>
 80068e2:	2201      	movs	r2, #1
 80068e4:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80068e8:	3e01      	subs	r6, #1
 80068ea:	9212      	str	r2, [sp, #72]	@ 0x48
 80068ec:	e775      	b.n	80067da <_dtoa_r+0x102>
 80068ee:	2301      	movs	r3, #1
 80068f0:	e7b6      	b.n	8006860 <_dtoa_r+0x188>
 80068f2:	900f      	str	r0, [sp, #60]	@ 0x3c
 80068f4:	e7b5      	b.n	8006862 <_dtoa_r+0x18a>
 80068f6:	427b      	negs	r3, r7
 80068f8:	930a      	str	r3, [sp, #40]	@ 0x28
 80068fa:	2300      	movs	r3, #0
 80068fc:	eba8 0807 	sub.w	r8, r8, r7
 8006900:	930e      	str	r3, [sp, #56]	@ 0x38
 8006902:	e7c2      	b.n	800688a <_dtoa_r+0x1b2>
 8006904:	2300      	movs	r3, #0
 8006906:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006908:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800690a:	2b00      	cmp	r3, #0
 800690c:	dc35      	bgt.n	800697a <_dtoa_r+0x2a2>
 800690e:	2301      	movs	r3, #1
 8006910:	461a      	mov	r2, r3
 8006912:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006916:	9221      	str	r2, [sp, #132]	@ 0x84
 8006918:	e00b      	b.n	8006932 <_dtoa_r+0x25a>
 800691a:	2301      	movs	r3, #1
 800691c:	e7f3      	b.n	8006906 <_dtoa_r+0x22e>
 800691e:	2300      	movs	r3, #0
 8006920:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006922:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006924:	18fb      	adds	r3, r7, r3
 8006926:	9308      	str	r3, [sp, #32]
 8006928:	3301      	adds	r3, #1
 800692a:	2b01      	cmp	r3, #1
 800692c:	9307      	str	r3, [sp, #28]
 800692e:	bfb8      	it	lt
 8006930:	2301      	movlt	r3, #1
 8006932:	2100      	movs	r1, #0
 8006934:	2204      	movs	r2, #4
 8006936:	f8db 001c 	ldr.w	r0, [fp, #28]
 800693a:	f102 0514 	add.w	r5, r2, #20
 800693e:	429d      	cmp	r5, r3
 8006940:	d91f      	bls.n	8006982 <_dtoa_r+0x2aa>
 8006942:	6041      	str	r1, [r0, #4]
 8006944:	4658      	mov	r0, fp
 8006946:	f000 fce9 	bl	800731c <_Balloc>
 800694a:	4682      	mov	sl, r0
 800694c:	2800      	cmp	r0, #0
 800694e:	d139      	bne.n	80069c4 <_dtoa_r+0x2ec>
 8006950:	4602      	mov	r2, r0
 8006952:	f240 11af 	movw	r1, #431	@ 0x1af
 8006956:	4b1a      	ldr	r3, [pc, #104]	@ (80069c0 <_dtoa_r+0x2e8>)
 8006958:	e6d2      	b.n	8006700 <_dtoa_r+0x28>
 800695a:	2301      	movs	r3, #1
 800695c:	e7e0      	b.n	8006920 <_dtoa_r+0x248>
 800695e:	2401      	movs	r4, #1
 8006960:	2300      	movs	r3, #0
 8006962:	940b      	str	r4, [sp, #44]	@ 0x2c
 8006964:	9320      	str	r3, [sp, #128]	@ 0x80
 8006966:	f04f 33ff 	mov.w	r3, #4294967295
 800696a:	2200      	movs	r2, #0
 800696c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006970:	2312      	movs	r3, #18
 8006972:	e7d0      	b.n	8006916 <_dtoa_r+0x23e>
 8006974:	2301      	movs	r3, #1
 8006976:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006978:	e7f5      	b.n	8006966 <_dtoa_r+0x28e>
 800697a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800697c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 8006980:	e7d7      	b.n	8006932 <_dtoa_r+0x25a>
 8006982:	3101      	adds	r1, #1
 8006984:	0052      	lsls	r2, r2, #1
 8006986:	e7d8      	b.n	800693a <_dtoa_r+0x262>
 8006988:	636f4361 	.word	0x636f4361
 800698c:	3fd287a7 	.word	0x3fd287a7
 8006990:	8b60c8b3 	.word	0x8b60c8b3
 8006994:	3fc68a28 	.word	0x3fc68a28
 8006998:	509f79fb 	.word	0x509f79fb
 800699c:	3fd34413 	.word	0x3fd34413
 80069a0:	080083bd 	.word	0x080083bd
 80069a4:	080083d4 	.word	0x080083d4
 80069a8:	7ff00000 	.word	0x7ff00000
 80069ac:	080083b9 	.word	0x080083b9
 80069b0:	08008347 	.word	0x08008347
 80069b4:	08008346 	.word	0x08008346
 80069b8:	3ff80000 	.word	0x3ff80000
 80069bc:	080084d0 	.word	0x080084d0
 80069c0:	0800842c 	.word	0x0800842c
 80069c4:	f8db 301c 	ldr.w	r3, [fp, #28]
 80069c8:	6018      	str	r0, [r3, #0]
 80069ca:	9b07      	ldr	r3, [sp, #28]
 80069cc:	2b0e      	cmp	r3, #14
 80069ce:	f200 80a4 	bhi.w	8006b1a <_dtoa_r+0x442>
 80069d2:	2c00      	cmp	r4, #0
 80069d4:	f000 80a1 	beq.w	8006b1a <_dtoa_r+0x442>
 80069d8:	2f00      	cmp	r7, #0
 80069da:	dd33      	ble.n	8006a44 <_dtoa_r+0x36c>
 80069dc:	4b86      	ldr	r3, [pc, #536]	@ (8006bf8 <_dtoa_r+0x520>)
 80069de:	f007 020f 	and.w	r2, r7, #15
 80069e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80069e6:	05f8      	lsls	r0, r7, #23
 80069e8:	e9d3 3400 	ldrd	r3, r4, [r3]
 80069ec:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80069f0:	ea4f 1427 	mov.w	r4, r7, asr #4
 80069f4:	d516      	bpl.n	8006a24 <_dtoa_r+0x34c>
 80069f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80069fa:	4b80      	ldr	r3, [pc, #512]	@ (8006bfc <_dtoa_r+0x524>)
 80069fc:	2603      	movs	r6, #3
 80069fe:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006a02:	f7f9 fe93 	bl	800072c <__aeabi_ddiv>
 8006a06:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a0a:	f004 040f 	and.w	r4, r4, #15
 8006a0e:	4d7b      	ldr	r5, [pc, #492]	@ (8006bfc <_dtoa_r+0x524>)
 8006a10:	b954      	cbnz	r4, 8006a28 <_dtoa_r+0x350>
 8006a12:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006a1a:	f7f9 fe87 	bl	800072c <__aeabi_ddiv>
 8006a1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a22:	e028      	b.n	8006a76 <_dtoa_r+0x39e>
 8006a24:	2602      	movs	r6, #2
 8006a26:	e7f2      	b.n	8006a0e <_dtoa_r+0x336>
 8006a28:	07e1      	lsls	r1, r4, #31
 8006a2a:	d508      	bpl.n	8006a3e <_dtoa_r+0x366>
 8006a2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006a30:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006a34:	f7f9 fd50 	bl	80004d8 <__aeabi_dmul>
 8006a38:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006a3c:	3601      	adds	r6, #1
 8006a3e:	1064      	asrs	r4, r4, #1
 8006a40:	3508      	adds	r5, #8
 8006a42:	e7e5      	b.n	8006a10 <_dtoa_r+0x338>
 8006a44:	f000 80d2 	beq.w	8006bec <_dtoa_r+0x514>
 8006a48:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8006a4c:	427c      	negs	r4, r7
 8006a4e:	4b6a      	ldr	r3, [pc, #424]	@ (8006bf8 <_dtoa_r+0x520>)
 8006a50:	f004 020f 	and.w	r2, r4, #15
 8006a54:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a5c:	f7f9 fd3c 	bl	80004d8 <__aeabi_dmul>
 8006a60:	2602      	movs	r6, #2
 8006a62:	2300      	movs	r3, #0
 8006a64:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006a68:	4d64      	ldr	r5, [pc, #400]	@ (8006bfc <_dtoa_r+0x524>)
 8006a6a:	1124      	asrs	r4, r4, #4
 8006a6c:	2c00      	cmp	r4, #0
 8006a6e:	f040 80b2 	bne.w	8006bd6 <_dtoa_r+0x4fe>
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d1d3      	bne.n	8006a1e <_dtoa_r+0x346>
 8006a76:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006a7a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006a7c:	2b00      	cmp	r3, #0
 8006a7e:	f000 80b7 	beq.w	8006bf0 <_dtoa_r+0x518>
 8006a82:	2200      	movs	r2, #0
 8006a84:	4620      	mov	r0, r4
 8006a86:	4629      	mov	r1, r5
 8006a88:	4b5d      	ldr	r3, [pc, #372]	@ (8006c00 <_dtoa_r+0x528>)
 8006a8a:	f7f9 ff97 	bl	80009bc <__aeabi_dcmplt>
 8006a8e:	2800      	cmp	r0, #0
 8006a90:	f000 80ae 	beq.w	8006bf0 <_dtoa_r+0x518>
 8006a94:	9b07      	ldr	r3, [sp, #28]
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	f000 80aa 	beq.w	8006bf0 <_dtoa_r+0x518>
 8006a9c:	9b08      	ldr	r3, [sp, #32]
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	dd37      	ble.n	8006b12 <_dtoa_r+0x43a>
 8006aa2:	1e7b      	subs	r3, r7, #1
 8006aa4:	4620      	mov	r0, r4
 8006aa6:	9304      	str	r3, [sp, #16]
 8006aa8:	2200      	movs	r2, #0
 8006aaa:	4629      	mov	r1, r5
 8006aac:	4b55      	ldr	r3, [pc, #340]	@ (8006c04 <_dtoa_r+0x52c>)
 8006aae:	f7f9 fd13 	bl	80004d8 <__aeabi_dmul>
 8006ab2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006ab6:	9c08      	ldr	r4, [sp, #32]
 8006ab8:	3601      	adds	r6, #1
 8006aba:	4630      	mov	r0, r6
 8006abc:	f7f9 fca2 	bl	8000404 <__aeabi_i2d>
 8006ac0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006ac4:	f7f9 fd08 	bl	80004d8 <__aeabi_dmul>
 8006ac8:	2200      	movs	r2, #0
 8006aca:	4b4f      	ldr	r3, [pc, #316]	@ (8006c08 <_dtoa_r+0x530>)
 8006acc:	f7f9 fb4e 	bl	800016c <__adddf3>
 8006ad0:	4605      	mov	r5, r0
 8006ad2:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006ad6:	2c00      	cmp	r4, #0
 8006ad8:	f040 809a 	bne.w	8006c10 <_dtoa_r+0x538>
 8006adc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ae0:	2200      	movs	r2, #0
 8006ae2:	4b4a      	ldr	r3, [pc, #296]	@ (8006c0c <_dtoa_r+0x534>)
 8006ae4:	f7f9 fb40 	bl	8000168 <__aeabi_dsub>
 8006ae8:	4602      	mov	r2, r0
 8006aea:	460b      	mov	r3, r1
 8006aec:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006af0:	462a      	mov	r2, r5
 8006af2:	4633      	mov	r3, r6
 8006af4:	f7f9 ff80 	bl	80009f8 <__aeabi_dcmpgt>
 8006af8:	2800      	cmp	r0, #0
 8006afa:	f040 828e 	bne.w	800701a <_dtoa_r+0x942>
 8006afe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006b02:	462a      	mov	r2, r5
 8006b04:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006b08:	f7f9 ff58 	bl	80009bc <__aeabi_dcmplt>
 8006b0c:	2800      	cmp	r0, #0
 8006b0e:	f040 8127 	bne.w	8006d60 <_dtoa_r+0x688>
 8006b12:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006b16:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8006b1a:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	f2c0 8163 	blt.w	8006de8 <_dtoa_r+0x710>
 8006b22:	2f0e      	cmp	r7, #14
 8006b24:	f300 8160 	bgt.w	8006de8 <_dtoa_r+0x710>
 8006b28:	4b33      	ldr	r3, [pc, #204]	@ (8006bf8 <_dtoa_r+0x520>)
 8006b2a:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006b2e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8006b32:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006b36:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	da03      	bge.n	8006b44 <_dtoa_r+0x46c>
 8006b3c:	9b07      	ldr	r3, [sp, #28]
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	f340 8100 	ble.w	8006d44 <_dtoa_r+0x66c>
 8006b44:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8006b48:	4656      	mov	r6, sl
 8006b4a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b4e:	4620      	mov	r0, r4
 8006b50:	4629      	mov	r1, r5
 8006b52:	f7f9 fdeb 	bl	800072c <__aeabi_ddiv>
 8006b56:	f7f9 ff6f 	bl	8000a38 <__aeabi_d2iz>
 8006b5a:	4680      	mov	r8, r0
 8006b5c:	f7f9 fc52 	bl	8000404 <__aeabi_i2d>
 8006b60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b64:	f7f9 fcb8 	bl	80004d8 <__aeabi_dmul>
 8006b68:	4602      	mov	r2, r0
 8006b6a:	460b      	mov	r3, r1
 8006b6c:	4620      	mov	r0, r4
 8006b6e:	4629      	mov	r1, r5
 8006b70:	f7f9 fafa 	bl	8000168 <__aeabi_dsub>
 8006b74:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006b78:	9d07      	ldr	r5, [sp, #28]
 8006b7a:	f806 4b01 	strb.w	r4, [r6], #1
 8006b7e:	eba6 040a 	sub.w	r4, r6, sl
 8006b82:	42a5      	cmp	r5, r4
 8006b84:	4602      	mov	r2, r0
 8006b86:	460b      	mov	r3, r1
 8006b88:	f040 8116 	bne.w	8006db8 <_dtoa_r+0x6e0>
 8006b8c:	f7f9 faee 	bl	800016c <__adddf3>
 8006b90:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006b94:	4604      	mov	r4, r0
 8006b96:	460d      	mov	r5, r1
 8006b98:	f7f9 ff2e 	bl	80009f8 <__aeabi_dcmpgt>
 8006b9c:	2800      	cmp	r0, #0
 8006b9e:	f040 80f8 	bne.w	8006d92 <_dtoa_r+0x6ba>
 8006ba2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006ba6:	4620      	mov	r0, r4
 8006ba8:	4629      	mov	r1, r5
 8006baa:	f7f9 fefd 	bl	80009a8 <__aeabi_dcmpeq>
 8006bae:	b118      	cbz	r0, 8006bb8 <_dtoa_r+0x4e0>
 8006bb0:	f018 0f01 	tst.w	r8, #1
 8006bb4:	f040 80ed 	bne.w	8006d92 <_dtoa_r+0x6ba>
 8006bb8:	4649      	mov	r1, r9
 8006bba:	4658      	mov	r0, fp
 8006bbc:	f000 fbee 	bl	800739c <_Bfree>
 8006bc0:	2300      	movs	r3, #0
 8006bc2:	7033      	strb	r3, [r6, #0]
 8006bc4:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8006bc6:	3701      	adds	r7, #1
 8006bc8:	601f      	str	r7, [r3, #0]
 8006bca:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006bcc:	2b00      	cmp	r3, #0
 8006bce:	f000 8320 	beq.w	8007212 <_dtoa_r+0xb3a>
 8006bd2:	601e      	str	r6, [r3, #0]
 8006bd4:	e31d      	b.n	8007212 <_dtoa_r+0xb3a>
 8006bd6:	07e2      	lsls	r2, r4, #31
 8006bd8:	d505      	bpl.n	8006be6 <_dtoa_r+0x50e>
 8006bda:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006bde:	f7f9 fc7b 	bl	80004d8 <__aeabi_dmul>
 8006be2:	2301      	movs	r3, #1
 8006be4:	3601      	adds	r6, #1
 8006be6:	1064      	asrs	r4, r4, #1
 8006be8:	3508      	adds	r5, #8
 8006bea:	e73f      	b.n	8006a6c <_dtoa_r+0x394>
 8006bec:	2602      	movs	r6, #2
 8006bee:	e742      	b.n	8006a76 <_dtoa_r+0x39e>
 8006bf0:	9c07      	ldr	r4, [sp, #28]
 8006bf2:	9704      	str	r7, [sp, #16]
 8006bf4:	e761      	b.n	8006aba <_dtoa_r+0x3e2>
 8006bf6:	bf00      	nop
 8006bf8:	080084d0 	.word	0x080084d0
 8006bfc:	080084a8 	.word	0x080084a8
 8006c00:	3ff00000 	.word	0x3ff00000
 8006c04:	40240000 	.word	0x40240000
 8006c08:	401c0000 	.word	0x401c0000
 8006c0c:	40140000 	.word	0x40140000
 8006c10:	4b70      	ldr	r3, [pc, #448]	@ (8006dd4 <_dtoa_r+0x6fc>)
 8006c12:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006c14:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006c18:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006c1c:	4454      	add	r4, sl
 8006c1e:	2900      	cmp	r1, #0
 8006c20:	d045      	beq.n	8006cae <_dtoa_r+0x5d6>
 8006c22:	2000      	movs	r0, #0
 8006c24:	496c      	ldr	r1, [pc, #432]	@ (8006dd8 <_dtoa_r+0x700>)
 8006c26:	f7f9 fd81 	bl	800072c <__aeabi_ddiv>
 8006c2a:	4633      	mov	r3, r6
 8006c2c:	462a      	mov	r2, r5
 8006c2e:	f7f9 fa9b 	bl	8000168 <__aeabi_dsub>
 8006c32:	4656      	mov	r6, sl
 8006c34:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006c38:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c3c:	f7f9 fefc 	bl	8000a38 <__aeabi_d2iz>
 8006c40:	4605      	mov	r5, r0
 8006c42:	f7f9 fbdf 	bl	8000404 <__aeabi_i2d>
 8006c46:	4602      	mov	r2, r0
 8006c48:	460b      	mov	r3, r1
 8006c4a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006c4e:	f7f9 fa8b 	bl	8000168 <__aeabi_dsub>
 8006c52:	4602      	mov	r2, r0
 8006c54:	460b      	mov	r3, r1
 8006c56:	3530      	adds	r5, #48	@ 0x30
 8006c58:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006c5c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006c60:	f806 5b01 	strb.w	r5, [r6], #1
 8006c64:	f7f9 feaa 	bl	80009bc <__aeabi_dcmplt>
 8006c68:	2800      	cmp	r0, #0
 8006c6a:	d163      	bne.n	8006d34 <_dtoa_r+0x65c>
 8006c6c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006c70:	2000      	movs	r0, #0
 8006c72:	495a      	ldr	r1, [pc, #360]	@ (8006ddc <_dtoa_r+0x704>)
 8006c74:	f7f9 fa78 	bl	8000168 <__aeabi_dsub>
 8006c78:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006c7c:	f7f9 fe9e 	bl	80009bc <__aeabi_dcmplt>
 8006c80:	2800      	cmp	r0, #0
 8006c82:	f040 8087 	bne.w	8006d94 <_dtoa_r+0x6bc>
 8006c86:	42a6      	cmp	r6, r4
 8006c88:	f43f af43 	beq.w	8006b12 <_dtoa_r+0x43a>
 8006c8c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006c90:	2200      	movs	r2, #0
 8006c92:	4b53      	ldr	r3, [pc, #332]	@ (8006de0 <_dtoa_r+0x708>)
 8006c94:	f7f9 fc20 	bl	80004d8 <__aeabi_dmul>
 8006c98:	2200      	movs	r2, #0
 8006c9a:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006c9e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006ca2:	4b4f      	ldr	r3, [pc, #316]	@ (8006de0 <_dtoa_r+0x708>)
 8006ca4:	f7f9 fc18 	bl	80004d8 <__aeabi_dmul>
 8006ca8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006cac:	e7c4      	b.n	8006c38 <_dtoa_r+0x560>
 8006cae:	4631      	mov	r1, r6
 8006cb0:	4628      	mov	r0, r5
 8006cb2:	f7f9 fc11 	bl	80004d8 <__aeabi_dmul>
 8006cb6:	4656      	mov	r6, sl
 8006cb8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006cbc:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006cbe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006cc2:	f7f9 feb9 	bl	8000a38 <__aeabi_d2iz>
 8006cc6:	4605      	mov	r5, r0
 8006cc8:	f7f9 fb9c 	bl	8000404 <__aeabi_i2d>
 8006ccc:	4602      	mov	r2, r0
 8006cce:	460b      	mov	r3, r1
 8006cd0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006cd4:	f7f9 fa48 	bl	8000168 <__aeabi_dsub>
 8006cd8:	4602      	mov	r2, r0
 8006cda:	460b      	mov	r3, r1
 8006cdc:	3530      	adds	r5, #48	@ 0x30
 8006cde:	f806 5b01 	strb.w	r5, [r6], #1
 8006ce2:	42a6      	cmp	r6, r4
 8006ce4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006ce8:	f04f 0200 	mov.w	r2, #0
 8006cec:	d124      	bne.n	8006d38 <_dtoa_r+0x660>
 8006cee:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006cf2:	4b39      	ldr	r3, [pc, #228]	@ (8006dd8 <_dtoa_r+0x700>)
 8006cf4:	f7f9 fa3a 	bl	800016c <__adddf3>
 8006cf8:	4602      	mov	r2, r0
 8006cfa:	460b      	mov	r3, r1
 8006cfc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d00:	f7f9 fe7a 	bl	80009f8 <__aeabi_dcmpgt>
 8006d04:	2800      	cmp	r0, #0
 8006d06:	d145      	bne.n	8006d94 <_dtoa_r+0x6bc>
 8006d08:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006d0c:	2000      	movs	r0, #0
 8006d0e:	4932      	ldr	r1, [pc, #200]	@ (8006dd8 <_dtoa_r+0x700>)
 8006d10:	f7f9 fa2a 	bl	8000168 <__aeabi_dsub>
 8006d14:	4602      	mov	r2, r0
 8006d16:	460b      	mov	r3, r1
 8006d18:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8006d1c:	f7f9 fe4e 	bl	80009bc <__aeabi_dcmplt>
 8006d20:	2800      	cmp	r0, #0
 8006d22:	f43f aef6 	beq.w	8006b12 <_dtoa_r+0x43a>
 8006d26:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006d28:	1e73      	subs	r3, r6, #1
 8006d2a:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006d2c:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006d30:	2b30      	cmp	r3, #48	@ 0x30
 8006d32:	d0f8      	beq.n	8006d26 <_dtoa_r+0x64e>
 8006d34:	9f04      	ldr	r7, [sp, #16]
 8006d36:	e73f      	b.n	8006bb8 <_dtoa_r+0x4e0>
 8006d38:	4b29      	ldr	r3, [pc, #164]	@ (8006de0 <_dtoa_r+0x708>)
 8006d3a:	f7f9 fbcd 	bl	80004d8 <__aeabi_dmul>
 8006d3e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8006d42:	e7bc      	b.n	8006cbe <_dtoa_r+0x5e6>
 8006d44:	d10c      	bne.n	8006d60 <_dtoa_r+0x688>
 8006d46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d4a:	2200      	movs	r2, #0
 8006d4c:	4b25      	ldr	r3, [pc, #148]	@ (8006de4 <_dtoa_r+0x70c>)
 8006d4e:	f7f9 fbc3 	bl	80004d8 <__aeabi_dmul>
 8006d52:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006d56:	f7f9 fe45 	bl	80009e4 <__aeabi_dcmpge>
 8006d5a:	2800      	cmp	r0, #0
 8006d5c:	f000 815b 	beq.w	8007016 <_dtoa_r+0x93e>
 8006d60:	2400      	movs	r4, #0
 8006d62:	4625      	mov	r5, r4
 8006d64:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006d66:	4656      	mov	r6, sl
 8006d68:	43db      	mvns	r3, r3
 8006d6a:	9304      	str	r3, [sp, #16]
 8006d6c:	2700      	movs	r7, #0
 8006d6e:	4621      	mov	r1, r4
 8006d70:	4658      	mov	r0, fp
 8006d72:	f000 fb13 	bl	800739c <_Bfree>
 8006d76:	2d00      	cmp	r5, #0
 8006d78:	d0dc      	beq.n	8006d34 <_dtoa_r+0x65c>
 8006d7a:	b12f      	cbz	r7, 8006d88 <_dtoa_r+0x6b0>
 8006d7c:	42af      	cmp	r7, r5
 8006d7e:	d003      	beq.n	8006d88 <_dtoa_r+0x6b0>
 8006d80:	4639      	mov	r1, r7
 8006d82:	4658      	mov	r0, fp
 8006d84:	f000 fb0a 	bl	800739c <_Bfree>
 8006d88:	4629      	mov	r1, r5
 8006d8a:	4658      	mov	r0, fp
 8006d8c:	f000 fb06 	bl	800739c <_Bfree>
 8006d90:	e7d0      	b.n	8006d34 <_dtoa_r+0x65c>
 8006d92:	9704      	str	r7, [sp, #16]
 8006d94:	4633      	mov	r3, r6
 8006d96:	461e      	mov	r6, r3
 8006d98:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006d9c:	2a39      	cmp	r2, #57	@ 0x39
 8006d9e:	d107      	bne.n	8006db0 <_dtoa_r+0x6d8>
 8006da0:	459a      	cmp	sl, r3
 8006da2:	d1f8      	bne.n	8006d96 <_dtoa_r+0x6be>
 8006da4:	9a04      	ldr	r2, [sp, #16]
 8006da6:	3201      	adds	r2, #1
 8006da8:	9204      	str	r2, [sp, #16]
 8006daa:	2230      	movs	r2, #48	@ 0x30
 8006dac:	f88a 2000 	strb.w	r2, [sl]
 8006db0:	781a      	ldrb	r2, [r3, #0]
 8006db2:	3201      	adds	r2, #1
 8006db4:	701a      	strb	r2, [r3, #0]
 8006db6:	e7bd      	b.n	8006d34 <_dtoa_r+0x65c>
 8006db8:	2200      	movs	r2, #0
 8006dba:	4b09      	ldr	r3, [pc, #36]	@ (8006de0 <_dtoa_r+0x708>)
 8006dbc:	f7f9 fb8c 	bl	80004d8 <__aeabi_dmul>
 8006dc0:	2200      	movs	r2, #0
 8006dc2:	2300      	movs	r3, #0
 8006dc4:	4604      	mov	r4, r0
 8006dc6:	460d      	mov	r5, r1
 8006dc8:	f7f9 fdee 	bl	80009a8 <__aeabi_dcmpeq>
 8006dcc:	2800      	cmp	r0, #0
 8006dce:	f43f aebc 	beq.w	8006b4a <_dtoa_r+0x472>
 8006dd2:	e6f1      	b.n	8006bb8 <_dtoa_r+0x4e0>
 8006dd4:	080084d0 	.word	0x080084d0
 8006dd8:	3fe00000 	.word	0x3fe00000
 8006ddc:	3ff00000 	.word	0x3ff00000
 8006de0:	40240000 	.word	0x40240000
 8006de4:	40140000 	.word	0x40140000
 8006de8:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8006dea:	2a00      	cmp	r2, #0
 8006dec:	f000 80db 	beq.w	8006fa6 <_dtoa_r+0x8ce>
 8006df0:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006df2:	2a01      	cmp	r2, #1
 8006df4:	f300 80bf 	bgt.w	8006f76 <_dtoa_r+0x89e>
 8006df8:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006dfa:	2a00      	cmp	r2, #0
 8006dfc:	f000 80b7 	beq.w	8006f6e <_dtoa_r+0x896>
 8006e00:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006e04:	4646      	mov	r6, r8
 8006e06:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006e08:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e0a:	2101      	movs	r1, #1
 8006e0c:	441a      	add	r2, r3
 8006e0e:	4658      	mov	r0, fp
 8006e10:	4498      	add	r8, r3
 8006e12:	9209      	str	r2, [sp, #36]	@ 0x24
 8006e14:	f000 fb76 	bl	8007504 <__i2b>
 8006e18:	4605      	mov	r5, r0
 8006e1a:	b15e      	cbz	r6, 8006e34 <_dtoa_r+0x75c>
 8006e1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006e1e:	2b00      	cmp	r3, #0
 8006e20:	dd08      	ble.n	8006e34 <_dtoa_r+0x75c>
 8006e22:	42b3      	cmp	r3, r6
 8006e24:	bfa8      	it	ge
 8006e26:	4633      	movge	r3, r6
 8006e28:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006e2a:	eba8 0803 	sub.w	r8, r8, r3
 8006e2e:	1af6      	subs	r6, r6, r3
 8006e30:	1ad3      	subs	r3, r2, r3
 8006e32:	9309      	str	r3, [sp, #36]	@ 0x24
 8006e34:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e36:	b1f3      	cbz	r3, 8006e76 <_dtoa_r+0x79e>
 8006e38:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	f000 80b7 	beq.w	8006fae <_dtoa_r+0x8d6>
 8006e40:	b18c      	cbz	r4, 8006e66 <_dtoa_r+0x78e>
 8006e42:	4629      	mov	r1, r5
 8006e44:	4622      	mov	r2, r4
 8006e46:	4658      	mov	r0, fp
 8006e48:	f000 fc1a 	bl	8007680 <__pow5mult>
 8006e4c:	464a      	mov	r2, r9
 8006e4e:	4601      	mov	r1, r0
 8006e50:	4605      	mov	r5, r0
 8006e52:	4658      	mov	r0, fp
 8006e54:	f000 fb6c 	bl	8007530 <__multiply>
 8006e58:	4649      	mov	r1, r9
 8006e5a:	9004      	str	r0, [sp, #16]
 8006e5c:	4658      	mov	r0, fp
 8006e5e:	f000 fa9d 	bl	800739c <_Bfree>
 8006e62:	9b04      	ldr	r3, [sp, #16]
 8006e64:	4699      	mov	r9, r3
 8006e66:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006e68:	1b1a      	subs	r2, r3, r4
 8006e6a:	d004      	beq.n	8006e76 <_dtoa_r+0x79e>
 8006e6c:	4649      	mov	r1, r9
 8006e6e:	4658      	mov	r0, fp
 8006e70:	f000 fc06 	bl	8007680 <__pow5mult>
 8006e74:	4681      	mov	r9, r0
 8006e76:	2101      	movs	r1, #1
 8006e78:	4658      	mov	r0, fp
 8006e7a:	f000 fb43 	bl	8007504 <__i2b>
 8006e7e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006e80:	4604      	mov	r4, r0
 8006e82:	2b00      	cmp	r3, #0
 8006e84:	f000 81c9 	beq.w	800721a <_dtoa_r+0xb42>
 8006e88:	461a      	mov	r2, r3
 8006e8a:	4601      	mov	r1, r0
 8006e8c:	4658      	mov	r0, fp
 8006e8e:	f000 fbf7 	bl	8007680 <__pow5mult>
 8006e92:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006e94:	4604      	mov	r4, r0
 8006e96:	2b01      	cmp	r3, #1
 8006e98:	f300 808f 	bgt.w	8006fba <_dtoa_r+0x8e2>
 8006e9c:	9b02      	ldr	r3, [sp, #8]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	f040 8087 	bne.w	8006fb2 <_dtoa_r+0x8da>
 8006ea4:	9b03      	ldr	r3, [sp, #12]
 8006ea6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006eaa:	2b00      	cmp	r3, #0
 8006eac:	f040 8083 	bne.w	8006fb6 <_dtoa_r+0x8de>
 8006eb0:	9b03      	ldr	r3, [sp, #12]
 8006eb2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006eb6:	0d1b      	lsrs	r3, r3, #20
 8006eb8:	051b      	lsls	r3, r3, #20
 8006eba:	b12b      	cbz	r3, 8006ec8 <_dtoa_r+0x7f0>
 8006ebc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ebe:	f108 0801 	add.w	r8, r8, #1
 8006ec2:	3301      	adds	r3, #1
 8006ec4:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ec6:	2301      	movs	r3, #1
 8006ec8:	930a      	str	r3, [sp, #40]	@ 0x28
 8006eca:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	f000 81aa 	beq.w	8007226 <_dtoa_r+0xb4e>
 8006ed2:	6923      	ldr	r3, [r4, #16]
 8006ed4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006ed8:	6918      	ldr	r0, [r3, #16]
 8006eda:	f000 fac7 	bl	800746c <__hi0bits>
 8006ede:	f1c0 0020 	rsb	r0, r0, #32
 8006ee2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ee4:	4418      	add	r0, r3
 8006ee6:	f010 001f 	ands.w	r0, r0, #31
 8006eea:	d071      	beq.n	8006fd0 <_dtoa_r+0x8f8>
 8006eec:	f1c0 0320 	rsb	r3, r0, #32
 8006ef0:	2b04      	cmp	r3, #4
 8006ef2:	dd65      	ble.n	8006fc0 <_dtoa_r+0x8e8>
 8006ef4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006ef6:	f1c0 001c 	rsb	r0, r0, #28
 8006efa:	4403      	add	r3, r0
 8006efc:	4480      	add	r8, r0
 8006efe:	4406      	add	r6, r0
 8006f00:	9309      	str	r3, [sp, #36]	@ 0x24
 8006f02:	f1b8 0f00 	cmp.w	r8, #0
 8006f06:	dd05      	ble.n	8006f14 <_dtoa_r+0x83c>
 8006f08:	4649      	mov	r1, r9
 8006f0a:	4642      	mov	r2, r8
 8006f0c:	4658      	mov	r0, fp
 8006f0e:	f000 fc11 	bl	8007734 <__lshift>
 8006f12:	4681      	mov	r9, r0
 8006f14:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	dd05      	ble.n	8006f26 <_dtoa_r+0x84e>
 8006f1a:	4621      	mov	r1, r4
 8006f1c:	461a      	mov	r2, r3
 8006f1e:	4658      	mov	r0, fp
 8006f20:	f000 fc08 	bl	8007734 <__lshift>
 8006f24:	4604      	mov	r4, r0
 8006f26:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d053      	beq.n	8006fd4 <_dtoa_r+0x8fc>
 8006f2c:	4621      	mov	r1, r4
 8006f2e:	4648      	mov	r0, r9
 8006f30:	f000 fc6c 	bl	800780c <__mcmp>
 8006f34:	2800      	cmp	r0, #0
 8006f36:	da4d      	bge.n	8006fd4 <_dtoa_r+0x8fc>
 8006f38:	1e7b      	subs	r3, r7, #1
 8006f3a:	4649      	mov	r1, r9
 8006f3c:	9304      	str	r3, [sp, #16]
 8006f3e:	220a      	movs	r2, #10
 8006f40:	2300      	movs	r3, #0
 8006f42:	4658      	mov	r0, fp
 8006f44:	f000 fa4c 	bl	80073e0 <__multadd>
 8006f48:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006f4a:	4681      	mov	r9, r0
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	f000 816c 	beq.w	800722a <_dtoa_r+0xb52>
 8006f52:	2300      	movs	r3, #0
 8006f54:	4629      	mov	r1, r5
 8006f56:	220a      	movs	r2, #10
 8006f58:	4658      	mov	r0, fp
 8006f5a:	f000 fa41 	bl	80073e0 <__multadd>
 8006f5e:	9b08      	ldr	r3, [sp, #32]
 8006f60:	4605      	mov	r5, r0
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	dc61      	bgt.n	800702a <_dtoa_r+0x952>
 8006f66:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006f68:	2b02      	cmp	r3, #2
 8006f6a:	dc3b      	bgt.n	8006fe4 <_dtoa_r+0x90c>
 8006f6c:	e05d      	b.n	800702a <_dtoa_r+0x952>
 8006f6e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8006f70:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8006f74:	e746      	b.n	8006e04 <_dtoa_r+0x72c>
 8006f76:	9b07      	ldr	r3, [sp, #28]
 8006f78:	1e5c      	subs	r4, r3, #1
 8006f7a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006f7c:	42a3      	cmp	r3, r4
 8006f7e:	bfbf      	itttt	lt
 8006f80:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 8006f82:	9a0e      	ldrlt	r2, [sp, #56]	@ 0x38
 8006f84:	1ae3      	sublt	r3, r4, r3
 8006f86:	18d2      	addlt	r2, r2, r3
 8006f88:	bfa8      	it	ge
 8006f8a:	1b1c      	subge	r4, r3, r4
 8006f8c:	9b07      	ldr	r3, [sp, #28]
 8006f8e:	bfbe      	ittt	lt
 8006f90:	940a      	strlt	r4, [sp, #40]	@ 0x28
 8006f92:	920e      	strlt	r2, [sp, #56]	@ 0x38
 8006f94:	2400      	movlt	r4, #0
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	bfb5      	itete	lt
 8006f9a:	eba8 0603 	sublt.w	r6, r8, r3
 8006f9e:	4646      	movge	r6, r8
 8006fa0:	2300      	movlt	r3, #0
 8006fa2:	9b07      	ldrge	r3, [sp, #28]
 8006fa4:	e730      	b.n	8006e08 <_dtoa_r+0x730>
 8006fa6:	4646      	mov	r6, r8
 8006fa8:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006faa:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 8006fac:	e735      	b.n	8006e1a <_dtoa_r+0x742>
 8006fae:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006fb0:	e75c      	b.n	8006e6c <_dtoa_r+0x794>
 8006fb2:	2300      	movs	r3, #0
 8006fb4:	e788      	b.n	8006ec8 <_dtoa_r+0x7f0>
 8006fb6:	9b02      	ldr	r3, [sp, #8]
 8006fb8:	e786      	b.n	8006ec8 <_dtoa_r+0x7f0>
 8006fba:	2300      	movs	r3, #0
 8006fbc:	930a      	str	r3, [sp, #40]	@ 0x28
 8006fbe:	e788      	b.n	8006ed2 <_dtoa_r+0x7fa>
 8006fc0:	d09f      	beq.n	8006f02 <_dtoa_r+0x82a>
 8006fc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006fc4:	331c      	adds	r3, #28
 8006fc6:	441a      	add	r2, r3
 8006fc8:	4498      	add	r8, r3
 8006fca:	441e      	add	r6, r3
 8006fcc:	9209      	str	r2, [sp, #36]	@ 0x24
 8006fce:	e798      	b.n	8006f02 <_dtoa_r+0x82a>
 8006fd0:	4603      	mov	r3, r0
 8006fd2:	e7f6      	b.n	8006fc2 <_dtoa_r+0x8ea>
 8006fd4:	9b07      	ldr	r3, [sp, #28]
 8006fd6:	9704      	str	r7, [sp, #16]
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	dc20      	bgt.n	800701e <_dtoa_r+0x946>
 8006fdc:	9308      	str	r3, [sp, #32]
 8006fde:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006fe0:	2b02      	cmp	r3, #2
 8006fe2:	dd1e      	ble.n	8007022 <_dtoa_r+0x94a>
 8006fe4:	9b08      	ldr	r3, [sp, #32]
 8006fe6:	2b00      	cmp	r3, #0
 8006fe8:	f47f aebc 	bne.w	8006d64 <_dtoa_r+0x68c>
 8006fec:	4621      	mov	r1, r4
 8006fee:	2205      	movs	r2, #5
 8006ff0:	4658      	mov	r0, fp
 8006ff2:	f000 f9f5 	bl	80073e0 <__multadd>
 8006ff6:	4601      	mov	r1, r0
 8006ff8:	4604      	mov	r4, r0
 8006ffa:	4648      	mov	r0, r9
 8006ffc:	f000 fc06 	bl	800780c <__mcmp>
 8007000:	2800      	cmp	r0, #0
 8007002:	f77f aeaf 	ble.w	8006d64 <_dtoa_r+0x68c>
 8007006:	2331      	movs	r3, #49	@ 0x31
 8007008:	4656      	mov	r6, sl
 800700a:	f806 3b01 	strb.w	r3, [r6], #1
 800700e:	9b04      	ldr	r3, [sp, #16]
 8007010:	3301      	adds	r3, #1
 8007012:	9304      	str	r3, [sp, #16]
 8007014:	e6aa      	b.n	8006d6c <_dtoa_r+0x694>
 8007016:	9c07      	ldr	r4, [sp, #28]
 8007018:	9704      	str	r7, [sp, #16]
 800701a:	4625      	mov	r5, r4
 800701c:	e7f3      	b.n	8007006 <_dtoa_r+0x92e>
 800701e:	9b07      	ldr	r3, [sp, #28]
 8007020:	9308      	str	r3, [sp, #32]
 8007022:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8007024:	2b00      	cmp	r3, #0
 8007026:	f000 8104 	beq.w	8007232 <_dtoa_r+0xb5a>
 800702a:	2e00      	cmp	r6, #0
 800702c:	dd05      	ble.n	800703a <_dtoa_r+0x962>
 800702e:	4629      	mov	r1, r5
 8007030:	4632      	mov	r2, r6
 8007032:	4658      	mov	r0, fp
 8007034:	f000 fb7e 	bl	8007734 <__lshift>
 8007038:	4605      	mov	r5, r0
 800703a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800703c:	2b00      	cmp	r3, #0
 800703e:	d05a      	beq.n	80070f6 <_dtoa_r+0xa1e>
 8007040:	4658      	mov	r0, fp
 8007042:	6869      	ldr	r1, [r5, #4]
 8007044:	f000 f96a 	bl	800731c <_Balloc>
 8007048:	4606      	mov	r6, r0
 800704a:	b928      	cbnz	r0, 8007058 <_dtoa_r+0x980>
 800704c:	4602      	mov	r2, r0
 800704e:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007052:	4b83      	ldr	r3, [pc, #524]	@ (8007260 <_dtoa_r+0xb88>)
 8007054:	f7ff bb54 	b.w	8006700 <_dtoa_r+0x28>
 8007058:	692a      	ldr	r2, [r5, #16]
 800705a:	f105 010c 	add.w	r1, r5, #12
 800705e:	3202      	adds	r2, #2
 8007060:	0092      	lsls	r2, r2, #2
 8007062:	300c      	adds	r0, #12
 8007064:	f7ff fa83 	bl	800656e <memcpy>
 8007068:	2201      	movs	r2, #1
 800706a:	4631      	mov	r1, r6
 800706c:	4658      	mov	r0, fp
 800706e:	f000 fb61 	bl	8007734 <__lshift>
 8007072:	462f      	mov	r7, r5
 8007074:	4605      	mov	r5, r0
 8007076:	f10a 0301 	add.w	r3, sl, #1
 800707a:	9307      	str	r3, [sp, #28]
 800707c:	9b08      	ldr	r3, [sp, #32]
 800707e:	4453      	add	r3, sl
 8007080:	930b      	str	r3, [sp, #44]	@ 0x2c
 8007082:	9b02      	ldr	r3, [sp, #8]
 8007084:	f003 0301 	and.w	r3, r3, #1
 8007088:	930a      	str	r3, [sp, #40]	@ 0x28
 800708a:	9b07      	ldr	r3, [sp, #28]
 800708c:	4621      	mov	r1, r4
 800708e:	3b01      	subs	r3, #1
 8007090:	4648      	mov	r0, r9
 8007092:	9302      	str	r3, [sp, #8]
 8007094:	f7ff fa98 	bl	80065c8 <quorem>
 8007098:	4639      	mov	r1, r7
 800709a:	9008      	str	r0, [sp, #32]
 800709c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 80070a0:	4648      	mov	r0, r9
 80070a2:	f000 fbb3 	bl	800780c <__mcmp>
 80070a6:	462a      	mov	r2, r5
 80070a8:	9009      	str	r0, [sp, #36]	@ 0x24
 80070aa:	4621      	mov	r1, r4
 80070ac:	4658      	mov	r0, fp
 80070ae:	f000 fbc9 	bl	8007844 <__mdiff>
 80070b2:	68c2      	ldr	r2, [r0, #12]
 80070b4:	4606      	mov	r6, r0
 80070b6:	bb02      	cbnz	r2, 80070fa <_dtoa_r+0xa22>
 80070b8:	4601      	mov	r1, r0
 80070ba:	4648      	mov	r0, r9
 80070bc:	f000 fba6 	bl	800780c <__mcmp>
 80070c0:	4602      	mov	r2, r0
 80070c2:	4631      	mov	r1, r6
 80070c4:	4658      	mov	r0, fp
 80070c6:	920c      	str	r2, [sp, #48]	@ 0x30
 80070c8:	f000 f968 	bl	800739c <_Bfree>
 80070cc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80070ce:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80070d0:	9e07      	ldr	r6, [sp, #28]
 80070d2:	ea43 0102 	orr.w	r1, r3, r2
 80070d6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80070d8:	4319      	orrs	r1, r3
 80070da:	d110      	bne.n	80070fe <_dtoa_r+0xa26>
 80070dc:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 80070e0:	d029      	beq.n	8007136 <_dtoa_r+0xa5e>
 80070e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070e4:	2b00      	cmp	r3, #0
 80070e6:	dd02      	ble.n	80070ee <_dtoa_r+0xa16>
 80070e8:	9b08      	ldr	r3, [sp, #32]
 80070ea:	f103 0831 	add.w	r8, r3, #49	@ 0x31
 80070ee:	9b02      	ldr	r3, [sp, #8]
 80070f0:	f883 8000 	strb.w	r8, [r3]
 80070f4:	e63b      	b.n	8006d6e <_dtoa_r+0x696>
 80070f6:	4628      	mov	r0, r5
 80070f8:	e7bb      	b.n	8007072 <_dtoa_r+0x99a>
 80070fa:	2201      	movs	r2, #1
 80070fc:	e7e1      	b.n	80070c2 <_dtoa_r+0x9ea>
 80070fe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007100:	2b00      	cmp	r3, #0
 8007102:	db04      	blt.n	800710e <_dtoa_r+0xa36>
 8007104:	9920      	ldr	r1, [sp, #128]	@ 0x80
 8007106:	430b      	orrs	r3, r1
 8007108:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800710a:	430b      	orrs	r3, r1
 800710c:	d120      	bne.n	8007150 <_dtoa_r+0xa78>
 800710e:	2a00      	cmp	r2, #0
 8007110:	dded      	ble.n	80070ee <_dtoa_r+0xa16>
 8007112:	4649      	mov	r1, r9
 8007114:	2201      	movs	r2, #1
 8007116:	4658      	mov	r0, fp
 8007118:	f000 fb0c 	bl	8007734 <__lshift>
 800711c:	4621      	mov	r1, r4
 800711e:	4681      	mov	r9, r0
 8007120:	f000 fb74 	bl	800780c <__mcmp>
 8007124:	2800      	cmp	r0, #0
 8007126:	dc03      	bgt.n	8007130 <_dtoa_r+0xa58>
 8007128:	d1e1      	bne.n	80070ee <_dtoa_r+0xa16>
 800712a:	f018 0f01 	tst.w	r8, #1
 800712e:	d0de      	beq.n	80070ee <_dtoa_r+0xa16>
 8007130:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007134:	d1d8      	bne.n	80070e8 <_dtoa_r+0xa10>
 8007136:	2339      	movs	r3, #57	@ 0x39
 8007138:	9a02      	ldr	r2, [sp, #8]
 800713a:	7013      	strb	r3, [r2, #0]
 800713c:	4633      	mov	r3, r6
 800713e:	461e      	mov	r6, r3
 8007140:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007144:	3b01      	subs	r3, #1
 8007146:	2a39      	cmp	r2, #57	@ 0x39
 8007148:	d052      	beq.n	80071f0 <_dtoa_r+0xb18>
 800714a:	3201      	adds	r2, #1
 800714c:	701a      	strb	r2, [r3, #0]
 800714e:	e60e      	b.n	8006d6e <_dtoa_r+0x696>
 8007150:	2a00      	cmp	r2, #0
 8007152:	dd07      	ble.n	8007164 <_dtoa_r+0xa8c>
 8007154:	f1b8 0f39 	cmp.w	r8, #57	@ 0x39
 8007158:	d0ed      	beq.n	8007136 <_dtoa_r+0xa5e>
 800715a:	9a02      	ldr	r2, [sp, #8]
 800715c:	f108 0301 	add.w	r3, r8, #1
 8007160:	7013      	strb	r3, [r2, #0]
 8007162:	e604      	b.n	8006d6e <_dtoa_r+0x696>
 8007164:	9b07      	ldr	r3, [sp, #28]
 8007166:	9a07      	ldr	r2, [sp, #28]
 8007168:	f803 8c01 	strb.w	r8, [r3, #-1]
 800716c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800716e:	4293      	cmp	r3, r2
 8007170:	d028      	beq.n	80071c4 <_dtoa_r+0xaec>
 8007172:	4649      	mov	r1, r9
 8007174:	2300      	movs	r3, #0
 8007176:	220a      	movs	r2, #10
 8007178:	4658      	mov	r0, fp
 800717a:	f000 f931 	bl	80073e0 <__multadd>
 800717e:	42af      	cmp	r7, r5
 8007180:	4681      	mov	r9, r0
 8007182:	f04f 0300 	mov.w	r3, #0
 8007186:	f04f 020a 	mov.w	r2, #10
 800718a:	4639      	mov	r1, r7
 800718c:	4658      	mov	r0, fp
 800718e:	d107      	bne.n	80071a0 <_dtoa_r+0xac8>
 8007190:	f000 f926 	bl	80073e0 <__multadd>
 8007194:	4607      	mov	r7, r0
 8007196:	4605      	mov	r5, r0
 8007198:	9b07      	ldr	r3, [sp, #28]
 800719a:	3301      	adds	r3, #1
 800719c:	9307      	str	r3, [sp, #28]
 800719e:	e774      	b.n	800708a <_dtoa_r+0x9b2>
 80071a0:	f000 f91e 	bl	80073e0 <__multadd>
 80071a4:	4629      	mov	r1, r5
 80071a6:	4607      	mov	r7, r0
 80071a8:	2300      	movs	r3, #0
 80071aa:	220a      	movs	r2, #10
 80071ac:	4658      	mov	r0, fp
 80071ae:	f000 f917 	bl	80073e0 <__multadd>
 80071b2:	4605      	mov	r5, r0
 80071b4:	e7f0      	b.n	8007198 <_dtoa_r+0xac0>
 80071b6:	9b08      	ldr	r3, [sp, #32]
 80071b8:	2700      	movs	r7, #0
 80071ba:	2b00      	cmp	r3, #0
 80071bc:	bfcc      	ite	gt
 80071be:	461e      	movgt	r6, r3
 80071c0:	2601      	movle	r6, #1
 80071c2:	4456      	add	r6, sl
 80071c4:	4649      	mov	r1, r9
 80071c6:	2201      	movs	r2, #1
 80071c8:	4658      	mov	r0, fp
 80071ca:	f000 fab3 	bl	8007734 <__lshift>
 80071ce:	4621      	mov	r1, r4
 80071d0:	4681      	mov	r9, r0
 80071d2:	f000 fb1b 	bl	800780c <__mcmp>
 80071d6:	2800      	cmp	r0, #0
 80071d8:	dcb0      	bgt.n	800713c <_dtoa_r+0xa64>
 80071da:	d102      	bne.n	80071e2 <_dtoa_r+0xb0a>
 80071dc:	f018 0f01 	tst.w	r8, #1
 80071e0:	d1ac      	bne.n	800713c <_dtoa_r+0xa64>
 80071e2:	4633      	mov	r3, r6
 80071e4:	461e      	mov	r6, r3
 80071e6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80071ea:	2a30      	cmp	r2, #48	@ 0x30
 80071ec:	d0fa      	beq.n	80071e4 <_dtoa_r+0xb0c>
 80071ee:	e5be      	b.n	8006d6e <_dtoa_r+0x696>
 80071f0:	459a      	cmp	sl, r3
 80071f2:	d1a4      	bne.n	800713e <_dtoa_r+0xa66>
 80071f4:	9b04      	ldr	r3, [sp, #16]
 80071f6:	3301      	adds	r3, #1
 80071f8:	9304      	str	r3, [sp, #16]
 80071fa:	2331      	movs	r3, #49	@ 0x31
 80071fc:	f88a 3000 	strb.w	r3, [sl]
 8007200:	e5b5      	b.n	8006d6e <_dtoa_r+0x696>
 8007202:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8007204:	f8df a05c 	ldr.w	sl, [pc, #92]	@ 8007264 <_dtoa_r+0xb8c>
 8007208:	b11b      	cbz	r3, 8007212 <_dtoa_r+0xb3a>
 800720a:	f10a 0308 	add.w	r3, sl, #8
 800720e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8007210:	6013      	str	r3, [r2, #0]
 8007212:	4650      	mov	r0, sl
 8007214:	b017      	add	sp, #92	@ 0x5c
 8007216:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800721a:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 800721c:	2b01      	cmp	r3, #1
 800721e:	f77f ae3d 	ble.w	8006e9c <_dtoa_r+0x7c4>
 8007222:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8007224:	930a      	str	r3, [sp, #40]	@ 0x28
 8007226:	2001      	movs	r0, #1
 8007228:	e65b      	b.n	8006ee2 <_dtoa_r+0x80a>
 800722a:	9b08      	ldr	r3, [sp, #32]
 800722c:	2b00      	cmp	r3, #0
 800722e:	f77f aed6 	ble.w	8006fde <_dtoa_r+0x906>
 8007232:	4656      	mov	r6, sl
 8007234:	4621      	mov	r1, r4
 8007236:	4648      	mov	r0, r9
 8007238:	f7ff f9c6 	bl	80065c8 <quorem>
 800723c:	f100 0830 	add.w	r8, r0, #48	@ 0x30
 8007240:	9b08      	ldr	r3, [sp, #32]
 8007242:	f806 8b01 	strb.w	r8, [r6], #1
 8007246:	eba6 020a 	sub.w	r2, r6, sl
 800724a:	4293      	cmp	r3, r2
 800724c:	ddb3      	ble.n	80071b6 <_dtoa_r+0xade>
 800724e:	4649      	mov	r1, r9
 8007250:	2300      	movs	r3, #0
 8007252:	220a      	movs	r2, #10
 8007254:	4658      	mov	r0, fp
 8007256:	f000 f8c3 	bl	80073e0 <__multadd>
 800725a:	4681      	mov	r9, r0
 800725c:	e7ea      	b.n	8007234 <_dtoa_r+0xb5c>
 800725e:	bf00      	nop
 8007260:	0800842c 	.word	0x0800842c
 8007264:	080083b0 	.word	0x080083b0

08007268 <_free_r>:
 8007268:	b538      	push	{r3, r4, r5, lr}
 800726a:	4605      	mov	r5, r0
 800726c:	2900      	cmp	r1, #0
 800726e:	d040      	beq.n	80072f2 <_free_r+0x8a>
 8007270:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007274:	1f0c      	subs	r4, r1, #4
 8007276:	2b00      	cmp	r3, #0
 8007278:	bfb8      	it	lt
 800727a:	18e4      	addlt	r4, r4, r3
 800727c:	f7fe fa68 	bl	8005750 <__malloc_lock>
 8007280:	4a1c      	ldr	r2, [pc, #112]	@ (80072f4 <_free_r+0x8c>)
 8007282:	6813      	ldr	r3, [r2, #0]
 8007284:	b933      	cbnz	r3, 8007294 <_free_r+0x2c>
 8007286:	6063      	str	r3, [r4, #4]
 8007288:	6014      	str	r4, [r2, #0]
 800728a:	4628      	mov	r0, r5
 800728c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007290:	f7fe ba64 	b.w	800575c <__malloc_unlock>
 8007294:	42a3      	cmp	r3, r4
 8007296:	d908      	bls.n	80072aa <_free_r+0x42>
 8007298:	6820      	ldr	r0, [r4, #0]
 800729a:	1821      	adds	r1, r4, r0
 800729c:	428b      	cmp	r3, r1
 800729e:	bf01      	itttt	eq
 80072a0:	6819      	ldreq	r1, [r3, #0]
 80072a2:	685b      	ldreq	r3, [r3, #4]
 80072a4:	1809      	addeq	r1, r1, r0
 80072a6:	6021      	streq	r1, [r4, #0]
 80072a8:	e7ed      	b.n	8007286 <_free_r+0x1e>
 80072aa:	461a      	mov	r2, r3
 80072ac:	685b      	ldr	r3, [r3, #4]
 80072ae:	b10b      	cbz	r3, 80072b4 <_free_r+0x4c>
 80072b0:	42a3      	cmp	r3, r4
 80072b2:	d9fa      	bls.n	80072aa <_free_r+0x42>
 80072b4:	6811      	ldr	r1, [r2, #0]
 80072b6:	1850      	adds	r0, r2, r1
 80072b8:	42a0      	cmp	r0, r4
 80072ba:	d10b      	bne.n	80072d4 <_free_r+0x6c>
 80072bc:	6820      	ldr	r0, [r4, #0]
 80072be:	4401      	add	r1, r0
 80072c0:	1850      	adds	r0, r2, r1
 80072c2:	4283      	cmp	r3, r0
 80072c4:	6011      	str	r1, [r2, #0]
 80072c6:	d1e0      	bne.n	800728a <_free_r+0x22>
 80072c8:	6818      	ldr	r0, [r3, #0]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	4408      	add	r0, r1
 80072ce:	6010      	str	r0, [r2, #0]
 80072d0:	6053      	str	r3, [r2, #4]
 80072d2:	e7da      	b.n	800728a <_free_r+0x22>
 80072d4:	d902      	bls.n	80072dc <_free_r+0x74>
 80072d6:	230c      	movs	r3, #12
 80072d8:	602b      	str	r3, [r5, #0]
 80072da:	e7d6      	b.n	800728a <_free_r+0x22>
 80072dc:	6820      	ldr	r0, [r4, #0]
 80072de:	1821      	adds	r1, r4, r0
 80072e0:	428b      	cmp	r3, r1
 80072e2:	bf01      	itttt	eq
 80072e4:	6819      	ldreq	r1, [r3, #0]
 80072e6:	685b      	ldreq	r3, [r3, #4]
 80072e8:	1809      	addeq	r1, r1, r0
 80072ea:	6021      	streq	r1, [r4, #0]
 80072ec:	6063      	str	r3, [r4, #4]
 80072ee:	6054      	str	r4, [r2, #4]
 80072f0:	e7cb      	b.n	800728a <_free_r+0x22>
 80072f2:	bd38      	pop	{r3, r4, r5, pc}
 80072f4:	200004e4 	.word	0x200004e4

080072f8 <__ascii_mbtowc>:
 80072f8:	b082      	sub	sp, #8
 80072fa:	b901      	cbnz	r1, 80072fe <__ascii_mbtowc+0x6>
 80072fc:	a901      	add	r1, sp, #4
 80072fe:	b142      	cbz	r2, 8007312 <__ascii_mbtowc+0x1a>
 8007300:	b14b      	cbz	r3, 8007316 <__ascii_mbtowc+0x1e>
 8007302:	7813      	ldrb	r3, [r2, #0]
 8007304:	600b      	str	r3, [r1, #0]
 8007306:	7812      	ldrb	r2, [r2, #0]
 8007308:	1e10      	subs	r0, r2, #0
 800730a:	bf18      	it	ne
 800730c:	2001      	movne	r0, #1
 800730e:	b002      	add	sp, #8
 8007310:	4770      	bx	lr
 8007312:	4610      	mov	r0, r2
 8007314:	e7fb      	b.n	800730e <__ascii_mbtowc+0x16>
 8007316:	f06f 0001 	mvn.w	r0, #1
 800731a:	e7f8      	b.n	800730e <__ascii_mbtowc+0x16>

0800731c <_Balloc>:
 800731c:	b570      	push	{r4, r5, r6, lr}
 800731e:	69c6      	ldr	r6, [r0, #28]
 8007320:	4604      	mov	r4, r0
 8007322:	460d      	mov	r5, r1
 8007324:	b976      	cbnz	r6, 8007344 <_Balloc+0x28>
 8007326:	2010      	movs	r0, #16
 8007328:	f7fe f968 	bl	80055fc <malloc>
 800732c:	4602      	mov	r2, r0
 800732e:	61e0      	str	r0, [r4, #28]
 8007330:	b920      	cbnz	r0, 800733c <_Balloc+0x20>
 8007332:	216b      	movs	r1, #107	@ 0x6b
 8007334:	4b17      	ldr	r3, [pc, #92]	@ (8007394 <_Balloc+0x78>)
 8007336:	4818      	ldr	r0, [pc, #96]	@ (8007398 <_Balloc+0x7c>)
 8007338:	f7ff f928 	bl	800658c <__assert_func>
 800733c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007340:	6006      	str	r6, [r0, #0]
 8007342:	60c6      	str	r6, [r0, #12]
 8007344:	69e6      	ldr	r6, [r4, #28]
 8007346:	68f3      	ldr	r3, [r6, #12]
 8007348:	b183      	cbz	r3, 800736c <_Balloc+0x50>
 800734a:	69e3      	ldr	r3, [r4, #28]
 800734c:	68db      	ldr	r3, [r3, #12]
 800734e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007352:	b9b8      	cbnz	r0, 8007384 <_Balloc+0x68>
 8007354:	2101      	movs	r1, #1
 8007356:	fa01 f605 	lsl.w	r6, r1, r5
 800735a:	1d72      	adds	r2, r6, #5
 800735c:	4620      	mov	r0, r4
 800735e:	0092      	lsls	r2, r2, #2
 8007360:	f000 fded 	bl	8007f3e <_calloc_r>
 8007364:	b160      	cbz	r0, 8007380 <_Balloc+0x64>
 8007366:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800736a:	e00e      	b.n	800738a <_Balloc+0x6e>
 800736c:	2221      	movs	r2, #33	@ 0x21
 800736e:	2104      	movs	r1, #4
 8007370:	4620      	mov	r0, r4
 8007372:	f000 fde4 	bl	8007f3e <_calloc_r>
 8007376:	69e3      	ldr	r3, [r4, #28]
 8007378:	60f0      	str	r0, [r6, #12]
 800737a:	68db      	ldr	r3, [r3, #12]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d1e4      	bne.n	800734a <_Balloc+0x2e>
 8007380:	2000      	movs	r0, #0
 8007382:	bd70      	pop	{r4, r5, r6, pc}
 8007384:	6802      	ldr	r2, [r0, #0]
 8007386:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800738a:	2300      	movs	r3, #0
 800738c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007390:	e7f7      	b.n	8007382 <_Balloc+0x66>
 8007392:	bf00      	nop
 8007394:	080083bd 	.word	0x080083bd
 8007398:	0800843d 	.word	0x0800843d

0800739c <_Bfree>:
 800739c:	b570      	push	{r4, r5, r6, lr}
 800739e:	69c6      	ldr	r6, [r0, #28]
 80073a0:	4605      	mov	r5, r0
 80073a2:	460c      	mov	r4, r1
 80073a4:	b976      	cbnz	r6, 80073c4 <_Bfree+0x28>
 80073a6:	2010      	movs	r0, #16
 80073a8:	f7fe f928 	bl	80055fc <malloc>
 80073ac:	4602      	mov	r2, r0
 80073ae:	61e8      	str	r0, [r5, #28]
 80073b0:	b920      	cbnz	r0, 80073bc <_Bfree+0x20>
 80073b2:	218f      	movs	r1, #143	@ 0x8f
 80073b4:	4b08      	ldr	r3, [pc, #32]	@ (80073d8 <_Bfree+0x3c>)
 80073b6:	4809      	ldr	r0, [pc, #36]	@ (80073dc <_Bfree+0x40>)
 80073b8:	f7ff f8e8 	bl	800658c <__assert_func>
 80073bc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80073c0:	6006      	str	r6, [r0, #0]
 80073c2:	60c6      	str	r6, [r0, #12]
 80073c4:	b13c      	cbz	r4, 80073d6 <_Bfree+0x3a>
 80073c6:	69eb      	ldr	r3, [r5, #28]
 80073c8:	6862      	ldr	r2, [r4, #4]
 80073ca:	68db      	ldr	r3, [r3, #12]
 80073cc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80073d0:	6021      	str	r1, [r4, #0]
 80073d2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80073d6:	bd70      	pop	{r4, r5, r6, pc}
 80073d8:	080083bd 	.word	0x080083bd
 80073dc:	0800843d 	.word	0x0800843d

080073e0 <__multadd>:
 80073e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80073e4:	4607      	mov	r7, r0
 80073e6:	460c      	mov	r4, r1
 80073e8:	461e      	mov	r6, r3
 80073ea:	2000      	movs	r0, #0
 80073ec:	690d      	ldr	r5, [r1, #16]
 80073ee:	f101 0c14 	add.w	ip, r1, #20
 80073f2:	f8dc 3000 	ldr.w	r3, [ip]
 80073f6:	3001      	adds	r0, #1
 80073f8:	b299      	uxth	r1, r3
 80073fa:	fb02 6101 	mla	r1, r2, r1, r6
 80073fe:	0c1e      	lsrs	r6, r3, #16
 8007400:	0c0b      	lsrs	r3, r1, #16
 8007402:	fb02 3306 	mla	r3, r2, r6, r3
 8007406:	b289      	uxth	r1, r1
 8007408:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800740c:	4285      	cmp	r5, r0
 800740e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8007412:	f84c 1b04 	str.w	r1, [ip], #4
 8007416:	dcec      	bgt.n	80073f2 <__multadd+0x12>
 8007418:	b30e      	cbz	r6, 800745e <__multadd+0x7e>
 800741a:	68a3      	ldr	r3, [r4, #8]
 800741c:	42ab      	cmp	r3, r5
 800741e:	dc19      	bgt.n	8007454 <__multadd+0x74>
 8007420:	6861      	ldr	r1, [r4, #4]
 8007422:	4638      	mov	r0, r7
 8007424:	3101      	adds	r1, #1
 8007426:	f7ff ff79 	bl	800731c <_Balloc>
 800742a:	4680      	mov	r8, r0
 800742c:	b928      	cbnz	r0, 800743a <__multadd+0x5a>
 800742e:	4602      	mov	r2, r0
 8007430:	21ba      	movs	r1, #186	@ 0xba
 8007432:	4b0c      	ldr	r3, [pc, #48]	@ (8007464 <__multadd+0x84>)
 8007434:	480c      	ldr	r0, [pc, #48]	@ (8007468 <__multadd+0x88>)
 8007436:	f7ff f8a9 	bl	800658c <__assert_func>
 800743a:	6922      	ldr	r2, [r4, #16]
 800743c:	f104 010c 	add.w	r1, r4, #12
 8007440:	3202      	adds	r2, #2
 8007442:	0092      	lsls	r2, r2, #2
 8007444:	300c      	adds	r0, #12
 8007446:	f7ff f892 	bl	800656e <memcpy>
 800744a:	4621      	mov	r1, r4
 800744c:	4638      	mov	r0, r7
 800744e:	f7ff ffa5 	bl	800739c <_Bfree>
 8007452:	4644      	mov	r4, r8
 8007454:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007458:	3501      	adds	r5, #1
 800745a:	615e      	str	r6, [r3, #20]
 800745c:	6125      	str	r5, [r4, #16]
 800745e:	4620      	mov	r0, r4
 8007460:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007464:	0800842c 	.word	0x0800842c
 8007468:	0800843d 	.word	0x0800843d

0800746c <__hi0bits>:
 800746c:	4603      	mov	r3, r0
 800746e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007472:	bf3a      	itte	cc
 8007474:	0403      	lslcc	r3, r0, #16
 8007476:	2010      	movcc	r0, #16
 8007478:	2000      	movcs	r0, #0
 800747a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800747e:	bf3c      	itt	cc
 8007480:	021b      	lslcc	r3, r3, #8
 8007482:	3008      	addcc	r0, #8
 8007484:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007488:	bf3c      	itt	cc
 800748a:	011b      	lslcc	r3, r3, #4
 800748c:	3004      	addcc	r0, #4
 800748e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007492:	bf3c      	itt	cc
 8007494:	009b      	lslcc	r3, r3, #2
 8007496:	3002      	addcc	r0, #2
 8007498:	2b00      	cmp	r3, #0
 800749a:	db05      	blt.n	80074a8 <__hi0bits+0x3c>
 800749c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80074a0:	f100 0001 	add.w	r0, r0, #1
 80074a4:	bf08      	it	eq
 80074a6:	2020      	moveq	r0, #32
 80074a8:	4770      	bx	lr

080074aa <__lo0bits>:
 80074aa:	6803      	ldr	r3, [r0, #0]
 80074ac:	4602      	mov	r2, r0
 80074ae:	f013 0007 	ands.w	r0, r3, #7
 80074b2:	d00b      	beq.n	80074cc <__lo0bits+0x22>
 80074b4:	07d9      	lsls	r1, r3, #31
 80074b6:	d421      	bmi.n	80074fc <__lo0bits+0x52>
 80074b8:	0798      	lsls	r0, r3, #30
 80074ba:	bf49      	itett	mi
 80074bc:	085b      	lsrmi	r3, r3, #1
 80074be:	089b      	lsrpl	r3, r3, #2
 80074c0:	2001      	movmi	r0, #1
 80074c2:	6013      	strmi	r3, [r2, #0]
 80074c4:	bf5c      	itt	pl
 80074c6:	2002      	movpl	r0, #2
 80074c8:	6013      	strpl	r3, [r2, #0]
 80074ca:	4770      	bx	lr
 80074cc:	b299      	uxth	r1, r3
 80074ce:	b909      	cbnz	r1, 80074d4 <__lo0bits+0x2a>
 80074d0:	2010      	movs	r0, #16
 80074d2:	0c1b      	lsrs	r3, r3, #16
 80074d4:	b2d9      	uxtb	r1, r3
 80074d6:	b909      	cbnz	r1, 80074dc <__lo0bits+0x32>
 80074d8:	3008      	adds	r0, #8
 80074da:	0a1b      	lsrs	r3, r3, #8
 80074dc:	0719      	lsls	r1, r3, #28
 80074de:	bf04      	itt	eq
 80074e0:	091b      	lsreq	r3, r3, #4
 80074e2:	3004      	addeq	r0, #4
 80074e4:	0799      	lsls	r1, r3, #30
 80074e6:	bf04      	itt	eq
 80074e8:	089b      	lsreq	r3, r3, #2
 80074ea:	3002      	addeq	r0, #2
 80074ec:	07d9      	lsls	r1, r3, #31
 80074ee:	d403      	bmi.n	80074f8 <__lo0bits+0x4e>
 80074f0:	085b      	lsrs	r3, r3, #1
 80074f2:	f100 0001 	add.w	r0, r0, #1
 80074f6:	d003      	beq.n	8007500 <__lo0bits+0x56>
 80074f8:	6013      	str	r3, [r2, #0]
 80074fa:	4770      	bx	lr
 80074fc:	2000      	movs	r0, #0
 80074fe:	4770      	bx	lr
 8007500:	2020      	movs	r0, #32
 8007502:	4770      	bx	lr

08007504 <__i2b>:
 8007504:	b510      	push	{r4, lr}
 8007506:	460c      	mov	r4, r1
 8007508:	2101      	movs	r1, #1
 800750a:	f7ff ff07 	bl	800731c <_Balloc>
 800750e:	4602      	mov	r2, r0
 8007510:	b928      	cbnz	r0, 800751e <__i2b+0x1a>
 8007512:	f240 1145 	movw	r1, #325	@ 0x145
 8007516:	4b04      	ldr	r3, [pc, #16]	@ (8007528 <__i2b+0x24>)
 8007518:	4804      	ldr	r0, [pc, #16]	@ (800752c <__i2b+0x28>)
 800751a:	f7ff f837 	bl	800658c <__assert_func>
 800751e:	2301      	movs	r3, #1
 8007520:	6144      	str	r4, [r0, #20]
 8007522:	6103      	str	r3, [r0, #16]
 8007524:	bd10      	pop	{r4, pc}
 8007526:	bf00      	nop
 8007528:	0800842c 	.word	0x0800842c
 800752c:	0800843d 	.word	0x0800843d

08007530 <__multiply>:
 8007530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007534:	4614      	mov	r4, r2
 8007536:	690a      	ldr	r2, [r1, #16]
 8007538:	6923      	ldr	r3, [r4, #16]
 800753a:	460f      	mov	r7, r1
 800753c:	429a      	cmp	r2, r3
 800753e:	bfa2      	ittt	ge
 8007540:	4623      	movge	r3, r4
 8007542:	460c      	movge	r4, r1
 8007544:	461f      	movge	r7, r3
 8007546:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800754a:	f8d7 9010 	ldr.w	r9, [r7, #16]
 800754e:	68a3      	ldr	r3, [r4, #8]
 8007550:	6861      	ldr	r1, [r4, #4]
 8007552:	eb0a 0609 	add.w	r6, sl, r9
 8007556:	42b3      	cmp	r3, r6
 8007558:	b085      	sub	sp, #20
 800755a:	bfb8      	it	lt
 800755c:	3101      	addlt	r1, #1
 800755e:	f7ff fedd 	bl	800731c <_Balloc>
 8007562:	b930      	cbnz	r0, 8007572 <__multiply+0x42>
 8007564:	4602      	mov	r2, r0
 8007566:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800756a:	4b43      	ldr	r3, [pc, #268]	@ (8007678 <__multiply+0x148>)
 800756c:	4843      	ldr	r0, [pc, #268]	@ (800767c <__multiply+0x14c>)
 800756e:	f7ff f80d 	bl	800658c <__assert_func>
 8007572:	f100 0514 	add.w	r5, r0, #20
 8007576:	462b      	mov	r3, r5
 8007578:	2200      	movs	r2, #0
 800757a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800757e:	4543      	cmp	r3, r8
 8007580:	d321      	bcc.n	80075c6 <__multiply+0x96>
 8007582:	f107 0114 	add.w	r1, r7, #20
 8007586:	f104 0214 	add.w	r2, r4, #20
 800758a:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 800758e:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8007592:	9302      	str	r3, [sp, #8]
 8007594:	1b13      	subs	r3, r2, r4
 8007596:	3b15      	subs	r3, #21
 8007598:	f023 0303 	bic.w	r3, r3, #3
 800759c:	3304      	adds	r3, #4
 800759e:	f104 0715 	add.w	r7, r4, #21
 80075a2:	42ba      	cmp	r2, r7
 80075a4:	bf38      	it	cc
 80075a6:	2304      	movcc	r3, #4
 80075a8:	9301      	str	r3, [sp, #4]
 80075aa:	9b02      	ldr	r3, [sp, #8]
 80075ac:	9103      	str	r1, [sp, #12]
 80075ae:	428b      	cmp	r3, r1
 80075b0:	d80c      	bhi.n	80075cc <__multiply+0x9c>
 80075b2:	2e00      	cmp	r6, #0
 80075b4:	dd03      	ble.n	80075be <__multiply+0x8e>
 80075b6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80075ba:	2b00      	cmp	r3, #0
 80075bc:	d05a      	beq.n	8007674 <__multiply+0x144>
 80075be:	6106      	str	r6, [r0, #16]
 80075c0:	b005      	add	sp, #20
 80075c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075c6:	f843 2b04 	str.w	r2, [r3], #4
 80075ca:	e7d8      	b.n	800757e <__multiply+0x4e>
 80075cc:	f8b1 a000 	ldrh.w	sl, [r1]
 80075d0:	f1ba 0f00 	cmp.w	sl, #0
 80075d4:	d023      	beq.n	800761e <__multiply+0xee>
 80075d6:	46a9      	mov	r9, r5
 80075d8:	f04f 0c00 	mov.w	ip, #0
 80075dc:	f104 0e14 	add.w	lr, r4, #20
 80075e0:	f85e 7b04 	ldr.w	r7, [lr], #4
 80075e4:	f8d9 3000 	ldr.w	r3, [r9]
 80075e8:	fa1f fb87 	uxth.w	fp, r7
 80075ec:	b29b      	uxth	r3, r3
 80075ee:	fb0a 330b 	mla	r3, sl, fp, r3
 80075f2:	4463      	add	r3, ip
 80075f4:	f8d9 c000 	ldr.w	ip, [r9]
 80075f8:	0c3f      	lsrs	r7, r7, #16
 80075fa:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80075fe:	fb0a c707 	mla	r7, sl, r7, ip
 8007602:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 8007606:	b29b      	uxth	r3, r3
 8007608:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800760c:	4572      	cmp	r2, lr
 800760e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 8007612:	f849 3b04 	str.w	r3, [r9], #4
 8007616:	d8e3      	bhi.n	80075e0 <__multiply+0xb0>
 8007618:	9b01      	ldr	r3, [sp, #4]
 800761a:	f845 c003 	str.w	ip, [r5, r3]
 800761e:	9b03      	ldr	r3, [sp, #12]
 8007620:	3104      	adds	r1, #4
 8007622:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8007626:	f1b9 0f00 	cmp.w	r9, #0
 800762a:	d021      	beq.n	8007670 <__multiply+0x140>
 800762c:	46ae      	mov	lr, r5
 800762e:	f04f 0a00 	mov.w	sl, #0
 8007632:	682b      	ldr	r3, [r5, #0]
 8007634:	f104 0c14 	add.w	ip, r4, #20
 8007638:	f8bc b000 	ldrh.w	fp, [ip]
 800763c:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8007640:	b29b      	uxth	r3, r3
 8007642:	fb09 770b 	mla	r7, r9, fp, r7
 8007646:	4457      	add	r7, sl
 8007648:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 800764c:	f84e 3b04 	str.w	r3, [lr], #4
 8007650:	f85c 3b04 	ldr.w	r3, [ip], #4
 8007654:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8007658:	f8be 3000 	ldrh.w	r3, [lr]
 800765c:	4562      	cmp	r2, ip
 800765e:	fb09 330a 	mla	r3, r9, sl, r3
 8007662:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8007666:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800766a:	d8e5      	bhi.n	8007638 <__multiply+0x108>
 800766c:	9f01      	ldr	r7, [sp, #4]
 800766e:	51eb      	str	r3, [r5, r7]
 8007670:	3504      	adds	r5, #4
 8007672:	e79a      	b.n	80075aa <__multiply+0x7a>
 8007674:	3e01      	subs	r6, #1
 8007676:	e79c      	b.n	80075b2 <__multiply+0x82>
 8007678:	0800842c 	.word	0x0800842c
 800767c:	0800843d 	.word	0x0800843d

08007680 <__pow5mult>:
 8007680:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007684:	4615      	mov	r5, r2
 8007686:	f012 0203 	ands.w	r2, r2, #3
 800768a:	4607      	mov	r7, r0
 800768c:	460e      	mov	r6, r1
 800768e:	d007      	beq.n	80076a0 <__pow5mult+0x20>
 8007690:	4c25      	ldr	r4, [pc, #148]	@ (8007728 <__pow5mult+0xa8>)
 8007692:	3a01      	subs	r2, #1
 8007694:	2300      	movs	r3, #0
 8007696:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800769a:	f7ff fea1 	bl	80073e0 <__multadd>
 800769e:	4606      	mov	r6, r0
 80076a0:	10ad      	asrs	r5, r5, #2
 80076a2:	d03d      	beq.n	8007720 <__pow5mult+0xa0>
 80076a4:	69fc      	ldr	r4, [r7, #28]
 80076a6:	b97c      	cbnz	r4, 80076c8 <__pow5mult+0x48>
 80076a8:	2010      	movs	r0, #16
 80076aa:	f7fd ffa7 	bl	80055fc <malloc>
 80076ae:	4602      	mov	r2, r0
 80076b0:	61f8      	str	r0, [r7, #28]
 80076b2:	b928      	cbnz	r0, 80076c0 <__pow5mult+0x40>
 80076b4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80076b8:	4b1c      	ldr	r3, [pc, #112]	@ (800772c <__pow5mult+0xac>)
 80076ba:	481d      	ldr	r0, [pc, #116]	@ (8007730 <__pow5mult+0xb0>)
 80076bc:	f7fe ff66 	bl	800658c <__assert_func>
 80076c0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80076c4:	6004      	str	r4, [r0, #0]
 80076c6:	60c4      	str	r4, [r0, #12]
 80076c8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80076cc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80076d0:	b94c      	cbnz	r4, 80076e6 <__pow5mult+0x66>
 80076d2:	f240 2171 	movw	r1, #625	@ 0x271
 80076d6:	4638      	mov	r0, r7
 80076d8:	f7ff ff14 	bl	8007504 <__i2b>
 80076dc:	2300      	movs	r3, #0
 80076de:	4604      	mov	r4, r0
 80076e0:	f8c8 0008 	str.w	r0, [r8, #8]
 80076e4:	6003      	str	r3, [r0, #0]
 80076e6:	f04f 0900 	mov.w	r9, #0
 80076ea:	07eb      	lsls	r3, r5, #31
 80076ec:	d50a      	bpl.n	8007704 <__pow5mult+0x84>
 80076ee:	4631      	mov	r1, r6
 80076f0:	4622      	mov	r2, r4
 80076f2:	4638      	mov	r0, r7
 80076f4:	f7ff ff1c 	bl	8007530 <__multiply>
 80076f8:	4680      	mov	r8, r0
 80076fa:	4631      	mov	r1, r6
 80076fc:	4638      	mov	r0, r7
 80076fe:	f7ff fe4d 	bl	800739c <_Bfree>
 8007702:	4646      	mov	r6, r8
 8007704:	106d      	asrs	r5, r5, #1
 8007706:	d00b      	beq.n	8007720 <__pow5mult+0xa0>
 8007708:	6820      	ldr	r0, [r4, #0]
 800770a:	b938      	cbnz	r0, 800771c <__pow5mult+0x9c>
 800770c:	4622      	mov	r2, r4
 800770e:	4621      	mov	r1, r4
 8007710:	4638      	mov	r0, r7
 8007712:	f7ff ff0d 	bl	8007530 <__multiply>
 8007716:	6020      	str	r0, [r4, #0]
 8007718:	f8c0 9000 	str.w	r9, [r0]
 800771c:	4604      	mov	r4, r0
 800771e:	e7e4      	b.n	80076ea <__pow5mult+0x6a>
 8007720:	4630      	mov	r0, r6
 8007722:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007726:	bf00      	nop
 8007728:	08008498 	.word	0x08008498
 800772c:	080083bd 	.word	0x080083bd
 8007730:	0800843d 	.word	0x0800843d

08007734 <__lshift>:
 8007734:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007738:	460c      	mov	r4, r1
 800773a:	4607      	mov	r7, r0
 800773c:	4691      	mov	r9, r2
 800773e:	6923      	ldr	r3, [r4, #16]
 8007740:	6849      	ldr	r1, [r1, #4]
 8007742:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007746:	68a3      	ldr	r3, [r4, #8]
 8007748:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800774c:	f108 0601 	add.w	r6, r8, #1
 8007750:	42b3      	cmp	r3, r6
 8007752:	db0b      	blt.n	800776c <__lshift+0x38>
 8007754:	4638      	mov	r0, r7
 8007756:	f7ff fde1 	bl	800731c <_Balloc>
 800775a:	4605      	mov	r5, r0
 800775c:	b948      	cbnz	r0, 8007772 <__lshift+0x3e>
 800775e:	4602      	mov	r2, r0
 8007760:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007764:	4b27      	ldr	r3, [pc, #156]	@ (8007804 <__lshift+0xd0>)
 8007766:	4828      	ldr	r0, [pc, #160]	@ (8007808 <__lshift+0xd4>)
 8007768:	f7fe ff10 	bl	800658c <__assert_func>
 800776c:	3101      	adds	r1, #1
 800776e:	005b      	lsls	r3, r3, #1
 8007770:	e7ee      	b.n	8007750 <__lshift+0x1c>
 8007772:	2300      	movs	r3, #0
 8007774:	f100 0114 	add.w	r1, r0, #20
 8007778:	f100 0210 	add.w	r2, r0, #16
 800777c:	4618      	mov	r0, r3
 800777e:	4553      	cmp	r3, sl
 8007780:	db33      	blt.n	80077ea <__lshift+0xb6>
 8007782:	6920      	ldr	r0, [r4, #16]
 8007784:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007788:	f104 0314 	add.w	r3, r4, #20
 800778c:	f019 091f 	ands.w	r9, r9, #31
 8007790:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007794:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007798:	d02b      	beq.n	80077f2 <__lshift+0xbe>
 800779a:	468a      	mov	sl, r1
 800779c:	2200      	movs	r2, #0
 800779e:	f1c9 0e20 	rsb	lr, r9, #32
 80077a2:	6818      	ldr	r0, [r3, #0]
 80077a4:	fa00 f009 	lsl.w	r0, r0, r9
 80077a8:	4310      	orrs	r0, r2
 80077aa:	f84a 0b04 	str.w	r0, [sl], #4
 80077ae:	f853 2b04 	ldr.w	r2, [r3], #4
 80077b2:	459c      	cmp	ip, r3
 80077b4:	fa22 f20e 	lsr.w	r2, r2, lr
 80077b8:	d8f3      	bhi.n	80077a2 <__lshift+0x6e>
 80077ba:	ebac 0304 	sub.w	r3, ip, r4
 80077be:	3b15      	subs	r3, #21
 80077c0:	f023 0303 	bic.w	r3, r3, #3
 80077c4:	3304      	adds	r3, #4
 80077c6:	f104 0015 	add.w	r0, r4, #21
 80077ca:	4584      	cmp	ip, r0
 80077cc:	bf38      	it	cc
 80077ce:	2304      	movcc	r3, #4
 80077d0:	50ca      	str	r2, [r1, r3]
 80077d2:	b10a      	cbz	r2, 80077d8 <__lshift+0xa4>
 80077d4:	f108 0602 	add.w	r6, r8, #2
 80077d8:	3e01      	subs	r6, #1
 80077da:	4638      	mov	r0, r7
 80077dc:	4621      	mov	r1, r4
 80077de:	612e      	str	r6, [r5, #16]
 80077e0:	f7ff fddc 	bl	800739c <_Bfree>
 80077e4:	4628      	mov	r0, r5
 80077e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077ea:	f842 0f04 	str.w	r0, [r2, #4]!
 80077ee:	3301      	adds	r3, #1
 80077f0:	e7c5      	b.n	800777e <__lshift+0x4a>
 80077f2:	3904      	subs	r1, #4
 80077f4:	f853 2b04 	ldr.w	r2, [r3], #4
 80077f8:	459c      	cmp	ip, r3
 80077fa:	f841 2f04 	str.w	r2, [r1, #4]!
 80077fe:	d8f9      	bhi.n	80077f4 <__lshift+0xc0>
 8007800:	e7ea      	b.n	80077d8 <__lshift+0xa4>
 8007802:	bf00      	nop
 8007804:	0800842c 	.word	0x0800842c
 8007808:	0800843d 	.word	0x0800843d

0800780c <__mcmp>:
 800780c:	4603      	mov	r3, r0
 800780e:	690a      	ldr	r2, [r1, #16]
 8007810:	6900      	ldr	r0, [r0, #16]
 8007812:	b530      	push	{r4, r5, lr}
 8007814:	1a80      	subs	r0, r0, r2
 8007816:	d10e      	bne.n	8007836 <__mcmp+0x2a>
 8007818:	3314      	adds	r3, #20
 800781a:	3114      	adds	r1, #20
 800781c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007820:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007824:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007828:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800782c:	4295      	cmp	r5, r2
 800782e:	d003      	beq.n	8007838 <__mcmp+0x2c>
 8007830:	d205      	bcs.n	800783e <__mcmp+0x32>
 8007832:	f04f 30ff 	mov.w	r0, #4294967295
 8007836:	bd30      	pop	{r4, r5, pc}
 8007838:	42a3      	cmp	r3, r4
 800783a:	d3f3      	bcc.n	8007824 <__mcmp+0x18>
 800783c:	e7fb      	b.n	8007836 <__mcmp+0x2a>
 800783e:	2001      	movs	r0, #1
 8007840:	e7f9      	b.n	8007836 <__mcmp+0x2a>
	...

08007844 <__mdiff>:
 8007844:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007848:	4689      	mov	r9, r1
 800784a:	4606      	mov	r6, r0
 800784c:	4611      	mov	r1, r2
 800784e:	4648      	mov	r0, r9
 8007850:	4614      	mov	r4, r2
 8007852:	f7ff ffdb 	bl	800780c <__mcmp>
 8007856:	1e05      	subs	r5, r0, #0
 8007858:	d112      	bne.n	8007880 <__mdiff+0x3c>
 800785a:	4629      	mov	r1, r5
 800785c:	4630      	mov	r0, r6
 800785e:	f7ff fd5d 	bl	800731c <_Balloc>
 8007862:	4602      	mov	r2, r0
 8007864:	b928      	cbnz	r0, 8007872 <__mdiff+0x2e>
 8007866:	f240 2137 	movw	r1, #567	@ 0x237
 800786a:	4b3e      	ldr	r3, [pc, #248]	@ (8007964 <__mdiff+0x120>)
 800786c:	483e      	ldr	r0, [pc, #248]	@ (8007968 <__mdiff+0x124>)
 800786e:	f7fe fe8d 	bl	800658c <__assert_func>
 8007872:	2301      	movs	r3, #1
 8007874:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007878:	4610      	mov	r0, r2
 800787a:	b003      	add	sp, #12
 800787c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007880:	bfbc      	itt	lt
 8007882:	464b      	movlt	r3, r9
 8007884:	46a1      	movlt	r9, r4
 8007886:	4630      	mov	r0, r6
 8007888:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800788c:	bfba      	itte	lt
 800788e:	461c      	movlt	r4, r3
 8007890:	2501      	movlt	r5, #1
 8007892:	2500      	movge	r5, #0
 8007894:	f7ff fd42 	bl	800731c <_Balloc>
 8007898:	4602      	mov	r2, r0
 800789a:	b918      	cbnz	r0, 80078a4 <__mdiff+0x60>
 800789c:	f240 2145 	movw	r1, #581	@ 0x245
 80078a0:	4b30      	ldr	r3, [pc, #192]	@ (8007964 <__mdiff+0x120>)
 80078a2:	e7e3      	b.n	800786c <__mdiff+0x28>
 80078a4:	f100 0b14 	add.w	fp, r0, #20
 80078a8:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80078ac:	f109 0310 	add.w	r3, r9, #16
 80078b0:	60c5      	str	r5, [r0, #12]
 80078b2:	f04f 0c00 	mov.w	ip, #0
 80078b6:	f109 0514 	add.w	r5, r9, #20
 80078ba:	46d9      	mov	r9, fp
 80078bc:	6926      	ldr	r6, [r4, #16]
 80078be:	f104 0e14 	add.w	lr, r4, #20
 80078c2:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80078c6:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80078ca:	9301      	str	r3, [sp, #4]
 80078cc:	9b01      	ldr	r3, [sp, #4]
 80078ce:	f85e 0b04 	ldr.w	r0, [lr], #4
 80078d2:	f853 af04 	ldr.w	sl, [r3, #4]!
 80078d6:	b281      	uxth	r1, r0
 80078d8:	9301      	str	r3, [sp, #4]
 80078da:	fa1f f38a 	uxth.w	r3, sl
 80078de:	1a5b      	subs	r3, r3, r1
 80078e0:	0c00      	lsrs	r0, r0, #16
 80078e2:	4463      	add	r3, ip
 80078e4:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80078e8:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80078ec:	b29b      	uxth	r3, r3
 80078ee:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80078f2:	4576      	cmp	r6, lr
 80078f4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80078f8:	f849 3b04 	str.w	r3, [r9], #4
 80078fc:	d8e6      	bhi.n	80078cc <__mdiff+0x88>
 80078fe:	1b33      	subs	r3, r6, r4
 8007900:	3b15      	subs	r3, #21
 8007902:	f023 0303 	bic.w	r3, r3, #3
 8007906:	3415      	adds	r4, #21
 8007908:	3304      	adds	r3, #4
 800790a:	42a6      	cmp	r6, r4
 800790c:	bf38      	it	cc
 800790e:	2304      	movcc	r3, #4
 8007910:	441d      	add	r5, r3
 8007912:	445b      	add	r3, fp
 8007914:	461e      	mov	r6, r3
 8007916:	462c      	mov	r4, r5
 8007918:	4544      	cmp	r4, r8
 800791a:	d30e      	bcc.n	800793a <__mdiff+0xf6>
 800791c:	f108 0103 	add.w	r1, r8, #3
 8007920:	1b49      	subs	r1, r1, r5
 8007922:	f021 0103 	bic.w	r1, r1, #3
 8007926:	3d03      	subs	r5, #3
 8007928:	45a8      	cmp	r8, r5
 800792a:	bf38      	it	cc
 800792c:	2100      	movcc	r1, #0
 800792e:	440b      	add	r3, r1
 8007930:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007934:	b199      	cbz	r1, 800795e <__mdiff+0x11a>
 8007936:	6117      	str	r7, [r2, #16]
 8007938:	e79e      	b.n	8007878 <__mdiff+0x34>
 800793a:	46e6      	mov	lr, ip
 800793c:	f854 1b04 	ldr.w	r1, [r4], #4
 8007940:	fa1f fc81 	uxth.w	ip, r1
 8007944:	44f4      	add	ip, lr
 8007946:	0c08      	lsrs	r0, r1, #16
 8007948:	4471      	add	r1, lr
 800794a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800794e:	b289      	uxth	r1, r1
 8007950:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007954:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007958:	f846 1b04 	str.w	r1, [r6], #4
 800795c:	e7dc      	b.n	8007918 <__mdiff+0xd4>
 800795e:	3f01      	subs	r7, #1
 8007960:	e7e6      	b.n	8007930 <__mdiff+0xec>
 8007962:	bf00      	nop
 8007964:	0800842c 	.word	0x0800842c
 8007968:	0800843d 	.word	0x0800843d

0800796c <__d2b>:
 800796c:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007970:	2101      	movs	r1, #1
 8007972:	4690      	mov	r8, r2
 8007974:	4699      	mov	r9, r3
 8007976:	9e08      	ldr	r6, [sp, #32]
 8007978:	f7ff fcd0 	bl	800731c <_Balloc>
 800797c:	4604      	mov	r4, r0
 800797e:	b930      	cbnz	r0, 800798e <__d2b+0x22>
 8007980:	4602      	mov	r2, r0
 8007982:	f240 310f 	movw	r1, #783	@ 0x30f
 8007986:	4b23      	ldr	r3, [pc, #140]	@ (8007a14 <__d2b+0xa8>)
 8007988:	4823      	ldr	r0, [pc, #140]	@ (8007a18 <__d2b+0xac>)
 800798a:	f7fe fdff 	bl	800658c <__assert_func>
 800798e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007992:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007996:	b10d      	cbz	r5, 800799c <__d2b+0x30>
 8007998:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800799c:	9301      	str	r3, [sp, #4]
 800799e:	f1b8 0300 	subs.w	r3, r8, #0
 80079a2:	d024      	beq.n	80079ee <__d2b+0x82>
 80079a4:	4668      	mov	r0, sp
 80079a6:	9300      	str	r3, [sp, #0]
 80079a8:	f7ff fd7f 	bl	80074aa <__lo0bits>
 80079ac:	e9dd 1200 	ldrd	r1, r2, [sp]
 80079b0:	b1d8      	cbz	r0, 80079ea <__d2b+0x7e>
 80079b2:	f1c0 0320 	rsb	r3, r0, #32
 80079b6:	fa02 f303 	lsl.w	r3, r2, r3
 80079ba:	430b      	orrs	r3, r1
 80079bc:	40c2      	lsrs	r2, r0
 80079be:	6163      	str	r3, [r4, #20]
 80079c0:	9201      	str	r2, [sp, #4]
 80079c2:	9b01      	ldr	r3, [sp, #4]
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	bf0c      	ite	eq
 80079c8:	2201      	moveq	r2, #1
 80079ca:	2202      	movne	r2, #2
 80079cc:	61a3      	str	r3, [r4, #24]
 80079ce:	6122      	str	r2, [r4, #16]
 80079d0:	b1ad      	cbz	r5, 80079fe <__d2b+0x92>
 80079d2:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 80079d6:	4405      	add	r5, r0
 80079d8:	6035      	str	r5, [r6, #0]
 80079da:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80079de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80079e0:	6018      	str	r0, [r3, #0]
 80079e2:	4620      	mov	r0, r4
 80079e4:	b002      	add	sp, #8
 80079e6:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 80079ea:	6161      	str	r1, [r4, #20]
 80079ec:	e7e9      	b.n	80079c2 <__d2b+0x56>
 80079ee:	a801      	add	r0, sp, #4
 80079f0:	f7ff fd5b 	bl	80074aa <__lo0bits>
 80079f4:	9b01      	ldr	r3, [sp, #4]
 80079f6:	2201      	movs	r2, #1
 80079f8:	6163      	str	r3, [r4, #20]
 80079fa:	3020      	adds	r0, #32
 80079fc:	e7e7      	b.n	80079ce <__d2b+0x62>
 80079fe:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007a02:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007a06:	6030      	str	r0, [r6, #0]
 8007a08:	6918      	ldr	r0, [r3, #16]
 8007a0a:	f7ff fd2f 	bl	800746c <__hi0bits>
 8007a0e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007a12:	e7e4      	b.n	80079de <__d2b+0x72>
 8007a14:	0800842c 	.word	0x0800842c
 8007a18:	0800843d 	.word	0x0800843d

08007a1c <__ascii_wctomb>:
 8007a1c:	4603      	mov	r3, r0
 8007a1e:	4608      	mov	r0, r1
 8007a20:	b141      	cbz	r1, 8007a34 <__ascii_wctomb+0x18>
 8007a22:	2aff      	cmp	r2, #255	@ 0xff
 8007a24:	d904      	bls.n	8007a30 <__ascii_wctomb+0x14>
 8007a26:	228a      	movs	r2, #138	@ 0x8a
 8007a28:	f04f 30ff 	mov.w	r0, #4294967295
 8007a2c:	601a      	str	r2, [r3, #0]
 8007a2e:	4770      	bx	lr
 8007a30:	2001      	movs	r0, #1
 8007a32:	700a      	strb	r2, [r1, #0]
 8007a34:	4770      	bx	lr

08007a36 <__sfputc_r>:
 8007a36:	6893      	ldr	r3, [r2, #8]
 8007a38:	b410      	push	{r4}
 8007a3a:	3b01      	subs	r3, #1
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	6093      	str	r3, [r2, #8]
 8007a40:	da07      	bge.n	8007a52 <__sfputc_r+0x1c>
 8007a42:	6994      	ldr	r4, [r2, #24]
 8007a44:	42a3      	cmp	r3, r4
 8007a46:	db01      	blt.n	8007a4c <__sfputc_r+0x16>
 8007a48:	290a      	cmp	r1, #10
 8007a4a:	d102      	bne.n	8007a52 <__sfputc_r+0x1c>
 8007a4c:	bc10      	pop	{r4}
 8007a4e:	f7fe bc5c 	b.w	800630a <__swbuf_r>
 8007a52:	6813      	ldr	r3, [r2, #0]
 8007a54:	1c58      	adds	r0, r3, #1
 8007a56:	6010      	str	r0, [r2, #0]
 8007a58:	7019      	strb	r1, [r3, #0]
 8007a5a:	4608      	mov	r0, r1
 8007a5c:	bc10      	pop	{r4}
 8007a5e:	4770      	bx	lr

08007a60 <__sfputs_r>:
 8007a60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a62:	4606      	mov	r6, r0
 8007a64:	460f      	mov	r7, r1
 8007a66:	4614      	mov	r4, r2
 8007a68:	18d5      	adds	r5, r2, r3
 8007a6a:	42ac      	cmp	r4, r5
 8007a6c:	d101      	bne.n	8007a72 <__sfputs_r+0x12>
 8007a6e:	2000      	movs	r0, #0
 8007a70:	e007      	b.n	8007a82 <__sfputs_r+0x22>
 8007a72:	463a      	mov	r2, r7
 8007a74:	4630      	mov	r0, r6
 8007a76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007a7a:	f7ff ffdc 	bl	8007a36 <__sfputc_r>
 8007a7e:	1c43      	adds	r3, r0, #1
 8007a80:	d1f3      	bne.n	8007a6a <__sfputs_r+0xa>
 8007a82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007a84 <_vfiprintf_r>:
 8007a84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a88:	460d      	mov	r5, r1
 8007a8a:	4614      	mov	r4, r2
 8007a8c:	4698      	mov	r8, r3
 8007a8e:	4606      	mov	r6, r0
 8007a90:	b09d      	sub	sp, #116	@ 0x74
 8007a92:	b118      	cbz	r0, 8007a9c <_vfiprintf_r+0x18>
 8007a94:	6a03      	ldr	r3, [r0, #32]
 8007a96:	b90b      	cbnz	r3, 8007a9c <_vfiprintf_r+0x18>
 8007a98:	f7fe fb4e 	bl	8006138 <__sinit>
 8007a9c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007a9e:	07d9      	lsls	r1, r3, #31
 8007aa0:	d405      	bmi.n	8007aae <_vfiprintf_r+0x2a>
 8007aa2:	89ab      	ldrh	r3, [r5, #12]
 8007aa4:	059a      	lsls	r2, r3, #22
 8007aa6:	d402      	bmi.n	8007aae <_vfiprintf_r+0x2a>
 8007aa8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007aaa:	f7fe fd50 	bl	800654e <__retarget_lock_acquire_recursive>
 8007aae:	89ab      	ldrh	r3, [r5, #12]
 8007ab0:	071b      	lsls	r3, r3, #28
 8007ab2:	d501      	bpl.n	8007ab8 <_vfiprintf_r+0x34>
 8007ab4:	692b      	ldr	r3, [r5, #16]
 8007ab6:	b99b      	cbnz	r3, 8007ae0 <_vfiprintf_r+0x5c>
 8007ab8:	4629      	mov	r1, r5
 8007aba:	4630      	mov	r0, r6
 8007abc:	f7fe fc64 	bl	8006388 <__swsetup_r>
 8007ac0:	b170      	cbz	r0, 8007ae0 <_vfiprintf_r+0x5c>
 8007ac2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007ac4:	07dc      	lsls	r4, r3, #31
 8007ac6:	d504      	bpl.n	8007ad2 <_vfiprintf_r+0x4e>
 8007ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8007acc:	b01d      	add	sp, #116	@ 0x74
 8007ace:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007ad2:	89ab      	ldrh	r3, [r5, #12]
 8007ad4:	0598      	lsls	r0, r3, #22
 8007ad6:	d4f7      	bmi.n	8007ac8 <_vfiprintf_r+0x44>
 8007ad8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007ada:	f7fe fd39 	bl	8006550 <__retarget_lock_release_recursive>
 8007ade:	e7f3      	b.n	8007ac8 <_vfiprintf_r+0x44>
 8007ae0:	2300      	movs	r3, #0
 8007ae2:	9309      	str	r3, [sp, #36]	@ 0x24
 8007ae4:	2320      	movs	r3, #32
 8007ae6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007aea:	2330      	movs	r3, #48	@ 0x30
 8007aec:	f04f 0901 	mov.w	r9, #1
 8007af0:	f8cd 800c 	str.w	r8, [sp, #12]
 8007af4:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8007ca0 <_vfiprintf_r+0x21c>
 8007af8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007afc:	4623      	mov	r3, r4
 8007afe:	469a      	mov	sl, r3
 8007b00:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007b04:	b10a      	cbz	r2, 8007b0a <_vfiprintf_r+0x86>
 8007b06:	2a25      	cmp	r2, #37	@ 0x25
 8007b08:	d1f9      	bne.n	8007afe <_vfiprintf_r+0x7a>
 8007b0a:	ebba 0b04 	subs.w	fp, sl, r4
 8007b0e:	d00b      	beq.n	8007b28 <_vfiprintf_r+0xa4>
 8007b10:	465b      	mov	r3, fp
 8007b12:	4622      	mov	r2, r4
 8007b14:	4629      	mov	r1, r5
 8007b16:	4630      	mov	r0, r6
 8007b18:	f7ff ffa2 	bl	8007a60 <__sfputs_r>
 8007b1c:	3001      	adds	r0, #1
 8007b1e:	f000 80a7 	beq.w	8007c70 <_vfiprintf_r+0x1ec>
 8007b22:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007b24:	445a      	add	r2, fp
 8007b26:	9209      	str	r2, [sp, #36]	@ 0x24
 8007b28:	f89a 3000 	ldrb.w	r3, [sl]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	f000 809f 	beq.w	8007c70 <_vfiprintf_r+0x1ec>
 8007b32:	2300      	movs	r3, #0
 8007b34:	f04f 32ff 	mov.w	r2, #4294967295
 8007b38:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007b3c:	f10a 0a01 	add.w	sl, sl, #1
 8007b40:	9304      	str	r3, [sp, #16]
 8007b42:	9307      	str	r3, [sp, #28]
 8007b44:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007b48:	931a      	str	r3, [sp, #104]	@ 0x68
 8007b4a:	4654      	mov	r4, sl
 8007b4c:	2205      	movs	r2, #5
 8007b4e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b52:	4853      	ldr	r0, [pc, #332]	@ (8007ca0 <_vfiprintf_r+0x21c>)
 8007b54:	f7fe fcfd 	bl	8006552 <memchr>
 8007b58:	9a04      	ldr	r2, [sp, #16]
 8007b5a:	b9d8      	cbnz	r0, 8007b94 <_vfiprintf_r+0x110>
 8007b5c:	06d1      	lsls	r1, r2, #27
 8007b5e:	bf44      	itt	mi
 8007b60:	2320      	movmi	r3, #32
 8007b62:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b66:	0713      	lsls	r3, r2, #28
 8007b68:	bf44      	itt	mi
 8007b6a:	232b      	movmi	r3, #43	@ 0x2b
 8007b6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007b70:	f89a 3000 	ldrb.w	r3, [sl]
 8007b74:	2b2a      	cmp	r3, #42	@ 0x2a
 8007b76:	d015      	beq.n	8007ba4 <_vfiprintf_r+0x120>
 8007b78:	4654      	mov	r4, sl
 8007b7a:	2000      	movs	r0, #0
 8007b7c:	f04f 0c0a 	mov.w	ip, #10
 8007b80:	9a07      	ldr	r2, [sp, #28]
 8007b82:	4621      	mov	r1, r4
 8007b84:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007b88:	3b30      	subs	r3, #48	@ 0x30
 8007b8a:	2b09      	cmp	r3, #9
 8007b8c:	d94b      	bls.n	8007c26 <_vfiprintf_r+0x1a2>
 8007b8e:	b1b0      	cbz	r0, 8007bbe <_vfiprintf_r+0x13a>
 8007b90:	9207      	str	r2, [sp, #28]
 8007b92:	e014      	b.n	8007bbe <_vfiprintf_r+0x13a>
 8007b94:	eba0 0308 	sub.w	r3, r0, r8
 8007b98:	fa09 f303 	lsl.w	r3, r9, r3
 8007b9c:	4313      	orrs	r3, r2
 8007b9e:	46a2      	mov	sl, r4
 8007ba0:	9304      	str	r3, [sp, #16]
 8007ba2:	e7d2      	b.n	8007b4a <_vfiprintf_r+0xc6>
 8007ba4:	9b03      	ldr	r3, [sp, #12]
 8007ba6:	1d19      	adds	r1, r3, #4
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	9103      	str	r1, [sp, #12]
 8007bac:	2b00      	cmp	r3, #0
 8007bae:	bfbb      	ittet	lt
 8007bb0:	425b      	neglt	r3, r3
 8007bb2:	f042 0202 	orrlt.w	r2, r2, #2
 8007bb6:	9307      	strge	r3, [sp, #28]
 8007bb8:	9307      	strlt	r3, [sp, #28]
 8007bba:	bfb8      	it	lt
 8007bbc:	9204      	strlt	r2, [sp, #16]
 8007bbe:	7823      	ldrb	r3, [r4, #0]
 8007bc0:	2b2e      	cmp	r3, #46	@ 0x2e
 8007bc2:	d10a      	bne.n	8007bda <_vfiprintf_r+0x156>
 8007bc4:	7863      	ldrb	r3, [r4, #1]
 8007bc6:	2b2a      	cmp	r3, #42	@ 0x2a
 8007bc8:	d132      	bne.n	8007c30 <_vfiprintf_r+0x1ac>
 8007bca:	9b03      	ldr	r3, [sp, #12]
 8007bcc:	3402      	adds	r4, #2
 8007bce:	1d1a      	adds	r2, r3, #4
 8007bd0:	681b      	ldr	r3, [r3, #0]
 8007bd2:	9203      	str	r2, [sp, #12]
 8007bd4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007bd8:	9305      	str	r3, [sp, #20]
 8007bda:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007ca4 <_vfiprintf_r+0x220>
 8007bde:	2203      	movs	r2, #3
 8007be0:	4650      	mov	r0, sl
 8007be2:	7821      	ldrb	r1, [r4, #0]
 8007be4:	f7fe fcb5 	bl	8006552 <memchr>
 8007be8:	b138      	cbz	r0, 8007bfa <_vfiprintf_r+0x176>
 8007bea:	2240      	movs	r2, #64	@ 0x40
 8007bec:	9b04      	ldr	r3, [sp, #16]
 8007bee:	eba0 000a 	sub.w	r0, r0, sl
 8007bf2:	4082      	lsls	r2, r0
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	3401      	adds	r4, #1
 8007bf8:	9304      	str	r3, [sp, #16]
 8007bfa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007bfe:	2206      	movs	r2, #6
 8007c00:	4829      	ldr	r0, [pc, #164]	@ (8007ca8 <_vfiprintf_r+0x224>)
 8007c02:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007c06:	f7fe fca4 	bl	8006552 <memchr>
 8007c0a:	2800      	cmp	r0, #0
 8007c0c:	d03f      	beq.n	8007c8e <_vfiprintf_r+0x20a>
 8007c0e:	4b27      	ldr	r3, [pc, #156]	@ (8007cac <_vfiprintf_r+0x228>)
 8007c10:	bb1b      	cbnz	r3, 8007c5a <_vfiprintf_r+0x1d6>
 8007c12:	9b03      	ldr	r3, [sp, #12]
 8007c14:	3307      	adds	r3, #7
 8007c16:	f023 0307 	bic.w	r3, r3, #7
 8007c1a:	3308      	adds	r3, #8
 8007c1c:	9303      	str	r3, [sp, #12]
 8007c1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c20:	443b      	add	r3, r7
 8007c22:	9309      	str	r3, [sp, #36]	@ 0x24
 8007c24:	e76a      	b.n	8007afc <_vfiprintf_r+0x78>
 8007c26:	460c      	mov	r4, r1
 8007c28:	2001      	movs	r0, #1
 8007c2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8007c2e:	e7a8      	b.n	8007b82 <_vfiprintf_r+0xfe>
 8007c30:	2300      	movs	r3, #0
 8007c32:	f04f 0c0a 	mov.w	ip, #10
 8007c36:	4619      	mov	r1, r3
 8007c38:	3401      	adds	r4, #1
 8007c3a:	9305      	str	r3, [sp, #20]
 8007c3c:	4620      	mov	r0, r4
 8007c3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007c42:	3a30      	subs	r2, #48	@ 0x30
 8007c44:	2a09      	cmp	r2, #9
 8007c46:	d903      	bls.n	8007c50 <_vfiprintf_r+0x1cc>
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d0c6      	beq.n	8007bda <_vfiprintf_r+0x156>
 8007c4c:	9105      	str	r1, [sp, #20]
 8007c4e:	e7c4      	b.n	8007bda <_vfiprintf_r+0x156>
 8007c50:	4604      	mov	r4, r0
 8007c52:	2301      	movs	r3, #1
 8007c54:	fb0c 2101 	mla	r1, ip, r1, r2
 8007c58:	e7f0      	b.n	8007c3c <_vfiprintf_r+0x1b8>
 8007c5a:	ab03      	add	r3, sp, #12
 8007c5c:	9300      	str	r3, [sp, #0]
 8007c5e:	462a      	mov	r2, r5
 8007c60:	4630      	mov	r0, r6
 8007c62:	4b13      	ldr	r3, [pc, #76]	@ (8007cb0 <_vfiprintf_r+0x22c>)
 8007c64:	a904      	add	r1, sp, #16
 8007c66:	f7fd fe1d 	bl	80058a4 <_printf_float>
 8007c6a:	4607      	mov	r7, r0
 8007c6c:	1c78      	adds	r0, r7, #1
 8007c6e:	d1d6      	bne.n	8007c1e <_vfiprintf_r+0x19a>
 8007c70:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007c72:	07d9      	lsls	r1, r3, #31
 8007c74:	d405      	bmi.n	8007c82 <_vfiprintf_r+0x1fe>
 8007c76:	89ab      	ldrh	r3, [r5, #12]
 8007c78:	059a      	lsls	r2, r3, #22
 8007c7a:	d402      	bmi.n	8007c82 <_vfiprintf_r+0x1fe>
 8007c7c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007c7e:	f7fe fc67 	bl	8006550 <__retarget_lock_release_recursive>
 8007c82:	89ab      	ldrh	r3, [r5, #12]
 8007c84:	065b      	lsls	r3, r3, #25
 8007c86:	f53f af1f 	bmi.w	8007ac8 <_vfiprintf_r+0x44>
 8007c8a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007c8c:	e71e      	b.n	8007acc <_vfiprintf_r+0x48>
 8007c8e:	ab03      	add	r3, sp, #12
 8007c90:	9300      	str	r3, [sp, #0]
 8007c92:	462a      	mov	r2, r5
 8007c94:	4630      	mov	r0, r6
 8007c96:	4b06      	ldr	r3, [pc, #24]	@ (8007cb0 <_vfiprintf_r+0x22c>)
 8007c98:	a904      	add	r1, sp, #16
 8007c9a:	f7fe f8a1 	bl	8005de0 <_printf_i>
 8007c9e:	e7e4      	b.n	8007c6a <_vfiprintf_r+0x1e6>
 8007ca0:	08008699 	.word	0x08008699
 8007ca4:	0800869f 	.word	0x0800869f
 8007ca8:	080086a3 	.word	0x080086a3
 8007cac:	080058a5 	.word	0x080058a5
 8007cb0:	08007a61 	.word	0x08007a61

08007cb4 <__sflush_r>:
 8007cb4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007cba:	0716      	lsls	r6, r2, #28
 8007cbc:	4605      	mov	r5, r0
 8007cbe:	460c      	mov	r4, r1
 8007cc0:	d454      	bmi.n	8007d6c <__sflush_r+0xb8>
 8007cc2:	684b      	ldr	r3, [r1, #4]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	dc02      	bgt.n	8007cce <__sflush_r+0x1a>
 8007cc8:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	dd48      	ble.n	8007d60 <__sflush_r+0xac>
 8007cce:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007cd0:	2e00      	cmp	r6, #0
 8007cd2:	d045      	beq.n	8007d60 <__sflush_r+0xac>
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007cda:	682f      	ldr	r7, [r5, #0]
 8007cdc:	6a21      	ldr	r1, [r4, #32]
 8007cde:	602b      	str	r3, [r5, #0]
 8007ce0:	d030      	beq.n	8007d44 <__sflush_r+0x90>
 8007ce2:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007ce4:	89a3      	ldrh	r3, [r4, #12]
 8007ce6:	0759      	lsls	r1, r3, #29
 8007ce8:	d505      	bpl.n	8007cf6 <__sflush_r+0x42>
 8007cea:	6863      	ldr	r3, [r4, #4]
 8007cec:	1ad2      	subs	r2, r2, r3
 8007cee:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007cf0:	b10b      	cbz	r3, 8007cf6 <__sflush_r+0x42>
 8007cf2:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007cf4:	1ad2      	subs	r2, r2, r3
 8007cf6:	2300      	movs	r3, #0
 8007cf8:	4628      	mov	r0, r5
 8007cfa:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007cfc:	6a21      	ldr	r1, [r4, #32]
 8007cfe:	47b0      	blx	r6
 8007d00:	1c43      	adds	r3, r0, #1
 8007d02:	89a3      	ldrh	r3, [r4, #12]
 8007d04:	d106      	bne.n	8007d14 <__sflush_r+0x60>
 8007d06:	6829      	ldr	r1, [r5, #0]
 8007d08:	291d      	cmp	r1, #29
 8007d0a:	d82b      	bhi.n	8007d64 <__sflush_r+0xb0>
 8007d0c:	4a28      	ldr	r2, [pc, #160]	@ (8007db0 <__sflush_r+0xfc>)
 8007d0e:	410a      	asrs	r2, r1
 8007d10:	07d6      	lsls	r6, r2, #31
 8007d12:	d427      	bmi.n	8007d64 <__sflush_r+0xb0>
 8007d14:	2200      	movs	r2, #0
 8007d16:	6062      	str	r2, [r4, #4]
 8007d18:	6922      	ldr	r2, [r4, #16]
 8007d1a:	04d9      	lsls	r1, r3, #19
 8007d1c:	6022      	str	r2, [r4, #0]
 8007d1e:	d504      	bpl.n	8007d2a <__sflush_r+0x76>
 8007d20:	1c42      	adds	r2, r0, #1
 8007d22:	d101      	bne.n	8007d28 <__sflush_r+0x74>
 8007d24:	682b      	ldr	r3, [r5, #0]
 8007d26:	b903      	cbnz	r3, 8007d2a <__sflush_r+0x76>
 8007d28:	6560      	str	r0, [r4, #84]	@ 0x54
 8007d2a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007d2c:	602f      	str	r7, [r5, #0]
 8007d2e:	b1b9      	cbz	r1, 8007d60 <__sflush_r+0xac>
 8007d30:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007d34:	4299      	cmp	r1, r3
 8007d36:	d002      	beq.n	8007d3e <__sflush_r+0x8a>
 8007d38:	4628      	mov	r0, r5
 8007d3a:	f7ff fa95 	bl	8007268 <_free_r>
 8007d3e:	2300      	movs	r3, #0
 8007d40:	6363      	str	r3, [r4, #52]	@ 0x34
 8007d42:	e00d      	b.n	8007d60 <__sflush_r+0xac>
 8007d44:	2301      	movs	r3, #1
 8007d46:	4628      	mov	r0, r5
 8007d48:	47b0      	blx	r6
 8007d4a:	4602      	mov	r2, r0
 8007d4c:	1c50      	adds	r0, r2, #1
 8007d4e:	d1c9      	bne.n	8007ce4 <__sflush_r+0x30>
 8007d50:	682b      	ldr	r3, [r5, #0]
 8007d52:	2b00      	cmp	r3, #0
 8007d54:	d0c6      	beq.n	8007ce4 <__sflush_r+0x30>
 8007d56:	2b1d      	cmp	r3, #29
 8007d58:	d001      	beq.n	8007d5e <__sflush_r+0xaa>
 8007d5a:	2b16      	cmp	r3, #22
 8007d5c:	d11d      	bne.n	8007d9a <__sflush_r+0xe6>
 8007d5e:	602f      	str	r7, [r5, #0]
 8007d60:	2000      	movs	r0, #0
 8007d62:	e021      	b.n	8007da8 <__sflush_r+0xf4>
 8007d64:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007d68:	b21b      	sxth	r3, r3
 8007d6a:	e01a      	b.n	8007da2 <__sflush_r+0xee>
 8007d6c:	690f      	ldr	r7, [r1, #16]
 8007d6e:	2f00      	cmp	r7, #0
 8007d70:	d0f6      	beq.n	8007d60 <__sflush_r+0xac>
 8007d72:	0793      	lsls	r3, r2, #30
 8007d74:	bf18      	it	ne
 8007d76:	2300      	movne	r3, #0
 8007d78:	680e      	ldr	r6, [r1, #0]
 8007d7a:	bf08      	it	eq
 8007d7c:	694b      	ldreq	r3, [r1, #20]
 8007d7e:	1bf6      	subs	r6, r6, r7
 8007d80:	600f      	str	r7, [r1, #0]
 8007d82:	608b      	str	r3, [r1, #8]
 8007d84:	2e00      	cmp	r6, #0
 8007d86:	ddeb      	ble.n	8007d60 <__sflush_r+0xac>
 8007d88:	4633      	mov	r3, r6
 8007d8a:	463a      	mov	r2, r7
 8007d8c:	4628      	mov	r0, r5
 8007d8e:	6a21      	ldr	r1, [r4, #32]
 8007d90:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007d94:	47e0      	blx	ip
 8007d96:	2800      	cmp	r0, #0
 8007d98:	dc07      	bgt.n	8007daa <__sflush_r+0xf6>
 8007d9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007d9e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007da2:	f04f 30ff 	mov.w	r0, #4294967295
 8007da6:	81a3      	strh	r3, [r4, #12]
 8007da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007daa:	4407      	add	r7, r0
 8007dac:	1a36      	subs	r6, r6, r0
 8007dae:	e7e9      	b.n	8007d84 <__sflush_r+0xd0>
 8007db0:	dfbffffe 	.word	0xdfbffffe

08007db4 <_fflush_r>:
 8007db4:	b538      	push	{r3, r4, r5, lr}
 8007db6:	690b      	ldr	r3, [r1, #16]
 8007db8:	4605      	mov	r5, r0
 8007dba:	460c      	mov	r4, r1
 8007dbc:	b913      	cbnz	r3, 8007dc4 <_fflush_r+0x10>
 8007dbe:	2500      	movs	r5, #0
 8007dc0:	4628      	mov	r0, r5
 8007dc2:	bd38      	pop	{r3, r4, r5, pc}
 8007dc4:	b118      	cbz	r0, 8007dce <_fflush_r+0x1a>
 8007dc6:	6a03      	ldr	r3, [r0, #32]
 8007dc8:	b90b      	cbnz	r3, 8007dce <_fflush_r+0x1a>
 8007dca:	f7fe f9b5 	bl	8006138 <__sinit>
 8007dce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d0f3      	beq.n	8007dbe <_fflush_r+0xa>
 8007dd6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007dd8:	07d0      	lsls	r0, r2, #31
 8007dda:	d404      	bmi.n	8007de6 <_fflush_r+0x32>
 8007ddc:	0599      	lsls	r1, r3, #22
 8007dde:	d402      	bmi.n	8007de6 <_fflush_r+0x32>
 8007de0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007de2:	f7fe fbb4 	bl	800654e <__retarget_lock_acquire_recursive>
 8007de6:	4628      	mov	r0, r5
 8007de8:	4621      	mov	r1, r4
 8007dea:	f7ff ff63 	bl	8007cb4 <__sflush_r>
 8007dee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007df0:	4605      	mov	r5, r0
 8007df2:	07da      	lsls	r2, r3, #31
 8007df4:	d4e4      	bmi.n	8007dc0 <_fflush_r+0xc>
 8007df6:	89a3      	ldrh	r3, [r4, #12]
 8007df8:	059b      	lsls	r3, r3, #22
 8007dfa:	d4e1      	bmi.n	8007dc0 <_fflush_r+0xc>
 8007dfc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007dfe:	f7fe fba7 	bl	8006550 <__retarget_lock_release_recursive>
 8007e02:	e7dd      	b.n	8007dc0 <_fflush_r+0xc>

08007e04 <fiprintf>:
 8007e04:	b40e      	push	{r1, r2, r3}
 8007e06:	b503      	push	{r0, r1, lr}
 8007e08:	4601      	mov	r1, r0
 8007e0a:	ab03      	add	r3, sp, #12
 8007e0c:	4805      	ldr	r0, [pc, #20]	@ (8007e24 <fiprintf+0x20>)
 8007e0e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e12:	6800      	ldr	r0, [r0, #0]
 8007e14:	9301      	str	r3, [sp, #4]
 8007e16:	f7ff fe35 	bl	8007a84 <_vfiprintf_r>
 8007e1a:	b002      	add	sp, #8
 8007e1c:	f85d eb04 	ldr.w	lr, [sp], #4
 8007e20:	b003      	add	sp, #12
 8007e22:	4770      	bx	lr
 8007e24:	20000198 	.word	0x20000198

08007e28 <__swhatbuf_r>:
 8007e28:	b570      	push	{r4, r5, r6, lr}
 8007e2a:	460c      	mov	r4, r1
 8007e2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e30:	4615      	mov	r5, r2
 8007e32:	2900      	cmp	r1, #0
 8007e34:	461e      	mov	r6, r3
 8007e36:	b096      	sub	sp, #88	@ 0x58
 8007e38:	da0c      	bge.n	8007e54 <__swhatbuf_r+0x2c>
 8007e3a:	89a3      	ldrh	r3, [r4, #12]
 8007e3c:	2100      	movs	r1, #0
 8007e3e:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007e42:	bf14      	ite	ne
 8007e44:	2340      	movne	r3, #64	@ 0x40
 8007e46:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007e4a:	2000      	movs	r0, #0
 8007e4c:	6031      	str	r1, [r6, #0]
 8007e4e:	602b      	str	r3, [r5, #0]
 8007e50:	b016      	add	sp, #88	@ 0x58
 8007e52:	bd70      	pop	{r4, r5, r6, pc}
 8007e54:	466a      	mov	r2, sp
 8007e56:	f000 f849 	bl	8007eec <_fstat_r>
 8007e5a:	2800      	cmp	r0, #0
 8007e5c:	dbed      	blt.n	8007e3a <__swhatbuf_r+0x12>
 8007e5e:	9901      	ldr	r1, [sp, #4]
 8007e60:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007e64:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007e68:	4259      	negs	r1, r3
 8007e6a:	4159      	adcs	r1, r3
 8007e6c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007e70:	e7eb      	b.n	8007e4a <__swhatbuf_r+0x22>

08007e72 <__smakebuf_r>:
 8007e72:	898b      	ldrh	r3, [r1, #12]
 8007e74:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007e76:	079d      	lsls	r5, r3, #30
 8007e78:	4606      	mov	r6, r0
 8007e7a:	460c      	mov	r4, r1
 8007e7c:	d507      	bpl.n	8007e8e <__smakebuf_r+0x1c>
 8007e7e:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007e82:	6023      	str	r3, [r4, #0]
 8007e84:	6123      	str	r3, [r4, #16]
 8007e86:	2301      	movs	r3, #1
 8007e88:	6163      	str	r3, [r4, #20]
 8007e8a:	b003      	add	sp, #12
 8007e8c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007e8e:	466a      	mov	r2, sp
 8007e90:	ab01      	add	r3, sp, #4
 8007e92:	f7ff ffc9 	bl	8007e28 <__swhatbuf_r>
 8007e96:	9f00      	ldr	r7, [sp, #0]
 8007e98:	4605      	mov	r5, r0
 8007e9a:	4639      	mov	r1, r7
 8007e9c:	4630      	mov	r0, r6
 8007e9e:	f7fd fbd7 	bl	8005650 <_malloc_r>
 8007ea2:	b948      	cbnz	r0, 8007eb8 <__smakebuf_r+0x46>
 8007ea4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ea8:	059a      	lsls	r2, r3, #22
 8007eaa:	d4ee      	bmi.n	8007e8a <__smakebuf_r+0x18>
 8007eac:	f023 0303 	bic.w	r3, r3, #3
 8007eb0:	f043 0302 	orr.w	r3, r3, #2
 8007eb4:	81a3      	strh	r3, [r4, #12]
 8007eb6:	e7e2      	b.n	8007e7e <__smakebuf_r+0xc>
 8007eb8:	89a3      	ldrh	r3, [r4, #12]
 8007eba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007ebe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007ec2:	81a3      	strh	r3, [r4, #12]
 8007ec4:	9b01      	ldr	r3, [sp, #4]
 8007ec6:	6020      	str	r0, [r4, #0]
 8007ec8:	b15b      	cbz	r3, 8007ee2 <__smakebuf_r+0x70>
 8007eca:	4630      	mov	r0, r6
 8007ecc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007ed0:	f000 f81e 	bl	8007f10 <_isatty_r>
 8007ed4:	b128      	cbz	r0, 8007ee2 <__smakebuf_r+0x70>
 8007ed6:	89a3      	ldrh	r3, [r4, #12]
 8007ed8:	f023 0303 	bic.w	r3, r3, #3
 8007edc:	f043 0301 	orr.w	r3, r3, #1
 8007ee0:	81a3      	strh	r3, [r4, #12]
 8007ee2:	89a3      	ldrh	r3, [r4, #12]
 8007ee4:	431d      	orrs	r5, r3
 8007ee6:	81a5      	strh	r5, [r4, #12]
 8007ee8:	e7cf      	b.n	8007e8a <__smakebuf_r+0x18>
	...

08007eec <_fstat_r>:
 8007eec:	b538      	push	{r3, r4, r5, lr}
 8007eee:	2300      	movs	r3, #0
 8007ef0:	4d06      	ldr	r5, [pc, #24]	@ (8007f0c <_fstat_r+0x20>)
 8007ef2:	4604      	mov	r4, r0
 8007ef4:	4608      	mov	r0, r1
 8007ef6:	4611      	mov	r1, r2
 8007ef8:	602b      	str	r3, [r5, #0]
 8007efa:	f7fa fdc8 	bl	8002a8e <_fstat>
 8007efe:	1c43      	adds	r3, r0, #1
 8007f00:	d102      	bne.n	8007f08 <_fstat_r+0x1c>
 8007f02:	682b      	ldr	r3, [r5, #0]
 8007f04:	b103      	cbz	r3, 8007f08 <_fstat_r+0x1c>
 8007f06:	6023      	str	r3, [r4, #0]
 8007f08:	bd38      	pop	{r3, r4, r5, pc}
 8007f0a:	bf00      	nop
 8007f0c:	20000624 	.word	0x20000624

08007f10 <_isatty_r>:
 8007f10:	b538      	push	{r3, r4, r5, lr}
 8007f12:	2300      	movs	r3, #0
 8007f14:	4d05      	ldr	r5, [pc, #20]	@ (8007f2c <_isatty_r+0x1c>)
 8007f16:	4604      	mov	r4, r0
 8007f18:	4608      	mov	r0, r1
 8007f1a:	602b      	str	r3, [r5, #0]
 8007f1c:	f7fa fdbc 	bl	8002a98 <_isatty>
 8007f20:	1c43      	adds	r3, r0, #1
 8007f22:	d102      	bne.n	8007f2a <_isatty_r+0x1a>
 8007f24:	682b      	ldr	r3, [r5, #0]
 8007f26:	b103      	cbz	r3, 8007f2a <_isatty_r+0x1a>
 8007f28:	6023      	str	r3, [r4, #0]
 8007f2a:	bd38      	pop	{r3, r4, r5, pc}
 8007f2c:	20000624 	.word	0x20000624

08007f30 <abort>:
 8007f30:	2006      	movs	r0, #6
 8007f32:	b508      	push	{r3, lr}
 8007f34:	f000 f840 	bl	8007fb8 <raise>
 8007f38:	2001      	movs	r0, #1
 8007f3a:	f7fa fd8f 	bl	8002a5c <_exit>

08007f3e <_calloc_r>:
 8007f3e:	b570      	push	{r4, r5, r6, lr}
 8007f40:	fba1 5402 	umull	r5, r4, r1, r2
 8007f44:	b93c      	cbnz	r4, 8007f56 <_calloc_r+0x18>
 8007f46:	4629      	mov	r1, r5
 8007f48:	f7fd fb82 	bl	8005650 <_malloc_r>
 8007f4c:	4606      	mov	r6, r0
 8007f4e:	b928      	cbnz	r0, 8007f5c <_calloc_r+0x1e>
 8007f50:	2600      	movs	r6, #0
 8007f52:	4630      	mov	r0, r6
 8007f54:	bd70      	pop	{r4, r5, r6, pc}
 8007f56:	220c      	movs	r2, #12
 8007f58:	6002      	str	r2, [r0, #0]
 8007f5a:	e7f9      	b.n	8007f50 <_calloc_r+0x12>
 8007f5c:	462a      	mov	r2, r5
 8007f5e:	4621      	mov	r1, r4
 8007f60:	f7fe fa68 	bl	8006434 <memset>
 8007f64:	e7f5      	b.n	8007f52 <_calloc_r+0x14>

08007f66 <_raise_r>:
 8007f66:	291f      	cmp	r1, #31
 8007f68:	b538      	push	{r3, r4, r5, lr}
 8007f6a:	4605      	mov	r5, r0
 8007f6c:	460c      	mov	r4, r1
 8007f6e:	d904      	bls.n	8007f7a <_raise_r+0x14>
 8007f70:	2316      	movs	r3, #22
 8007f72:	6003      	str	r3, [r0, #0]
 8007f74:	f04f 30ff 	mov.w	r0, #4294967295
 8007f78:	bd38      	pop	{r3, r4, r5, pc}
 8007f7a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8007f7c:	b112      	cbz	r2, 8007f84 <_raise_r+0x1e>
 8007f7e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007f82:	b94b      	cbnz	r3, 8007f98 <_raise_r+0x32>
 8007f84:	4628      	mov	r0, r5
 8007f86:	f000 f831 	bl	8007fec <_getpid_r>
 8007f8a:	4622      	mov	r2, r4
 8007f8c:	4601      	mov	r1, r0
 8007f8e:	4628      	mov	r0, r5
 8007f90:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f94:	f000 b818 	b.w	8007fc8 <_kill_r>
 8007f98:	2b01      	cmp	r3, #1
 8007f9a:	d00a      	beq.n	8007fb2 <_raise_r+0x4c>
 8007f9c:	1c59      	adds	r1, r3, #1
 8007f9e:	d103      	bne.n	8007fa8 <_raise_r+0x42>
 8007fa0:	2316      	movs	r3, #22
 8007fa2:	6003      	str	r3, [r0, #0]
 8007fa4:	2001      	movs	r0, #1
 8007fa6:	e7e7      	b.n	8007f78 <_raise_r+0x12>
 8007fa8:	2100      	movs	r1, #0
 8007faa:	4620      	mov	r0, r4
 8007fac:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007fb0:	4798      	blx	r3
 8007fb2:	2000      	movs	r0, #0
 8007fb4:	e7e0      	b.n	8007f78 <_raise_r+0x12>
	...

08007fb8 <raise>:
 8007fb8:	4b02      	ldr	r3, [pc, #8]	@ (8007fc4 <raise+0xc>)
 8007fba:	4601      	mov	r1, r0
 8007fbc:	6818      	ldr	r0, [r3, #0]
 8007fbe:	f7ff bfd2 	b.w	8007f66 <_raise_r>
 8007fc2:	bf00      	nop
 8007fc4:	20000198 	.word	0x20000198

08007fc8 <_kill_r>:
 8007fc8:	b538      	push	{r3, r4, r5, lr}
 8007fca:	2300      	movs	r3, #0
 8007fcc:	4d06      	ldr	r5, [pc, #24]	@ (8007fe8 <_kill_r+0x20>)
 8007fce:	4604      	mov	r4, r0
 8007fd0:	4608      	mov	r0, r1
 8007fd2:	4611      	mov	r1, r2
 8007fd4:	602b      	str	r3, [r5, #0]
 8007fd6:	f7fa fd39 	bl	8002a4c <_kill>
 8007fda:	1c43      	adds	r3, r0, #1
 8007fdc:	d102      	bne.n	8007fe4 <_kill_r+0x1c>
 8007fde:	682b      	ldr	r3, [r5, #0]
 8007fe0:	b103      	cbz	r3, 8007fe4 <_kill_r+0x1c>
 8007fe2:	6023      	str	r3, [r4, #0]
 8007fe4:	bd38      	pop	{r3, r4, r5, pc}
 8007fe6:	bf00      	nop
 8007fe8:	20000624 	.word	0x20000624

08007fec <_getpid_r>:
 8007fec:	f7fa bd2c 	b.w	8002a48 <_getpid>

08007ff0 <_init>:
 8007ff0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ff2:	bf00      	nop
 8007ff4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ff6:	bc08      	pop	{r3}
 8007ff8:	469e      	mov	lr, r3
 8007ffa:	4770      	bx	lr

08007ffc <_fini>:
 8007ffc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ffe:	bf00      	nop
 8008000:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008002:	bc08      	pop	{r3}
 8008004:	469e      	mov	lr, r3
 8008006:	4770      	bx	lr
