<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1">
<title>sbl_lib_tda2xx.h File Reference</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<table width=100%>
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border=0 src="../tilogo.gif"></a></td>
  <td bgcolor="red"><img src="../titagline.gif"></td>
</tr>
</table>
<!-- Generated by Doxygen 1.8.9 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_9057c50929848e3432b8c16b1159f346.html">sbl_lib</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">sbl_lib_tda2xx.h File Reference<div class="ingroups"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html">SBL TDA2xx Lib</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>This file contains the interfaces present in the Secondary Bootloader(SBL) Library valid for TDA2xx SOC family (TDA2xx and TDA2Ex platform). This also contains some related macros, structures and enums.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gab0d6504a23d04f4122593d35848c602a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab0d6504a23d04f4122593d35848c602a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#gab0d6504a23d04f4122593d35848c602a">SBLLIB_SOC_L3_IPU2_RAM_BASE</a>&#160;&#160;&#160;((uint32_t) 0x55020000U)</td></tr>
<tr class="memdesc:gab0d6504a23d04f4122593d35848c602a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro contains the IPU2's internal RAM base address as accessed from L3's(SOC) view. <br /></td></tr>
<tr class="separator:gab0d6504a23d04f4122593d35848c602a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44e80a8a04889cce2f18bba9f7ad95a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga44e80a8a04889cce2f18bba9f7ad95a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga44e80a8a04889cce2f18bba9f7ad95a1">SBLLIB_MAX_MPU_CORES</a>&#160;&#160;&#160;((uint32_t) 2U)</td></tr>
<tr class="memdesc:ga44e80a8a04889cce2f18bba9f7ad95a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro contains the maximum number of MPU cores where each dual core MPU subsystem is counted as two cores. <br /></td></tr>
<tr class="separator:ga44e80a8a04889cce2f18bba9f7ad95a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf94fc75645f7d111040637ecbe1e8e2c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaf94fc75645f7d111040637ecbe1e8e2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#gaf94fc75645f7d111040637ecbe1e8e2c">SBLLIB_MAX_IPU_CORES</a>&#160;&#160;&#160;((uint32_t) 4U)</td></tr>
<tr class="memdesc:gaf94fc75645f7d111040637ecbe1e8e2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro contains the maximum number of M4 cores in the system. <br /></td></tr>
<tr class="separator:gaf94fc75645f7d111040637ecbe1e8e2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d837dde670627680aa35afd25a0c49e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga6d837dde670627680aa35afd25a0c49e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga6d837dde670627680aa35afd25a0c49e">SBLLIB_MAX_DSP_CORES</a>&#160;&#160;&#160;((uint32_t) 2U)</td></tr>
<tr class="memdesc:ga6d837dde670627680aa35afd25a0c49e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro contains the maximum number of DSP cores. <br /></td></tr>
<tr class="separator:ga6d837dde670627680aa35afd25a0c49e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f51e53a900faa38e4ec8a46c66dd5eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga0f51e53a900faa38e4ec8a46c66dd5eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga0f51e53a900faa38e4ec8a46c66dd5eb">SBLLIB_MAX_EVE_CORES</a>&#160;&#160;&#160;((uint32_t) 4U)</td></tr>
<tr class="memdesc:ga0f51e53a900faa38e4ec8a46c66dd5eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">This macro contains the maximum number of EVE cores. <br /></td></tr>
<tr class="separator:ga0f51e53a900faa38e4ec8a46c66dd5eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e4abfa5d959185f04b11f0910f62209"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga0e4abfa5d959185f04b11f0910f62209">SBLLIB_DUAL_EMIF_2X512MB</a>&#160;&#160;&#160;(0U)</td></tr>
<tr class="separator:ga0e4abfa5d959185f04b11f0910f62209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0393572dbf055a9113c14f8760b15ed8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga0393572dbf055a9113c14f8760b15ed8">SBLLIB_DUAL_EMIF_1GB_512MB</a>&#160;&#160;&#160;(1U)</td></tr>
<tr class="separator:ga0393572dbf055a9113c14f8760b15ed8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef3469e6c24de7a0aa281b4b70ebbec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#gaef3469e6c24de7a0aa281b4b70ebbec3">SBLLIB_SINGLE_EMIF_256MB</a>&#160;&#160;&#160;(2U)</td></tr>
<tr class="separator:gaef3469e6c24de7a0aa281b4b70ebbec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3edb1f0abf734b98dea2d2079b84f185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga3edb1f0abf734b98dea2d2079b84f185">SBLLIB_SINGLE_EMIF_512MB</a>&#160;&#160;&#160;(3U)</td></tr>
<tr class="separator:ga3edb1f0abf734b98dea2d2079b84f185"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gace738a51a19470bd0ffd95efe6cca105"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gace738a51a19470bd0ffd95efe6cca105"></a>
typedef enum <a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga001b3c3e8bb2af2ed211102a9cc7db2b">sbllibCoreId</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#gace738a51a19470bd0ffd95efe6cca105">sbllibCoreId_t</a></td></tr>
<tr class="memdesc:gace738a51a19470bd0ffd95efe6cca105"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum to select the Core Id. Each dual core CPU is considered as two separate cores to get number of individual cores. Dual core CPU is added as one core in the end. <br /></td></tr>
<tr class="separator:gace738a51a19470bd0ffd95efe6cca105"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ga001b3c3e8bb2af2ed211102a9cc7db2b"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga001b3c3e8bb2af2ed211102a9cc7db2b">sbllibCoreId</a> { <br />
&#160;&#160;<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2bad6804b24838b61cf538de36653389d51">SBLLIB_CORE_ID_MPU_CPU0</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2ba09facaa35beae921ae4664a09f240be7">SBLLIB_CORE_ID_MPU_CPU1</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2baeda7623ede57f80b4fc9a5f1fd74c443">SBLLIB_CORE_ID_IPU1_CPU0</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2bacb20c258f0a78d567d2554e02258f57d">SBLLIB_CORE_ID_IPU1_CPU1</a>, 
<br />
&#160;&#160;<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2bab21c70d7414975286c2f5876616b25bc">SBLLIB_CORE_ID_IPU1</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2bac01b8b58e09db6c7958f74a1e4137d39">SBLLIB_CORE_ID_IPU2_CPU0</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2bacd90871da89dd162257006a59a1325c3">SBLLIB_CORE_ID_IPU2_CPU1</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2ba02a24a049f05481b57a3f9c95a6d839a">SBLLIB_CORE_ID_IPU2</a>, 
<br />
&#160;&#160;<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2ba7a4a89cc50151f607a0b824630f89eab">SBLLIB_CORE_ID_DSP1</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2babee3bc2f3018cf660dc54a802b6bddf0">SBLLIB_CORE_ID_DSP2</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2bae68720108f5c58d23cc50f36d0d288f9">SBLLIB_CORE_ID_EVE1</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2bae933fb9af89b860c4c1f4492a47711dc">SBLLIB_CORE_ID_EVE2</a>, 
<br />
&#160;&#160;<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2ba7a226967c71d5edc1f020fd4abd5f508">SBLLIB_CORE_ID_EVE3</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2bacdb6a30c2c0c0353616f6eddbf3c1d57">SBLLIB_CORE_ID_EVE4</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2bab7b1299002144d945b626d65bab2c144">SBLLIB_CORE_ID_MPU</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2ba491b06ecabafe63de61fac59d492b24f">SBLLIB_CORE_MAX</a>, 
<br />
&#160;&#160;<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2bad6804b24838b61cf538de36653389d51">SBLLIB_CORE_ID_MPU_CPU0</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2ba09facaa35beae921ae4664a09f240be7">SBLLIB_CORE_ID_MPU_CPU1</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2baeda7623ede57f80b4fc9a5f1fd74c443">SBLLIB_CORE_ID_IPU1_CPU0</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2bacb20c258f0a78d567d2554e02258f57d">SBLLIB_CORE_ID_IPU1_CPU1</a>, 
<br />
&#160;&#160;<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2bac01b8b58e09db6c7958f74a1e4137d39">SBLLIB_CORE_ID_IPU2_CPU0</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2bacd90871da89dd162257006a59a1325c3">SBLLIB_CORE_ID_IPU2_CPU1</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2ba7a4a89cc50151f607a0b824630f89eab">SBLLIB_CORE_ID_DSP1</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2babee3bc2f3018cf660dc54a802b6bddf0">SBLLIB_CORE_ID_DSP2</a>, 
<br />
&#160;&#160;<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2bae68720108f5c58d23cc50f36d0d288f9">SBLLIB_CORE_ID_EVE1</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2bae933fb9af89b860c4c1f4492a47711dc">SBLLIB_CORE_ID_EVE2</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2ba7a226967c71d5edc1f020fd4abd5f508">SBLLIB_CORE_ID_EVE3</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2bacdb6a30c2c0c0353616f6eddbf3c1d57">SBLLIB_CORE_ID_EVE4</a>, 
<br />
&#160;&#160;<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2ba9b95798d7594d2c380ef0e7fad841476">SBLLIB_CORE_INDIVIDUAL_MAX</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2bab7b1299002144d945b626d65bab2c144">SBLLIB_CORE_ID_MPU</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2bab21c70d7414975286c2f5876616b25bc">SBLLIB_CORE_ID_IPU1</a>, 
<a class="el" href="group___s_b_l___t_d_a3_x_x___l_i_b.html#gga001b3c3e8bb2af2ed211102a9cc7db2ba02a24a049f05481b57a3f9c95a6d839a">SBLLIB_CORE_ID_IPU2</a>
<br />
 }</td></tr>
<tr class="memdesc:ga001b3c3e8bb2af2ed211102a9cc7db2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enum to select the Core Id. Each dual core CPU is considered as two separate cores to get number of individual cores. Dual core CPU is added as one core in the end.  <a href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga001b3c3e8bb2af2ed211102a9cc7db2b">More...</a><br /></td></tr>
<tr class="separator:ga001b3c3e8bb2af2ed211102a9cc7db2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga14119d3865b212373447838f29101606"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga14119d3865b212373447838f29101606">SBLLibIPU1SubsystemReset</a> (void)</td></tr>
<tr class="memdesc:ga14119d3865b212373447838f29101606"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function first asserts the both CPU and sub-system resets of the IPU1 sub-system and de-asserts the sub-system reset.  <a href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga14119d3865b212373447838f29101606">More...</a><br /></td></tr>
<tr class="separator:ga14119d3865b212373447838f29101606"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15776745b6fa58eaf20b81c0e3a2359a"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga15776745b6fa58eaf20b81c0e3a2359a">SBLLibIPU2SubsystemReset</a> (void)</td></tr>
<tr class="memdesc:ga15776745b6fa58eaf20b81c0e3a2359a"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function first asserts the both CPU and sub-system resets of the IPU2 sub-system and de-asserts the sub-system reset.  <a href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga15776745b6fa58eaf20b81c0e3a2359a">More...</a><br /></td></tr>
<tr class="separator:ga15776745b6fa58eaf20b81c0e3a2359a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga538d190a648e74c6bde1822f605c1aa5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga538d190a648e74c6bde1822f605c1aa5">SBLLibIPUBringUp</a> (uint32_t ipuId, uint32_t entryPointCPU0, uint32_t entryPointCPU1, uint32_t sblBuildMode)</td></tr>
<tr class="memdesc:ga538d190a648e74c6bde1822f605c1aa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the entry point and releases both cores of IPU1 from reset.  <a href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga538d190a648e74c6bde1822f605c1aa5">More...</a><br /></td></tr>
<tr class="separator:ga538d190a648e74c6bde1822f605c1aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae7bf26aa032f454a5add84c304faacbe"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#gae7bf26aa032f454a5add84c304faacbe">SBLLibMPUCPU1BringUp</a> (uint32_t entryPoint, uint32_t sblBuildMode)</td></tr>
<tr class="memdesc:gae7bf26aa032f454a5add84c304faacbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the entry point and releases the MPU CPU1 from reset.  <a href="group___s_b_l___t_d_a2_x_x___l_i_b.html#gae7bf26aa032f454a5add84c304faacbe">More...</a><br /></td></tr>
<tr class="separator:gae7bf26aa032f454a5add84c304faacbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa308f04080d41b9fba5630bd86cf1496"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#gaa308f04080d41b9fba5630bd86cf1496">SBLLibIPU1CPU0BringUp</a> (uint32_t entryPoint, uint32_t sblBuildMode)</td></tr>
<tr class="memdesc:gaa308f04080d41b9fba5630bd86cf1496"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the entry point and releases the IPU1 CPU0 from reset.  <a href="group___s_b_l___t_d_a2_x_x___l_i_b.html#gaa308f04080d41b9fba5630bd86cf1496">More...</a><br /></td></tr>
<tr class="separator:gaa308f04080d41b9fba5630bd86cf1496"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e717c55603eb8a4776e0a8016d9dd41"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga0e717c55603eb8a4776e0a8016d9dd41">SBLLibIPU1CPU1BringUp</a> (uint32_t entryPoint, uint32_t sblBuildMode)</td></tr>
<tr class="memdesc:ga0e717c55603eb8a4776e0a8016d9dd41"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the entry point and releases the IPU1 CPU1 from reset.  <a href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga0e717c55603eb8a4776e0a8016d9dd41">More...</a><br /></td></tr>
<tr class="separator:ga0e717c55603eb8a4776e0a8016d9dd41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7dc5a69aff4a43ac93ebc16bc80cdb4e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga7dc5a69aff4a43ac93ebc16bc80cdb4e">SBLLibIPU2CPU0BringUp</a> (uint32_t entryPoint, uint32_t sblBuildMode)</td></tr>
<tr class="memdesc:ga7dc5a69aff4a43ac93ebc16bc80cdb4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the entry point and releases the IPU2 CPU0 from reset.  <a href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga7dc5a69aff4a43ac93ebc16bc80cdb4e">More...</a><br /></td></tr>
<tr class="separator:ga7dc5a69aff4a43ac93ebc16bc80cdb4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab537d3c50fe6278187459e37d244e03b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#gab537d3c50fe6278187459e37d244e03b">SBLLibIPU2CPU1BringUp</a> (uint32_t entryPoint, uint32_t sblBuildMode)</td></tr>
<tr class="memdesc:gab537d3c50fe6278187459e37d244e03b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the entry point and releases the IPU2 CPU1 from reset.  <a href="group___s_b_l___t_d_a2_x_x___l_i_b.html#gab537d3c50fe6278187459e37d244e03b">More...</a><br /></td></tr>
<tr class="separator:gab537d3c50fe6278187459e37d244e03b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga443122f582e081d4fd96aac18c6b3956"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga443122f582e081d4fd96aac18c6b3956">SBLLibEVE2BringUp</a> (uint32_t entryPoint, uint32_t sblBuildMode)</td></tr>
<tr class="memdesc:ga443122f582e081d4fd96aac18c6b3956"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the entry point and releases the EVE2 from reset.  <a href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga443122f582e081d4fd96aac18c6b3956">More...</a><br /></td></tr>
<tr class="separator:ga443122f582e081d4fd96aac18c6b3956"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7832bfd6f0c3a60a442a9ed6b204c1e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#gaf7832bfd6f0c3a60a442a9ed6b204c1e">SBLLibEVE3BringUp</a> (uint32_t entryPoint, uint32_t sblBuildMode)</td></tr>
<tr class="memdesc:gaf7832bfd6f0c3a60a442a9ed6b204c1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the entry point and releases the EVE3 from reset.  <a href="group___s_b_l___t_d_a2_x_x___l_i_b.html#gaf7832bfd6f0c3a60a442a9ed6b204c1e">More...</a><br /></td></tr>
<tr class="separator:gaf7832bfd6f0c3a60a442a9ed6b204c1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9616950034d216af18f7f8eb593db5a2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga9616950034d216af18f7f8eb593db5a2">SBLLibEVE4BringUp</a> (uint32_t entryPoint, uint32_t sblBuildMode)</td></tr>
<tr class="memdesc:ga9616950034d216af18f7f8eb593db5a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function sets the entry point and releases the EVE4 from reset.  <a href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga9616950034d216af18f7f8eb593db5a2">More...</a><br /></td></tr>
<tr class="separator:ga9616950034d216af18f7f8eb593db5a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ca138a4ca6b3ff4d249c29840ed0462"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga8ca138a4ca6b3ff4d249c29840ed0462">SBLLibHSOpenL3Firewalls</a> (void)</td></tr>
<tr class="memdesc:ga8ca138a4ca6b3ff4d249c29840ed0462"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function opens up EMIF/MA_MPU/OCMC2/OCMC3 firewalls using PPA service on TDA2x HS devices. For GP devices and on cores other than A15 on HS devices, it will not do anything.  <a href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga8ca138a4ca6b3ff4d249c29840ed0462">More...</a><br /></td></tr>
<tr class="separator:ga8ca138a4ca6b3ff4d249c29840ed0462"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf2d45b8c34b1f4eb1848735bbd956b9b"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#gaf2d45b8c34b1f4eb1848735bbd956b9b">SBLLibHSConfigureOcmc1Firewall</a> (uint32_t regionId, uint32_t startAddress, uint32_t size, uint32_t domainAndAccessPerm, uint32_t initiatorPerm)</td></tr>
<tr class="memdesc:gaf2d45b8c34b1f4eb1848735bbd956b9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function configures the specified region of OCMC1 firewall as specified by the arguments using PPA service on TDA2x HS devices. PPA service will enforce blocking of all accesses to first 4kB of OCMC1 as required due to silicon erratum. To ensure this, it also prevents use of regionId 0 and 1. For GP devices and on cores other than A15 on HS devices, it will not do anything.  <a href="group___s_b_l___t_d_a2_x_x___l_i_b.html#gaf2d45b8c34b1f4eb1848735bbd956b9b">More...</a><br /></td></tr>
<tr class="separator:gaf2d45b8c34b1f4eb1848735bbd956b9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c5a69ba3da850bb9e8eae9a4ab3ed3e"><td class="memItemLeft" align="right" valign="top">int32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga4c5a69ba3da850bb9e8eae9a4ab3ed3e">SBLLibHSAuthenticateBinary</a> (uint32_t address, uint32_t size)</td></tr>
<tr class="memdesc:ga4c5a69ba3da850bb9e8eae9a4ab3ed3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">This function authenticates a binary image defined by the arguments using a ROM HAL service on TDA2x HS devices. For GP devices and on cores other than A15 on HS devices, it will not do anything.  <a href="group___s_b_l___t_d_a2_x_x___l_i_b.html#ga4c5a69ba3da850bb9e8eae9a4ab3ed3e">More...</a><br /></td></tr>
<tr class="separator:ga4c5a69ba3da850bb9e8eae9a4ab3ed3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>This file contains the interfaces present in the Secondary Bootloader(SBL) Library valid for TDA2xx SOC family (TDA2xx and TDA2Ex platform). This also contains some related macros, structures and enums. </p>
</div></div><!-- contents -->
<hr size="1"><small>
Copyright  2019, Texas Instruments Incorporated</small>
</body>
</html>
