Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Sep 23 13:07:11 2025
| Host         : DESKTOP-7OBFH0V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (179)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (390)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (179)
--------------------------
 There are 179 register/latch pins with no clock driven by root clock pin: sys_clock (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (390)
--------------------------------------------------
 There are 390 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.817        0.000                      0                26435        0.026        0.000                      0                26435        2.000        0.000                       0                  9637  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
design_1_i/clk_wiz/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_2    {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_2    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
design_1_i/clk_wiz/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_2          0.817        0.000                      0                26435        0.026        0.000                      0                26435        3.750        0.000                       0                  9633  
  clkfbout_design_1_clk_wiz_2                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz/inst/clk_in1
  To Clock:  design_1_i/clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_2
  To Clock:  clk_out1_design_1_clk_wiz_2

Setup :            0  Failing Endpoints,  Worst Slack        0.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.817ns  (required time - arrival time)
  Source:                 design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/last_cmd_index_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mawfifopush_regslice/datapath_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_2 rise@10.000ns - clk_out1_design_1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.863ns  (logic 3.159ns (35.641%)  route 5.704ns (64.359%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.680     1.680    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        1.671     1.674    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/s_axi_aclk
    SLICE_X28Y38         FDSE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/last_cmd_index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDSE (Prop_fdse_C_Q)         0.478     2.152 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/last_cmd_index_reg[5]/Q
                         net (fo=1, routed)           0.960     3.112    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/last_cmd_index_reg_n_0_[5]
    SLICE_X27Y39         LUT6 (Prop_lut6_I2_O)        0.295     3.407 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mrd_complete_ptr_ff[4]_i_5/O
                         net (fo=1, routed)           0.000     3.407    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mrd_complete_ptr_ff[4]_i_5_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.977 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mrd_complete_ptr_ff_reg[4]_i_3/CO[2]
                         net (fo=11, routed)          0.883     4.860    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/reg_blk/mrd_complete_ptr_ff_reg[5][0]
    SLICE_X25Y43         LUT2 (Prop_lut2_I1_O)        0.313     5.173 f  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/reg_blk/mrd_complete_ptr_ff[5]_i_2/O
                         net (fo=3, routed)           0.823     5.995    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mrd_complete_ptr_ff_reg[5]_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124     6.119 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mr_done_ff_i_9/O
                         net (fo=1, routed)           0.579     6.699    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mr_done_ff_i_9_n_0
    SLICE_X27Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.823 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mr_done_ff_i_4/O
                         net (fo=1, routed)           0.000     6.823    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mr_done_ff_i_4_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.393 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mr_done_ff_reg_i_2/CO[2]
                         net (fo=2, routed)           0.720     8.113    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mr_done2
    SLICE_X23Y42         LUT5 (Prop_lut5_I0_O)        0.313     8.426 f  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/maw_cnt_do_dec_ff_i_4/O
                         net (fo=1, routed)           0.635     9.062    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/maw_cnt_do_dec_ff_reg
    SLICE_X21Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.186 f  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/maw_cnt_do_dec_ff_i_3/O
                         net (fo=1, routed)           0.154     9.340    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo2/maw_cnt_do_dec_ff_reg_2
    SLICE_X21Y50         LUT5 (Prop_lut5_I4_O)        0.124     9.464 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo2/maw_cnt_do_dec_ff_i_1/O
                         net (fo=3, routed)           0.607    10.071    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo2/notfull_ff_reg_0
    SLICE_X19Y47         LUT6 (Prop_lut6_I5_O)        0.124    10.195 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo2/datapath[3][0]_i_1/O
                         net (fo=2, routed)           0.343    10.537    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mawfifopush_regslice/datapath_reg[3][0]_0
    SLICE_X19Y46         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mawfifopush_regslice/datapath_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.490    11.490    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        1.500    11.503    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mawfifopush_regslice/s_axi_aclk
    SLICE_X19Y46         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mawfifopush_regslice/datapath_reg[3][0]/C
                         clock pessimism              0.004    11.507    
                         clock uncertainty           -0.072    11.436    
    SLICE_X19Y46         FDRE (Setup_fdre_C_D)       -0.081    11.355    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mawfifopush_regslice/datapath_reg[3][0]
  -------------------------------------------------------------------
                         required time                         11.355    
                         arrival time                         -10.537    
  -------------------------------------------------------------------
                         slack                                  0.817    

Slack (MET) :             0.846ns  (required time - arrival time)
  Source:                 design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/marfifopush_regslice/datapath_reg[3][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_2 rise@10.000ns - clk_out1_design_1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 2.629ns (29.722%)  route 6.216ns (70.278%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.501ns = ( 11.501 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.680     1.680    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        1.664     1.667    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/s_axi_aclk
    SLICE_X30Y52         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     2.185 f  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff_reg[2]/Q
                         net (fo=35, routed)          1.204     3.389    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[2]
    SLICE_X32Y54         LUT2 (Prop_lut2_I0_O)        0.153     3.542 f  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[1]_i_8/O
                         net (fo=1, routed)           0.692     4.234    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[1]_i_8_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I3_O)        0.331     4.565 f  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[1]_i_5/O
                         net (fo=1, routed)           0.568     5.133    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[1]_i_5_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I4_O)        0.124     5.257 f  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[1]_i_2/O
                         net (fo=7, routed)           0.724     5.981    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[1]_i_2_n_0
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.124     6.105 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[4]_i_2/O
                         net (fo=7, routed)           0.688     6.793    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[4]_i_2_n_0
    SLICE_X22Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.917 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[3]_i_1/O
                         net (fo=2, routed)           0.612     7.530    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[3]_i_1_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I2_O)        0.124     7.654 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mw_done_ff_i_4/O
                         net (fo=1, routed)           0.000     7.654    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mw_done_ff_i_4_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.224 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mw_done_ff_reg_i_2/CO[2]
                         net (fo=1, routed)           0.755     8.979    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mw_done2
    SLICE_X22Y43         LUT4 (Prop_lut4_I0_O)        0.313     9.292 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mw_done_ff_i_1/O
                         net (fo=2, routed)           0.442     9.734    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/AXI4_AR_BASIC2_NO.Mar_fifo/mw_done
    SLICE_X22Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.858 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/AXI4_AR_BASIC2_NO.Mar_fifo/datapath[3][0]_i_2/O
                         net (fo=2, routed)           0.171    10.029    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/AXI4_AR_BASIC2_NO.Mar_fifo/datapath[3][0]_i_2_n_0
    SLICE_X22Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.153 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/AXI4_AR_BASIC2_NO.Mar_fifo/datapath[3][0]_i_1__0/O
                         net (fo=3, routed)           0.359    10.512    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/marfifopush_regslice/datapath_reg[3][0]_0
    SLICE_X21Y42         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/marfifopush_regslice/datapath_reg[3][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.490    11.490    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        1.498    11.501    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/marfifopush_regslice/s_axi_aclk
    SLICE_X21Y42         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/marfifopush_regslice/datapath_reg[3][0]/C
                         clock pessimism             -0.010    11.491    
                         clock uncertainty           -0.072    11.420    
    SLICE_X21Y42         FDRE (Setup_fdre_C_D)       -0.062    11.358    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/marfifopush_regslice/datapath_reg[3][0]
  -------------------------------------------------------------------
                         required time                         11.358    
                         arrival time                         -10.512    
  -------------------------------------------------------------------
                         slack                                  0.846    

Slack (MET) :             0.978ns  (required time - arrival time)
  Source:                 design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/last_cmd_index_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_fifow_push_1ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_2 rise@10.000ns - clk_out1_design_1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.739ns  (logic 3.159ns (36.148%)  route 5.580ns (63.852%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.680     1.680    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        1.671     1.674    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/s_axi_aclk
    SLICE_X28Y38         FDSE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/last_cmd_index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDSE (Prop_fdse_C_Q)         0.478     2.152 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/last_cmd_index_reg[5]/Q
                         net (fo=1, routed)           0.960     3.112    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/last_cmd_index_reg_n_0_[5]
    SLICE_X27Y39         LUT6 (Prop_lut6_I2_O)        0.295     3.407 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mrd_complete_ptr_ff[4]_i_5/O
                         net (fo=1, routed)           0.000     3.407    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mrd_complete_ptr_ff[4]_i_5_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.977 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mrd_complete_ptr_ff_reg[4]_i_3/CO[2]
                         net (fo=11, routed)          0.883     4.860    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/reg_blk/mrd_complete_ptr_ff_reg[5][0]
    SLICE_X25Y43         LUT2 (Prop_lut2_I1_O)        0.313     5.173 f  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/reg_blk/mrd_complete_ptr_ff[5]_i_2/O
                         net (fo=3, routed)           0.823     5.995    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mrd_complete_ptr_ff_reg[5]_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124     6.119 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mr_done_ff_i_9/O
                         net (fo=1, routed)           0.579     6.699    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mr_done_ff_i_9_n_0
    SLICE_X27Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.823 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mr_done_ff_i_4/O
                         net (fo=1, routed)           0.000     6.823    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mr_done_ff_i_4_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.393 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mr_done_ff_reg_i_2/CO[2]
                         net (fo=2, routed)           0.720     8.113    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mr_done2
    SLICE_X23Y42         LUT5 (Prop_lut5_I0_O)        0.313     8.426 f  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/maw_cnt_do_dec_ff_i_4/O
                         net (fo=1, routed)           0.635     9.062    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/maw_cnt_do_dec_ff_reg
    SLICE_X21Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.186 f  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/maw_cnt_do_dec_ff_i_3/O
                         net (fo=1, routed)           0.154     9.340    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo2/maw_cnt_do_dec_ff_reg_2
    SLICE_X21Y50         LUT5 (Prop_lut5_I4_O)        0.124     9.464 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo2/maw_cnt_do_dec_ff_i_1/O
                         net (fo=3, routed)           0.447     9.910    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo2/notfull_ff_reg_0
    SLICE_X20Y48         LUT4 (Prop_lut4_I3_O)        0.124    10.034 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo2/maw_fifow_push_1ff_i_1/O
                         net (fo=1, routed)           0.379    10.413    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo2_n_22
    SLICE_X20Y48         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_fifow_push_1ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.490    11.490    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        1.500    11.503    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/s_axi_aclk
    SLICE_X20Y48         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_fifow_push_1ff_reg/C
                         clock pessimism              0.004    11.507    
                         clock uncertainty           -0.072    11.436    
    SLICE_X20Y48         FDRE (Setup_fdre_C_D)       -0.045    11.391    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_fifow_push_1ff_reg
  -------------------------------------------------------------------
                         required time                         11.391    
                         arrival time                         -10.413    
  -------------------------------------------------------------------
                         slack                                  0.978    

Slack (MET) :             1.294ns  (required time - arrival time)
  Source:                 design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mar_fifo_push_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_2 rise@10.000ns - clk_out1_design_1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.486ns  (logic 2.629ns (30.980%)  route 5.857ns (69.020%))
  Logic Levels:           10  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.680     1.680    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        1.664     1.667    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/s_axi_aclk
    SLICE_X30Y52         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     2.185 f  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff_reg[2]/Q
                         net (fo=35, routed)          1.204     3.389    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[2]
    SLICE_X32Y54         LUT2 (Prop_lut2_I0_O)        0.153     3.542 f  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[1]_i_8/O
                         net (fo=1, routed)           0.692     4.234    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[1]_i_8_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I3_O)        0.331     4.565 f  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[1]_i_5/O
                         net (fo=1, routed)           0.568     5.133    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[1]_i_5_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I4_O)        0.124     5.257 f  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[1]_i_2/O
                         net (fo=7, routed)           0.724     5.981    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[1]_i_2_n_0
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.124     6.105 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[4]_i_2/O
                         net (fo=7, routed)           0.688     6.793    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[4]_i_2_n_0
    SLICE_X22Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.917 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[3]_i_1/O
                         net (fo=2, routed)           0.612     7.530    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[3]_i_1_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I2_O)        0.124     7.654 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mw_done_ff_i_4/O
                         net (fo=1, routed)           0.000     7.654    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mw_done_ff_i_4_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.224 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mw_done_ff_reg_i_2/CO[2]
                         net (fo=1, routed)           0.755     8.979    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mw_done2
    SLICE_X22Y43         LUT4 (Prop_lut4_I0_O)        0.313     9.292 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mw_done_ff_i_1/O
                         net (fo=2, routed)           0.442     9.734    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/AXI4_AR_BASIC2_NO.Mar_fifo/mw_done
    SLICE_X22Y42         LUT6 (Prop_lut6_I2_O)        0.124     9.858 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/AXI4_AR_BASIC2_NO.Mar_fifo/datapath[3][0]_i_2/O
                         net (fo=2, routed)           0.171    10.029    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/AXI4_AR_BASIC2_NO.Mar_fifo/datapath[3][0]_i_2_n_0
    SLICE_X22Y42         LUT6 (Prop_lut6_I0_O)        0.124    10.153 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/AXI4_AR_BASIC2_NO.Mar_fifo/datapath[3][0]_i_1__0/O
                         net (fo=3, routed)           0.000    10.153    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/AXI4_AR_BASIC2_NO.Mar_fifo_n_67
    SLICE_X22Y42         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mar_fifo_push_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.490    11.490    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        1.494    11.497    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/s_axi_aclk
    SLICE_X22Y42         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mar_fifo_push_ff_reg/C
                         clock pessimism             -0.010    11.487    
                         clock uncertainty           -0.072    11.416    
    SLICE_X22Y42         FDRE (Setup_fdre_C_D)        0.031    11.447    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mar_fifo_push_ff_reg
  -------------------------------------------------------------------
                         required time                         11.447    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                  1.294    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/last_cmd_index_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_cnt_do_dec_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_2 rise@10.000ns - clk_out1_design_1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.279ns  (logic 3.035ns (36.660%)  route 5.244ns (63.340%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.004ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.680     1.680    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        1.671     1.674    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/s_axi_aclk
    SLICE_X28Y38         FDSE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/last_cmd_index_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDSE (Prop_fdse_C_Q)         0.478     2.152 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/last_cmd_index_reg[5]/Q
                         net (fo=1, routed)           0.960     3.112    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/last_cmd_index_reg_n_0_[5]
    SLICE_X27Y39         LUT6 (Prop_lut6_I2_O)        0.295     3.407 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mrd_complete_ptr_ff[4]_i_5/O
                         net (fo=1, routed)           0.000     3.407    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mrd_complete_ptr_ff[4]_i_5_n_0
    SLICE_X27Y39         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     3.977 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mrd_complete_ptr_ff_reg[4]_i_3/CO[2]
                         net (fo=11, routed)          0.883     4.860    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/reg_blk/mrd_complete_ptr_ff_reg[5][0]
    SLICE_X25Y43         LUT2 (Prop_lut2_I1_O)        0.313     5.173 f  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/reg_blk/mrd_complete_ptr_ff[5]_i_2/O
                         net (fo=3, routed)           0.823     5.995    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mrd_complete_ptr_ff_reg[5]_0
    SLICE_X28Y40         LUT6 (Prop_lut6_I5_O)        0.124     6.119 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mr_done_ff_i_9/O
                         net (fo=1, routed)           0.579     6.699    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mr_done_ff_i_9_n_0
    SLICE_X27Y40         LUT6 (Prop_lut6_I0_O)        0.124     6.823 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mr_done_ff_i_4/O
                         net (fo=1, routed)           0.000     6.823    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mr_done_ff_i_4_n_0
    SLICE_X27Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     7.393 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mr_done_ff_reg_i_2/CO[2]
                         net (fo=2, routed)           0.720     8.113    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/mr_done2
    SLICE_X23Y42         LUT5 (Prop_lut5_I0_O)        0.313     8.426 f  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/maw_cnt_do_dec_ff_i_4/O
                         net (fo=1, routed)           0.635     9.062    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/maw_cnt_do_dec_ff_reg
    SLICE_X21Y50         LUT6 (Prop_lut6_I0_O)        0.124     9.186 f  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Maw_track/maw_cnt_do_dec_ff_i_3/O
                         net (fo=1, routed)           0.154     9.340    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo2/maw_cnt_do_dec_ff_reg_2
    SLICE_X21Y50         LUT5 (Prop_lut5_I4_O)        0.124     9.464 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo2/maw_cnt_do_dec_ff_i_1/O
                         net (fo=3, routed)           0.489     9.953    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/ATG_M_W_OOO_F_YES.Maw_fifo2_n_23
    SLICE_X20Y48         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_cnt_do_dec_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.490    11.490    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        1.500    11.503    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/s_axi_aclk
    SLICE_X20Y48         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_cnt_do_dec_ff_reg/C
                         clock pessimism              0.004    11.507    
                         clock uncertainty           -0.072    11.436    
    SLICE_X20Y48         FDRE (Setup_fdre_C_D)       -0.031    11.405    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_cnt_do_dec_ff_reg
  -------------------------------------------------------------------
                         required time                         11.405    
                         arrival time                          -9.953    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.544ns  (required time - arrival time)
  Source:                 design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mw_done_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_2 rise@10.000ns - clk_out1_design_1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        8.157ns  (logic 2.381ns (29.188%)  route 5.776ns (70.812%))
  Logic Levels:           8  (CARRY4=1 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    -0.010ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.680     1.680    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        1.664     1.667    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/s_axi_aclk
    SLICE_X30Y52         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y52         FDRE (Prop_fdre_C_Q)         0.518     2.185 f  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff_reg[2]/Q
                         net (fo=35, routed)          1.204     3.389    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[2]
    SLICE_X32Y54         LUT2 (Prop_lut2_I0_O)        0.153     3.542 f  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[1]_i_8/O
                         net (fo=1, routed)           0.692     4.234    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[1]_i_8_n_0
    SLICE_X32Y54         LUT6 (Prop_lut6_I3_O)        0.331     4.565 f  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[1]_i_5/O
                         net (fo=1, routed)           0.568     5.133    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[1]_i_5_n_0
    SLICE_X31Y53         LUT6 (Prop_lut6_I4_O)        0.124     5.257 f  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[1]_i_2/O
                         net (fo=7, routed)           0.724     5.981    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[1]_i_2_n_0
    SLICE_X23Y51         LUT3 (Prop_lut3_I2_O)        0.124     6.105 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[4]_i_2/O
                         net (fo=7, routed)           0.688     6.793    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[4]_i_2_n_0
    SLICE_X22Y49         LUT5 (Prop_lut5_I0_O)        0.124     6.917 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[3]_i_1/O
                         net (fo=2, routed)           0.612     7.530    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mwr_complete_ptr_ff[3]_i_1_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I2_O)        0.124     7.654 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mw_done_ff_i_4/O
                         net (fo=1, routed)           0.000     7.654    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mw_done_ff_i_4_n_0
    SLICE_X22Y48         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     8.224 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mw_done_ff_reg_i_2/CO[2]
                         net (fo=1, routed)           0.755     8.979    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mw_done2
    SLICE_X22Y43         LUT4 (Prop_lut4_I0_O)        0.313     9.292 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mw_done_ff_i_1/O
                         net (fo=2, routed)           0.533     9.824    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mw_done
    SLICE_X23Y42         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mw_done_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.490    11.490    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        1.494    11.497    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/s_axi_aclk
    SLICE_X23Y42         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mw_done_ff_reg/C
                         clock pessimism             -0.010    11.487    
                         clock uncertainty           -0.072    11.416    
    SLICE_X23Y42         FDRE (Setup_fdre_C_D)       -0.047    11.369    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/mw_done_ff_reg
  -------------------------------------------------------------------
                         required time                         11.369    
                         arrival time                          -9.824    
  -------------------------------------------------------------------
                         slack                                  1.544    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/ATG_FF_0.len_ff_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_2 rise@10.000ns - clk_out1_design_1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 0.575ns (7.797%)  route 6.800ns (92.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.680     1.680    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        1.662     1.665    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y30         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.456     2.121 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=263, routed)         3.130     5.251    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/s_axi_aresetn
    SLICE_X2Y69          LUT1 (Prop_lut1_I0_O)        0.119     5.370 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/PARAMRAM_ON_2.param_cmdw_submitcnt_ff[23]_i_1/O
                         net (fo=483, routed)         3.670     9.040    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/reset_reg
    SLICE_X26Y23         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/ATG_FF_0.len_ff_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.490    11.490    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        1.484    11.487    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/s_axi_aclk
    SLICE_X26Y23         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/ATG_FF_0.len_ff_reg[0]/C
                         clock pessimism              0.105    11.592    
                         clock uncertainty           -0.072    11.520    
    SLICE_X26Y23         FDRE (Setup_fdre_C_R)       -0.637    10.883    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/ATG_FF_0.len_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/ATG_FF_0.len_ff_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_2 rise@10.000ns - clk_out1_design_1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 0.575ns (7.797%)  route 6.800ns (92.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.680     1.680    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        1.662     1.665    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y30         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.456     2.121 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=263, routed)         3.130     5.251    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/s_axi_aresetn
    SLICE_X2Y69          LUT1 (Prop_lut1_I0_O)        0.119     5.370 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/PARAMRAM_ON_2.param_cmdw_submitcnt_ff[23]_i_1/O
                         net (fo=483, routed)         3.670     9.040    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/reset_reg
    SLICE_X26Y23         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/ATG_FF_0.len_ff_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.490    11.490    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        1.484    11.487    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/s_axi_aclk
    SLICE_X26Y23         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/ATG_FF_0.len_ff_reg[1]/C
                         clock pessimism              0.105    11.592    
                         clock uncertainty           -0.072    11.520    
    SLICE_X26Y23         FDRE (Setup_fdre_C_R)       -0.637    10.883    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/ATG_FF_0.len_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/ATG_FF_0.len_ff_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_2 rise@10.000ns - clk_out1_design_1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 0.575ns (7.797%)  route 6.800ns (92.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.680     1.680    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        1.662     1.665    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y30         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.456     2.121 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=263, routed)         3.130     5.251    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/s_axi_aresetn
    SLICE_X2Y69          LUT1 (Prop_lut1_I0_O)        0.119     5.370 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/PARAMRAM_ON_2.param_cmdw_submitcnt_ff[23]_i_1/O
                         net (fo=483, routed)         3.670     9.040    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/reset_reg
    SLICE_X26Y23         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/ATG_FF_0.len_ff_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.490    11.490    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        1.484    11.487    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/s_axi_aclk
    SLICE_X26Y23         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/ATG_FF_0.len_ff_reg[4]/C
                         clock pessimism              0.105    11.592    
                         clock uncertainty           -0.072    11.520    
    SLICE_X26Y23         FDRE (Setup_fdre_C_R)       -0.637    10.883    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/ATG_FF_0.len_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  1.843    

Slack (MET) :             1.843ns  (required time - arrival time)
  Source:                 design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/ATG_FF_0.len_ff_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_2 rise@10.000ns - clk_out1_design_1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 0.575ns (7.797%)  route 6.800ns (92.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.665ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.680     1.680    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.538    -1.858 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -0.098    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        1.662     1.665    design_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X33Y30         FDRE                                         r  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y30         FDRE (Prop_fdre_C_Q)         0.456     2.121 f  design_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=263, routed)         3.130     5.251    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/s_axi_aresetn
    SLICE_X2Y69          LUT1 (Prop_lut1_I0_O)        0.119     5.370 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmdw_rand/PARAMRAM_ON_2.param_cmdw_submitcnt_ff[23]_i_1/O
                         net (fo=483, routed)         3.670     9.040    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/reset_reg
    SLICE_X26Y23         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/ATG_FF_0.len_ff_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         1.490    11.490    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.177     8.313 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     9.912    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        1.484    11.487    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/s_axi_aclk
    SLICE_X26Y23         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/ATG_FF_0.len_ff_reg[5]/C
                         clock pessimism              0.105    11.592    
                         clock uncertainty           -0.072    11.520    
    SLICE_X26Y23         FDRE (Setup_fdre_C_R)       -0.637    10.883    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/ATG_S_R_OOO_F_YES.Ar_agen2/ATG_FF_0.len_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         10.883    
                         arrival time                          -9.040    
  -------------------------------------------------------------------
                         slack                                  1.843    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/cmdram_regslice_r/datapath_reg[1][82]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmd_out_mr_reg[82]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_2 rise@0.000ns - clk_out1_design_1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.697%)  route 0.223ns (61.303%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.548     0.548    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        0.561     0.563    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/cmdram_regslice_r/s_axi_aclk
    SLICE_X22Y49         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/cmdram_regslice_r/datapath_reg[1][82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/cmdram_regslice_r/datapath_reg[1][82]/Q
                         net (fo=1, routed)           0.223     0.927    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/Q[82]
    SLICE_X22Y50         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmd_out_mr_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.814     0.814    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        0.828     0.830    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/s_axi_aclk
    SLICE_X22Y50         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmd_out_mr_reg[82]/C
                         clock pessimism              0.000     0.830    
    SLICE_X22Y50         FDRE (Hold_fdre_C_D)         0.071     0.901    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_2.cmd_out_mr_reg[82]
  -------------------------------------------------------------------
                         required time                         -0.901    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[95].srl_nx1/shift_reg_reg[0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_2 rise@0.000ns - clk_out1_design_1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.128ns (36.376%)  route 0.224ns (63.624%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.548     0.548    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        0.555     0.557    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/aclk
    SLICE_X22Y62         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y62         FDRE (Prop_fdre_C_Q)         0.128     0.685 r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_accum_reg[data][23]/Q
                         net (fo=1, routed)           0.224     0.909    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[95].srl_nx1/w_accum_mesg[0]
    SLICE_X20Y65         SRLC32E                                      r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[95].srl_nx1/shift_reg_reg[0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.814     0.814    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        0.823     0.825    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[95].srl_nx1/aclk
    SLICE_X20Y65         SRLC32E                                      r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[95].srl_nx1/shift_reg_reg[0]_srl32/CLK
                         clock pessimism             -0.005     0.820    
    SLICE_X20Y65         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.062     0.882    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/w_payld_fifo/gen_srls[95].srl_nx1/shift_reg_reg[0]_srl32
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           0.909    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/cmdram_regslice_w/datapath_reg[1][51]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_3.cmd_out_mw_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_2 rise@0.000ns - clk_out1_design_1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.343%)  route 0.227ns (61.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.548     0.548    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        0.561     0.563    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/cmdram_regslice_w/s_axi_aclk
    SLICE_X25Y48         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/cmdram_regslice_w/datapath_reg[1][51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/cmdram_regslice_w/datapath_reg[1][51]/Q
                         net (fo=1, routed)           0.227     0.930    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_3.cmd_out_mw_reg[118]_1[51]
    SLICE_X21Y51         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_3.cmd_out_mw_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.814     0.814    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        0.830     0.832    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/s_axi_aclk
    SLICE_X21Y51         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_3.cmd_out_mw_reg[51]/C
                         clock pessimism              0.000     0.832    
    SLICE_X21Y51         FDRE (Hold_fdre_C_D)         0.070     0.902    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_3.cmd_out_mw_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/cmdram_regslice_w/datapath_reg[1][53]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_3.cmd_out_mw_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_2 rise@0.000ns - clk_out1_design_1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.751%)  route 0.223ns (61.249%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.548     0.548    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        0.561     0.563    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/cmdram_regslice_w/s_axi_aclk
    SLICE_X25Y48         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/cmdram_regslice_w/datapath_reg[1][53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y48         FDRE (Prop_fdre_C_Q)         0.141     0.704 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/cmdram_regslice_w/datapath_reg[1][53]/Q
                         net (fo=1, routed)           0.223     0.926    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_3.cmd_out_mw_reg[118]_1[53]
    SLICE_X23Y51         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_3.cmd_out_mw_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.814     0.814    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        0.828     0.830    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/s_axi_aclk
    SLICE_X23Y51         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_3.cmd_out_mw_reg[53]/C
                         clock pessimism              0.000     0.830    
    SLICE_X23Y51         FDRE (Hold_fdre_C_D)         0.066     0.896    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_3.cmd_out_mw_reg[53]
  -------------------------------------------------------------------
                         required time                         -0.896    
                         arrival time                           0.926    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/headreg_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/sram_mramwr_regslice/datapath_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_2 rise@0.000ns - clk_out1_design_1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.596%)  route 0.234ns (62.404%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.548     0.548    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        0.556     0.558    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/s_axi_aclk
    SLICE_X25Y61         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/headreg_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y61         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/Mr_fifo/headreg_ff_reg[1]/Q
                         net (fo=1, routed)           0.234     0.933    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/sram_mramwr_regslice/din[1]
    SLICE_X17Y59         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/sram_mramwr_regslice/datapath_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.814     0.814    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        0.829     0.831    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/sram_mramwr_regslice/s_axi_aclk
    SLICE_X17Y59         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/sram_mramwr_regslice/datapath_reg[0][1]/C
                         clock pessimism             -0.005     0.826    
    SLICE_X17Y59         FDRE (Hold_fdre_C_D)         0.076     0.902    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/sram_mramwr_regslice/datapath_reg[0][1]
  -------------------------------------------------------------------
                         required time                         -0.902    
                         arrival time                           0.933    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Rdataout_in_data_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Rdataout/headreg_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_2 rise@0.000ns - clk_out1_design_1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.242%)  route 0.208ns (52.758%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.548     0.548    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        0.565     0.567    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/s_axi_aclk
    SLICE_X9Y51          FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Rdataout_in_data_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y51          FDRE (Prop_fdre_C_Q)         0.141     0.708 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Rdataout_in_data_ff_reg[5]/Q
                         net (fo=2, routed)           0.208     0.915    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Rdataout/in_data[5]
    SLICE_X7Y49          LUT5 (Prop_lut5_I2_O)        0.045     0.960 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Rdataout/headreg_ff[5]_i_1__1/O
                         net (fo=1, routed)           0.000     0.960    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Rdataout/headreg__2[5]
    SLICE_X7Y49          FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Rdataout/headreg_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.814     0.814    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        0.835     0.837    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Rdataout/s_axi_aclk
    SLICE_X7Y49          FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Rdataout/headreg_ff_reg[5]/C
                         clock pessimism              0.000     0.837    
    SLICE_X7Y49          FDRE (Hold_fdre_C_D)         0.092     0.929    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_rd/Rdataout/headreg_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.929    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_3.cmd_out_mw_reg[70]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_fifow_in_ff_reg[70]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_2 rise@0.000ns - clk_out1_design_1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.491%)  route 0.225ns (61.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.548     0.548    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        0.563     0.565    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/s_axi_aclk
    SLICE_X18Y46         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_3.cmd_out_mw_reg[70]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_3.cmd_out_mw_reg[70]/Q
                         net (fo=1, routed)           0.225     0.931    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/AXI4_AW_BASIC1_YES.cmd_out_mw_1ff_reg[95]_0[70]
    SLICE_X16Y50         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_fifow_in_ff_reg[70]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.814     0.814    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        0.831     0.833    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/s_axi_aclk
    SLICE_X16Y50         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_fifow_in_ff_reg[70]/C
                         clock pessimism              0.000     0.833    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.064     0.897    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_fifow_in_ff_reg[70]
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1068]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_2 rise@0.000ns - clk_out1_design_1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.855ns
    Source Clock Delay      (SCD):    0.587ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.548     0.548    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        0.585     0.587    design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/aclk
    SLICE_X43Y66         FDRE                                         r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1068]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y66         FDRE (Prop_fdre_C_Q)         0.141     0.728 r  design_1_i/axi_smc_1/inst/s00_entry_pipeline/s00_si_converter/inst/converter.wrap_narrow_inst/ar_reg_slice/m_vector_i_reg[1068]/Q
                         net (fo=1, routed)           0.056     0.784    design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/DIA0
    SLICE_X42Y66         RAMD32                                       r  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.814     0.814    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        0.853     0.855    design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/WCLK
    SLICE_X42Y66         RAMD32                                       r  design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
                         clock pessimism             -0.255     0.600    
    SLICE_X42Y66         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     0.747    design_1_i/axi_smc_1/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           0.784    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_3.cmd_out_mw_reg[69]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_fifow_in_ff_reg[69]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_2 rise@0.000ns - clk_out1_design_1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.529%)  route 0.245ns (63.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.836ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.548     0.548    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        0.564     0.566    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/s_axi_aclk
    SLICE_X18Y47         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_3.cmd_out_mw_reg[69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_3.cmd_out_mw_reg[69]/Q
                         net (fo=1, routed)           0.245     0.952    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/AXI4_AW_BASIC1_YES.cmd_out_mw_1ff_reg[95]_0[69]
    SLICE_X13Y51         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_fifow_in_ff_reg[69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.814     0.814    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        0.834     0.836    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/s_axi_aclk
    SLICE_X13Y51         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_fifow_in_ff_reg[69]/C
                         clock pessimism              0.000     0.836    
    SLICE_X13Y51         FDRE (Hold_fdre_C_D)         0.075     0.911    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_fifow_in_ff_reg[69]
  -------------------------------------------------------------------
                         required time                         -0.911    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_3.cmd_out_mw_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_fifow_in_ff_reg[68]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_2  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_2 rise@0.000ns - clk_out1_design_1_clk_wiz_2 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.706%)  route 0.223ns (61.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.548     0.548    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.053    -0.506 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -0.024    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        0.563     0.565    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/s_axi_aclk
    SLICE_X18Y46         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_3.cmd_out_mw_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/ATG_PARARAM_INST_YES.paramram_blk/PARAMRAM_ON_3.cmd_out_mw_reg[68]/Q
                         net (fo=1, routed)           0.223     0.929    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/AXI4_AW_BASIC1_YES.cmd_out_mw_1ff_reg[95]_0[68]
    SLICE_X16Y50         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_fifow_in_ff_reg[68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_2 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  sys_clock_IBUF_BUFG_inst/O
                         net (fo=180, routed)         0.814     0.814    design_1_i/clk_wiz/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.369    -0.555 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.027    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=9631, routed)        0.831     0.833    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/s_axi_aclk
    SLICE_X16Y50         FDRE                                         r  design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_fifow_in_ff_reg[68]/C
                         clock pessimism              0.000     0.833    
    SLICE_X16Y50         FDRE (Hold_fdre_C_D)         0.053     0.886    design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/maw_fifow_in_ff_reg[68]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.929    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y28     design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8      design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/Cmdram/cmd_ram0_3/MEM_INFER_BLK_MEM.inst/proc_bmg/xpm_mem.xpm_tdpram_mem.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8      design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/Cmdram/cmd_ram0_3/MEM_INFER_BLK_MEM.inst/proc_bmg/xpm_mem.xpm_tdpram_mem.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/Cmdram/cmd_ram0_3/MEM_INFER_BLK_MEM.inst/proc_bmg/xpm_mem.xpm_tdpram_mem.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y10     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/Cmdram/cmd_ram0_3/MEM_INFER_BLK_MEM.inst/proc_bmg/xpm_mem.xpm_tdpram_mem.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_3/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X2Y30     design_1_i/rgb_rainbow_compact_0/U0/rgb_rainbow_compact_v1_0_S00_AXI_inst/BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y11     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/sharedram_blk/sharedram/ram0/MEM_INFER_BLK_MEM.inst/proc_bmg/xpm_mem.xpm_tdpram_mem.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y11     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/sharedram_blk/sharedram/ram0/MEM_INFER_BLK_MEM.inst/proc_bmg/xpm_mem.xpm_tdpram_mem.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y11     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/Cmdram/cmd_ram0_3/MEM_INFER_BLK_MEM.inst/proc_bmg/xpm_mem.xpm_tdpram_mem.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y11     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/cmd_blk/Cmdram/cmd_ram0_3/MEM_INFER_BLK_MEM.inst/proc_bmg/xpm_mem.xpm_tdpram_mem.xpm_memory_tdpram_inst/xpm_memory_base_inst/gen_wr_b.gen_byte_narrow.for_mem_cols[1].mem_reg_0/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y66     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/AXI4_AW_BASIC2_NO.Maw_fifo/data_ff_reg_0_7_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y66     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/AXI4_AW_BASIC2_NO.Maw_fifo/data_ff_reg_0_7_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y66     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/AXI4_AW_BASIC2_NO.Maw_fifo/data_ff_reg_0_7_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y66     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/AXI4_AW_BASIC2_NO.Maw_fifo/data_ff_reg_0_7_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y66     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/AXI4_AW_BASIC2_NO.Maw_fifo/data_ff_reg_0_7_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y66     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/AXI4_AW_BASIC2_NO.Maw_fifo/data_ff_reg_0_7_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y66     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/AXI4_AW_BASIC2_NO.Maw_fifo/data_ff_reg_0_7_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y66     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/AXI4_AW_BASIC2_NO.Maw_fifo/data_ff_reg_0_7_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y67     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/AXI4_AW_BASIC2_NO.Maw_fifo/data_ff_reg_0_7_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y67     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/AXI4_AW_BASIC2_NO.Maw_fifo/data_ff_reg_0_7_12_17/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y48     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_rd/ATG_M_R_OOO_F_YES.Mar_fifo3/data_ff_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y59     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Mw_fifo/data_ff_reg_0_7_30_35/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y59     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Mw_fifo/data_ff_reg_0_7_30_35/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y59     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Mw_fifo/data_ff_reg_0_7_30_35/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y59     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Mw_fifo/data_ff_reg_0_7_30_35/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X16Y59     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/mst_wr/Mw_fifo/data_ff_reg_0_7_30_35/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y20     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/ATG_S_W_OOO_F_YES.B_fifo2/data_ff_reg_0_7_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y20     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/ATG_S_W_OOO_F_YES.B_fifo2/data_ff_reg_0_7_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y20     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/ATG_S_W_OOO_F_YES.B_fifo2/data_ff_reg_0_7_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X12Y20     design_1_i/axi_traffic_gen_0/inst/ATG_MODE_AXI_BASIC_FULL.basic_n_full_top/slv_wr/ATG_S_W_OOO_F_YES.B_fifo2/data_ff_reg_0_7_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_2
  To Clock:  clkfbout_design_1_clk_wiz_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



