Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Mar 24 10:46:27 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file max_min_FSM_control_sets_placed.rpt
| Design       : max_min_FSM
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    14 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               1 |            1 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             121 |           38 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------+----------------------+------------------+------------------+----------------+
|  Clock Signal  |     Enable Signal    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+----------------+----------------------+------------------+------------------+----------------+
|  clk_IBUF_BUFG |                      |                  |                1 |              1 |
|  clk_IBUF_BUFG | index[8]_i_1_n_0     | reset_IBUF       |                3 |              9 |
|  clk_IBUF_BUFG | minValue[31]_i_1_n_0 | reset_IBUF       |               15 |             56 |
|  clk_IBUF_BUFG | maxValue[31]_i_1_n_0 | reset_IBUF       |               20 |             56 |
+----------------+----------------------+------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     1 |
| 9      |                     1 |
| 16+    |                     2 |
+--------+-----------------------+


