{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1747152972276 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1747152972283 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 13 18:16:12 2025 " "Processing started: Tue May 13 18:16:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1747152972283 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152972283 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE10Lite_MLP_Computer -c DE10Lite_MLP_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE10Lite_MLP_Computer -c DE10Lite_MLP_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152972283 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1747152973942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/de10lite_mlp_computer_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/de10lite_mlp_computer_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS " "Found entity 1: DE10Lite_MLP_Computer_QSYS" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152990859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152990859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152990876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152990876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152990891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152990891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_irq_mapper " "Found entity 1: DE10Lite_MLP_Computer_QSYS_irq_mapper" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_irq_mapper.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152990903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152990903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0 " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152990927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152990927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_avalon_st_adapter_006.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_avalon_st_adapter_006.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006 " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152990936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152990936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152990949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152990949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152990949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152990949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152990966 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152990966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152990984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152990984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152990998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152990998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001 " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991090 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002 " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux_001 " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux_001" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux_001.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991223 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991223 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991223 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991223 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747152991240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991248 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747152991267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991294 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv(48) " "Verilog HDL Declaration information at DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747152991298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv(49) " "Verilog HDL Declaration information at DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747152991298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_router_008.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_router_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008_default_decode " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008_default_decode" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991298 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008 " "Found entity 2: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991298 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747152991310 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747152991310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004_default_decode " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004_default_decode" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991326 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004 " "Found entity 2: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991326 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747152991332 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747152991332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002_default_decode " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002_default_decode" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991342 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002 " "Found entity 2: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991342 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747152991351 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747152991352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001_default_decode " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001_default_decode" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991358 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001 " "Found entity 2: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991358 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747152991362 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1747152991362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_default_decode " "Found entity 1: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_default_decode" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991372 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router " "Found entity 2: DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_timer " "Found entity 1: DE10Lite_MLP_Computer_QSYS_timer" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_timer.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_sysid.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_sysid.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_sysid " "Found entity 1: DE10Lite_MLP_Computer_QSYS_sysid" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sysid.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sysid.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_sliders.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_sliders.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_sliders " "Found entity 1: DE10Lite_MLP_Computer_QSYS_sliders" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sliders.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sliders.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_sdram_input_efifo_module " "Found entity 1: DE10Lite_MLP_Computer_QSYS_sdram_input_efifo_module" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991498 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10Lite_MLP_Computer_QSYS_sdram " "Found entity 2: DE10Lite_MLP_Computer_QSYS_sdram" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991498 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE10Lite_MLP_Computer_QSYS_sdram_test_component.v(236) " "Verilog HDL warning at DE10Lite_MLP_Computer_QSYS_sdram_test_component.v(236): extended using \"x\" or \"z\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram_test_component.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram_test_component.v" 236 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747152991516 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DE10Lite_MLP_Computer_QSYS_sdram_test_component.v(237) " "Verilog HDL warning at DE10Lite_MLP_Computer_QSYS_sdram_test_component.v(237): extended using \"x\" or \"z\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram_test_component.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram_test_component.v" 237 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1747152991517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_sdram_test_component.v 2 2 " "Found 2 design units, including 2 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_sdram_test_component.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_sdram_test_component_ram_module " "Found entity 1: DE10Lite_MLP_Computer_QSYS_sdram_test_component_ram_module" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram_test_component.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram_test_component.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991517 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10Lite_MLP_Computer_QSYS_sdram_test_component " "Found entity 2: DE10Lite_MLP_Computer_QSYS_sdram_test_component" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram_test_component.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram_test_component.v" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0 " "Found entity 1: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991646 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991646 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991646 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991646 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991646 ""} { "Info" "ISGN_ENTITY_NAME" "6 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991646 ""} { "Info" "ISGN_ENTITY_NAME" "7 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991646 ""} { "Info" "ISGN_ENTITY_NAME" "8 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991646 ""} { "Info" "ISGN_ENTITY_NAME" "9 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991646 ""} { "Info" "ISGN_ENTITY_NAME" "10 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991646 ""} { "Info" "ISGN_ENTITY_NAME" "11 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991646 ""} { "Info" "ISGN_ENTITY_NAME" "12 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991646 ""} { "Info" "ISGN_ENTITY_NAME" "13 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991646 ""} { "Info" "ISGN_ENTITY_NAME" "14 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991646 ""} { "Info" "ISGN_ENTITY_NAME" "15 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991646 ""} { "Info" "ISGN_ENTITY_NAME" "16 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991646 ""} { "Info" "ISGN_ENTITY_NAME" "17 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991646 ""} { "Info" "ISGN_ENTITY_NAME" "18 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991646 ""} { "Info" "ISGN_ENTITY_NAME" "19 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991646 ""} { "Info" "ISGN_ENTITY_NAME" "20 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991646 ""} { "Info" "ISGN_ENTITY_NAME" "21 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu " "Found entity 21: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_test_bench " "Found entity 1: DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_test_bench" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_test_bench.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_ledr " "Found entity 1: DE10Lite_MLP_Computer_QSYS_ledr" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_ledr.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_ledr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_key.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_key.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_key " "Found entity 1: DE10Lite_MLP_Computer_QSYS_key" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_key.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_key.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991748 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_jtag_uart_sim_scfifo_w " "Found entity 1: DE10Lite_MLP_Computer_QSYS_jtag_uart_sim_scfifo_w" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991785 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w " "Found entity 2: DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991785 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10Lite_MLP_Computer_QSYS_jtag_uart_sim_scfifo_r " "Found entity 3: DE10Lite_MLP_Computer_QSYS_jtag_uart_sim_scfifo_r" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991785 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_r " "Found entity 4: DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_r" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991785 ""} { "Info" "ISGN_ENTITY_NAME" "5 DE10Lite_MLP_Computer_QSYS_jtag_uart " "Found entity 5: DE10Lite_MLP_Computer_QSYS_jtag_uart" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_hex5_hex4.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_hex5_hex4.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_hex5_hex4 " "Found entity 1: DE10Lite_MLP_Computer_QSYS_hex5_hex4" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_hex5_hex4.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_hex5_hex4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_hex3_hex0 " "Found entity 1: DE10Lite_MLP_Computer_QSYS_hex3_hex0" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_hex3_hex0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_hex3_hex0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_altpll_0.v 4 4 " "Found 4 design units, including 4 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/de10lite_mlp_computer_qsys_altpll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP_Computer_QSYS_altpll_0_dffpipe_l2c " "Found entity 1: DE10Lite_MLP_Computer_QSYS_altpll_0_dffpipe_l2c" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991857 ""} { "Info" "ISGN_ENTITY_NAME" "2 DE10Lite_MLP_Computer_QSYS_altpll_0_stdsync_sv6 " "Found entity 2: DE10Lite_MLP_Computer_QSYS_altpll_0_stdsync_sv6" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991857 ""} { "Info" "ISGN_ENTITY_NAME" "3 DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_1h92 " "Found entity 3: DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_1h92" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991857 ""} { "Info" "ISGN_ENTITY_NAME" "4 DE10Lite_MLP_Computer_QSYS_altpll_0 " "Found entity 4: DE10Lite_MLP_Computer_QSYS_altpll_0" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/mlp.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/mlp.v" { { "Info" "ISGN_ENTITY_NAME" "1 mlp " "Found entity 1: mlp" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/mlp_layer.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/mlp_layer.v" { { "Info" "ISGN_ENTITY_NAME" "1 MLP_layer " "Found entity 1: MLP_layer" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_layer.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_layer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/mlp_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/mlp_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 MLP_mac " "Found entity 1: MLP_mac" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp_computer_qsys/synthesis/submodules/mlp_weight_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp_computer_qsys/synthesis/submodules/mlp_weight_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 MLP_weight_mem " "Found entity 1: MLP_weight_mem" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de10lite_mlp.v 1 1 " "Found 1 design units, including 1 entities, in source file de10lite_mlp.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE10Lite_MLP " "Found entity 1: DE10Lite_MLP" {  } { { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152991955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152991955 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10Lite_MLP_Computer_QSYS_sdram.v(318) " "Verilog HDL or VHDL warning at DE10Lite_MLP_Computer_QSYS_sdram.v(318): conditional expression evaluates to a constant" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1747152991963 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10Lite_MLP_Computer_QSYS_sdram.v(328) " "Verilog HDL or VHDL warning at DE10Lite_MLP_Computer_QSYS_sdram.v(328): conditional expression evaluates to a constant" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1747152991975 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10Lite_MLP_Computer_QSYS_sdram.v(338) " "Verilog HDL or VHDL warning at DE10Lite_MLP_Computer_QSYS_sdram.v(338): conditional expression evaluates to a constant" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1747152991975 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "DE10Lite_MLP_Computer_QSYS_sdram.v(682) " "Verilog HDL or VHDL warning at DE10Lite_MLP_Computer_QSYS_sdram.v(682): conditional expression evaluates to a constant" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1747152991975 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE10Lite_MLP " "Elaborating entity \"DE10Lite_MLP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1747152992295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS DE10Lite_MLP_Computer_QSYS:computer_inst0 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\"" {  } { { "DE10Lite_MLP.v" "computer_inst0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152992337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mlp DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0 " "Elaborating entity \"mlp\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "mlp_0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152992392 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 mlp.v(171) " "Verilog HDL assignment warning at mlp.v(171): truncated value with size 16 to match size of target (2)" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747152992394 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mlp.v(173) " "Verilog HDL Case Statement information at mlp.v(173): all case item expressions in this case statement are onehot" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 173 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1747152992396 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mlp.v(200) " "Verilog HDL assignment warning at mlp.v(200): truncated value with size 32 to match size of target (3)" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747152992396 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 mlp.v(207) " "Verilog HDL assignment warning at mlp.v(207): truncated value with size 32 to match size of target (3)" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747152992396 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mlp.v(193) " "Verilog HDL Case Statement information at mlp.v(193): all case item expressions in this case statement are onehot" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 193 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1747152992396 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 mlp.v(223) " "Verilog HDL assignment warning at mlp.v(223): truncated value with size 32 to match size of target (7)" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747152992396 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mlp.v(218) " "Verilog HDL Case Statement information at mlp.v(218): all case item expressions in this case statement are onehot" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 218 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1747152992396 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 mlp.v(253) " "Verilog HDL assignment warning at mlp.v(253): truncated value with size 32 to match size of target (6)" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747152992396 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mlp.v(256) " "Verilog HDL assignment warning at mlp.v(256): truncated value with size 32 to match size of target (2)" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747152992396 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 mlp.v(265) " "Verilog HDL assignment warning at mlp.v(265): truncated value with size 32 to match size of target (2)" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747152992396 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 mlp.v(268) " "Verilog HDL assignment warning at mlp.v(268): truncated value with size 32 to match size of target (6)" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1747152992396 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mlp.v(237) " "Verilog HDL Case Statement information at mlp.v(237): all case item expressions in this case statement are onehot" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 237 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1747152992396 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "mlp.v(290) " "Verilog HDL Case Statement warning at mlp.v(290): incomplete case statement has no default case item" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 290 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1747152992396 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "mlp.v(290) " "Verilog HDL Case Statement information at mlp.v(290): all case item expressions in this case statement are onehot" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 290 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1747152992396 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|mlp:mlp_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MLP_layer DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0 " "Elaborating entity \"MLP_layer\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "layer0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152992485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MLP_weight_mem DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[0\].weight_mem_j " "Elaborating entity \"MLP_weight_mem\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[0\].weight_mem_j\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_layer.v" "gen_weight_mem\[0\].weight_mem_j" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_layer.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152992652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MLP_mac DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[0\].mac_j " "Elaborating entity \"MLP_mac\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[0\].mac_j\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_layer.v" "gen_mac\[0\].mac_j" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_layer.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152993721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MLP_layer DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1 " "Elaborating entity \"MLP_layer\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" "layer1" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/mlp.v" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152994720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MLP_weight_mem DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1\|MLP_weight_mem:gen_weight_mem\[0\].weight_mem_j " "Elaborating entity \"MLP_weight_mem\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1\|MLP_weight_mem:gen_weight_mem\[0\].weight_mem_j\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_layer.v" "gen_weight_mem\[0\].weight_mem_j" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_layer.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152994763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_altpll_0 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_altpll_0\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "altpll_0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152994811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_altpll_0_stdsync_sv6 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_stdsync_sv6:stdsync2 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_altpll_0_stdsync_sv6\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_stdsync_sv6:stdsync2\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "stdsync2" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152994844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_altpll_0_dffpipe_l2c DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_stdsync_sv6:stdsync2\|DE10Lite_MLP_Computer_QSYS_altpll_0_dffpipe_l2c:dffpipe3 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_altpll_0_dffpipe_l2c\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_stdsync_sv6:stdsync2\|DE10Lite_MLP_Computer_QSYS_altpll_0_dffpipe_l2c:dffpipe3\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "dffpipe3" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152994866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_1h92 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_1h92:sd1 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_1h92\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_altpll_0:altpll_0\|DE10Lite_MLP_Computer_QSYS_altpll_0_altpll_1h92:sd1\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "sd1" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152994895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_hex3_hex0 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_hex3_hex0:hex3_hex0 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_hex3_hex0\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_hex3_hex0:hex3_hex0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "hex3_hex0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152994926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_hex5_hex4 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_hex5_hex4:hex5_hex4 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_hex5_hex4\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_hex5_hex4:hex5_hex4\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "hex5_hex4" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152994960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_jtag_uart DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_jtag_uart\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "jtag_uart" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152995000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152995033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "wfifo" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152995270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152995276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152995276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152995276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152995276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152995276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152995276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152995276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152995276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152995276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152995276 ""}  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747152995276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "//Mac/MLP_FPGA/Quartus/db/scfifo_9621.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152995371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152995371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152995388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_bb01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_bb01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_bb01 " "Found entity 1: a_dpfifo_bb01" {  } { { "db/a_dpfifo_bb01.tdf" "" { Text "//Mac/MLP_FPGA/Quartus/db/a_dpfifo_bb01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152995432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152995432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_bb01 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo " "Elaborating entity \"a_dpfifo_bb01\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "//Mac/MLP_FPGA/Quartus/db/scfifo_9621.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152995452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "//Mac/MLP_FPGA/Quartus/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152995505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152995505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_bb01.tdf" "fifo_state" { Text "//Mac/MLP_FPGA/Quartus/db/a_dpfifo_bb01.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152995527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "//Mac/MLP_FPGA/Quartus/db/cntr_337.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152995605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152995605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "//Mac/MLP_FPGA/Quartus/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152995632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dtn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dtn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dtn1 " "Found entity 1: altsyncram_dtn1" {  } { { "db/altsyncram_dtn1.tdf" "" { Text "//Mac/MLP_FPGA/Quartus/db/altsyncram_dtn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152995716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152995716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dtn1 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram " "Elaborating entity \"altsyncram_dtn1\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|altsyncram_dtn1:FIFOram\"" {  } { { "db/a_dpfifo_bb01.tdf" "FIFOram" { Text "//Mac/MLP_FPGA/Quartus/db/a_dpfifo_bb01.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152995725 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "//Mac/MLP_FPGA/Quartus/db/cntr_n2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152995821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152995821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_bb01:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_bb01.tdf" "rd_ptr_count" { Text "//Mac/MLP_FPGA/Quartus/db/a_dpfifo_bb01.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152995845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_r DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_r:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_r " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_r\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_r:the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_r\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "the_DE10Lite_MLP_Computer_QSYS_jtag_uart_scfifo_r" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152995936 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10Lite_MLP_Computer_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10Lite_MLP_Computer_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "DE10Lite_MLP_Computer_QSYS_jtag_uart_alt_jtag_atlantic" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152996414 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10Lite_MLP_Computer_QSYS_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10Lite_MLP_Computer_QSYS_jtag_uart_alt_jtag_atlantic\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152996445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10Lite_MLP_Computer_QSYS_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10Lite_MLP_Computer_QSYS_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152996445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152996445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152996445 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152996445 ""}  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747152996445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10Lite_MLP_Computer_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10Lite_MLP_Computer_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152997020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10Lite_MLP_Computer_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_jtag_uart:jtag_uart\|alt_jtag_atlantic:DE10Lite_MLP_Computer_QSYS_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152997210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_key DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_key:key " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_key\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_key:key\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "key" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152997314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_ledr DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_ledr:ledr " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_ledr\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_ledr:ledr\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "ledr" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152997341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "nios2_gen2_0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152997377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0.v" "cpu" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152997410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_test_bench DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_test_bench:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_test_bench\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_test_bench:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_test_bench\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_test_bench" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152997505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152997553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152997769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152997775 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152997775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152997775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152997775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152997775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152997775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152997775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152997775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152997775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152997775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152997775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152997775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152997775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152997775 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152997775 ""}  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747152997775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "//Mac/MLP_FPGA/Quartus/db/altsyncram_s0c1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152997882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152997882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152997895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_b_module DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_b_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_register_bank_b" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152997992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152998118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152998146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152998239 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152998243 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152998243 ""}  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747152998243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_break DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_break:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_break" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152998292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152998364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152998387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152998415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152998432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_dtrace\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_td_mode:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152998513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152998545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152998590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152998625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152998642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_pib DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_pib:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_pib:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_pib" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152998671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_im DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_im:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_im:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci_im" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152998700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152998733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152998745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152998829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152998858 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152998871 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152998871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152998871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152998871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152998871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152998871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152998871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152998871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152998871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152998871 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152998871 ""}  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747152998871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0n61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0n61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0n61 " "Found entity 1: altsyncram_0n61" {  } { { "db/altsyncram_0n61.tdf" "" { Text "//Mac/MLP_FPGA/Quartus/db/altsyncram_0n61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747152998986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747152998986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0n61 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated " "Elaborating entity \"altsyncram_0n61\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_ocimem\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram_module:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_0n61:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152999000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152999092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_tck DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_tck:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_tck" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152999120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152999237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152999405 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152999407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152999407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152999407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152999407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152999407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152999407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152999407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152999407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152999407 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747152999407 ""}  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747152999407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152999424 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152999440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152999452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0:nios2_gen2_0\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu:cpu\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_nios2_oci\|DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper:the_DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152999489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_sdram DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sdram:sdram " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_sdram\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sdram:sdram\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "sdram" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152999560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_sdram_input_efifo_module DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sdram:sdram\|DE10Lite_MLP_Computer_QSYS_sdram_input_efifo_module:the_DE10Lite_MLP_Computer_QSYS_sdram_input_efifo_module " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_sdram_input_efifo_module\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sdram:sdram\|DE10Lite_MLP_Computer_QSYS_sdram_input_efifo_module:the_DE10Lite_MLP_Computer_QSYS_sdram_input_efifo_module\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "the_DE10Lite_MLP_Computer_QSYS_sdram_input_efifo_module" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152999645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_sliders DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sliders:sliders " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_sliders\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sliders:sliders\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "sliders" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152999676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_sysid DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sysid:sysid " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_sysid\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_sysid:sysid\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "sysid" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152999707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_timer DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_timer:timer " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_timer\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_timer:timer\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "timer" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152999739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "mm_interconnect_0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747152999770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 965 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153000081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 1025 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153000128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 1089 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153000159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_control_slave_translator\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "sysid_control_slave_translator" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 1153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153000191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153000219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mlp_0_mlp_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:mlp_0_mlp_mem_slave_translator\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "mlp_0_mlp_mem_slave_translator" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 1281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153000260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:altpll_0_pll_slave_translator\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "altpll_0_pll_slave_translator" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 1345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153000294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_s1_translator\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "timer_s1_translator" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 1409 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153000317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "sdram_s1_translator" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153000360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:key_s1_translator\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "key_s1_translator" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 1537 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153000391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 1874 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153000491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 1955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153000522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 2039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153000558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153000587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 2080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153000619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:altpll_0_pll_slave_agent_rdata_fifo\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "altpll_0_pll_slave_agent_rdata_fifo" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 2621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153000848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "sdram_s1_agent" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 2830 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153000934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153000958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153000991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 2912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153001069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router:router " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router:router\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "router" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 3594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153001335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_default_decode DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router:router\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_default_decode\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router:router\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv" "the_default_decode" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router.sv" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153001388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001:router_001\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "router_001" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 3610 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153001413 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001_default_decode DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001:router_001\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001_default_decode\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001:router_001\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153001446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002:router_002\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "router_002" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 3626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153001478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002_default_decode DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002:router_002\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002_default_decode\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002:router_002\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153001509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004:router_004\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "router_004" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 3658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153001554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004_default_decode DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004:router_004\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004_default_decode\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004:router_004\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153001587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008:router_008 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008:router_008\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "router_008" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 3722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153001712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008_default_decode DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008:router_008\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008_default_decode:the_default_decode " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008_default_decode\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008:router_008\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008_default_decode:the_default_decode\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv" "the_default_decode" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_router_008.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153001726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 3852 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153001924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153001945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "cmd_demux" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 3935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153001980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux_001 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux_001\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "cmd_demux_001" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 3958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153002023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "cmd_mux" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 3975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153002045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "cmd_mux_002" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 4015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153002089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153002129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153002153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "rsp_demux" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 4191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153002321 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "rsp_mux" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 4473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153002494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux.sv" "arb" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux.sv" 470 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153002540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153002571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "rsp_mux_001" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 4496 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153002593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153002622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "sdram_s1_rsp_width_adapter" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 4562 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153002650 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747153002673 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747153002673 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1747153002674 "|DE10Lite_MLP|DE10Lite_MLP_Computer_QSYS:computer_inst0|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "sdram_s1_cmd_width_adapter" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 4628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153002731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "crosser" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 4662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153002762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153002800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153002873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "avalon_st_adapter" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 4793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153003060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153003081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" "avalon_st_adapter_006" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0.v" 4967 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153003224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0 DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0 " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006:avalon_st_adapter_006\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006_error_adapter_0:error_adapter_0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006.v" "error_adapter_0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_mm_interconnect_0_avalon_st_adapter_006.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153003249 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DE10Lite_MLP_Computer_QSYS_irq_mapper DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_irq_mapper:irq_mapper " "Elaborating entity \"DE10Lite_MLP_Computer_QSYS_irq_mapper\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_irq_mapper:irq_mapper\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "irq_mapper" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153003391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "rst_controller" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153003410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153003437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller_001\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "rst_controller_001" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153003474 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller_001\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153003487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|altera_reset_controller:rst_controller_002\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" "rst_controller_002" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/DE10Lite_MLP_Computer_QSYS.v" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153003519 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1747153005201 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2025.05.13.18:16:53 Progress: Loading sldea521c27/alt_sld_fab_wrapper_hw.tcl " "2025.05.13.18:16:53 Progress: Loading sldea521c27/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747153013306 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747153016638 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747153016987 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747153018796 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747153018901 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747153019017 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747153019148 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747153019148 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747153019148 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1747153019887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldea521c27/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldea521c27/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldea521c27/alt_sld_fab.v" "" { Text "//Mac/MLP_FPGA/Quartus/db/ip/sldea521c27/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747153020322 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747153020322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "//Mac/MLP_FPGA/Quartus/db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747153020449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747153020449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "//Mac/MLP_FPGA/Quartus/db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747153020494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747153020494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "//Mac/MLP_FPGA/Quartus/db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747153020591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747153020591 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "//Mac/MLP_FPGA/Quartus/db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747153020710 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "//Mac/MLP_FPGA/Quartus/db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747153020710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747153020710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "//Mac/MLP_FPGA/Quartus/db/ip/sldea521c27/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747153020815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747153020815 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "52 " "Found 52 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|DE10Lite_MLP_Computer_QSYS_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1\|MLP_weight_mem:gen_weight_mem\[0\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1\|MLP_weight_mem:gen_weight_mem\[0\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[0\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[0\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[1\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[1\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[2\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[2\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[3\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[3\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[4\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[4\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[5\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[5\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[6\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[6\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[7\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[7\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[8\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[8\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[9\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[9\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[10\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[10\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[11\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[11\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[12\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[12\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[13\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[13\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[14\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[14\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[15\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[15\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[16\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[16\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[17\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[17\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[18\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[18\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[19\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[19\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[20\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[20\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[21\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[21\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[22\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[22\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[23\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[23\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[24\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[24\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[25\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[25\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[26\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[26\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[27\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[27\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[28\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[28\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[29\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[29\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[30\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[30\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[31\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[31\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[32\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[32\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[33\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[33\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[34\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[34\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[35\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[35\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[36\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[36\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[37\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[37\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[38\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[38\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[39\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[39\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[40\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[40\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[41\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[41\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[42\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[42\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[43\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[43\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[44\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[44\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[45\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[45\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[46\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[46\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[47\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[47\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[48\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[48\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[49\].weight_mem_j\|mem " "RAM logic \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_weight_mem:gen_weight_mem\[49\].weight_mem_j\|mem\" is uninferred due to asynchronous read logic" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" "mem" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_weight_mem.v" 16 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1747153029068 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1747153029068 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "51 " "Inferred 51 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1\|MLP_mac:gen_mac\[0\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1\|MLP_mac:gen_mac\[0\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[20\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[20\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[24\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[24\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[16\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[16\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[28\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[28\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[25\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[25\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[21\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[21\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[17\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[17\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[29\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[29\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[23\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[23\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[19\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[19\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[15\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[15\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[27\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[27\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[26\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[26\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[22\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[22\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[18\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[18\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[30\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[30\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[9\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[9\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[8\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[8\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[7\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[7\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[10\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[10\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[1\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[1\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[2\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[2\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[0\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[0\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[5\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[5\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[4\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[4\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[3\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[3\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[6\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[6\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[12\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[12\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[13\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[13\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[11\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[11\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[14\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[14\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[48\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[48\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[47\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[47\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[49\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[49\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[41\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[41\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[37\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[37\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[33\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[33\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[45\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[45\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[36\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[36\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[40\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[40\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[32\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[32\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[44\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[44\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[35\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[35\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[39\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[39\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[31\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[31\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[43\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[43\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[42\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[42\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[38\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[38\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[34\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[34\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[46\].mac_j\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer0\|MLP_mac:gen_mac\[46\].mac_j\|Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "Mult0" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1747153033557 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1747153033557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1\|MLP_mac:gen_mac\[0\].mac_j\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1\|MLP_mac:gen_mac\[0\].mac_j\|lpm_mult:Mult0\"" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153033745 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1\|MLP_mac:gen_mac\[0\].mac_j\|lpm_mult:Mult0 " "Instantiated megafunction \"DE10Lite_MLP_Computer_QSYS:computer_inst0\|mlp:mlp_0\|MLP_layer:layer1\|MLP_mac:gen_mac\[0\].mac_j\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747153033745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747153033745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747153033745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747153033745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747153033745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747153033745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747153033745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747153033745 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1747153033745 ""}  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/MLP_mac.v" 18 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1747153033745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pgs.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pgs.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pgs " "Found entity 1: mult_pgs" {  } { { "db/mult_pgs.tdf" "" { Text "//Mac/MLP_FPGA/Quartus/db/mult_pgs.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1747153033837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747153033837 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "6 " "6 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1747153039167 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_hex3_hex0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_hex3_hex0.v" 58 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_hex5_hex4.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_hex5_hex4.v" 58 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 442 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 356 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 352 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 3878 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_sdram.v" 306 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 3500 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_jtag_uart.v" 398 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_timer.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_timer.v" 167 -1 0 } } { "DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer_QSYS/synthesis/submodules/DE10Lite_MLP_Computer_QSYS_altpll_0.v" 272 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1747153039471 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1747153039471 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "DE10Lite_MLP.v" "" { Text "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1747153042279 "|DE10Lite_MLP|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1747153042279 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153043040 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "384 " "384 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1747153047910 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1747153048241 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1747153048241 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153048473 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "//Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer.map.smsg " "Generated suppressed messages file //Mac/MLP_FPGA/Quartus/DE10Lite_MLP_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1747153051815 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1747153055670 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1747153055670 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16074 " "Implemented 16074 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1747153056655 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1747153056655 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1747153056655 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15744 " "Implemented 15744 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1747153056655 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1747153056655 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1747153056655 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "102 " "Implemented 102 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1747153056655 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1747153056655 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "13542 " "Peak virtual memory: 13542 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1747153056805 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 13 18:17:36 2025 " "Processing ended: Tue May 13 18:17:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1747153056805 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:24 " "Elapsed time: 00:01:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1747153056805 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:37 " "Total CPU time (on all processors): 00:01:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1747153056805 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1747153056805 ""}
